
FreeRTOS_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d5b8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000068c  0800d748  0800d748  0001d748  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ddd4  0800ddd4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800ddd4  0800ddd4  0001ddd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dddc  0800dddc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dddc  0800dddc  0001dddc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dde0  0800dde0  0001dde0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800dde4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005fc8  200001dc  0800dfc0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200061a4  0800dfc0  000261a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ec35  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004300  00000000  00000000  0003ee84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001890  00000000  00000000  00043188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012f3  00000000  00000000  00044a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002aaab  00000000  00000000  00045d0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d55f  00000000  00000000  000707b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ff281  00000000  00000000  0008dd15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000075ec  00000000  00000000  0018cf98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  00194584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d730 	.word	0x0800d730

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800d730 	.word	0x0800d730

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b970 	b.w	8000ec0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9e08      	ldr	r6, [sp, #32]
 8000bfe:	460d      	mov	r5, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	460f      	mov	r7, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4694      	mov	ip, r2
 8000c0c:	d965      	bls.n	8000cda <__udivmoddi4+0xe2>
 8000c0e:	fab2 f382 	clz	r3, r2
 8000c12:	b143      	cbz	r3, 8000c26 <__udivmoddi4+0x2e>
 8000c14:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c18:	f1c3 0220 	rsb	r2, r3, #32
 8000c1c:	409f      	lsls	r7, r3
 8000c1e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c22:	4317      	orrs	r7, r2
 8000c24:	409c      	lsls	r4, r3
 8000c26:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c2a:	fa1f f58c 	uxth.w	r5, ip
 8000c2e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c32:	0c22      	lsrs	r2, r4, #16
 8000c34:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c38:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c3c:	fb01 f005 	mul.w	r0, r1, r5
 8000c40:	4290      	cmp	r0, r2
 8000c42:	d90a      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c44:	eb1c 0202 	adds.w	r2, ip, r2
 8000c48:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c4c:	f080 811c 	bcs.w	8000e88 <__udivmoddi4+0x290>
 8000c50:	4290      	cmp	r0, r2
 8000c52:	f240 8119 	bls.w	8000e88 <__udivmoddi4+0x290>
 8000c56:	3902      	subs	r1, #2
 8000c58:	4462      	add	r2, ip
 8000c5a:	1a12      	subs	r2, r2, r0
 8000c5c:	b2a4      	uxth	r4, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c6a:	fb00 f505 	mul.w	r5, r0, r5
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	d90a      	bls.n	8000c88 <__udivmoddi4+0x90>
 8000c72:	eb1c 0404 	adds.w	r4, ip, r4
 8000c76:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c7a:	f080 8107 	bcs.w	8000e8c <__udivmoddi4+0x294>
 8000c7e:	42a5      	cmp	r5, r4
 8000c80:	f240 8104 	bls.w	8000e8c <__udivmoddi4+0x294>
 8000c84:	4464      	add	r4, ip
 8000c86:	3802      	subs	r0, #2
 8000c88:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8c:	1b64      	subs	r4, r4, r5
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11e      	cbz	r6, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40dc      	lsrs	r4, r3
 8000c94:	2300      	movs	r3, #0
 8000c96:	e9c6 4300 	strd	r4, r3, [r6]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d908      	bls.n	8000cb4 <__udivmoddi4+0xbc>
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	f000 80ed 	beq.w	8000e82 <__udivmoddi4+0x28a>
 8000ca8:	2100      	movs	r1, #0
 8000caa:	e9c6 0500 	strd	r0, r5, [r6]
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb4:	fab3 f183 	clz	r1, r3
 8000cb8:	2900      	cmp	r1, #0
 8000cba:	d149      	bne.n	8000d50 <__udivmoddi4+0x158>
 8000cbc:	42ab      	cmp	r3, r5
 8000cbe:	d302      	bcc.n	8000cc6 <__udivmoddi4+0xce>
 8000cc0:	4282      	cmp	r2, r0
 8000cc2:	f200 80f8 	bhi.w	8000eb6 <__udivmoddi4+0x2be>
 8000cc6:	1a84      	subs	r4, r0, r2
 8000cc8:	eb65 0203 	sbc.w	r2, r5, r3
 8000ccc:	2001      	movs	r0, #1
 8000cce:	4617      	mov	r7, r2
 8000cd0:	2e00      	cmp	r6, #0
 8000cd2:	d0e2      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cd8:	e7df      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cda:	b902      	cbnz	r2, 8000cde <__udivmoddi4+0xe6>
 8000cdc:	deff      	udf	#255	; 0xff
 8000cde:	fab2 f382 	clz	r3, r2
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	f040 8090 	bne.w	8000e08 <__udivmoddi4+0x210>
 8000ce8:	1a8a      	subs	r2, r1, r2
 8000cea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cee:	fa1f fe8c 	uxth.w	lr, ip
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cf8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cfc:	0c22      	lsrs	r2, r4, #16
 8000cfe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d02:	fb0e f005 	mul.w	r0, lr, r5
 8000d06:	4290      	cmp	r0, r2
 8000d08:	d908      	bls.n	8000d1c <__udivmoddi4+0x124>
 8000d0a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d0e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x122>
 8000d14:	4290      	cmp	r0, r2
 8000d16:	f200 80cb 	bhi.w	8000eb0 <__udivmoddi4+0x2b8>
 8000d1a:	4645      	mov	r5, r8
 8000d1c:	1a12      	subs	r2, r2, r0
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d24:	fb07 2210 	mls	r2, r7, r0, r2
 8000d28:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d30:	45a6      	cmp	lr, r4
 8000d32:	d908      	bls.n	8000d46 <__udivmoddi4+0x14e>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x14c>
 8000d3e:	45a6      	cmp	lr, r4
 8000d40:	f200 80bb 	bhi.w	8000eba <__udivmoddi4+0x2c2>
 8000d44:	4610      	mov	r0, r2
 8000d46:	eba4 040e 	sub.w	r4, r4, lr
 8000d4a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d4e:	e79f      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d50:	f1c1 0720 	rsb	r7, r1, #32
 8000d54:	408b      	lsls	r3, r1
 8000d56:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d5a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d5e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d62:	fa20 f307 	lsr.w	r3, r0, r7
 8000d66:	40fd      	lsrs	r5, r7
 8000d68:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d6c:	4323      	orrs	r3, r4
 8000d6e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d72:	fa1f fe8c 	uxth.w	lr, ip
 8000d76:	fb09 5518 	mls	r5, r9, r8, r5
 8000d7a:	0c1c      	lsrs	r4, r3, #16
 8000d7c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d80:	fb08 f50e 	mul.w	r5, r8, lr
 8000d84:	42a5      	cmp	r5, r4
 8000d86:	fa02 f201 	lsl.w	r2, r2, r1
 8000d8a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d8e:	d90b      	bls.n	8000da8 <__udivmoddi4+0x1b0>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d98:	f080 8088 	bcs.w	8000eac <__udivmoddi4+0x2b4>
 8000d9c:	42a5      	cmp	r5, r4
 8000d9e:	f240 8085 	bls.w	8000eac <__udivmoddi4+0x2b4>
 8000da2:	f1a8 0802 	sub.w	r8, r8, #2
 8000da6:	4464      	add	r4, ip
 8000da8:	1b64      	subs	r4, r4, r5
 8000daa:	b29d      	uxth	r5, r3
 8000dac:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db0:	fb09 4413 	mls	r4, r9, r3, r4
 8000db4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000db8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x1da>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000dc8:	d26c      	bcs.n	8000ea4 <__udivmoddi4+0x2ac>
 8000dca:	45a6      	cmp	lr, r4
 8000dcc:	d96a      	bls.n	8000ea4 <__udivmoddi4+0x2ac>
 8000dce:	3b02      	subs	r3, #2
 8000dd0:	4464      	add	r4, ip
 8000dd2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dd6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dda:	eba4 040e 	sub.w	r4, r4, lr
 8000dde:	42ac      	cmp	r4, r5
 8000de0:	46c8      	mov	r8, r9
 8000de2:	46ae      	mov	lr, r5
 8000de4:	d356      	bcc.n	8000e94 <__udivmoddi4+0x29c>
 8000de6:	d053      	beq.n	8000e90 <__udivmoddi4+0x298>
 8000de8:	b156      	cbz	r6, 8000e00 <__udivmoddi4+0x208>
 8000dea:	ebb0 0208 	subs.w	r2, r0, r8
 8000dee:	eb64 040e 	sbc.w	r4, r4, lr
 8000df2:	fa04 f707 	lsl.w	r7, r4, r7
 8000df6:	40ca      	lsrs	r2, r1
 8000df8:	40cc      	lsrs	r4, r1
 8000dfa:	4317      	orrs	r7, r2
 8000dfc:	e9c6 7400 	strd	r7, r4, [r6]
 8000e00:	4618      	mov	r0, r3
 8000e02:	2100      	movs	r1, #0
 8000e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e08:	f1c3 0120 	rsb	r1, r3, #32
 8000e0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e10:	fa20 f201 	lsr.w	r2, r0, r1
 8000e14:	fa25 f101 	lsr.w	r1, r5, r1
 8000e18:	409d      	lsls	r5, r3
 8000e1a:	432a      	orrs	r2, r5
 8000e1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e28:	fb07 1510 	mls	r5, r7, r0, r1
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e32:	fb00 f50e 	mul.w	r5, r0, lr
 8000e36:	428d      	cmp	r5, r1
 8000e38:	fa04 f403 	lsl.w	r4, r4, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x258>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e46:	d22f      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e48:	428d      	cmp	r5, r1
 8000e4a:	d92d      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e4c:	3802      	subs	r0, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1b49      	subs	r1, r1, r5
 8000e52:	b292      	uxth	r2, r2
 8000e54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e58:	fb07 1115 	mls	r1, r7, r5, r1
 8000e5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e60:	fb05 f10e 	mul.w	r1, r5, lr
 8000e64:	4291      	cmp	r1, r2
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x282>
 8000e68:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e70:	d216      	bcs.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e72:	4291      	cmp	r1, r2
 8000e74:	d914      	bls.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e76:	3d02      	subs	r5, #2
 8000e78:	4462      	add	r2, ip
 8000e7a:	1a52      	subs	r2, r2, r1
 8000e7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e80:	e738      	b.n	8000cf4 <__udivmoddi4+0xfc>
 8000e82:	4631      	mov	r1, r6
 8000e84:	4630      	mov	r0, r6
 8000e86:	e708      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000e88:	4639      	mov	r1, r7
 8000e8a:	e6e6      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e8c:	4610      	mov	r0, r2
 8000e8e:	e6fb      	b.n	8000c88 <__udivmoddi4+0x90>
 8000e90:	4548      	cmp	r0, r9
 8000e92:	d2a9      	bcs.n	8000de8 <__udivmoddi4+0x1f0>
 8000e94:	ebb9 0802 	subs.w	r8, r9, r2
 8000e98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e9c:	3b01      	subs	r3, #1
 8000e9e:	e7a3      	b.n	8000de8 <__udivmoddi4+0x1f0>
 8000ea0:	4645      	mov	r5, r8
 8000ea2:	e7ea      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ea4:	462b      	mov	r3, r5
 8000ea6:	e794      	b.n	8000dd2 <__udivmoddi4+0x1da>
 8000ea8:	4640      	mov	r0, r8
 8000eaa:	e7d1      	b.n	8000e50 <__udivmoddi4+0x258>
 8000eac:	46d0      	mov	r8, sl
 8000eae:	e77b      	b.n	8000da8 <__udivmoddi4+0x1b0>
 8000eb0:	3d02      	subs	r5, #2
 8000eb2:	4462      	add	r2, ip
 8000eb4:	e732      	b.n	8000d1c <__udivmoddi4+0x124>
 8000eb6:	4608      	mov	r0, r1
 8000eb8:	e70a      	b.n	8000cd0 <__udivmoddi4+0xd8>
 8000eba:	4464      	add	r4, ip
 8000ebc:	3802      	subs	r0, #2
 8000ebe:	e742      	b.n	8000d46 <__udivmoddi4+0x14e>

08000ec0 <__aeabi_idiv0>:
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop

08000ec4 <Engine>:
#include "engine.h"


void Engine(engine_state state){
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	71fb      	strb	r3, [r7, #7]

	switch (state){
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	2b04      	cmp	r3, #4
 8000ed2:	d81c      	bhi.n	8000f0e <Engine+0x4a>
 8000ed4:	a201      	add	r2, pc, #4	; (adr r2, 8000edc <Engine+0x18>)
 8000ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eda:	bf00      	nop
 8000edc:	08000ef1 	.word	0x08000ef1
 8000ee0:	08000efd 	.word	0x08000efd
 8000ee4:	08000ef7 	.word	0x08000ef7
 8000ee8:	08000f03 	.word	0x08000f03
 8000eec:	08000f09 	.word	0x08000f09
		case MOVE_FORWARD:
			EngineMoveForward();
 8000ef0:	f000 f890 	bl	8001014 <EngineMoveForward>
			break;
 8000ef4:	e00c      	b.n	8000f10 <Engine+0x4c>
		case TURN_RIGHT:
			EngineTurnRight();
 8000ef6:	f000 f8e7 	bl	80010c8 <EngineTurnRight>
			break;
 8000efa:	e009      	b.n	8000f10 <Engine+0x4c>
		case MOVE_BACKWARD:
			EngineMoveBackward();
 8000efc:	f000 f8a8 	bl	8001050 <EngineMoveBackward>
			break;
 8000f00:	e006      	b.n	8000f10 <Engine+0x4c>
		case TURN_LEFT:
			EngineTurnLeft();
 8000f02:	f000 f8ff 	bl	8001104 <EngineTurnLeft>
			break;
 8000f06:	e003      	b.n	8000f10 <Engine+0x4c>
		case STOP:
			EngineStop();
 8000f08:	f000 f8c0 	bl	800108c <EngineStop>
			break;
 8000f0c:	e000      	b.n	8000f10 <Engine+0x4c>
		default:
			break;
 8000f0e:	bf00      	nop
	}
}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <EnginesInit>:


void EnginesInit(){
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim4);
 8000f1c:	4808      	ldr	r0, [pc, #32]	; (8000f40 <EnginesInit+0x28>)
 8000f1e:	f003 f97f 	bl	8004220 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000f22:	2100      	movs	r1, #0
 8000f24:	4806      	ldr	r0, [pc, #24]	; (8000f40 <EnginesInit+0x28>)
 8000f26:	f003 fab5 	bl	8004494 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000f2a:	2104      	movs	r1, #4
 8000f2c:	4804      	ldr	r0, [pc, #16]	; (8000f40 <EnginesInit+0x28>)
 8000f2e:	f003 fab1 	bl	8004494 <HAL_TIM_PWM_Start>
	EnginesSetSpeed(100, 100);
 8000f32:	2164      	movs	r1, #100	; 0x64
 8000f34:	2064      	movs	r0, #100	; 0x64
 8000f36:	f000 f841 	bl	8000fbc <EnginesSetSpeed>
}
 8000f3a:	bf00      	nop
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	20000358 	.word	0x20000358

08000f44 <EnginesSpeed>:

void EnginesSpeed(engine_speed engine_speed){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
	static int speed = 100;

	switch (engine_speed){
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d015      	beq.n	8000f80 <EnginesSpeed+0x3c>
 8000f54:	2b02      	cmp	r3, #2
 8000f56:	dc20      	bgt.n	8000f9a <EnginesSpeed+0x56>
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d002      	beq.n	8000f62 <EnginesSpeed+0x1e>
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d005      	beq.n	8000f6c <EnginesSpeed+0x28>
 8000f60:	e01b      	b.n	8000f9a <EnginesSpeed+0x56>
		case KEEP:
			speed = speed;
 8000f62:	4b15      	ldr	r3, [pc, #84]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a14      	ldr	r2, [pc, #80]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f68:	6013      	str	r3, [r2, #0]
			break;
 8000f6a:	e016      	b.n	8000f9a <EnginesSpeed+0x56>
		case FASTER:
			if(speed < 100)
 8000f6c:	4b12      	ldr	r3, [pc, #72]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2b63      	cmp	r3, #99	; 0x63
 8000f72:	dc0f      	bgt.n	8000f94 <EnginesSpeed+0x50>
				speed += 10;
 8000f74:	4b10      	ldr	r3, [pc, #64]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	330a      	adds	r3, #10
 8000f7a:	4a0f      	ldr	r2, [pc, #60]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f7c:	6013      	str	r3, [r2, #0]
			break;
 8000f7e:	e009      	b.n	8000f94 <EnginesSpeed+0x50>
		case SLOWER:
			if(speed > 50)
 8000f80:	4b0d      	ldr	r3, [pc, #52]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2b32      	cmp	r3, #50	; 0x32
 8000f86:	dd07      	ble.n	8000f98 <EnginesSpeed+0x54>
				speed -= 10;
 8000f88:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	3b0a      	subs	r3, #10
 8000f8e:	4a0a      	ldr	r2, [pc, #40]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f90:	6013      	str	r3, [r2, #0]
			break;
 8000f92:	e001      	b.n	8000f98 <EnginesSpeed+0x54>
			break;
 8000f94:	bf00      	nop
 8000f96:	e000      	b.n	8000f9a <EnginesSpeed+0x56>
			break;
 8000f98:	bf00      	nop
	}

	EnginesSetSpeed(speed, speed);
 8000f9a:	4b07      	ldr	r3, [pc, #28]	; (8000fb8 <EnginesSpeed+0x74>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	4a05      	ldr	r2, [pc, #20]	; (8000fb8 <EnginesSpeed+0x74>)
 8000fa2:	6812      	ldr	r2, [r2, #0]
 8000fa4:	b2d2      	uxtb	r2, r2
 8000fa6:	4611      	mov	r1, r2
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f000 f807 	bl	8000fbc <EnginesSetSpeed>
}
 8000fae:	bf00      	nop
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	20000000 	.word	0x20000000

08000fbc <EnginesSetSpeed>:

void EnginesSetSpeed(uint8_t speedLeft, uint8_t speedRight){
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	460a      	mov	r2, r1
 8000fc6:	71fb      	strb	r3, [r7, #7]
 8000fc8:	4613      	mov	r3, r2
 8000fca:	71bb      	strb	r3, [r7, #6]
	if(speedLeft >= htim4.Instance->ARR){
 8000fcc:	79fa      	ldrb	r2, [r7, #7]
 8000fce:	4b10      	ldr	r3, [pc, #64]	; (8001010 <EnginesSetSpeed+0x54>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d303      	bcc.n	8000fe0 <EnginesSetSpeed+0x24>
		speedLeft = htim4.Instance->ARR;
 8000fd8:	4b0d      	ldr	r3, [pc, #52]	; (8001010 <EnginesSetSpeed+0x54>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fde:	71fb      	strb	r3, [r7, #7]
	}
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, speedLeft);
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	; (8001010 <EnginesSetSpeed+0x54>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	79fa      	ldrb	r2, [r7, #7]
 8000fe6:	635a      	str	r2, [r3, #52]	; 0x34

	if(speedRight >= htim4.Instance->ARR){
 8000fe8:	79ba      	ldrb	r2, [r7, #6]
 8000fea:	4b09      	ldr	r3, [pc, #36]	; (8001010 <EnginesSetSpeed+0x54>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d303      	bcc.n	8000ffc <EnginesSetSpeed+0x40>
		speedRight = htim4.Instance->ARR;
 8000ff4:	4b06      	ldr	r3, [pc, #24]	; (8001010 <EnginesSetSpeed+0x54>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ffa:	71bb      	strb	r3, [r7, #6]
	}
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, speedRight);
 8000ffc:	4b04      	ldr	r3, [pc, #16]	; (8001010 <EnginesSetSpeed+0x54>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	79ba      	ldrb	r2, [r7, #6]
 8001002:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	20000358 	.word	0x20000358

08001014 <EngineMoveForward>:

void EngineMoveForward(){
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Engine_IN1_GPIO_Port, Engine_IN1_Pin, GPIO_PIN_RESET);
 8001018:	2200      	movs	r2, #0
 800101a:	2110      	movs	r1, #16
 800101c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001020:	f001 fd3c 	bl	8002a9c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Engine_IN3_GPIO_Port, Engine_IN3_Pin, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	2102      	movs	r1, #2
 8001028:	4807      	ldr	r0, [pc, #28]	; (8001048 <EngineMoveForward+0x34>)
 800102a:	f001 fd37 	bl	8002a9c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Engine_IN2_GPIO_Port, Engine_IN2_Pin, GPIO_PIN_SET);
 800102e:	2201      	movs	r2, #1
 8001030:	2101      	movs	r1, #1
 8001032:	4806      	ldr	r0, [pc, #24]	; (800104c <EngineMoveForward+0x38>)
 8001034:	f001 fd32 	bl	8002a9c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Engine_IN4_GPIO_Port, Engine_IN4_Pin, GPIO_PIN_SET);
 8001038:	2201      	movs	r2, #1
 800103a:	2101      	movs	r1, #1
 800103c:	4802      	ldr	r0, [pc, #8]	; (8001048 <EngineMoveForward+0x34>)
 800103e:	f001 fd2d 	bl	8002a9c <HAL_GPIO_WritePin>
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	48000800 	.word	0x48000800
 800104c:	48000400 	.word	0x48000400

08001050 <EngineMoveBackward>:

void EngineMoveBackward(){
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Engine_IN1_GPIO_Port, Engine_IN1_Pin, GPIO_PIN_SET);
 8001054:	2201      	movs	r2, #1
 8001056:	2110      	movs	r1, #16
 8001058:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800105c:	f001 fd1e 	bl	8002a9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN3_GPIO_Port, Engine_IN3_Pin, GPIO_PIN_SET);
 8001060:	2201      	movs	r2, #1
 8001062:	2102      	movs	r1, #2
 8001064:	4807      	ldr	r0, [pc, #28]	; (8001084 <EngineMoveBackward+0x34>)
 8001066:	f001 fd19 	bl	8002a9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN2_GPIO_Port, Engine_IN2_Pin, GPIO_PIN_RESET);
 800106a:	2200      	movs	r2, #0
 800106c:	2101      	movs	r1, #1
 800106e:	4806      	ldr	r0, [pc, #24]	; (8001088 <EngineMoveBackward+0x38>)
 8001070:	f001 fd14 	bl	8002a9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN4_GPIO_Port, Engine_IN4_Pin, GPIO_PIN_RESET);
 8001074:	2200      	movs	r2, #0
 8001076:	2101      	movs	r1, #1
 8001078:	4802      	ldr	r0, [pc, #8]	; (8001084 <EngineMoveBackward+0x34>)
 800107a:	f001 fd0f 	bl	8002a9c <HAL_GPIO_WritePin>
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	48000800 	.word	0x48000800
 8001088:	48000400 	.word	0x48000400

0800108c <EngineStop>:

void EngineStop(){
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Engine_IN1_GPIO_Port, Engine_IN1_Pin, GPIO_PIN_SET);
 8001090:	2201      	movs	r2, #1
 8001092:	2110      	movs	r1, #16
 8001094:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001098:	f001 fd00 	bl	8002a9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN3_GPIO_Port, Engine_IN3_Pin, GPIO_PIN_SET);
 800109c:	2201      	movs	r2, #1
 800109e:	2102      	movs	r1, #2
 80010a0:	4807      	ldr	r0, [pc, #28]	; (80010c0 <EngineStop+0x34>)
 80010a2:	f001 fcfb 	bl	8002a9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN2_GPIO_Port, Engine_IN2_Pin, GPIO_PIN_SET);
 80010a6:	2201      	movs	r2, #1
 80010a8:	2101      	movs	r1, #1
 80010aa:	4806      	ldr	r0, [pc, #24]	; (80010c4 <EngineStop+0x38>)
 80010ac:	f001 fcf6 	bl	8002a9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN4_GPIO_Port, Engine_IN4_Pin, GPIO_PIN_SET);
 80010b0:	2201      	movs	r2, #1
 80010b2:	2101      	movs	r1, #1
 80010b4:	4802      	ldr	r0, [pc, #8]	; (80010c0 <EngineStop+0x34>)
 80010b6:	f001 fcf1 	bl	8002a9c <HAL_GPIO_WritePin>
}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	48000800 	.word	0x48000800
 80010c4:	48000400 	.word	0x48000400

080010c8 <EngineTurnRight>:

void EngineTurnRight(){
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Engine_IN1_GPIO_Port, Engine_IN1_Pin, GPIO_PIN_SET);
 80010cc:	2201      	movs	r2, #1
 80010ce:	2110      	movs	r1, #16
 80010d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d4:	f001 fce2 	bl	8002a9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN3_GPIO_Port, Engine_IN3_Pin, GPIO_PIN_RESET);
 80010d8:	2200      	movs	r2, #0
 80010da:	2102      	movs	r1, #2
 80010dc:	4807      	ldr	r0, [pc, #28]	; (80010fc <EngineTurnRight+0x34>)
 80010de:	f001 fcdd 	bl	8002a9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN2_GPIO_Port, Engine_IN2_Pin, GPIO_PIN_RESET);
 80010e2:	2200      	movs	r2, #0
 80010e4:	2101      	movs	r1, #1
 80010e6:	4806      	ldr	r0, [pc, #24]	; (8001100 <EngineTurnRight+0x38>)
 80010e8:	f001 fcd8 	bl	8002a9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN4_GPIO_Port, Engine_IN4_Pin, GPIO_PIN_SET);
 80010ec:	2201      	movs	r2, #1
 80010ee:	2101      	movs	r1, #1
 80010f0:	4802      	ldr	r0, [pc, #8]	; (80010fc <EngineTurnRight+0x34>)
 80010f2:	f001 fcd3 	bl	8002a9c <HAL_GPIO_WritePin>
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	48000800 	.word	0x48000800
 8001100:	48000400 	.word	0x48000400

08001104 <EngineTurnLeft>:

void EngineTurnLeft(){
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Engine_IN1_GPIO_Port, Engine_IN1_Pin, GPIO_PIN_RESET);
 8001108:	2200      	movs	r2, #0
 800110a:	2110      	movs	r1, #16
 800110c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001110:	f001 fcc4 	bl	8002a9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN3_GPIO_Port, Engine_IN3_Pin, GPIO_PIN_SET);
 8001114:	2201      	movs	r2, #1
 8001116:	2102      	movs	r1, #2
 8001118:	4807      	ldr	r0, [pc, #28]	; (8001138 <EngineTurnLeft+0x34>)
 800111a:	f001 fcbf 	bl	8002a9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN2_GPIO_Port, Engine_IN2_Pin, GPIO_PIN_SET);
 800111e:	2201      	movs	r2, #1
 8001120:	2101      	movs	r1, #1
 8001122:	4806      	ldr	r0, [pc, #24]	; (800113c <EngineTurnLeft+0x38>)
 8001124:	f001 fcba 	bl	8002a9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Engine_IN4_GPIO_Port, Engine_IN4_Pin, GPIO_PIN_RESET);
 8001128:	2200      	movs	r2, #0
 800112a:	2101      	movs	r1, #1
 800112c:	4802      	ldr	r0, [pc, #8]	; (8001138 <EngineTurnLeft+0x34>)
 800112e:	f001 fcb5 	bl	8002a9c <HAL_GPIO_WritePin>
}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	48000800 	.word	0x48000800
 800113c:	48000400 	.word	0x48000400

08001140 <HAL_TIM_IC_CaptureCallback>:
};

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  if (htim == &htim3)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	4a0b      	ldr	r2, [pc, #44]	; (8001178 <HAL_TIM_IC_CaptureCallback+0x38>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d10e      	bne.n	800116e <HAL_TIM_IC_CaptureCallback+0x2e>
  {


	osSemaphoreRelease(Semaphore1_IR_InterruptHandle);
 8001150:	4b0a      	ldr	r3, [pc, #40]	; (800117c <HAL_TIM_IC_CaptureCallback+0x3c>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4618      	mov	r0, r3
 8001156:	f006 f9ed 	bl	8007534 <osSemaphoreRelease>
    switch (HAL_TIM_GetActiveChannel(&htim3))
 800115a:	4807      	ldr	r0, [pc, #28]	; (8001178 <HAL_TIM_IC_CaptureCallback+0x38>)
 800115c:	f004 f968 	bl	8005430 <HAL_TIM_GetActiveChannel>
 8001160:	4603      	mov	r3, r0
 8001162:	2b01      	cmp	r3, #1
 8001164:	d102      	bne.n	800116c <HAL_TIM_IC_CaptureCallback+0x2c>
    {
      case HAL_TIM_ACTIVE_CHANNEL_1:
        ir_tim_interrupt();
 8001166:	f000 fba1 	bl	80018ac <ir_tim_interrupt>
        break;
 800116a:	e000      	b.n	800116e <HAL_TIM_IC_CaptureCallback+0x2e>
      default:
        break;
 800116c:	bf00      	nop
    }
  }
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	2000030c 	.word	0x2000030c
 800117c:	20000228 	.word	0x20000228

08001180 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of myMutex01 */
  myMutex01Handle = osMutexNew(&myMutex01_attributes);
 8001184:	4838      	ldr	r0, [pc, #224]	; (8001268 <MX_FREERTOS_Init+0xe8>)
 8001186:	f006 f873 	bl	8007270 <osMutexNew>
 800118a:	4603      	mov	r3, r0
 800118c:	4a37      	ldr	r2, [pc, #220]	; (800126c <MX_FREERTOS_Init+0xec>)
 800118e:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Semaphore1_IR_Interrupt */
  Semaphore1_IR_InterruptHandle = osSemaphoreNew(1, 1, &Semaphore1_IR_Interrupt_attributes);
 8001190:	4a37      	ldr	r2, [pc, #220]	; (8001270 <MX_FREERTOS_Init+0xf0>)
 8001192:	2101      	movs	r1, #1
 8001194:	2001      	movs	r0, #1
 8001196:	f006 f8f1 	bl	800737c <osSemaphoreNew>
 800119a:	4603      	mov	r3, r0
 800119c:	4a35      	ldr	r2, [pc, #212]	; (8001274 <MX_FREERTOS_Init+0xf4>)
 800119e:	6013      	str	r3, [r2, #0]

  /* creation of Semaphore2_IR_Engine */
  Semaphore2_IR_EngineHandle = osSemaphoreNew(1, 1, &Semaphore2_IR_Engine_attributes);
 80011a0:	4a35      	ldr	r2, [pc, #212]	; (8001278 <MX_FREERTOS_Init+0xf8>)
 80011a2:	2101      	movs	r1, #1
 80011a4:	2001      	movs	r0, #1
 80011a6:	f006 f8e9 	bl	800737c <osSemaphoreNew>
 80011aa:	4603      	mov	r3, r0
 80011ac:	4a33      	ldr	r2, [pc, #204]	; (800127c <MX_FREERTOS_Init+0xfc>)
 80011ae:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of Timer1_USSensorBlocking */
  Timer1_USSensorBlockingHandle = osTimerNew(Callback01, osTimerOnce, NULL, &Timer1_USSensorBlocking_attributes);
 80011b0:	4b33      	ldr	r3, [pc, #204]	; (8001280 <MX_FREERTOS_Init+0x100>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	2100      	movs	r1, #0
 80011b6:	4833      	ldr	r0, [pc, #204]	; (8001284 <MX_FREERTOS_Init+0x104>)
 80011b8:	f005 ff94 	bl	80070e4 <osTimerNew>
 80011bc:	4603      	mov	r3, r0
 80011be:	4a32      	ldr	r2, [pc, #200]	; (8001288 <MX_FREERTOS_Init+0x108>)
 80011c0:	6013      	str	r3, [r2, #0]

  /* creation of Timer2_TurningTimer */
  Timer2_TurningTimerHandle = osTimerNew(Callback02, osTimerOnce, NULL, &Timer2_TurningTimer_attributes);
 80011c2:	4b32      	ldr	r3, [pc, #200]	; (800128c <MX_FREERTOS_Init+0x10c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	2100      	movs	r1, #0
 80011c8:	4831      	ldr	r0, [pc, #196]	; (8001290 <MX_FREERTOS_Init+0x110>)
 80011ca:	f005 ff8b 	bl	80070e4 <osTimerNew>
 80011ce:	4603      	mov	r3, r0
 80011d0:	4a30      	ldr	r2, [pc, #192]	; (8001294 <MX_FREERTOS_Init+0x114>)
 80011d2:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue1_Commands */
  Queue1_CommandsHandle = osMessageQueueNew (10, 20, &Queue1_Commands_attributes);
 80011d4:	4a30      	ldr	r2, [pc, #192]	; (8001298 <MX_FREERTOS_Init+0x118>)
 80011d6:	2114      	movs	r1, #20
 80011d8:	200a      	movs	r0, #10
 80011da:	f006 fa0f 	bl	80075fc <osMessageQueueNew>
 80011de:	4603      	mov	r3, r0
 80011e0:	4a2e      	ldr	r2, [pc, #184]	; (800129c <MX_FREERTOS_Init+0x11c>)
 80011e2:	6013      	str	r3, [r2, #0]

  /* creation of Queue02_EngineCommands */
  Queue02_EngineCommandsHandle = osMessageQueueNew (10, 10, &Queue02_EngineCommands_attributes);
 80011e4:	4a2e      	ldr	r2, [pc, #184]	; (80012a0 <MX_FREERTOS_Init+0x120>)
 80011e6:	210a      	movs	r1, #10
 80011e8:	200a      	movs	r0, #10
 80011ea:	f006 fa07 	bl	80075fc <osMessageQueueNew>
 80011ee:	4603      	mov	r3, r0
 80011f0:	4a2c      	ldr	r2, [pc, #176]	; (80012a4 <MX_FREERTOS_Init+0x124>)
 80011f2:	6013      	str	r3, [r2, #0]

  /* creation of Queue03_EngineSpeed */
  Queue03_EngineSpeedHandle = osMessageQueueNew (10, 10, &Queue03_EngineSpeed_attributes);
 80011f4:	4a2c      	ldr	r2, [pc, #176]	; (80012a8 <MX_FREERTOS_Init+0x128>)
 80011f6:	210a      	movs	r1, #10
 80011f8:	200a      	movs	r0, #10
 80011fa:	f006 f9ff 	bl	80075fc <osMessageQueueNew>
 80011fe:	4603      	mov	r3, r0
 8001200:	4a2a      	ldr	r2, [pc, #168]	; (80012ac <MX_FREERTOS_Init+0x12c>)
 8001202:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001204:	4a2a      	ldr	r2, [pc, #168]	; (80012b0 <MX_FREERTOS_Init+0x130>)
 8001206:	2100      	movs	r1, #0
 8001208:	482a      	ldr	r0, [pc, #168]	; (80012b4 <MX_FREERTOS_Init+0x134>)
 800120a:	f005 fea9 	bl	8006f60 <osThreadNew>
 800120e:	4603      	mov	r3, r0
 8001210:	4a29      	ldr	r2, [pc, #164]	; (80012b8 <MX_FREERTOS_Init+0x138>)
 8001212:	6013      	str	r3, [r2, #0]

  /* creation of Task3_CommandDetection */
  Task3_CommandDetectionHandle = osThreadNew(CommandDetection, NULL, &Task3_CommandDetection_attributes);
 8001214:	4a29      	ldr	r2, [pc, #164]	; (80012bc <MX_FREERTOS_Init+0x13c>)
 8001216:	2100      	movs	r1, #0
 8001218:	4829      	ldr	r0, [pc, #164]	; (80012c0 <MX_FREERTOS_Init+0x140>)
 800121a:	f005 fea1 	bl	8006f60 <osThreadNew>
 800121e:	4603      	mov	r3, r0
 8001220:	4a28      	ldr	r2, [pc, #160]	; (80012c4 <MX_FREERTOS_Init+0x144>)
 8001222:	6013      	str	r3, [r2, #0]

  /* creation of Task4_UltrasoundSensor */
  Task4_UltrasoundSensorHandle = osThreadNew(UltrasoundSensor, NULL, &Task4_UltrasoundSensor_attributes);
 8001224:	4a28      	ldr	r2, [pc, #160]	; (80012c8 <MX_FREERTOS_Init+0x148>)
 8001226:	2100      	movs	r1, #0
 8001228:	4828      	ldr	r0, [pc, #160]	; (80012cc <MX_FREERTOS_Init+0x14c>)
 800122a:	f005 fe99 	bl	8006f60 <osThreadNew>
 800122e:	4603      	mov	r3, r0
 8001230:	4a27      	ldr	r2, [pc, #156]	; (80012d0 <MX_FREERTOS_Init+0x150>)
 8001232:	6013      	str	r3, [r2, #0]

  /* creation of Task2_UsartReceiving */
  Task2_UsartReceivingHandle = osThreadNew(UsartReceiving, NULL, &Task2_UsartReceiving_attributes);
 8001234:	4a27      	ldr	r2, [pc, #156]	; (80012d4 <MX_FREERTOS_Init+0x154>)
 8001236:	2100      	movs	r1, #0
 8001238:	4827      	ldr	r0, [pc, #156]	; (80012d8 <MX_FREERTOS_Init+0x158>)
 800123a:	f005 fe91 	bl	8006f60 <osThreadNew>
 800123e:	4603      	mov	r3, r0
 8001240:	4a26      	ldr	r2, [pc, #152]	; (80012dc <MX_FREERTOS_Init+0x15c>)
 8001242:	6013      	str	r3, [r2, #0]

  /* creation of Task10_IR_CommandsDetection */
  Task10_IR_CommandsDetectionHandle = osThreadNew(IR_CommandsDetection, NULL, &Task10_IR_CommandsDetection_attributes);
 8001244:	4a26      	ldr	r2, [pc, #152]	; (80012e0 <MX_FREERTOS_Init+0x160>)
 8001246:	2100      	movs	r1, #0
 8001248:	4826      	ldr	r0, [pc, #152]	; (80012e4 <MX_FREERTOS_Init+0x164>)
 800124a:	f005 fe89 	bl	8006f60 <osThreadNew>
 800124e:	4603      	mov	r3, r0
 8001250:	4a25      	ldr	r2, [pc, #148]	; (80012e8 <MX_FREERTOS_Init+0x168>)
 8001252:	6013      	str	r3, [r2, #0]

  /* creation of Task11_EngineTask */
  Task11_EngineTaskHandle = osThreadNew(EngineTask, NULL, &Task11_EngineTask_attributes);
 8001254:	4a25      	ldr	r2, [pc, #148]	; (80012ec <MX_FREERTOS_Init+0x16c>)
 8001256:	2100      	movs	r1, #0
 8001258:	4825      	ldr	r0, [pc, #148]	; (80012f0 <MX_FREERTOS_Init+0x170>)
 800125a:	f005 fe81 	bl	8006f60 <osThreadNew>
 800125e:	4603      	mov	r3, r0
 8001260:	4a24      	ldr	r2, [pc, #144]	; (80012f4 <MX_FREERTOS_Init+0x174>)
 8001262:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001264:	bf00      	nop
 8001266:	bd80      	pop	{r7, pc}
 8001268:	0800d9e8 	.word	0x0800d9e8
 800126c:	20000224 	.word	0x20000224
 8001270:	0800d9f8 	.word	0x0800d9f8
 8001274:	20000228 	.word	0x20000228
 8001278:	0800da08 	.word	0x0800da08
 800127c:	2000022c 	.word	0x2000022c
 8001280:	0800d9c8 	.word	0x0800d9c8
 8001284:	08001731 	.word	0x08001731
 8001288:	2000021c 	.word	0x2000021c
 800128c:	0800d9d8 	.word	0x0800d9d8
 8001290:	08001745 	.word	0x08001745
 8001294:	20000220 	.word	0x20000220
 8001298:	0800d980 	.word	0x0800d980
 800129c:	20000210 	.word	0x20000210
 80012a0:	0800d998 	.word	0x0800d998
 80012a4:	20000214 	.word	0x20000214
 80012a8:	0800d9b0 	.word	0x0800d9b0
 80012ac:	20000218 	.word	0x20000218
 80012b0:	0800d8a8 	.word	0x0800d8a8
 80012b4:	080012f9 	.word	0x080012f9
 80012b8:	200001f8 	.word	0x200001f8
 80012bc:	0800d8cc 	.word	0x0800d8cc
 80012c0:	08001309 	.word	0x08001309
 80012c4:	200001fc 	.word	0x200001fc
 80012c8:	0800d8f0 	.word	0x0800d8f0
 80012cc:	08001389 	.word	0x08001389
 80012d0:	20000200 	.word	0x20000200
 80012d4:	0800d914 	.word	0x0800d914
 80012d8:	0800145d 	.word	0x0800145d
 80012dc:	20000204 	.word	0x20000204
 80012e0:	0800d938 	.word	0x0800d938
 80012e4:	08001509 	.word	0x08001509
 80012e8:	20000208 	.word	0x20000208
 80012ec:	0800d95c 	.word	0x0800d95c
 80012f0:	08001685 	.word	0x08001685
 80012f4:	2000020c 	.word	0x2000020c

080012f8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001300:	2001      	movs	r0, #1
 8001302:	f005 febf 	bl	8007084 <osDelay>
 8001306:	e7fb      	b.n	8001300 <StartDefaultTask+0x8>

08001308 <CommandDetection>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CommandDetection */
void CommandDetection(void *argument)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b088      	sub	sp, #32
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CommandDetection */
	char ReceivedValue[MAX_LENGTH_OF_LINE_RECEIVED_BY_USART + 1];
	  /* Infinite loop */
	  for(;;){
		 osMessageQueueGet(Queue1_CommandsHandle, ReceivedValue, 0, osWaitForever);
 8001310:	4b19      	ldr	r3, [pc, #100]	; (8001378 <CommandDetection+0x70>)
 8001312:	6818      	ldr	r0, [r3, #0]
 8001314:	f107 0108 	add.w	r1, r7, #8
 8001318:	f04f 33ff 	mov.w	r3, #4294967295
 800131c:	2200      	movs	r2, #0
 800131e:	f006 fa41 	bl	80077a4 <osMessageQueueGet>
		  //ReceivedValue = osMessageGet(Queue1_CommandsHandle, osWaitForever)
		  if (strcmp(ReceivedValue, "on") == 0){
 8001322:	f107 0308 	add.w	r3, r7, #8
 8001326:	4915      	ldr	r1, [pc, #84]	; (800137c <CommandDetection+0x74>)
 8001328:	4618      	mov	r0, r3
 800132a:	f7fe ff51 	bl	80001d0 <strcmp>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d106      	bne.n	8001342 <CommandDetection+0x3a>
			  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001334:	2201      	movs	r2, #1
 8001336:	2120      	movs	r1, #32
 8001338:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800133c:	f001 fbae 	bl	8002a9c <HAL_GPIO_WritePin>
 8001340:	e015      	b.n	800136e <CommandDetection+0x66>
		  }else if (strcmp(ReceivedValue, "off") == 0) {
 8001342:	f107 0308 	add.w	r3, r7, #8
 8001346:	490e      	ldr	r1, [pc, #56]	; (8001380 <CommandDetection+0x78>)
 8001348:	4618      	mov	r0, r3
 800134a:	f7fe ff41 	bl	80001d0 <strcmp>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d106      	bne.n	8001362 <CommandDetection+0x5a>
			  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001354:	2200      	movs	r2, #0
 8001356:	2120      	movs	r1, #32
 8001358:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800135c:	f001 fb9e 	bl	8002a9c <HAL_GPIO_WritePin>
 8001360:	e005      	b.n	800136e <CommandDetection+0x66>
		  }else {
			  printf("Nieznane polecenie: %s\n", ReceivedValue);
 8001362:	f107 0308 	add.w	r3, r7, #8
 8001366:	4619      	mov	r1, r3
 8001368:	4806      	ldr	r0, [pc, #24]	; (8001384 <CommandDetection+0x7c>)
 800136a:	f00a f9cf 	bl	800b70c <iprintf>
		  }

		  osDelay(1);
 800136e:	2001      	movs	r0, #1
 8001370:	f005 fe88 	bl	8007084 <osDelay>
		 osMessageQueueGet(Queue1_CommandsHandle, ReceivedValue, 0, osWaitForever);
 8001374:	e7cc      	b.n	8001310 <CommandDetection+0x8>
 8001376:	bf00      	nop
 8001378:	20000210 	.word	0x20000210
 800137c:	0800d870 	.word	0x0800d870
 8001380:	0800d874 	.word	0x0800d874
 8001384:	0800d878 	.word	0x0800d878

08001388 <UltrasoundSensor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UltrasoundSensor */
void UltrasoundSensor(void *argument)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UltrasoundSensor */
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8001390:	2100      	movs	r1, #0
 8001392:	482c      	ldr	r0, [pc, #176]	; (8001444 <UltrasoundSensor+0xbc>)
 8001394:	f003 f9e6 	bl	8004764 <HAL_TIM_IC_Start>
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
 8001398:	2104      	movs	r1, #4
 800139a:	482a      	ldr	r0, [pc, #168]	; (8001444 <UltrasoundSensor+0xbc>)
 800139c:	f003 f9e2 	bl	8004764 <HAL_TIM_IC_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80013a0:	2108      	movs	r1, #8
 80013a2:	4828      	ldr	r0, [pc, #160]	; (8001444 <UltrasoundSensor+0xbc>)
 80013a4:	f003 f876 	bl	8004494 <HAL_TIM_PWM_Start>
	osDelay(1000);
 80013a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013ac:	f005 fe6a 	bl	8007084 <osDelay>
  /* Infinite loop */
  for(;;)
  {

	uint32_t start = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 80013b0:	2100      	movs	r1, #0
 80013b2:	4824      	ldr	r0, [pc, #144]	; (8001444 <UltrasoundSensor+0xbc>)
 80013b4:	f003 ffda 	bl	800536c <HAL_TIM_ReadCapturedValue>
 80013b8:	6178      	str	r0, [r7, #20]
	uint32_t stop = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);
 80013ba:	2104      	movs	r1, #4
 80013bc:	4821      	ldr	r0, [pc, #132]	; (8001444 <UltrasoundSensor+0xbc>)
 80013be:	f003 ffd5 	bl	800536c <HAL_TIM_ReadCapturedValue>
 80013c2:	6138      	str	r0, [r7, #16]
	uint32_t distance = (stop - start) / 58.0f;
 80013c4:	693a      	ldr	r2, [r7, #16]
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	ee07 3a90 	vmov	s15, r3
 80013ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013d2:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8001448 <UltrasoundSensor+0xc0>
 80013d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013de:	ee17 3a90 	vmov	r3, s15
 80013e2:	60fb      	str	r3, [r7, #12]
	if(distance < 20 && !osTimerIsRunning(Timer1_USSensorBlockingHandle)){
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	2b13      	cmp	r3, #19
 80013e8:	d828      	bhi.n	800143c <UltrasoundSensor+0xb4>
 80013ea:	4b18      	ldr	r3, [pc, #96]	; (800144c <UltrasoundSensor+0xc4>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f005 ff22 	bl	8007238 <osTimerIsRunning>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d120      	bne.n	800143c <UltrasoundSensor+0xb4>
		engine_state state = STOP;
 80013fa:	2304      	movs	r3, #4
 80013fc:	72fb      	strb	r3, [r7, #11]
		osSemaphoreRelease(Semaphore1_IR_InterruptHandle);
 80013fe:	4b14      	ldr	r3, [pc, #80]	; (8001450 <UltrasoundSensor+0xc8>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	f006 f896 	bl	8007534 <osSemaphoreRelease>
		osSemaphoreAcquire(Semaphore1_IR_InterruptHandle, 0);
 8001408:	4b11      	ldr	r3, [pc, #68]	; (8001450 <UltrasoundSensor+0xc8>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2100      	movs	r1, #0
 800140e:	4618      	mov	r0, r3
 8001410:	f006 f83e 	bl	8007490 <osSemaphoreAcquire>
		osMessageQueuePut(Queue02_EngineCommandsHandle, &state, 0, 200);
 8001414:	4b0f      	ldr	r3, [pc, #60]	; (8001454 <UltrasoundSensor+0xcc>)
 8001416:	6818      	ldr	r0, [r3, #0]
 8001418:	f107 010b 	add.w	r1, r7, #11
 800141c:	23c8      	movs	r3, #200	; 0xc8
 800141e:	2200      	movs	r2, #0
 8001420:	f006 f960 	bl	80076e4 <osMessageQueuePut>
		osSemaphoreRelease(Semaphore2_IR_EngineHandle);
 8001424:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <UltrasoundSensor+0xd0>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4618      	mov	r0, r3
 800142a:	f006 f883 	bl	8007534 <osSemaphoreRelease>
		osTimerStart(Timer1_USSensorBlockingHandle, 2000 / portTICK_PERIOD_MS);
 800142e:	4b07      	ldr	r3, [pc, #28]	; (800144c <UltrasoundSensor+0xc4>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001436:	4618      	mov	r0, r3
 8001438:	f005 fed0 	bl	80071dc <osTimerStart>
	}

	osDelay(1);
 800143c:	2001      	movs	r0, #1
 800143e:	f005 fe21 	bl	8007084 <osDelay>
  {
 8001442:	e7b5      	b.n	80013b0 <UltrasoundSensor+0x28>
 8001444:	200002c0 	.word	0x200002c0
 8001448:	42680000 	.word	0x42680000
 800144c:	2000021c 	.word	0x2000021c
 8001450:	20000228 	.word	0x20000228
 8001454:	20000214 	.word	0x20000214
 8001458:	2000022c 	.word	0x2000022c

0800145c <UsartReceiving>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UsartReceiving */
void UsartReceiving(void *argument)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
	  static char receivedLine[MAX_LENGTH_OF_LINE_RECEIVED_BY_USART + 1]; // +1 for null terminator

	  /* Infinite loop */
	  for(;;)
	  {
		  if (HAL_UART_Receive(&huart2, &value, 1, 0) == HAL_OK){
 8001464:	2300      	movs	r3, #0
 8001466:	2201      	movs	r2, #1
 8001468:	4921      	ldr	r1, [pc, #132]	; (80014f0 <UsartReceiving+0x94>)
 800146a:	4822      	ldr	r0, [pc, #136]	; (80014f4 <UsartReceiving+0x98>)
 800146c:	f004 ff52 	bl	8006314 <HAL_UART_Receive>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d137      	bne.n	80014e6 <UsartReceiving+0x8a>
		  		if (value == '\r' || value == '\n') {
 8001476:	4b1e      	ldr	r3, [pc, #120]	; (80014f0 <UsartReceiving+0x94>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	2b0d      	cmp	r3, #13
 800147c:	d003      	beq.n	8001486 <UsartReceiving+0x2a>
 800147e:	4b1c      	ldr	r3, [pc, #112]	; (80014f0 <UsartReceiving+0x94>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b0a      	cmp	r3, #10
 8001484:	d11f      	bne.n	80014c6 <UsartReceiving+0x6a>
		  			// end of line character received
		  			if (line_length > 0){
 8001486:	4b1c      	ldr	r3, [pc, #112]	; (80014f8 <UsartReceiving+0x9c>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d02b      	beq.n	80014e6 <UsartReceiving+0x8a>
		  				// if the buffer is not empty, we add the \0 character at the end of the line
		  				line_buffer[line_length] = '\0';
 800148e:	4b1a      	ldr	r3, [pc, #104]	; (80014f8 <UsartReceiving+0x9c>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a1a      	ldr	r2, [pc, #104]	; (80014fc <UsartReceiving+0xa0>)
 8001494:	2100      	movs	r1, #0
 8001496:	54d1      	strb	r1, [r2, r3]
		  				// passing the buffer to CommendDetection Task by queue
		  			    strncpy(receivedLine, line_buffer, line_length);
 8001498:	4b17      	ldr	r3, [pc, #92]	; (80014f8 <UsartReceiving+0x9c>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	461a      	mov	r2, r3
 800149e:	4917      	ldr	r1, [pc, #92]	; (80014fc <UsartReceiving+0xa0>)
 80014a0:	4817      	ldr	r0, [pc, #92]	; (8001500 <UsartReceiving+0xa4>)
 80014a2:	f00a f990 	bl	800b7c6 <strncpy>
		  			    receivedLine[line_length] = '\0'; // Ensure null termination
 80014a6:	4b14      	ldr	r3, [pc, #80]	; (80014f8 <UsartReceiving+0x9c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a15      	ldr	r2, [pc, #84]	; (8001500 <UsartReceiving+0xa4>)
 80014ac:	2100      	movs	r1, #0
 80014ae:	54d1      	strb	r1, [r2, r3]
		  				osMessageQueuePut(Queue1_CommandsHandle, receivedLine, 0, 200);
 80014b0:	4b14      	ldr	r3, [pc, #80]	; (8001504 <UsartReceiving+0xa8>)
 80014b2:	6818      	ldr	r0, [r3, #0]
 80014b4:	23c8      	movs	r3, #200	; 0xc8
 80014b6:	2200      	movs	r2, #0
 80014b8:	4911      	ldr	r1, [pc, #68]	; (8001500 <UsartReceiving+0xa4>)
 80014ba:	f006 f913 	bl	80076e4 <osMessageQueuePut>
		  				int y = osMessageQueueGetMsgSize(Queue1_CommandsHandle

		  				**************************/

		  				// starting data collection again
		  				line_length = 0;
 80014be:	4b0e      	ldr	r3, [pc, #56]	; (80014f8 <UsartReceiving+0x9c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
		  			if (line_length > 0){
 80014c4:	e00f      	b.n	80014e6 <UsartReceiving+0x8a>
		  			}
		  		}
		  		else {
		  			if (line_length >= MAX_LENGTH_OF_LINE_RECEIVED_BY_USART) {
 80014c6:	4b0c      	ldr	r3, [pc, #48]	; (80014f8 <UsartReceiving+0x9c>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	2b13      	cmp	r3, #19
 80014cc:	d902      	bls.n	80014d4 <UsartReceiving+0x78>
		  				// too much data, we delete what we have collected so far
		  				line_length = 0;
 80014ce:	4b0a      	ldr	r3, [pc, #40]	; (80014f8 <UsartReceiving+0x9c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
		  			}
		  			// we add the value to the buffer
		  			line_buffer[line_length++] = value;
 80014d4:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <UsartReceiving+0x9c>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	1c5a      	adds	r2, r3, #1
 80014da:	4907      	ldr	r1, [pc, #28]	; (80014f8 <UsartReceiving+0x9c>)
 80014dc:	600a      	str	r2, [r1, #0]
 80014de:	4a04      	ldr	r2, [pc, #16]	; (80014f0 <UsartReceiving+0x94>)
 80014e0:	7811      	ldrb	r1, [r2, #0]
 80014e2:	4a06      	ldr	r2, [pc, #24]	; (80014fc <UsartReceiving+0xa0>)
 80014e4:	54d1      	strb	r1, [r2, r3]
		  		}
		  	}

	    osDelay(1);
 80014e6:	2001      	movs	r0, #1
 80014e8:	f005 fdcc 	bl	8007084 <osDelay>
		  if (HAL_UART_Receive(&huart2, &value, 1, 0) == HAL_OK){
 80014ec:	e7ba      	b.n	8001464 <UsartReceiving+0x8>
 80014ee:	bf00      	nop
 80014f0:	20000230 	.word	0x20000230
 80014f4:	200003a4 	.word	0x200003a4
 80014f8:	20000234 	.word	0x20000234
 80014fc:	20000238 	.word	0x20000238
 8001500:	20000250 	.word	0x20000250
 8001504:	20000210 	.word	0x20000210

08001508 <IR_CommandsDetection>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_IR_CommandsDetection */
void IR_CommandsDetection(void *argument)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


	  	if(osSemaphoreGetCount(Semaphore1_IR_InterruptHandle) != 0){
 8001510:	4b58      	ldr	r3, [pc, #352]	; (8001674 <IR_CommandsDetection+0x16c>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4618      	mov	r0, r3
 8001516:	f006 f851 	bl	80075bc <osSemaphoreGetCount>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	f000 80a5 	beq.w	800166c <IR_CommandsDetection+0x164>
	  		//osMutexRelease(myMutex01Handle);


	  		osSemaphoreAcquire(Semaphore1_IR_InterruptHandle, 0);
 8001522:	4b54      	ldr	r3, [pc, #336]	; (8001674 <IR_CommandsDetection+0x16c>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2100      	movs	r1, #0
 8001528:	4618      	mov	r0, r3
 800152a:	f005 ffb1 	bl	8007490 <osSemaphoreAcquire>


	  		int value = ir_read();
 800152e:	f000 fa23 	bl	8001978 <ir_read>
 8001532:	60f8      	str	r0, [r7, #12]
	  		engine_state state = STOP;
 8001534:	2304      	movs	r3, #4
 8001536:	72fb      	strb	r3, [r7, #11]
	  		engine_speed speed = KEEP;
 8001538:	2300      	movs	r3, #0
 800153a:	72bb      	strb	r3, [r7, #10]

	  		if(value == IR_CODE_TEST || value == IR_CODE_0){
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	2b44      	cmp	r3, #68	; 0x44
 8001540:	d002      	beq.n	8001548 <IR_CommandsDetection+0x40>
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	2b16      	cmp	r3, #22
 8001546:	d11d      	bne.n	8001584 <IR_CommandsDetection+0x7c>
	  			switch (value){
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2b16      	cmp	r3, #22
 800154c:	d00d      	beq.n	800156a <IR_CommandsDetection+0x62>
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	2b44      	cmp	r3, #68	; 0x44
 8001552:	d115      	bne.n	8001580 <IR_CommandsDetection+0x78>
					   case IR_CODE_TEST:
						     speed = FASTER;
 8001554:	2301      	movs	r3, #1
 8001556:	72bb      	strb	r3, [r7, #10]
						     osMessageQueuePut(Queue03_EngineSpeedHandle, &speed, 0, 200);
 8001558:	4b47      	ldr	r3, [pc, #284]	; (8001678 <IR_CommandsDetection+0x170>)
 800155a:	6818      	ldr	r0, [r3, #0]
 800155c:	f107 010a 	add.w	r1, r7, #10
 8001560:	23c8      	movs	r3, #200	; 0xc8
 8001562:	2200      	movs	r2, #0
 8001564:	f006 f8be 	bl	80076e4 <osMessageQueuePut>
					     break;
 8001568:	e00b      	b.n	8001582 <IR_CommandsDetection+0x7a>
					   case IR_CODE_0  :
						     speed = SLOWER;
 800156a:	2302      	movs	r3, #2
 800156c:	72bb      	strb	r3, [r7, #10]
						     osMessageQueuePut(Queue03_EngineSpeedHandle, &speed, 0, 200);
 800156e:	4b42      	ldr	r3, [pc, #264]	; (8001678 <IR_CommandsDetection+0x170>)
 8001570:	6818      	ldr	r0, [r3, #0]
 8001572:	f107 010a 	add.w	r1, r7, #10
 8001576:	23c8      	movs	r3, #200	; 0xc8
 8001578:	2200      	movs	r2, #0
 800157a:	f006 f8b3 	bl	80076e4 <osMessageQueuePut>
					     break;
 800157e:	e000      	b.n	8001582 <IR_CommandsDetection+0x7a>
					   default:

					   	 break;
 8001580:	bf00      	nop
	  			switch (value){
 8001582:	e06e      	b.n	8001662 <IR_CommandsDetection+0x15a>
	  			}
	  		}else{
				switch (value) {
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	2b19      	cmp	r3, #25
 8001588:	dc30      	bgt.n	80015ec <IR_CommandsDetection+0xe4>
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	2b07      	cmp	r3, #7
 800158e:	db67      	blt.n	8001660 <IR_CommandsDetection+0x158>
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	3b07      	subs	r3, #7
 8001594:	2b12      	cmp	r3, #18
 8001596:	d863      	bhi.n	8001660 <IR_CommandsDetection+0x158>
 8001598:	a201      	add	r2, pc, #4	; (adr r2, 80015a0 <IR_CommandsDetection+0x98>)
 800159a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800159e:	bf00      	nop
 80015a0:	08001635 	.word	0x08001635
 80015a4:	08001661 	.word	0x08001661
 80015a8:	08001609 	.word	0x08001609
 80015ac:	08001661 	.word	0x08001661
 80015b0:	08001661 	.word	0x08001661
 80015b4:	08001661 	.word	0x08001661
 80015b8:	08001661 	.word	0x08001661
 80015bc:	08001661 	.word	0x08001661
 80015c0:	08001661 	.word	0x08001661
 80015c4:	08001661 	.word	0x08001661
 80015c8:	08001661 	.word	0x08001661
 80015cc:	08001661 	.word	0x08001661
 80015d0:	08001661 	.word	0x08001661
 80015d4:	08001661 	.word	0x08001661
 80015d8:	0800164b 	.word	0x0800164b
 80015dc:	08001661 	.word	0x08001661
 80015e0:	08001661 	.word	0x08001661
 80015e4:	08001661 	.word	0x08001661
 80015e8:	0800161f 	.word	0x0800161f
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	2b40      	cmp	r3, #64	; 0x40
 80015f0:	d136      	bne.n	8001660 <IR_CommandsDetection+0x158>

					    case IR_CODE_PLUS:
							  state = MOVE_FORWARD;
 80015f2:	2300      	movs	r3, #0
 80015f4:	72fb      	strb	r3, [r7, #11]
							  osMessageQueuePut(Queue02_EngineCommandsHandle, &state, 0, 200);
 80015f6:	4b21      	ldr	r3, [pc, #132]	; (800167c <IR_CommandsDetection+0x174>)
 80015f8:	6818      	ldr	r0, [r3, #0]
 80015fa:	f107 010b 	add.w	r1, r7, #11
 80015fe:	23c8      	movs	r3, #200	; 0xc8
 8001600:	2200      	movs	r2, #0
 8001602:	f006 f86f 	bl	80076e4 <osMessageQueuePut>
						  break;
 8001606:	e02c      	b.n	8001662 <IR_CommandsDetection+0x15a>
						case IR_CODE_FORWARD:
							  state = TURN_RIGHT;
 8001608:	2302      	movs	r3, #2
 800160a:	72fb      	strb	r3, [r7, #11]
							  osMessageQueuePut(Queue02_EngineCommandsHandle, &state, 0, 200);
 800160c:	4b1b      	ldr	r3, [pc, #108]	; (800167c <IR_CommandsDetection+0x174>)
 800160e:	6818      	ldr	r0, [r3, #0]
 8001610:	f107 010b 	add.w	r1, r7, #11
 8001614:	23c8      	movs	r3, #200	; 0xc8
 8001616:	2200      	movs	r2, #0
 8001618:	f006 f864 	bl	80076e4 <osMessageQueuePut>
						  break;
 800161c:	e021      	b.n	8001662 <IR_CommandsDetection+0x15a>
						case IR_CODE_MINUS:
							  state = MOVE_BACKWARD;
 800161e:	2301      	movs	r3, #1
 8001620:	72fb      	strb	r3, [r7, #11]
							  osMessageQueuePut(Queue02_EngineCommandsHandle, &state, 0, 200);
 8001622:	4b16      	ldr	r3, [pc, #88]	; (800167c <IR_CommandsDetection+0x174>)
 8001624:	6818      	ldr	r0, [r3, #0]
 8001626:	f107 010b 	add.w	r1, r7, #11
 800162a:	23c8      	movs	r3, #200	; 0xc8
 800162c:	2200      	movs	r2, #0
 800162e:	f006 f859 	bl	80076e4 <osMessageQueuePut>
						  break;
 8001632:	e016      	b.n	8001662 <IR_CommandsDetection+0x15a>
						case IR_CODE_REWIND:
							  state = TURN_LEFT;
 8001634:	2303      	movs	r3, #3
 8001636:	72fb      	strb	r3, [r7, #11]
							  osMessageQueuePut(Queue02_EngineCommandsHandle, &state, 0, 200);
 8001638:	4b10      	ldr	r3, [pc, #64]	; (800167c <IR_CommandsDetection+0x174>)
 800163a:	6818      	ldr	r0, [r3, #0]
 800163c:	f107 010b 	add.w	r1, r7, #11
 8001640:	23c8      	movs	r3, #200	; 0xc8
 8001642:	2200      	movs	r2, #0
 8001644:	f006 f84e 	bl	80076e4 <osMessageQueuePut>
						  break;
 8001648:	e00b      	b.n	8001662 <IR_CommandsDetection+0x15a>
						case IR_CODE_PLAY:
							  state = STOP;
 800164a:	2304      	movs	r3, #4
 800164c:	72fb      	strb	r3, [r7, #11]
							  osMessageQueuePut(Queue02_EngineCommandsHandle, &state, 0, 200);
 800164e:	4b0b      	ldr	r3, [pc, #44]	; (800167c <IR_CommandsDetection+0x174>)
 8001650:	6818      	ldr	r0, [r3, #0]
 8001652:	f107 010b 	add.w	r1, r7, #11
 8001656:	23c8      	movs	r3, #200	; 0xc8
 8001658:	2200      	movs	r2, #0
 800165a:	f006 f843 	bl	80076e4 <osMessageQueuePut>
						  break;
 800165e:	e000      	b.n	8001662 <IR_CommandsDetection+0x15a>
						default:
							//printf("Inna komenda");
							break;
 8001660:	bf00      	nop
						}
	  		}
	  		osSemaphoreRelease(Semaphore2_IR_EngineHandle);
 8001662:	4b07      	ldr	r3, [pc, #28]	; (8001680 <IR_CommandsDetection+0x178>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4618      	mov	r0, r3
 8001668:	f005 ff64 	bl	8007534 <osSemaphoreRelease>
	  	}

    osDelay(1);
 800166c:	2001      	movs	r0, #1
 800166e:	f005 fd09 	bl	8007084 <osDelay>
	  	if(osSemaphoreGetCount(Semaphore1_IR_InterruptHandle) != 0){
 8001672:	e74d      	b.n	8001510 <IR_CommandsDetection+0x8>
 8001674:	20000228 	.word	0x20000228
 8001678:	20000218 	.word	0x20000218
 800167c:	20000214 	.word	0x20000214
 8001680:	2000022c 	.word	0x2000022c

08001684 <EngineTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_EngineTask */
void EngineTask(void *argument)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
	engine_state IR_ReceivedValue_state;
	engine_speed IR_ReceivedValue_speed;
  /* Infinite loop */
  for(;;)
  {
	  if(osSemaphoreGetCount(Semaphore2_IR_EngineHandle) != 0){
 800168c:	4b24      	ldr	r3, [pc, #144]	; (8001720 <EngineTask+0x9c>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4618      	mov	r0, r3
 8001692:	f005 ff93 	bl	80075bc <osSemaphoreGetCount>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d03c      	beq.n	8001716 <EngineTask+0x92>

	  	  //osMutexAcquire(myMutex01Handle, 0);
	  	  //osThreadId_t x = osMutexGetOwner(myMutex01Handle);

		  osSemaphoreAcquire(Semaphore2_IR_EngineHandle, 0);
 800169c:	4b20      	ldr	r3, [pc, #128]	; (8001720 <EngineTask+0x9c>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2100      	movs	r1, #0
 80016a2:	4618      	mov	r0, r3
 80016a4:	f005 fef4 	bl	8007490 <osSemaphoreAcquire>

		  if(osMessageQueueGetCount(Queue02_EngineCommandsHandle) != 0){
 80016a8:	4b1e      	ldr	r3, [pc, #120]	; (8001724 <EngineTask+0xa0>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f006 f8d7 	bl	8007860 <osMessageQueueGetCount>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d019      	beq.n	80016ec <EngineTask+0x68>
			  osMessageQueueGet(Queue02_EngineCommandsHandle, &IR_ReceivedValue_state, 0, osWaitForever);
 80016b8:	4b1a      	ldr	r3, [pc, #104]	; (8001724 <EngineTask+0xa0>)
 80016ba:	6818      	ldr	r0, [r3, #0]
 80016bc:	f107 010f 	add.w	r1, r7, #15
 80016c0:	f04f 33ff 	mov.w	r3, #4294967295
 80016c4:	2200      	movs	r2, #0
 80016c6:	f006 f86d 	bl	80077a4 <osMessageQueueGet>
			  Engine(IR_ReceivedValue_state);
 80016ca:	7bfb      	ldrb	r3, [r7, #15]
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff fbf9 	bl	8000ec4 <Engine>
			  if(IR_ReceivedValue_state == TURN_RIGHT || IR_ReceivedValue_state == TURN_LEFT){
 80016d2:	7bfb      	ldrb	r3, [r7, #15]
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d002      	beq.n	80016de <EngineTask+0x5a>
 80016d8:	7bfb      	ldrb	r3, [r7, #15]
 80016da:	2b03      	cmp	r3, #3
 80016dc:	d11b      	bne.n	8001716 <EngineTask+0x92>
				 osTimerStart(Timer2_TurningTimerHandle, 60 / portTICK_PERIOD_MS);
 80016de:	4b12      	ldr	r3, [pc, #72]	; (8001728 <EngineTask+0xa4>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	213c      	movs	r1, #60	; 0x3c
 80016e4:	4618      	mov	r0, r3
 80016e6:	f005 fd79 	bl	80071dc <osTimerStart>
 80016ea:	e014      	b.n	8001716 <EngineTask+0x92>
			  }
		  }else if(osMessageQueueGetCount(Queue03_EngineSpeedHandle) != 0){
 80016ec:	4b0f      	ldr	r3, [pc, #60]	; (800172c <EngineTask+0xa8>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f006 f8b5 	bl	8007860 <osMessageQueueGetCount>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d00c      	beq.n	8001716 <EngineTask+0x92>
			  osMessageQueueGet(Queue03_EngineSpeedHandle, &IR_ReceivedValue_speed, 0, osWaitForever);
 80016fc:	4b0b      	ldr	r3, [pc, #44]	; (800172c <EngineTask+0xa8>)
 80016fe:	6818      	ldr	r0, [r3, #0]
 8001700:	f107 010e 	add.w	r1, r7, #14
 8001704:	f04f 33ff 	mov.w	r3, #4294967295
 8001708:	2200      	movs	r2, #0
 800170a:	f006 f84b 	bl	80077a4 <osMessageQueueGet>
			  EnginesSpeed(IR_ReceivedValue_speed);
 800170e:	7bbb      	ldrb	r3, [r7, #14]
 8001710:	4618      	mov	r0, r3
 8001712:	f7ff fc17 	bl	8000f44 <EnginesSpeed>
		  }

	  }

    osDelay(1);
 8001716:	2001      	movs	r0, #1
 8001718:	f005 fcb4 	bl	8007084 <osDelay>
	  if(osSemaphoreGetCount(Semaphore2_IR_EngineHandle) != 0){
 800171c:	e7b6      	b.n	800168c <EngineTask+0x8>
 800171e:	bf00      	nop
 8001720:	2000022c 	.word	0x2000022c
 8001724:	20000214 	.word	0x20000214
 8001728:	20000220 	.word	0x20000220
 800172c:	20000218 	.word	0x20000218

08001730 <Callback01>:
  /* USER CODE END EngineTask */
}

/* Callback01 function */
void Callback01(void *argument)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback01 */
  /* USER CODE END Callback01 */
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <Callback02>:

/* Callback02 function */
void Callback02(void *argument)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback02 */

	Engine(STOP);
 800174c:	2004      	movs	r0, #4
 800174e:	f7ff fbb9 	bl	8000ec4 <Engine>

  /* USER CODE END Callback02 */
}
 8001752:	bf00      	nop
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
	...

0800175c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b088      	sub	sp, #32
 8001760:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001762:	f107 030c 	add.w	r3, r7, #12
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	605a      	str	r2, [r3, #4]
 800176c:	609a      	str	r2, [r3, #8]
 800176e:	60da      	str	r2, [r3, #12]
 8001770:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001772:	4b32      	ldr	r3, [pc, #200]	; (800183c <MX_GPIO_Init+0xe0>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001776:	4a31      	ldr	r2, [pc, #196]	; (800183c <MX_GPIO_Init+0xe0>)
 8001778:	f043 0304 	orr.w	r3, r3, #4
 800177c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800177e:	4b2f      	ldr	r3, [pc, #188]	; (800183c <MX_GPIO_Init+0xe0>)
 8001780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001782:	f003 0304 	and.w	r3, r3, #4
 8001786:	60bb      	str	r3, [r7, #8]
 8001788:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800178a:	4b2c      	ldr	r3, [pc, #176]	; (800183c <MX_GPIO_Init+0xe0>)
 800178c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800178e:	4a2b      	ldr	r2, [pc, #172]	; (800183c <MX_GPIO_Init+0xe0>)
 8001790:	f043 0301 	orr.w	r3, r3, #1
 8001794:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001796:	4b29      	ldr	r3, [pc, #164]	; (800183c <MX_GPIO_Init+0xe0>)
 8001798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800179a:	f003 0301 	and.w	r3, r3, #1
 800179e:	607b      	str	r3, [r7, #4]
 80017a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a2:	4b26      	ldr	r3, [pc, #152]	; (800183c <MX_GPIO_Init+0xe0>)
 80017a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a6:	4a25      	ldr	r2, [pc, #148]	; (800183c <MX_GPIO_Init+0xe0>)
 80017a8:	f043 0302 	orr.w	r3, r3, #2
 80017ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017ae:	4b23      	ldr	r3, [pc, #140]	; (800183c <MX_GPIO_Init+0xe0>)
 80017b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	603b      	str	r3, [r7, #0]
 80017b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Engine_IN4_Pin|Engine_IN3_Pin, GPIO_PIN_RESET);
 80017ba:	2200      	movs	r2, #0
 80017bc:	2103      	movs	r1, #3
 80017be:	4820      	ldr	r0, [pc, #128]	; (8001840 <MX_GPIO_Init+0xe4>)
 80017c0:	f001 f96c 	bl	8002a9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Engine_IN1_Pin|LD2_Pin|Enable_A_Pin, GPIO_PIN_RESET);
 80017c4:	2200      	movs	r2, #0
 80017c6:	f44f 6186 	mov.w	r1, #1072	; 0x430
 80017ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ce:	f001 f965 	bl	8002a9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Engine_IN2_Pin|Enable_B_Pin, GPIO_PIN_RESET);
 80017d2:	2200      	movs	r2, #0
 80017d4:	2109      	movs	r1, #9
 80017d6:	481b      	ldr	r0, [pc, #108]	; (8001844 <MX_GPIO_Init+0xe8>)
 80017d8:	f001 f960 	bl	8002a9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Engine_IN4_Pin|Engine_IN3_Pin;
 80017dc:	2303      	movs	r3, #3
 80017de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e0:	2301      	movs	r3, #1
 80017e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ec:	f107 030c 	add.w	r3, r7, #12
 80017f0:	4619      	mov	r1, r3
 80017f2:	4813      	ldr	r0, [pc, #76]	; (8001840 <MX_GPIO_Init+0xe4>)
 80017f4:	f000 ffa8 	bl	8002748 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = Engine_IN1_Pin|LD2_Pin|Enable_A_Pin;
 80017f8:	f44f 6386 	mov.w	r3, #1072	; 0x430
 80017fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fe:	2301      	movs	r3, #1
 8001800:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001806:	2300      	movs	r3, #0
 8001808:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180a:	f107 030c 	add.w	r3, r7, #12
 800180e:	4619      	mov	r1, r3
 8001810:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001814:	f000 ff98 	bl	8002748 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Engine_IN2_Pin|Enable_B_Pin;
 8001818:	2309      	movs	r3, #9
 800181a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800181c:	2301      	movs	r3, #1
 800181e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001820:	2300      	movs	r3, #0
 8001822:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001824:	2300      	movs	r3, #0
 8001826:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001828:	f107 030c 	add.w	r3, r7, #12
 800182c:	4619      	mov	r1, r3
 800182e:	4805      	ldr	r0, [pc, #20]	; (8001844 <MX_GPIO_Init+0xe8>)
 8001830:	f000 ff8a 	bl	8002748 <HAL_GPIO_Init>

}
 8001834:	bf00      	nop
 8001836:	3720      	adds	r7, #32
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40021000 	.word	0x40021000
 8001840:	48000800 	.word	0x48000800
 8001844:	48000400 	.word	0x48000400

08001848 <calc_pulse>:

static volatile uint32_t received_value;
static int received_bits;

static pulse_t calc_pulse(uint32_t time)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
	if (time < 250)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2bf9      	cmp	r3, #249	; 0xf9
 8001854:	d801      	bhi.n	800185a <calc_pulse+0x12>
		return PULSE_ERROR;
 8001856:	2305      	movs	r3, #5
 8001858:	e021      	b.n	800189e <calc_pulse+0x56>
	else if (time < 1200)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8001860:	d201      	bcs.n	8001866 <calc_pulse+0x1e>
		return PULSE_SHORT;
 8001862:	2304      	movs	r3, #4
 8001864:	e01b      	b.n	800189e <calc_pulse+0x56>
	else if (time < 2000)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800186c:	d201      	bcs.n	8001872 <calc_pulse+0x2a>
		return PULSE_LONG;
 800186e:	2303      	movs	r3, #3
 8001870:	e015      	b.n	800189e <calc_pulse+0x56>
	else if (time < 3000)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001878:	4293      	cmp	r3, r2
 800187a:	d801      	bhi.n	8001880 <calc_pulse+0x38>
		return PULSE_2MS;
 800187c:	2302      	movs	r3, #2
 800187e:	e00e      	b.n	800189e <calc_pulse+0x56>
	else if (time < 6000)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f241 726f 	movw	r2, #5999	; 0x176f
 8001886:	4293      	cmp	r3, r2
 8001888:	d801      	bhi.n	800188e <calc_pulse+0x46>
		return PULSE_4MS;
 800188a:	2301      	movs	r3, #1
 800188c:	e007      	b.n	800189e <calc_pulse+0x56>
	else if (time < 12000)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001894:	4293      	cmp	r3, r2
 8001896:	d801      	bhi.n	800189c <calc_pulse+0x54>
		return PULSE_9MS;
 8001898:	2300      	movs	r3, #0
 800189a:	e000      	b.n	800189e <calc_pulse+0x56>
	else
		return PULSE_ERROR;
 800189c:	2305      	movs	r3, #5
}
 800189e:	4618      	mov	r0, r3
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
	...

080018ac <ir_tim_interrupt>:

void ir_tim_interrupt(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
	pulse_t pulse;

	if (received_bits >= 32)
 80018b2:	4b27      	ldr	r3, [pc, #156]	; (8001950 <ir_tim_interrupt+0xa4>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	2b1f      	cmp	r3, #31
 80018b8:	dc43      	bgt.n	8001942 <ir_tim_interrupt+0x96>
		return;

	pulse = calc_pulse(HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1));
 80018ba:	2100      	movs	r1, #0
 80018bc:	4825      	ldr	r0, [pc, #148]	; (8001954 <ir_tim_interrupt+0xa8>)
 80018be:	f003 fd55 	bl	800536c <HAL_TIM_ReadCapturedValue>
 80018c2:	4603      	mov	r3, r0
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff ffbf 	bl	8001848 <calc_pulse>
 80018ca:	4603      	mov	r3, r0
 80018cc:	71fb      	strb	r3, [r7, #7]

	switch (pulse) {
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	3b01      	subs	r3, #1
 80018d2:	2b03      	cmp	r3, #3
 80018d4:	d831      	bhi.n	800193a <ir_tim_interrupt+0x8e>
 80018d6:	a201      	add	r2, pc, #4	; (adr r2, 80018dc <ir_tim_interrupt+0x30>)
 80018d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018dc:	0800191d 	.word	0x0800191d
 80018e0:	0800192b 	.word	0x0800192b
 80018e4:	08001903 	.word	0x08001903
 80018e8:	080018ed 	.word	0x080018ed
	case PULSE_SHORT:
		received_value = received_value >> 1;
 80018ec:	4b1a      	ldr	r3, [pc, #104]	; (8001958 <ir_tim_interrupt+0xac>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	085b      	lsrs	r3, r3, #1
 80018f2:	4a19      	ldr	r2, [pc, #100]	; (8001958 <ir_tim_interrupt+0xac>)
 80018f4:	6013      	str	r3, [r2, #0]
		received_bits++;
 80018f6:	4b16      	ldr	r3, [pc, #88]	; (8001950 <ir_tim_interrupt+0xa4>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	3301      	adds	r3, #1
 80018fc:	4a14      	ldr	r2, [pc, #80]	; (8001950 <ir_tim_interrupt+0xa4>)
 80018fe:	6013      	str	r3, [r2, #0]
		break;
 8001900:	e022      	b.n	8001948 <ir_tim_interrupt+0x9c>
	case PULSE_LONG:
		received_value = (received_value >> 1) | 0x80000000;
 8001902:	4b15      	ldr	r3, [pc, #84]	; (8001958 <ir_tim_interrupt+0xac>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	085b      	lsrs	r3, r3, #1
 8001908:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800190c:	4a12      	ldr	r2, [pc, #72]	; (8001958 <ir_tim_interrupt+0xac>)
 800190e:	6013      	str	r3, [r2, #0]
		received_bits++;
 8001910:	4b0f      	ldr	r3, [pc, #60]	; (8001950 <ir_tim_interrupt+0xa4>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	3301      	adds	r3, #1
 8001916:	4a0e      	ldr	r2, [pc, #56]	; (8001950 <ir_tim_interrupt+0xa4>)
 8001918:	6013      	str	r3, [r2, #0]
		break;
 800191a:	e015      	b.n	8001948 <ir_tim_interrupt+0x9c>
	case PULSE_4MS:
		received_value = 0;
 800191c:	4b0e      	ldr	r3, [pc, #56]	; (8001958 <ir_tim_interrupt+0xac>)
 800191e:	2200      	movs	r2, #0
 8001920:	601a      	str	r2, [r3, #0]
		received_bits = 0;
 8001922:	4b0b      	ldr	r3, [pc, #44]	; (8001950 <ir_tim_interrupt+0xa4>)
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
		break;
 8001928:	e00e      	b.n	8001948 <ir_tim_interrupt+0x9c>
	case PULSE_2MS:
		if (received_bits == 0)
 800192a:	4b09      	ldr	r3, [pc, #36]	; (8001950 <ir_tim_interrupt+0xa4>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d109      	bne.n	8001946 <ir_tim_interrupt+0x9a>
			received_bits = 32;
 8001932:	4b07      	ldr	r3, [pc, #28]	; (8001950 <ir_tim_interrupt+0xa4>)
 8001934:	2220      	movs	r2, #32
 8001936:	601a      	str	r2, [r3, #0]
		break;
 8001938:	e005      	b.n	8001946 <ir_tim_interrupt+0x9a>
	default:
		received_bits = 0;
 800193a:	4b05      	ldr	r3, [pc, #20]	; (8001950 <ir_tim_interrupt+0xa4>)
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
		break;
 8001940:	e002      	b.n	8001948 <ir_tim_interrupt+0x9c>
		return;
 8001942:	bf00      	nop
 8001944:	e000      	b.n	8001948 <ir_tim_interrupt+0x9c>
		break;
 8001946:	bf00      	nop
	}
}
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	2000026c 	.word	0x2000026c
 8001954:	2000030c 	.word	0x2000030c
 8001958:	20000268 	.word	0x20000268

0800195c <ir_init>:

void ir_init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
	  HAL_TIM_Base_Start(&htim3);
 8001960:	4804      	ldr	r0, [pc, #16]	; (8001974 <ir_init+0x18>)
 8001962:	f002 fc5d 	bl	8004220 <HAL_TIM_Base_Start>
	  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8001966:	2100      	movs	r1, #0
 8001968:	4802      	ldr	r0, [pc, #8]	; (8001974 <ir_init+0x18>)
 800196a:	f002 fff7 	bl	800495c <HAL_TIM_IC_Start_IT>
}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	2000030c 	.word	0x2000030c

08001978 <ir_read>:

int ir_read(void)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
	if (received_bits != 32)
 800197e:	4b0a      	ldr	r3, [pc, #40]	; (80019a8 <ir_read+0x30>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2b20      	cmp	r3, #32
 8001984:	d002      	beq.n	800198c <ir_read+0x14>
		return -1;
 8001986:	f04f 33ff 	mov.w	r3, #4294967295
 800198a:	e007      	b.n	800199c <ir_read+0x24>

	uint8_t value = received_value >> 16;
 800198c:	4b07      	ldr	r3, [pc, #28]	; (80019ac <ir_read+0x34>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	0c1b      	lsrs	r3, r3, #16
 8001992:	71fb      	strb	r3, [r7, #7]
	received_bits = 0;
 8001994:	4b04      	ldr	r3, [pc, #16]	; (80019a8 <ir_read+0x30>)
 8001996:	2200      	movs	r2, #0
 8001998:	601a      	str	r2, [r3, #0]
	return value;
 800199a:	79fb      	ldrb	r3, [r7, #7]
}
 800199c:	4618      	mov	r0, r3
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr
 80019a8:	2000026c 	.word	0x2000026c
 80019ac:	20000268 	.word	0x20000268

080019b0 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
    if (ch == '\n') {
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2b0a      	cmp	r3, #10
 80019bc:	d109      	bne.n	80019d2 <__io_putchar+0x22>
        uint8_t ch2 = '\r';
 80019be:	230d      	movs	r3, #13
 80019c0:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&huart2, &ch2, 1, HAL_MAX_DELAY);
 80019c2:	f107 010f 	add.w	r1, r7, #15
 80019c6:	f04f 33ff 	mov.w	r3, #4294967295
 80019ca:	2201      	movs	r2, #1
 80019cc:	4807      	ldr	r0, [pc, #28]	; (80019ec <__io_putchar+0x3c>)
 80019ce:	f004 fc17 	bl	8006200 <HAL_UART_Transmit>
    }

    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80019d2:	1d39      	adds	r1, r7, #4
 80019d4:	f04f 33ff 	mov.w	r3, #4294967295
 80019d8:	2201      	movs	r2, #1
 80019da:	4804      	ldr	r0, [pc, #16]	; (80019ec <__io_putchar+0x3c>)
 80019dc:	f004 fc10 	bl	8006200 <HAL_UART_Transmit>
    return 1;
 80019e0:	2301      	movs	r3, #1
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	200003a4 	.word	0x200003a4

080019f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019f4:	f000 fd8d 	bl	8002512 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019f8:	f000 f815 	bl	8001a26 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019fc:	f7ff feae 	bl	800175c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001a00:	f000 fcd2 	bl	80023a8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001a04:	f000 fa28 	bl	8001e58 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a08:	f000 fad0 	bl	8001fac <MX_TIM3_Init>
  MX_TIM4_Init();
 8001a0c:	f000 fb5a 	bl	80020c4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  EnginesInit();
 8001a10:	f7ff fa82 	bl	8000f18 <EnginesInit>

  ir_init();
 8001a14:	f7ff ffa2 	bl	800195c <ir_init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001a18:	f005 fa58 	bl	8006ecc <osKernelInitialize>
  MX_FREERTOS_Init();
 8001a1c:	f7ff fbb0 	bl	8001180 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001a20:	f005 fa78 	bl	8006f14 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a24:	e7fe      	b.n	8001a24 <main+0x34>

08001a26 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b096      	sub	sp, #88	; 0x58
 8001a2a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	2244      	movs	r2, #68	; 0x44
 8001a32:	2100      	movs	r1, #0
 8001a34:	4618      	mov	r0, r3
 8001a36:	f009 febe 	bl	800b7b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a3a:	463b      	mov	r3, r7
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	605a      	str	r2, [r3, #4]
 8001a42:	609a      	str	r2, [r3, #8]
 8001a44:	60da      	str	r2, [r3, #12]
 8001a46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001a48:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001a4c:	f001 f84c 	bl	8002ae8 <HAL_PWREx_ControlVoltageScaling>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001a56:	f000 f84b 	bl	8001af0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001a5a:	2310      	movs	r3, #16
 8001a5c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001a62:	2300      	movs	r3, #0
 8001a64:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001a66:	2360      	movs	r3, #96	; 0x60
 8001a68:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001a72:	2301      	movs	r3, #1
 8001a74:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001a76:	2328      	movs	r3, #40	; 0x28
 8001a78:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001a7a:	2307      	movs	r3, #7
 8001a7c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a82:	2302      	movs	r3, #2
 8001a84:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a86:	f107 0314 	add.w	r3, r7, #20
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f001 f882 	bl	8002b94 <HAL_RCC_OscConfig>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001a96:	f000 f82b 	bl	8001af0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a9a:	230f      	movs	r3, #15
 8001a9c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001aae:	463b      	mov	r3, r7
 8001ab0:	2104      	movs	r1, #4
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f001 fc4a 	bl	800334c <HAL_RCC_ClockConfig>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001abe:	f000 f817 	bl	8001af0 <Error_Handler>
  }
}
 8001ac2:	bf00      	nop
 8001ac4:	3758      	adds	r7, #88	; 0x58
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
	...

08001acc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a04      	ldr	r2, [pc, #16]	; (8001aec <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d101      	bne.n	8001ae2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001ade:	f000 fd31 	bl	8002544 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40001400 	.word	0x40001400

08001af0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001af4:	b672      	cpsid	i
}
 8001af6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001af8:	e7fe      	b.n	8001af8 <Error_Handler+0x8>
	...

08001afc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b02:	4b11      	ldr	r3, [pc, #68]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b06:	4a10      	ldr	r2, [pc, #64]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b08:	f043 0301 	orr.w	r3, r3, #1
 8001b0c:	6613      	str	r3, [r2, #96]	; 0x60
 8001b0e:	4b0e      	ldr	r3, [pc, #56]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	607b      	str	r3, [r7, #4]
 8001b18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b1a:	4b0b      	ldr	r3, [pc, #44]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b1e:	4a0a      	ldr	r2, [pc, #40]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b24:	6593      	str	r3, [r2, #88]	; 0x58
 8001b26:	4b08      	ldr	r3, [pc, #32]	; (8001b48 <HAL_MspInit+0x4c>)
 8001b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b2e:	603b      	str	r3, [r7, #0]
 8001b30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b32:	2200      	movs	r2, #0
 8001b34:	210f      	movs	r1, #15
 8001b36:	f06f 0001 	mvn.w	r0, #1
 8001b3a:	f000 fddb 	bl	80026f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40021000 	.word	0x40021000

08001b4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08e      	sub	sp, #56	; 0x38
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001b54:	2300      	movs	r3, #0
 8001b56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001b5a:	4b34      	ldr	r3, [pc, #208]	; (8001c2c <HAL_InitTick+0xe0>)
 8001b5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b5e:	4a33      	ldr	r2, [pc, #204]	; (8001c2c <HAL_InitTick+0xe0>)
 8001b60:	f043 0320 	orr.w	r3, r3, #32
 8001b64:	6593      	str	r3, [r2, #88]	; 0x58
 8001b66:	4b31      	ldr	r3, [pc, #196]	; (8001c2c <HAL_InitTick+0xe0>)
 8001b68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b6a:	f003 0320 	and.w	r3, r3, #32
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b72:	f107 0210 	add.w	r2, r7, #16
 8001b76:	f107 0314 	add.w	r3, r7, #20
 8001b7a:	4611      	mov	r1, r2
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f001 fda9 	bl	80036d4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001b82:	6a3b      	ldr	r3, [r7, #32]
 8001b84:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d103      	bne.n	8001b94 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001b8c:	f001 fd76 	bl	800367c <HAL_RCC_GetPCLK1Freq>
 8001b90:	6378      	str	r0, [r7, #52]	; 0x34
 8001b92:	e004      	b.n	8001b9e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001b94:	f001 fd72 	bl	800367c <HAL_RCC_GetPCLK1Freq>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ba0:	4a23      	ldr	r2, [pc, #140]	; (8001c30 <HAL_InitTick+0xe4>)
 8001ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba6:	0c9b      	lsrs	r3, r3, #18
 8001ba8:	3b01      	subs	r3, #1
 8001baa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001bac:	4b21      	ldr	r3, [pc, #132]	; (8001c34 <HAL_InitTick+0xe8>)
 8001bae:	4a22      	ldr	r2, [pc, #136]	; (8001c38 <HAL_InitTick+0xec>)
 8001bb0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001bb2:	4b20      	ldr	r3, [pc, #128]	; (8001c34 <HAL_InitTick+0xe8>)
 8001bb4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001bb8:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001bba:	4a1e      	ldr	r2, [pc, #120]	; (8001c34 <HAL_InitTick+0xe8>)
 8001bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bbe:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001bc0:	4b1c      	ldr	r3, [pc, #112]	; (8001c34 <HAL_InitTick+0xe8>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc6:	4b1b      	ldr	r3, [pc, #108]	; (8001c34 <HAL_InitTick+0xe8>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bcc:	4b19      	ldr	r3, [pc, #100]	; (8001c34 <HAL_InitTick+0xe8>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001bd2:	4818      	ldr	r0, [pc, #96]	; (8001c34 <HAL_InitTick+0xe8>)
 8001bd4:	f002 facc 	bl	8004170 <HAL_TIM_Base_Init>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001bde:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d11b      	bne.n	8001c1e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001be6:	4813      	ldr	r0, [pc, #76]	; (8001c34 <HAL_InitTick+0xe8>)
 8001be8:	f002 fb82 	bl	80042f0 <HAL_TIM_Base_Start_IT>
 8001bec:	4603      	mov	r3, r0
 8001bee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001bf2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d111      	bne.n	8001c1e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001bfa:	2037      	movs	r0, #55	; 0x37
 8001bfc:	f000 fd96 	bl	800272c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2b0f      	cmp	r3, #15
 8001c04:	d808      	bhi.n	8001c18 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001c06:	2200      	movs	r2, #0
 8001c08:	6879      	ldr	r1, [r7, #4]
 8001c0a:	2037      	movs	r0, #55	; 0x37
 8001c0c:	f000 fd72 	bl	80026f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c10:	4a0a      	ldr	r2, [pc, #40]	; (8001c3c <HAL_InitTick+0xf0>)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	e002      	b.n	8001c1e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001c1e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3738      	adds	r7, #56	; 0x38
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	431bde83 	.word	0x431bde83
 8001c34:	20000270 	.word	0x20000270
 8001c38:	40001400 	.word	0x40001400
 8001c3c:	20000008 	.word	0x20000008

08001c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c44:	e7fe      	b.n	8001c44 <NMI_Handler+0x4>

08001c46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c46:	b480      	push	{r7}
 8001c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c4a:	e7fe      	b.n	8001c4a <HardFault_Handler+0x4>

08001c4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c50:	e7fe      	b.n	8001c50 <MemManage_Handler+0x4>

08001c52 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c52:	b480      	push	{r7}
 8001c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c56:	e7fe      	b.n	8001c56 <BusFault_Handler+0x4>

08001c58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c5c:	e7fe      	b.n	8001c5c <UsageFault_Handler+0x4>

08001c5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c62:	bf00      	nop
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c70:	4802      	ldr	r0, [pc, #8]	; (8001c7c <TIM2_IRQHandler+0x10>)
 8001c72:	f002 ffbd 	bl	8004bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	200002c0 	.word	0x200002c0

08001c80 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c84:	4802      	ldr	r0, [pc, #8]	; (8001c90 <TIM3_IRQHandler+0x10>)
 8001c86:	f002 ffb3 	bl	8004bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	2000030c 	.word	0x2000030c

08001c94 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001c98:	4802      	ldr	r0, [pc, #8]	; (8001ca4 <TIM7_IRQHandler+0x10>)
 8001c9a:	f002 ffa9 	bl	8004bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	20000270 	.word	0x20000270

08001ca8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  return 1;
 8001cac:	2301      	movs	r3, #1
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <_kill>:

int _kill(int pid, int sig)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cc2:	f009 fe33 	bl	800b92c <__errno>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2216      	movs	r2, #22
 8001cca:	601a      	str	r2, [r3, #0]
  return -1;
 8001ccc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <_exit>:

void _exit (int status)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ce0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f7ff ffe7 	bl	8001cb8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cea:	e7fe      	b.n	8001cea <_exit+0x12>

08001cec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	617b      	str	r3, [r7, #20]
 8001cfc:	e00a      	b.n	8001d14 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cfe:	f3af 8000 	nop.w
 8001d02:	4601      	mov	r1, r0
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	1c5a      	adds	r2, r3, #1
 8001d08:	60ba      	str	r2, [r7, #8]
 8001d0a:	b2ca      	uxtb	r2, r1
 8001d0c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	3301      	adds	r3, #1
 8001d12:	617b      	str	r3, [r7, #20]
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	dbf0      	blt.n	8001cfe <_read+0x12>
  }

  return len;
 8001d1c:	687b      	ldr	r3, [r7, #4]
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b086      	sub	sp, #24
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	60f8      	str	r0, [r7, #12]
 8001d2e:	60b9      	str	r1, [r7, #8]
 8001d30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d32:	2300      	movs	r3, #0
 8001d34:	617b      	str	r3, [r7, #20]
 8001d36:	e009      	b.n	8001d4c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	1c5a      	adds	r2, r3, #1
 8001d3c:	60ba      	str	r2, [r7, #8]
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff fe35 	bl	80019b0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	617b      	str	r3, [r7, #20]
 8001d4c:	697a      	ldr	r2, [r7, #20]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	dbf1      	blt.n	8001d38 <_write+0x12>
  }
  return len;
 8001d54:	687b      	ldr	r3, [r7, #4]
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3718      	adds	r7, #24
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <_close>:

int _close(int file)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b083      	sub	sp, #12
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr

08001d76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d76:	b480      	push	{r7}
 8001d78:	b083      	sub	sp, #12
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	6078      	str	r0, [r7, #4]
 8001d7e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d86:	605a      	str	r2, [r3, #4]
  return 0;
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <_isatty>:

int _isatty(int file)
{
 8001d96:	b480      	push	{r7}
 8001d98:	b083      	sub	sp, #12
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d9e:	2301      	movs	r3, #1
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b085      	sub	sp, #20
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	60f8      	str	r0, [r7, #12]
 8001db4:	60b9      	str	r1, [r7, #8]
 8001db6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
	...

08001dc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b086      	sub	sp, #24
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dd0:	4a14      	ldr	r2, [pc, #80]	; (8001e24 <_sbrk+0x5c>)
 8001dd2:	4b15      	ldr	r3, [pc, #84]	; (8001e28 <_sbrk+0x60>)
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ddc:	4b13      	ldr	r3, [pc, #76]	; (8001e2c <_sbrk+0x64>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d102      	bne.n	8001dea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001de4:	4b11      	ldr	r3, [pc, #68]	; (8001e2c <_sbrk+0x64>)
 8001de6:	4a12      	ldr	r2, [pc, #72]	; (8001e30 <_sbrk+0x68>)
 8001de8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dea:	4b10      	ldr	r3, [pc, #64]	; (8001e2c <_sbrk+0x64>)
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4413      	add	r3, r2
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d207      	bcs.n	8001e08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001df8:	f009 fd98 	bl	800b92c <__errno>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	220c      	movs	r2, #12
 8001e00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e02:	f04f 33ff 	mov.w	r3, #4294967295
 8001e06:	e009      	b.n	8001e1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e08:	4b08      	ldr	r3, [pc, #32]	; (8001e2c <_sbrk+0x64>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e0e:	4b07      	ldr	r3, [pc, #28]	; (8001e2c <_sbrk+0x64>)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4413      	add	r3, r2
 8001e16:	4a05      	ldr	r2, [pc, #20]	; (8001e2c <_sbrk+0x64>)
 8001e18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3718      	adds	r7, #24
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	20018000 	.word	0x20018000
 8001e28:	00000400 	.word	0x00000400
 8001e2c:	200002bc 	.word	0x200002bc
 8001e30:	200061a8 	.word	0x200061a8

08001e34 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e38:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <SystemInit+0x20>)
 8001e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e3e:	4a05      	ldr	r2, [pc, #20]	; (8001e54 <SystemInit+0x20>)
 8001e40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001e48:	bf00      	nop
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	e000ed00 	.word	0xe000ed00

08001e58 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b092      	sub	sp, #72	; 0x48
 8001e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e5e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001e62:	2200      	movs	r2, #0
 8001e64:	601a      	str	r2, [r3, #0]
 8001e66:	605a      	str	r2, [r3, #4]
 8001e68:	609a      	str	r2, [r3, #8]
 8001e6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e6c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001e78:	f107 031c 	add.w	r3, r7, #28
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e86:	463b      	mov	r3, r7
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]
 8001e8c:	605a      	str	r2, [r3, #4]
 8001e8e:	609a      	str	r2, [r3, #8]
 8001e90:	60da      	str	r2, [r3, #12]
 8001e92:	611a      	str	r2, [r3, #16]
 8001e94:	615a      	str	r2, [r3, #20]
 8001e96:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e98:	4b42      	ldr	r3, [pc, #264]	; (8001fa4 <MX_TIM2_Init+0x14c>)
 8001e9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e9e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8001ea0:	4b40      	ldr	r3, [pc, #256]	; (8001fa4 <MX_TIM2_Init+0x14c>)
 8001ea2:	224f      	movs	r2, #79	; 0x4f
 8001ea4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ea6:	4b3f      	ldr	r3, [pc, #252]	; (8001fa4 <MX_TIM2_Init+0x14c>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999999;
 8001eac:	4b3d      	ldr	r3, [pc, #244]	; (8001fa4 <MX_TIM2_Init+0x14c>)
 8001eae:	4a3e      	ldr	r2, [pc, #248]	; (8001fa8 <MX_TIM2_Init+0x150>)
 8001eb0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eb2:	4b3c      	ldr	r3, [pc, #240]	; (8001fa4 <MX_TIM2_Init+0x14c>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb8:	4b3a      	ldr	r3, [pc, #232]	; (8001fa4 <MX_TIM2_Init+0x14c>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ebe:	4839      	ldr	r0, [pc, #228]	; (8001fa4 <MX_TIM2_Init+0x14c>)
 8001ec0:	f002 f956 	bl	8004170 <HAL_TIM_Base_Init>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001eca:	f7ff fe11 	bl	8001af0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ece:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ed2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ed4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4832      	ldr	r0, [pc, #200]	; (8001fa4 <MX_TIM2_Init+0x14c>)
 8001edc:	f003 f93a 	bl	8005154 <HAL_TIM_ConfigClockSource>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001ee6:	f7ff fe03 	bl	8001af0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001eea:	482e      	ldr	r0, [pc, #184]	; (8001fa4 <MX_TIM2_Init+0x14c>)
 8001eec:	f002 fbd8 	bl	80046a0 <HAL_TIM_IC_Init>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8001ef6:	f7ff fdfb 	bl	8001af0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001efa:	482a      	ldr	r0, [pc, #168]	; (8001fa4 <MX_TIM2_Init+0x14c>)
 8001efc:	f002 fa68 	bl	80043d0 <HAL_TIM_PWM_Init>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001f06:	f7ff fdf3 	bl	8001af0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f12:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f16:	4619      	mov	r1, r3
 8001f18:	4822      	ldr	r0, [pc, #136]	; (8001fa4 <MX_TIM2_Init+0x14c>)
 8001f1a:	f004 f87d 	bl	8006018 <HAL_TIMEx_MasterConfigSynchronization>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d001      	beq.n	8001f28 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 8001f24:	f7ff fde4 	bl	8001af0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001f30:	2300      	movs	r3, #0
 8001f32:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICFilter = 0;
 8001f34:	2300      	movs	r3, #0
 8001f36:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001f38:	f107 031c 	add.w	r3, r7, #28
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4818      	ldr	r0, [pc, #96]	; (8001fa4 <MX_TIM2_Init+0x14c>)
 8001f42:	f002 ff57 	bl	8004df4 <HAL_TIM_IC_ConfigChannel>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 8001f4c:	f7ff fdd0 	bl	8001af0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001f50:	2302      	movs	r3, #2
 8001f52:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001f54:	2302      	movs	r3, #2
 8001f56:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001f58:	f107 031c 	add.w	r3, r7, #28
 8001f5c:	2204      	movs	r2, #4
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4810      	ldr	r0, [pc, #64]	; (8001fa4 <MX_TIM2_Init+0x14c>)
 8001f62:	f002 ff47 	bl	8004df4 <HAL_TIM_IC_ConfigChannel>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_TIM2_Init+0x118>
  {
    Error_Handler();
 8001f6c:	f7ff fdc0 	bl	8001af0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f70:	2360      	movs	r3, #96	; 0x60
 8001f72:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8001f74:	230a      	movs	r3, #10
 8001f76:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f80:	463b      	mov	r3, r7
 8001f82:	2208      	movs	r2, #8
 8001f84:	4619      	mov	r1, r3
 8001f86:	4807      	ldr	r0, [pc, #28]	; (8001fa4 <MX_TIM2_Init+0x14c>)
 8001f88:	f002 ffd0 	bl	8004f2c <HAL_TIM_PWM_ConfigChannel>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <MX_TIM2_Init+0x13e>
  {
    Error_Handler();
 8001f92:	f7ff fdad 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f96:	4803      	ldr	r0, [pc, #12]	; (8001fa4 <MX_TIM2_Init+0x14c>)
 8001f98:	f000 f9ac 	bl	80022f4 <HAL_TIM_MspPostInit>

}
 8001f9c:	bf00      	nop
 8001f9e:	3748      	adds	r7, #72	; 0x48
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	200002c0 	.word	0x200002c0
 8001fa8:	000f423f 	.word	0x000f423f

08001fac <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b090      	sub	sp, #64	; 0x40
 8001fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fb2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	601a      	str	r2, [r3, #0]
 8001fba:	605a      	str	r2, [r3, #4]
 8001fbc:	609a      	str	r2, [r3, #8]
 8001fbe:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001fc0:	f107 031c 	add.w	r3, r7, #28
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	605a      	str	r2, [r3, #4]
 8001fca:	609a      	str	r2, [r3, #8]
 8001fcc:	60da      	str	r2, [r3, #12]
 8001fce:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd0:	f107 0310 	add.w	r3, r7, #16
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]
 8001fd8:	605a      	str	r2, [r3, #4]
 8001fda:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001fdc:	463b      	mov	r3, r7
 8001fde:	2200      	movs	r2, #0
 8001fe0:	601a      	str	r2, [r3, #0]
 8001fe2:	605a      	str	r2, [r3, #4]
 8001fe4:	609a      	str	r2, [r3, #8]
 8001fe6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fe8:	4b34      	ldr	r3, [pc, #208]	; (80020bc <MX_TIM3_Init+0x110>)
 8001fea:	4a35      	ldr	r2, [pc, #212]	; (80020c0 <MX_TIM3_Init+0x114>)
 8001fec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8001fee:	4b33      	ldr	r3, [pc, #204]	; (80020bc <MX_TIM3_Init+0x110>)
 8001ff0:	224f      	movs	r2, #79	; 0x4f
 8001ff2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ff4:	4b31      	ldr	r3, [pc, #196]	; (80020bc <MX_TIM3_Init+0x110>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001ffa:	4b30      	ldr	r3, [pc, #192]	; (80020bc <MX_TIM3_Init+0x110>)
 8001ffc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002000:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002002:	4b2e      	ldr	r3, [pc, #184]	; (80020bc <MX_TIM3_Init+0x110>)
 8002004:	2200      	movs	r2, #0
 8002006:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002008:	4b2c      	ldr	r3, [pc, #176]	; (80020bc <MX_TIM3_Init+0x110>)
 800200a:	2200      	movs	r2, #0
 800200c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800200e:	482b      	ldr	r0, [pc, #172]	; (80020bc <MX_TIM3_Init+0x110>)
 8002010:	f002 f8ae 	bl	8004170 <HAL_TIM_Base_Init>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 800201a:	f7ff fd69 	bl	8001af0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800201e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002022:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002024:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002028:	4619      	mov	r1, r3
 800202a:	4824      	ldr	r0, [pc, #144]	; (80020bc <MX_TIM3_Init+0x110>)
 800202c:	f003 f892 	bl	8005154 <HAL_TIM_ConfigClockSource>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8002036:	f7ff fd5b 	bl	8001af0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800203a:	4820      	ldr	r0, [pc, #128]	; (80020bc <MX_TIM3_Init+0x110>)
 800203c:	f002 fb30 	bl	80046a0 <HAL_TIM_IC_Init>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8002046:	f7ff fd53 	bl	8001af0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800204a:	2304      	movs	r3, #4
 800204c:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1F_ED;
 800204e:	2340      	movs	r3, #64	; 0x40
 8002050:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002052:	2300      	movs	r3, #0
 8002054:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 8002056:	2300      	movs	r3, #0
 8002058:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800205a:	f107 031c 	add.w	r3, r7, #28
 800205e:	4619      	mov	r1, r3
 8002060:	4816      	ldr	r0, [pc, #88]	; (80020bc <MX_TIM3_Init+0x110>)
 8002062:	f003 f940 	bl	80052e6 <HAL_TIM_SlaveConfigSynchro>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <MX_TIM3_Init+0xc4>
  {
    Error_Handler();
 800206c:	f7ff fd40 	bl	8001af0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002070:	2300      	movs	r3, #0
 8002072:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002074:	2300      	movs	r3, #0
 8002076:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002078:	f107 0310 	add.w	r3, r7, #16
 800207c:	4619      	mov	r1, r3
 800207e:	480f      	ldr	r0, [pc, #60]	; (80020bc <MX_TIM3_Init+0x110>)
 8002080:	f003 ffca 	bl	8006018 <HAL_TIMEx_MasterConfigSynchronization>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <MX_TIM3_Init+0xe2>
  {
    Error_Handler();
 800208a:	f7ff fd31 	bl	8001af0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800208e:	2302      	movs	r3, #2
 8002090:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002092:	2301      	movs	r3, #1
 8002094:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002096:	2300      	movs	r3, #0
 8002098:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800209a:	2300      	movs	r3, #0
 800209c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800209e:	463b      	mov	r3, r7
 80020a0:	2200      	movs	r2, #0
 80020a2:	4619      	mov	r1, r3
 80020a4:	4805      	ldr	r0, [pc, #20]	; (80020bc <MX_TIM3_Init+0x110>)
 80020a6:	f002 fea5 	bl	8004df4 <HAL_TIM_IC_ConfigChannel>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <MX_TIM3_Init+0x108>
  {
    Error_Handler();
 80020b0:	f7ff fd1e 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80020b4:	bf00      	nop
 80020b6:	3740      	adds	r7, #64	; 0x40
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	2000030c 	.word	0x2000030c
 80020c0:	40000400 	.word	0x40000400

080020c4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08e      	sub	sp, #56	; 0x38
 80020c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	605a      	str	r2, [r3, #4]
 80020d4:	609a      	str	r2, [r3, #8]
 80020d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020d8:	f107 031c 	add.w	r3, r7, #28
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	605a      	str	r2, [r3, #4]
 80020e2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020e4:	463b      	mov	r3, r7
 80020e6:	2200      	movs	r2, #0
 80020e8:	601a      	str	r2, [r3, #0]
 80020ea:	605a      	str	r2, [r3, #4]
 80020ec:	609a      	str	r2, [r3, #8]
 80020ee:	60da      	str	r2, [r3, #12]
 80020f0:	611a      	str	r2, [r3, #16]
 80020f2:	615a      	str	r2, [r3, #20]
 80020f4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80020f6:	4b32      	ldr	r3, [pc, #200]	; (80021c0 <MX_TIM4_Init+0xfc>)
 80020f8:	4a32      	ldr	r2, [pc, #200]	; (80021c4 <MX_TIM4_Init+0x100>)
 80020fa:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 40-1;
 80020fc:	4b30      	ldr	r3, [pc, #192]	; (80021c0 <MX_TIM4_Init+0xfc>)
 80020fe:	2227      	movs	r2, #39	; 0x27
 8002100:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002102:	4b2f      	ldr	r3, [pc, #188]	; (80021c0 <MX_TIM4_Init+0xfc>)
 8002104:	2200      	movs	r2, #0
 8002106:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8002108:	4b2d      	ldr	r3, [pc, #180]	; (80021c0 <MX_TIM4_Init+0xfc>)
 800210a:	2263      	movs	r2, #99	; 0x63
 800210c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800210e:	4b2c      	ldr	r3, [pc, #176]	; (80021c0 <MX_TIM4_Init+0xfc>)
 8002110:	2200      	movs	r2, #0
 8002112:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002114:	4b2a      	ldr	r3, [pc, #168]	; (80021c0 <MX_TIM4_Init+0xfc>)
 8002116:	2200      	movs	r2, #0
 8002118:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800211a:	4829      	ldr	r0, [pc, #164]	; (80021c0 <MX_TIM4_Init+0xfc>)
 800211c:	f002 f828 	bl	8004170 <HAL_TIM_Base_Init>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002126:	f7ff fce3 	bl	8001af0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800212a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800212e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002130:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002134:	4619      	mov	r1, r3
 8002136:	4822      	ldr	r0, [pc, #136]	; (80021c0 <MX_TIM4_Init+0xfc>)
 8002138:	f003 f80c 	bl	8005154 <HAL_TIM_ConfigClockSource>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002142:	f7ff fcd5 	bl	8001af0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002146:	481e      	ldr	r0, [pc, #120]	; (80021c0 <MX_TIM4_Init+0xfc>)
 8002148:	f002 f942 	bl	80043d0 <HAL_TIM_PWM_Init>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002152:	f7ff fccd 	bl	8001af0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002156:	2300      	movs	r3, #0
 8002158:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800215a:	2300      	movs	r3, #0
 800215c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800215e:	f107 031c 	add.w	r3, r7, #28
 8002162:	4619      	mov	r1, r3
 8002164:	4816      	ldr	r0, [pc, #88]	; (80021c0 <MX_TIM4_Init+0xfc>)
 8002166:	f003 ff57 	bl	8006018 <HAL_TIMEx_MasterConfigSynchronization>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d001      	beq.n	8002174 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002170:	f7ff fcbe 	bl	8001af0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002174:	2360      	movs	r3, #96	; 0x60
 8002176:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002178:	2300      	movs	r3, #0
 800217a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800217c:	2300      	movs	r3, #0
 800217e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002180:	2300      	movs	r3, #0
 8002182:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002184:	463b      	mov	r3, r7
 8002186:	2200      	movs	r2, #0
 8002188:	4619      	mov	r1, r3
 800218a:	480d      	ldr	r0, [pc, #52]	; (80021c0 <MX_TIM4_Init+0xfc>)
 800218c:	f002 fece 	bl	8004f2c <HAL_TIM_PWM_ConfigChannel>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002196:	f7ff fcab 	bl	8001af0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800219a:	463b      	mov	r3, r7
 800219c:	2204      	movs	r2, #4
 800219e:	4619      	mov	r1, r3
 80021a0:	4807      	ldr	r0, [pc, #28]	; (80021c0 <MX_TIM4_Init+0xfc>)
 80021a2:	f002 fec3 	bl	8004f2c <HAL_TIM_PWM_ConfigChannel>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80021ac:	f7ff fca0 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80021b0:	4803      	ldr	r0, [pc, #12]	; (80021c0 <MX_TIM4_Init+0xfc>)
 80021b2:	f000 f89f 	bl	80022f4 <HAL_TIM_MspPostInit>

}
 80021b6:	bf00      	nop
 80021b8:	3738      	adds	r7, #56	; 0x38
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	20000358 	.word	0x20000358
 80021c4:	40000800 	.word	0x40000800

080021c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b08c      	sub	sp, #48	; 0x30
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d0:	f107 031c 	add.w	r3, r7, #28
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]
 80021d8:	605a      	str	r2, [r3, #4]
 80021da:	609a      	str	r2, [r3, #8]
 80021dc:	60da      	str	r2, [r3, #12]
 80021de:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021e8:	d131      	bne.n	800224e <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021ea:	4b3e      	ldr	r3, [pc, #248]	; (80022e4 <HAL_TIM_Base_MspInit+0x11c>)
 80021ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ee:	4a3d      	ldr	r2, [pc, #244]	; (80022e4 <HAL_TIM_Base_MspInit+0x11c>)
 80021f0:	f043 0301 	orr.w	r3, r3, #1
 80021f4:	6593      	str	r3, [r2, #88]	; 0x58
 80021f6:	4b3b      	ldr	r3, [pc, #236]	; (80022e4 <HAL_TIM_Base_MspInit+0x11c>)
 80021f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	61bb      	str	r3, [r7, #24]
 8002200:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002202:	4b38      	ldr	r3, [pc, #224]	; (80022e4 <HAL_TIM_Base_MspInit+0x11c>)
 8002204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002206:	4a37      	ldr	r2, [pc, #220]	; (80022e4 <HAL_TIM_Base_MspInit+0x11c>)
 8002208:	f043 0301 	orr.w	r3, r3, #1
 800220c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800220e:	4b35      	ldr	r3, [pc, #212]	; (80022e4 <HAL_TIM_Base_MspInit+0x11c>)
 8002210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	617b      	str	r3, [r7, #20]
 8002218:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800221a:	2301      	movs	r3, #1
 800221c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221e:	2302      	movs	r3, #2
 8002220:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002222:	2300      	movs	r3, #0
 8002224:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002226:	2300      	movs	r3, #0
 8002228:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800222a:	2301      	movs	r3, #1
 800222c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222e:	f107 031c 	add.w	r3, r7, #28
 8002232:	4619      	mov	r1, r3
 8002234:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002238:	f000 fa86 	bl	8002748 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800223c:	2200      	movs	r2, #0
 800223e:	2105      	movs	r1, #5
 8002240:	201c      	movs	r0, #28
 8002242:	f000 fa57 	bl	80026f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002246:	201c      	movs	r0, #28
 8002248:	f000 fa70 	bl	800272c <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800224c:	e046      	b.n	80022dc <HAL_TIM_Base_MspInit+0x114>
  else if(tim_baseHandle->Instance==TIM3)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a25      	ldr	r2, [pc, #148]	; (80022e8 <HAL_TIM_Base_MspInit+0x120>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d130      	bne.n	80022ba <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002258:	4b22      	ldr	r3, [pc, #136]	; (80022e4 <HAL_TIM_Base_MspInit+0x11c>)
 800225a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800225c:	4a21      	ldr	r2, [pc, #132]	; (80022e4 <HAL_TIM_Base_MspInit+0x11c>)
 800225e:	f043 0302 	orr.w	r3, r3, #2
 8002262:	6593      	str	r3, [r2, #88]	; 0x58
 8002264:	4b1f      	ldr	r3, [pc, #124]	; (80022e4 <HAL_TIM_Base_MspInit+0x11c>)
 8002266:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002268:	f003 0302 	and.w	r3, r3, #2
 800226c:	613b      	str	r3, [r7, #16]
 800226e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002270:	4b1c      	ldr	r3, [pc, #112]	; (80022e4 <HAL_TIM_Base_MspInit+0x11c>)
 8002272:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002274:	4a1b      	ldr	r2, [pc, #108]	; (80022e4 <HAL_TIM_Base_MspInit+0x11c>)
 8002276:	f043 0302 	orr.w	r3, r3, #2
 800227a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800227c:	4b19      	ldr	r3, [pc, #100]	; (80022e4 <HAL_TIM_Base_MspInit+0x11c>)
 800227e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002280:	f003 0302 	and.w	r3, r3, #2
 8002284:	60fb      	str	r3, [r7, #12]
 8002286:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002288:	2310      	movs	r3, #16
 800228a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228c:	2302      	movs	r3, #2
 800228e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002290:	2300      	movs	r3, #0
 8002292:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002294:	2300      	movs	r3, #0
 8002296:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002298:	2302      	movs	r3, #2
 800229a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800229c:	f107 031c 	add.w	r3, r7, #28
 80022a0:	4619      	mov	r1, r3
 80022a2:	4812      	ldr	r0, [pc, #72]	; (80022ec <HAL_TIM_Base_MspInit+0x124>)
 80022a4:	f000 fa50 	bl	8002748 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80022a8:	2200      	movs	r2, #0
 80022aa:	2105      	movs	r1, #5
 80022ac:	201d      	movs	r0, #29
 80022ae:	f000 fa21 	bl	80026f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80022b2:	201d      	movs	r0, #29
 80022b4:	f000 fa3a 	bl	800272c <HAL_NVIC_EnableIRQ>
}
 80022b8:	e010      	b.n	80022dc <HAL_TIM_Base_MspInit+0x114>
  else if(tim_baseHandle->Instance==TIM4)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a0c      	ldr	r2, [pc, #48]	; (80022f0 <HAL_TIM_Base_MspInit+0x128>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d10b      	bne.n	80022dc <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022c4:	4b07      	ldr	r3, [pc, #28]	; (80022e4 <HAL_TIM_Base_MspInit+0x11c>)
 80022c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c8:	4a06      	ldr	r2, [pc, #24]	; (80022e4 <HAL_TIM_Base_MspInit+0x11c>)
 80022ca:	f043 0304 	orr.w	r3, r3, #4
 80022ce:	6593      	str	r3, [r2, #88]	; 0x58
 80022d0:	4b04      	ldr	r3, [pc, #16]	; (80022e4 <HAL_TIM_Base_MspInit+0x11c>)
 80022d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d4:	f003 0304 	and.w	r3, r3, #4
 80022d8:	60bb      	str	r3, [r7, #8]
 80022da:	68bb      	ldr	r3, [r7, #8]
}
 80022dc:	bf00      	nop
 80022de:	3730      	adds	r7, #48	; 0x30
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	40021000 	.word	0x40021000
 80022e8:	40000400 	.word	0x40000400
 80022ec:	48000400 	.word	0x48000400
 80022f0:	40000800 	.word	0x40000800

080022f4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b08a      	sub	sp, #40	; 0x28
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022fc:	f107 0314 	add.w	r3, r7, #20
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	605a      	str	r2, [r3, #4]
 8002306:	609a      	str	r2, [r3, #8]
 8002308:	60da      	str	r2, [r3, #12]
 800230a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002314:	d11d      	bne.n	8002352 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002316:	4b21      	ldr	r3, [pc, #132]	; (800239c <HAL_TIM_MspPostInit+0xa8>)
 8002318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800231a:	4a20      	ldr	r2, [pc, #128]	; (800239c <HAL_TIM_MspPostInit+0xa8>)
 800231c:	f043 0302 	orr.w	r3, r3, #2
 8002320:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002322:	4b1e      	ldr	r3, [pc, #120]	; (800239c <HAL_TIM_MspPostInit+0xa8>)
 8002324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002326:	f003 0302 	and.w	r3, r3, #2
 800232a:	613b      	str	r3, [r7, #16]
 800232c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800232e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002332:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002334:	2302      	movs	r3, #2
 8002336:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002338:	2300      	movs	r3, #0
 800233a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800233c:	2300      	movs	r3, #0
 800233e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002340:	2301      	movs	r3, #1
 8002342:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002344:	f107 0314 	add.w	r3, r7, #20
 8002348:	4619      	mov	r1, r3
 800234a:	4815      	ldr	r0, [pc, #84]	; (80023a0 <HAL_TIM_MspPostInit+0xac>)
 800234c:	f000 f9fc 	bl	8002748 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002350:	e020      	b.n	8002394 <HAL_TIM_MspPostInit+0xa0>
  else if(timHandle->Instance==TIM4)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a13      	ldr	r2, [pc, #76]	; (80023a4 <HAL_TIM_MspPostInit+0xb0>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d11b      	bne.n	8002394 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800235c:	4b0f      	ldr	r3, [pc, #60]	; (800239c <HAL_TIM_MspPostInit+0xa8>)
 800235e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002360:	4a0e      	ldr	r2, [pc, #56]	; (800239c <HAL_TIM_MspPostInit+0xa8>)
 8002362:	f043 0302 	orr.w	r3, r3, #2
 8002366:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002368:	4b0c      	ldr	r3, [pc, #48]	; (800239c <HAL_TIM_MspPostInit+0xa8>)
 800236a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800236c:	f003 0302 	and.w	r3, r3, #2
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002374:	23c0      	movs	r3, #192	; 0xc0
 8002376:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002378:	2302      	movs	r3, #2
 800237a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237c:	2300      	movs	r3, #0
 800237e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002380:	2300      	movs	r3, #0
 8002382:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002384:	2302      	movs	r3, #2
 8002386:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002388:	f107 0314 	add.w	r3, r7, #20
 800238c:	4619      	mov	r1, r3
 800238e:	4804      	ldr	r0, [pc, #16]	; (80023a0 <HAL_TIM_MspPostInit+0xac>)
 8002390:	f000 f9da 	bl	8002748 <HAL_GPIO_Init>
}
 8002394:	bf00      	nop
 8002396:	3728      	adds	r7, #40	; 0x28
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	40021000 	.word	0x40021000
 80023a0:	48000400 	.word	0x48000400
 80023a4:	40000800 	.word	0x40000800

080023a8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023ac:	4b14      	ldr	r3, [pc, #80]	; (8002400 <MX_USART2_UART_Init+0x58>)
 80023ae:	4a15      	ldr	r2, [pc, #84]	; (8002404 <MX_USART2_UART_Init+0x5c>)
 80023b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80023b2:	4b13      	ldr	r3, [pc, #76]	; (8002400 <MX_USART2_UART_Init+0x58>)
 80023b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80023b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023ba:	4b11      	ldr	r3, [pc, #68]	; (8002400 <MX_USART2_UART_Init+0x58>)
 80023bc:	2200      	movs	r2, #0
 80023be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023c0:	4b0f      	ldr	r3, [pc, #60]	; (8002400 <MX_USART2_UART_Init+0x58>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023c6:	4b0e      	ldr	r3, [pc, #56]	; (8002400 <MX_USART2_UART_Init+0x58>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023cc:	4b0c      	ldr	r3, [pc, #48]	; (8002400 <MX_USART2_UART_Init+0x58>)
 80023ce:	220c      	movs	r2, #12
 80023d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023d2:	4b0b      	ldr	r3, [pc, #44]	; (8002400 <MX_USART2_UART_Init+0x58>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023d8:	4b09      	ldr	r3, [pc, #36]	; (8002400 <MX_USART2_UART_Init+0x58>)
 80023da:	2200      	movs	r2, #0
 80023dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023de:	4b08      	ldr	r3, [pc, #32]	; (8002400 <MX_USART2_UART_Init+0x58>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023e4:	4b06      	ldr	r3, [pc, #24]	; (8002400 <MX_USART2_UART_Init+0x58>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80023ea:	4805      	ldr	r0, [pc, #20]	; (8002400 <MX_USART2_UART_Init+0x58>)
 80023ec:	f003 feba 	bl	8006164 <HAL_UART_Init>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80023f6:	f7ff fb7b 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023fa:	bf00      	nop
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	200003a4 	.word	0x200003a4
 8002404:	40004400 	.word	0x40004400

08002408 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b0ac      	sub	sp, #176	; 0xb0
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002410:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	605a      	str	r2, [r3, #4]
 800241a:	609a      	str	r2, [r3, #8]
 800241c:	60da      	str	r2, [r3, #12]
 800241e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002420:	f107 0314 	add.w	r3, r7, #20
 8002424:	2288      	movs	r2, #136	; 0x88
 8002426:	2100      	movs	r1, #0
 8002428:	4618      	mov	r0, r3
 800242a:	f009 f9c4 	bl	800b7b6 <memset>
  if(uartHandle->Instance==USART2)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a21      	ldr	r2, [pc, #132]	; (80024b8 <HAL_UART_MspInit+0xb0>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d13b      	bne.n	80024b0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002438:	2302      	movs	r3, #2
 800243a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800243c:	2300      	movs	r3, #0
 800243e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002440:	f107 0314 	add.w	r3, r7, #20
 8002444:	4618      	mov	r0, r3
 8002446:	f001 f9d7 	bl	80037f8 <HAL_RCCEx_PeriphCLKConfig>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002450:	f7ff fb4e 	bl	8001af0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002454:	4b19      	ldr	r3, [pc, #100]	; (80024bc <HAL_UART_MspInit+0xb4>)
 8002456:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002458:	4a18      	ldr	r2, [pc, #96]	; (80024bc <HAL_UART_MspInit+0xb4>)
 800245a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800245e:	6593      	str	r3, [r2, #88]	; 0x58
 8002460:	4b16      	ldr	r3, [pc, #88]	; (80024bc <HAL_UART_MspInit+0xb4>)
 8002462:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002468:	613b      	str	r3, [r7, #16]
 800246a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800246c:	4b13      	ldr	r3, [pc, #76]	; (80024bc <HAL_UART_MspInit+0xb4>)
 800246e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002470:	4a12      	ldr	r2, [pc, #72]	; (80024bc <HAL_UART_MspInit+0xb4>)
 8002472:	f043 0301 	orr.w	r3, r3, #1
 8002476:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002478:	4b10      	ldr	r3, [pc, #64]	; (80024bc <HAL_UART_MspInit+0xb4>)
 800247a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800247c:	f003 0301 	and.w	r3, r3, #1
 8002480:	60fb      	str	r3, [r7, #12]
 8002482:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002484:	230c      	movs	r3, #12
 8002486:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248a:	2302      	movs	r3, #2
 800248c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002490:	2300      	movs	r3, #0
 8002492:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002496:	2303      	movs	r3, #3
 8002498:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800249c:	2307      	movs	r3, #7
 800249e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80024a6:	4619      	mov	r1, r3
 80024a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024ac:	f000 f94c 	bl	8002748 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80024b0:	bf00      	nop
 80024b2:	37b0      	adds	r7, #176	; 0xb0
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	40004400 	.word	0x40004400
 80024bc:	40021000 	.word	0x40021000

080024c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80024c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024c4:	f7ff fcb6 	bl	8001e34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024c8:	480c      	ldr	r0, [pc, #48]	; (80024fc <LoopForever+0x6>)
  ldr r1, =_edata
 80024ca:	490d      	ldr	r1, [pc, #52]	; (8002500 <LoopForever+0xa>)
  ldr r2, =_sidata
 80024cc:	4a0d      	ldr	r2, [pc, #52]	; (8002504 <LoopForever+0xe>)
  movs r3, #0
 80024ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024d0:	e002      	b.n	80024d8 <LoopCopyDataInit>

080024d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024d6:	3304      	adds	r3, #4

080024d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024dc:	d3f9      	bcc.n	80024d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024de:	4a0a      	ldr	r2, [pc, #40]	; (8002508 <LoopForever+0x12>)
  ldr r4, =_ebss
 80024e0:	4c0a      	ldr	r4, [pc, #40]	; (800250c <LoopForever+0x16>)
  movs r3, #0
 80024e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024e4:	e001      	b.n	80024ea <LoopFillZerobss>

080024e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024e8:	3204      	adds	r2, #4

080024ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024ec:	d3fb      	bcc.n	80024e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024ee:	f009 fa23 	bl	800b938 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024f2:	f7ff fa7d 	bl	80019f0 <main>

080024f6 <LoopForever>:

LoopForever:
    b LoopForever
 80024f6:	e7fe      	b.n	80024f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024f8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80024fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002500:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002504:	0800dde4 	.word	0x0800dde4
  ldr r2, =_sbss
 8002508:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800250c:	200061a4 	.word	0x200061a4

08002510 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002510:	e7fe      	b.n	8002510 <ADC1_2_IRQHandler>

08002512 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002512:	b580      	push	{r7, lr}
 8002514:	b082      	sub	sp, #8
 8002516:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002518:	2300      	movs	r3, #0
 800251a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800251c:	2003      	movs	r0, #3
 800251e:	f000 f8de 	bl	80026de <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002522:	200f      	movs	r0, #15
 8002524:	f7ff fb12 	bl	8001b4c <HAL_InitTick>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d002      	beq.n	8002534 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	71fb      	strb	r3, [r7, #7]
 8002532:	e001      	b.n	8002538 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002534:	f7ff fae2 	bl	8001afc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002538:	79fb      	ldrb	r3, [r7, #7]
}
 800253a:	4618      	mov	r0, r3
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
	...

08002544 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002548:	4b06      	ldr	r3, [pc, #24]	; (8002564 <HAL_IncTick+0x20>)
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	461a      	mov	r2, r3
 800254e:	4b06      	ldr	r3, [pc, #24]	; (8002568 <HAL_IncTick+0x24>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4413      	add	r3, r2
 8002554:	4a04      	ldr	r2, [pc, #16]	; (8002568 <HAL_IncTick+0x24>)
 8002556:	6013      	str	r3, [r2, #0]
}
 8002558:	bf00      	nop
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	2000000c 	.word	0x2000000c
 8002568:	2000042c 	.word	0x2000042c

0800256c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  return uwTick;
 8002570:	4b03      	ldr	r3, [pc, #12]	; (8002580 <HAL_GetTick+0x14>)
 8002572:	681b      	ldr	r3, [r3, #0]
}
 8002574:	4618      	mov	r0, r3
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	2000042c 	.word	0x2000042c

08002584 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f003 0307 	and.w	r3, r3, #7
 8002592:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002594:	4b0c      	ldr	r3, [pc, #48]	; (80025c8 <__NVIC_SetPriorityGrouping+0x44>)
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800259a:	68ba      	ldr	r2, [r7, #8]
 800259c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025a0:	4013      	ands	r3, r2
 80025a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025b6:	4a04      	ldr	r2, [pc, #16]	; (80025c8 <__NVIC_SetPriorityGrouping+0x44>)
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	60d3      	str	r3, [r2, #12]
}
 80025bc:	bf00      	nop
 80025be:	3714      	adds	r7, #20
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025d0:	4b04      	ldr	r3, [pc, #16]	; (80025e4 <__NVIC_GetPriorityGrouping+0x18>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	0a1b      	lsrs	r3, r3, #8
 80025d6:	f003 0307 	and.w	r3, r3, #7
}
 80025da:	4618      	mov	r0, r3
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr
 80025e4:	e000ed00 	.word	0xe000ed00

080025e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	db0b      	blt.n	8002612 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025fa:	79fb      	ldrb	r3, [r7, #7]
 80025fc:	f003 021f 	and.w	r2, r3, #31
 8002600:	4907      	ldr	r1, [pc, #28]	; (8002620 <__NVIC_EnableIRQ+0x38>)
 8002602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002606:	095b      	lsrs	r3, r3, #5
 8002608:	2001      	movs	r0, #1
 800260a:	fa00 f202 	lsl.w	r2, r0, r2
 800260e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002612:	bf00      	nop
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	e000e100 	.word	0xe000e100

08002624 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	4603      	mov	r3, r0
 800262c:	6039      	str	r1, [r7, #0]
 800262e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002634:	2b00      	cmp	r3, #0
 8002636:	db0a      	blt.n	800264e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	b2da      	uxtb	r2, r3
 800263c:	490c      	ldr	r1, [pc, #48]	; (8002670 <__NVIC_SetPriority+0x4c>)
 800263e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002642:	0112      	lsls	r2, r2, #4
 8002644:	b2d2      	uxtb	r2, r2
 8002646:	440b      	add	r3, r1
 8002648:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800264c:	e00a      	b.n	8002664 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	b2da      	uxtb	r2, r3
 8002652:	4908      	ldr	r1, [pc, #32]	; (8002674 <__NVIC_SetPriority+0x50>)
 8002654:	79fb      	ldrb	r3, [r7, #7]
 8002656:	f003 030f 	and.w	r3, r3, #15
 800265a:	3b04      	subs	r3, #4
 800265c:	0112      	lsls	r2, r2, #4
 800265e:	b2d2      	uxtb	r2, r2
 8002660:	440b      	add	r3, r1
 8002662:	761a      	strb	r2, [r3, #24]
}
 8002664:	bf00      	nop
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	e000e100 	.word	0xe000e100
 8002674:	e000ed00 	.word	0xe000ed00

08002678 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002678:	b480      	push	{r7}
 800267a:	b089      	sub	sp, #36	; 0x24
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f003 0307 	and.w	r3, r3, #7
 800268a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	f1c3 0307 	rsb	r3, r3, #7
 8002692:	2b04      	cmp	r3, #4
 8002694:	bf28      	it	cs
 8002696:	2304      	movcs	r3, #4
 8002698:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	3304      	adds	r3, #4
 800269e:	2b06      	cmp	r3, #6
 80026a0:	d902      	bls.n	80026a8 <NVIC_EncodePriority+0x30>
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	3b03      	subs	r3, #3
 80026a6:	e000      	b.n	80026aa <NVIC_EncodePriority+0x32>
 80026a8:	2300      	movs	r3, #0
 80026aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026ac:	f04f 32ff 	mov.w	r2, #4294967295
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	43da      	mvns	r2, r3
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	401a      	ands	r2, r3
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026c0:	f04f 31ff 	mov.w	r1, #4294967295
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ca:	43d9      	mvns	r1, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026d0:	4313      	orrs	r3, r2
         );
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3724      	adds	r7, #36	; 0x24
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr

080026de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b082      	sub	sp, #8
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f7ff ff4c 	bl	8002584 <__NVIC_SetPriorityGrouping>
}
 80026ec:	bf00      	nop
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	4603      	mov	r3, r0
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
 8002700:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002702:	2300      	movs	r3, #0
 8002704:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002706:	f7ff ff61 	bl	80025cc <__NVIC_GetPriorityGrouping>
 800270a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	68b9      	ldr	r1, [r7, #8]
 8002710:	6978      	ldr	r0, [r7, #20]
 8002712:	f7ff ffb1 	bl	8002678 <NVIC_EncodePriority>
 8002716:	4602      	mov	r2, r0
 8002718:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800271c:	4611      	mov	r1, r2
 800271e:	4618      	mov	r0, r3
 8002720:	f7ff ff80 	bl	8002624 <__NVIC_SetPriority>
}
 8002724:	bf00      	nop
 8002726:	3718      	adds	r7, #24
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273a:	4618      	mov	r0, r3
 800273c:	f7ff ff54 	bl	80025e8 <__NVIC_EnableIRQ>
}
 8002740:	bf00      	nop
 8002742:	3708      	adds	r7, #8
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002748:	b480      	push	{r7}
 800274a:	b087      	sub	sp, #28
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002752:	2300      	movs	r3, #0
 8002754:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002756:	e17f      	b.n	8002a58 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	2101      	movs	r1, #1
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	fa01 f303 	lsl.w	r3, r1, r3
 8002764:	4013      	ands	r3, r2
 8002766:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2b00      	cmp	r3, #0
 800276c:	f000 8171 	beq.w	8002a52 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f003 0303 	and.w	r3, r3, #3
 8002778:	2b01      	cmp	r3, #1
 800277a:	d005      	beq.n	8002788 <HAL_GPIO_Init+0x40>
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f003 0303 	and.w	r3, r3, #3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d130      	bne.n	80027ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	2203      	movs	r2, #3
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	43db      	mvns	r3, r3
 800279a:	693a      	ldr	r2, [r7, #16]
 800279c:	4013      	ands	r3, r2
 800279e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	68da      	ldr	r2, [r3, #12]
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027be:	2201      	movs	r2, #1
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	fa02 f303 	lsl.w	r3, r2, r3
 80027c6:	43db      	mvns	r3, r3
 80027c8:	693a      	ldr	r2, [r7, #16]
 80027ca:	4013      	ands	r3, r2
 80027cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	091b      	lsrs	r3, r3, #4
 80027d4:	f003 0201 	and.w	r2, r3, #1
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	fa02 f303 	lsl.w	r3, r2, r3
 80027de:	693a      	ldr	r2, [r7, #16]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	693a      	ldr	r2, [r7, #16]
 80027e8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f003 0303 	and.w	r3, r3, #3
 80027f2:	2b03      	cmp	r3, #3
 80027f4:	d118      	bne.n	8002828 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80027fc:	2201      	movs	r2, #1
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	43db      	mvns	r3, r3
 8002806:	693a      	ldr	r2, [r7, #16]
 8002808:	4013      	ands	r3, r2
 800280a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	08db      	lsrs	r3, r3, #3
 8002812:	f003 0201 	and.w	r2, r3, #1
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	fa02 f303 	lsl.w	r3, r2, r3
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	4313      	orrs	r3, r2
 8002820:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	693a      	ldr	r2, [r7, #16]
 8002826:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f003 0303 	and.w	r3, r3, #3
 8002830:	2b03      	cmp	r3, #3
 8002832:	d017      	beq.n	8002864 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	2203      	movs	r2, #3
 8002840:	fa02 f303 	lsl.w	r3, r2, r3
 8002844:	43db      	mvns	r3, r3
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	4013      	ands	r3, r2
 800284a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	689a      	ldr	r2, [r3, #8]
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	4313      	orrs	r3, r2
 800285c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f003 0303 	and.w	r3, r3, #3
 800286c:	2b02      	cmp	r3, #2
 800286e:	d123      	bne.n	80028b8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	08da      	lsrs	r2, r3, #3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	3208      	adds	r2, #8
 8002878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800287c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	f003 0307 	and.w	r3, r3, #7
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	220f      	movs	r2, #15
 8002888:	fa02 f303 	lsl.w	r3, r2, r3
 800288c:	43db      	mvns	r3, r3
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	4013      	ands	r3, r2
 8002892:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	691a      	ldr	r2, [r3, #16]
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	f003 0307 	and.w	r3, r3, #7
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	693a      	ldr	r2, [r7, #16]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	08da      	lsrs	r2, r3, #3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	3208      	adds	r2, #8
 80028b2:	6939      	ldr	r1, [r7, #16]
 80028b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	005b      	lsls	r3, r3, #1
 80028c2:	2203      	movs	r2, #3
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	693a      	ldr	r2, [r7, #16]
 80028cc:	4013      	ands	r3, r2
 80028ce:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f003 0203 	and.w	r2, r3, #3
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	005b      	lsls	r3, r3, #1
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	693a      	ldr	r2, [r7, #16]
 80028ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	f000 80ac 	beq.w	8002a52 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028fa:	4b5f      	ldr	r3, [pc, #380]	; (8002a78 <HAL_GPIO_Init+0x330>)
 80028fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028fe:	4a5e      	ldr	r2, [pc, #376]	; (8002a78 <HAL_GPIO_Init+0x330>)
 8002900:	f043 0301 	orr.w	r3, r3, #1
 8002904:	6613      	str	r3, [r2, #96]	; 0x60
 8002906:	4b5c      	ldr	r3, [pc, #368]	; (8002a78 <HAL_GPIO_Init+0x330>)
 8002908:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	60bb      	str	r3, [r7, #8]
 8002910:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002912:	4a5a      	ldr	r2, [pc, #360]	; (8002a7c <HAL_GPIO_Init+0x334>)
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	089b      	lsrs	r3, r3, #2
 8002918:	3302      	adds	r3, #2
 800291a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800291e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	f003 0303 	and.w	r3, r3, #3
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	220f      	movs	r2, #15
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	43db      	mvns	r3, r3
 8002930:	693a      	ldr	r2, [r7, #16]
 8002932:	4013      	ands	r3, r2
 8002934:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800293c:	d025      	beq.n	800298a <HAL_GPIO_Init+0x242>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a4f      	ldr	r2, [pc, #316]	; (8002a80 <HAL_GPIO_Init+0x338>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d01f      	beq.n	8002986 <HAL_GPIO_Init+0x23e>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a4e      	ldr	r2, [pc, #312]	; (8002a84 <HAL_GPIO_Init+0x33c>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d019      	beq.n	8002982 <HAL_GPIO_Init+0x23a>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a4d      	ldr	r2, [pc, #308]	; (8002a88 <HAL_GPIO_Init+0x340>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d013      	beq.n	800297e <HAL_GPIO_Init+0x236>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a4c      	ldr	r2, [pc, #304]	; (8002a8c <HAL_GPIO_Init+0x344>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d00d      	beq.n	800297a <HAL_GPIO_Init+0x232>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a4b      	ldr	r2, [pc, #300]	; (8002a90 <HAL_GPIO_Init+0x348>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d007      	beq.n	8002976 <HAL_GPIO_Init+0x22e>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a4a      	ldr	r2, [pc, #296]	; (8002a94 <HAL_GPIO_Init+0x34c>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d101      	bne.n	8002972 <HAL_GPIO_Init+0x22a>
 800296e:	2306      	movs	r3, #6
 8002970:	e00c      	b.n	800298c <HAL_GPIO_Init+0x244>
 8002972:	2307      	movs	r3, #7
 8002974:	e00a      	b.n	800298c <HAL_GPIO_Init+0x244>
 8002976:	2305      	movs	r3, #5
 8002978:	e008      	b.n	800298c <HAL_GPIO_Init+0x244>
 800297a:	2304      	movs	r3, #4
 800297c:	e006      	b.n	800298c <HAL_GPIO_Init+0x244>
 800297e:	2303      	movs	r3, #3
 8002980:	e004      	b.n	800298c <HAL_GPIO_Init+0x244>
 8002982:	2302      	movs	r3, #2
 8002984:	e002      	b.n	800298c <HAL_GPIO_Init+0x244>
 8002986:	2301      	movs	r3, #1
 8002988:	e000      	b.n	800298c <HAL_GPIO_Init+0x244>
 800298a:	2300      	movs	r3, #0
 800298c:	697a      	ldr	r2, [r7, #20]
 800298e:	f002 0203 	and.w	r2, r2, #3
 8002992:	0092      	lsls	r2, r2, #2
 8002994:	4093      	lsls	r3, r2
 8002996:	693a      	ldr	r2, [r7, #16]
 8002998:	4313      	orrs	r3, r2
 800299a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800299c:	4937      	ldr	r1, [pc, #220]	; (8002a7c <HAL_GPIO_Init+0x334>)
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	089b      	lsrs	r3, r3, #2
 80029a2:	3302      	adds	r3, #2
 80029a4:	693a      	ldr	r2, [r7, #16]
 80029a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029aa:	4b3b      	ldr	r3, [pc, #236]	; (8002a98 <HAL_GPIO_Init+0x350>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	43db      	mvns	r3, r3
 80029b4:	693a      	ldr	r2, [r7, #16]
 80029b6:	4013      	ands	r3, r2
 80029b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d003      	beq.n	80029ce <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80029c6:	693a      	ldr	r2, [r7, #16]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80029ce:	4a32      	ldr	r2, [pc, #200]	; (8002a98 <HAL_GPIO_Init+0x350>)
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029d4:	4b30      	ldr	r3, [pc, #192]	; (8002a98 <HAL_GPIO_Init+0x350>)
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	43db      	mvns	r3, r3
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	4013      	ands	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d003      	beq.n	80029f8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80029f8:	4a27      	ldr	r2, [pc, #156]	; (8002a98 <HAL_GPIO_Init+0x350>)
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80029fe:	4b26      	ldr	r3, [pc, #152]	; (8002a98 <HAL_GPIO_Init+0x350>)
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	43db      	mvns	r3, r3
 8002a08:	693a      	ldr	r2, [r7, #16]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002a1a:	693a      	ldr	r2, [r7, #16]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a22:	4a1d      	ldr	r2, [pc, #116]	; (8002a98 <HAL_GPIO_Init+0x350>)
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002a28:	4b1b      	ldr	r3, [pc, #108]	; (8002a98 <HAL_GPIO_Init+0x350>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	43db      	mvns	r3, r3
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	4013      	ands	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002a44:	693a      	ldr	r2, [r7, #16]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a4c:	4a12      	ldr	r2, [pc, #72]	; (8002a98 <HAL_GPIO_Init+0x350>)
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	3301      	adds	r3, #1
 8002a56:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	f47f ae78 	bne.w	8002758 <HAL_GPIO_Init+0x10>
  }
}
 8002a68:	bf00      	nop
 8002a6a:	bf00      	nop
 8002a6c:	371c      	adds	r7, #28
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	40010000 	.word	0x40010000
 8002a80:	48000400 	.word	0x48000400
 8002a84:	48000800 	.word	0x48000800
 8002a88:	48000c00 	.word	0x48000c00
 8002a8c:	48001000 	.word	0x48001000
 8002a90:	48001400 	.word	0x48001400
 8002a94:	48001800 	.word	0x48001800
 8002a98:	40010400 	.word	0x40010400

08002a9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	807b      	strh	r3, [r7, #2]
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002aac:	787b      	ldrb	r3, [r7, #1]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d003      	beq.n	8002aba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ab2:	887a      	ldrh	r2, [r7, #2]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ab8:	e002      	b.n	8002ac0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002aba:	887a      	ldrh	r2, [r7, #2]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002acc:	b480      	push	{r7}
 8002ace:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002ad0:	4b04      	ldr	r3, [pc, #16]	; (8002ae4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr
 8002ae2:	bf00      	nop
 8002ae4:	40007000 	.word	0x40007000

08002ae8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b085      	sub	sp, #20
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002af6:	d130      	bne.n	8002b5a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002af8:	4b23      	ldr	r3, [pc, #140]	; (8002b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b04:	d038      	beq.n	8002b78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b06:	4b20      	ldr	r3, [pc, #128]	; (8002b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b0e:	4a1e      	ldr	r2, [pc, #120]	; (8002b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b10:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b14:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b16:	4b1d      	ldr	r3, [pc, #116]	; (8002b8c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2232      	movs	r2, #50	; 0x32
 8002b1c:	fb02 f303 	mul.w	r3, r2, r3
 8002b20:	4a1b      	ldr	r2, [pc, #108]	; (8002b90 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b22:	fba2 2303 	umull	r2, r3, r2, r3
 8002b26:	0c9b      	lsrs	r3, r3, #18
 8002b28:	3301      	adds	r3, #1
 8002b2a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b2c:	e002      	b.n	8002b34 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	3b01      	subs	r3, #1
 8002b32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b34:	4b14      	ldr	r3, [pc, #80]	; (8002b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b36:	695b      	ldr	r3, [r3, #20]
 8002b38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b40:	d102      	bne.n	8002b48 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1f2      	bne.n	8002b2e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b48:	4b0f      	ldr	r3, [pc, #60]	; (8002b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b4a:	695b      	ldr	r3, [r3, #20]
 8002b4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b54:	d110      	bne.n	8002b78 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	e00f      	b.n	8002b7a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b5a:	4b0b      	ldr	r3, [pc, #44]	; (8002b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b66:	d007      	beq.n	8002b78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b68:	4b07      	ldr	r3, [pc, #28]	; (8002b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b70:	4a05      	ldr	r2, [pc, #20]	; (8002b88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b76:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3714      	adds	r7, #20
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	40007000 	.word	0x40007000
 8002b8c:	20000004 	.word	0x20000004
 8002b90:	431bde83 	.word	0x431bde83

08002b94 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b088      	sub	sp, #32
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d101      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e3ca      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ba6:	4b97      	ldr	r3, [pc, #604]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f003 030c 	and.w	r3, r3, #12
 8002bae:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bb0:	4b94      	ldr	r3, [pc, #592]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	f003 0303 	and.w	r3, r3, #3
 8002bb8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0310 	and.w	r3, r3, #16
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	f000 80e4 	beq.w	8002d90 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d007      	beq.n	8002bde <HAL_RCC_OscConfig+0x4a>
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	2b0c      	cmp	r3, #12
 8002bd2:	f040 808b 	bne.w	8002cec <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	f040 8087 	bne.w	8002cec <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002bde:	4b89      	ldr	r3, [pc, #548]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d005      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x62>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	699b      	ldr	r3, [r3, #24]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d101      	bne.n	8002bf6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e3a2      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a1a      	ldr	r2, [r3, #32]
 8002bfa:	4b82      	ldr	r3, [pc, #520]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0308 	and.w	r3, r3, #8
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d004      	beq.n	8002c10 <HAL_RCC_OscConfig+0x7c>
 8002c06:	4b7f      	ldr	r3, [pc, #508]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c0e:	e005      	b.n	8002c1c <HAL_RCC_OscConfig+0x88>
 8002c10:	4b7c      	ldr	r3, [pc, #496]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002c12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c16:	091b      	lsrs	r3, r3, #4
 8002c18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d223      	bcs.n	8002c68 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a1b      	ldr	r3, [r3, #32]
 8002c24:	4618      	mov	r0, r3
 8002c26:	f000 fd87 	bl	8003738 <RCC_SetFlashLatencyFromMSIRange>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d001      	beq.n	8002c34 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e383      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c34:	4b73      	ldr	r3, [pc, #460]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a72      	ldr	r2, [pc, #456]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002c3a:	f043 0308 	orr.w	r3, r3, #8
 8002c3e:	6013      	str	r3, [r2, #0]
 8002c40:	4b70      	ldr	r3, [pc, #448]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a1b      	ldr	r3, [r3, #32]
 8002c4c:	496d      	ldr	r1, [pc, #436]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c52:	4b6c      	ldr	r3, [pc, #432]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	69db      	ldr	r3, [r3, #28]
 8002c5e:	021b      	lsls	r3, r3, #8
 8002c60:	4968      	ldr	r1, [pc, #416]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	604b      	str	r3, [r1, #4]
 8002c66:	e025      	b.n	8002cb4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c68:	4b66      	ldr	r3, [pc, #408]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a65      	ldr	r2, [pc, #404]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002c6e:	f043 0308 	orr.w	r3, r3, #8
 8002c72:	6013      	str	r3, [r2, #0]
 8002c74:	4b63      	ldr	r3, [pc, #396]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a1b      	ldr	r3, [r3, #32]
 8002c80:	4960      	ldr	r1, [pc, #384]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c86:	4b5f      	ldr	r3, [pc, #380]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	69db      	ldr	r3, [r3, #28]
 8002c92:	021b      	lsls	r3, r3, #8
 8002c94:	495b      	ldr	r1, [pc, #364]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d109      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a1b      	ldr	r3, [r3, #32]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f000 fd47 	bl	8003738 <RCC_SetFlashLatencyFromMSIRange>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e343      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002cb4:	f000 fc4a 	bl	800354c <HAL_RCC_GetSysClockFreq>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	4b52      	ldr	r3, [pc, #328]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	091b      	lsrs	r3, r3, #4
 8002cc0:	f003 030f 	and.w	r3, r3, #15
 8002cc4:	4950      	ldr	r1, [pc, #320]	; (8002e08 <HAL_RCC_OscConfig+0x274>)
 8002cc6:	5ccb      	ldrb	r3, [r1, r3]
 8002cc8:	f003 031f 	and.w	r3, r3, #31
 8002ccc:	fa22 f303 	lsr.w	r3, r2, r3
 8002cd0:	4a4e      	ldr	r2, [pc, #312]	; (8002e0c <HAL_RCC_OscConfig+0x278>)
 8002cd2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002cd4:	4b4e      	ldr	r3, [pc, #312]	; (8002e10 <HAL_RCC_OscConfig+0x27c>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7fe ff37 	bl	8001b4c <HAL_InitTick>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002ce2:	7bfb      	ldrb	r3, [r7, #15]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d052      	beq.n	8002d8e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002ce8:	7bfb      	ldrb	r3, [r7, #15]
 8002cea:	e327      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d032      	beq.n	8002d5a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002cf4:	4b43      	ldr	r3, [pc, #268]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a42      	ldr	r2, [pc, #264]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002cfa:	f043 0301 	orr.w	r3, r3, #1
 8002cfe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d00:	f7ff fc34 	bl	800256c <HAL_GetTick>
 8002d04:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d06:	e008      	b.n	8002d1a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d08:	f7ff fc30 	bl	800256c <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e310      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d1a:	4b3a      	ldr	r3, [pc, #232]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0f0      	beq.n	8002d08 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d26:	4b37      	ldr	r3, [pc, #220]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a36      	ldr	r2, [pc, #216]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002d2c:	f043 0308 	orr.w	r3, r3, #8
 8002d30:	6013      	str	r3, [r2, #0]
 8002d32:	4b34      	ldr	r3, [pc, #208]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a1b      	ldr	r3, [r3, #32]
 8002d3e:	4931      	ldr	r1, [pc, #196]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d44:	4b2f      	ldr	r3, [pc, #188]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	69db      	ldr	r3, [r3, #28]
 8002d50:	021b      	lsls	r3, r3, #8
 8002d52:	492c      	ldr	r1, [pc, #176]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	604b      	str	r3, [r1, #4]
 8002d58:	e01a      	b.n	8002d90 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d5a:	4b2a      	ldr	r3, [pc, #168]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a29      	ldr	r2, [pc, #164]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002d60:	f023 0301 	bic.w	r3, r3, #1
 8002d64:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d66:	f7ff fc01 	bl	800256c <HAL_GetTick>
 8002d6a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d6c:	e008      	b.n	8002d80 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d6e:	f7ff fbfd 	bl	800256c <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d901      	bls.n	8002d80 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e2dd      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d80:	4b20      	ldr	r3, [pc, #128]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0302 	and.w	r3, r3, #2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d1f0      	bne.n	8002d6e <HAL_RCC_OscConfig+0x1da>
 8002d8c:	e000      	b.n	8002d90 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d8e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0301 	and.w	r3, r3, #1
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d074      	beq.n	8002e86 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	2b08      	cmp	r3, #8
 8002da0:	d005      	beq.n	8002dae <HAL_RCC_OscConfig+0x21a>
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	2b0c      	cmp	r3, #12
 8002da6:	d10e      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	2b03      	cmp	r3, #3
 8002dac:	d10b      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dae:	4b15      	ldr	r3, [pc, #84]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d064      	beq.n	8002e84 <HAL_RCC_OscConfig+0x2f0>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d160      	bne.n	8002e84 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e2ba      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dce:	d106      	bne.n	8002dde <HAL_RCC_OscConfig+0x24a>
 8002dd0:	4b0c      	ldr	r3, [pc, #48]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a0b      	ldr	r2, [pc, #44]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002dd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dda:	6013      	str	r3, [r2, #0]
 8002ddc:	e026      	b.n	8002e2c <HAL_RCC_OscConfig+0x298>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002de6:	d115      	bne.n	8002e14 <HAL_RCC_OscConfig+0x280>
 8002de8:	4b06      	ldr	r3, [pc, #24]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a05      	ldr	r2, [pc, #20]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002dee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002df2:	6013      	str	r3, [r2, #0]
 8002df4:	4b03      	ldr	r3, [pc, #12]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a02      	ldr	r2, [pc, #8]	; (8002e04 <HAL_RCC_OscConfig+0x270>)
 8002dfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dfe:	6013      	str	r3, [r2, #0]
 8002e00:	e014      	b.n	8002e2c <HAL_RCC_OscConfig+0x298>
 8002e02:	bf00      	nop
 8002e04:	40021000 	.word	0x40021000
 8002e08:	0800da18 	.word	0x0800da18
 8002e0c:	20000004 	.word	0x20000004
 8002e10:	20000008 	.word	0x20000008
 8002e14:	4ba0      	ldr	r3, [pc, #640]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a9f      	ldr	r2, [pc, #636]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002e1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e1e:	6013      	str	r3, [r2, #0]
 8002e20:	4b9d      	ldr	r3, [pc, #628]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a9c      	ldr	r2, [pc, #624]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002e26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d013      	beq.n	8002e5c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e34:	f7ff fb9a 	bl	800256c <HAL_GetTick>
 8002e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e3a:	e008      	b.n	8002e4e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e3c:	f7ff fb96 	bl	800256c <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b64      	cmp	r3, #100	; 0x64
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e276      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e4e:	4b92      	ldr	r3, [pc, #584]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d0f0      	beq.n	8002e3c <HAL_RCC_OscConfig+0x2a8>
 8002e5a:	e014      	b.n	8002e86 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5c:	f7ff fb86 	bl	800256c <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e64:	f7ff fb82 	bl	800256c <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b64      	cmp	r3, #100	; 0x64
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e262      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e76:	4b88      	ldr	r3, [pc, #544]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1f0      	bne.n	8002e64 <HAL_RCC_OscConfig+0x2d0>
 8002e82:	e000      	b.n	8002e86 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0302 	and.w	r3, r3, #2
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d060      	beq.n	8002f54 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	2b04      	cmp	r3, #4
 8002e96:	d005      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x310>
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	2b0c      	cmp	r3, #12
 8002e9c:	d119      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d116      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ea4:	4b7c      	ldr	r3, [pc, #496]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d005      	beq.n	8002ebc <HAL_RCC_OscConfig+0x328>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d101      	bne.n	8002ebc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e23f      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ebc:	4b76      	ldr	r3, [pc, #472]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	061b      	lsls	r3, r3, #24
 8002eca:	4973      	ldr	r1, [pc, #460]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ed0:	e040      	b.n	8002f54 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d023      	beq.n	8002f22 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002eda:	4b6f      	ldr	r3, [pc, #444]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a6e      	ldr	r2, [pc, #440]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002ee0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ee4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee6:	f7ff fb41 	bl	800256c <HAL_GetTick>
 8002eea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002eec:	e008      	b.n	8002f00 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eee:	f7ff fb3d 	bl	800256c <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d901      	bls.n	8002f00 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e21d      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f00:	4b65      	ldr	r3, [pc, #404]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d0f0      	beq.n	8002eee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f0c:	4b62      	ldr	r3, [pc, #392]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	691b      	ldr	r3, [r3, #16]
 8002f18:	061b      	lsls	r3, r3, #24
 8002f1a:	495f      	ldr	r1, [pc, #380]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	604b      	str	r3, [r1, #4]
 8002f20:	e018      	b.n	8002f54 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f22:	4b5d      	ldr	r3, [pc, #372]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a5c      	ldr	r2, [pc, #368]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002f28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f2e:	f7ff fb1d 	bl	800256c <HAL_GetTick>
 8002f32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f34:	e008      	b.n	8002f48 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f36:	f7ff fb19 	bl	800256c <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d901      	bls.n	8002f48 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e1f9      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f48:	4b53      	ldr	r3, [pc, #332]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d1f0      	bne.n	8002f36 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0308 	and.w	r3, r3, #8
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d03c      	beq.n	8002fda <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d01c      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f68:	4b4b      	ldr	r3, [pc, #300]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002f6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f6e:	4a4a      	ldr	r2, [pc, #296]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002f70:	f043 0301 	orr.w	r3, r3, #1
 8002f74:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f78:	f7ff faf8 	bl	800256c <HAL_GetTick>
 8002f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f80:	f7ff faf4 	bl	800256c <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e1d4      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f92:	4b41      	ldr	r3, [pc, #260]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002f94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f98:	f003 0302 	and.w	r3, r3, #2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d0ef      	beq.n	8002f80 <HAL_RCC_OscConfig+0x3ec>
 8002fa0:	e01b      	b.n	8002fda <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fa2:	4b3d      	ldr	r3, [pc, #244]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002fa4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fa8:	4a3b      	ldr	r2, [pc, #236]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002faa:	f023 0301 	bic.w	r3, r3, #1
 8002fae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fb2:	f7ff fadb 	bl	800256c <HAL_GetTick>
 8002fb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fb8:	e008      	b.n	8002fcc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fba:	f7ff fad7 	bl	800256c <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d901      	bls.n	8002fcc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e1b7      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fcc:	4b32      	ldr	r3, [pc, #200]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002fce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1ef      	bne.n	8002fba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0304 	and.w	r3, r3, #4
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	f000 80a6 	beq.w	8003134 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002fec:	4b2a      	ldr	r3, [pc, #168]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002fee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ff0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d10d      	bne.n	8003014 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ff8:	4b27      	ldr	r3, [pc, #156]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002ffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ffc:	4a26      	ldr	r2, [pc, #152]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8002ffe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003002:	6593      	str	r3, [r2, #88]	; 0x58
 8003004:	4b24      	ldr	r3, [pc, #144]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8003006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003008:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800300c:	60bb      	str	r3, [r7, #8]
 800300e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003010:	2301      	movs	r3, #1
 8003012:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003014:	4b21      	ldr	r3, [pc, #132]	; (800309c <HAL_RCC_OscConfig+0x508>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800301c:	2b00      	cmp	r3, #0
 800301e:	d118      	bne.n	8003052 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003020:	4b1e      	ldr	r3, [pc, #120]	; (800309c <HAL_RCC_OscConfig+0x508>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a1d      	ldr	r2, [pc, #116]	; (800309c <HAL_RCC_OscConfig+0x508>)
 8003026:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800302a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800302c:	f7ff fa9e 	bl	800256c <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003032:	e008      	b.n	8003046 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003034:	f7ff fa9a 	bl	800256c <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e17a      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003046:	4b15      	ldr	r3, [pc, #84]	; (800309c <HAL_RCC_OscConfig+0x508>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800304e:	2b00      	cmp	r3, #0
 8003050:	d0f0      	beq.n	8003034 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d108      	bne.n	800306c <HAL_RCC_OscConfig+0x4d8>
 800305a:	4b0f      	ldr	r3, [pc, #60]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 800305c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003060:	4a0d      	ldr	r2, [pc, #52]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8003062:	f043 0301 	orr.w	r3, r3, #1
 8003066:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800306a:	e029      	b.n	80030c0 <HAL_RCC_OscConfig+0x52c>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	2b05      	cmp	r3, #5
 8003072:	d115      	bne.n	80030a0 <HAL_RCC_OscConfig+0x50c>
 8003074:	4b08      	ldr	r3, [pc, #32]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8003076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800307a:	4a07      	ldr	r2, [pc, #28]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 800307c:	f043 0304 	orr.w	r3, r3, #4
 8003080:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003084:	4b04      	ldr	r3, [pc, #16]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 8003086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800308a:	4a03      	ldr	r2, [pc, #12]	; (8003098 <HAL_RCC_OscConfig+0x504>)
 800308c:	f043 0301 	orr.w	r3, r3, #1
 8003090:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003094:	e014      	b.n	80030c0 <HAL_RCC_OscConfig+0x52c>
 8003096:	bf00      	nop
 8003098:	40021000 	.word	0x40021000
 800309c:	40007000 	.word	0x40007000
 80030a0:	4b9c      	ldr	r3, [pc, #624]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80030a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030a6:	4a9b      	ldr	r2, [pc, #620]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80030a8:	f023 0301 	bic.w	r3, r3, #1
 80030ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030b0:	4b98      	ldr	r3, [pc, #608]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80030b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030b6:	4a97      	ldr	r2, [pc, #604]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80030b8:	f023 0304 	bic.w	r3, r3, #4
 80030bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d016      	beq.n	80030f6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030c8:	f7ff fa50 	bl	800256c <HAL_GetTick>
 80030cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030ce:	e00a      	b.n	80030e6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030d0:	f7ff fa4c 	bl	800256c <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	f241 3288 	movw	r2, #5000	; 0x1388
 80030de:	4293      	cmp	r3, r2
 80030e0:	d901      	bls.n	80030e6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e12a      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030e6:	4b8b      	ldr	r3, [pc, #556]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80030e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d0ed      	beq.n	80030d0 <HAL_RCC_OscConfig+0x53c>
 80030f4:	e015      	b.n	8003122 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030f6:	f7ff fa39 	bl	800256c <HAL_GetTick>
 80030fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030fc:	e00a      	b.n	8003114 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030fe:	f7ff fa35 	bl	800256c <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	f241 3288 	movw	r2, #5000	; 0x1388
 800310c:	4293      	cmp	r3, r2
 800310e:	d901      	bls.n	8003114 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e113      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003114:	4b7f      	ldr	r3, [pc, #508]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 8003116:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1ed      	bne.n	80030fe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003122:	7ffb      	ldrb	r3, [r7, #31]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d105      	bne.n	8003134 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003128:	4b7a      	ldr	r3, [pc, #488]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 800312a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800312c:	4a79      	ldr	r2, [pc, #484]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 800312e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003132:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003138:	2b00      	cmp	r3, #0
 800313a:	f000 80fe 	beq.w	800333a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003142:	2b02      	cmp	r3, #2
 8003144:	f040 80d0 	bne.w	80032e8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003148:	4b72      	ldr	r3, [pc, #456]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	f003 0203 	and.w	r2, r3, #3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003158:	429a      	cmp	r2, r3
 800315a:	d130      	bne.n	80031be <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003166:	3b01      	subs	r3, #1
 8003168:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800316a:	429a      	cmp	r2, r3
 800316c:	d127      	bne.n	80031be <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003178:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800317a:	429a      	cmp	r2, r3
 800317c:	d11f      	bne.n	80031be <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003188:	2a07      	cmp	r2, #7
 800318a:	bf14      	ite	ne
 800318c:	2201      	movne	r2, #1
 800318e:	2200      	moveq	r2, #0
 8003190:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003192:	4293      	cmp	r3, r2
 8003194:	d113      	bne.n	80031be <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031a0:	085b      	lsrs	r3, r3, #1
 80031a2:	3b01      	subs	r3, #1
 80031a4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d109      	bne.n	80031be <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b4:	085b      	lsrs	r3, r3, #1
 80031b6:	3b01      	subs	r3, #1
 80031b8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d06e      	beq.n	800329c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	2b0c      	cmp	r3, #12
 80031c2:	d069      	beq.n	8003298 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80031c4:	4b53      	ldr	r3, [pc, #332]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d105      	bne.n	80031dc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80031d0:	4b50      	ldr	r3, [pc, #320]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d001      	beq.n	80031e0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e0ad      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80031e0:	4b4c      	ldr	r3, [pc, #304]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a4b      	ldr	r2, [pc, #300]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80031e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031ea:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031ec:	f7ff f9be 	bl	800256c <HAL_GetTick>
 80031f0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031f2:	e008      	b.n	8003206 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031f4:	f7ff f9ba 	bl	800256c <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d901      	bls.n	8003206 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e09a      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003206:	4b43      	ldr	r3, [pc, #268]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800320e:	2b00      	cmp	r3, #0
 8003210:	d1f0      	bne.n	80031f4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003212:	4b40      	ldr	r3, [pc, #256]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 8003214:	68da      	ldr	r2, [r3, #12]
 8003216:	4b40      	ldr	r3, [pc, #256]	; (8003318 <HAL_RCC_OscConfig+0x784>)
 8003218:	4013      	ands	r3, r2
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003222:	3a01      	subs	r2, #1
 8003224:	0112      	lsls	r2, r2, #4
 8003226:	4311      	orrs	r1, r2
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800322c:	0212      	lsls	r2, r2, #8
 800322e:	4311      	orrs	r1, r2
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003234:	0852      	lsrs	r2, r2, #1
 8003236:	3a01      	subs	r2, #1
 8003238:	0552      	lsls	r2, r2, #21
 800323a:	4311      	orrs	r1, r2
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003240:	0852      	lsrs	r2, r2, #1
 8003242:	3a01      	subs	r2, #1
 8003244:	0652      	lsls	r2, r2, #25
 8003246:	4311      	orrs	r1, r2
 8003248:	687a      	ldr	r2, [r7, #4]
 800324a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800324c:	0912      	lsrs	r2, r2, #4
 800324e:	0452      	lsls	r2, r2, #17
 8003250:	430a      	orrs	r2, r1
 8003252:	4930      	ldr	r1, [pc, #192]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 8003254:	4313      	orrs	r3, r2
 8003256:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003258:	4b2e      	ldr	r3, [pc, #184]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a2d      	ldr	r2, [pc, #180]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 800325e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003262:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003264:	4b2b      	ldr	r3, [pc, #172]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	4a2a      	ldr	r2, [pc, #168]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 800326a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800326e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003270:	f7ff f97c 	bl	800256c <HAL_GetTick>
 8003274:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003276:	e008      	b.n	800328a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003278:	f7ff f978 	bl	800256c <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	2b02      	cmp	r3, #2
 8003284:	d901      	bls.n	800328a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003286:	2303      	movs	r3, #3
 8003288:	e058      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800328a:	4b22      	ldr	r3, [pc, #136]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d0f0      	beq.n	8003278 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003296:	e050      	b.n	800333a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e04f      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800329c:	4b1d      	ldr	r3, [pc, #116]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d148      	bne.n	800333a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80032a8:	4b1a      	ldr	r3, [pc, #104]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a19      	ldr	r2, [pc, #100]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80032ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032b2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032b4:	4b17      	ldr	r3, [pc, #92]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	4a16      	ldr	r2, [pc, #88]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80032ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032be:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80032c0:	f7ff f954 	bl	800256c <HAL_GetTick>
 80032c4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032c6:	e008      	b.n	80032da <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c8:	f7ff f950 	bl	800256c <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d901      	bls.n	80032da <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e030      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032da:	4b0e      	ldr	r3, [pc, #56]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d0f0      	beq.n	80032c8 <HAL_RCC_OscConfig+0x734>
 80032e6:	e028      	b.n	800333a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	2b0c      	cmp	r3, #12
 80032ec:	d023      	beq.n	8003336 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ee:	4b09      	ldr	r3, [pc, #36]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a08      	ldr	r2, [pc, #32]	; (8003314 <HAL_RCC_OscConfig+0x780>)
 80032f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032fa:	f7ff f937 	bl	800256c <HAL_GetTick>
 80032fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003300:	e00c      	b.n	800331c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003302:	f7ff f933 	bl	800256c <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	2b02      	cmp	r3, #2
 800330e:	d905      	bls.n	800331c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e013      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
 8003314:	40021000 	.word	0x40021000
 8003318:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800331c:	4b09      	ldr	r3, [pc, #36]	; (8003344 <HAL_RCC_OscConfig+0x7b0>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d1ec      	bne.n	8003302 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003328:	4b06      	ldr	r3, [pc, #24]	; (8003344 <HAL_RCC_OscConfig+0x7b0>)
 800332a:	68da      	ldr	r2, [r3, #12]
 800332c:	4905      	ldr	r1, [pc, #20]	; (8003344 <HAL_RCC_OscConfig+0x7b0>)
 800332e:	4b06      	ldr	r3, [pc, #24]	; (8003348 <HAL_RCC_OscConfig+0x7b4>)
 8003330:	4013      	ands	r3, r2
 8003332:	60cb      	str	r3, [r1, #12]
 8003334:	e001      	b.n	800333a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e000      	b.n	800333c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800333a:	2300      	movs	r3, #0
}
 800333c:	4618      	mov	r0, r3
 800333e:	3720      	adds	r7, #32
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	40021000 	.word	0x40021000
 8003348:	feeefffc 	.word	0xfeeefffc

0800334c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d101      	bne.n	8003360 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e0e7      	b.n	8003530 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003360:	4b75      	ldr	r3, [pc, #468]	; (8003538 <HAL_RCC_ClockConfig+0x1ec>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0307 	and.w	r3, r3, #7
 8003368:	683a      	ldr	r2, [r7, #0]
 800336a:	429a      	cmp	r2, r3
 800336c:	d910      	bls.n	8003390 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800336e:	4b72      	ldr	r3, [pc, #456]	; (8003538 <HAL_RCC_ClockConfig+0x1ec>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f023 0207 	bic.w	r2, r3, #7
 8003376:	4970      	ldr	r1, [pc, #448]	; (8003538 <HAL_RCC_ClockConfig+0x1ec>)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	4313      	orrs	r3, r2
 800337c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800337e:	4b6e      	ldr	r3, [pc, #440]	; (8003538 <HAL_RCC_ClockConfig+0x1ec>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0307 	and.w	r3, r3, #7
 8003386:	683a      	ldr	r2, [r7, #0]
 8003388:	429a      	cmp	r2, r3
 800338a:	d001      	beq.n	8003390 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e0cf      	b.n	8003530 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d010      	beq.n	80033be <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	4b66      	ldr	r3, [pc, #408]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d908      	bls.n	80033be <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033ac:	4b63      	ldr	r3, [pc, #396]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	4960      	ldr	r1, [pc, #384]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 80033ba:	4313      	orrs	r3, r2
 80033bc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d04c      	beq.n	8003464 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	2b03      	cmp	r3, #3
 80033d0:	d107      	bne.n	80033e2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033d2:	4b5a      	ldr	r3, [pc, #360]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d121      	bne.n	8003422 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e0a6      	b.n	8003530 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d107      	bne.n	80033fa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033ea:	4b54      	ldr	r3, [pc, #336]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d115      	bne.n	8003422 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e09a      	b.n	8003530 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d107      	bne.n	8003412 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003402:	4b4e      	ldr	r3, [pc, #312]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	2b00      	cmp	r3, #0
 800340c:	d109      	bne.n	8003422 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e08e      	b.n	8003530 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003412:	4b4a      	ldr	r3, [pc, #296]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800341a:	2b00      	cmp	r3, #0
 800341c:	d101      	bne.n	8003422 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e086      	b.n	8003530 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003422:	4b46      	ldr	r3, [pc, #280]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f023 0203 	bic.w	r2, r3, #3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	4943      	ldr	r1, [pc, #268]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 8003430:	4313      	orrs	r3, r2
 8003432:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003434:	f7ff f89a 	bl	800256c <HAL_GetTick>
 8003438:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800343a:	e00a      	b.n	8003452 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800343c:	f7ff f896 	bl	800256c <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	f241 3288 	movw	r2, #5000	; 0x1388
 800344a:	4293      	cmp	r3, r2
 800344c:	d901      	bls.n	8003452 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e06e      	b.n	8003530 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003452:	4b3a      	ldr	r3, [pc, #232]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	f003 020c 	and.w	r2, r3, #12
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	429a      	cmp	r2, r3
 8003462:	d1eb      	bne.n	800343c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0302 	and.w	r3, r3, #2
 800346c:	2b00      	cmp	r3, #0
 800346e:	d010      	beq.n	8003492 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689a      	ldr	r2, [r3, #8]
 8003474:	4b31      	ldr	r3, [pc, #196]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800347c:	429a      	cmp	r2, r3
 800347e:	d208      	bcs.n	8003492 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003480:	4b2e      	ldr	r3, [pc, #184]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	492b      	ldr	r1, [pc, #172]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 800348e:	4313      	orrs	r3, r2
 8003490:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003492:	4b29      	ldr	r3, [pc, #164]	; (8003538 <HAL_RCC_ClockConfig+0x1ec>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0307 	and.w	r3, r3, #7
 800349a:	683a      	ldr	r2, [r7, #0]
 800349c:	429a      	cmp	r2, r3
 800349e:	d210      	bcs.n	80034c2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034a0:	4b25      	ldr	r3, [pc, #148]	; (8003538 <HAL_RCC_ClockConfig+0x1ec>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f023 0207 	bic.w	r2, r3, #7
 80034a8:	4923      	ldr	r1, [pc, #140]	; (8003538 <HAL_RCC_ClockConfig+0x1ec>)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034b0:	4b21      	ldr	r3, [pc, #132]	; (8003538 <HAL_RCC_ClockConfig+0x1ec>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0307 	and.w	r3, r3, #7
 80034b8:	683a      	ldr	r2, [r7, #0]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d001      	beq.n	80034c2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e036      	b.n	8003530 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0304 	and.w	r3, r3, #4
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d008      	beq.n	80034e0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034ce:	4b1b      	ldr	r3, [pc, #108]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	4918      	ldr	r1, [pc, #96]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 80034dc:	4313      	orrs	r3, r2
 80034de:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0308 	and.w	r3, r3, #8
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d009      	beq.n	8003500 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034ec:	4b13      	ldr	r3, [pc, #76]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	00db      	lsls	r3, r3, #3
 80034fa:	4910      	ldr	r1, [pc, #64]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 80034fc:	4313      	orrs	r3, r2
 80034fe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003500:	f000 f824 	bl	800354c <HAL_RCC_GetSysClockFreq>
 8003504:	4602      	mov	r2, r0
 8003506:	4b0d      	ldr	r3, [pc, #52]	; (800353c <HAL_RCC_ClockConfig+0x1f0>)
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	091b      	lsrs	r3, r3, #4
 800350c:	f003 030f 	and.w	r3, r3, #15
 8003510:	490b      	ldr	r1, [pc, #44]	; (8003540 <HAL_RCC_ClockConfig+0x1f4>)
 8003512:	5ccb      	ldrb	r3, [r1, r3]
 8003514:	f003 031f 	and.w	r3, r3, #31
 8003518:	fa22 f303 	lsr.w	r3, r2, r3
 800351c:	4a09      	ldr	r2, [pc, #36]	; (8003544 <HAL_RCC_ClockConfig+0x1f8>)
 800351e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003520:	4b09      	ldr	r3, [pc, #36]	; (8003548 <HAL_RCC_ClockConfig+0x1fc>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4618      	mov	r0, r3
 8003526:	f7fe fb11 	bl	8001b4c <HAL_InitTick>
 800352a:	4603      	mov	r3, r0
 800352c:	72fb      	strb	r3, [r7, #11]

  return status;
 800352e:	7afb      	ldrb	r3, [r7, #11]
}
 8003530:	4618      	mov	r0, r3
 8003532:	3710      	adds	r7, #16
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	40022000 	.word	0x40022000
 800353c:	40021000 	.word	0x40021000
 8003540:	0800da18 	.word	0x0800da18
 8003544:	20000004 	.word	0x20000004
 8003548:	20000008 	.word	0x20000008

0800354c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800354c:	b480      	push	{r7}
 800354e:	b089      	sub	sp, #36	; 0x24
 8003550:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003552:	2300      	movs	r3, #0
 8003554:	61fb      	str	r3, [r7, #28]
 8003556:	2300      	movs	r3, #0
 8003558:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800355a:	4b3e      	ldr	r3, [pc, #248]	; (8003654 <HAL_RCC_GetSysClockFreq+0x108>)
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f003 030c 	and.w	r3, r3, #12
 8003562:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003564:	4b3b      	ldr	r3, [pc, #236]	; (8003654 <HAL_RCC_GetSysClockFreq+0x108>)
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	f003 0303 	and.w	r3, r3, #3
 800356c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d005      	beq.n	8003580 <HAL_RCC_GetSysClockFreq+0x34>
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	2b0c      	cmp	r3, #12
 8003578:	d121      	bne.n	80035be <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2b01      	cmp	r3, #1
 800357e:	d11e      	bne.n	80035be <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003580:	4b34      	ldr	r3, [pc, #208]	; (8003654 <HAL_RCC_GetSysClockFreq+0x108>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0308 	and.w	r3, r3, #8
 8003588:	2b00      	cmp	r3, #0
 800358a:	d107      	bne.n	800359c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800358c:	4b31      	ldr	r3, [pc, #196]	; (8003654 <HAL_RCC_GetSysClockFreq+0x108>)
 800358e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003592:	0a1b      	lsrs	r3, r3, #8
 8003594:	f003 030f 	and.w	r3, r3, #15
 8003598:	61fb      	str	r3, [r7, #28]
 800359a:	e005      	b.n	80035a8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800359c:	4b2d      	ldr	r3, [pc, #180]	; (8003654 <HAL_RCC_GetSysClockFreq+0x108>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	091b      	lsrs	r3, r3, #4
 80035a2:	f003 030f 	and.w	r3, r3, #15
 80035a6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80035a8:	4a2b      	ldr	r2, [pc, #172]	; (8003658 <HAL_RCC_GetSysClockFreq+0x10c>)
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035b0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d10d      	bne.n	80035d4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035bc:	e00a      	b.n	80035d4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	2b04      	cmp	r3, #4
 80035c2:	d102      	bne.n	80035ca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80035c4:	4b25      	ldr	r3, [pc, #148]	; (800365c <HAL_RCC_GetSysClockFreq+0x110>)
 80035c6:	61bb      	str	r3, [r7, #24]
 80035c8:	e004      	b.n	80035d4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	2b08      	cmp	r3, #8
 80035ce:	d101      	bne.n	80035d4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80035d0:	4b23      	ldr	r3, [pc, #140]	; (8003660 <HAL_RCC_GetSysClockFreq+0x114>)
 80035d2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	2b0c      	cmp	r3, #12
 80035d8:	d134      	bne.n	8003644 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035da:	4b1e      	ldr	r3, [pc, #120]	; (8003654 <HAL_RCC_GetSysClockFreq+0x108>)
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	f003 0303 	and.w	r3, r3, #3
 80035e2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d003      	beq.n	80035f2 <HAL_RCC_GetSysClockFreq+0xa6>
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	2b03      	cmp	r3, #3
 80035ee:	d003      	beq.n	80035f8 <HAL_RCC_GetSysClockFreq+0xac>
 80035f0:	e005      	b.n	80035fe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80035f2:	4b1a      	ldr	r3, [pc, #104]	; (800365c <HAL_RCC_GetSysClockFreq+0x110>)
 80035f4:	617b      	str	r3, [r7, #20]
      break;
 80035f6:	e005      	b.n	8003604 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80035f8:	4b19      	ldr	r3, [pc, #100]	; (8003660 <HAL_RCC_GetSysClockFreq+0x114>)
 80035fa:	617b      	str	r3, [r7, #20]
      break;
 80035fc:	e002      	b.n	8003604 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	617b      	str	r3, [r7, #20]
      break;
 8003602:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003604:	4b13      	ldr	r3, [pc, #76]	; (8003654 <HAL_RCC_GetSysClockFreq+0x108>)
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	091b      	lsrs	r3, r3, #4
 800360a:	f003 0307 	and.w	r3, r3, #7
 800360e:	3301      	adds	r3, #1
 8003610:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003612:	4b10      	ldr	r3, [pc, #64]	; (8003654 <HAL_RCC_GetSysClockFreq+0x108>)
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	0a1b      	lsrs	r3, r3, #8
 8003618:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800361c:	697a      	ldr	r2, [r7, #20]
 800361e:	fb03 f202 	mul.w	r2, r3, r2
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	fbb2 f3f3 	udiv	r3, r2, r3
 8003628:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800362a:	4b0a      	ldr	r3, [pc, #40]	; (8003654 <HAL_RCC_GetSysClockFreq+0x108>)
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	0e5b      	lsrs	r3, r3, #25
 8003630:	f003 0303 	and.w	r3, r3, #3
 8003634:	3301      	adds	r3, #1
 8003636:	005b      	lsls	r3, r3, #1
 8003638:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800363a:	697a      	ldr	r2, [r7, #20]
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003642:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003644:	69bb      	ldr	r3, [r7, #24]
}
 8003646:	4618      	mov	r0, r3
 8003648:	3724      	adds	r7, #36	; 0x24
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	40021000 	.word	0x40021000
 8003658:	0800da30 	.word	0x0800da30
 800365c:	00f42400 	.word	0x00f42400
 8003660:	007a1200 	.word	0x007a1200

08003664 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003668:	4b03      	ldr	r3, [pc, #12]	; (8003678 <HAL_RCC_GetHCLKFreq+0x14>)
 800366a:	681b      	ldr	r3, [r3, #0]
}
 800366c:	4618      	mov	r0, r3
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	20000004 	.word	0x20000004

0800367c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003680:	f7ff fff0 	bl	8003664 <HAL_RCC_GetHCLKFreq>
 8003684:	4602      	mov	r2, r0
 8003686:	4b06      	ldr	r3, [pc, #24]	; (80036a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	0a1b      	lsrs	r3, r3, #8
 800368c:	f003 0307 	and.w	r3, r3, #7
 8003690:	4904      	ldr	r1, [pc, #16]	; (80036a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003692:	5ccb      	ldrb	r3, [r1, r3]
 8003694:	f003 031f 	and.w	r3, r3, #31
 8003698:	fa22 f303 	lsr.w	r3, r2, r3
}
 800369c:	4618      	mov	r0, r3
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40021000 	.word	0x40021000
 80036a4:	0800da28 	.word	0x0800da28

080036a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80036ac:	f7ff ffda 	bl	8003664 <HAL_RCC_GetHCLKFreq>
 80036b0:	4602      	mov	r2, r0
 80036b2:	4b06      	ldr	r3, [pc, #24]	; (80036cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	0adb      	lsrs	r3, r3, #11
 80036b8:	f003 0307 	and.w	r3, r3, #7
 80036bc:	4904      	ldr	r1, [pc, #16]	; (80036d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80036be:	5ccb      	ldrb	r3, [r1, r3]
 80036c0:	f003 031f 	and.w	r3, r3, #31
 80036c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40021000 	.word	0x40021000
 80036d0:	0800da28 	.word	0x0800da28

080036d4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	220f      	movs	r2, #15
 80036e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80036e4:	4b12      	ldr	r3, [pc, #72]	; (8003730 <HAL_RCC_GetClockConfig+0x5c>)
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	f003 0203 	and.w	r2, r3, #3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80036f0:	4b0f      	ldr	r3, [pc, #60]	; (8003730 <HAL_RCC_GetClockConfig+0x5c>)
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80036fc:	4b0c      	ldr	r3, [pc, #48]	; (8003730 <HAL_RCC_GetClockConfig+0x5c>)
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003708:	4b09      	ldr	r3, [pc, #36]	; (8003730 <HAL_RCC_GetClockConfig+0x5c>)
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	08db      	lsrs	r3, r3, #3
 800370e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003716:	4b07      	ldr	r3, [pc, #28]	; (8003734 <HAL_RCC_GetClockConfig+0x60>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0207 	and.w	r2, r3, #7
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	601a      	str	r2, [r3, #0]
}
 8003722:	bf00      	nop
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	40021000 	.word	0x40021000
 8003734:	40022000 	.word	0x40022000

08003738 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b086      	sub	sp, #24
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003740:	2300      	movs	r3, #0
 8003742:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003744:	4b2a      	ldr	r3, [pc, #168]	; (80037f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d003      	beq.n	8003758 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003750:	f7ff f9bc 	bl	8002acc <HAL_PWREx_GetVoltageRange>
 8003754:	6178      	str	r0, [r7, #20]
 8003756:	e014      	b.n	8003782 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003758:	4b25      	ldr	r3, [pc, #148]	; (80037f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800375a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800375c:	4a24      	ldr	r2, [pc, #144]	; (80037f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800375e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003762:	6593      	str	r3, [r2, #88]	; 0x58
 8003764:	4b22      	ldr	r3, [pc, #136]	; (80037f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003768:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800376c:	60fb      	str	r3, [r7, #12]
 800376e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003770:	f7ff f9ac 	bl	8002acc <HAL_PWREx_GetVoltageRange>
 8003774:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003776:	4b1e      	ldr	r3, [pc, #120]	; (80037f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800377a:	4a1d      	ldr	r2, [pc, #116]	; (80037f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800377c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003780:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003788:	d10b      	bne.n	80037a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2b80      	cmp	r3, #128	; 0x80
 800378e:	d919      	bls.n	80037c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2ba0      	cmp	r3, #160	; 0xa0
 8003794:	d902      	bls.n	800379c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003796:	2302      	movs	r3, #2
 8003798:	613b      	str	r3, [r7, #16]
 800379a:	e013      	b.n	80037c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800379c:	2301      	movs	r3, #1
 800379e:	613b      	str	r3, [r7, #16]
 80037a0:	e010      	b.n	80037c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2b80      	cmp	r3, #128	; 0x80
 80037a6:	d902      	bls.n	80037ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80037a8:	2303      	movs	r3, #3
 80037aa:	613b      	str	r3, [r7, #16]
 80037ac:	e00a      	b.n	80037c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2b80      	cmp	r3, #128	; 0x80
 80037b2:	d102      	bne.n	80037ba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80037b4:	2302      	movs	r3, #2
 80037b6:	613b      	str	r3, [r7, #16]
 80037b8:	e004      	b.n	80037c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2b70      	cmp	r3, #112	; 0x70
 80037be:	d101      	bne.n	80037c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80037c0:	2301      	movs	r3, #1
 80037c2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80037c4:	4b0b      	ldr	r3, [pc, #44]	; (80037f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f023 0207 	bic.w	r2, r3, #7
 80037cc:	4909      	ldr	r1, [pc, #36]	; (80037f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80037d4:	4b07      	ldr	r3, [pc, #28]	; (80037f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0307 	and.w	r3, r3, #7
 80037dc:	693a      	ldr	r2, [r7, #16]
 80037de:	429a      	cmp	r2, r3
 80037e0:	d001      	beq.n	80037e6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e000      	b.n	80037e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80037e6:	2300      	movs	r3, #0
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3718      	adds	r7, #24
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	40021000 	.word	0x40021000
 80037f4:	40022000 	.word	0x40022000

080037f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003800:	2300      	movs	r3, #0
 8003802:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003804:	2300      	movs	r3, #0
 8003806:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003810:	2b00      	cmp	r3, #0
 8003812:	d041      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003818:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800381c:	d02a      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800381e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003822:	d824      	bhi.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003824:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003828:	d008      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800382a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800382e:	d81e      	bhi.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003830:	2b00      	cmp	r3, #0
 8003832:	d00a      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003834:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003838:	d010      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800383a:	e018      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800383c:	4b86      	ldr	r3, [pc, #536]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	4a85      	ldr	r2, [pc, #532]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003842:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003846:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003848:	e015      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	3304      	adds	r3, #4
 800384e:	2100      	movs	r1, #0
 8003850:	4618      	mov	r0, r3
 8003852:	f000 fabb 	bl	8003dcc <RCCEx_PLLSAI1_Config>
 8003856:	4603      	mov	r3, r0
 8003858:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800385a:	e00c      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	3320      	adds	r3, #32
 8003860:	2100      	movs	r1, #0
 8003862:	4618      	mov	r0, r3
 8003864:	f000 fba6 	bl	8003fb4 <RCCEx_PLLSAI2_Config>
 8003868:	4603      	mov	r3, r0
 800386a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800386c:	e003      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	74fb      	strb	r3, [r7, #19]
      break;
 8003872:	e000      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003874:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003876:	7cfb      	ldrb	r3, [r7, #19]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d10b      	bne.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800387c:	4b76      	ldr	r3, [pc, #472]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800387e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003882:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800388a:	4973      	ldr	r1, [pc, #460]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800388c:	4313      	orrs	r3, r2
 800388e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003892:	e001      	b.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003894:	7cfb      	ldrb	r3, [r7, #19]
 8003896:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d041      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80038a8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80038ac:	d02a      	beq.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80038ae:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80038b2:	d824      	bhi.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x106>
 80038b4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038b8:	d008      	beq.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80038ba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038be:	d81e      	bhi.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x106>
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d00a      	beq.n	80038da <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80038c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038c8:	d010      	beq.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80038ca:	e018      	b.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80038cc:	4b62      	ldr	r3, [pc, #392]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	4a61      	ldr	r2, [pc, #388]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038d6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038d8:	e015      	b.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	3304      	adds	r3, #4
 80038de:	2100      	movs	r1, #0
 80038e0:	4618      	mov	r0, r3
 80038e2:	f000 fa73 	bl	8003dcc <RCCEx_PLLSAI1_Config>
 80038e6:	4603      	mov	r3, r0
 80038e8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038ea:	e00c      	b.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	3320      	adds	r3, #32
 80038f0:	2100      	movs	r1, #0
 80038f2:	4618      	mov	r0, r3
 80038f4:	f000 fb5e 	bl	8003fb4 <RCCEx_PLLSAI2_Config>
 80038f8:	4603      	mov	r3, r0
 80038fa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038fc:	e003      	b.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	74fb      	strb	r3, [r7, #19]
      break;
 8003902:	e000      	b.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003904:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003906:	7cfb      	ldrb	r3, [r7, #19]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d10b      	bne.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800390c:	4b52      	ldr	r3, [pc, #328]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800390e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003912:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800391a:	494f      	ldr	r1, [pc, #316]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800391c:	4313      	orrs	r3, r2
 800391e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003922:	e001      	b.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003924:	7cfb      	ldrb	r3, [r7, #19]
 8003926:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003930:	2b00      	cmp	r3, #0
 8003932:	f000 80a0 	beq.w	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003936:	2300      	movs	r3, #0
 8003938:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800393a:	4b47      	ldr	r3, [pc, #284]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800393c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800393e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d101      	bne.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003946:	2301      	movs	r3, #1
 8003948:	e000      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800394a:	2300      	movs	r3, #0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00d      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003950:	4b41      	ldr	r3, [pc, #260]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003954:	4a40      	ldr	r2, [pc, #256]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003956:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800395a:	6593      	str	r3, [r2, #88]	; 0x58
 800395c:	4b3e      	ldr	r3, [pc, #248]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800395e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003964:	60bb      	str	r3, [r7, #8]
 8003966:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003968:	2301      	movs	r3, #1
 800396a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800396c:	4b3b      	ldr	r3, [pc, #236]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a3a      	ldr	r2, [pc, #232]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003972:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003976:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003978:	f7fe fdf8 	bl	800256c <HAL_GetTick>
 800397c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800397e:	e009      	b.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003980:	f7fe fdf4 	bl	800256c <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b02      	cmp	r3, #2
 800398c:	d902      	bls.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	74fb      	strb	r3, [r7, #19]
        break;
 8003992:	e005      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003994:	4b31      	ldr	r3, [pc, #196]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800399c:	2b00      	cmp	r3, #0
 800399e:	d0ef      	beq.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80039a0:	7cfb      	ldrb	r3, [r7, #19]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d15c      	bne.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80039a6:	4b2c      	ldr	r3, [pc, #176]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039b0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d01f      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039be:	697a      	ldr	r2, [r7, #20]
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d019      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80039c4:	4b24      	ldr	r3, [pc, #144]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039ce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039d0:	4b21      	ldr	r3, [pc, #132]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039d6:	4a20      	ldr	r2, [pc, #128]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80039e0:	4b1d      	ldr	r3, [pc, #116]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039e6:	4a1c      	ldr	r2, [pc, #112]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80039f0:	4a19      	ldr	r2, [pc, #100]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d016      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a02:	f7fe fdb3 	bl	800256c <HAL_GetTick>
 8003a06:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a08:	e00b      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a0a:	f7fe fdaf 	bl	800256c <HAL_GetTick>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d902      	bls.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	74fb      	strb	r3, [r7, #19]
            break;
 8003a20:	e006      	b.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a22:	4b0d      	ldr	r3, [pc, #52]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a28:	f003 0302 	and.w	r3, r3, #2
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d0ec      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003a30:	7cfb      	ldrb	r3, [r7, #19]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d10c      	bne.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a36:	4b08      	ldr	r3, [pc, #32]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a46:	4904      	ldr	r1, [pc, #16]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003a4e:	e009      	b.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a50:	7cfb      	ldrb	r3, [r7, #19]
 8003a52:	74bb      	strb	r3, [r7, #18]
 8003a54:	e006      	b.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003a56:	bf00      	nop
 8003a58:	40021000 	.word	0x40021000
 8003a5c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a60:	7cfb      	ldrb	r3, [r7, #19]
 8003a62:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a64:	7c7b      	ldrb	r3, [r7, #17]
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d105      	bne.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a6a:	4b9e      	ldr	r3, [pc, #632]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a6e:	4a9d      	ldr	r2, [pc, #628]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a74:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00a      	beq.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a82:	4b98      	ldr	r3, [pc, #608]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a88:	f023 0203 	bic.w	r2, r3, #3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a90:	4994      	ldr	r1, [pc, #592]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0302 	and.w	r3, r3, #2
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d00a      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003aa4:	4b8f      	ldr	r3, [pc, #572]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aaa:	f023 020c 	bic.w	r2, r3, #12
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ab2:	498c      	ldr	r1, [pc, #560]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0304 	and.w	r3, r3, #4
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00a      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ac6:	4b87      	ldr	r3, [pc, #540]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003acc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad4:	4983      	ldr	r1, [pc, #524]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0308 	and.w	r3, r3, #8
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d00a      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ae8:	4b7e      	ldr	r3, [pc, #504]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af6:	497b      	ldr	r1, [pc, #492]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0310 	and.w	r3, r3, #16
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d00a      	beq.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b0a:	4b76      	ldr	r3, [pc, #472]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b18:	4972      	ldr	r1, [pc, #456]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0320 	and.w	r3, r3, #32
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d00a      	beq.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b2c:	4b6d      	ldr	r3, [pc, #436]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b32:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b3a:	496a      	ldr	r1, [pc, #424]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d00a      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b4e:	4b65      	ldr	r3, [pc, #404]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b54:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b5c:	4961      	ldr	r1, [pc, #388]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d00a      	beq.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b70:	4b5c      	ldr	r3, [pc, #368]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b76:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b7e:	4959      	ldr	r1, [pc, #356]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00a      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b92:	4b54      	ldr	r3, [pc, #336]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b98:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ba0:	4950      	ldr	r1, [pc, #320]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00a      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003bb4:	4b4b      	ldr	r3, [pc, #300]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bba:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bc2:	4948      	ldr	r1, [pc, #288]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d00a      	beq.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bd6:	4b43      	ldr	r3, [pc, #268]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bdc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003be4:	493f      	ldr	r1, [pc, #252]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d028      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003bf8:	4b3a      	ldr	r3, [pc, #232]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bfe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c06:	4937      	ldr	r1, [pc, #220]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c16:	d106      	bne.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c18:	4b32      	ldr	r3, [pc, #200]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	4a31      	ldr	r2, [pc, #196]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c22:	60d3      	str	r3, [r2, #12]
 8003c24:	e011      	b.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c2a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c2e:	d10c      	bne.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	3304      	adds	r3, #4
 8003c34:	2101      	movs	r1, #1
 8003c36:	4618      	mov	r0, r3
 8003c38:	f000 f8c8 	bl	8003dcc <RCCEx_PLLSAI1_Config>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003c40:	7cfb      	ldrb	r3, [r7, #19]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d001      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003c46:	7cfb      	ldrb	r3, [r7, #19]
 8003c48:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d028      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c56:	4b23      	ldr	r3, [pc, #140]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c5c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c64:	491f      	ldr	r1, [pc, #124]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c70:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c74:	d106      	bne.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c76:	4b1b      	ldr	r3, [pc, #108]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	4a1a      	ldr	r2, [pc, #104]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c80:	60d3      	str	r3, [r2, #12]
 8003c82:	e011      	b.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c88:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c8c:	d10c      	bne.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	3304      	adds	r3, #4
 8003c92:	2101      	movs	r1, #1
 8003c94:	4618      	mov	r0, r3
 8003c96:	f000 f899 	bl	8003dcc <RCCEx_PLLSAI1_Config>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c9e:	7cfb      	ldrb	r3, [r7, #19]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d001      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003ca4:	7cfb      	ldrb	r3, [r7, #19]
 8003ca6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d02b      	beq.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003cb4:	4b0b      	ldr	r3, [pc, #44]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cc2:	4908      	ldr	r1, [pc, #32]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003cd2:	d109      	bne.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cd4:	4b03      	ldr	r3, [pc, #12]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	4a02      	ldr	r2, [pc, #8]	; (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003cde:	60d3      	str	r3, [r2, #12]
 8003ce0:	e014      	b.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003ce2:	bf00      	nop
 8003ce4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003cf0:	d10c      	bne.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	3304      	adds	r3, #4
 8003cf6:	2101      	movs	r1, #1
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f000 f867 	bl	8003dcc <RCCEx_PLLSAI1_Config>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d02:	7cfb      	ldrb	r3, [r7, #19]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d001      	beq.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003d08:	7cfb      	ldrb	r3, [r7, #19]
 8003d0a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d02f      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d18:	4b2b      	ldr	r3, [pc, #172]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d1e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d26:	4928      	ldr	r1, [pc, #160]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d32:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d36:	d10d      	bne.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	3304      	adds	r3, #4
 8003d3c:	2102      	movs	r1, #2
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f000 f844 	bl	8003dcc <RCCEx_PLLSAI1_Config>
 8003d44:	4603      	mov	r3, r0
 8003d46:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d48:	7cfb      	ldrb	r3, [r7, #19]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d014      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003d4e:	7cfb      	ldrb	r3, [r7, #19]
 8003d50:	74bb      	strb	r3, [r7, #18]
 8003d52:	e011      	b.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d5c:	d10c      	bne.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	3320      	adds	r3, #32
 8003d62:	2102      	movs	r1, #2
 8003d64:	4618      	mov	r0, r3
 8003d66:	f000 f925 	bl	8003fb4 <RCCEx_PLLSAI2_Config>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d6e:	7cfb      	ldrb	r3, [r7, #19]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d001      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003d74:	7cfb      	ldrb	r3, [r7, #19]
 8003d76:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d00a      	beq.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003d84:	4b10      	ldr	r3, [pc, #64]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d8a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d92:	490d      	ldr	r1, [pc, #52]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00b      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003da6:	4b08      	ldr	r3, [pc, #32]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dac:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003db6:	4904      	ldr	r1, [pc, #16]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003db8:	4313      	orrs	r3, r2
 8003dba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003dbe:	7cbb      	ldrb	r3, [r7, #18]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3718      	adds	r7, #24
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	40021000 	.word	0x40021000

08003dcc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003dda:	4b75      	ldr	r3, [pc, #468]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	f003 0303 	and.w	r3, r3, #3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d018      	beq.n	8003e18 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003de6:	4b72      	ldr	r3, [pc, #456]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	f003 0203 	and.w	r2, r3, #3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d10d      	bne.n	8003e12 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
       ||
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d009      	beq.n	8003e12 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003dfe:	4b6c      	ldr	r3, [pc, #432]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	091b      	lsrs	r3, r3, #4
 8003e04:	f003 0307 	and.w	r3, r3, #7
 8003e08:	1c5a      	adds	r2, r3, #1
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
       ||
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d047      	beq.n	8003ea2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	73fb      	strb	r3, [r7, #15]
 8003e16:	e044      	b.n	8003ea2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2b03      	cmp	r3, #3
 8003e1e:	d018      	beq.n	8003e52 <RCCEx_PLLSAI1_Config+0x86>
 8003e20:	2b03      	cmp	r3, #3
 8003e22:	d825      	bhi.n	8003e70 <RCCEx_PLLSAI1_Config+0xa4>
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d002      	beq.n	8003e2e <RCCEx_PLLSAI1_Config+0x62>
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d009      	beq.n	8003e40 <RCCEx_PLLSAI1_Config+0x74>
 8003e2c:	e020      	b.n	8003e70 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e2e:	4b60      	ldr	r3, [pc, #384]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d11d      	bne.n	8003e76 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e3e:	e01a      	b.n	8003e76 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e40:	4b5b      	ldr	r3, [pc, #364]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d116      	bne.n	8003e7a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e50:	e013      	b.n	8003e7a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e52:	4b57      	ldr	r3, [pc, #348]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d10f      	bne.n	8003e7e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e5e:	4b54      	ldr	r3, [pc, #336]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d109      	bne.n	8003e7e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e6e:	e006      	b.n	8003e7e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	73fb      	strb	r3, [r7, #15]
      break;
 8003e74:	e004      	b.n	8003e80 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e76:	bf00      	nop
 8003e78:	e002      	b.n	8003e80 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e7a:	bf00      	nop
 8003e7c:	e000      	b.n	8003e80 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e7e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e80:	7bfb      	ldrb	r3, [r7, #15]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d10d      	bne.n	8003ea2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e86:	4b4a      	ldr	r3, [pc, #296]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6819      	ldr	r1, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	3b01      	subs	r3, #1
 8003e98:	011b      	lsls	r3, r3, #4
 8003e9a:	430b      	orrs	r3, r1
 8003e9c:	4944      	ldr	r1, [pc, #272]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003ea2:	7bfb      	ldrb	r3, [r7, #15]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d17d      	bne.n	8003fa4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003ea8:	4b41      	ldr	r3, [pc, #260]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a40      	ldr	r2, [pc, #256]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003eb2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003eb4:	f7fe fb5a 	bl	800256c <HAL_GetTick>
 8003eb8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003eba:	e009      	b.n	8003ed0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ebc:	f7fe fb56 	bl	800256c <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d902      	bls.n	8003ed0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	73fb      	strb	r3, [r7, #15]
        break;
 8003ece:	e005      	b.n	8003edc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ed0:	4b37      	ldr	r3, [pc, #220]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d1ef      	bne.n	8003ebc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003edc:	7bfb      	ldrb	r3, [r7, #15]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d160      	bne.n	8003fa4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d111      	bne.n	8003f0c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ee8:	4b31      	ldr	r3, [pc, #196]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003ef0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	6892      	ldr	r2, [r2, #8]
 8003ef8:	0211      	lsls	r1, r2, #8
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	68d2      	ldr	r2, [r2, #12]
 8003efe:	0912      	lsrs	r2, r2, #4
 8003f00:	0452      	lsls	r2, r2, #17
 8003f02:	430a      	orrs	r2, r1
 8003f04:	492a      	ldr	r1, [pc, #168]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f06:	4313      	orrs	r3, r2
 8003f08:	610b      	str	r3, [r1, #16]
 8003f0a:	e027      	b.n	8003f5c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d112      	bne.n	8003f38 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f12:	4b27      	ldr	r3, [pc, #156]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003f1a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	6892      	ldr	r2, [r2, #8]
 8003f22:	0211      	lsls	r1, r2, #8
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	6912      	ldr	r2, [r2, #16]
 8003f28:	0852      	lsrs	r2, r2, #1
 8003f2a:	3a01      	subs	r2, #1
 8003f2c:	0552      	lsls	r2, r2, #21
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	491f      	ldr	r1, [pc, #124]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	610b      	str	r3, [r1, #16]
 8003f36:	e011      	b.n	8003f5c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f38:	4b1d      	ldr	r3, [pc, #116]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f3a:	691b      	ldr	r3, [r3, #16]
 8003f3c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003f40:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	6892      	ldr	r2, [r2, #8]
 8003f48:	0211      	lsls	r1, r2, #8
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	6952      	ldr	r2, [r2, #20]
 8003f4e:	0852      	lsrs	r2, r2, #1
 8003f50:	3a01      	subs	r2, #1
 8003f52:	0652      	lsls	r2, r2, #25
 8003f54:	430a      	orrs	r2, r1
 8003f56:	4916      	ldr	r1, [pc, #88]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003f5c:	4b14      	ldr	r3, [pc, #80]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a13      	ldr	r2, [pc, #76]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f62:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003f66:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f68:	f7fe fb00 	bl	800256c <HAL_GetTick>
 8003f6c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f6e:	e009      	b.n	8003f84 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f70:	f7fe fafc 	bl	800256c <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d902      	bls.n	8003f84 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	73fb      	strb	r3, [r7, #15]
          break;
 8003f82:	e005      	b.n	8003f90 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f84:	4b0a      	ldr	r3, [pc, #40]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d0ef      	beq.n	8003f70 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003f90:	7bfb      	ldrb	r3, [r7, #15]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d106      	bne.n	8003fa4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003f96:	4b06      	ldr	r3, [pc, #24]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f98:	691a      	ldr	r2, [r3, #16]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	699b      	ldr	r3, [r3, #24]
 8003f9e:	4904      	ldr	r1, [pc, #16]	; (8003fb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3710      	adds	r7, #16
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	40021000 	.word	0x40021000

08003fb4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003fc2:	4b6a      	ldr	r3, [pc, #424]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	f003 0303 	and.w	r3, r3, #3
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d018      	beq.n	8004000 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003fce:	4b67      	ldr	r3, [pc, #412]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	f003 0203 	and.w	r2, r3, #3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d10d      	bne.n	8003ffa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
       ||
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d009      	beq.n	8003ffa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003fe6:	4b61      	ldr	r3, [pc, #388]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	091b      	lsrs	r3, r3, #4
 8003fec:	f003 0307 	and.w	r3, r3, #7
 8003ff0:	1c5a      	adds	r2, r3, #1
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
       ||
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d047      	beq.n	800408a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	73fb      	strb	r3, [r7, #15]
 8003ffe:	e044      	b.n	800408a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	2b03      	cmp	r3, #3
 8004006:	d018      	beq.n	800403a <RCCEx_PLLSAI2_Config+0x86>
 8004008:	2b03      	cmp	r3, #3
 800400a:	d825      	bhi.n	8004058 <RCCEx_PLLSAI2_Config+0xa4>
 800400c:	2b01      	cmp	r3, #1
 800400e:	d002      	beq.n	8004016 <RCCEx_PLLSAI2_Config+0x62>
 8004010:	2b02      	cmp	r3, #2
 8004012:	d009      	beq.n	8004028 <RCCEx_PLLSAI2_Config+0x74>
 8004014:	e020      	b.n	8004058 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004016:	4b55      	ldr	r3, [pc, #340]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0302 	and.w	r3, r3, #2
 800401e:	2b00      	cmp	r3, #0
 8004020:	d11d      	bne.n	800405e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004026:	e01a      	b.n	800405e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004028:	4b50      	ldr	r3, [pc, #320]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004030:	2b00      	cmp	r3, #0
 8004032:	d116      	bne.n	8004062 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004038:	e013      	b.n	8004062 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800403a:	4b4c      	ldr	r3, [pc, #304]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d10f      	bne.n	8004066 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004046:	4b49      	ldr	r3, [pc, #292]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d109      	bne.n	8004066 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004056:	e006      	b.n	8004066 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	73fb      	strb	r3, [r7, #15]
      break;
 800405c:	e004      	b.n	8004068 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800405e:	bf00      	nop
 8004060:	e002      	b.n	8004068 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004062:	bf00      	nop
 8004064:	e000      	b.n	8004068 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004066:	bf00      	nop
    }

    if(status == HAL_OK)
 8004068:	7bfb      	ldrb	r3, [r7, #15]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d10d      	bne.n	800408a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800406e:	4b3f      	ldr	r3, [pc, #252]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6819      	ldr	r1, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	3b01      	subs	r3, #1
 8004080:	011b      	lsls	r3, r3, #4
 8004082:	430b      	orrs	r3, r1
 8004084:	4939      	ldr	r1, [pc, #228]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004086:	4313      	orrs	r3, r2
 8004088:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800408a:	7bfb      	ldrb	r3, [r7, #15]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d167      	bne.n	8004160 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004090:	4b36      	ldr	r3, [pc, #216]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a35      	ldr	r2, [pc, #212]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004096:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800409a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800409c:	f7fe fa66 	bl	800256c <HAL_GetTick>
 80040a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80040a2:	e009      	b.n	80040b8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80040a4:	f7fe fa62 	bl	800256c <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d902      	bls.n	80040b8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	73fb      	strb	r3, [r7, #15]
        break;
 80040b6:	e005      	b.n	80040c4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80040b8:	4b2c      	ldr	r3, [pc, #176]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d1ef      	bne.n	80040a4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80040c4:	7bfb      	ldrb	r3, [r7, #15]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d14a      	bne.n	8004160 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d111      	bne.n	80040f4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80040d0:	4b26      	ldr	r3, [pc, #152]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 80040d2:	695b      	ldr	r3, [r3, #20]
 80040d4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80040d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	6892      	ldr	r2, [r2, #8]
 80040e0:	0211      	lsls	r1, r2, #8
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	68d2      	ldr	r2, [r2, #12]
 80040e6:	0912      	lsrs	r2, r2, #4
 80040e8:	0452      	lsls	r2, r2, #17
 80040ea:	430a      	orrs	r2, r1
 80040ec:	491f      	ldr	r1, [pc, #124]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	614b      	str	r3, [r1, #20]
 80040f2:	e011      	b.n	8004118 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80040f4:	4b1d      	ldr	r3, [pc, #116]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 80040f6:	695b      	ldr	r3, [r3, #20]
 80040f8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80040fc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	6892      	ldr	r2, [r2, #8]
 8004104:	0211      	lsls	r1, r2, #8
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	6912      	ldr	r2, [r2, #16]
 800410a:	0852      	lsrs	r2, r2, #1
 800410c:	3a01      	subs	r2, #1
 800410e:	0652      	lsls	r2, r2, #25
 8004110:	430a      	orrs	r2, r1
 8004112:	4916      	ldr	r1, [pc, #88]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004114:	4313      	orrs	r3, r2
 8004116:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004118:	4b14      	ldr	r3, [pc, #80]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a13      	ldr	r2, [pc, #76]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 800411e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004122:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004124:	f7fe fa22 	bl	800256c <HAL_GetTick>
 8004128:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800412a:	e009      	b.n	8004140 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800412c:	f7fe fa1e 	bl	800256c <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b02      	cmp	r3, #2
 8004138:	d902      	bls.n	8004140 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	73fb      	strb	r3, [r7, #15]
          break;
 800413e:	e005      	b.n	800414c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004140:	4b0a      	ldr	r3, [pc, #40]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004148:	2b00      	cmp	r3, #0
 800414a:	d0ef      	beq.n	800412c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800414c:	7bfb      	ldrb	r3, [r7, #15]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d106      	bne.n	8004160 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004152:	4b06      	ldr	r3, [pc, #24]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004154:	695a      	ldr	r2, [r3, #20]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	4904      	ldr	r1, [pc, #16]	; (800416c <RCCEx_PLLSAI2_Config+0x1b8>)
 800415c:	4313      	orrs	r3, r2
 800415e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004160:	7bfb      	ldrb	r3, [r7, #15]
}
 8004162:	4618      	mov	r0, r3
 8004164:	3710      	adds	r7, #16
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	40021000 	.word	0x40021000

08004170 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d101      	bne.n	8004182 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e049      	b.n	8004216 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004188:	b2db      	uxtb	r3, r3
 800418a:	2b00      	cmp	r3, #0
 800418c:	d106      	bne.n	800419c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f7fe f816 	bl	80021c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2202      	movs	r2, #2
 80041a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	3304      	adds	r3, #4
 80041ac:	4619      	mov	r1, r3
 80041ae:	4610      	mov	r0, r2
 80041b0:	f001 f94a 	bl	8005448 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2201      	movs	r2, #1
 8004208:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3708      	adds	r7, #8
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
	...

08004220 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800422e:	b2db      	uxtb	r3, r3
 8004230:	2b01      	cmp	r3, #1
 8004232:	d001      	beq.n	8004238 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e047      	b.n	80042c8 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2202      	movs	r2, #2
 800423c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a23      	ldr	r2, [pc, #140]	; (80042d4 <HAL_TIM_Base_Start+0xb4>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d01d      	beq.n	8004286 <HAL_TIM_Base_Start+0x66>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004252:	d018      	beq.n	8004286 <HAL_TIM_Base_Start+0x66>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a1f      	ldr	r2, [pc, #124]	; (80042d8 <HAL_TIM_Base_Start+0xb8>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d013      	beq.n	8004286 <HAL_TIM_Base_Start+0x66>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a1e      	ldr	r2, [pc, #120]	; (80042dc <HAL_TIM_Base_Start+0xbc>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d00e      	beq.n	8004286 <HAL_TIM_Base_Start+0x66>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a1c      	ldr	r2, [pc, #112]	; (80042e0 <HAL_TIM_Base_Start+0xc0>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d009      	beq.n	8004286 <HAL_TIM_Base_Start+0x66>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a1b      	ldr	r2, [pc, #108]	; (80042e4 <HAL_TIM_Base_Start+0xc4>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d004      	beq.n	8004286 <HAL_TIM_Base_Start+0x66>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a19      	ldr	r2, [pc, #100]	; (80042e8 <HAL_TIM_Base_Start+0xc8>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d115      	bne.n	80042b2 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	689a      	ldr	r2, [r3, #8]
 800428c:	4b17      	ldr	r3, [pc, #92]	; (80042ec <HAL_TIM_Base_Start+0xcc>)
 800428e:	4013      	ands	r3, r2
 8004290:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2b06      	cmp	r3, #6
 8004296:	d015      	beq.n	80042c4 <HAL_TIM_Base_Start+0xa4>
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800429e:	d011      	beq.n	80042c4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f042 0201 	orr.w	r2, r2, #1
 80042ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042b0:	e008      	b.n	80042c4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f042 0201 	orr.w	r2, r2, #1
 80042c0:	601a      	str	r2, [r3, #0]
 80042c2:	e000      	b.n	80042c6 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80042c6:	2300      	movs	r3, #0
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3714      	adds	r7, #20
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr
 80042d4:	40012c00 	.word	0x40012c00
 80042d8:	40000400 	.word	0x40000400
 80042dc:	40000800 	.word	0x40000800
 80042e0:	40000c00 	.word	0x40000c00
 80042e4:	40013400 	.word	0x40013400
 80042e8:	40014000 	.word	0x40014000
 80042ec:	00010007 	.word	0x00010007

080042f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	2b01      	cmp	r3, #1
 8004302:	d001      	beq.n	8004308 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e04f      	b.n	80043a8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2202      	movs	r2, #2
 800430c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68da      	ldr	r2, [r3, #12]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f042 0201 	orr.w	r2, r2, #1
 800431e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a23      	ldr	r2, [pc, #140]	; (80043b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d01d      	beq.n	8004366 <HAL_TIM_Base_Start_IT+0x76>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004332:	d018      	beq.n	8004366 <HAL_TIM_Base_Start_IT+0x76>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a1f      	ldr	r2, [pc, #124]	; (80043b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d013      	beq.n	8004366 <HAL_TIM_Base_Start_IT+0x76>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a1e      	ldr	r2, [pc, #120]	; (80043bc <HAL_TIM_Base_Start_IT+0xcc>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d00e      	beq.n	8004366 <HAL_TIM_Base_Start_IT+0x76>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a1c      	ldr	r2, [pc, #112]	; (80043c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d009      	beq.n	8004366 <HAL_TIM_Base_Start_IT+0x76>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a1b      	ldr	r2, [pc, #108]	; (80043c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d004      	beq.n	8004366 <HAL_TIM_Base_Start_IT+0x76>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a19      	ldr	r2, [pc, #100]	; (80043c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d115      	bne.n	8004392 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	689a      	ldr	r2, [r3, #8]
 800436c:	4b17      	ldr	r3, [pc, #92]	; (80043cc <HAL_TIM_Base_Start_IT+0xdc>)
 800436e:	4013      	ands	r3, r2
 8004370:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2b06      	cmp	r3, #6
 8004376:	d015      	beq.n	80043a4 <HAL_TIM_Base_Start_IT+0xb4>
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800437e:	d011      	beq.n	80043a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f042 0201 	orr.w	r2, r2, #1
 800438e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004390:	e008      	b.n	80043a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f042 0201 	orr.w	r2, r2, #1
 80043a0:	601a      	str	r2, [r3, #0]
 80043a2:	e000      	b.n	80043a6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3714      	adds	r7, #20
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr
 80043b4:	40012c00 	.word	0x40012c00
 80043b8:	40000400 	.word	0x40000400
 80043bc:	40000800 	.word	0x40000800
 80043c0:	40000c00 	.word	0x40000c00
 80043c4:	40013400 	.word	0x40013400
 80043c8:	40014000 	.word	0x40014000
 80043cc:	00010007 	.word	0x00010007

080043d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b082      	sub	sp, #8
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d101      	bne.n	80043e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e049      	b.n	8004476 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d106      	bne.n	80043fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f000 f841 	bl	800447e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2202      	movs	r2, #2
 8004400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	3304      	adds	r3, #4
 800440c:	4619      	mov	r1, r3
 800440e:	4610      	mov	r0, r2
 8004410:	f001 f81a 	bl	8005448 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3708      	adds	r7, #8
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}

0800447e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800447e:	b480      	push	{r7}
 8004480:	b083      	sub	sp, #12
 8004482:	af00      	add	r7, sp, #0
 8004484:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004486:	bf00      	nop
 8004488:	370c      	adds	r7, #12
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
	...

08004494 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d109      	bne.n	80044b8 <HAL_TIM_PWM_Start+0x24>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	bf14      	ite	ne
 80044b0:	2301      	movne	r3, #1
 80044b2:	2300      	moveq	r3, #0
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	e03c      	b.n	8004532 <HAL_TIM_PWM_Start+0x9e>
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	2b04      	cmp	r3, #4
 80044bc:	d109      	bne.n	80044d2 <HAL_TIM_PWM_Start+0x3e>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	bf14      	ite	ne
 80044ca:	2301      	movne	r3, #1
 80044cc:	2300      	moveq	r3, #0
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	e02f      	b.n	8004532 <HAL_TIM_PWM_Start+0x9e>
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	2b08      	cmp	r3, #8
 80044d6:	d109      	bne.n	80044ec <HAL_TIM_PWM_Start+0x58>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	bf14      	ite	ne
 80044e4:	2301      	movne	r3, #1
 80044e6:	2300      	moveq	r3, #0
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	e022      	b.n	8004532 <HAL_TIM_PWM_Start+0x9e>
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	2b0c      	cmp	r3, #12
 80044f0:	d109      	bne.n	8004506 <HAL_TIM_PWM_Start+0x72>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	bf14      	ite	ne
 80044fe:	2301      	movne	r3, #1
 8004500:	2300      	moveq	r3, #0
 8004502:	b2db      	uxtb	r3, r3
 8004504:	e015      	b.n	8004532 <HAL_TIM_PWM_Start+0x9e>
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	2b10      	cmp	r3, #16
 800450a:	d109      	bne.n	8004520 <HAL_TIM_PWM_Start+0x8c>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004512:	b2db      	uxtb	r3, r3
 8004514:	2b01      	cmp	r3, #1
 8004516:	bf14      	ite	ne
 8004518:	2301      	movne	r3, #1
 800451a:	2300      	moveq	r3, #0
 800451c:	b2db      	uxtb	r3, r3
 800451e:	e008      	b.n	8004532 <HAL_TIM_PWM_Start+0x9e>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004526:	b2db      	uxtb	r3, r3
 8004528:	2b01      	cmp	r3, #1
 800452a:	bf14      	ite	ne
 800452c:	2301      	movne	r3, #1
 800452e:	2300      	moveq	r3, #0
 8004530:	b2db      	uxtb	r3, r3
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e09c      	b.n	8004674 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d104      	bne.n	800454a <HAL_TIM_PWM_Start+0xb6>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2202      	movs	r2, #2
 8004544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004548:	e023      	b.n	8004592 <HAL_TIM_PWM_Start+0xfe>
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	2b04      	cmp	r3, #4
 800454e:	d104      	bne.n	800455a <HAL_TIM_PWM_Start+0xc6>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2202      	movs	r2, #2
 8004554:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004558:	e01b      	b.n	8004592 <HAL_TIM_PWM_Start+0xfe>
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	2b08      	cmp	r3, #8
 800455e:	d104      	bne.n	800456a <HAL_TIM_PWM_Start+0xd6>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2202      	movs	r2, #2
 8004564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004568:	e013      	b.n	8004592 <HAL_TIM_PWM_Start+0xfe>
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	2b0c      	cmp	r3, #12
 800456e:	d104      	bne.n	800457a <HAL_TIM_PWM_Start+0xe6>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2202      	movs	r2, #2
 8004574:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004578:	e00b      	b.n	8004592 <HAL_TIM_PWM_Start+0xfe>
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	2b10      	cmp	r3, #16
 800457e:	d104      	bne.n	800458a <HAL_TIM_PWM_Start+0xf6>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2202      	movs	r2, #2
 8004584:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004588:	e003      	b.n	8004592 <HAL_TIM_PWM_Start+0xfe>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2202      	movs	r2, #2
 800458e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2201      	movs	r2, #1
 8004598:	6839      	ldr	r1, [r7, #0]
 800459a:	4618      	mov	r0, r3
 800459c:	f001 fd16 	bl	8005fcc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a35      	ldr	r2, [pc, #212]	; (800467c <HAL_TIM_PWM_Start+0x1e8>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d013      	beq.n	80045d2 <HAL_TIM_PWM_Start+0x13e>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a34      	ldr	r2, [pc, #208]	; (8004680 <HAL_TIM_PWM_Start+0x1ec>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d00e      	beq.n	80045d2 <HAL_TIM_PWM_Start+0x13e>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a32      	ldr	r2, [pc, #200]	; (8004684 <HAL_TIM_PWM_Start+0x1f0>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d009      	beq.n	80045d2 <HAL_TIM_PWM_Start+0x13e>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a31      	ldr	r2, [pc, #196]	; (8004688 <HAL_TIM_PWM_Start+0x1f4>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d004      	beq.n	80045d2 <HAL_TIM_PWM_Start+0x13e>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a2f      	ldr	r2, [pc, #188]	; (800468c <HAL_TIM_PWM_Start+0x1f8>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d101      	bne.n	80045d6 <HAL_TIM_PWM_Start+0x142>
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <HAL_TIM_PWM_Start+0x144>
 80045d6:	2300      	movs	r3, #0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d007      	beq.n	80045ec <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045ea:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a22      	ldr	r2, [pc, #136]	; (800467c <HAL_TIM_PWM_Start+0x1e8>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d01d      	beq.n	8004632 <HAL_TIM_PWM_Start+0x19e>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045fe:	d018      	beq.n	8004632 <HAL_TIM_PWM_Start+0x19e>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a22      	ldr	r2, [pc, #136]	; (8004690 <HAL_TIM_PWM_Start+0x1fc>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d013      	beq.n	8004632 <HAL_TIM_PWM_Start+0x19e>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a21      	ldr	r2, [pc, #132]	; (8004694 <HAL_TIM_PWM_Start+0x200>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d00e      	beq.n	8004632 <HAL_TIM_PWM_Start+0x19e>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a1f      	ldr	r2, [pc, #124]	; (8004698 <HAL_TIM_PWM_Start+0x204>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d009      	beq.n	8004632 <HAL_TIM_PWM_Start+0x19e>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a17      	ldr	r2, [pc, #92]	; (8004680 <HAL_TIM_PWM_Start+0x1ec>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d004      	beq.n	8004632 <HAL_TIM_PWM_Start+0x19e>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a15      	ldr	r2, [pc, #84]	; (8004684 <HAL_TIM_PWM_Start+0x1f0>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d115      	bne.n	800465e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	689a      	ldr	r2, [r3, #8]
 8004638:	4b18      	ldr	r3, [pc, #96]	; (800469c <HAL_TIM_PWM_Start+0x208>)
 800463a:	4013      	ands	r3, r2
 800463c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2b06      	cmp	r3, #6
 8004642:	d015      	beq.n	8004670 <HAL_TIM_PWM_Start+0x1dc>
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800464a:	d011      	beq.n	8004670 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f042 0201 	orr.w	r2, r2, #1
 800465a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800465c:	e008      	b.n	8004670 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f042 0201 	orr.w	r2, r2, #1
 800466c:	601a      	str	r2, [r3, #0]
 800466e:	e000      	b.n	8004672 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004670:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3710      	adds	r7, #16
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}
 800467c:	40012c00 	.word	0x40012c00
 8004680:	40013400 	.word	0x40013400
 8004684:	40014000 	.word	0x40014000
 8004688:	40014400 	.word	0x40014400
 800468c:	40014800 	.word	0x40014800
 8004690:	40000400 	.word	0x40000400
 8004694:	40000800 	.word	0x40000800
 8004698:	40000c00 	.word	0x40000c00
 800469c:	00010007 	.word	0x00010007

080046a0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d101      	bne.n	80046b2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e049      	b.n	8004746 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d106      	bne.n	80046cc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 f841 	bl	800474e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2202      	movs	r2, #2
 80046d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	3304      	adds	r3, #4
 80046dc:	4619      	mov	r1, r3
 80046de:	4610      	mov	r0, r2
 80046e0:	f000 feb2 	bl	8005448 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3708      	adds	r7, #8
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}

0800474e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800474e:	b480      	push	{r7}
 8004750:	b083      	sub	sp, #12
 8004752:	af00      	add	r7, sp, #0
 8004754:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004756:	bf00      	nop
 8004758:	370c      	adds	r7, #12
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
	...

08004764 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d104      	bne.n	800477e <HAL_TIM_IC_Start+0x1a>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800477a:	b2db      	uxtb	r3, r3
 800477c:	e023      	b.n	80047c6 <HAL_TIM_IC_Start+0x62>
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	2b04      	cmp	r3, #4
 8004782:	d104      	bne.n	800478e <HAL_TIM_IC_Start+0x2a>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800478a:	b2db      	uxtb	r3, r3
 800478c:	e01b      	b.n	80047c6 <HAL_TIM_IC_Start+0x62>
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	2b08      	cmp	r3, #8
 8004792:	d104      	bne.n	800479e <HAL_TIM_IC_Start+0x3a>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800479a:	b2db      	uxtb	r3, r3
 800479c:	e013      	b.n	80047c6 <HAL_TIM_IC_Start+0x62>
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	2b0c      	cmp	r3, #12
 80047a2:	d104      	bne.n	80047ae <HAL_TIM_IC_Start+0x4a>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	e00b      	b.n	80047c6 <HAL_TIM_IC_Start+0x62>
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	2b10      	cmp	r3, #16
 80047b2:	d104      	bne.n	80047be <HAL_TIM_IC_Start+0x5a>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	e003      	b.n	80047c6 <HAL_TIM_IC_Start+0x62>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d104      	bne.n	80047d8 <HAL_TIM_IC_Start+0x74>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	e013      	b.n	8004800 <HAL_TIM_IC_Start+0x9c>
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	2b04      	cmp	r3, #4
 80047dc:	d104      	bne.n	80047e8 <HAL_TIM_IC_Start+0x84>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	e00b      	b.n	8004800 <HAL_TIM_IC_Start+0x9c>
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	2b08      	cmp	r3, #8
 80047ec:	d104      	bne.n	80047f8 <HAL_TIM_IC_Start+0x94>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	e003      	b.n	8004800 <HAL_TIM_IC_Start+0x9c>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004802:	7bfb      	ldrb	r3, [r7, #15]
 8004804:	2b01      	cmp	r3, #1
 8004806:	d102      	bne.n	800480e <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004808:	7bbb      	ldrb	r3, [r7, #14]
 800480a:	2b01      	cmp	r3, #1
 800480c:	d001      	beq.n	8004812 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e092      	b.n	8004938 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d104      	bne.n	8004822 <HAL_TIM_IC_Start+0xbe>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2202      	movs	r2, #2
 800481c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004820:	e023      	b.n	800486a <HAL_TIM_IC_Start+0x106>
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	2b04      	cmp	r3, #4
 8004826:	d104      	bne.n	8004832 <HAL_TIM_IC_Start+0xce>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2202      	movs	r2, #2
 800482c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004830:	e01b      	b.n	800486a <HAL_TIM_IC_Start+0x106>
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	2b08      	cmp	r3, #8
 8004836:	d104      	bne.n	8004842 <HAL_TIM_IC_Start+0xde>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2202      	movs	r2, #2
 800483c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004840:	e013      	b.n	800486a <HAL_TIM_IC_Start+0x106>
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	2b0c      	cmp	r3, #12
 8004846:	d104      	bne.n	8004852 <HAL_TIM_IC_Start+0xee>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2202      	movs	r2, #2
 800484c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004850:	e00b      	b.n	800486a <HAL_TIM_IC_Start+0x106>
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	2b10      	cmp	r3, #16
 8004856:	d104      	bne.n	8004862 <HAL_TIM_IC_Start+0xfe>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2202      	movs	r2, #2
 800485c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004860:	e003      	b.n	800486a <HAL_TIM_IC_Start+0x106>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2202      	movs	r2, #2
 8004866:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d104      	bne.n	800487a <HAL_TIM_IC_Start+0x116>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2202      	movs	r2, #2
 8004874:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004878:	e013      	b.n	80048a2 <HAL_TIM_IC_Start+0x13e>
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	2b04      	cmp	r3, #4
 800487e:	d104      	bne.n	800488a <HAL_TIM_IC_Start+0x126>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004888:	e00b      	b.n	80048a2 <HAL_TIM_IC_Start+0x13e>
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	2b08      	cmp	r3, #8
 800488e:	d104      	bne.n	800489a <HAL_TIM_IC_Start+0x136>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2202      	movs	r2, #2
 8004894:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004898:	e003      	b.n	80048a2 <HAL_TIM_IC_Start+0x13e>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2202      	movs	r2, #2
 800489e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2201      	movs	r2, #1
 80048a8:	6839      	ldr	r1, [r7, #0]
 80048aa:	4618      	mov	r0, r3
 80048ac:	f001 fb8e 	bl	8005fcc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a22      	ldr	r2, [pc, #136]	; (8004940 <HAL_TIM_IC_Start+0x1dc>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d01d      	beq.n	80048f6 <HAL_TIM_IC_Start+0x192>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048c2:	d018      	beq.n	80048f6 <HAL_TIM_IC_Start+0x192>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a1e      	ldr	r2, [pc, #120]	; (8004944 <HAL_TIM_IC_Start+0x1e0>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d013      	beq.n	80048f6 <HAL_TIM_IC_Start+0x192>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a1d      	ldr	r2, [pc, #116]	; (8004948 <HAL_TIM_IC_Start+0x1e4>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d00e      	beq.n	80048f6 <HAL_TIM_IC_Start+0x192>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a1b      	ldr	r2, [pc, #108]	; (800494c <HAL_TIM_IC_Start+0x1e8>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d009      	beq.n	80048f6 <HAL_TIM_IC_Start+0x192>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a1a      	ldr	r2, [pc, #104]	; (8004950 <HAL_TIM_IC_Start+0x1ec>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d004      	beq.n	80048f6 <HAL_TIM_IC_Start+0x192>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a18      	ldr	r2, [pc, #96]	; (8004954 <HAL_TIM_IC_Start+0x1f0>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d115      	bne.n	8004922 <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	689a      	ldr	r2, [r3, #8]
 80048fc:	4b16      	ldr	r3, [pc, #88]	; (8004958 <HAL_TIM_IC_Start+0x1f4>)
 80048fe:	4013      	ands	r3, r2
 8004900:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	2b06      	cmp	r3, #6
 8004906:	d015      	beq.n	8004934 <HAL_TIM_IC_Start+0x1d0>
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800490e:	d011      	beq.n	8004934 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0201 	orr.w	r2, r2, #1
 800491e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004920:	e008      	b.n	8004934 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f042 0201 	orr.w	r2, r2, #1
 8004930:	601a      	str	r2, [r3, #0]
 8004932:	e000      	b.n	8004936 <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004934:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004936:	2300      	movs	r3, #0
}
 8004938:	4618      	mov	r0, r3
 800493a:	3710      	adds	r7, #16
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}
 8004940:	40012c00 	.word	0x40012c00
 8004944:	40000400 	.word	0x40000400
 8004948:	40000800 	.word	0x40000800
 800494c:	40000c00 	.word	0x40000c00
 8004950:	40013400 	.word	0x40013400
 8004954:	40014000 	.word	0x40014000
 8004958:	00010007 	.word	0x00010007

0800495c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004966:	2300      	movs	r3, #0
 8004968:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d104      	bne.n	800497a <HAL_TIM_IC_Start_IT+0x1e>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004976:	b2db      	uxtb	r3, r3
 8004978:	e023      	b.n	80049c2 <HAL_TIM_IC_Start_IT+0x66>
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b04      	cmp	r3, #4
 800497e:	d104      	bne.n	800498a <HAL_TIM_IC_Start_IT+0x2e>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004986:	b2db      	uxtb	r3, r3
 8004988:	e01b      	b.n	80049c2 <HAL_TIM_IC_Start_IT+0x66>
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	2b08      	cmp	r3, #8
 800498e:	d104      	bne.n	800499a <HAL_TIM_IC_Start_IT+0x3e>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004996:	b2db      	uxtb	r3, r3
 8004998:	e013      	b.n	80049c2 <HAL_TIM_IC_Start_IT+0x66>
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	2b0c      	cmp	r3, #12
 800499e:	d104      	bne.n	80049aa <HAL_TIM_IC_Start_IT+0x4e>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	e00b      	b.n	80049c2 <HAL_TIM_IC_Start_IT+0x66>
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	2b10      	cmp	r3, #16
 80049ae:	d104      	bne.n	80049ba <HAL_TIM_IC_Start_IT+0x5e>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	e003      	b.n	80049c2 <HAL_TIM_IC_Start_IT+0x66>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d104      	bne.n	80049d4 <HAL_TIM_IC_Start_IT+0x78>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	e013      	b.n	80049fc <HAL_TIM_IC_Start_IT+0xa0>
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	2b04      	cmp	r3, #4
 80049d8:	d104      	bne.n	80049e4 <HAL_TIM_IC_Start_IT+0x88>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	e00b      	b.n	80049fc <HAL_TIM_IC_Start_IT+0xa0>
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	2b08      	cmp	r3, #8
 80049e8:	d104      	bne.n	80049f4 <HAL_TIM_IC_Start_IT+0x98>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	e003      	b.n	80049fc <HAL_TIM_IC_Start_IT+0xa0>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80049fe:	7bbb      	ldrb	r3, [r7, #14]
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d102      	bne.n	8004a0a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004a04:	7b7b      	ldrb	r3, [r7, #13]
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d001      	beq.n	8004a0e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e0dd      	b.n	8004bca <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d104      	bne.n	8004a1e <HAL_TIM_IC_Start_IT+0xc2>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2202      	movs	r2, #2
 8004a18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a1c:	e023      	b.n	8004a66 <HAL_TIM_IC_Start_IT+0x10a>
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	2b04      	cmp	r3, #4
 8004a22:	d104      	bne.n	8004a2e <HAL_TIM_IC_Start_IT+0xd2>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2202      	movs	r2, #2
 8004a28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a2c:	e01b      	b.n	8004a66 <HAL_TIM_IC_Start_IT+0x10a>
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	2b08      	cmp	r3, #8
 8004a32:	d104      	bne.n	8004a3e <HAL_TIM_IC_Start_IT+0xe2>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2202      	movs	r2, #2
 8004a38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a3c:	e013      	b.n	8004a66 <HAL_TIM_IC_Start_IT+0x10a>
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	2b0c      	cmp	r3, #12
 8004a42:	d104      	bne.n	8004a4e <HAL_TIM_IC_Start_IT+0xf2>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2202      	movs	r2, #2
 8004a48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a4c:	e00b      	b.n	8004a66 <HAL_TIM_IC_Start_IT+0x10a>
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	2b10      	cmp	r3, #16
 8004a52:	d104      	bne.n	8004a5e <HAL_TIM_IC_Start_IT+0x102>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2202      	movs	r2, #2
 8004a58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a5c:	e003      	b.n	8004a66 <HAL_TIM_IC_Start_IT+0x10a>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2202      	movs	r2, #2
 8004a62:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d104      	bne.n	8004a76 <HAL_TIM_IC_Start_IT+0x11a>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2202      	movs	r2, #2
 8004a70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a74:	e013      	b.n	8004a9e <HAL_TIM_IC_Start_IT+0x142>
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	2b04      	cmp	r3, #4
 8004a7a:	d104      	bne.n	8004a86 <HAL_TIM_IC_Start_IT+0x12a>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2202      	movs	r2, #2
 8004a80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a84:	e00b      	b.n	8004a9e <HAL_TIM_IC_Start_IT+0x142>
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	2b08      	cmp	r3, #8
 8004a8a:	d104      	bne.n	8004a96 <HAL_TIM_IC_Start_IT+0x13a>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a94:	e003      	b.n	8004a9e <HAL_TIM_IC_Start_IT+0x142>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2202      	movs	r2, #2
 8004a9a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	2b0c      	cmp	r3, #12
 8004aa2:	d841      	bhi.n	8004b28 <HAL_TIM_IC_Start_IT+0x1cc>
 8004aa4:	a201      	add	r2, pc, #4	; (adr r2, 8004aac <HAL_TIM_IC_Start_IT+0x150>)
 8004aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aaa:	bf00      	nop
 8004aac:	08004ae1 	.word	0x08004ae1
 8004ab0:	08004b29 	.word	0x08004b29
 8004ab4:	08004b29 	.word	0x08004b29
 8004ab8:	08004b29 	.word	0x08004b29
 8004abc:	08004af3 	.word	0x08004af3
 8004ac0:	08004b29 	.word	0x08004b29
 8004ac4:	08004b29 	.word	0x08004b29
 8004ac8:	08004b29 	.word	0x08004b29
 8004acc:	08004b05 	.word	0x08004b05
 8004ad0:	08004b29 	.word	0x08004b29
 8004ad4:	08004b29 	.word	0x08004b29
 8004ad8:	08004b29 	.word	0x08004b29
 8004adc:	08004b17 	.word	0x08004b17
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68da      	ldr	r2, [r3, #12]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f042 0202 	orr.w	r2, r2, #2
 8004aee:	60da      	str	r2, [r3, #12]
      break;
 8004af0:	e01d      	b.n	8004b2e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	68da      	ldr	r2, [r3, #12]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f042 0204 	orr.w	r2, r2, #4
 8004b00:	60da      	str	r2, [r3, #12]
      break;
 8004b02:	e014      	b.n	8004b2e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68da      	ldr	r2, [r3, #12]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f042 0208 	orr.w	r2, r2, #8
 8004b12:	60da      	str	r2, [r3, #12]
      break;
 8004b14:	e00b      	b.n	8004b2e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	68da      	ldr	r2, [r3, #12]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f042 0210 	orr.w	r2, r2, #16
 8004b24:	60da      	str	r2, [r3, #12]
      break;
 8004b26:	e002      	b.n	8004b2e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	73fb      	strb	r3, [r7, #15]
      break;
 8004b2c:	bf00      	nop
  }

  if (status == HAL_OK)
 8004b2e:	7bfb      	ldrb	r3, [r7, #15]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d149      	bne.n	8004bc8 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2201      	movs	r2, #1
 8004b3a:	6839      	ldr	r1, [r7, #0]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f001 fa45 	bl	8005fcc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a23      	ldr	r2, [pc, #140]	; (8004bd4 <HAL_TIM_IC_Start_IT+0x278>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d01d      	beq.n	8004b88 <HAL_TIM_IC_Start_IT+0x22c>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b54:	d018      	beq.n	8004b88 <HAL_TIM_IC_Start_IT+0x22c>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a1f      	ldr	r2, [pc, #124]	; (8004bd8 <HAL_TIM_IC_Start_IT+0x27c>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d013      	beq.n	8004b88 <HAL_TIM_IC_Start_IT+0x22c>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a1d      	ldr	r2, [pc, #116]	; (8004bdc <HAL_TIM_IC_Start_IT+0x280>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d00e      	beq.n	8004b88 <HAL_TIM_IC_Start_IT+0x22c>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a1c      	ldr	r2, [pc, #112]	; (8004be0 <HAL_TIM_IC_Start_IT+0x284>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d009      	beq.n	8004b88 <HAL_TIM_IC_Start_IT+0x22c>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a1a      	ldr	r2, [pc, #104]	; (8004be4 <HAL_TIM_IC_Start_IT+0x288>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d004      	beq.n	8004b88 <HAL_TIM_IC_Start_IT+0x22c>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a19      	ldr	r2, [pc, #100]	; (8004be8 <HAL_TIM_IC_Start_IT+0x28c>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d115      	bne.n	8004bb4 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	689a      	ldr	r2, [r3, #8]
 8004b8e:	4b17      	ldr	r3, [pc, #92]	; (8004bec <HAL_TIM_IC_Start_IT+0x290>)
 8004b90:	4013      	ands	r3, r2
 8004b92:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	2b06      	cmp	r3, #6
 8004b98:	d015      	beq.n	8004bc6 <HAL_TIM_IC_Start_IT+0x26a>
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ba0:	d011      	beq.n	8004bc6 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f042 0201 	orr.w	r2, r2, #1
 8004bb0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bb2:	e008      	b.n	8004bc6 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f042 0201 	orr.w	r2, r2, #1
 8004bc2:	601a      	str	r2, [r3, #0]
 8004bc4:	e000      	b.n	8004bc8 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bc6:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3710      	adds	r7, #16
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	40012c00 	.word	0x40012c00
 8004bd8:	40000400 	.word	0x40000400
 8004bdc:	40000800 	.word	0x40000800
 8004be0:	40000c00 	.word	0x40000c00
 8004be4:	40013400 	.word	0x40013400
 8004be8:	40014000 	.word	0x40014000
 8004bec:	00010007 	.word	0x00010007

08004bf0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b084      	sub	sp, #16
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d020      	beq.n	8004c54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f003 0302 	and.w	r3, r3, #2
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d01b      	beq.n	8004c54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f06f 0202 	mvn.w	r2, #2
 8004c24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	699b      	ldr	r3, [r3, #24]
 8004c32:	f003 0303 	and.w	r3, r3, #3
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d003      	beq.n	8004c42 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f7fc fa80 	bl	8001140 <HAL_TIM_IC_CaptureCallback>
 8004c40:	e005      	b.n	8004c4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f000 fbd6 	bl	80053f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f000 fbdd 	bl	8005408 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	f003 0304 	and.w	r3, r3, #4
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d020      	beq.n	8004ca0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f003 0304 	and.w	r3, r3, #4
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d01b      	beq.n	8004ca0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f06f 0204 	mvn.w	r2, #4
 8004c70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2202      	movs	r2, #2
 8004c76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	699b      	ldr	r3, [r3, #24]
 8004c7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d003      	beq.n	8004c8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f7fc fa5a 	bl	8001140 <HAL_TIM_IC_CaptureCallback>
 8004c8c:	e005      	b.n	8004c9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 fbb0 	bl	80053f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 fbb7 	bl	8005408 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	f003 0308 	and.w	r3, r3, #8
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d020      	beq.n	8004cec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f003 0308 	and.w	r3, r3, #8
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d01b      	beq.n	8004cec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f06f 0208 	mvn.w	r2, #8
 8004cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2204      	movs	r2, #4
 8004cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	69db      	ldr	r3, [r3, #28]
 8004cca:	f003 0303 	and.w	r3, r3, #3
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d003      	beq.n	8004cda <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f7fc fa34 	bl	8001140 <HAL_TIM_IC_CaptureCallback>
 8004cd8:	e005      	b.n	8004ce6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 fb8a 	bl	80053f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f000 fb91 	bl	8005408 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	f003 0310 	and.w	r3, r3, #16
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d020      	beq.n	8004d38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f003 0310 	and.w	r3, r3, #16
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d01b      	beq.n	8004d38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f06f 0210 	mvn.w	r2, #16
 8004d08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2208      	movs	r2, #8
 8004d0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	69db      	ldr	r3, [r3, #28]
 8004d16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d003      	beq.n	8004d26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f7fc fa0e 	bl	8001140 <HAL_TIM_IC_CaptureCallback>
 8004d24:	e005      	b.n	8004d32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 fb64 	bl	80053f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 fb6b 	bl	8005408 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d00c      	beq.n	8004d5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f003 0301 	and.w	r3, r3, #1
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d007      	beq.n	8004d5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f06f 0201 	mvn.w	r2, #1
 8004d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f7fc feb8 	bl	8001acc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d00c      	beq.n	8004d80 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d007      	beq.n	8004d80 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f001 f9de 	bl	800613c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00c      	beq.n	8004da4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d007      	beq.n	8004da4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f001 f9d6 	bl	8006150 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00c      	beq.n	8004dc8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d007      	beq.n	8004dc8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004dc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f000 fb2a 	bl	800541c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	f003 0320 	and.w	r3, r3, #32
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d00c      	beq.n	8004dec <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f003 0320 	and.w	r3, r3, #32
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d007      	beq.n	8004dec <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f06f 0220 	mvn.w	r2, #32
 8004de4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f001 f99e 	bl	8006128 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004dec:	bf00      	nop
 8004dee:	3710      	adds	r7, #16
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b086      	sub	sp, #24
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e00:	2300      	movs	r3, #0
 8004e02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d101      	bne.n	8004e12 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004e0e:	2302      	movs	r3, #2
 8004e10:	e088      	b.n	8004f24 <HAL_TIM_IC_ConfigChannel+0x130>
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2201      	movs	r2, #1
 8004e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d11b      	bne.n	8004e58 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004e30:	f000 ff0e 	bl	8005c50 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	699a      	ldr	r2, [r3, #24]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f022 020c 	bic.w	r2, r2, #12
 8004e42:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	6999      	ldr	r1, [r3, #24]
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	689a      	ldr	r2, [r3, #8]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	430a      	orrs	r2, r1
 8004e54:	619a      	str	r2, [r3, #24]
 8004e56:	e060      	b.n	8004f1a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2b04      	cmp	r3, #4
 8004e5c:	d11c      	bne.n	8004e98 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004e6e:	f000 ff8c 	bl	8005d8a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	699a      	ldr	r2, [r3, #24]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004e80:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	6999      	ldr	r1, [r3, #24]
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	021a      	lsls	r2, r3, #8
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	430a      	orrs	r2, r1
 8004e94:	619a      	str	r2, [r3, #24]
 8004e96:	e040      	b.n	8004f1a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2b08      	cmp	r3, #8
 8004e9c:	d11b      	bne.n	8004ed6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004eae:	f000 ffd9 	bl	8005e64 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	69da      	ldr	r2, [r3, #28]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f022 020c 	bic.w	r2, r2, #12
 8004ec0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	69d9      	ldr	r1, [r3, #28]
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	689a      	ldr	r2, [r3, #8]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	430a      	orrs	r2, r1
 8004ed2:	61da      	str	r2, [r3, #28]
 8004ed4:	e021      	b.n	8004f1a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2b0c      	cmp	r3, #12
 8004eda:	d11c      	bne.n	8004f16 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004eec:	f000 fff6 	bl	8005edc <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	69da      	ldr	r2, [r3, #28]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004efe:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	69d9      	ldr	r1, [r3, #28]
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	021a      	lsls	r2, r3, #8
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	430a      	orrs	r2, r1
 8004f12:	61da      	str	r2, [r3, #28]
 8004f14:	e001      	b.n	8004f1a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f22:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3718      	adds	r7, #24
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b086      	sub	sp, #24
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	60f8      	str	r0, [r7, #12]
 8004f34:	60b9      	str	r1, [r7, #8]
 8004f36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d101      	bne.n	8004f4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f46:	2302      	movs	r3, #2
 8004f48:	e0ff      	b.n	800514a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2b14      	cmp	r3, #20
 8004f56:	f200 80f0 	bhi.w	800513a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004f5a:	a201      	add	r2, pc, #4	; (adr r2, 8004f60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f60:	08004fb5 	.word	0x08004fb5
 8004f64:	0800513b 	.word	0x0800513b
 8004f68:	0800513b 	.word	0x0800513b
 8004f6c:	0800513b 	.word	0x0800513b
 8004f70:	08004ff5 	.word	0x08004ff5
 8004f74:	0800513b 	.word	0x0800513b
 8004f78:	0800513b 	.word	0x0800513b
 8004f7c:	0800513b 	.word	0x0800513b
 8004f80:	08005037 	.word	0x08005037
 8004f84:	0800513b 	.word	0x0800513b
 8004f88:	0800513b 	.word	0x0800513b
 8004f8c:	0800513b 	.word	0x0800513b
 8004f90:	08005077 	.word	0x08005077
 8004f94:	0800513b 	.word	0x0800513b
 8004f98:	0800513b 	.word	0x0800513b
 8004f9c:	0800513b 	.word	0x0800513b
 8004fa0:	080050b9 	.word	0x080050b9
 8004fa4:	0800513b 	.word	0x0800513b
 8004fa8:	0800513b 	.word	0x0800513b
 8004fac:	0800513b 	.word	0x0800513b
 8004fb0:	080050f9 	.word	0x080050f9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	68b9      	ldr	r1, [r7, #8]
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f000 fade 	bl	800557c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	699a      	ldr	r2, [r3, #24]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f042 0208 	orr.w	r2, r2, #8
 8004fce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	699a      	ldr	r2, [r3, #24]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f022 0204 	bic.w	r2, r2, #4
 8004fde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6999      	ldr	r1, [r3, #24]
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	691a      	ldr	r2, [r3, #16]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	430a      	orrs	r2, r1
 8004ff0:	619a      	str	r2, [r3, #24]
      break;
 8004ff2:	e0a5      	b.n	8005140 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68b9      	ldr	r1, [r7, #8]
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f000 fb4e 	bl	800569c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	699a      	ldr	r2, [r3, #24]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800500e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	699a      	ldr	r2, [r3, #24]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800501e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	6999      	ldr	r1, [r3, #24]
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	691b      	ldr	r3, [r3, #16]
 800502a:	021a      	lsls	r2, r3, #8
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	430a      	orrs	r2, r1
 8005032:	619a      	str	r2, [r3, #24]
      break;
 8005034:	e084      	b.n	8005140 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	68b9      	ldr	r1, [r7, #8]
 800503c:	4618      	mov	r0, r3
 800503e:	f000 fbb7 	bl	80057b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	69da      	ldr	r2, [r3, #28]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f042 0208 	orr.w	r2, r2, #8
 8005050:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	69da      	ldr	r2, [r3, #28]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f022 0204 	bic.w	r2, r2, #4
 8005060:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	69d9      	ldr	r1, [r3, #28]
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	691a      	ldr	r2, [r3, #16]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	430a      	orrs	r2, r1
 8005072:	61da      	str	r2, [r3, #28]
      break;
 8005074:	e064      	b.n	8005140 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68b9      	ldr	r1, [r7, #8]
 800507c:	4618      	mov	r0, r3
 800507e:	f000 fc1f 	bl	80058c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	69da      	ldr	r2, [r3, #28]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005090:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	69da      	ldr	r2, [r3, #28]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	69d9      	ldr	r1, [r3, #28]
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	691b      	ldr	r3, [r3, #16]
 80050ac:	021a      	lsls	r2, r3, #8
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	430a      	orrs	r2, r1
 80050b4:	61da      	str	r2, [r3, #28]
      break;
 80050b6:	e043      	b.n	8005140 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	68b9      	ldr	r1, [r7, #8]
 80050be:	4618      	mov	r0, r3
 80050c0:	f000 fc68 	bl	8005994 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f042 0208 	orr.w	r2, r2, #8
 80050d2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f022 0204 	bic.w	r2, r2, #4
 80050e2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	691a      	ldr	r2, [r3, #16]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	430a      	orrs	r2, r1
 80050f4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80050f6:	e023      	b.n	8005140 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68b9      	ldr	r1, [r7, #8]
 80050fe:	4618      	mov	r0, r3
 8005100:	f000 fcac 	bl	8005a5c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005112:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005122:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	691b      	ldr	r3, [r3, #16]
 800512e:	021a      	lsls	r2, r3, #8
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	430a      	orrs	r2, r1
 8005136:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005138:	e002      	b.n	8005140 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	75fb      	strb	r3, [r7, #23]
      break;
 800513e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005148:	7dfb      	ldrb	r3, [r7, #23]
}
 800514a:	4618      	mov	r0, r3
 800514c:	3718      	adds	r7, #24
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop

08005154 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b084      	sub	sp, #16
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800515e:	2300      	movs	r3, #0
 8005160:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005168:	2b01      	cmp	r3, #1
 800516a:	d101      	bne.n	8005170 <HAL_TIM_ConfigClockSource+0x1c>
 800516c:	2302      	movs	r3, #2
 800516e:	e0b6      	b.n	80052de <HAL_TIM_ConfigClockSource+0x18a>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2202      	movs	r2, #2
 800517c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800518e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005192:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800519a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68ba      	ldr	r2, [r7, #8]
 80051a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051ac:	d03e      	beq.n	800522c <HAL_TIM_ConfigClockSource+0xd8>
 80051ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051b2:	f200 8087 	bhi.w	80052c4 <HAL_TIM_ConfigClockSource+0x170>
 80051b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051ba:	f000 8086 	beq.w	80052ca <HAL_TIM_ConfigClockSource+0x176>
 80051be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051c2:	d87f      	bhi.n	80052c4 <HAL_TIM_ConfigClockSource+0x170>
 80051c4:	2b70      	cmp	r3, #112	; 0x70
 80051c6:	d01a      	beq.n	80051fe <HAL_TIM_ConfigClockSource+0xaa>
 80051c8:	2b70      	cmp	r3, #112	; 0x70
 80051ca:	d87b      	bhi.n	80052c4 <HAL_TIM_ConfigClockSource+0x170>
 80051cc:	2b60      	cmp	r3, #96	; 0x60
 80051ce:	d050      	beq.n	8005272 <HAL_TIM_ConfigClockSource+0x11e>
 80051d0:	2b60      	cmp	r3, #96	; 0x60
 80051d2:	d877      	bhi.n	80052c4 <HAL_TIM_ConfigClockSource+0x170>
 80051d4:	2b50      	cmp	r3, #80	; 0x50
 80051d6:	d03c      	beq.n	8005252 <HAL_TIM_ConfigClockSource+0xfe>
 80051d8:	2b50      	cmp	r3, #80	; 0x50
 80051da:	d873      	bhi.n	80052c4 <HAL_TIM_ConfigClockSource+0x170>
 80051dc:	2b40      	cmp	r3, #64	; 0x40
 80051de:	d058      	beq.n	8005292 <HAL_TIM_ConfigClockSource+0x13e>
 80051e0:	2b40      	cmp	r3, #64	; 0x40
 80051e2:	d86f      	bhi.n	80052c4 <HAL_TIM_ConfigClockSource+0x170>
 80051e4:	2b30      	cmp	r3, #48	; 0x30
 80051e6:	d064      	beq.n	80052b2 <HAL_TIM_ConfigClockSource+0x15e>
 80051e8:	2b30      	cmp	r3, #48	; 0x30
 80051ea:	d86b      	bhi.n	80052c4 <HAL_TIM_ConfigClockSource+0x170>
 80051ec:	2b20      	cmp	r3, #32
 80051ee:	d060      	beq.n	80052b2 <HAL_TIM_ConfigClockSource+0x15e>
 80051f0:	2b20      	cmp	r3, #32
 80051f2:	d867      	bhi.n	80052c4 <HAL_TIM_ConfigClockSource+0x170>
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d05c      	beq.n	80052b2 <HAL_TIM_ConfigClockSource+0x15e>
 80051f8:	2b10      	cmp	r3, #16
 80051fa:	d05a      	beq.n	80052b2 <HAL_TIM_ConfigClockSource+0x15e>
 80051fc:	e062      	b.n	80052c4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800520e:	f000 febd 	bl	8005f8c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005220:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	68ba      	ldr	r2, [r7, #8]
 8005228:	609a      	str	r2, [r3, #8]
      break;
 800522a:	e04f      	b.n	80052cc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800523c:	f000 fea6 	bl	8005f8c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	689a      	ldr	r2, [r3, #8]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800524e:	609a      	str	r2, [r3, #8]
      break;
 8005250:	e03c      	b.n	80052cc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800525e:	461a      	mov	r2, r3
 8005260:	f000 fd64 	bl	8005d2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	2150      	movs	r1, #80	; 0x50
 800526a:	4618      	mov	r0, r3
 800526c:	f000 fe73 	bl	8005f56 <TIM_ITRx_SetConfig>
      break;
 8005270:	e02c      	b.n	80052cc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800527e:	461a      	mov	r2, r3
 8005280:	f000 fdc0 	bl	8005e04 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	2160      	movs	r1, #96	; 0x60
 800528a:	4618      	mov	r0, r3
 800528c:	f000 fe63 	bl	8005f56 <TIM_ITRx_SetConfig>
      break;
 8005290:	e01c      	b.n	80052cc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800529e:	461a      	mov	r2, r3
 80052a0:	f000 fd44 	bl	8005d2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2140      	movs	r1, #64	; 0x40
 80052aa:	4618      	mov	r0, r3
 80052ac:	f000 fe53 	bl	8005f56 <TIM_ITRx_SetConfig>
      break;
 80052b0:	e00c      	b.n	80052cc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4619      	mov	r1, r3
 80052bc:	4610      	mov	r0, r2
 80052be:	f000 fe4a 	bl	8005f56 <TIM_ITRx_SetConfig>
      break;
 80052c2:	e003      	b.n	80052cc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	73fb      	strb	r3, [r7, #15]
      break;
 80052c8:	e000      	b.n	80052cc <HAL_TIM_ConfigClockSource+0x178>
      break;
 80052ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80052dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3710      	adds	r7, #16
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}

080052e6 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80052e6:	b580      	push	{r7, lr}
 80052e8:	b082      	sub	sp, #8
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
 80052ee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d101      	bne.n	80052fe <HAL_TIM_SlaveConfigSynchro+0x18>
 80052fa:	2302      	movs	r3, #2
 80052fc:	e031      	b.n	8005362 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2201      	movs	r2, #1
 8005302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2202      	movs	r2, #2
 800530a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800530e:	6839      	ldr	r1, [r7, #0]
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f000 fc09 	bl	8005b28 <TIM_SlaveTimer_SetConfig>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d009      	beq.n	8005330 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e018      	b.n	8005362 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68da      	ldr	r2, [r3, #12]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800533e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	68da      	ldr	r2, [r3, #12]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800534e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3708      	adds	r7, #8
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
	...

0800536c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800536c:	b480      	push	{r7}
 800536e:	b085      	sub	sp, #20
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005376:	2300      	movs	r3, #0
 8005378:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	2b0c      	cmp	r3, #12
 800537e:	d831      	bhi.n	80053e4 <HAL_TIM_ReadCapturedValue+0x78>
 8005380:	a201      	add	r2, pc, #4	; (adr r2, 8005388 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005386:	bf00      	nop
 8005388:	080053bd 	.word	0x080053bd
 800538c:	080053e5 	.word	0x080053e5
 8005390:	080053e5 	.word	0x080053e5
 8005394:	080053e5 	.word	0x080053e5
 8005398:	080053c7 	.word	0x080053c7
 800539c:	080053e5 	.word	0x080053e5
 80053a0:	080053e5 	.word	0x080053e5
 80053a4:	080053e5 	.word	0x080053e5
 80053a8:	080053d1 	.word	0x080053d1
 80053ac:	080053e5 	.word	0x080053e5
 80053b0:	080053e5 	.word	0x080053e5
 80053b4:	080053e5 	.word	0x080053e5
 80053b8:	080053db 	.word	0x080053db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053c2:	60fb      	str	r3, [r7, #12]

      break;
 80053c4:	e00f      	b.n	80053e6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053cc:	60fb      	str	r3, [r7, #12]

      break;
 80053ce:	e00a      	b.n	80053e6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053d6:	60fb      	str	r3, [r7, #12]

      break;
 80053d8:	e005      	b.n	80053e6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e0:	60fb      	str	r3, [r7, #12]

      break;
 80053e2:	e000      	b.n	80053e6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80053e4:	bf00      	nop
  }

  return tmpreg;
 80053e6:	68fb      	ldr	r3, [r7, #12]
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3714      	adds	r7, #20
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053fc:	bf00      	nop
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005410:	bf00      	nop
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005424:	bf00      	nop
 8005426:	370c      	adds	r7, #12
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <HAL_TIM_GetActiveChannel>:
  * @brief  Return the TIM Encoder Mode handle state.
  * @param  htim TIM handle
  * @retval Active channel
  */
HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(const TIM_HandleTypeDef *htim)
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  return htim->Channel;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	7f1b      	ldrb	r3, [r3, #28]
}
 800543c:	4618      	mov	r0, r3
 800543e:	370c      	adds	r7, #12
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a40      	ldr	r2, [pc, #256]	; (800555c <TIM_Base_SetConfig+0x114>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d013      	beq.n	8005488 <TIM_Base_SetConfig+0x40>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005466:	d00f      	beq.n	8005488 <TIM_Base_SetConfig+0x40>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a3d      	ldr	r2, [pc, #244]	; (8005560 <TIM_Base_SetConfig+0x118>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d00b      	beq.n	8005488 <TIM_Base_SetConfig+0x40>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a3c      	ldr	r2, [pc, #240]	; (8005564 <TIM_Base_SetConfig+0x11c>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d007      	beq.n	8005488 <TIM_Base_SetConfig+0x40>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	4a3b      	ldr	r2, [pc, #236]	; (8005568 <TIM_Base_SetConfig+0x120>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d003      	beq.n	8005488 <TIM_Base_SetConfig+0x40>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	4a3a      	ldr	r2, [pc, #232]	; (800556c <TIM_Base_SetConfig+0x124>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d108      	bne.n	800549a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800548e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	4313      	orrs	r3, r2
 8005498:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	4a2f      	ldr	r2, [pc, #188]	; (800555c <TIM_Base_SetConfig+0x114>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d01f      	beq.n	80054e2 <TIM_Base_SetConfig+0x9a>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054a8:	d01b      	beq.n	80054e2 <TIM_Base_SetConfig+0x9a>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a2c      	ldr	r2, [pc, #176]	; (8005560 <TIM_Base_SetConfig+0x118>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d017      	beq.n	80054e2 <TIM_Base_SetConfig+0x9a>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a2b      	ldr	r2, [pc, #172]	; (8005564 <TIM_Base_SetConfig+0x11c>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d013      	beq.n	80054e2 <TIM_Base_SetConfig+0x9a>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a2a      	ldr	r2, [pc, #168]	; (8005568 <TIM_Base_SetConfig+0x120>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d00f      	beq.n	80054e2 <TIM_Base_SetConfig+0x9a>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4a29      	ldr	r2, [pc, #164]	; (800556c <TIM_Base_SetConfig+0x124>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d00b      	beq.n	80054e2 <TIM_Base_SetConfig+0x9a>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	4a28      	ldr	r2, [pc, #160]	; (8005570 <TIM_Base_SetConfig+0x128>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d007      	beq.n	80054e2 <TIM_Base_SetConfig+0x9a>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	4a27      	ldr	r2, [pc, #156]	; (8005574 <TIM_Base_SetConfig+0x12c>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d003      	beq.n	80054e2 <TIM_Base_SetConfig+0x9a>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a26      	ldr	r2, [pc, #152]	; (8005578 <TIM_Base_SetConfig+0x130>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d108      	bne.n	80054f4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	68fa      	ldr	r2, [r7, #12]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	695b      	ldr	r3, [r3, #20]
 80054fe:	4313      	orrs	r3, r2
 8005500:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	68fa      	ldr	r2, [r7, #12]
 8005506:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	689a      	ldr	r2, [r3, #8]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a10      	ldr	r2, [pc, #64]	; (800555c <TIM_Base_SetConfig+0x114>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d00f      	beq.n	8005540 <TIM_Base_SetConfig+0xf8>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	4a12      	ldr	r2, [pc, #72]	; (800556c <TIM_Base_SetConfig+0x124>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d00b      	beq.n	8005540 <TIM_Base_SetConfig+0xf8>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	4a11      	ldr	r2, [pc, #68]	; (8005570 <TIM_Base_SetConfig+0x128>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d007      	beq.n	8005540 <TIM_Base_SetConfig+0xf8>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4a10      	ldr	r2, [pc, #64]	; (8005574 <TIM_Base_SetConfig+0x12c>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d003      	beq.n	8005540 <TIM_Base_SetConfig+0xf8>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a0f      	ldr	r2, [pc, #60]	; (8005578 <TIM_Base_SetConfig+0x130>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d103      	bne.n	8005548 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	691a      	ldr	r2, [r3, #16]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	615a      	str	r2, [r3, #20]
}
 800554e:	bf00      	nop
 8005550:	3714      	adds	r7, #20
 8005552:	46bd      	mov	sp, r7
 8005554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	40012c00 	.word	0x40012c00
 8005560:	40000400 	.word	0x40000400
 8005564:	40000800 	.word	0x40000800
 8005568:	40000c00 	.word	0x40000c00
 800556c:	40013400 	.word	0x40013400
 8005570:	40014000 	.word	0x40014000
 8005574:	40014400 	.word	0x40014400
 8005578:	40014800 	.word	0x40014800

0800557c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800557c:	b480      	push	{r7}
 800557e:	b087      	sub	sp, #28
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a1b      	ldr	r3, [r3, #32]
 800558a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6a1b      	ldr	r3, [r3, #32]
 8005590:	f023 0201 	bic.w	r2, r3, #1
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	699b      	ldr	r3, [r3, #24]
 80055a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f023 0303 	bic.w	r3, r3, #3
 80055b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	4313      	orrs	r3, r2
 80055c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	f023 0302 	bic.w	r3, r3, #2
 80055c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	697a      	ldr	r2, [r7, #20]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a2c      	ldr	r2, [pc, #176]	; (8005688 <TIM_OC1_SetConfig+0x10c>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d00f      	beq.n	80055fc <TIM_OC1_SetConfig+0x80>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a2b      	ldr	r2, [pc, #172]	; (800568c <TIM_OC1_SetConfig+0x110>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d00b      	beq.n	80055fc <TIM_OC1_SetConfig+0x80>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a2a      	ldr	r2, [pc, #168]	; (8005690 <TIM_OC1_SetConfig+0x114>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d007      	beq.n	80055fc <TIM_OC1_SetConfig+0x80>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a29      	ldr	r2, [pc, #164]	; (8005694 <TIM_OC1_SetConfig+0x118>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d003      	beq.n	80055fc <TIM_OC1_SetConfig+0x80>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4a28      	ldr	r2, [pc, #160]	; (8005698 <TIM_OC1_SetConfig+0x11c>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d10c      	bne.n	8005616 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	f023 0308 	bic.w	r3, r3, #8
 8005602:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	697a      	ldr	r2, [r7, #20]
 800560a:	4313      	orrs	r3, r2
 800560c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	f023 0304 	bic.w	r3, r3, #4
 8005614:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a1b      	ldr	r2, [pc, #108]	; (8005688 <TIM_OC1_SetConfig+0x10c>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d00f      	beq.n	800563e <TIM_OC1_SetConfig+0xc2>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a1a      	ldr	r2, [pc, #104]	; (800568c <TIM_OC1_SetConfig+0x110>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d00b      	beq.n	800563e <TIM_OC1_SetConfig+0xc2>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a19      	ldr	r2, [pc, #100]	; (8005690 <TIM_OC1_SetConfig+0x114>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d007      	beq.n	800563e <TIM_OC1_SetConfig+0xc2>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a18      	ldr	r2, [pc, #96]	; (8005694 <TIM_OC1_SetConfig+0x118>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d003      	beq.n	800563e <TIM_OC1_SetConfig+0xc2>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	4a17      	ldr	r2, [pc, #92]	; (8005698 <TIM_OC1_SetConfig+0x11c>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d111      	bne.n	8005662 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005644:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800564c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	695b      	ldr	r3, [r3, #20]
 8005652:	693a      	ldr	r2, [r7, #16]
 8005654:	4313      	orrs	r3, r2
 8005656:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	699b      	ldr	r3, [r3, #24]
 800565c:	693a      	ldr	r2, [r7, #16]
 800565e:	4313      	orrs	r3, r2
 8005660:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	693a      	ldr	r2, [r7, #16]
 8005666:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	68fa      	ldr	r2, [r7, #12]
 800566c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	685a      	ldr	r2, [r3, #4]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	697a      	ldr	r2, [r7, #20]
 800567a:	621a      	str	r2, [r3, #32]
}
 800567c:	bf00      	nop
 800567e:	371c      	adds	r7, #28
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr
 8005688:	40012c00 	.word	0x40012c00
 800568c:	40013400 	.word	0x40013400
 8005690:	40014000 	.word	0x40014000
 8005694:	40014400 	.word	0x40014400
 8005698:	40014800 	.word	0x40014800

0800569c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800569c:	b480      	push	{r7}
 800569e:	b087      	sub	sp, #28
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6a1b      	ldr	r3, [r3, #32]
 80056aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6a1b      	ldr	r3, [r3, #32]
 80056b0:	f023 0210 	bic.w	r2, r3, #16
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	699b      	ldr	r3, [r3, #24]
 80056c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80056ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	021b      	lsls	r3, r3, #8
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	f023 0320 	bic.w	r3, r3, #32
 80056ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	011b      	lsls	r3, r3, #4
 80056f2:	697a      	ldr	r2, [r7, #20]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	4a28      	ldr	r2, [pc, #160]	; (800579c <TIM_OC2_SetConfig+0x100>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d003      	beq.n	8005708 <TIM_OC2_SetConfig+0x6c>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a27      	ldr	r2, [pc, #156]	; (80057a0 <TIM_OC2_SetConfig+0x104>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d10d      	bne.n	8005724 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800570e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	011b      	lsls	r3, r3, #4
 8005716:	697a      	ldr	r2, [r7, #20]
 8005718:	4313      	orrs	r3, r2
 800571a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005722:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a1d      	ldr	r2, [pc, #116]	; (800579c <TIM_OC2_SetConfig+0x100>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d00f      	beq.n	800574c <TIM_OC2_SetConfig+0xb0>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a1c      	ldr	r2, [pc, #112]	; (80057a0 <TIM_OC2_SetConfig+0x104>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d00b      	beq.n	800574c <TIM_OC2_SetConfig+0xb0>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a1b      	ldr	r2, [pc, #108]	; (80057a4 <TIM_OC2_SetConfig+0x108>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d007      	beq.n	800574c <TIM_OC2_SetConfig+0xb0>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	4a1a      	ldr	r2, [pc, #104]	; (80057a8 <TIM_OC2_SetConfig+0x10c>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d003      	beq.n	800574c <TIM_OC2_SetConfig+0xb0>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a19      	ldr	r2, [pc, #100]	; (80057ac <TIM_OC2_SetConfig+0x110>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d113      	bne.n	8005774 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005752:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800575a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	695b      	ldr	r3, [r3, #20]
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	693a      	ldr	r2, [r7, #16]
 8005764:	4313      	orrs	r3, r2
 8005766:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	699b      	ldr	r3, [r3, #24]
 800576c:	009b      	lsls	r3, r3, #2
 800576e:	693a      	ldr	r2, [r7, #16]
 8005770:	4313      	orrs	r3, r2
 8005772:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	693a      	ldr	r2, [r7, #16]
 8005778:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	68fa      	ldr	r2, [r7, #12]
 800577e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	685a      	ldr	r2, [r3, #4]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	697a      	ldr	r2, [r7, #20]
 800578c:	621a      	str	r2, [r3, #32]
}
 800578e:	bf00      	nop
 8005790:	371c      	adds	r7, #28
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr
 800579a:	bf00      	nop
 800579c:	40012c00 	.word	0x40012c00
 80057a0:	40013400 	.word	0x40013400
 80057a4:	40014000 	.word	0x40014000
 80057a8:	40014400 	.word	0x40014400
 80057ac:	40014800 	.word	0x40014800

080057b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b087      	sub	sp, #28
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6a1b      	ldr	r3, [r3, #32]
 80057be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6a1b      	ldr	r3, [r3, #32]
 80057c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	69db      	ldr	r3, [r3, #28]
 80057d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f023 0303 	bic.w	r3, r3, #3
 80057ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	021b      	lsls	r3, r3, #8
 8005804:	697a      	ldr	r2, [r7, #20]
 8005806:	4313      	orrs	r3, r2
 8005808:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a27      	ldr	r2, [pc, #156]	; (80058ac <TIM_OC3_SetConfig+0xfc>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d003      	beq.n	800581a <TIM_OC3_SetConfig+0x6a>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a26      	ldr	r2, [pc, #152]	; (80058b0 <TIM_OC3_SetConfig+0x100>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d10d      	bne.n	8005836 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005820:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	021b      	lsls	r3, r3, #8
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	4313      	orrs	r3, r2
 800582c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005834:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a1c      	ldr	r2, [pc, #112]	; (80058ac <TIM_OC3_SetConfig+0xfc>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d00f      	beq.n	800585e <TIM_OC3_SetConfig+0xae>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a1b      	ldr	r2, [pc, #108]	; (80058b0 <TIM_OC3_SetConfig+0x100>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d00b      	beq.n	800585e <TIM_OC3_SetConfig+0xae>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a1a      	ldr	r2, [pc, #104]	; (80058b4 <TIM_OC3_SetConfig+0x104>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d007      	beq.n	800585e <TIM_OC3_SetConfig+0xae>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a19      	ldr	r2, [pc, #100]	; (80058b8 <TIM_OC3_SetConfig+0x108>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d003      	beq.n	800585e <TIM_OC3_SetConfig+0xae>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4a18      	ldr	r2, [pc, #96]	; (80058bc <TIM_OC3_SetConfig+0x10c>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d113      	bne.n	8005886 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005864:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800586c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	695b      	ldr	r3, [r3, #20]
 8005872:	011b      	lsls	r3, r3, #4
 8005874:	693a      	ldr	r2, [r7, #16]
 8005876:	4313      	orrs	r3, r2
 8005878:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	699b      	ldr	r3, [r3, #24]
 800587e:	011b      	lsls	r3, r3, #4
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	4313      	orrs	r3, r2
 8005884:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	693a      	ldr	r2, [r7, #16]
 800588a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	685a      	ldr	r2, [r3, #4]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	697a      	ldr	r2, [r7, #20]
 800589e:	621a      	str	r2, [r3, #32]
}
 80058a0:	bf00      	nop
 80058a2:	371c      	adds	r7, #28
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr
 80058ac:	40012c00 	.word	0x40012c00
 80058b0:	40013400 	.word	0x40013400
 80058b4:	40014000 	.word	0x40014000
 80058b8:	40014400 	.word	0x40014400
 80058bc:	40014800 	.word	0x40014800

080058c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b087      	sub	sp, #28
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
 80058ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6a1b      	ldr	r3, [r3, #32]
 80058d4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	69db      	ldr	r3, [r3, #28]
 80058e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	021b      	lsls	r3, r3, #8
 8005902:	68fa      	ldr	r2, [r7, #12]
 8005904:	4313      	orrs	r3, r2
 8005906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800590e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	031b      	lsls	r3, r3, #12
 8005916:	693a      	ldr	r2, [r7, #16]
 8005918:	4313      	orrs	r3, r2
 800591a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a18      	ldr	r2, [pc, #96]	; (8005980 <TIM_OC4_SetConfig+0xc0>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d00f      	beq.n	8005944 <TIM_OC4_SetConfig+0x84>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a17      	ldr	r2, [pc, #92]	; (8005984 <TIM_OC4_SetConfig+0xc4>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d00b      	beq.n	8005944 <TIM_OC4_SetConfig+0x84>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4a16      	ldr	r2, [pc, #88]	; (8005988 <TIM_OC4_SetConfig+0xc8>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d007      	beq.n	8005944 <TIM_OC4_SetConfig+0x84>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	4a15      	ldr	r2, [pc, #84]	; (800598c <TIM_OC4_SetConfig+0xcc>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d003      	beq.n	8005944 <TIM_OC4_SetConfig+0x84>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a14      	ldr	r2, [pc, #80]	; (8005990 <TIM_OC4_SetConfig+0xd0>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d109      	bne.n	8005958 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800594a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	695b      	ldr	r3, [r3, #20]
 8005950:	019b      	lsls	r3, r3, #6
 8005952:	697a      	ldr	r2, [r7, #20]
 8005954:	4313      	orrs	r3, r2
 8005956:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	697a      	ldr	r2, [r7, #20]
 800595c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	68fa      	ldr	r2, [r7, #12]
 8005962:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	685a      	ldr	r2, [r3, #4]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	693a      	ldr	r2, [r7, #16]
 8005970:	621a      	str	r2, [r3, #32]
}
 8005972:	bf00      	nop
 8005974:	371c      	adds	r7, #28
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr
 800597e:	bf00      	nop
 8005980:	40012c00 	.word	0x40012c00
 8005984:	40013400 	.word	0x40013400
 8005988:	40014000 	.word	0x40014000
 800598c:	40014400 	.word	0x40014400
 8005990:	40014800 	.word	0x40014800

08005994 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005994:	b480      	push	{r7}
 8005996:	b087      	sub	sp, #28
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6a1b      	ldr	r3, [r3, #32]
 80059a8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	68fa      	ldr	r2, [r7, #12]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80059d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	041b      	lsls	r3, r3, #16
 80059e0:	693a      	ldr	r2, [r7, #16]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a17      	ldr	r2, [pc, #92]	; (8005a48 <TIM_OC5_SetConfig+0xb4>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d00f      	beq.n	8005a0e <TIM_OC5_SetConfig+0x7a>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a16      	ldr	r2, [pc, #88]	; (8005a4c <TIM_OC5_SetConfig+0xb8>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d00b      	beq.n	8005a0e <TIM_OC5_SetConfig+0x7a>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a15      	ldr	r2, [pc, #84]	; (8005a50 <TIM_OC5_SetConfig+0xbc>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d007      	beq.n	8005a0e <TIM_OC5_SetConfig+0x7a>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a14      	ldr	r2, [pc, #80]	; (8005a54 <TIM_OC5_SetConfig+0xc0>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d003      	beq.n	8005a0e <TIM_OC5_SetConfig+0x7a>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a13      	ldr	r2, [pc, #76]	; (8005a58 <TIM_OC5_SetConfig+0xc4>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d109      	bne.n	8005a22 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a14:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	695b      	ldr	r3, [r3, #20]
 8005a1a:	021b      	lsls	r3, r3, #8
 8005a1c:	697a      	ldr	r2, [r7, #20]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	697a      	ldr	r2, [r7, #20]
 8005a26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	685a      	ldr	r2, [r3, #4]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	693a      	ldr	r2, [r7, #16]
 8005a3a:	621a      	str	r2, [r3, #32]
}
 8005a3c:	bf00      	nop
 8005a3e:	371c      	adds	r7, #28
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr
 8005a48:	40012c00 	.word	0x40012c00
 8005a4c:	40013400 	.word	0x40013400
 8005a50:	40014000 	.word	0x40014000
 8005a54:	40014400 	.word	0x40014400
 8005a58:	40014800 	.word	0x40014800

08005a5c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b087      	sub	sp, #28
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6a1b      	ldr	r3, [r3, #32]
 8005a70:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	021b      	lsls	r3, r3, #8
 8005a96:	68fa      	ldr	r2, [r7, #12]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005aa2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	051b      	lsls	r3, r3, #20
 8005aaa:	693a      	ldr	r2, [r7, #16]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a18      	ldr	r2, [pc, #96]	; (8005b14 <TIM_OC6_SetConfig+0xb8>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d00f      	beq.n	8005ad8 <TIM_OC6_SetConfig+0x7c>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a17      	ldr	r2, [pc, #92]	; (8005b18 <TIM_OC6_SetConfig+0xbc>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d00b      	beq.n	8005ad8 <TIM_OC6_SetConfig+0x7c>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a16      	ldr	r2, [pc, #88]	; (8005b1c <TIM_OC6_SetConfig+0xc0>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d007      	beq.n	8005ad8 <TIM_OC6_SetConfig+0x7c>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a15      	ldr	r2, [pc, #84]	; (8005b20 <TIM_OC6_SetConfig+0xc4>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d003      	beq.n	8005ad8 <TIM_OC6_SetConfig+0x7c>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a14      	ldr	r2, [pc, #80]	; (8005b24 <TIM_OC6_SetConfig+0xc8>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d109      	bne.n	8005aec <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ade:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	695b      	ldr	r3, [r3, #20]
 8005ae4:	029b      	lsls	r3, r3, #10
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	697a      	ldr	r2, [r7, #20]
 8005af0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	685a      	ldr	r2, [r3, #4]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	693a      	ldr	r2, [r7, #16]
 8005b04:	621a      	str	r2, [r3, #32]
}
 8005b06:	bf00      	nop
 8005b08:	371c      	adds	r7, #28
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop
 8005b14:	40012c00 	.word	0x40012c00
 8005b18:	40013400 	.word	0x40013400
 8005b1c:	40014000 	.word	0x40014000
 8005b20:	40014400 	.word	0x40014400
 8005b24:	40014800 	.word	0x40014800

08005b28 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b086      	sub	sp, #24
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b32:	2300      	movs	r3, #0
 8005b34:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b44:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	693a      	ldr	r2, [r7, #16]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b56:	f023 0307 	bic.w	r3, r3, #7
 8005b5a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	693a      	ldr	r2, [r7, #16]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	693a      	ldr	r2, [r7, #16]
 8005b6c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	2b70      	cmp	r3, #112	; 0x70
 8005b74:	d01a      	beq.n	8005bac <TIM_SlaveTimer_SetConfig+0x84>
 8005b76:	2b70      	cmp	r3, #112	; 0x70
 8005b78:	d860      	bhi.n	8005c3c <TIM_SlaveTimer_SetConfig+0x114>
 8005b7a:	2b60      	cmp	r3, #96	; 0x60
 8005b7c:	d054      	beq.n	8005c28 <TIM_SlaveTimer_SetConfig+0x100>
 8005b7e:	2b60      	cmp	r3, #96	; 0x60
 8005b80:	d85c      	bhi.n	8005c3c <TIM_SlaveTimer_SetConfig+0x114>
 8005b82:	2b50      	cmp	r3, #80	; 0x50
 8005b84:	d046      	beq.n	8005c14 <TIM_SlaveTimer_SetConfig+0xec>
 8005b86:	2b50      	cmp	r3, #80	; 0x50
 8005b88:	d858      	bhi.n	8005c3c <TIM_SlaveTimer_SetConfig+0x114>
 8005b8a:	2b40      	cmp	r3, #64	; 0x40
 8005b8c:	d019      	beq.n	8005bc2 <TIM_SlaveTimer_SetConfig+0x9a>
 8005b8e:	2b40      	cmp	r3, #64	; 0x40
 8005b90:	d854      	bhi.n	8005c3c <TIM_SlaveTimer_SetConfig+0x114>
 8005b92:	2b30      	cmp	r3, #48	; 0x30
 8005b94:	d055      	beq.n	8005c42 <TIM_SlaveTimer_SetConfig+0x11a>
 8005b96:	2b30      	cmp	r3, #48	; 0x30
 8005b98:	d850      	bhi.n	8005c3c <TIM_SlaveTimer_SetConfig+0x114>
 8005b9a:	2b20      	cmp	r3, #32
 8005b9c:	d051      	beq.n	8005c42 <TIM_SlaveTimer_SetConfig+0x11a>
 8005b9e:	2b20      	cmp	r3, #32
 8005ba0:	d84c      	bhi.n	8005c3c <TIM_SlaveTimer_SetConfig+0x114>
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d04d      	beq.n	8005c42 <TIM_SlaveTimer_SetConfig+0x11a>
 8005ba6:	2b10      	cmp	r3, #16
 8005ba8:	d04b      	beq.n	8005c42 <TIM_SlaveTimer_SetConfig+0x11a>
 8005baa:	e047      	b.n	8005c3c <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005bbc:	f000 f9e6 	bl	8005f8c <TIM_ETR_SetConfig>
      break;
 8005bc0:	e040      	b.n	8005c44 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	2b05      	cmp	r3, #5
 8005bc8:	d101      	bne.n	8005bce <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e03b      	b.n	8005c46 <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	6a1b      	ldr	r3, [r3, #32]
 8005bd4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	6a1a      	ldr	r2, [r3, #32]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f022 0201 	bic.w	r2, r2, #1
 8005be4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	699b      	ldr	r3, [r3, #24]
 8005bec:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bf4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	011b      	lsls	r3, r3, #4
 8005bfc:	68ba      	ldr	r2, [r7, #8]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	68ba      	ldr	r2, [r7, #8]
 8005c08:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	68fa      	ldr	r2, [r7, #12]
 8005c10:	621a      	str	r2, [r3, #32]
      break;
 8005c12:	e017      	b.n	8005c44 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c20:	461a      	mov	r2, r3
 8005c22:	f000 f883 	bl	8005d2c <TIM_TI1_ConfigInputStage>
      break;
 8005c26:	e00d      	b.n	8005c44 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c34:	461a      	mov	r2, r3
 8005c36:	f000 f8e5 	bl	8005e04 <TIM_TI2_ConfigInputStage>
      break;
 8005c3a:	e003      	b.n	8005c44 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	75fb      	strb	r3, [r7, #23]
      break;
 8005c40:	e000      	b.n	8005c44 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8005c42:	bf00      	nop
  }

  return status;
 8005c44:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3718      	adds	r7, #24
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
	...

08005c50 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b087      	sub	sp, #28
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	60b9      	str	r1, [r7, #8]
 8005c5a:	607a      	str	r2, [r7, #4]
 8005c5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6a1b      	ldr	r3, [r3, #32]
 8005c62:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6a1b      	ldr	r3, [r3, #32]
 8005c68:	f023 0201 	bic.w	r2, r3, #1
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	4a26      	ldr	r2, [pc, #152]	; (8005d14 <TIM_TI1_SetConfig+0xc4>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d017      	beq.n	8005cae <TIM_TI1_SetConfig+0x5e>
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c84:	d013      	beq.n	8005cae <TIM_TI1_SetConfig+0x5e>
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	4a23      	ldr	r2, [pc, #140]	; (8005d18 <TIM_TI1_SetConfig+0xc8>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d00f      	beq.n	8005cae <TIM_TI1_SetConfig+0x5e>
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	4a22      	ldr	r2, [pc, #136]	; (8005d1c <TIM_TI1_SetConfig+0xcc>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d00b      	beq.n	8005cae <TIM_TI1_SetConfig+0x5e>
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	4a21      	ldr	r2, [pc, #132]	; (8005d20 <TIM_TI1_SetConfig+0xd0>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d007      	beq.n	8005cae <TIM_TI1_SetConfig+0x5e>
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	4a20      	ldr	r2, [pc, #128]	; (8005d24 <TIM_TI1_SetConfig+0xd4>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d003      	beq.n	8005cae <TIM_TI1_SetConfig+0x5e>
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	4a1f      	ldr	r2, [pc, #124]	; (8005d28 <TIM_TI1_SetConfig+0xd8>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d101      	bne.n	8005cb2 <TIM_TI1_SetConfig+0x62>
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e000      	b.n	8005cb4 <TIM_TI1_SetConfig+0x64>
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d008      	beq.n	8005cca <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	f023 0303 	bic.w	r3, r3, #3
 8005cbe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005cc0:	697a      	ldr	r2, [r7, #20]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	617b      	str	r3, [r7, #20]
 8005cc8:	e003      	b.n	8005cd2 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	f043 0301 	orr.w	r3, r3, #1
 8005cd0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cd8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	011b      	lsls	r3, r3, #4
 8005cde:	b2db      	uxtb	r3, r3
 8005ce0:	697a      	ldr	r2, [r7, #20]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	f023 030a 	bic.w	r3, r3, #10
 8005cec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	f003 030a 	and.w	r3, r3, #10
 8005cf4:	693a      	ldr	r2, [r7, #16]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	697a      	ldr	r2, [r7, #20]
 8005cfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	693a      	ldr	r2, [r7, #16]
 8005d04:	621a      	str	r2, [r3, #32]
}
 8005d06:	bf00      	nop
 8005d08:	371c      	adds	r7, #28
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	40012c00 	.word	0x40012c00
 8005d18:	40000400 	.word	0x40000400
 8005d1c:	40000800 	.word	0x40000800
 8005d20:	40000c00 	.word	0x40000c00
 8005d24:	40013400 	.word	0x40013400
 8005d28:	40014000 	.word	0x40014000

08005d2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b087      	sub	sp, #28
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6a1b      	ldr	r3, [r3, #32]
 8005d3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6a1b      	ldr	r3, [r3, #32]
 8005d42:	f023 0201 	bic.w	r2, r3, #1
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	699b      	ldr	r3, [r3, #24]
 8005d4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	011b      	lsls	r3, r3, #4
 8005d5c:	693a      	ldr	r2, [r7, #16]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	f023 030a 	bic.w	r3, r3, #10
 8005d68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d6a:	697a      	ldr	r2, [r7, #20]
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	693a      	ldr	r2, [r7, #16]
 8005d76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	697a      	ldr	r2, [r7, #20]
 8005d7c:	621a      	str	r2, [r3, #32]
}
 8005d7e:	bf00      	nop
 8005d80:	371c      	adds	r7, #28
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr

08005d8a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d8a:	b480      	push	{r7}
 8005d8c:	b087      	sub	sp, #28
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	60f8      	str	r0, [r7, #12]
 8005d92:	60b9      	str	r1, [r7, #8]
 8005d94:	607a      	str	r2, [r7, #4]
 8005d96:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6a1b      	ldr	r3, [r3, #32]
 8005d9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	f023 0210 	bic.w	r2, r3, #16
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	699b      	ldr	r3, [r3, #24]
 8005dae:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005db6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	021b      	lsls	r3, r3, #8
 8005dbc:	693a      	ldr	r2, [r7, #16]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005dc8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	031b      	lsls	r3, r3, #12
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	693a      	ldr	r2, [r7, #16]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ddc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	011b      	lsls	r3, r3, #4
 8005de2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005de6:	697a      	ldr	r2, [r7, #20]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	693a      	ldr	r2, [r7, #16]
 8005df0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	697a      	ldr	r2, [r7, #20]
 8005df6:	621a      	str	r2, [r3, #32]
}
 8005df8:	bf00      	nop
 8005dfa:	371c      	adds	r7, #28
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b087      	sub	sp, #28
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	60f8      	str	r0, [r7, #12]
 8005e0c:	60b9      	str	r1, [r7, #8]
 8005e0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	6a1b      	ldr	r3, [r3, #32]
 8005e14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6a1b      	ldr	r3, [r3, #32]
 8005e1a:	f023 0210 	bic.w	r2, r3, #16
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	699b      	ldr	r3, [r3, #24]
 8005e26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	031b      	lsls	r3, r3, #12
 8005e34:	693a      	ldr	r2, [r7, #16]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005e40:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	011b      	lsls	r3, r3, #4
 8005e46:	697a      	ldr	r2, [r7, #20]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	693a      	ldr	r2, [r7, #16]
 8005e50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	697a      	ldr	r2, [r7, #20]
 8005e56:	621a      	str	r2, [r3, #32]
}
 8005e58:	bf00      	nop
 8005e5a:	371c      	adds	r7, #28
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr

08005e64 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b087      	sub	sp, #28
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	60b9      	str	r1, [r7, #8]
 8005e6e:	607a      	str	r2, [r7, #4]
 8005e70:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6a1b      	ldr	r3, [r3, #32]
 8005e7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	69db      	ldr	r3, [r3, #28]
 8005e88:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	f023 0303 	bic.w	r3, r3, #3
 8005e90:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005e92:	693a      	ldr	r2, [r7, #16]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	4313      	orrs	r3, r2
 8005e98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ea0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	011b      	lsls	r3, r3, #4
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	693a      	ldr	r2, [r7, #16]
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005eb4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	021b      	lsls	r3, r3, #8
 8005eba:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005ebe:	697a      	ldr	r2, [r7, #20]
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	693a      	ldr	r2, [r7, #16]
 8005ec8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	697a      	ldr	r2, [r7, #20]
 8005ece:	621a      	str	r2, [r3, #32]
}
 8005ed0:	bf00      	nop
 8005ed2:	371c      	adds	r7, #28
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr

08005edc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b087      	sub	sp, #28
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	60b9      	str	r1, [r7, #8]
 8005ee6:	607a      	str	r2, [r7, #4]
 8005ee8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6a1b      	ldr	r3, [r3, #32]
 8005eee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6a1b      	ldr	r3, [r3, #32]
 8005ef4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	69db      	ldr	r3, [r3, #28]
 8005f00:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f08:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	021b      	lsls	r3, r3, #8
 8005f0e:	693a      	ldr	r2, [r7, #16]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f1a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	031b      	lsls	r3, r3, #12
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	693a      	ldr	r2, [r7, #16]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005f2e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	031b      	lsls	r3, r3, #12
 8005f34:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005f38:	697a      	ldr	r2, [r7, #20]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	693a      	ldr	r2, [r7, #16]
 8005f42:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	697a      	ldr	r2, [r7, #20]
 8005f48:	621a      	str	r2, [r3, #32]
}
 8005f4a:	bf00      	nop
 8005f4c:	371c      	adds	r7, #28
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f54:	4770      	bx	lr

08005f56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f56:	b480      	push	{r7}
 8005f58:	b085      	sub	sp, #20
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
 8005f5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	689b      	ldr	r3, [r3, #8]
 8005f64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f6e:	683a      	ldr	r2, [r7, #0]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	f043 0307 	orr.w	r3, r3, #7
 8005f78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	68fa      	ldr	r2, [r7, #12]
 8005f7e:	609a      	str	r2, [r3, #8]
}
 8005f80:	bf00      	nop
 8005f82:	3714      	adds	r7, #20
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b087      	sub	sp, #28
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]
 8005f98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005fa6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	021a      	lsls	r2, r3, #8
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	431a      	orrs	r2, r3
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	697a      	ldr	r2, [r7, #20]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	697a      	ldr	r2, [r7, #20]
 8005fbe:	609a      	str	r2, [r3, #8]
}
 8005fc0:	bf00      	nop
 8005fc2:	371c      	adds	r7, #28
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b087      	sub	sp, #28
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	f003 031f 	and.w	r3, r3, #31
 8005fde:	2201      	movs	r2, #1
 8005fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	6a1a      	ldr	r2, [r3, #32]
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	43db      	mvns	r3, r3
 8005fee:	401a      	ands	r2, r3
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6a1a      	ldr	r2, [r3, #32]
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	f003 031f 	and.w	r3, r3, #31
 8005ffe:	6879      	ldr	r1, [r7, #4]
 8006000:	fa01 f303 	lsl.w	r3, r1, r3
 8006004:	431a      	orrs	r2, r3
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	621a      	str	r2, [r3, #32]
}
 800600a:	bf00      	nop
 800600c:	371c      	adds	r7, #28
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr
	...

08006018 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006018:	b480      	push	{r7}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006028:	2b01      	cmp	r3, #1
 800602a:	d101      	bne.n	8006030 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800602c:	2302      	movs	r3, #2
 800602e:	e068      	b.n	8006102 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2202      	movs	r2, #2
 800603c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a2e      	ldr	r2, [pc, #184]	; (8006110 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d004      	beq.n	8006064 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a2d      	ldr	r2, [pc, #180]	; (8006114 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d108      	bne.n	8006076 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800606a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	4313      	orrs	r3, r2
 8006074:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800607c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	4313      	orrs	r3, r2
 8006086:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	68fa      	ldr	r2, [r7, #12]
 800608e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a1e      	ldr	r2, [pc, #120]	; (8006110 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d01d      	beq.n	80060d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060a2:	d018      	beq.n	80060d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a1b      	ldr	r2, [pc, #108]	; (8006118 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d013      	beq.n	80060d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a1a      	ldr	r2, [pc, #104]	; (800611c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d00e      	beq.n	80060d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a18      	ldr	r2, [pc, #96]	; (8006120 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d009      	beq.n	80060d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a13      	ldr	r2, [pc, #76]	; (8006114 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d004      	beq.n	80060d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a14      	ldr	r2, [pc, #80]	; (8006124 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d10c      	bne.n	80060f0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	68ba      	ldr	r2, [r7, #8]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68ba      	ldr	r2, [r7, #8]
 80060ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006100:	2300      	movs	r3, #0
}
 8006102:	4618      	mov	r0, r3
 8006104:	3714      	adds	r7, #20
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr
 800610e:	bf00      	nop
 8006110:	40012c00 	.word	0x40012c00
 8006114:	40013400 	.word	0x40013400
 8006118:	40000400 	.word	0x40000400
 800611c:	40000800 	.word	0x40000800
 8006120:	40000c00 	.word	0x40000c00
 8006124:	40014000 	.word	0x40014000

08006128 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006130:	bf00      	nop
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006144:	bf00      	nop
 8006146:	370c      	adds	r7, #12
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006158:	bf00      	nop
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b082      	sub	sp, #8
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d101      	bne.n	8006176 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e040      	b.n	80061f8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800617a:	2b00      	cmp	r3, #0
 800617c:	d106      	bne.n	800618c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f7fc f93e 	bl	8002408 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2224      	movs	r2, #36	; 0x24
 8006190:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f022 0201 	bic.w	r2, r2, #1
 80061a0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d002      	beq.n	80061b0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 fc34 	bl	8006a18 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f000 f979 	bl	80064a8 <UART_SetConfig>
 80061b6:	4603      	mov	r3, r0
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d101      	bne.n	80061c0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	e01b      	b.n	80061f8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	685a      	ldr	r2, [r3, #4]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80061ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	689a      	ldr	r2, [r3, #8]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80061de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f042 0201 	orr.w	r2, r2, #1
 80061ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f000 fcb3 	bl	8006b5c <UART_CheckIdleState>
 80061f6:	4603      	mov	r3, r0
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3708      	adds	r7, #8
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}

08006200 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b08a      	sub	sp, #40	; 0x28
 8006204:	af02      	add	r7, sp, #8
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	60b9      	str	r1, [r7, #8]
 800620a:	603b      	str	r3, [r7, #0]
 800620c:	4613      	mov	r3, r2
 800620e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006214:	2b20      	cmp	r3, #32
 8006216:	d178      	bne.n	800630a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d002      	beq.n	8006224 <HAL_UART_Transmit+0x24>
 800621e:	88fb      	ldrh	r3, [r7, #6]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d101      	bne.n	8006228 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	e071      	b.n	800630c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2200      	movs	r2, #0
 800622c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2221      	movs	r2, #33	; 0x21
 8006234:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006236:	f7fc f999 	bl	800256c <HAL_GetTick>
 800623a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	88fa      	ldrh	r2, [r7, #6]
 8006240:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	88fa      	ldrh	r2, [r7, #6]
 8006248:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006254:	d108      	bne.n	8006268 <HAL_UART_Transmit+0x68>
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	691b      	ldr	r3, [r3, #16]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d104      	bne.n	8006268 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800625e:	2300      	movs	r3, #0
 8006260:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	61bb      	str	r3, [r7, #24]
 8006266:	e003      	b.n	8006270 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800626c:	2300      	movs	r3, #0
 800626e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006270:	e030      	b.n	80062d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	9300      	str	r3, [sp, #0]
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	2200      	movs	r2, #0
 800627a:	2180      	movs	r1, #128	; 0x80
 800627c:	68f8      	ldr	r0, [r7, #12]
 800627e:	f000 fd15 	bl	8006cac <UART_WaitOnFlagUntilTimeout>
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d004      	beq.n	8006292 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2220      	movs	r2, #32
 800628c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800628e:	2303      	movs	r3, #3
 8006290:	e03c      	b.n	800630c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8006292:	69fb      	ldr	r3, [r7, #28]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10b      	bne.n	80062b0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006298:	69bb      	ldr	r3, [r7, #24]
 800629a:	881a      	ldrh	r2, [r3, #0]
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062a4:	b292      	uxth	r2, r2
 80062a6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80062a8:	69bb      	ldr	r3, [r7, #24]
 80062aa:	3302      	adds	r3, #2
 80062ac:	61bb      	str	r3, [r7, #24]
 80062ae:	e008      	b.n	80062c2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	781a      	ldrb	r2, [r3, #0]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	b292      	uxth	r2, r2
 80062ba:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	3301      	adds	r3, #1
 80062c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	3b01      	subs	r3, #1
 80062cc:	b29a      	uxth	r2, r3
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80062da:	b29b      	uxth	r3, r3
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d1c8      	bne.n	8006272 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	9300      	str	r3, [sp, #0]
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	2200      	movs	r2, #0
 80062e8:	2140      	movs	r1, #64	; 0x40
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f000 fcde 	bl	8006cac <UART_WaitOnFlagUntilTimeout>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d004      	beq.n	8006300 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2220      	movs	r2, #32
 80062fa:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80062fc:	2303      	movs	r3, #3
 80062fe:	e005      	b.n	800630c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2220      	movs	r2, #32
 8006304:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006306:	2300      	movs	r3, #0
 8006308:	e000      	b.n	800630c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800630a:	2302      	movs	r3, #2
  }
}
 800630c:	4618      	mov	r0, r3
 800630e:	3720      	adds	r7, #32
 8006310:	46bd      	mov	sp, r7
 8006312:	bd80      	pop	{r7, pc}

08006314 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b08a      	sub	sp, #40	; 0x28
 8006318:	af02      	add	r7, sp, #8
 800631a:	60f8      	str	r0, [r7, #12]
 800631c:	60b9      	str	r1, [r7, #8]
 800631e:	603b      	str	r3, [r7, #0]
 8006320:	4613      	mov	r3, r2
 8006322:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800632a:	2b20      	cmp	r3, #32
 800632c:	f040 80b6 	bne.w	800649c <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d002      	beq.n	800633c <HAL_UART_Receive+0x28>
 8006336:	88fb      	ldrh	r3, [r7, #6]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d101      	bne.n	8006340 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	e0ae      	b.n	800649e <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2200      	movs	r2, #0
 8006344:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2222      	movs	r2, #34	; 0x22
 800634c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2200      	movs	r2, #0
 8006354:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006356:	f7fc f909 	bl	800256c <HAL_GetTick>
 800635a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	88fa      	ldrh	r2, [r7, #6]
 8006360:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	88fa      	ldrh	r2, [r7, #6]
 8006368:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006374:	d10e      	bne.n	8006394 <HAL_UART_Receive+0x80>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	691b      	ldr	r3, [r3, #16]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d105      	bne.n	800638a <HAL_UART_Receive+0x76>
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006384:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006388:	e02d      	b.n	80063e6 <HAL_UART_Receive+0xd2>
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	22ff      	movs	r2, #255	; 0xff
 800638e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006392:	e028      	b.n	80063e6 <HAL_UART_Receive+0xd2>
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	689b      	ldr	r3, [r3, #8]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d10d      	bne.n	80063b8 <HAL_UART_Receive+0xa4>
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	691b      	ldr	r3, [r3, #16]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d104      	bne.n	80063ae <HAL_UART_Receive+0x9a>
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	22ff      	movs	r2, #255	; 0xff
 80063a8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80063ac:	e01b      	b.n	80063e6 <HAL_UART_Receive+0xd2>
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	227f      	movs	r2, #127	; 0x7f
 80063b2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80063b6:	e016      	b.n	80063e6 <HAL_UART_Receive+0xd2>
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80063c0:	d10d      	bne.n	80063de <HAL_UART_Receive+0xca>
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	691b      	ldr	r3, [r3, #16]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d104      	bne.n	80063d4 <HAL_UART_Receive+0xc0>
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	227f      	movs	r2, #127	; 0x7f
 80063ce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80063d2:	e008      	b.n	80063e6 <HAL_UART_Receive+0xd2>
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	223f      	movs	r2, #63	; 0x3f
 80063d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80063dc:	e003      	b.n	80063e6 <HAL_UART_Receive+0xd2>
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80063ec:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063f6:	d108      	bne.n	800640a <HAL_UART_Receive+0xf6>
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	691b      	ldr	r3, [r3, #16]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d104      	bne.n	800640a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8006400:	2300      	movs	r3, #0
 8006402:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	61bb      	str	r3, [r7, #24]
 8006408:	e003      	b.n	8006412 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800640e:	2300      	movs	r3, #0
 8006410:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006412:	e037      	b.n	8006484 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	9300      	str	r3, [sp, #0]
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	2200      	movs	r2, #0
 800641c:	2120      	movs	r1, #32
 800641e:	68f8      	ldr	r0, [r7, #12]
 8006420:	f000 fc44 	bl	8006cac <UART_WaitOnFlagUntilTimeout>
 8006424:	4603      	mov	r3, r0
 8006426:	2b00      	cmp	r3, #0
 8006428:	d005      	beq.n	8006436 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2220      	movs	r2, #32
 800642e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8006432:	2303      	movs	r3, #3
 8006434:	e033      	b.n	800649e <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8006436:	69fb      	ldr	r3, [r7, #28]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d10c      	bne.n	8006456 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006442:	b29a      	uxth	r2, r3
 8006444:	8a7b      	ldrh	r3, [r7, #18]
 8006446:	4013      	ands	r3, r2
 8006448:	b29a      	uxth	r2, r3
 800644a:	69bb      	ldr	r3, [r7, #24]
 800644c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	3302      	adds	r3, #2
 8006452:	61bb      	str	r3, [r7, #24]
 8006454:	e00d      	b.n	8006472 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800645c:	b29b      	uxth	r3, r3
 800645e:	b2da      	uxtb	r2, r3
 8006460:	8a7b      	ldrh	r3, [r7, #18]
 8006462:	b2db      	uxtb	r3, r3
 8006464:	4013      	ands	r3, r2
 8006466:	b2da      	uxtb	r2, r3
 8006468:	69fb      	ldr	r3, [r7, #28]
 800646a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800646c:	69fb      	ldr	r3, [r7, #28]
 800646e:	3301      	adds	r3, #1
 8006470:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006478:	b29b      	uxth	r3, r3
 800647a:	3b01      	subs	r3, #1
 800647c:	b29a      	uxth	r2, r3
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800648a:	b29b      	uxth	r3, r3
 800648c:	2b00      	cmp	r3, #0
 800648e:	d1c1      	bne.n	8006414 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2220      	movs	r2, #32
 8006494:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8006498:	2300      	movs	r3, #0
 800649a:	e000      	b.n	800649e <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800649c:	2302      	movs	r3, #2
  }
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3720      	adds	r7, #32
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
	...

080064a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80064ac:	b08a      	sub	sp, #40	; 0x28
 80064ae:	af00      	add	r7, sp, #0
 80064b0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80064b2:	2300      	movs	r3, #0
 80064b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	689a      	ldr	r2, [r3, #8]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	431a      	orrs	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	695b      	ldr	r3, [r3, #20]
 80064c6:	431a      	orrs	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	69db      	ldr	r3, [r3, #28]
 80064cc:	4313      	orrs	r3, r2
 80064ce:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	4ba4      	ldr	r3, [pc, #656]	; (8006768 <UART_SetConfig+0x2c0>)
 80064d8:	4013      	ands	r3, r2
 80064da:	68fa      	ldr	r2, [r7, #12]
 80064dc:	6812      	ldr	r2, [r2, #0]
 80064de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80064e0:	430b      	orrs	r3, r1
 80064e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	68da      	ldr	r2, [r3, #12]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	430a      	orrs	r2, r1
 80064f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a99      	ldr	r2, [pc, #612]	; (800676c <UART_SetConfig+0x2c4>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d004      	beq.n	8006514 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6a1b      	ldr	r3, [r3, #32]
 800650e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006510:	4313      	orrs	r3, r2
 8006512:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006524:	430a      	orrs	r2, r1
 8006526:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a90      	ldr	r2, [pc, #576]	; (8006770 <UART_SetConfig+0x2c8>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d126      	bne.n	8006580 <UART_SetConfig+0xd8>
 8006532:	4b90      	ldr	r3, [pc, #576]	; (8006774 <UART_SetConfig+0x2cc>)
 8006534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006538:	f003 0303 	and.w	r3, r3, #3
 800653c:	2b03      	cmp	r3, #3
 800653e:	d81b      	bhi.n	8006578 <UART_SetConfig+0xd0>
 8006540:	a201      	add	r2, pc, #4	; (adr r2, 8006548 <UART_SetConfig+0xa0>)
 8006542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006546:	bf00      	nop
 8006548:	08006559 	.word	0x08006559
 800654c:	08006569 	.word	0x08006569
 8006550:	08006561 	.word	0x08006561
 8006554:	08006571 	.word	0x08006571
 8006558:	2301      	movs	r3, #1
 800655a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800655e:	e116      	b.n	800678e <UART_SetConfig+0x2e6>
 8006560:	2302      	movs	r3, #2
 8006562:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006566:	e112      	b.n	800678e <UART_SetConfig+0x2e6>
 8006568:	2304      	movs	r3, #4
 800656a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800656e:	e10e      	b.n	800678e <UART_SetConfig+0x2e6>
 8006570:	2308      	movs	r3, #8
 8006572:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006576:	e10a      	b.n	800678e <UART_SetConfig+0x2e6>
 8006578:	2310      	movs	r3, #16
 800657a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800657e:	e106      	b.n	800678e <UART_SetConfig+0x2e6>
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a7c      	ldr	r2, [pc, #496]	; (8006778 <UART_SetConfig+0x2d0>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d138      	bne.n	80065fc <UART_SetConfig+0x154>
 800658a:	4b7a      	ldr	r3, [pc, #488]	; (8006774 <UART_SetConfig+0x2cc>)
 800658c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006590:	f003 030c 	and.w	r3, r3, #12
 8006594:	2b0c      	cmp	r3, #12
 8006596:	d82d      	bhi.n	80065f4 <UART_SetConfig+0x14c>
 8006598:	a201      	add	r2, pc, #4	; (adr r2, 80065a0 <UART_SetConfig+0xf8>)
 800659a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800659e:	bf00      	nop
 80065a0:	080065d5 	.word	0x080065d5
 80065a4:	080065f5 	.word	0x080065f5
 80065a8:	080065f5 	.word	0x080065f5
 80065ac:	080065f5 	.word	0x080065f5
 80065b0:	080065e5 	.word	0x080065e5
 80065b4:	080065f5 	.word	0x080065f5
 80065b8:	080065f5 	.word	0x080065f5
 80065bc:	080065f5 	.word	0x080065f5
 80065c0:	080065dd 	.word	0x080065dd
 80065c4:	080065f5 	.word	0x080065f5
 80065c8:	080065f5 	.word	0x080065f5
 80065cc:	080065f5 	.word	0x080065f5
 80065d0:	080065ed 	.word	0x080065ed
 80065d4:	2300      	movs	r3, #0
 80065d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065da:	e0d8      	b.n	800678e <UART_SetConfig+0x2e6>
 80065dc:	2302      	movs	r3, #2
 80065de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065e2:	e0d4      	b.n	800678e <UART_SetConfig+0x2e6>
 80065e4:	2304      	movs	r3, #4
 80065e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065ea:	e0d0      	b.n	800678e <UART_SetConfig+0x2e6>
 80065ec:	2308      	movs	r3, #8
 80065ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065f2:	e0cc      	b.n	800678e <UART_SetConfig+0x2e6>
 80065f4:	2310      	movs	r3, #16
 80065f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065fa:	e0c8      	b.n	800678e <UART_SetConfig+0x2e6>
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a5e      	ldr	r2, [pc, #376]	; (800677c <UART_SetConfig+0x2d4>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d125      	bne.n	8006652 <UART_SetConfig+0x1aa>
 8006606:	4b5b      	ldr	r3, [pc, #364]	; (8006774 <UART_SetConfig+0x2cc>)
 8006608:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800660c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006610:	2b30      	cmp	r3, #48	; 0x30
 8006612:	d016      	beq.n	8006642 <UART_SetConfig+0x19a>
 8006614:	2b30      	cmp	r3, #48	; 0x30
 8006616:	d818      	bhi.n	800664a <UART_SetConfig+0x1a2>
 8006618:	2b20      	cmp	r3, #32
 800661a:	d00a      	beq.n	8006632 <UART_SetConfig+0x18a>
 800661c:	2b20      	cmp	r3, #32
 800661e:	d814      	bhi.n	800664a <UART_SetConfig+0x1a2>
 8006620:	2b00      	cmp	r3, #0
 8006622:	d002      	beq.n	800662a <UART_SetConfig+0x182>
 8006624:	2b10      	cmp	r3, #16
 8006626:	d008      	beq.n	800663a <UART_SetConfig+0x192>
 8006628:	e00f      	b.n	800664a <UART_SetConfig+0x1a2>
 800662a:	2300      	movs	r3, #0
 800662c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006630:	e0ad      	b.n	800678e <UART_SetConfig+0x2e6>
 8006632:	2302      	movs	r3, #2
 8006634:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006638:	e0a9      	b.n	800678e <UART_SetConfig+0x2e6>
 800663a:	2304      	movs	r3, #4
 800663c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006640:	e0a5      	b.n	800678e <UART_SetConfig+0x2e6>
 8006642:	2308      	movs	r3, #8
 8006644:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006648:	e0a1      	b.n	800678e <UART_SetConfig+0x2e6>
 800664a:	2310      	movs	r3, #16
 800664c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006650:	e09d      	b.n	800678e <UART_SetConfig+0x2e6>
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4a4a      	ldr	r2, [pc, #296]	; (8006780 <UART_SetConfig+0x2d8>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d125      	bne.n	80066a8 <UART_SetConfig+0x200>
 800665c:	4b45      	ldr	r3, [pc, #276]	; (8006774 <UART_SetConfig+0x2cc>)
 800665e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006662:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006666:	2bc0      	cmp	r3, #192	; 0xc0
 8006668:	d016      	beq.n	8006698 <UART_SetConfig+0x1f0>
 800666a:	2bc0      	cmp	r3, #192	; 0xc0
 800666c:	d818      	bhi.n	80066a0 <UART_SetConfig+0x1f8>
 800666e:	2b80      	cmp	r3, #128	; 0x80
 8006670:	d00a      	beq.n	8006688 <UART_SetConfig+0x1e0>
 8006672:	2b80      	cmp	r3, #128	; 0x80
 8006674:	d814      	bhi.n	80066a0 <UART_SetConfig+0x1f8>
 8006676:	2b00      	cmp	r3, #0
 8006678:	d002      	beq.n	8006680 <UART_SetConfig+0x1d8>
 800667a:	2b40      	cmp	r3, #64	; 0x40
 800667c:	d008      	beq.n	8006690 <UART_SetConfig+0x1e8>
 800667e:	e00f      	b.n	80066a0 <UART_SetConfig+0x1f8>
 8006680:	2300      	movs	r3, #0
 8006682:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006686:	e082      	b.n	800678e <UART_SetConfig+0x2e6>
 8006688:	2302      	movs	r3, #2
 800668a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800668e:	e07e      	b.n	800678e <UART_SetConfig+0x2e6>
 8006690:	2304      	movs	r3, #4
 8006692:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006696:	e07a      	b.n	800678e <UART_SetConfig+0x2e6>
 8006698:	2308      	movs	r3, #8
 800669a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800669e:	e076      	b.n	800678e <UART_SetConfig+0x2e6>
 80066a0:	2310      	movs	r3, #16
 80066a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066a6:	e072      	b.n	800678e <UART_SetConfig+0x2e6>
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a35      	ldr	r2, [pc, #212]	; (8006784 <UART_SetConfig+0x2dc>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d12a      	bne.n	8006708 <UART_SetConfig+0x260>
 80066b2:	4b30      	ldr	r3, [pc, #192]	; (8006774 <UART_SetConfig+0x2cc>)
 80066b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80066c0:	d01a      	beq.n	80066f8 <UART_SetConfig+0x250>
 80066c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80066c6:	d81b      	bhi.n	8006700 <UART_SetConfig+0x258>
 80066c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066cc:	d00c      	beq.n	80066e8 <UART_SetConfig+0x240>
 80066ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066d2:	d815      	bhi.n	8006700 <UART_SetConfig+0x258>
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d003      	beq.n	80066e0 <UART_SetConfig+0x238>
 80066d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066dc:	d008      	beq.n	80066f0 <UART_SetConfig+0x248>
 80066de:	e00f      	b.n	8006700 <UART_SetConfig+0x258>
 80066e0:	2300      	movs	r3, #0
 80066e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066e6:	e052      	b.n	800678e <UART_SetConfig+0x2e6>
 80066e8:	2302      	movs	r3, #2
 80066ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066ee:	e04e      	b.n	800678e <UART_SetConfig+0x2e6>
 80066f0:	2304      	movs	r3, #4
 80066f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066f6:	e04a      	b.n	800678e <UART_SetConfig+0x2e6>
 80066f8:	2308      	movs	r3, #8
 80066fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066fe:	e046      	b.n	800678e <UART_SetConfig+0x2e6>
 8006700:	2310      	movs	r3, #16
 8006702:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006706:	e042      	b.n	800678e <UART_SetConfig+0x2e6>
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a17      	ldr	r2, [pc, #92]	; (800676c <UART_SetConfig+0x2c4>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d13a      	bne.n	8006788 <UART_SetConfig+0x2e0>
 8006712:	4b18      	ldr	r3, [pc, #96]	; (8006774 <UART_SetConfig+0x2cc>)
 8006714:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006718:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800671c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006720:	d01a      	beq.n	8006758 <UART_SetConfig+0x2b0>
 8006722:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006726:	d81b      	bhi.n	8006760 <UART_SetConfig+0x2b8>
 8006728:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800672c:	d00c      	beq.n	8006748 <UART_SetConfig+0x2a0>
 800672e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006732:	d815      	bhi.n	8006760 <UART_SetConfig+0x2b8>
 8006734:	2b00      	cmp	r3, #0
 8006736:	d003      	beq.n	8006740 <UART_SetConfig+0x298>
 8006738:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800673c:	d008      	beq.n	8006750 <UART_SetConfig+0x2a8>
 800673e:	e00f      	b.n	8006760 <UART_SetConfig+0x2b8>
 8006740:	2300      	movs	r3, #0
 8006742:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006746:	e022      	b.n	800678e <UART_SetConfig+0x2e6>
 8006748:	2302      	movs	r3, #2
 800674a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800674e:	e01e      	b.n	800678e <UART_SetConfig+0x2e6>
 8006750:	2304      	movs	r3, #4
 8006752:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006756:	e01a      	b.n	800678e <UART_SetConfig+0x2e6>
 8006758:	2308      	movs	r3, #8
 800675a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800675e:	e016      	b.n	800678e <UART_SetConfig+0x2e6>
 8006760:	2310      	movs	r3, #16
 8006762:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006766:	e012      	b.n	800678e <UART_SetConfig+0x2e6>
 8006768:	efff69f3 	.word	0xefff69f3
 800676c:	40008000 	.word	0x40008000
 8006770:	40013800 	.word	0x40013800
 8006774:	40021000 	.word	0x40021000
 8006778:	40004400 	.word	0x40004400
 800677c:	40004800 	.word	0x40004800
 8006780:	40004c00 	.word	0x40004c00
 8006784:	40005000 	.word	0x40005000
 8006788:	2310      	movs	r3, #16
 800678a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a9f      	ldr	r2, [pc, #636]	; (8006a10 <UART_SetConfig+0x568>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d17a      	bne.n	800688e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006798:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800679c:	2b08      	cmp	r3, #8
 800679e:	d824      	bhi.n	80067ea <UART_SetConfig+0x342>
 80067a0:	a201      	add	r2, pc, #4	; (adr r2, 80067a8 <UART_SetConfig+0x300>)
 80067a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067a6:	bf00      	nop
 80067a8:	080067cd 	.word	0x080067cd
 80067ac:	080067eb 	.word	0x080067eb
 80067b0:	080067d5 	.word	0x080067d5
 80067b4:	080067eb 	.word	0x080067eb
 80067b8:	080067db 	.word	0x080067db
 80067bc:	080067eb 	.word	0x080067eb
 80067c0:	080067eb 	.word	0x080067eb
 80067c4:	080067eb 	.word	0x080067eb
 80067c8:	080067e3 	.word	0x080067e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067cc:	f7fc ff56 	bl	800367c <HAL_RCC_GetPCLK1Freq>
 80067d0:	61f8      	str	r0, [r7, #28]
        break;
 80067d2:	e010      	b.n	80067f6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067d4:	4b8f      	ldr	r3, [pc, #572]	; (8006a14 <UART_SetConfig+0x56c>)
 80067d6:	61fb      	str	r3, [r7, #28]
        break;
 80067d8:	e00d      	b.n	80067f6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067da:	f7fc feb7 	bl	800354c <HAL_RCC_GetSysClockFreq>
 80067de:	61f8      	str	r0, [r7, #28]
        break;
 80067e0:	e009      	b.n	80067f6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067e6:	61fb      	str	r3, [r7, #28]
        break;
 80067e8:	e005      	b.n	80067f6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80067ea:	2300      	movs	r3, #0
 80067ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80067f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80067f6:	69fb      	ldr	r3, [r7, #28]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	f000 80fb 	beq.w	80069f4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	685a      	ldr	r2, [r3, #4]
 8006802:	4613      	mov	r3, r2
 8006804:	005b      	lsls	r3, r3, #1
 8006806:	4413      	add	r3, r2
 8006808:	69fa      	ldr	r2, [r7, #28]
 800680a:	429a      	cmp	r2, r3
 800680c:	d305      	bcc.n	800681a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006814:	69fa      	ldr	r2, [r7, #28]
 8006816:	429a      	cmp	r2, r3
 8006818:	d903      	bls.n	8006822 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006820:	e0e8      	b.n	80069f4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006822:	69fb      	ldr	r3, [r7, #28]
 8006824:	2200      	movs	r2, #0
 8006826:	461c      	mov	r4, r3
 8006828:	4615      	mov	r5, r2
 800682a:	f04f 0200 	mov.w	r2, #0
 800682e:	f04f 0300 	mov.w	r3, #0
 8006832:	022b      	lsls	r3, r5, #8
 8006834:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006838:	0222      	lsls	r2, r4, #8
 800683a:	68f9      	ldr	r1, [r7, #12]
 800683c:	6849      	ldr	r1, [r1, #4]
 800683e:	0849      	lsrs	r1, r1, #1
 8006840:	2000      	movs	r0, #0
 8006842:	4688      	mov	r8, r1
 8006844:	4681      	mov	r9, r0
 8006846:	eb12 0a08 	adds.w	sl, r2, r8
 800684a:	eb43 0b09 	adc.w	fp, r3, r9
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	603b      	str	r3, [r7, #0]
 8006856:	607a      	str	r2, [r7, #4]
 8006858:	e9d7 2300 	ldrd	r2, r3, [r7]
 800685c:	4650      	mov	r0, sl
 800685e:	4659      	mov	r1, fp
 8006860:	f7fa f9b2 	bl	8000bc8 <__aeabi_uldivmod>
 8006864:	4602      	mov	r2, r0
 8006866:	460b      	mov	r3, r1
 8006868:	4613      	mov	r3, r2
 800686a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800686c:	69bb      	ldr	r3, [r7, #24]
 800686e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006872:	d308      	bcc.n	8006886 <UART_SetConfig+0x3de>
 8006874:	69bb      	ldr	r3, [r7, #24]
 8006876:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800687a:	d204      	bcs.n	8006886 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	69ba      	ldr	r2, [r7, #24]
 8006882:	60da      	str	r2, [r3, #12]
 8006884:	e0b6      	b.n	80069f4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006886:	2301      	movs	r3, #1
 8006888:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800688c:	e0b2      	b.n	80069f4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	69db      	ldr	r3, [r3, #28]
 8006892:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006896:	d15e      	bne.n	8006956 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006898:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800689c:	2b08      	cmp	r3, #8
 800689e:	d828      	bhi.n	80068f2 <UART_SetConfig+0x44a>
 80068a0:	a201      	add	r2, pc, #4	; (adr r2, 80068a8 <UART_SetConfig+0x400>)
 80068a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068a6:	bf00      	nop
 80068a8:	080068cd 	.word	0x080068cd
 80068ac:	080068d5 	.word	0x080068d5
 80068b0:	080068dd 	.word	0x080068dd
 80068b4:	080068f3 	.word	0x080068f3
 80068b8:	080068e3 	.word	0x080068e3
 80068bc:	080068f3 	.word	0x080068f3
 80068c0:	080068f3 	.word	0x080068f3
 80068c4:	080068f3 	.word	0x080068f3
 80068c8:	080068eb 	.word	0x080068eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068cc:	f7fc fed6 	bl	800367c <HAL_RCC_GetPCLK1Freq>
 80068d0:	61f8      	str	r0, [r7, #28]
        break;
 80068d2:	e014      	b.n	80068fe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068d4:	f7fc fee8 	bl	80036a8 <HAL_RCC_GetPCLK2Freq>
 80068d8:	61f8      	str	r0, [r7, #28]
        break;
 80068da:	e010      	b.n	80068fe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068dc:	4b4d      	ldr	r3, [pc, #308]	; (8006a14 <UART_SetConfig+0x56c>)
 80068de:	61fb      	str	r3, [r7, #28]
        break;
 80068e0:	e00d      	b.n	80068fe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068e2:	f7fc fe33 	bl	800354c <HAL_RCC_GetSysClockFreq>
 80068e6:	61f8      	str	r0, [r7, #28]
        break;
 80068e8:	e009      	b.n	80068fe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068ee:	61fb      	str	r3, [r7, #28]
        break;
 80068f0:	e005      	b.n	80068fe <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80068f2:	2300      	movs	r3, #0
 80068f4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80068f6:	2301      	movs	r3, #1
 80068f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80068fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d077      	beq.n	80069f4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006904:	69fb      	ldr	r3, [r7, #28]
 8006906:	005a      	lsls	r2, r3, #1
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	085b      	lsrs	r3, r3, #1
 800690e:	441a      	add	r2, r3
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	fbb2 f3f3 	udiv	r3, r2, r3
 8006918:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800691a:	69bb      	ldr	r3, [r7, #24]
 800691c:	2b0f      	cmp	r3, #15
 800691e:	d916      	bls.n	800694e <UART_SetConfig+0x4a6>
 8006920:	69bb      	ldr	r3, [r7, #24]
 8006922:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006926:	d212      	bcs.n	800694e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006928:	69bb      	ldr	r3, [r7, #24]
 800692a:	b29b      	uxth	r3, r3
 800692c:	f023 030f 	bic.w	r3, r3, #15
 8006930:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	085b      	lsrs	r3, r3, #1
 8006936:	b29b      	uxth	r3, r3
 8006938:	f003 0307 	and.w	r3, r3, #7
 800693c:	b29a      	uxth	r2, r3
 800693e:	8afb      	ldrh	r3, [r7, #22]
 8006940:	4313      	orrs	r3, r2
 8006942:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	8afa      	ldrh	r2, [r7, #22]
 800694a:	60da      	str	r2, [r3, #12]
 800694c:	e052      	b.n	80069f4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006954:	e04e      	b.n	80069f4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006956:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800695a:	2b08      	cmp	r3, #8
 800695c:	d827      	bhi.n	80069ae <UART_SetConfig+0x506>
 800695e:	a201      	add	r2, pc, #4	; (adr r2, 8006964 <UART_SetConfig+0x4bc>)
 8006960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006964:	08006989 	.word	0x08006989
 8006968:	08006991 	.word	0x08006991
 800696c:	08006999 	.word	0x08006999
 8006970:	080069af 	.word	0x080069af
 8006974:	0800699f 	.word	0x0800699f
 8006978:	080069af 	.word	0x080069af
 800697c:	080069af 	.word	0x080069af
 8006980:	080069af 	.word	0x080069af
 8006984:	080069a7 	.word	0x080069a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006988:	f7fc fe78 	bl	800367c <HAL_RCC_GetPCLK1Freq>
 800698c:	61f8      	str	r0, [r7, #28]
        break;
 800698e:	e014      	b.n	80069ba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006990:	f7fc fe8a 	bl	80036a8 <HAL_RCC_GetPCLK2Freq>
 8006994:	61f8      	str	r0, [r7, #28]
        break;
 8006996:	e010      	b.n	80069ba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006998:	4b1e      	ldr	r3, [pc, #120]	; (8006a14 <UART_SetConfig+0x56c>)
 800699a:	61fb      	str	r3, [r7, #28]
        break;
 800699c:	e00d      	b.n	80069ba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800699e:	f7fc fdd5 	bl	800354c <HAL_RCC_GetSysClockFreq>
 80069a2:	61f8      	str	r0, [r7, #28]
        break;
 80069a4:	e009      	b.n	80069ba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069aa:	61fb      	str	r3, [r7, #28]
        break;
 80069ac:	e005      	b.n	80069ba <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80069ae:	2300      	movs	r3, #0
 80069b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80069b8:	bf00      	nop
    }

    if (pclk != 0U)
 80069ba:	69fb      	ldr	r3, [r7, #28]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d019      	beq.n	80069f4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	085a      	lsrs	r2, r3, #1
 80069c6:	69fb      	ldr	r3, [r7, #28]
 80069c8:	441a      	add	r2, r3
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80069d2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069d4:	69bb      	ldr	r3, [r7, #24]
 80069d6:	2b0f      	cmp	r3, #15
 80069d8:	d909      	bls.n	80069ee <UART_SetConfig+0x546>
 80069da:	69bb      	ldr	r3, [r7, #24]
 80069dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069e0:	d205      	bcs.n	80069ee <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	b29a      	uxth	r2, r3
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	60da      	str	r2, [r3, #12]
 80069ec:	e002      	b.n	80069f4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80069ee:	2301      	movs	r3, #1
 80069f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2200      	movs	r2, #0
 80069f8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2200      	movs	r2, #0
 80069fe:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006a00:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3728      	adds	r7, #40	; 0x28
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a0e:	bf00      	nop
 8006a10:	40008000 	.word	0x40008000
 8006a14:	00f42400 	.word	0x00f42400

08006a18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b083      	sub	sp, #12
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a24:	f003 0308 	and.w	r3, r3, #8
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d00a      	beq.n	8006a42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	430a      	orrs	r2, r1
 8006a40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a46:	f003 0301 	and.w	r3, r3, #1
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d00a      	beq.n	8006a64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	430a      	orrs	r2, r1
 8006a62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a68:	f003 0302 	and.w	r3, r3, #2
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d00a      	beq.n	8006a86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	430a      	orrs	r2, r1
 8006a84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8a:	f003 0304 	and.w	r3, r3, #4
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d00a      	beq.n	8006aa8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	430a      	orrs	r2, r1
 8006aa6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aac:	f003 0310 	and.w	r3, r3, #16
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00a      	beq.n	8006aca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	430a      	orrs	r2, r1
 8006ac8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ace:	f003 0320 	and.w	r3, r3, #32
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d00a      	beq.n	8006aec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	430a      	orrs	r2, r1
 8006aea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006af0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d01a      	beq.n	8006b2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	430a      	orrs	r2, r1
 8006b0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b16:	d10a      	bne.n	8006b2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	430a      	orrs	r2, r1
 8006b2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00a      	beq.n	8006b50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	430a      	orrs	r2, r1
 8006b4e:	605a      	str	r2, [r3, #4]
  }
}
 8006b50:	bf00      	nop
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr

08006b5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b098      	sub	sp, #96	; 0x60
 8006b60:	af02      	add	r7, sp, #8
 8006b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2200      	movs	r2, #0
 8006b68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b6c:	f7fb fcfe 	bl	800256c <HAL_GetTick>
 8006b70:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 0308 	and.w	r3, r3, #8
 8006b7c:	2b08      	cmp	r3, #8
 8006b7e:	d12e      	bne.n	8006bde <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b80:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b84:	9300      	str	r3, [sp, #0]
 8006b86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f000 f88c 	bl	8006cac <UART_WaitOnFlagUntilTimeout>
 8006b94:	4603      	mov	r3, r0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d021      	beq.n	8006bde <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ba2:	e853 3f00 	ldrex	r3, [r3]
 8006ba6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006ba8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006baa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bae:	653b      	str	r3, [r7, #80]	; 0x50
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006bb8:	647b      	str	r3, [r7, #68]	; 0x44
 8006bba:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bbc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006bbe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006bc0:	e841 2300 	strex	r3, r2, [r1]
 8006bc4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006bc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d1e6      	bne.n	8006b9a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2220      	movs	r2, #32
 8006bd0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006bda:	2303      	movs	r3, #3
 8006bdc:	e062      	b.n	8006ca4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 0304 	and.w	r3, r3, #4
 8006be8:	2b04      	cmp	r3, #4
 8006bea:	d149      	bne.n	8006c80 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006bec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006bf0:	9300      	str	r3, [sp, #0]
 8006bf2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 f856 	bl	8006cac <UART_WaitOnFlagUntilTimeout>
 8006c00:	4603      	mov	r3, r0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d03c      	beq.n	8006c80 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c0e:	e853 3f00 	ldrex	r3, [r3]
 8006c12:	623b      	str	r3, [r7, #32]
   return(result);
 8006c14:	6a3b      	ldr	r3, [r7, #32]
 8006c16:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	461a      	mov	r2, r3
 8006c22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c24:	633b      	str	r3, [r7, #48]	; 0x30
 8006c26:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c28:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c2c:	e841 2300 	strex	r3, r2, [r1]
 8006c30:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d1e6      	bne.n	8006c06 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	3308      	adds	r3, #8
 8006c3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	e853 3f00 	ldrex	r3, [r3]
 8006c46:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f023 0301 	bic.w	r3, r3, #1
 8006c4e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	3308      	adds	r3, #8
 8006c56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c58:	61fa      	str	r2, [r7, #28]
 8006c5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5c:	69b9      	ldr	r1, [r7, #24]
 8006c5e:	69fa      	ldr	r2, [r7, #28]
 8006c60:	e841 2300 	strex	r3, r2, [r1]
 8006c64:	617b      	str	r3, [r7, #20]
   return(result);
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d1e5      	bne.n	8006c38 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2220      	movs	r2, #32
 8006c70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2200      	movs	r2, #0
 8006c78:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	e011      	b.n	8006ca4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2220      	movs	r2, #32
 8006c84:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2220      	movs	r2, #32
 8006c8a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2200      	movs	r2, #0
 8006c92:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2200      	movs	r2, #0
 8006c98:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006ca2:	2300      	movs	r3, #0
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3758      	adds	r7, #88	; 0x58
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}

08006cac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b084      	sub	sp, #16
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	603b      	str	r3, [r7, #0]
 8006cb8:	4613      	mov	r3, r2
 8006cba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cbc:	e049      	b.n	8006d52 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cbe:	69bb      	ldr	r3, [r7, #24]
 8006cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cc4:	d045      	beq.n	8006d52 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cc6:	f7fb fc51 	bl	800256c <HAL_GetTick>
 8006cca:	4602      	mov	r2, r0
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	1ad3      	subs	r3, r2, r3
 8006cd0:	69ba      	ldr	r2, [r7, #24]
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d302      	bcc.n	8006cdc <UART_WaitOnFlagUntilTimeout+0x30>
 8006cd6:	69bb      	ldr	r3, [r7, #24]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d101      	bne.n	8006ce0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006cdc:	2303      	movs	r3, #3
 8006cde:	e048      	b.n	8006d72 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 0304 	and.w	r3, r3, #4
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d031      	beq.n	8006d52 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	69db      	ldr	r3, [r3, #28]
 8006cf4:	f003 0308 	and.w	r3, r3, #8
 8006cf8:	2b08      	cmp	r3, #8
 8006cfa:	d110      	bne.n	8006d1e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	2208      	movs	r2, #8
 8006d02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d04:	68f8      	ldr	r0, [r7, #12]
 8006d06:	f000 f838 	bl	8006d7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2208      	movs	r2, #8
 8006d0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2200      	movs	r2, #0
 8006d16:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e029      	b.n	8006d72 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	69db      	ldr	r3, [r3, #28]
 8006d24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d2c:	d111      	bne.n	8006d52 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d38:	68f8      	ldr	r0, [r7, #12]
 8006d3a:	f000 f81e 	bl	8006d7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2220      	movs	r2, #32
 8006d42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006d4e:	2303      	movs	r3, #3
 8006d50:	e00f      	b.n	8006d72 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	69da      	ldr	r2, [r3, #28]
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	4013      	ands	r3, r2
 8006d5c:	68ba      	ldr	r2, [r7, #8]
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	bf0c      	ite	eq
 8006d62:	2301      	moveq	r3, #1
 8006d64:	2300      	movne	r3, #0
 8006d66:	b2db      	uxtb	r3, r3
 8006d68:	461a      	mov	r2, r3
 8006d6a:	79fb      	ldrb	r3, [r7, #7]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d0a6      	beq.n	8006cbe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d70:	2300      	movs	r3, #0
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3710      	adds	r7, #16
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}

08006d7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d7a:	b480      	push	{r7}
 8006d7c:	b095      	sub	sp, #84	; 0x54
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d8a:	e853 3f00 	ldrex	r3, [r3]
 8006d8e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d92:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006da0:	643b      	str	r3, [r7, #64]	; 0x40
 8006da2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006da6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006da8:	e841 2300 	strex	r3, r2, [r1]
 8006dac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d1e6      	bne.n	8006d82 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	3308      	adds	r3, #8
 8006dba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dbc:	6a3b      	ldr	r3, [r7, #32]
 8006dbe:	e853 3f00 	ldrex	r3, [r3]
 8006dc2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006dc4:	69fb      	ldr	r3, [r7, #28]
 8006dc6:	f023 0301 	bic.w	r3, r3, #1
 8006dca:	64bb      	str	r3, [r7, #72]	; 0x48
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	3308      	adds	r3, #8
 8006dd2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006dd4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006dd6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006dda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ddc:	e841 2300 	strex	r3, r2, [r1]
 8006de0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1e5      	bne.n	8006db4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dec:	2b01      	cmp	r3, #1
 8006dee:	d118      	bne.n	8006e22 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	e853 3f00 	ldrex	r3, [r3]
 8006dfc:	60bb      	str	r3, [r7, #8]
   return(result);
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	f023 0310 	bic.w	r3, r3, #16
 8006e04:	647b      	str	r3, [r7, #68]	; 0x44
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e0e:	61bb      	str	r3, [r7, #24]
 8006e10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e12:	6979      	ldr	r1, [r7, #20]
 8006e14:	69ba      	ldr	r2, [r7, #24]
 8006e16:	e841 2300 	strex	r3, r2, [r1]
 8006e1a:	613b      	str	r3, [r7, #16]
   return(result);
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d1e6      	bne.n	8006df0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2220      	movs	r2, #32
 8006e26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006e36:	bf00      	nop
 8006e38:	3754      	adds	r7, #84	; 0x54
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e40:	4770      	bx	lr
	...

08006e44 <__NVIC_SetPriority>:
{
 8006e44:	b480      	push	{r7}
 8006e46:	b083      	sub	sp, #12
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	6039      	str	r1, [r7, #0]
 8006e4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	db0a      	blt.n	8006e6e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	b2da      	uxtb	r2, r3
 8006e5c:	490c      	ldr	r1, [pc, #48]	; (8006e90 <__NVIC_SetPriority+0x4c>)
 8006e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e62:	0112      	lsls	r2, r2, #4
 8006e64:	b2d2      	uxtb	r2, r2
 8006e66:	440b      	add	r3, r1
 8006e68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006e6c:	e00a      	b.n	8006e84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	b2da      	uxtb	r2, r3
 8006e72:	4908      	ldr	r1, [pc, #32]	; (8006e94 <__NVIC_SetPriority+0x50>)
 8006e74:	79fb      	ldrb	r3, [r7, #7]
 8006e76:	f003 030f 	and.w	r3, r3, #15
 8006e7a:	3b04      	subs	r3, #4
 8006e7c:	0112      	lsls	r2, r2, #4
 8006e7e:	b2d2      	uxtb	r2, r2
 8006e80:	440b      	add	r3, r1
 8006e82:	761a      	strb	r2, [r3, #24]
}
 8006e84:	bf00      	nop
 8006e86:	370c      	adds	r7, #12
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr
 8006e90:	e000e100 	.word	0xe000e100
 8006e94:	e000ed00 	.word	0xe000ed00

08006e98 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006e9c:	4b05      	ldr	r3, [pc, #20]	; (8006eb4 <SysTick_Handler+0x1c>)
 8006e9e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006ea0:	f002 fcc4 	bl	800982c <xTaskGetSchedulerState>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d001      	beq.n	8006eae <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006eaa:	f003 fc8d 	bl	800a7c8 <xPortSysTickHandler>
  }
}
 8006eae:	bf00      	nop
 8006eb0:	bd80      	pop	{r7, pc}
 8006eb2:	bf00      	nop
 8006eb4:	e000e010 	.word	0xe000e010

08006eb8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006ebc:	2100      	movs	r1, #0
 8006ebe:	f06f 0004 	mvn.w	r0, #4
 8006ec2:	f7ff ffbf 	bl	8006e44 <__NVIC_SetPriority>
#endif
}
 8006ec6:	bf00      	nop
 8006ec8:	bd80      	pop	{r7, pc}
	...

08006ecc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006ecc:	b480      	push	{r7}
 8006ece:	b083      	sub	sp, #12
 8006ed0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ed2:	f3ef 8305 	mrs	r3, IPSR
 8006ed6:	603b      	str	r3, [r7, #0]
  return(result);
 8006ed8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d003      	beq.n	8006ee6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006ede:	f06f 0305 	mvn.w	r3, #5
 8006ee2:	607b      	str	r3, [r7, #4]
 8006ee4:	e00c      	b.n	8006f00 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006ee6:	4b0a      	ldr	r3, [pc, #40]	; (8006f10 <osKernelInitialize+0x44>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d105      	bne.n	8006efa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006eee:	4b08      	ldr	r3, [pc, #32]	; (8006f10 <osKernelInitialize+0x44>)
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	607b      	str	r3, [r7, #4]
 8006ef8:	e002      	b.n	8006f00 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006efa:	f04f 33ff 	mov.w	r3, #4294967295
 8006efe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006f00:	687b      	ldr	r3, [r7, #4]
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	370c      	adds	r7, #12
 8006f06:	46bd      	mov	sp, r7
 8006f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0c:	4770      	bx	lr
 8006f0e:	bf00      	nop
 8006f10:	20000430 	.word	0x20000430

08006f14 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b082      	sub	sp, #8
 8006f18:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f1a:	f3ef 8305 	mrs	r3, IPSR
 8006f1e:	603b      	str	r3, [r7, #0]
  return(result);
 8006f20:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d003      	beq.n	8006f2e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006f26:	f06f 0305 	mvn.w	r3, #5
 8006f2a:	607b      	str	r3, [r7, #4]
 8006f2c:	e010      	b.n	8006f50 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006f2e:	4b0b      	ldr	r3, [pc, #44]	; (8006f5c <osKernelStart+0x48>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	d109      	bne.n	8006f4a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006f36:	f7ff ffbf 	bl	8006eb8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006f3a:	4b08      	ldr	r3, [pc, #32]	; (8006f5c <osKernelStart+0x48>)
 8006f3c:	2202      	movs	r2, #2
 8006f3e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006f40:	f002 f818 	bl	8008f74 <vTaskStartScheduler>
      stat = osOK;
 8006f44:	2300      	movs	r3, #0
 8006f46:	607b      	str	r3, [r7, #4]
 8006f48:	e002      	b.n	8006f50 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f4e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006f50:	687b      	ldr	r3, [r7, #4]
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3708      	adds	r7, #8
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop
 8006f5c:	20000430 	.word	0x20000430

08006f60 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b08e      	sub	sp, #56	; 0x38
 8006f64:	af04      	add	r7, sp, #16
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f70:	f3ef 8305 	mrs	r3, IPSR
 8006f74:	617b      	str	r3, [r7, #20]
  return(result);
 8006f76:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d17e      	bne.n	800707a <osThreadNew+0x11a>
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d07b      	beq.n	800707a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006f82:	2380      	movs	r3, #128	; 0x80
 8006f84:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006f86:	2318      	movs	r3, #24
 8006f88:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f92:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d045      	beq.n	8007026 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d002      	beq.n	8006fa8 <osThreadNew+0x48>
        name = attr->name;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	699b      	ldr	r3, [r3, #24]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d002      	beq.n	8006fb6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	699b      	ldr	r3, [r3, #24]
 8006fb4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006fb6:	69fb      	ldr	r3, [r7, #28]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d008      	beq.n	8006fce <osThreadNew+0x6e>
 8006fbc:	69fb      	ldr	r3, [r7, #28]
 8006fbe:	2b38      	cmp	r3, #56	; 0x38
 8006fc0:	d805      	bhi.n	8006fce <osThreadNew+0x6e>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	f003 0301 	and.w	r3, r3, #1
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d001      	beq.n	8006fd2 <osThreadNew+0x72>
        return (NULL);
 8006fce:	2300      	movs	r3, #0
 8006fd0:	e054      	b.n	800707c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	695b      	ldr	r3, [r3, #20]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d003      	beq.n	8006fe2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	695b      	ldr	r3, [r3, #20]
 8006fde:	089b      	lsrs	r3, r3, #2
 8006fe0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00e      	beq.n	8007008 <osThreadNew+0xa8>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	68db      	ldr	r3, [r3, #12]
 8006fee:	2bb7      	cmp	r3, #183	; 0xb7
 8006ff0:	d90a      	bls.n	8007008 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d006      	beq.n	8007008 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	695b      	ldr	r3, [r3, #20]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d002      	beq.n	8007008 <osThreadNew+0xa8>
        mem = 1;
 8007002:	2301      	movs	r3, #1
 8007004:	61bb      	str	r3, [r7, #24]
 8007006:	e010      	b.n	800702a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d10c      	bne.n	800702a <osThreadNew+0xca>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	68db      	ldr	r3, [r3, #12]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d108      	bne.n	800702a <osThreadNew+0xca>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	691b      	ldr	r3, [r3, #16]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d104      	bne.n	800702a <osThreadNew+0xca>
          mem = 0;
 8007020:	2300      	movs	r3, #0
 8007022:	61bb      	str	r3, [r7, #24]
 8007024:	e001      	b.n	800702a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007026:	2300      	movs	r3, #0
 8007028:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800702a:	69bb      	ldr	r3, [r7, #24]
 800702c:	2b01      	cmp	r3, #1
 800702e:	d110      	bne.n	8007052 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007034:	687a      	ldr	r2, [r7, #4]
 8007036:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007038:	9202      	str	r2, [sp, #8]
 800703a:	9301      	str	r3, [sp, #4]
 800703c:	69fb      	ldr	r3, [r7, #28]
 800703e:	9300      	str	r3, [sp, #0]
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	6a3a      	ldr	r2, [r7, #32]
 8007044:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007046:	68f8      	ldr	r0, [r7, #12]
 8007048:	f001 fda8 	bl	8008b9c <xTaskCreateStatic>
 800704c:	4603      	mov	r3, r0
 800704e:	613b      	str	r3, [r7, #16]
 8007050:	e013      	b.n	800707a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d110      	bne.n	800707a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007058:	6a3b      	ldr	r3, [r7, #32]
 800705a:	b29a      	uxth	r2, r3
 800705c:	f107 0310 	add.w	r3, r7, #16
 8007060:	9301      	str	r3, [sp, #4]
 8007062:	69fb      	ldr	r3, [r7, #28]
 8007064:	9300      	str	r3, [sp, #0]
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800706a:	68f8      	ldr	r0, [r7, #12]
 800706c:	f001 fdf3 	bl	8008c56 <xTaskCreate>
 8007070:	4603      	mov	r3, r0
 8007072:	2b01      	cmp	r3, #1
 8007074:	d001      	beq.n	800707a <osThreadNew+0x11a>
            hTask = NULL;
 8007076:	2300      	movs	r3, #0
 8007078:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800707a:	693b      	ldr	r3, [r7, #16]
}
 800707c:	4618      	mov	r0, r3
 800707e:	3728      	adds	r7, #40	; 0x28
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007084:	b580      	push	{r7, lr}
 8007086:	b084      	sub	sp, #16
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800708c:	f3ef 8305 	mrs	r3, IPSR
 8007090:	60bb      	str	r3, [r7, #8]
  return(result);
 8007092:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007094:	2b00      	cmp	r3, #0
 8007096:	d003      	beq.n	80070a0 <osDelay+0x1c>
    stat = osErrorISR;
 8007098:	f06f 0305 	mvn.w	r3, #5
 800709c:	60fb      	str	r3, [r7, #12]
 800709e:	e007      	b.n	80070b0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80070a0:	2300      	movs	r3, #0
 80070a2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d002      	beq.n	80070b0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f001 ff2e 	bl	8008f0c <vTaskDelay>
    }
  }

  return (stat);
 80070b0:	68fb      	ldr	r3, [r7, #12]
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3710      	adds	r7, #16
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}

080070ba <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 80070ba:	b580      	push	{r7, lr}
 80070bc:	b084      	sub	sp, #16
 80070be:	af00      	add	r7, sp, #0
 80070c0:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f003 f9a1 	bl	800a40a <pvTimerGetTimerID>
 80070c8:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d005      	beq.n	80070dc <TimerCallback+0x22>
    callb->func (callb->arg);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	68fa      	ldr	r2, [r7, #12]
 80070d6:	6852      	ldr	r2, [r2, #4]
 80070d8:	4610      	mov	r0, r2
 80070da:	4798      	blx	r3
  }
}
 80070dc:	bf00      	nop
 80070de:	3710      	adds	r7, #16
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}

080070e4 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b08c      	sub	sp, #48	; 0x30
 80070e8:	af02      	add	r7, sp, #8
 80070ea:	60f8      	str	r0, [r7, #12]
 80070ec:	607a      	str	r2, [r7, #4]
 80070ee:	603b      	str	r3, [r7, #0]
 80070f0:	460b      	mov	r3, r1
 80070f2:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 80070f4:	2300      	movs	r3, #0
 80070f6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80070f8:	f3ef 8305 	mrs	r3, IPSR
 80070fc:	613b      	str	r3, [r7, #16]
  return(result);
 80070fe:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8007100:	2b00      	cmp	r3, #0
 8007102:	d163      	bne.n	80071cc <osTimerNew+0xe8>
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d060      	beq.n	80071cc <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800710a:	2008      	movs	r0, #8
 800710c:	f003 fbec 	bl	800a8e8 <pvPortMalloc>
 8007110:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d059      	beq.n	80071cc <osTimerNew+0xe8>
      callb->func = func;
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	68fa      	ldr	r2, [r7, #12]
 800711c:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8007124:	7afb      	ldrb	r3, [r7, #11]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d102      	bne.n	8007130 <osTimerNew+0x4c>
        reload = pdFALSE;
 800712a:	2300      	movs	r3, #0
 800712c:	61fb      	str	r3, [r7, #28]
 800712e:	e001      	b.n	8007134 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8007130:	2301      	movs	r3, #1
 8007132:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8007134:	f04f 33ff 	mov.w	r3, #4294967295
 8007138:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800713a:	2300      	movs	r3, #0
 800713c:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d01c      	beq.n	800717e <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d002      	beq.n	8007152 <osTimerNew+0x6e>
          name = attr->name;
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d006      	beq.n	8007168 <osTimerNew+0x84>
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	68db      	ldr	r3, [r3, #12]
 800715e:	2b2b      	cmp	r3, #43	; 0x2b
 8007160:	d902      	bls.n	8007168 <osTimerNew+0x84>
          mem = 1;
 8007162:	2301      	movs	r3, #1
 8007164:	61bb      	str	r3, [r7, #24]
 8007166:	e00c      	b.n	8007182 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d108      	bne.n	8007182 <osTimerNew+0x9e>
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d104      	bne.n	8007182 <osTimerNew+0x9e>
            mem = 0;
 8007178:	2300      	movs	r3, #0
 800717a:	61bb      	str	r3, [r7, #24]
 800717c:	e001      	b.n	8007182 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800717e:	2300      	movs	r3, #0
 8007180:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	2b01      	cmp	r3, #1
 8007186:	d10c      	bne.n	80071a2 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	9301      	str	r3, [sp, #4]
 800718e:	4b12      	ldr	r3, [pc, #72]	; (80071d8 <osTimerNew+0xf4>)
 8007190:	9300      	str	r3, [sp, #0]
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	69fa      	ldr	r2, [r7, #28]
 8007196:	2101      	movs	r1, #1
 8007198:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800719a:	f002 fd8e 	bl	8009cba <xTimerCreateStatic>
 800719e:	6238      	str	r0, [r7, #32]
 80071a0:	e00b      	b.n	80071ba <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 80071a2:	69bb      	ldr	r3, [r7, #24]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d108      	bne.n	80071ba <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 80071a8:	4b0b      	ldr	r3, [pc, #44]	; (80071d8 <osTimerNew+0xf4>)
 80071aa:	9300      	str	r3, [sp, #0]
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	69fa      	ldr	r2, [r7, #28]
 80071b0:	2101      	movs	r1, #1
 80071b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80071b4:	f002 fd60 	bl	8009c78 <xTimerCreate>
 80071b8:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 80071ba:	6a3b      	ldr	r3, [r7, #32]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d105      	bne.n	80071cc <osTimerNew+0xe8>
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d002      	beq.n	80071cc <osTimerNew+0xe8>
        vPortFree (callb);
 80071c6:	6978      	ldr	r0, [r7, #20]
 80071c8:	f003 fc5a 	bl	800aa80 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 80071cc:	6a3b      	ldr	r3, [r7, #32]
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	3728      	adds	r7, #40	; 0x28
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bd80      	pop	{r7, pc}
 80071d6:	bf00      	nop
 80071d8:	080070bb 	.word	0x080070bb

080071dc <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 80071dc:	b580      	push	{r7, lr}
 80071de:	b088      	sub	sp, #32
 80071e0:	af02      	add	r7, sp, #8
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071ea:	f3ef 8305 	mrs	r3, IPSR
 80071ee:	60fb      	str	r3, [r7, #12]
  return(result);
 80071f0:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d003      	beq.n	80071fe <osTimerStart+0x22>
    stat = osErrorISR;
 80071f6:	f06f 0305 	mvn.w	r3, #5
 80071fa:	617b      	str	r3, [r7, #20]
 80071fc:	e017      	b.n	800722e <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d103      	bne.n	800720c <osTimerStart+0x30>
    stat = osErrorParameter;
 8007204:	f06f 0303 	mvn.w	r3, #3
 8007208:	617b      	str	r3, [r7, #20]
 800720a:	e010      	b.n	800722e <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800720c:	2300      	movs	r3, #0
 800720e:	9300      	str	r3, [sp, #0]
 8007210:	2300      	movs	r3, #0
 8007212:	683a      	ldr	r2, [r7, #0]
 8007214:	2104      	movs	r1, #4
 8007216:	6938      	ldr	r0, [r7, #16]
 8007218:	f002 fdc8 	bl	8009dac <xTimerGenericCommand>
 800721c:	4603      	mov	r3, r0
 800721e:	2b01      	cmp	r3, #1
 8007220:	d102      	bne.n	8007228 <osTimerStart+0x4c>
      stat = osOK;
 8007222:	2300      	movs	r3, #0
 8007224:	617b      	str	r3, [r7, #20]
 8007226:	e002      	b.n	800722e <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8007228:	f06f 0302 	mvn.w	r3, #2
 800722c:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800722e:	697b      	ldr	r3, [r7, #20]
}
 8007230:	4618      	mov	r0, r3
 8007232:	3718      	adds	r7, #24
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <osTimerIsRunning>:
  }

  return (stat);
}

uint32_t osTimerIsRunning (osTimerId_t timer_id) {
 8007238:	b580      	push	{r7, lr}
 800723a:	b086      	sub	sp, #24
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007244:	f3ef 8305 	mrs	r3, IPSR
 8007248:	60fb      	str	r3, [r7, #12]
  return(result);
 800724a:	68fb      	ldr	r3, [r7, #12]
  uint32_t running;

  if (IS_IRQ() || (hTimer == NULL)) {
 800724c:	2b00      	cmp	r3, #0
 800724e:	d102      	bne.n	8007256 <osTimerIsRunning+0x1e>
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d102      	bne.n	800725c <osTimerIsRunning+0x24>
    running = 0U;
 8007256:	2300      	movs	r3, #0
 8007258:	617b      	str	r3, [r7, #20]
 800725a:	e004      	b.n	8007266 <osTimerIsRunning+0x2e>
  } else {
    running = (uint32_t)xTimerIsTimerActive (hTimer);
 800725c:	6938      	ldr	r0, [r7, #16]
 800725e:	f003 f8ab 	bl	800a3b8 <xTimerIsTimerActive>
 8007262:	4603      	mov	r3, r0
 8007264:	617b      	str	r3, [r7, #20]
  }

  return (running);
 8007266:	697b      	ldr	r3, [r7, #20]
}
 8007268:	4618      	mov	r0, r3
 800726a:	3718      	adds	r7, #24
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}

08007270 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8007270:	b580      	push	{r7, lr}
 8007272:	b088      	sub	sp, #32
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8007278:	2300      	movs	r3, #0
 800727a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800727c:	f3ef 8305 	mrs	r3, IPSR
 8007280:	60bb      	str	r3, [r7, #8]
  return(result);
 8007282:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8007284:	2b00      	cmp	r3, #0
 8007286:	d174      	bne.n	8007372 <osMutexNew+0x102>
    if (attr != NULL) {
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d003      	beq.n	8007296 <osMutexNew+0x26>
      type = attr->attr_bits;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	61bb      	str	r3, [r7, #24]
 8007294:	e001      	b.n	800729a <osMutexNew+0x2a>
    } else {
      type = 0U;
 8007296:	2300      	movs	r3, #0
 8007298:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800729a:	69bb      	ldr	r3, [r7, #24]
 800729c:	f003 0301 	and.w	r3, r3, #1
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d002      	beq.n	80072aa <osMutexNew+0x3a>
      rmtx = 1U;
 80072a4:	2301      	movs	r3, #1
 80072a6:	617b      	str	r3, [r7, #20]
 80072a8:	e001      	b.n	80072ae <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80072aa:	2300      	movs	r3, #0
 80072ac:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80072ae:	69bb      	ldr	r3, [r7, #24]
 80072b0:	f003 0308 	and.w	r3, r3, #8
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d15c      	bne.n	8007372 <osMutexNew+0x102>
      mem = -1;
 80072b8:	f04f 33ff 	mov.w	r3, #4294967295
 80072bc:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d015      	beq.n	80072f0 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d006      	beq.n	80072da <osMutexNew+0x6a>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	68db      	ldr	r3, [r3, #12]
 80072d0:	2b4f      	cmp	r3, #79	; 0x4f
 80072d2:	d902      	bls.n	80072da <osMutexNew+0x6a>
          mem = 1;
 80072d4:	2301      	movs	r3, #1
 80072d6:	613b      	str	r3, [r7, #16]
 80072d8:	e00c      	b.n	80072f4 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d108      	bne.n	80072f4 <osMutexNew+0x84>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	68db      	ldr	r3, [r3, #12]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d104      	bne.n	80072f4 <osMutexNew+0x84>
            mem = 0;
 80072ea:	2300      	movs	r3, #0
 80072ec:	613b      	str	r3, [r7, #16]
 80072ee:	e001      	b.n	80072f4 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80072f0:	2300      	movs	r3, #0
 80072f2:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d112      	bne.n	8007320 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d007      	beq.n	8007310 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	4619      	mov	r1, r3
 8007306:	2004      	movs	r0, #4
 8007308:	f000 fd21 	bl	8007d4e <xQueueCreateMutexStatic>
 800730c:	61f8      	str	r0, [r7, #28]
 800730e:	e016      	b.n	800733e <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	4619      	mov	r1, r3
 8007316:	2001      	movs	r0, #1
 8007318:	f000 fd19 	bl	8007d4e <xQueueCreateMutexStatic>
 800731c:	61f8      	str	r0, [r7, #28]
 800731e:	e00e      	b.n	800733e <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d10b      	bne.n	800733e <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d004      	beq.n	8007336 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800732c:	2004      	movs	r0, #4
 800732e:	f000 fcf6 	bl	8007d1e <xQueueCreateMutex>
 8007332:	61f8      	str	r0, [r7, #28]
 8007334:	e003      	b.n	800733e <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8007336:	2001      	movs	r0, #1
 8007338:	f000 fcf1 	bl	8007d1e <xQueueCreateMutex>
 800733c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800733e:	69fb      	ldr	r3, [r7, #28]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d00c      	beq.n	800735e <osMutexNew+0xee>
        if (attr != NULL) {
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d003      	beq.n	8007352 <osMutexNew+0xe2>
          name = attr->name;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	60fb      	str	r3, [r7, #12]
 8007350:	e001      	b.n	8007356 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8007352:	2300      	movs	r3, #0
 8007354:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8007356:	68f9      	ldr	r1, [r7, #12]
 8007358:	69f8      	ldr	r0, [r7, #28]
 800735a:	f001 fb97 	bl	8008a8c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800735e:	69fb      	ldr	r3, [r7, #28]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d006      	beq.n	8007372 <osMutexNew+0x102>
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d003      	beq.n	8007372 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800736a:	69fb      	ldr	r3, [r7, #28]
 800736c:	f043 0301 	orr.w	r3, r3, #1
 8007370:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8007372:	69fb      	ldr	r3, [r7, #28]
}
 8007374:	4618      	mov	r0, r3
 8007376:	3720      	adds	r7, #32
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800737c:	b580      	push	{r7, lr}
 800737e:	b08a      	sub	sp, #40	; 0x28
 8007380:	af02      	add	r7, sp, #8
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	60b9      	str	r1, [r7, #8]
 8007386:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007388:	2300      	movs	r3, #0
 800738a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800738c:	f3ef 8305 	mrs	r3, IPSR
 8007390:	613b      	str	r3, [r7, #16]
  return(result);
 8007392:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007394:	2b00      	cmp	r3, #0
 8007396:	d175      	bne.n	8007484 <osSemaphoreNew+0x108>
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d072      	beq.n	8007484 <osSemaphoreNew+0x108>
 800739e:	68ba      	ldr	r2, [r7, #8]
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d86e      	bhi.n	8007484 <osSemaphoreNew+0x108>
    mem = -1;
 80073a6:	f04f 33ff 	mov.w	r3, #4294967295
 80073aa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d015      	beq.n	80073de <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d006      	beq.n	80073c8 <osSemaphoreNew+0x4c>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	2b4f      	cmp	r3, #79	; 0x4f
 80073c0:	d902      	bls.n	80073c8 <osSemaphoreNew+0x4c>
        mem = 1;
 80073c2:	2301      	movs	r3, #1
 80073c4:	61bb      	str	r3, [r7, #24]
 80073c6:	e00c      	b.n	80073e2 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d108      	bne.n	80073e2 <osSemaphoreNew+0x66>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	68db      	ldr	r3, [r3, #12]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d104      	bne.n	80073e2 <osSemaphoreNew+0x66>
          mem = 0;
 80073d8:	2300      	movs	r3, #0
 80073da:	61bb      	str	r3, [r7, #24]
 80073dc:	e001      	b.n	80073e2 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80073de:	2300      	movs	r3, #0
 80073e0:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e8:	d04c      	beq.n	8007484 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2b01      	cmp	r3, #1
 80073ee:	d128      	bne.n	8007442 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80073f0:	69bb      	ldr	r3, [r7, #24]
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	d10a      	bne.n	800740c <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	2203      	movs	r2, #3
 80073fc:	9200      	str	r2, [sp, #0]
 80073fe:	2200      	movs	r2, #0
 8007400:	2100      	movs	r1, #0
 8007402:	2001      	movs	r0, #1
 8007404:	f000 fb9c 	bl	8007b40 <xQueueGenericCreateStatic>
 8007408:	61f8      	str	r0, [r7, #28]
 800740a:	e005      	b.n	8007418 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800740c:	2203      	movs	r2, #3
 800740e:	2100      	movs	r1, #0
 8007410:	2001      	movs	r0, #1
 8007412:	f000 fc0d 	bl	8007c30 <xQueueGenericCreate>
 8007416:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d022      	beq.n	8007464 <osSemaphoreNew+0xe8>
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d01f      	beq.n	8007464 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007424:	2300      	movs	r3, #0
 8007426:	2200      	movs	r2, #0
 8007428:	2100      	movs	r1, #0
 800742a:	69f8      	ldr	r0, [r7, #28]
 800742c:	f000 fd14 	bl	8007e58 <xQueueGenericSend>
 8007430:	4603      	mov	r3, r0
 8007432:	2b01      	cmp	r3, #1
 8007434:	d016      	beq.n	8007464 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8007436:	69f8      	ldr	r0, [r7, #28]
 8007438:	f001 f9dc 	bl	80087f4 <vQueueDelete>
            hSemaphore = NULL;
 800743c:	2300      	movs	r3, #0
 800743e:	61fb      	str	r3, [r7, #28]
 8007440:	e010      	b.n	8007464 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007442:	69bb      	ldr	r3, [r7, #24]
 8007444:	2b01      	cmp	r3, #1
 8007446:	d108      	bne.n	800745a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	461a      	mov	r2, r3
 800744e:	68b9      	ldr	r1, [r7, #8]
 8007450:	68f8      	ldr	r0, [r7, #12]
 8007452:	f000 fc97 	bl	8007d84 <xQueueCreateCountingSemaphoreStatic>
 8007456:	61f8      	str	r0, [r7, #28]
 8007458:	e004      	b.n	8007464 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800745a:	68b9      	ldr	r1, [r7, #8]
 800745c:	68f8      	ldr	r0, [r7, #12]
 800745e:	f000 fcc8 	bl	8007df2 <xQueueCreateCountingSemaphore>
 8007462:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007464:	69fb      	ldr	r3, [r7, #28]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d00c      	beq.n	8007484 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d003      	beq.n	8007478 <osSemaphoreNew+0xfc>
          name = attr->name;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	617b      	str	r3, [r7, #20]
 8007476:	e001      	b.n	800747c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007478:	2300      	movs	r3, #0
 800747a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800747c:	6979      	ldr	r1, [r7, #20]
 800747e:	69f8      	ldr	r0, [r7, #28]
 8007480:	f001 fb04 	bl	8008a8c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007484:	69fb      	ldr	r3, [r7, #28]
}
 8007486:	4618      	mov	r0, r3
 8007488:	3720      	adds	r7, #32
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}
	...

08007490 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007490:	b580      	push	{r7, lr}
 8007492:	b086      	sub	sp, #24
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
 8007498:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800749e:	2300      	movs	r3, #0
 80074a0:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d103      	bne.n	80074b0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80074a8:	f06f 0303 	mvn.w	r3, #3
 80074ac:	617b      	str	r3, [r7, #20]
 80074ae:	e039      	b.n	8007524 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074b0:	f3ef 8305 	mrs	r3, IPSR
 80074b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80074b6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d022      	beq.n	8007502 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d003      	beq.n	80074ca <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80074c2:	f06f 0303 	mvn.w	r3, #3
 80074c6:	617b      	str	r3, [r7, #20]
 80074c8:	e02c      	b.n	8007524 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80074ca:	2300      	movs	r3, #0
 80074cc:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80074ce:	f107 0308 	add.w	r3, r7, #8
 80074d2:	461a      	mov	r2, r3
 80074d4:	2100      	movs	r1, #0
 80074d6:	6938      	ldr	r0, [r7, #16]
 80074d8:	f001 f8d0 	bl	800867c <xQueueReceiveFromISR>
 80074dc:	4603      	mov	r3, r0
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d003      	beq.n	80074ea <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80074e2:	f06f 0302 	mvn.w	r3, #2
 80074e6:	617b      	str	r3, [r7, #20]
 80074e8:	e01c      	b.n	8007524 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d019      	beq.n	8007524 <osSemaphoreAcquire+0x94>
 80074f0:	4b0f      	ldr	r3, [pc, #60]	; (8007530 <osSemaphoreAcquire+0xa0>)
 80074f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074f6:	601a      	str	r2, [r3, #0]
 80074f8:	f3bf 8f4f 	dsb	sy
 80074fc:	f3bf 8f6f 	isb	sy
 8007500:	e010      	b.n	8007524 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8007502:	6839      	ldr	r1, [r7, #0]
 8007504:	6938      	ldr	r0, [r7, #16]
 8007506:	f000 ffad 	bl	8008464 <xQueueSemaphoreTake>
 800750a:	4603      	mov	r3, r0
 800750c:	2b01      	cmp	r3, #1
 800750e:	d009      	beq.n	8007524 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d003      	beq.n	800751e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8007516:	f06f 0301 	mvn.w	r3, #1
 800751a:	617b      	str	r3, [r7, #20]
 800751c:	e002      	b.n	8007524 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800751e:	f06f 0302 	mvn.w	r3, #2
 8007522:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007524:	697b      	ldr	r3, [r7, #20]
}
 8007526:	4618      	mov	r0, r3
 8007528:	3718      	adds	r7, #24
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}
 800752e:	bf00      	nop
 8007530:	e000ed04 	.word	0xe000ed04

08007534 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8007534:	b580      	push	{r7, lr}
 8007536:	b086      	sub	sp, #24
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007540:	2300      	movs	r3, #0
 8007542:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d103      	bne.n	8007552 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800754a:	f06f 0303 	mvn.w	r3, #3
 800754e:	617b      	str	r3, [r7, #20]
 8007550:	e02c      	b.n	80075ac <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007552:	f3ef 8305 	mrs	r3, IPSR
 8007556:	60fb      	str	r3, [r7, #12]
  return(result);
 8007558:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800755a:	2b00      	cmp	r3, #0
 800755c:	d01a      	beq.n	8007594 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800755e:	2300      	movs	r3, #0
 8007560:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007562:	f107 0308 	add.w	r3, r7, #8
 8007566:	4619      	mov	r1, r3
 8007568:	6938      	ldr	r0, [r7, #16]
 800756a:	f000 fe0e 	bl	800818a <xQueueGiveFromISR>
 800756e:	4603      	mov	r3, r0
 8007570:	2b01      	cmp	r3, #1
 8007572:	d003      	beq.n	800757c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007574:	f06f 0302 	mvn.w	r3, #2
 8007578:	617b      	str	r3, [r7, #20]
 800757a:	e017      	b.n	80075ac <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d014      	beq.n	80075ac <osSemaphoreRelease+0x78>
 8007582:	4b0d      	ldr	r3, [pc, #52]	; (80075b8 <osSemaphoreRelease+0x84>)
 8007584:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007588:	601a      	str	r2, [r3, #0]
 800758a:	f3bf 8f4f 	dsb	sy
 800758e:	f3bf 8f6f 	isb	sy
 8007592:	e00b      	b.n	80075ac <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007594:	2300      	movs	r3, #0
 8007596:	2200      	movs	r2, #0
 8007598:	2100      	movs	r1, #0
 800759a:	6938      	ldr	r0, [r7, #16]
 800759c:	f000 fc5c 	bl	8007e58 <xQueueGenericSend>
 80075a0:	4603      	mov	r3, r0
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	d002      	beq.n	80075ac <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80075a6:	f06f 0302 	mvn.w	r3, #2
 80075aa:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80075ac:	697b      	ldr	r3, [r7, #20]
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3718      	adds	r7, #24
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}
 80075b6:	bf00      	nop
 80075b8:	e000ed04 	.word	0xe000ed04

080075bc <osSemaphoreGetCount>:

uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id) {
 80075bc:	b580      	push	{r7, lr}
 80075be:	b086      	sub	sp, #24
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	613b      	str	r3, [r7, #16]
  uint32_t count;

  if (hSemaphore == NULL) {
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d102      	bne.n	80075d4 <osSemaphoreGetCount+0x18>
    count = 0U;
 80075ce:	2300      	movs	r3, #0
 80075d0:	617b      	str	r3, [r7, #20]
 80075d2:	e00e      	b.n	80075f2 <osSemaphoreGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80075d4:	f3ef 8305 	mrs	r3, IPSR
 80075d8:	60fb      	str	r3, [r7, #12]
  return(result);
 80075da:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d004      	beq.n	80075ea <osSemaphoreGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hSemaphore);
 80075e0:	6938      	ldr	r0, [r7, #16]
 80075e2:	f001 f8e9 	bl	80087b8 <uxQueueMessagesWaitingFromISR>
 80075e6:	6178      	str	r0, [r7, #20]
 80075e8:	e003      	b.n	80075f2 <osSemaphoreGetCount+0x36>
  } else {
    count = (uint32_t)uxSemaphoreGetCount (hSemaphore);
 80075ea:	6938      	ldr	r0, [r7, #16]
 80075ec:	f001 f8c6 	bl	800877c <uxQueueMessagesWaiting>
 80075f0:	6178      	str	r0, [r7, #20]
  }

  return (count);
 80075f2:	697b      	ldr	r3, [r7, #20]
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3718      	adds	r7, #24
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b08a      	sub	sp, #40	; 0x28
 8007600:	af02      	add	r7, sp, #8
 8007602:	60f8      	str	r0, [r7, #12]
 8007604:	60b9      	str	r1, [r7, #8]
 8007606:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007608:	2300      	movs	r3, #0
 800760a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800760c:	f3ef 8305 	mrs	r3, IPSR
 8007610:	613b      	str	r3, [r7, #16]
  return(result);
 8007612:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007614:	2b00      	cmp	r3, #0
 8007616:	d15f      	bne.n	80076d8 <osMessageQueueNew+0xdc>
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d05c      	beq.n	80076d8 <osMessageQueueNew+0xdc>
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d059      	beq.n	80076d8 <osMessageQueueNew+0xdc>
    mem = -1;
 8007624:	f04f 33ff 	mov.w	r3, #4294967295
 8007628:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d029      	beq.n	8007684 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d012      	beq.n	800765e <osMessageQueueNew+0x62>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	68db      	ldr	r3, [r3, #12]
 800763c:	2b4f      	cmp	r3, #79	; 0x4f
 800763e:	d90e      	bls.n	800765e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007644:	2b00      	cmp	r3, #0
 8007646:	d00a      	beq.n	800765e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	695a      	ldr	r2, [r3, #20]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	68b9      	ldr	r1, [r7, #8]
 8007650:	fb01 f303 	mul.w	r3, r1, r3
 8007654:	429a      	cmp	r2, r3
 8007656:	d302      	bcc.n	800765e <osMessageQueueNew+0x62>
        mem = 1;
 8007658:	2301      	movs	r3, #1
 800765a:	61bb      	str	r3, [r7, #24]
 800765c:	e014      	b.n	8007688 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d110      	bne.n	8007688 <osMessageQueueNew+0x8c>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d10c      	bne.n	8007688 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007672:	2b00      	cmp	r3, #0
 8007674:	d108      	bne.n	8007688 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	695b      	ldr	r3, [r3, #20]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d104      	bne.n	8007688 <osMessageQueueNew+0x8c>
          mem = 0;
 800767e:	2300      	movs	r3, #0
 8007680:	61bb      	str	r3, [r7, #24]
 8007682:	e001      	b.n	8007688 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007684:	2300      	movs	r3, #0
 8007686:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007688:	69bb      	ldr	r3, [r7, #24]
 800768a:	2b01      	cmp	r3, #1
 800768c:	d10b      	bne.n	80076a6 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	691a      	ldr	r2, [r3, #16]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	2100      	movs	r1, #0
 8007698:	9100      	str	r1, [sp, #0]
 800769a:	68b9      	ldr	r1, [r7, #8]
 800769c:	68f8      	ldr	r0, [r7, #12]
 800769e:	f000 fa4f 	bl	8007b40 <xQueueGenericCreateStatic>
 80076a2:	61f8      	str	r0, [r7, #28]
 80076a4:	e008      	b.n	80076b8 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80076a6:	69bb      	ldr	r3, [r7, #24]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d105      	bne.n	80076b8 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80076ac:	2200      	movs	r2, #0
 80076ae:	68b9      	ldr	r1, [r7, #8]
 80076b0:	68f8      	ldr	r0, [r7, #12]
 80076b2:	f000 fabd 	bl	8007c30 <xQueueGenericCreate>
 80076b6:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80076b8:	69fb      	ldr	r3, [r7, #28]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d00c      	beq.n	80076d8 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d003      	beq.n	80076cc <osMessageQueueNew+0xd0>
        name = attr->name;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	617b      	str	r3, [r7, #20]
 80076ca:	e001      	b.n	80076d0 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80076cc:	2300      	movs	r3, #0
 80076ce:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80076d0:	6979      	ldr	r1, [r7, #20]
 80076d2:	69f8      	ldr	r0, [r7, #28]
 80076d4:	f001 f9da 	bl	8008a8c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80076d8:	69fb      	ldr	r3, [r7, #28]
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3720      	adds	r7, #32
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}
	...

080076e4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b088      	sub	sp, #32
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	60b9      	str	r1, [r7, #8]
 80076ee:	603b      	str	r3, [r7, #0]
 80076f0:	4613      	mov	r3, r2
 80076f2:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80076f8:	2300      	movs	r3, #0
 80076fa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076fc:	f3ef 8305 	mrs	r3, IPSR
 8007700:	617b      	str	r3, [r7, #20]
  return(result);
 8007702:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007704:	2b00      	cmp	r3, #0
 8007706:	d028      	beq.n	800775a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d005      	beq.n	800771a <osMessageQueuePut+0x36>
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d002      	beq.n	800771a <osMessageQueuePut+0x36>
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d003      	beq.n	8007722 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800771a:	f06f 0303 	mvn.w	r3, #3
 800771e:	61fb      	str	r3, [r7, #28]
 8007720:	e038      	b.n	8007794 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8007722:	2300      	movs	r3, #0
 8007724:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007726:	f107 0210 	add.w	r2, r7, #16
 800772a:	2300      	movs	r3, #0
 800772c:	68b9      	ldr	r1, [r7, #8]
 800772e:	69b8      	ldr	r0, [r7, #24]
 8007730:	f000 fc90 	bl	8008054 <xQueueGenericSendFromISR>
 8007734:	4603      	mov	r3, r0
 8007736:	2b01      	cmp	r3, #1
 8007738:	d003      	beq.n	8007742 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800773a:	f06f 0302 	mvn.w	r3, #2
 800773e:	61fb      	str	r3, [r7, #28]
 8007740:	e028      	b.n	8007794 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d025      	beq.n	8007794 <osMessageQueuePut+0xb0>
 8007748:	4b15      	ldr	r3, [pc, #84]	; (80077a0 <osMessageQueuePut+0xbc>)
 800774a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800774e:	601a      	str	r2, [r3, #0]
 8007750:	f3bf 8f4f 	dsb	sy
 8007754:	f3bf 8f6f 	isb	sy
 8007758:	e01c      	b.n	8007794 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800775a:	69bb      	ldr	r3, [r7, #24]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d002      	beq.n	8007766 <osMessageQueuePut+0x82>
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d103      	bne.n	800776e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8007766:	f06f 0303 	mvn.w	r3, #3
 800776a:	61fb      	str	r3, [r7, #28]
 800776c:	e012      	b.n	8007794 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800776e:	2300      	movs	r3, #0
 8007770:	683a      	ldr	r2, [r7, #0]
 8007772:	68b9      	ldr	r1, [r7, #8]
 8007774:	69b8      	ldr	r0, [r7, #24]
 8007776:	f000 fb6f 	bl	8007e58 <xQueueGenericSend>
 800777a:	4603      	mov	r3, r0
 800777c:	2b01      	cmp	r3, #1
 800777e:	d009      	beq.n	8007794 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d003      	beq.n	800778e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8007786:	f06f 0301 	mvn.w	r3, #1
 800778a:	61fb      	str	r3, [r7, #28]
 800778c:	e002      	b.n	8007794 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800778e:	f06f 0302 	mvn.w	r3, #2
 8007792:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007794:	69fb      	ldr	r3, [r7, #28]
}
 8007796:	4618      	mov	r0, r3
 8007798:	3720      	adds	r7, #32
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
 800779e:	bf00      	nop
 80077a0:	e000ed04 	.word	0xe000ed04

080077a4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b088      	sub	sp, #32
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	60f8      	str	r0, [r7, #12]
 80077ac:	60b9      	str	r1, [r7, #8]
 80077ae:	607a      	str	r2, [r7, #4]
 80077b0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80077b6:	2300      	movs	r3, #0
 80077b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80077ba:	f3ef 8305 	mrs	r3, IPSR
 80077be:	617b      	str	r3, [r7, #20]
  return(result);
 80077c0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d028      	beq.n	8007818 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80077c6:	69bb      	ldr	r3, [r7, #24]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d005      	beq.n	80077d8 <osMessageQueueGet+0x34>
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d002      	beq.n	80077d8 <osMessageQueueGet+0x34>
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d003      	beq.n	80077e0 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80077d8:	f06f 0303 	mvn.w	r3, #3
 80077dc:	61fb      	str	r3, [r7, #28]
 80077de:	e037      	b.n	8007850 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80077e0:	2300      	movs	r3, #0
 80077e2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80077e4:	f107 0310 	add.w	r3, r7, #16
 80077e8:	461a      	mov	r2, r3
 80077ea:	68b9      	ldr	r1, [r7, #8]
 80077ec:	69b8      	ldr	r0, [r7, #24]
 80077ee:	f000 ff45 	bl	800867c <xQueueReceiveFromISR>
 80077f2:	4603      	mov	r3, r0
 80077f4:	2b01      	cmp	r3, #1
 80077f6:	d003      	beq.n	8007800 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80077f8:	f06f 0302 	mvn.w	r3, #2
 80077fc:	61fb      	str	r3, [r7, #28]
 80077fe:	e027      	b.n	8007850 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d024      	beq.n	8007850 <osMessageQueueGet+0xac>
 8007806:	4b15      	ldr	r3, [pc, #84]	; (800785c <osMessageQueueGet+0xb8>)
 8007808:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800780c:	601a      	str	r2, [r3, #0]
 800780e:	f3bf 8f4f 	dsb	sy
 8007812:	f3bf 8f6f 	isb	sy
 8007816:	e01b      	b.n	8007850 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007818:	69bb      	ldr	r3, [r7, #24]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d002      	beq.n	8007824 <osMessageQueueGet+0x80>
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d103      	bne.n	800782c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8007824:	f06f 0303 	mvn.w	r3, #3
 8007828:	61fb      	str	r3, [r7, #28]
 800782a:	e011      	b.n	8007850 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800782c:	683a      	ldr	r2, [r7, #0]
 800782e:	68b9      	ldr	r1, [r7, #8]
 8007830:	69b8      	ldr	r0, [r7, #24]
 8007832:	f000 fd37 	bl	80082a4 <xQueueReceive>
 8007836:	4603      	mov	r3, r0
 8007838:	2b01      	cmp	r3, #1
 800783a:	d009      	beq.n	8007850 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d003      	beq.n	800784a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8007842:	f06f 0301 	mvn.w	r3, #1
 8007846:	61fb      	str	r3, [r7, #28]
 8007848:	e002      	b.n	8007850 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800784a:	f06f 0302 	mvn.w	r3, #2
 800784e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007850:	69fb      	ldr	r3, [r7, #28]
}
 8007852:	4618      	mov	r0, r3
 8007854:	3720      	adds	r7, #32
 8007856:	46bd      	mov	sp, r7
 8007858:	bd80      	pop	{r7, pc}
 800785a:	bf00      	nop
 800785c:	e000ed04 	.word	0xe000ed04

08007860 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8007860:	b580      	push	{r7, lr}
 8007862:	b086      	sub	sp, #24
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d102      	bne.n	8007878 <osMessageQueueGetCount+0x18>
    count = 0U;
 8007872:	2300      	movs	r3, #0
 8007874:	617b      	str	r3, [r7, #20]
 8007876:	e00e      	b.n	8007896 <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007878:	f3ef 8305 	mrs	r3, IPSR
 800787c:	60fb      	str	r3, [r7, #12]
  return(result);
 800787e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007880:	2b00      	cmp	r3, #0
 8007882:	d004      	beq.n	800788e <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8007884:	6938      	ldr	r0, [r7, #16]
 8007886:	f000 ff97 	bl	80087b8 <uxQueueMessagesWaitingFromISR>
 800788a:	6178      	str	r0, [r7, #20]
 800788c:	e003      	b.n	8007896 <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 800788e:	6938      	ldr	r0, [r7, #16]
 8007890:	f000 ff74 	bl	800877c <uxQueueMessagesWaiting>
 8007894:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 8007896:	697b      	ldr	r3, [r7, #20]
}
 8007898:	4618      	mov	r0, r3
 800789a:	3718      	adds	r7, #24
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}

080078a0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80078a0:	b480      	push	{r7}
 80078a2:	b085      	sub	sp, #20
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	60b9      	str	r1, [r7, #8]
 80078aa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	4a07      	ldr	r2, [pc, #28]	; (80078cc <vApplicationGetIdleTaskMemory+0x2c>)
 80078b0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	4a06      	ldr	r2, [pc, #24]	; (80078d0 <vApplicationGetIdleTaskMemory+0x30>)
 80078b6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2280      	movs	r2, #128	; 0x80
 80078bc:	601a      	str	r2, [r3, #0]
}
 80078be:	bf00      	nop
 80078c0:	3714      	adds	r7, #20
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr
 80078ca:	bf00      	nop
 80078cc:	20000434 	.word	0x20000434
 80078d0:	200004ec 	.word	0x200004ec

080078d4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80078d4:	b480      	push	{r7}
 80078d6:	b085      	sub	sp, #20
 80078d8:	af00      	add	r7, sp, #0
 80078da:	60f8      	str	r0, [r7, #12]
 80078dc:	60b9      	str	r1, [r7, #8]
 80078de:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	4a07      	ldr	r2, [pc, #28]	; (8007900 <vApplicationGetTimerTaskMemory+0x2c>)
 80078e4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	4a06      	ldr	r2, [pc, #24]	; (8007904 <vApplicationGetTimerTaskMemory+0x30>)
 80078ea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80078f2:	601a      	str	r2, [r3, #0]
}
 80078f4:	bf00      	nop
 80078f6:	3714      	adds	r7, #20
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr
 8007900:	200006ec 	.word	0x200006ec
 8007904:	200007a4 	.word	0x200007a4

08007908 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007908:	b480      	push	{r7}
 800790a:	b083      	sub	sp, #12
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f103 0208 	add.w	r2, r3, #8
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f04f 32ff 	mov.w	r2, #4294967295
 8007920:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f103 0208 	add.w	r2, r3, #8
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f103 0208 	add.w	r2, r3, #8
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2200      	movs	r2, #0
 800793a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800793c:	bf00      	nop
 800793e:	370c      	adds	r7, #12
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr

08007948 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2200      	movs	r2, #0
 8007954:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007956:	bf00      	nop
 8007958:	370c      	adds	r7, #12
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr

08007962 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007962:	b480      	push	{r7}
 8007964:	b085      	sub	sp, #20
 8007966:	af00      	add	r7, sp, #0
 8007968:	6078      	str	r0, [r7, #4]
 800796a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	68fa      	ldr	r2, [r7, #12]
 8007976:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	689a      	ldr	r2, [r3, #8]
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	683a      	ldr	r2, [r7, #0]
 8007986:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	683a      	ldr	r2, [r7, #0]
 800798c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	687a      	ldr	r2, [r7, #4]
 8007992:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	1c5a      	adds	r2, r3, #1
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	601a      	str	r2, [r3, #0]
}
 800799e:	bf00      	nop
 80079a0:	3714      	adds	r7, #20
 80079a2:	46bd      	mov	sp, r7
 80079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a8:	4770      	bx	lr

080079aa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80079aa:	b480      	push	{r7}
 80079ac:	b085      	sub	sp, #20
 80079ae:	af00      	add	r7, sp, #0
 80079b0:	6078      	str	r0, [r7, #4]
 80079b2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079c0:	d103      	bne.n	80079ca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	691b      	ldr	r3, [r3, #16]
 80079c6:	60fb      	str	r3, [r7, #12]
 80079c8:	e00c      	b.n	80079e4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	3308      	adds	r3, #8
 80079ce:	60fb      	str	r3, [r7, #12]
 80079d0:	e002      	b.n	80079d8 <vListInsert+0x2e>
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	60fb      	str	r3, [r7, #12]
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	68ba      	ldr	r2, [r7, #8]
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d2f6      	bcs.n	80079d2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	685a      	ldr	r2, [r3, #4]
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	683a      	ldr	r2, [r7, #0]
 80079f2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	68fa      	ldr	r2, [r7, #12]
 80079f8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	683a      	ldr	r2, [r7, #0]
 80079fe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	687a      	ldr	r2, [r7, #4]
 8007a04:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	1c5a      	adds	r2, r3, #1
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	601a      	str	r2, [r3, #0]
}
 8007a10:	bf00      	nop
 8007a12:	3714      	adds	r7, #20
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr

08007a1c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b085      	sub	sp, #20
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	691b      	ldr	r3, [r3, #16]
 8007a28:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	687a      	ldr	r2, [r7, #4]
 8007a30:	6892      	ldr	r2, [r2, #8]
 8007a32:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	689b      	ldr	r3, [r3, #8]
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	6852      	ldr	r2, [r2, #4]
 8007a3c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	429a      	cmp	r2, r3
 8007a46:	d103      	bne.n	8007a50 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	689a      	ldr	r2, [r3, #8]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2200      	movs	r2, #0
 8007a54:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	1e5a      	subs	r2, r3, #1
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3714      	adds	r7, #20
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr

08007a70 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b084      	sub	sp, #16
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d10a      	bne.n	8007a9a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a88:	f383 8811 	msr	BASEPRI, r3
 8007a8c:	f3bf 8f6f 	isb	sy
 8007a90:	f3bf 8f4f 	dsb	sy
 8007a94:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007a96:	bf00      	nop
 8007a98:	e7fe      	b.n	8007a98 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007a9a:	f002 fe03 	bl	800a6a4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aa6:	68f9      	ldr	r1, [r7, #12]
 8007aa8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007aaa:	fb01 f303 	mul.w	r3, r1, r3
 8007aae:	441a      	add	r2, r3
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aca:	3b01      	subs	r3, #1
 8007acc:	68f9      	ldr	r1, [r7, #12]
 8007ace:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007ad0:	fb01 f303 	mul.w	r3, r1, r3
 8007ad4:	441a      	add	r2, r3
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	22ff      	movs	r2, #255	; 0xff
 8007ade:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	22ff      	movs	r2, #255	; 0xff
 8007ae6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d114      	bne.n	8007b1a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	691b      	ldr	r3, [r3, #16]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d01a      	beq.n	8007b2e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	3310      	adds	r3, #16
 8007afc:	4618      	mov	r0, r3
 8007afe:	f001 fcd3 	bl	80094a8 <xTaskRemoveFromEventList>
 8007b02:	4603      	mov	r3, r0
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d012      	beq.n	8007b2e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007b08:	4b0c      	ldr	r3, [pc, #48]	; (8007b3c <xQueueGenericReset+0xcc>)
 8007b0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b0e:	601a      	str	r2, [r3, #0]
 8007b10:	f3bf 8f4f 	dsb	sy
 8007b14:	f3bf 8f6f 	isb	sy
 8007b18:	e009      	b.n	8007b2e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	3310      	adds	r3, #16
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f7ff fef2 	bl	8007908 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	3324      	adds	r3, #36	; 0x24
 8007b28:	4618      	mov	r0, r3
 8007b2a:	f7ff feed 	bl	8007908 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007b2e:	f002 fde9 	bl	800a704 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007b32:	2301      	movs	r3, #1
}
 8007b34:	4618      	mov	r0, r3
 8007b36:	3710      	adds	r7, #16
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}
 8007b3c:	e000ed04 	.word	0xe000ed04

08007b40 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b08e      	sub	sp, #56	; 0x38
 8007b44:	af02      	add	r7, sp, #8
 8007b46:	60f8      	str	r0, [r7, #12]
 8007b48:	60b9      	str	r1, [r7, #8]
 8007b4a:	607a      	str	r2, [r7, #4]
 8007b4c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d10a      	bne.n	8007b6a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b58:	f383 8811 	msr	BASEPRI, r3
 8007b5c:	f3bf 8f6f 	isb	sy
 8007b60:	f3bf 8f4f 	dsb	sy
 8007b64:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007b66:	bf00      	nop
 8007b68:	e7fe      	b.n	8007b68 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d10a      	bne.n	8007b86 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b74:	f383 8811 	msr	BASEPRI, r3
 8007b78:	f3bf 8f6f 	isb	sy
 8007b7c:	f3bf 8f4f 	dsb	sy
 8007b80:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007b82:	bf00      	nop
 8007b84:	e7fe      	b.n	8007b84 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d002      	beq.n	8007b92 <xQueueGenericCreateStatic+0x52>
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d001      	beq.n	8007b96 <xQueueGenericCreateStatic+0x56>
 8007b92:	2301      	movs	r3, #1
 8007b94:	e000      	b.n	8007b98 <xQueueGenericCreateStatic+0x58>
 8007b96:	2300      	movs	r3, #0
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d10a      	bne.n	8007bb2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ba0:	f383 8811 	msr	BASEPRI, r3
 8007ba4:	f3bf 8f6f 	isb	sy
 8007ba8:	f3bf 8f4f 	dsb	sy
 8007bac:	623b      	str	r3, [r7, #32]
}
 8007bae:	bf00      	nop
 8007bb0:	e7fe      	b.n	8007bb0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d102      	bne.n	8007bbe <xQueueGenericCreateStatic+0x7e>
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d101      	bne.n	8007bc2 <xQueueGenericCreateStatic+0x82>
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e000      	b.n	8007bc4 <xQueueGenericCreateStatic+0x84>
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d10a      	bne.n	8007bde <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bcc:	f383 8811 	msr	BASEPRI, r3
 8007bd0:	f3bf 8f6f 	isb	sy
 8007bd4:	f3bf 8f4f 	dsb	sy
 8007bd8:	61fb      	str	r3, [r7, #28]
}
 8007bda:	bf00      	nop
 8007bdc:	e7fe      	b.n	8007bdc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007bde:	2350      	movs	r3, #80	; 0x50
 8007be0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	2b50      	cmp	r3, #80	; 0x50
 8007be6:	d00a      	beq.n	8007bfe <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007be8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bec:	f383 8811 	msr	BASEPRI, r3
 8007bf0:	f3bf 8f6f 	isb	sy
 8007bf4:	f3bf 8f4f 	dsb	sy
 8007bf8:	61bb      	str	r3, [r7, #24]
}
 8007bfa:	bf00      	nop
 8007bfc:	e7fe      	b.n	8007bfc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007bfe:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d00d      	beq.n	8007c26 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007c12:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c18:	9300      	str	r3, [sp, #0]
 8007c1a:	4613      	mov	r3, r2
 8007c1c:	687a      	ldr	r2, [r7, #4]
 8007c1e:	68b9      	ldr	r1, [r7, #8]
 8007c20:	68f8      	ldr	r0, [r7, #12]
 8007c22:	f000 f83f 	bl	8007ca4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3730      	adds	r7, #48	; 0x30
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}

08007c30 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b08a      	sub	sp, #40	; 0x28
 8007c34:	af02      	add	r7, sp, #8
 8007c36:	60f8      	str	r0, [r7, #12]
 8007c38:	60b9      	str	r1, [r7, #8]
 8007c3a:	4613      	mov	r3, r2
 8007c3c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d10a      	bne.n	8007c5a <xQueueGenericCreate+0x2a>
	__asm volatile
 8007c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c48:	f383 8811 	msr	BASEPRI, r3
 8007c4c:	f3bf 8f6f 	isb	sy
 8007c50:	f3bf 8f4f 	dsb	sy
 8007c54:	613b      	str	r3, [r7, #16]
}
 8007c56:	bf00      	nop
 8007c58:	e7fe      	b.n	8007c58 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	68ba      	ldr	r2, [r7, #8]
 8007c5e:	fb02 f303 	mul.w	r3, r2, r3
 8007c62:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007c64:	69fb      	ldr	r3, [r7, #28]
 8007c66:	3350      	adds	r3, #80	; 0x50
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f002 fe3d 	bl	800a8e8 <pvPortMalloc>
 8007c6e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007c70:	69bb      	ldr	r3, [r7, #24]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d011      	beq.n	8007c9a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007c76:	69bb      	ldr	r3, [r7, #24]
 8007c78:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	3350      	adds	r3, #80	; 0x50
 8007c7e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007c80:	69bb      	ldr	r3, [r7, #24]
 8007c82:	2200      	movs	r2, #0
 8007c84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007c88:	79fa      	ldrb	r2, [r7, #7]
 8007c8a:	69bb      	ldr	r3, [r7, #24]
 8007c8c:	9300      	str	r3, [sp, #0]
 8007c8e:	4613      	mov	r3, r2
 8007c90:	697a      	ldr	r2, [r7, #20]
 8007c92:	68b9      	ldr	r1, [r7, #8]
 8007c94:	68f8      	ldr	r0, [r7, #12]
 8007c96:	f000 f805 	bl	8007ca4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007c9a:	69bb      	ldr	r3, [r7, #24]
	}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3720      	adds	r7, #32
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}

08007ca4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b084      	sub	sp, #16
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	60f8      	str	r0, [r7, #12]
 8007cac:	60b9      	str	r1, [r7, #8]
 8007cae:	607a      	str	r2, [r7, #4]
 8007cb0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d103      	bne.n	8007cc0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007cb8:	69bb      	ldr	r3, [r7, #24]
 8007cba:	69ba      	ldr	r2, [r7, #24]
 8007cbc:	601a      	str	r2, [r3, #0]
 8007cbe:	e002      	b.n	8007cc6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007cc0:	69bb      	ldr	r3, [r7, #24]
 8007cc2:	687a      	ldr	r2, [r7, #4]
 8007cc4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007cc6:	69bb      	ldr	r3, [r7, #24]
 8007cc8:	68fa      	ldr	r2, [r7, #12]
 8007cca:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007ccc:	69bb      	ldr	r3, [r7, #24]
 8007cce:	68ba      	ldr	r2, [r7, #8]
 8007cd0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007cd2:	2101      	movs	r1, #1
 8007cd4:	69b8      	ldr	r0, [r7, #24]
 8007cd6:	f7ff fecb 	bl	8007a70 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007cda:	69bb      	ldr	r3, [r7, #24]
 8007cdc:	78fa      	ldrb	r2, [r7, #3]
 8007cde:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007ce2:	bf00      	nop
 8007ce4:	3710      	adds	r7, #16
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}

08007cea <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007cea:	b580      	push	{r7, lr}
 8007cec:	b082      	sub	sp, #8
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d00e      	beq.n	8007d16 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2200      	movs	r2, #0
 8007d02:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	2100      	movs	r1, #0
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 f8a1 	bl	8007e58 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007d16:	bf00      	nop
 8007d18:	3708      	adds	r7, #8
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}

08007d1e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007d1e:	b580      	push	{r7, lr}
 8007d20:	b086      	sub	sp, #24
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	4603      	mov	r3, r0
 8007d26:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	617b      	str	r3, [r7, #20]
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007d30:	79fb      	ldrb	r3, [r7, #7]
 8007d32:	461a      	mov	r2, r3
 8007d34:	6939      	ldr	r1, [r7, #16]
 8007d36:	6978      	ldr	r0, [r7, #20]
 8007d38:	f7ff ff7a 	bl	8007c30 <xQueueGenericCreate>
 8007d3c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007d3e:	68f8      	ldr	r0, [r7, #12]
 8007d40:	f7ff ffd3 	bl	8007cea <prvInitialiseMutex>

		return xNewQueue;
 8007d44:	68fb      	ldr	r3, [r7, #12]
	}
 8007d46:	4618      	mov	r0, r3
 8007d48:	3718      	adds	r7, #24
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}

08007d4e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8007d4e:	b580      	push	{r7, lr}
 8007d50:	b088      	sub	sp, #32
 8007d52:	af02      	add	r7, sp, #8
 8007d54:	4603      	mov	r3, r0
 8007d56:	6039      	str	r1, [r7, #0]
 8007d58:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	617b      	str	r3, [r7, #20]
 8007d5e:	2300      	movs	r3, #0
 8007d60:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8007d62:	79fb      	ldrb	r3, [r7, #7]
 8007d64:	9300      	str	r3, [sp, #0]
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	6939      	ldr	r1, [r7, #16]
 8007d6c:	6978      	ldr	r0, [r7, #20]
 8007d6e:	f7ff fee7 	bl	8007b40 <xQueueGenericCreateStatic>
 8007d72:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007d74:	68f8      	ldr	r0, [r7, #12]
 8007d76:	f7ff ffb8 	bl	8007cea <prvInitialiseMutex>

		return xNewQueue;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
	}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3718      	adds	r7, #24
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}

08007d84 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b08a      	sub	sp, #40	; 0x28
 8007d88:	af02      	add	r7, sp, #8
 8007d8a:	60f8      	str	r0, [r7, #12]
 8007d8c:	60b9      	str	r1, [r7, #8]
 8007d8e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d10a      	bne.n	8007dac <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8007d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d9a:	f383 8811 	msr	BASEPRI, r3
 8007d9e:	f3bf 8f6f 	isb	sy
 8007da2:	f3bf 8f4f 	dsb	sy
 8007da6:	61bb      	str	r3, [r7, #24]
}
 8007da8:	bf00      	nop
 8007daa:	e7fe      	b.n	8007daa <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007dac:	68ba      	ldr	r2, [r7, #8]
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	429a      	cmp	r2, r3
 8007db2:	d90a      	bls.n	8007dca <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8007db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007db8:	f383 8811 	msr	BASEPRI, r3
 8007dbc:	f3bf 8f6f 	isb	sy
 8007dc0:	f3bf 8f4f 	dsb	sy
 8007dc4:	617b      	str	r3, [r7, #20]
}
 8007dc6:	bf00      	nop
 8007dc8:	e7fe      	b.n	8007dc8 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007dca:	2302      	movs	r3, #2
 8007dcc:	9300      	str	r3, [sp, #0]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	2100      	movs	r1, #0
 8007dd4:	68f8      	ldr	r0, [r7, #12]
 8007dd6:	f7ff feb3 	bl	8007b40 <xQueueGenericCreateStatic>
 8007dda:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007ddc:	69fb      	ldr	r3, [r7, #28]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d002      	beq.n	8007de8 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007de2:	69fb      	ldr	r3, [r7, #28]
 8007de4:	68ba      	ldr	r2, [r7, #8]
 8007de6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007de8:	69fb      	ldr	r3, [r7, #28]
	}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3720      	adds	r7, #32
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}

08007df2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007df2:	b580      	push	{r7, lr}
 8007df4:	b086      	sub	sp, #24
 8007df6:	af00      	add	r7, sp, #0
 8007df8:	6078      	str	r0, [r7, #4]
 8007dfa:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d10a      	bne.n	8007e18 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8007e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e06:	f383 8811 	msr	BASEPRI, r3
 8007e0a:	f3bf 8f6f 	isb	sy
 8007e0e:	f3bf 8f4f 	dsb	sy
 8007e12:	613b      	str	r3, [r7, #16]
}
 8007e14:	bf00      	nop
 8007e16:	e7fe      	b.n	8007e16 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007e18:	683a      	ldr	r2, [r7, #0]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d90a      	bls.n	8007e36 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8007e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e24:	f383 8811 	msr	BASEPRI, r3
 8007e28:	f3bf 8f6f 	isb	sy
 8007e2c:	f3bf 8f4f 	dsb	sy
 8007e30:	60fb      	str	r3, [r7, #12]
}
 8007e32:	bf00      	nop
 8007e34:	e7fe      	b.n	8007e34 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007e36:	2202      	movs	r2, #2
 8007e38:	2100      	movs	r1, #0
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f7ff fef8 	bl	8007c30 <xQueueGenericCreate>
 8007e40:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d002      	beq.n	8007e4e <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	683a      	ldr	r2, [r7, #0]
 8007e4c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007e4e:	697b      	ldr	r3, [r7, #20]
	}
 8007e50:	4618      	mov	r0, r3
 8007e52:	3718      	adds	r7, #24
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}

08007e58 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b08e      	sub	sp, #56	; 0x38
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	60f8      	str	r0, [r7, #12]
 8007e60:	60b9      	str	r1, [r7, #8]
 8007e62:	607a      	str	r2, [r7, #4]
 8007e64:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007e66:	2300      	movs	r3, #0
 8007e68:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d10a      	bne.n	8007e8a <xQueueGenericSend+0x32>
	__asm volatile
 8007e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e78:	f383 8811 	msr	BASEPRI, r3
 8007e7c:	f3bf 8f6f 	isb	sy
 8007e80:	f3bf 8f4f 	dsb	sy
 8007e84:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007e86:	bf00      	nop
 8007e88:	e7fe      	b.n	8007e88 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d103      	bne.n	8007e98 <xQueueGenericSend+0x40>
 8007e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d101      	bne.n	8007e9c <xQueueGenericSend+0x44>
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e000      	b.n	8007e9e <xQueueGenericSend+0x46>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d10a      	bne.n	8007eb8 <xQueueGenericSend+0x60>
	__asm volatile
 8007ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ea6:	f383 8811 	msr	BASEPRI, r3
 8007eaa:	f3bf 8f6f 	isb	sy
 8007eae:	f3bf 8f4f 	dsb	sy
 8007eb2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007eb4:	bf00      	nop
 8007eb6:	e7fe      	b.n	8007eb6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	2b02      	cmp	r3, #2
 8007ebc:	d103      	bne.n	8007ec6 <xQueueGenericSend+0x6e>
 8007ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d101      	bne.n	8007eca <xQueueGenericSend+0x72>
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	e000      	b.n	8007ecc <xQueueGenericSend+0x74>
 8007eca:	2300      	movs	r3, #0
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d10a      	bne.n	8007ee6 <xQueueGenericSend+0x8e>
	__asm volatile
 8007ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed4:	f383 8811 	msr	BASEPRI, r3
 8007ed8:	f3bf 8f6f 	isb	sy
 8007edc:	f3bf 8f4f 	dsb	sy
 8007ee0:	623b      	str	r3, [r7, #32]
}
 8007ee2:	bf00      	nop
 8007ee4:	e7fe      	b.n	8007ee4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ee6:	f001 fca1 	bl	800982c <xTaskGetSchedulerState>
 8007eea:	4603      	mov	r3, r0
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d102      	bne.n	8007ef6 <xQueueGenericSend+0x9e>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d101      	bne.n	8007efa <xQueueGenericSend+0xa2>
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	e000      	b.n	8007efc <xQueueGenericSend+0xa4>
 8007efa:	2300      	movs	r3, #0
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d10a      	bne.n	8007f16 <xQueueGenericSend+0xbe>
	__asm volatile
 8007f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f04:	f383 8811 	msr	BASEPRI, r3
 8007f08:	f3bf 8f6f 	isb	sy
 8007f0c:	f3bf 8f4f 	dsb	sy
 8007f10:	61fb      	str	r3, [r7, #28]
}
 8007f12:	bf00      	nop
 8007f14:	e7fe      	b.n	8007f14 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f16:	f002 fbc5 	bl	800a6a4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f22:	429a      	cmp	r2, r3
 8007f24:	d302      	bcc.n	8007f2c <xQueueGenericSend+0xd4>
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	2b02      	cmp	r3, #2
 8007f2a:	d129      	bne.n	8007f80 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f2c:	683a      	ldr	r2, [r7, #0]
 8007f2e:	68b9      	ldr	r1, [r7, #8]
 8007f30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007f32:	f000 fc9a 	bl	800886a <prvCopyDataToQueue>
 8007f36:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d010      	beq.n	8007f62 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f42:	3324      	adds	r3, #36	; 0x24
 8007f44:	4618      	mov	r0, r3
 8007f46:	f001 faaf 	bl	80094a8 <xTaskRemoveFromEventList>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d013      	beq.n	8007f78 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007f50:	4b3f      	ldr	r3, [pc, #252]	; (8008050 <xQueueGenericSend+0x1f8>)
 8007f52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f56:	601a      	str	r2, [r3, #0]
 8007f58:	f3bf 8f4f 	dsb	sy
 8007f5c:	f3bf 8f6f 	isb	sy
 8007f60:	e00a      	b.n	8007f78 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d007      	beq.n	8007f78 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007f68:	4b39      	ldr	r3, [pc, #228]	; (8008050 <xQueueGenericSend+0x1f8>)
 8007f6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f6e:	601a      	str	r2, [r3, #0]
 8007f70:	f3bf 8f4f 	dsb	sy
 8007f74:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007f78:	f002 fbc4 	bl	800a704 <vPortExitCritical>
				return pdPASS;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	e063      	b.n	8008048 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d103      	bne.n	8007f8e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007f86:	f002 fbbd 	bl	800a704 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	e05c      	b.n	8008048 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007f8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d106      	bne.n	8007fa2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007f94:	f107 0314 	add.w	r3, r7, #20
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f001 fae9 	bl	8009570 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007fa2:	f002 fbaf 	bl	800a704 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007fa6:	f001 f855 	bl	8009054 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007faa:	f002 fb7b 	bl	800a6a4 <vPortEnterCritical>
 8007fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fb0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007fb4:	b25b      	sxtb	r3, r3
 8007fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fba:	d103      	bne.n	8007fc4 <xQueueGenericSend+0x16c>
 8007fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fc6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007fca:	b25b      	sxtb	r3, r3
 8007fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd0:	d103      	bne.n	8007fda <xQueueGenericSend+0x182>
 8007fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007fda:	f002 fb93 	bl	800a704 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007fde:	1d3a      	adds	r2, r7, #4
 8007fe0:	f107 0314 	add.w	r3, r7, #20
 8007fe4:	4611      	mov	r1, r2
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f001 fad8 	bl	800959c <xTaskCheckForTimeOut>
 8007fec:	4603      	mov	r3, r0
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d124      	bne.n	800803c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007ff2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007ff4:	f000 fd31 	bl	8008a5a <prvIsQueueFull>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d018      	beq.n	8008030 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008000:	3310      	adds	r3, #16
 8008002:	687a      	ldr	r2, [r7, #4]
 8008004:	4611      	mov	r1, r2
 8008006:	4618      	mov	r0, r3
 8008008:	f001 f9fe 	bl	8009408 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800800c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800800e:	f000 fcbc 	bl	800898a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008012:	f001 f82d 	bl	8009070 <xTaskResumeAll>
 8008016:	4603      	mov	r3, r0
 8008018:	2b00      	cmp	r3, #0
 800801a:	f47f af7c 	bne.w	8007f16 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800801e:	4b0c      	ldr	r3, [pc, #48]	; (8008050 <xQueueGenericSend+0x1f8>)
 8008020:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008024:	601a      	str	r2, [r3, #0]
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	f3bf 8f6f 	isb	sy
 800802e:	e772      	b.n	8007f16 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008030:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008032:	f000 fcaa 	bl	800898a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008036:	f001 f81b 	bl	8009070 <xTaskResumeAll>
 800803a:	e76c      	b.n	8007f16 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800803c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800803e:	f000 fca4 	bl	800898a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008042:	f001 f815 	bl	8009070 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008046:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008048:	4618      	mov	r0, r3
 800804a:	3738      	adds	r7, #56	; 0x38
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}
 8008050:	e000ed04 	.word	0xe000ed04

08008054 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b090      	sub	sp, #64	; 0x40
 8008058:	af00      	add	r7, sp, #0
 800805a:	60f8      	str	r0, [r7, #12]
 800805c:	60b9      	str	r1, [r7, #8]
 800805e:	607a      	str	r2, [r7, #4]
 8008060:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008068:	2b00      	cmp	r3, #0
 800806a:	d10a      	bne.n	8008082 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800806c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008070:	f383 8811 	msr	BASEPRI, r3
 8008074:	f3bf 8f6f 	isb	sy
 8008078:	f3bf 8f4f 	dsb	sy
 800807c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800807e:	bf00      	nop
 8008080:	e7fe      	b.n	8008080 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d103      	bne.n	8008090 <xQueueGenericSendFromISR+0x3c>
 8008088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800808a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800808c:	2b00      	cmp	r3, #0
 800808e:	d101      	bne.n	8008094 <xQueueGenericSendFromISR+0x40>
 8008090:	2301      	movs	r3, #1
 8008092:	e000      	b.n	8008096 <xQueueGenericSendFromISR+0x42>
 8008094:	2300      	movs	r3, #0
 8008096:	2b00      	cmp	r3, #0
 8008098:	d10a      	bne.n	80080b0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800809a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800809e:	f383 8811 	msr	BASEPRI, r3
 80080a2:	f3bf 8f6f 	isb	sy
 80080a6:	f3bf 8f4f 	dsb	sy
 80080aa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80080ac:	bf00      	nop
 80080ae:	e7fe      	b.n	80080ae <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	2b02      	cmp	r3, #2
 80080b4:	d103      	bne.n	80080be <xQueueGenericSendFromISR+0x6a>
 80080b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080ba:	2b01      	cmp	r3, #1
 80080bc:	d101      	bne.n	80080c2 <xQueueGenericSendFromISR+0x6e>
 80080be:	2301      	movs	r3, #1
 80080c0:	e000      	b.n	80080c4 <xQueueGenericSendFromISR+0x70>
 80080c2:	2300      	movs	r3, #0
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d10a      	bne.n	80080de <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80080c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080cc:	f383 8811 	msr	BASEPRI, r3
 80080d0:	f3bf 8f6f 	isb	sy
 80080d4:	f3bf 8f4f 	dsb	sy
 80080d8:	623b      	str	r3, [r7, #32]
}
 80080da:	bf00      	nop
 80080dc:	e7fe      	b.n	80080dc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80080de:	f002 fbc3 	bl	800a868 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80080e2:	f3ef 8211 	mrs	r2, BASEPRI
 80080e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ea:	f383 8811 	msr	BASEPRI, r3
 80080ee:	f3bf 8f6f 	isb	sy
 80080f2:	f3bf 8f4f 	dsb	sy
 80080f6:	61fa      	str	r2, [r7, #28]
 80080f8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80080fa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80080fc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80080fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008100:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008106:	429a      	cmp	r2, r3
 8008108:	d302      	bcc.n	8008110 <xQueueGenericSendFromISR+0xbc>
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	2b02      	cmp	r3, #2
 800810e:	d12f      	bne.n	8008170 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008112:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008116:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800811a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800811c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800811e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008120:	683a      	ldr	r2, [r7, #0]
 8008122:	68b9      	ldr	r1, [r7, #8]
 8008124:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008126:	f000 fba0 	bl	800886a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800812a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800812e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008132:	d112      	bne.n	800815a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008138:	2b00      	cmp	r3, #0
 800813a:	d016      	beq.n	800816a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800813c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800813e:	3324      	adds	r3, #36	; 0x24
 8008140:	4618      	mov	r0, r3
 8008142:	f001 f9b1 	bl	80094a8 <xTaskRemoveFromEventList>
 8008146:	4603      	mov	r3, r0
 8008148:	2b00      	cmp	r3, #0
 800814a:	d00e      	beq.n	800816a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d00b      	beq.n	800816a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2201      	movs	r2, #1
 8008156:	601a      	str	r2, [r3, #0]
 8008158:	e007      	b.n	800816a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800815a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800815e:	3301      	adds	r3, #1
 8008160:	b2db      	uxtb	r3, r3
 8008162:	b25a      	sxtb	r2, r3
 8008164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008166:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800816a:	2301      	movs	r3, #1
 800816c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800816e:	e001      	b.n	8008174 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008170:	2300      	movs	r3, #0
 8008172:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008176:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800817e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008180:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008182:	4618      	mov	r0, r3
 8008184:	3740      	adds	r7, #64	; 0x40
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}

0800818a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800818a:	b580      	push	{r7, lr}
 800818c:	b08e      	sub	sp, #56	; 0x38
 800818e:	af00      	add	r7, sp, #0
 8008190:	6078      	str	r0, [r7, #4]
 8008192:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800819a:	2b00      	cmp	r3, #0
 800819c:	d10a      	bne.n	80081b4 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800819e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081a2:	f383 8811 	msr	BASEPRI, r3
 80081a6:	f3bf 8f6f 	isb	sy
 80081aa:	f3bf 8f4f 	dsb	sy
 80081ae:	623b      	str	r3, [r7, #32]
}
 80081b0:	bf00      	nop
 80081b2:	e7fe      	b.n	80081b2 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80081b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d00a      	beq.n	80081d2 <xQueueGiveFromISR+0x48>
	__asm volatile
 80081bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081c0:	f383 8811 	msr	BASEPRI, r3
 80081c4:	f3bf 8f6f 	isb	sy
 80081c8:	f3bf 8f4f 	dsb	sy
 80081cc:	61fb      	str	r3, [r7, #28]
}
 80081ce:	bf00      	nop
 80081d0:	e7fe      	b.n	80081d0 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80081d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d103      	bne.n	80081e2 <xQueueGiveFromISR+0x58>
 80081da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081dc:	689b      	ldr	r3, [r3, #8]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d101      	bne.n	80081e6 <xQueueGiveFromISR+0x5c>
 80081e2:	2301      	movs	r3, #1
 80081e4:	e000      	b.n	80081e8 <xQueueGiveFromISR+0x5e>
 80081e6:	2300      	movs	r3, #0
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d10a      	bne.n	8008202 <xQueueGiveFromISR+0x78>
	__asm volatile
 80081ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081f0:	f383 8811 	msr	BASEPRI, r3
 80081f4:	f3bf 8f6f 	isb	sy
 80081f8:	f3bf 8f4f 	dsb	sy
 80081fc:	61bb      	str	r3, [r7, #24]
}
 80081fe:	bf00      	nop
 8008200:	e7fe      	b.n	8008200 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008202:	f002 fb31 	bl	800a868 <vPortValidateInterruptPriority>
	__asm volatile
 8008206:	f3ef 8211 	mrs	r2, BASEPRI
 800820a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800820e:	f383 8811 	msr	BASEPRI, r3
 8008212:	f3bf 8f6f 	isb	sy
 8008216:	f3bf 8f4f 	dsb	sy
 800821a:	617a      	str	r2, [r7, #20]
 800821c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800821e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008220:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008226:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800822a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800822c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800822e:	429a      	cmp	r2, r3
 8008230:	d22b      	bcs.n	800828a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008234:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008238:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800823c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800823e:	1c5a      	adds	r2, r3, #1
 8008240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008242:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008244:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800824c:	d112      	bne.n	8008274 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800824e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008252:	2b00      	cmp	r3, #0
 8008254:	d016      	beq.n	8008284 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008258:	3324      	adds	r3, #36	; 0x24
 800825a:	4618      	mov	r0, r3
 800825c:	f001 f924 	bl	80094a8 <xTaskRemoveFromEventList>
 8008260:	4603      	mov	r3, r0
 8008262:	2b00      	cmp	r3, #0
 8008264:	d00e      	beq.n	8008284 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d00b      	beq.n	8008284 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	2201      	movs	r2, #1
 8008270:	601a      	str	r2, [r3, #0]
 8008272:	e007      	b.n	8008284 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008274:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008278:	3301      	adds	r3, #1
 800827a:	b2db      	uxtb	r3, r3
 800827c:	b25a      	sxtb	r2, r3
 800827e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008280:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008284:	2301      	movs	r3, #1
 8008286:	637b      	str	r3, [r7, #52]	; 0x34
 8008288:	e001      	b.n	800828e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800828a:	2300      	movs	r3, #0
 800828c:	637b      	str	r3, [r7, #52]	; 0x34
 800828e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008290:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	f383 8811 	msr	BASEPRI, r3
}
 8008298:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800829a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800829c:	4618      	mov	r0, r3
 800829e:	3738      	adds	r7, #56	; 0x38
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}

080082a4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b08c      	sub	sp, #48	; 0x30
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	60f8      	str	r0, [r7, #12]
 80082ac:	60b9      	str	r1, [r7, #8]
 80082ae:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80082b0:	2300      	movs	r3, #0
 80082b2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80082b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d10a      	bne.n	80082d4 <xQueueReceive+0x30>
	__asm volatile
 80082be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c2:	f383 8811 	msr	BASEPRI, r3
 80082c6:	f3bf 8f6f 	isb	sy
 80082ca:	f3bf 8f4f 	dsb	sy
 80082ce:	623b      	str	r3, [r7, #32]
}
 80082d0:	bf00      	nop
 80082d2:	e7fe      	b.n	80082d2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d103      	bne.n	80082e2 <xQueueReceive+0x3e>
 80082da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d101      	bne.n	80082e6 <xQueueReceive+0x42>
 80082e2:	2301      	movs	r3, #1
 80082e4:	e000      	b.n	80082e8 <xQueueReceive+0x44>
 80082e6:	2300      	movs	r3, #0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d10a      	bne.n	8008302 <xQueueReceive+0x5e>
	__asm volatile
 80082ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f0:	f383 8811 	msr	BASEPRI, r3
 80082f4:	f3bf 8f6f 	isb	sy
 80082f8:	f3bf 8f4f 	dsb	sy
 80082fc:	61fb      	str	r3, [r7, #28]
}
 80082fe:	bf00      	nop
 8008300:	e7fe      	b.n	8008300 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008302:	f001 fa93 	bl	800982c <xTaskGetSchedulerState>
 8008306:	4603      	mov	r3, r0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d102      	bne.n	8008312 <xQueueReceive+0x6e>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d101      	bne.n	8008316 <xQueueReceive+0x72>
 8008312:	2301      	movs	r3, #1
 8008314:	e000      	b.n	8008318 <xQueueReceive+0x74>
 8008316:	2300      	movs	r3, #0
 8008318:	2b00      	cmp	r3, #0
 800831a:	d10a      	bne.n	8008332 <xQueueReceive+0x8e>
	__asm volatile
 800831c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008320:	f383 8811 	msr	BASEPRI, r3
 8008324:	f3bf 8f6f 	isb	sy
 8008328:	f3bf 8f4f 	dsb	sy
 800832c:	61bb      	str	r3, [r7, #24]
}
 800832e:	bf00      	nop
 8008330:	e7fe      	b.n	8008330 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008332:	f002 f9b7 	bl	800a6a4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800833a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800833c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800833e:	2b00      	cmp	r3, #0
 8008340:	d01f      	beq.n	8008382 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008342:	68b9      	ldr	r1, [r7, #8]
 8008344:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008346:	f000 fafa 	bl	800893e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800834a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800834c:	1e5a      	subs	r2, r3, #1
 800834e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008350:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008354:	691b      	ldr	r3, [r3, #16]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d00f      	beq.n	800837a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800835a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800835c:	3310      	adds	r3, #16
 800835e:	4618      	mov	r0, r3
 8008360:	f001 f8a2 	bl	80094a8 <xTaskRemoveFromEventList>
 8008364:	4603      	mov	r3, r0
 8008366:	2b00      	cmp	r3, #0
 8008368:	d007      	beq.n	800837a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800836a:	4b3d      	ldr	r3, [pc, #244]	; (8008460 <xQueueReceive+0x1bc>)
 800836c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008370:	601a      	str	r2, [r3, #0]
 8008372:	f3bf 8f4f 	dsb	sy
 8008376:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800837a:	f002 f9c3 	bl	800a704 <vPortExitCritical>
				return pdPASS;
 800837e:	2301      	movs	r3, #1
 8008380:	e069      	b.n	8008456 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d103      	bne.n	8008390 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008388:	f002 f9bc 	bl	800a704 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800838c:	2300      	movs	r3, #0
 800838e:	e062      	b.n	8008456 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008392:	2b00      	cmp	r3, #0
 8008394:	d106      	bne.n	80083a4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008396:	f107 0310 	add.w	r3, r7, #16
 800839a:	4618      	mov	r0, r3
 800839c:	f001 f8e8 	bl	8009570 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80083a0:	2301      	movs	r3, #1
 80083a2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80083a4:	f002 f9ae 	bl	800a704 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80083a8:	f000 fe54 	bl	8009054 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80083ac:	f002 f97a 	bl	800a6a4 <vPortEnterCritical>
 80083b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80083b6:	b25b      	sxtb	r3, r3
 80083b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083bc:	d103      	bne.n	80083c6 <xQueueReceive+0x122>
 80083be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083c0:	2200      	movs	r2, #0
 80083c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083cc:	b25b      	sxtb	r3, r3
 80083ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083d2:	d103      	bne.n	80083dc <xQueueReceive+0x138>
 80083d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083d6:	2200      	movs	r2, #0
 80083d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083dc:	f002 f992 	bl	800a704 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80083e0:	1d3a      	adds	r2, r7, #4
 80083e2:	f107 0310 	add.w	r3, r7, #16
 80083e6:	4611      	mov	r1, r2
 80083e8:	4618      	mov	r0, r3
 80083ea:	f001 f8d7 	bl	800959c <xTaskCheckForTimeOut>
 80083ee:	4603      	mov	r3, r0
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d123      	bne.n	800843c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80083f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083f6:	f000 fb1a 	bl	8008a2e <prvIsQueueEmpty>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d017      	beq.n	8008430 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008402:	3324      	adds	r3, #36	; 0x24
 8008404:	687a      	ldr	r2, [r7, #4]
 8008406:	4611      	mov	r1, r2
 8008408:	4618      	mov	r0, r3
 800840a:	f000 fffd 	bl	8009408 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800840e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008410:	f000 fabb 	bl	800898a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008414:	f000 fe2c 	bl	8009070 <xTaskResumeAll>
 8008418:	4603      	mov	r3, r0
 800841a:	2b00      	cmp	r3, #0
 800841c:	d189      	bne.n	8008332 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800841e:	4b10      	ldr	r3, [pc, #64]	; (8008460 <xQueueReceive+0x1bc>)
 8008420:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008424:	601a      	str	r2, [r3, #0]
 8008426:	f3bf 8f4f 	dsb	sy
 800842a:	f3bf 8f6f 	isb	sy
 800842e:	e780      	b.n	8008332 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008430:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008432:	f000 faaa 	bl	800898a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008436:	f000 fe1b 	bl	8009070 <xTaskResumeAll>
 800843a:	e77a      	b.n	8008332 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800843c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800843e:	f000 faa4 	bl	800898a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008442:	f000 fe15 	bl	8009070 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008446:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008448:	f000 faf1 	bl	8008a2e <prvIsQueueEmpty>
 800844c:	4603      	mov	r3, r0
 800844e:	2b00      	cmp	r3, #0
 8008450:	f43f af6f 	beq.w	8008332 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008454:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008456:	4618      	mov	r0, r3
 8008458:	3730      	adds	r7, #48	; 0x30
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}
 800845e:	bf00      	nop
 8008460:	e000ed04 	.word	0xe000ed04

08008464 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b08e      	sub	sp, #56	; 0x38
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
 800846c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800846e:	2300      	movs	r3, #0
 8008470:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008476:	2300      	movs	r3, #0
 8008478:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800847a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800847c:	2b00      	cmp	r3, #0
 800847e:	d10a      	bne.n	8008496 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8008480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008484:	f383 8811 	msr	BASEPRI, r3
 8008488:	f3bf 8f6f 	isb	sy
 800848c:	f3bf 8f4f 	dsb	sy
 8008490:	623b      	str	r3, [r7, #32]
}
 8008492:	bf00      	nop
 8008494:	e7fe      	b.n	8008494 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800849a:	2b00      	cmp	r3, #0
 800849c:	d00a      	beq.n	80084b4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800849e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084a2:	f383 8811 	msr	BASEPRI, r3
 80084a6:	f3bf 8f6f 	isb	sy
 80084aa:	f3bf 8f4f 	dsb	sy
 80084ae:	61fb      	str	r3, [r7, #28]
}
 80084b0:	bf00      	nop
 80084b2:	e7fe      	b.n	80084b2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80084b4:	f001 f9ba 	bl	800982c <xTaskGetSchedulerState>
 80084b8:	4603      	mov	r3, r0
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d102      	bne.n	80084c4 <xQueueSemaphoreTake+0x60>
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d101      	bne.n	80084c8 <xQueueSemaphoreTake+0x64>
 80084c4:	2301      	movs	r3, #1
 80084c6:	e000      	b.n	80084ca <xQueueSemaphoreTake+0x66>
 80084c8:	2300      	movs	r3, #0
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d10a      	bne.n	80084e4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80084ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084d2:	f383 8811 	msr	BASEPRI, r3
 80084d6:	f3bf 8f6f 	isb	sy
 80084da:	f3bf 8f4f 	dsb	sy
 80084de:	61bb      	str	r3, [r7, #24]
}
 80084e0:	bf00      	nop
 80084e2:	e7fe      	b.n	80084e2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80084e4:	f002 f8de 	bl	800a6a4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80084e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084ec:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80084ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d024      	beq.n	800853e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80084f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084f6:	1e5a      	subs	r2, r3, #1
 80084f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084fa:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80084fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d104      	bne.n	800850e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008504:	f001 fb08 	bl	8009b18 <pvTaskIncrementMutexHeldCount>
 8008508:	4602      	mov	r2, r0
 800850a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800850c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800850e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008510:	691b      	ldr	r3, [r3, #16]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d00f      	beq.n	8008536 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008518:	3310      	adds	r3, #16
 800851a:	4618      	mov	r0, r3
 800851c:	f000 ffc4 	bl	80094a8 <xTaskRemoveFromEventList>
 8008520:	4603      	mov	r3, r0
 8008522:	2b00      	cmp	r3, #0
 8008524:	d007      	beq.n	8008536 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008526:	4b54      	ldr	r3, [pc, #336]	; (8008678 <xQueueSemaphoreTake+0x214>)
 8008528:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800852c:	601a      	str	r2, [r3, #0]
 800852e:	f3bf 8f4f 	dsb	sy
 8008532:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008536:	f002 f8e5 	bl	800a704 <vPortExitCritical>
				return pdPASS;
 800853a:	2301      	movs	r3, #1
 800853c:	e097      	b.n	800866e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d111      	bne.n	8008568 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008546:	2b00      	cmp	r3, #0
 8008548:	d00a      	beq.n	8008560 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800854a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800854e:	f383 8811 	msr	BASEPRI, r3
 8008552:	f3bf 8f6f 	isb	sy
 8008556:	f3bf 8f4f 	dsb	sy
 800855a:	617b      	str	r3, [r7, #20]
}
 800855c:	bf00      	nop
 800855e:	e7fe      	b.n	800855e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008560:	f002 f8d0 	bl	800a704 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008564:	2300      	movs	r3, #0
 8008566:	e082      	b.n	800866e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800856a:	2b00      	cmp	r3, #0
 800856c:	d106      	bne.n	800857c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800856e:	f107 030c 	add.w	r3, r7, #12
 8008572:	4618      	mov	r0, r3
 8008574:	f000 fffc 	bl	8009570 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008578:	2301      	movs	r3, #1
 800857a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800857c:	f002 f8c2 	bl	800a704 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008580:	f000 fd68 	bl	8009054 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008584:	f002 f88e 	bl	800a6a4 <vPortEnterCritical>
 8008588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800858a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800858e:	b25b      	sxtb	r3, r3
 8008590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008594:	d103      	bne.n	800859e <xQueueSemaphoreTake+0x13a>
 8008596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008598:	2200      	movs	r2, #0
 800859a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800859e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80085a4:	b25b      	sxtb	r3, r3
 80085a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085aa:	d103      	bne.n	80085b4 <xQueueSemaphoreTake+0x150>
 80085ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085ae:	2200      	movs	r2, #0
 80085b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80085b4:	f002 f8a6 	bl	800a704 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80085b8:	463a      	mov	r2, r7
 80085ba:	f107 030c 	add.w	r3, r7, #12
 80085be:	4611      	mov	r1, r2
 80085c0:	4618      	mov	r0, r3
 80085c2:	f000 ffeb 	bl	800959c <xTaskCheckForTimeOut>
 80085c6:	4603      	mov	r3, r0
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d132      	bne.n	8008632 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80085cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80085ce:	f000 fa2e 	bl	8008a2e <prvIsQueueEmpty>
 80085d2:	4603      	mov	r3, r0
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d026      	beq.n	8008626 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80085d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d109      	bne.n	80085f4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80085e0:	f002 f860 	bl	800a6a4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80085e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085e6:	689b      	ldr	r3, [r3, #8]
 80085e8:	4618      	mov	r0, r3
 80085ea:	f001 f93d 	bl	8009868 <xTaskPriorityInherit>
 80085ee:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80085f0:	f002 f888 	bl	800a704 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80085f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085f6:	3324      	adds	r3, #36	; 0x24
 80085f8:	683a      	ldr	r2, [r7, #0]
 80085fa:	4611      	mov	r1, r2
 80085fc:	4618      	mov	r0, r3
 80085fe:	f000 ff03 	bl	8009408 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008602:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008604:	f000 f9c1 	bl	800898a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008608:	f000 fd32 	bl	8009070 <xTaskResumeAll>
 800860c:	4603      	mov	r3, r0
 800860e:	2b00      	cmp	r3, #0
 8008610:	f47f af68 	bne.w	80084e4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8008614:	4b18      	ldr	r3, [pc, #96]	; (8008678 <xQueueSemaphoreTake+0x214>)
 8008616:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800861a:	601a      	str	r2, [r3, #0]
 800861c:	f3bf 8f4f 	dsb	sy
 8008620:	f3bf 8f6f 	isb	sy
 8008624:	e75e      	b.n	80084e4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008626:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008628:	f000 f9af 	bl	800898a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800862c:	f000 fd20 	bl	8009070 <xTaskResumeAll>
 8008630:	e758      	b.n	80084e4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008632:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008634:	f000 f9a9 	bl	800898a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008638:	f000 fd1a 	bl	8009070 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800863c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800863e:	f000 f9f6 	bl	8008a2e <prvIsQueueEmpty>
 8008642:	4603      	mov	r3, r0
 8008644:	2b00      	cmp	r3, #0
 8008646:	f43f af4d 	beq.w	80084e4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800864a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800864c:	2b00      	cmp	r3, #0
 800864e:	d00d      	beq.n	800866c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8008650:	f002 f828 	bl	800a6a4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008654:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008656:	f000 f8f0 	bl	800883a <prvGetDisinheritPriorityAfterTimeout>
 800865a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800865c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008662:	4618      	mov	r0, r3
 8008664:	f001 f9d6 	bl	8009a14 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008668:	f002 f84c 	bl	800a704 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800866c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800866e:	4618      	mov	r0, r3
 8008670:	3738      	adds	r7, #56	; 0x38
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}
 8008676:	bf00      	nop
 8008678:	e000ed04 	.word	0xe000ed04

0800867c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b08e      	sub	sp, #56	; 0x38
 8008680:	af00      	add	r7, sp, #0
 8008682:	60f8      	str	r0, [r7, #12]
 8008684:	60b9      	str	r1, [r7, #8]
 8008686:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800868c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800868e:	2b00      	cmp	r3, #0
 8008690:	d10a      	bne.n	80086a8 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8008692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008696:	f383 8811 	msr	BASEPRI, r3
 800869a:	f3bf 8f6f 	isb	sy
 800869e:	f3bf 8f4f 	dsb	sy
 80086a2:	623b      	str	r3, [r7, #32]
}
 80086a4:	bf00      	nop
 80086a6:	e7fe      	b.n	80086a6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d103      	bne.n	80086b6 <xQueueReceiveFromISR+0x3a>
 80086ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d101      	bne.n	80086ba <xQueueReceiveFromISR+0x3e>
 80086b6:	2301      	movs	r3, #1
 80086b8:	e000      	b.n	80086bc <xQueueReceiveFromISR+0x40>
 80086ba:	2300      	movs	r3, #0
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d10a      	bne.n	80086d6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80086c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086c4:	f383 8811 	msr	BASEPRI, r3
 80086c8:	f3bf 8f6f 	isb	sy
 80086cc:	f3bf 8f4f 	dsb	sy
 80086d0:	61fb      	str	r3, [r7, #28]
}
 80086d2:	bf00      	nop
 80086d4:	e7fe      	b.n	80086d4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80086d6:	f002 f8c7 	bl	800a868 <vPortValidateInterruptPriority>
	__asm volatile
 80086da:	f3ef 8211 	mrs	r2, BASEPRI
 80086de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086e2:	f383 8811 	msr	BASEPRI, r3
 80086e6:	f3bf 8f6f 	isb	sy
 80086ea:	f3bf 8f4f 	dsb	sy
 80086ee:	61ba      	str	r2, [r7, #24]
 80086f0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80086f2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80086f4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80086f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086fa:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80086fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d02f      	beq.n	8008762 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008704:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008708:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800870c:	68b9      	ldr	r1, [r7, #8]
 800870e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008710:	f000 f915 	bl	800893e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008716:	1e5a      	subs	r2, r3, #1
 8008718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800871a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800871c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008724:	d112      	bne.n	800874c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008728:	691b      	ldr	r3, [r3, #16]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d016      	beq.n	800875c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800872e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008730:	3310      	adds	r3, #16
 8008732:	4618      	mov	r0, r3
 8008734:	f000 feb8 	bl	80094a8 <xTaskRemoveFromEventList>
 8008738:	4603      	mov	r3, r0
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00e      	beq.n	800875c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d00b      	beq.n	800875c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2201      	movs	r2, #1
 8008748:	601a      	str	r2, [r3, #0]
 800874a:	e007      	b.n	800875c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800874c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008750:	3301      	adds	r3, #1
 8008752:	b2db      	uxtb	r3, r3
 8008754:	b25a      	sxtb	r2, r3
 8008756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008758:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800875c:	2301      	movs	r3, #1
 800875e:	637b      	str	r3, [r7, #52]	; 0x34
 8008760:	e001      	b.n	8008766 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8008762:	2300      	movs	r3, #0
 8008764:	637b      	str	r3, [r7, #52]	; 0x34
 8008766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008768:	613b      	str	r3, [r7, #16]
	__asm volatile
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	f383 8811 	msr	BASEPRI, r3
}
 8008770:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008774:	4618      	mov	r0, r3
 8008776:	3738      	adds	r7, #56	; 0x38
 8008778:	46bd      	mov	sp, r7
 800877a:	bd80      	pop	{r7, pc}

0800877c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b084      	sub	sp, #16
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d10a      	bne.n	80087a0 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 800878a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800878e:	f383 8811 	msr	BASEPRI, r3
 8008792:	f3bf 8f6f 	isb	sy
 8008796:	f3bf 8f4f 	dsb	sy
 800879a:	60bb      	str	r3, [r7, #8]
}
 800879c:	bf00      	nop
 800879e:	e7fe      	b.n	800879e <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 80087a0:	f001 ff80 	bl	800a6a4 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087a8:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80087aa:	f001 ffab 	bl	800a704 <vPortExitCritical>

	return uxReturn;
 80087ae:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80087b0:	4618      	mov	r0, r3
 80087b2:	3710      	adds	r7, #16
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}

080087b8 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80087b8:	b480      	push	{r7}
 80087ba:	b087      	sub	sp, #28
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d10a      	bne.n	80087e0 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 80087ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087ce:	f383 8811 	msr	BASEPRI, r3
 80087d2:	f3bf 8f6f 	isb	sy
 80087d6:	f3bf 8f4f 	dsb	sy
 80087da:	60fb      	str	r3, [r7, #12]
}
 80087dc:	bf00      	nop
 80087de:	e7fe      	b.n	80087de <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087e4:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80087e6:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80087e8:	4618      	mov	r0, r3
 80087ea:	371c      	adds	r7, #28
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr

080087f4 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b084      	sub	sp, #16
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d10a      	bne.n	800881c <vQueueDelete+0x28>
	__asm volatile
 8008806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800880a:	f383 8811 	msr	BASEPRI, r3
 800880e:	f3bf 8f6f 	isb	sy
 8008812:	f3bf 8f4f 	dsb	sy
 8008816:	60bb      	str	r3, [r7, #8]
}
 8008818:	bf00      	nop
 800881a:	e7fe      	b.n	800881a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800881c:	68f8      	ldr	r0, [r7, #12]
 800881e:	f000 f95f 	bl	8008ae0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008828:	2b00      	cmp	r3, #0
 800882a:	d102      	bne.n	8008832 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800882c:	68f8      	ldr	r0, [r7, #12]
 800882e:	f002 f927 	bl	800aa80 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008832:	bf00      	nop
 8008834:	3710      	adds	r7, #16
 8008836:	46bd      	mov	sp, r7
 8008838:	bd80      	pop	{r7, pc}

0800883a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800883a:	b480      	push	{r7}
 800883c:	b085      	sub	sp, #20
 800883e:	af00      	add	r7, sp, #0
 8008840:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008846:	2b00      	cmp	r3, #0
 8008848:	d006      	beq.n	8008858 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8008854:	60fb      	str	r3, [r7, #12]
 8008856:	e001      	b.n	800885c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008858:	2300      	movs	r3, #0
 800885a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800885c:	68fb      	ldr	r3, [r7, #12]
	}
 800885e:	4618      	mov	r0, r3
 8008860:	3714      	adds	r7, #20
 8008862:	46bd      	mov	sp, r7
 8008864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008868:	4770      	bx	lr

0800886a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800886a:	b580      	push	{r7, lr}
 800886c:	b086      	sub	sp, #24
 800886e:	af00      	add	r7, sp, #0
 8008870:	60f8      	str	r0, [r7, #12]
 8008872:	60b9      	str	r1, [r7, #8]
 8008874:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008876:	2300      	movs	r3, #0
 8008878:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800887e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008884:	2b00      	cmp	r3, #0
 8008886:	d10d      	bne.n	80088a4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d14d      	bne.n	800892c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	689b      	ldr	r3, [r3, #8]
 8008894:	4618      	mov	r0, r3
 8008896:	f001 f84f 	bl	8009938 <xTaskPriorityDisinherit>
 800889a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	2200      	movs	r2, #0
 80088a0:	609a      	str	r2, [r3, #8]
 80088a2:	e043      	b.n	800892c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d119      	bne.n	80088de <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	6858      	ldr	r0, [r3, #4]
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088b2:	461a      	mov	r2, r3
 80088b4:	68b9      	ldr	r1, [r7, #8]
 80088b6:	f003 f866 	bl	800b986 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	685a      	ldr	r2, [r3, #4]
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088c2:	441a      	add	r2, r3
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	685a      	ldr	r2, [r3, #4]
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	689b      	ldr	r3, [r3, #8]
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d32b      	bcc.n	800892c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681a      	ldr	r2, [r3, #0]
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	605a      	str	r2, [r3, #4]
 80088dc:	e026      	b.n	800892c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	68d8      	ldr	r0, [r3, #12]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088e6:	461a      	mov	r2, r3
 80088e8:	68b9      	ldr	r1, [r7, #8]
 80088ea:	f003 f84c 	bl	800b986 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	68da      	ldr	r2, [r3, #12]
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088f6:	425b      	negs	r3, r3
 80088f8:	441a      	add	r2, r3
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	68da      	ldr	r2, [r3, #12]
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	429a      	cmp	r2, r3
 8008908:	d207      	bcs.n	800891a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	689a      	ldr	r2, [r3, #8]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008912:	425b      	negs	r3, r3
 8008914:	441a      	add	r2, r3
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2b02      	cmp	r3, #2
 800891e:	d105      	bne.n	800892c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d002      	beq.n	800892c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	3b01      	subs	r3, #1
 800892a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	1c5a      	adds	r2, r3, #1
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008934:	697b      	ldr	r3, [r7, #20]
}
 8008936:	4618      	mov	r0, r3
 8008938:	3718      	adds	r7, #24
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}

0800893e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800893e:	b580      	push	{r7, lr}
 8008940:	b082      	sub	sp, #8
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
 8008946:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800894c:	2b00      	cmp	r3, #0
 800894e:	d018      	beq.n	8008982 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	68da      	ldr	r2, [r3, #12]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008958:	441a      	add	r2, r3
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	68da      	ldr	r2, [r3, #12]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	689b      	ldr	r3, [r3, #8]
 8008966:	429a      	cmp	r2, r3
 8008968:	d303      	bcc.n	8008972 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681a      	ldr	r2, [r3, #0]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	68d9      	ldr	r1, [r3, #12]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800897a:	461a      	mov	r2, r3
 800897c:	6838      	ldr	r0, [r7, #0]
 800897e:	f003 f802 	bl	800b986 <memcpy>
	}
}
 8008982:	bf00      	nop
 8008984:	3708      	adds	r7, #8
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}

0800898a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800898a:	b580      	push	{r7, lr}
 800898c:	b084      	sub	sp, #16
 800898e:	af00      	add	r7, sp, #0
 8008990:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008992:	f001 fe87 	bl	800a6a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800899c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800899e:	e011      	b.n	80089c4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d012      	beq.n	80089ce <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	3324      	adds	r3, #36	; 0x24
 80089ac:	4618      	mov	r0, r3
 80089ae:	f000 fd7b 	bl	80094a8 <xTaskRemoveFromEventList>
 80089b2:	4603      	mov	r3, r0
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d001      	beq.n	80089bc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80089b8:	f000 fe52 	bl	8009660 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80089bc:	7bfb      	ldrb	r3, [r7, #15]
 80089be:	3b01      	subs	r3, #1
 80089c0:	b2db      	uxtb	r3, r3
 80089c2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80089c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	dce9      	bgt.n	80089a0 <prvUnlockQueue+0x16>
 80089cc:	e000      	b.n	80089d0 <prvUnlockQueue+0x46>
					break;
 80089ce:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	22ff      	movs	r2, #255	; 0xff
 80089d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80089d8:	f001 fe94 	bl	800a704 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80089dc:	f001 fe62 	bl	800a6a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80089e6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80089e8:	e011      	b.n	8008a0e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	691b      	ldr	r3, [r3, #16]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d012      	beq.n	8008a18 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	3310      	adds	r3, #16
 80089f6:	4618      	mov	r0, r3
 80089f8:	f000 fd56 	bl	80094a8 <xTaskRemoveFromEventList>
 80089fc:	4603      	mov	r3, r0
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d001      	beq.n	8008a06 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008a02:	f000 fe2d 	bl	8009660 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008a06:	7bbb      	ldrb	r3, [r7, #14]
 8008a08:	3b01      	subs	r3, #1
 8008a0a:	b2db      	uxtb	r3, r3
 8008a0c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008a0e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	dce9      	bgt.n	80089ea <prvUnlockQueue+0x60>
 8008a16:	e000      	b.n	8008a1a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008a18:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	22ff      	movs	r2, #255	; 0xff
 8008a1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008a22:	f001 fe6f 	bl	800a704 <vPortExitCritical>
}
 8008a26:	bf00      	nop
 8008a28:	3710      	adds	r7, #16
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}

08008a2e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008a2e:	b580      	push	{r7, lr}
 8008a30:	b084      	sub	sp, #16
 8008a32:	af00      	add	r7, sp, #0
 8008a34:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008a36:	f001 fe35 	bl	800a6a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d102      	bne.n	8008a48 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008a42:	2301      	movs	r3, #1
 8008a44:	60fb      	str	r3, [r7, #12]
 8008a46:	e001      	b.n	8008a4c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008a4c:	f001 fe5a 	bl	800a704 <vPortExitCritical>

	return xReturn;
 8008a50:	68fb      	ldr	r3, [r7, #12]
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3710      	adds	r7, #16
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}

08008a5a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008a5a:	b580      	push	{r7, lr}
 8008a5c:	b084      	sub	sp, #16
 8008a5e:	af00      	add	r7, sp, #0
 8008a60:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008a62:	f001 fe1f 	bl	800a6a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a6e:	429a      	cmp	r2, r3
 8008a70:	d102      	bne.n	8008a78 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008a72:	2301      	movs	r3, #1
 8008a74:	60fb      	str	r3, [r7, #12]
 8008a76:	e001      	b.n	8008a7c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008a78:	2300      	movs	r3, #0
 8008a7a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008a7c:	f001 fe42 	bl	800a704 <vPortExitCritical>

	return xReturn;
 8008a80:	68fb      	ldr	r3, [r7, #12]
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	3710      	adds	r7, #16
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}
	...

08008a8c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b085      	sub	sp, #20
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008a96:	2300      	movs	r3, #0
 8008a98:	60fb      	str	r3, [r7, #12]
 8008a9a:	e014      	b.n	8008ac6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008a9c:	4a0f      	ldr	r2, [pc, #60]	; (8008adc <vQueueAddToRegistry+0x50>)
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d10b      	bne.n	8008ac0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008aa8:	490c      	ldr	r1, [pc, #48]	; (8008adc <vQueueAddToRegistry+0x50>)
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	683a      	ldr	r2, [r7, #0]
 8008aae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008ab2:	4a0a      	ldr	r2, [pc, #40]	; (8008adc <vQueueAddToRegistry+0x50>)
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	00db      	lsls	r3, r3, #3
 8008ab8:	4413      	add	r3, r2
 8008aba:	687a      	ldr	r2, [r7, #4]
 8008abc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008abe:	e006      	b.n	8008ace <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	60fb      	str	r3, [r7, #12]
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2b07      	cmp	r3, #7
 8008aca:	d9e7      	bls.n	8008a9c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008acc:	bf00      	nop
 8008ace:	bf00      	nop
 8008ad0:	3714      	adds	r7, #20
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr
 8008ada:	bf00      	nop
 8008adc:	20000ba4 	.word	0x20000ba4

08008ae0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008ae0:	b480      	push	{r7}
 8008ae2:	b085      	sub	sp, #20
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008ae8:	2300      	movs	r3, #0
 8008aea:	60fb      	str	r3, [r7, #12]
 8008aec:	e016      	b.n	8008b1c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008aee:	4a10      	ldr	r2, [pc, #64]	; (8008b30 <vQueueUnregisterQueue+0x50>)
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	00db      	lsls	r3, r3, #3
 8008af4:	4413      	add	r3, r2
 8008af6:	685b      	ldr	r3, [r3, #4]
 8008af8:	687a      	ldr	r2, [r7, #4]
 8008afa:	429a      	cmp	r2, r3
 8008afc:	d10b      	bne.n	8008b16 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008afe:	4a0c      	ldr	r2, [pc, #48]	; (8008b30 <vQueueUnregisterQueue+0x50>)
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2100      	movs	r1, #0
 8008b04:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008b08:	4a09      	ldr	r2, [pc, #36]	; (8008b30 <vQueueUnregisterQueue+0x50>)
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	00db      	lsls	r3, r3, #3
 8008b0e:	4413      	add	r3, r2
 8008b10:	2200      	movs	r2, #0
 8008b12:	605a      	str	r2, [r3, #4]
				break;
 8008b14:	e006      	b.n	8008b24 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	3301      	adds	r3, #1
 8008b1a:	60fb      	str	r3, [r7, #12]
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2b07      	cmp	r3, #7
 8008b20:	d9e5      	bls.n	8008aee <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008b22:	bf00      	nop
 8008b24:	bf00      	nop
 8008b26:	3714      	adds	r7, #20
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2e:	4770      	bx	lr
 8008b30:	20000ba4 	.word	0x20000ba4

08008b34 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b086      	sub	sp, #24
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	60f8      	str	r0, [r7, #12]
 8008b3c:	60b9      	str	r1, [r7, #8]
 8008b3e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008b44:	f001 fdae 	bl	800a6a4 <vPortEnterCritical>
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008b4e:	b25b      	sxtb	r3, r3
 8008b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b54:	d103      	bne.n	8008b5e <vQueueWaitForMessageRestricted+0x2a>
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b5e:	697b      	ldr	r3, [r7, #20]
 8008b60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008b64:	b25b      	sxtb	r3, r3
 8008b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b6a:	d103      	bne.n	8008b74 <vQueueWaitForMessageRestricted+0x40>
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008b74:	f001 fdc6 	bl	800a704 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d106      	bne.n	8008b8e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008b80:	697b      	ldr	r3, [r7, #20]
 8008b82:	3324      	adds	r3, #36	; 0x24
 8008b84:	687a      	ldr	r2, [r7, #4]
 8008b86:	68b9      	ldr	r1, [r7, #8]
 8008b88:	4618      	mov	r0, r3
 8008b8a:	f000 fc61 	bl	8009450 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008b8e:	6978      	ldr	r0, [r7, #20]
 8008b90:	f7ff fefb 	bl	800898a <prvUnlockQueue>
	}
 8008b94:	bf00      	nop
 8008b96:	3718      	adds	r7, #24
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	bd80      	pop	{r7, pc}

08008b9c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b08e      	sub	sp, #56	; 0x38
 8008ba0:	af04      	add	r7, sp, #16
 8008ba2:	60f8      	str	r0, [r7, #12]
 8008ba4:	60b9      	str	r1, [r7, #8]
 8008ba6:	607a      	str	r2, [r7, #4]
 8008ba8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008baa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d10a      	bne.n	8008bc6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8008bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bb4:	f383 8811 	msr	BASEPRI, r3
 8008bb8:	f3bf 8f6f 	isb	sy
 8008bbc:	f3bf 8f4f 	dsb	sy
 8008bc0:	623b      	str	r3, [r7, #32]
}
 8008bc2:	bf00      	nop
 8008bc4:	e7fe      	b.n	8008bc4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d10a      	bne.n	8008be2 <xTaskCreateStatic+0x46>
	__asm volatile
 8008bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bd0:	f383 8811 	msr	BASEPRI, r3
 8008bd4:	f3bf 8f6f 	isb	sy
 8008bd8:	f3bf 8f4f 	dsb	sy
 8008bdc:	61fb      	str	r3, [r7, #28]
}
 8008bde:	bf00      	nop
 8008be0:	e7fe      	b.n	8008be0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008be2:	23b8      	movs	r3, #184	; 0xb8
 8008be4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	2bb8      	cmp	r3, #184	; 0xb8
 8008bea:	d00a      	beq.n	8008c02 <xTaskCreateStatic+0x66>
	__asm volatile
 8008bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bf0:	f383 8811 	msr	BASEPRI, r3
 8008bf4:	f3bf 8f6f 	isb	sy
 8008bf8:	f3bf 8f4f 	dsb	sy
 8008bfc:	61bb      	str	r3, [r7, #24]
}
 8008bfe:	bf00      	nop
 8008c00:	e7fe      	b.n	8008c00 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008c02:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008c04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d01e      	beq.n	8008c48 <xTaskCreateStatic+0xac>
 8008c0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d01b      	beq.n	8008c48 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c12:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c18:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c1c:	2202      	movs	r2, #2
 8008c1e:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008c22:	2300      	movs	r3, #0
 8008c24:	9303      	str	r3, [sp, #12]
 8008c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c28:	9302      	str	r3, [sp, #8]
 8008c2a:	f107 0314 	add.w	r3, r7, #20
 8008c2e:	9301      	str	r3, [sp, #4]
 8008c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c32:	9300      	str	r3, [sp, #0]
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	687a      	ldr	r2, [r7, #4]
 8008c38:	68b9      	ldr	r1, [r7, #8]
 8008c3a:	68f8      	ldr	r0, [r7, #12]
 8008c3c:	f000 f850 	bl	8008ce0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008c40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008c42:	f000 f8f3 	bl	8008e2c <prvAddNewTaskToReadyList>
 8008c46:	e001      	b.n	8008c4c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008c4c:	697b      	ldr	r3, [r7, #20]
	}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3728      	adds	r7, #40	; 0x28
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}

08008c56 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008c56:	b580      	push	{r7, lr}
 8008c58:	b08c      	sub	sp, #48	; 0x30
 8008c5a:	af04      	add	r7, sp, #16
 8008c5c:	60f8      	str	r0, [r7, #12]
 8008c5e:	60b9      	str	r1, [r7, #8]
 8008c60:	603b      	str	r3, [r7, #0]
 8008c62:	4613      	mov	r3, r2
 8008c64:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008c66:	88fb      	ldrh	r3, [r7, #6]
 8008c68:	009b      	lsls	r3, r3, #2
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f001 fe3c 	bl	800a8e8 <pvPortMalloc>
 8008c70:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d00e      	beq.n	8008c96 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008c78:	20b8      	movs	r0, #184	; 0xb8
 8008c7a:	f001 fe35 	bl	800a8e8 <pvPortMalloc>
 8008c7e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008c80:	69fb      	ldr	r3, [r7, #28]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d003      	beq.n	8008c8e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008c86:	69fb      	ldr	r3, [r7, #28]
 8008c88:	697a      	ldr	r2, [r7, #20]
 8008c8a:	631a      	str	r2, [r3, #48]	; 0x30
 8008c8c:	e005      	b.n	8008c9a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008c8e:	6978      	ldr	r0, [r7, #20]
 8008c90:	f001 fef6 	bl	800aa80 <vPortFree>
 8008c94:	e001      	b.n	8008c9a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008c96:	2300      	movs	r3, #0
 8008c98:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008c9a:	69fb      	ldr	r3, [r7, #28]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d017      	beq.n	8008cd0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008ca0:	69fb      	ldr	r3, [r7, #28]
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008ca8:	88fa      	ldrh	r2, [r7, #6]
 8008caa:	2300      	movs	r3, #0
 8008cac:	9303      	str	r3, [sp, #12]
 8008cae:	69fb      	ldr	r3, [r7, #28]
 8008cb0:	9302      	str	r3, [sp, #8]
 8008cb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cb4:	9301      	str	r3, [sp, #4]
 8008cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cb8:	9300      	str	r3, [sp, #0]
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	68b9      	ldr	r1, [r7, #8]
 8008cbe:	68f8      	ldr	r0, [r7, #12]
 8008cc0:	f000 f80e 	bl	8008ce0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008cc4:	69f8      	ldr	r0, [r7, #28]
 8008cc6:	f000 f8b1 	bl	8008e2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	61bb      	str	r3, [r7, #24]
 8008cce:	e002      	b.n	8008cd6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8008cd4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008cd6:	69bb      	ldr	r3, [r7, #24]
	}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3720      	adds	r7, #32
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b088      	sub	sp, #32
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	60f8      	str	r0, [r7, #12]
 8008ce8:	60b9      	str	r1, [r7, #8]
 8008cea:	607a      	str	r2, [r7, #4]
 8008cec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008cee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cf0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	009b      	lsls	r3, r3, #2
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	21a5      	movs	r1, #165	; 0xa5
 8008cfa:	f002 fd5c 	bl	800b7b6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008d08:	3b01      	subs	r3, #1
 8008d0a:	009b      	lsls	r3, r3, #2
 8008d0c:	4413      	add	r3, r2
 8008d0e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008d10:	69bb      	ldr	r3, [r7, #24]
 8008d12:	f023 0307 	bic.w	r3, r3, #7
 8008d16:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008d18:	69bb      	ldr	r3, [r7, #24]
 8008d1a:	f003 0307 	and.w	r3, r3, #7
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d00a      	beq.n	8008d38 <prvInitialiseNewTask+0x58>
	__asm volatile
 8008d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d26:	f383 8811 	msr	BASEPRI, r3
 8008d2a:	f3bf 8f6f 	isb	sy
 8008d2e:	f3bf 8f4f 	dsb	sy
 8008d32:	617b      	str	r3, [r7, #20]
}
 8008d34:	bf00      	nop
 8008d36:	e7fe      	b.n	8008d36 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d01f      	beq.n	8008d7e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008d3e:	2300      	movs	r3, #0
 8008d40:	61fb      	str	r3, [r7, #28]
 8008d42:	e012      	b.n	8008d6a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008d44:	68ba      	ldr	r2, [r7, #8]
 8008d46:	69fb      	ldr	r3, [r7, #28]
 8008d48:	4413      	add	r3, r2
 8008d4a:	7819      	ldrb	r1, [r3, #0]
 8008d4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d4e:	69fb      	ldr	r3, [r7, #28]
 8008d50:	4413      	add	r3, r2
 8008d52:	3334      	adds	r3, #52	; 0x34
 8008d54:	460a      	mov	r2, r1
 8008d56:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008d58:	68ba      	ldr	r2, [r7, #8]
 8008d5a:	69fb      	ldr	r3, [r7, #28]
 8008d5c:	4413      	add	r3, r2
 8008d5e:	781b      	ldrb	r3, [r3, #0]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d006      	beq.n	8008d72 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008d64:	69fb      	ldr	r3, [r7, #28]
 8008d66:	3301      	adds	r3, #1
 8008d68:	61fb      	str	r3, [r7, #28]
 8008d6a:	69fb      	ldr	r3, [r7, #28]
 8008d6c:	2b1f      	cmp	r3, #31
 8008d6e:	d9e9      	bls.n	8008d44 <prvInitialiseNewTask+0x64>
 8008d70:	e000      	b.n	8008d74 <prvInitialiseNewTask+0x94>
			{
				break;
 8008d72:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d76:	2200      	movs	r2, #0
 8008d78:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8008d7c:	e003      	b.n	8008d86 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d80:	2200      	movs	r2, #0
 8008d82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d88:	2b37      	cmp	r3, #55	; 0x37
 8008d8a:	d901      	bls.n	8008d90 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008d8c:	2337      	movs	r3, #55	; 0x37
 8008d8e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d94:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d9a:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 8008d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d9e:	2200      	movs	r2, #0
 8008da0:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008da4:	3304      	adds	r3, #4
 8008da6:	4618      	mov	r0, r3
 8008da8:	f7fe fdce 	bl	8007948 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dae:	3318      	adds	r3, #24
 8008db0:	4618      	mov	r0, r3
 8008db2:	f7fe fdc9 	bl	8007948 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008db8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008dba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dbe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dc4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008dca:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dce:	2200      	movs	r2, #0
 8008dd0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dde:	3364      	adds	r3, #100	; 0x64
 8008de0:	224c      	movs	r2, #76	; 0x4c
 8008de2:	2100      	movs	r1, #0
 8008de4:	4618      	mov	r0, r3
 8008de6:	f002 fce6 	bl	800b7b6 <memset>
 8008dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dec:	4a0c      	ldr	r2, [pc, #48]	; (8008e20 <prvInitialiseNewTask+0x140>)
 8008dee:	669a      	str	r2, [r3, #104]	; 0x68
 8008df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008df2:	4a0c      	ldr	r2, [pc, #48]	; (8008e24 <prvInitialiseNewTask+0x144>)
 8008df4:	66da      	str	r2, [r3, #108]	; 0x6c
 8008df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008df8:	4a0b      	ldr	r2, [pc, #44]	; (8008e28 <prvInitialiseNewTask+0x148>)
 8008dfa:	671a      	str	r2, [r3, #112]	; 0x70
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008dfc:	683a      	ldr	r2, [r7, #0]
 8008dfe:	68f9      	ldr	r1, [r7, #12]
 8008e00:	69b8      	ldr	r0, [r7, #24]
 8008e02:	f001 fb23 	bl	800a44c <pxPortInitialiseStack>
 8008e06:	4602      	mov	r2, r0
 8008e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e0a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d002      	beq.n	8008e18 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e16:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008e18:	bf00      	nop
 8008e1a:	3720      	adds	r7, #32
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}
 8008e20:	20006058 	.word	0x20006058
 8008e24:	200060c0 	.word	0x200060c0
 8008e28:	20006128 	.word	0x20006128

08008e2c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b082      	sub	sp, #8
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008e34:	f001 fc36 	bl	800a6a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008e38:	4b2d      	ldr	r3, [pc, #180]	; (8008ef0 <prvAddNewTaskToReadyList+0xc4>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	3301      	adds	r3, #1
 8008e3e:	4a2c      	ldr	r2, [pc, #176]	; (8008ef0 <prvAddNewTaskToReadyList+0xc4>)
 8008e40:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008e42:	4b2c      	ldr	r3, [pc, #176]	; (8008ef4 <prvAddNewTaskToReadyList+0xc8>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d109      	bne.n	8008e5e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008e4a:	4a2a      	ldr	r2, [pc, #168]	; (8008ef4 <prvAddNewTaskToReadyList+0xc8>)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008e50:	4b27      	ldr	r3, [pc, #156]	; (8008ef0 <prvAddNewTaskToReadyList+0xc4>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	d110      	bne.n	8008e7a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008e58:	f000 fc26 	bl	80096a8 <prvInitialiseTaskLists>
 8008e5c:	e00d      	b.n	8008e7a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008e5e:	4b26      	ldr	r3, [pc, #152]	; (8008ef8 <prvAddNewTaskToReadyList+0xcc>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d109      	bne.n	8008e7a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008e66:	4b23      	ldr	r3, [pc, #140]	; (8008ef4 <prvAddNewTaskToReadyList+0xc8>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d802      	bhi.n	8008e7a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008e74:	4a1f      	ldr	r2, [pc, #124]	; (8008ef4 <prvAddNewTaskToReadyList+0xc8>)
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008e7a:	4b20      	ldr	r3, [pc, #128]	; (8008efc <prvAddNewTaskToReadyList+0xd0>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	3301      	adds	r3, #1
 8008e80:	4a1e      	ldr	r2, [pc, #120]	; (8008efc <prvAddNewTaskToReadyList+0xd0>)
 8008e82:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008e84:	4b1d      	ldr	r3, [pc, #116]	; (8008efc <prvAddNewTaskToReadyList+0xd0>)
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e90:	4b1b      	ldr	r3, [pc, #108]	; (8008f00 <prvAddNewTaskToReadyList+0xd4>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	429a      	cmp	r2, r3
 8008e96:	d903      	bls.n	8008ea0 <prvAddNewTaskToReadyList+0x74>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e9c:	4a18      	ldr	r2, [pc, #96]	; (8008f00 <prvAddNewTaskToReadyList+0xd4>)
 8008e9e:	6013      	str	r3, [r2, #0]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ea4:	4613      	mov	r3, r2
 8008ea6:	009b      	lsls	r3, r3, #2
 8008ea8:	4413      	add	r3, r2
 8008eaa:	009b      	lsls	r3, r3, #2
 8008eac:	4a15      	ldr	r2, [pc, #84]	; (8008f04 <prvAddNewTaskToReadyList+0xd8>)
 8008eae:	441a      	add	r2, r3
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	3304      	adds	r3, #4
 8008eb4:	4619      	mov	r1, r3
 8008eb6:	4610      	mov	r0, r2
 8008eb8:	f7fe fd53 	bl	8007962 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008ebc:	f001 fc22 	bl	800a704 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008ec0:	4b0d      	ldr	r3, [pc, #52]	; (8008ef8 <prvAddNewTaskToReadyList+0xcc>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d00e      	beq.n	8008ee6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008ec8:	4b0a      	ldr	r3, [pc, #40]	; (8008ef4 <prvAddNewTaskToReadyList+0xc8>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ed2:	429a      	cmp	r2, r3
 8008ed4:	d207      	bcs.n	8008ee6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008ed6:	4b0c      	ldr	r3, [pc, #48]	; (8008f08 <prvAddNewTaskToReadyList+0xdc>)
 8008ed8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008edc:	601a      	str	r2, [r3, #0]
 8008ede:	f3bf 8f4f 	dsb	sy
 8008ee2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ee6:	bf00      	nop
 8008ee8:	3708      	adds	r7, #8
 8008eea:	46bd      	mov	sp, r7
 8008eec:	bd80      	pop	{r7, pc}
 8008eee:	bf00      	nop
 8008ef0:	200010b8 	.word	0x200010b8
 8008ef4:	20000be4 	.word	0x20000be4
 8008ef8:	200010c4 	.word	0x200010c4
 8008efc:	200010d4 	.word	0x200010d4
 8008f00:	200010c0 	.word	0x200010c0
 8008f04:	20000be8 	.word	0x20000be8
 8008f08:	e000ed04 	.word	0xe000ed04

08008f0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b084      	sub	sp, #16
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008f14:	2300      	movs	r3, #0
 8008f16:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d017      	beq.n	8008f4e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008f1e:	4b13      	ldr	r3, [pc, #76]	; (8008f6c <vTaskDelay+0x60>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d00a      	beq.n	8008f3c <vTaskDelay+0x30>
	__asm volatile
 8008f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f2a:	f383 8811 	msr	BASEPRI, r3
 8008f2e:	f3bf 8f6f 	isb	sy
 8008f32:	f3bf 8f4f 	dsb	sy
 8008f36:	60bb      	str	r3, [r7, #8]
}
 8008f38:	bf00      	nop
 8008f3a:	e7fe      	b.n	8008f3a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008f3c:	f000 f88a 	bl	8009054 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008f40:	2100      	movs	r1, #0
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	f000 fdfc 	bl	8009b40 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008f48:	f000 f892 	bl	8009070 <xTaskResumeAll>
 8008f4c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d107      	bne.n	8008f64 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008f54:	4b06      	ldr	r3, [pc, #24]	; (8008f70 <vTaskDelay+0x64>)
 8008f56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f5a:	601a      	str	r2, [r3, #0]
 8008f5c:	f3bf 8f4f 	dsb	sy
 8008f60:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008f64:	bf00      	nop
 8008f66:	3710      	adds	r7, #16
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}
 8008f6c:	200010e0 	.word	0x200010e0
 8008f70:	e000ed04 	.word	0xe000ed04

08008f74 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b08a      	sub	sp, #40	; 0x28
 8008f78:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008f82:	463a      	mov	r2, r7
 8008f84:	1d39      	adds	r1, r7, #4
 8008f86:	f107 0308 	add.w	r3, r7, #8
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f7fe fc88 	bl	80078a0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008f90:	6839      	ldr	r1, [r7, #0]
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	68ba      	ldr	r2, [r7, #8]
 8008f96:	9202      	str	r2, [sp, #8]
 8008f98:	9301      	str	r3, [sp, #4]
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	9300      	str	r3, [sp, #0]
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	460a      	mov	r2, r1
 8008fa2:	4924      	ldr	r1, [pc, #144]	; (8009034 <vTaskStartScheduler+0xc0>)
 8008fa4:	4824      	ldr	r0, [pc, #144]	; (8009038 <vTaskStartScheduler+0xc4>)
 8008fa6:	f7ff fdf9 	bl	8008b9c <xTaskCreateStatic>
 8008faa:	4603      	mov	r3, r0
 8008fac:	4a23      	ldr	r2, [pc, #140]	; (800903c <vTaskStartScheduler+0xc8>)
 8008fae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008fb0:	4b22      	ldr	r3, [pc, #136]	; (800903c <vTaskStartScheduler+0xc8>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d002      	beq.n	8008fbe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008fb8:	2301      	movs	r3, #1
 8008fba:	617b      	str	r3, [r7, #20]
 8008fbc:	e001      	b.n	8008fc2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	2b01      	cmp	r3, #1
 8008fc6:	d102      	bne.n	8008fce <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008fc8:	f000 fe0e 	bl	8009be8 <xTimerCreateTimerTask>
 8008fcc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	2b01      	cmp	r3, #1
 8008fd2:	d11b      	bne.n	800900c <vTaskStartScheduler+0x98>
	__asm volatile
 8008fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fd8:	f383 8811 	msr	BASEPRI, r3
 8008fdc:	f3bf 8f6f 	isb	sy
 8008fe0:	f3bf 8f4f 	dsb	sy
 8008fe4:	613b      	str	r3, [r7, #16]
}
 8008fe6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008fe8:	4b15      	ldr	r3, [pc, #84]	; (8009040 <vTaskStartScheduler+0xcc>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	3364      	adds	r3, #100	; 0x64
 8008fee:	4a15      	ldr	r2, [pc, #84]	; (8009044 <vTaskStartScheduler+0xd0>)
 8008ff0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008ff2:	4b15      	ldr	r3, [pc, #84]	; (8009048 <vTaskStartScheduler+0xd4>)
 8008ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ff8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008ffa:	4b14      	ldr	r3, [pc, #80]	; (800904c <vTaskStartScheduler+0xd8>)
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009000:	4b13      	ldr	r3, [pc, #76]	; (8009050 <vTaskStartScheduler+0xdc>)
 8009002:	2200      	movs	r2, #0
 8009004:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009006:	f001 faab 	bl	800a560 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800900a:	e00e      	b.n	800902a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009012:	d10a      	bne.n	800902a <vTaskStartScheduler+0xb6>
	__asm volatile
 8009014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009018:	f383 8811 	msr	BASEPRI, r3
 800901c:	f3bf 8f6f 	isb	sy
 8009020:	f3bf 8f4f 	dsb	sy
 8009024:	60fb      	str	r3, [r7, #12]
}
 8009026:	bf00      	nop
 8009028:	e7fe      	b.n	8009028 <vTaskStartScheduler+0xb4>
}
 800902a:	bf00      	nop
 800902c:	3718      	adds	r7, #24
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}
 8009032:	bf00      	nop
 8009034:	0800d890 	.word	0x0800d890
 8009038:	08009679 	.word	0x08009679
 800903c:	200010dc 	.word	0x200010dc
 8009040:	20000be4 	.word	0x20000be4
 8009044:	2000006c 	.word	0x2000006c
 8009048:	200010d8 	.word	0x200010d8
 800904c:	200010c4 	.word	0x200010c4
 8009050:	200010bc 	.word	0x200010bc

08009054 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009054:	b480      	push	{r7}
 8009056:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009058:	4b04      	ldr	r3, [pc, #16]	; (800906c <vTaskSuspendAll+0x18>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	3301      	adds	r3, #1
 800905e:	4a03      	ldr	r2, [pc, #12]	; (800906c <vTaskSuspendAll+0x18>)
 8009060:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009062:	bf00      	nop
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr
 800906c:	200010e0 	.word	0x200010e0

08009070 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b084      	sub	sp, #16
 8009074:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009076:	2300      	movs	r3, #0
 8009078:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800907a:	2300      	movs	r3, #0
 800907c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800907e:	4b42      	ldr	r3, [pc, #264]	; (8009188 <xTaskResumeAll+0x118>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d10a      	bne.n	800909c <xTaskResumeAll+0x2c>
	__asm volatile
 8009086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800908a:	f383 8811 	msr	BASEPRI, r3
 800908e:	f3bf 8f6f 	isb	sy
 8009092:	f3bf 8f4f 	dsb	sy
 8009096:	603b      	str	r3, [r7, #0]
}
 8009098:	bf00      	nop
 800909a:	e7fe      	b.n	800909a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800909c:	f001 fb02 	bl	800a6a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80090a0:	4b39      	ldr	r3, [pc, #228]	; (8009188 <xTaskResumeAll+0x118>)
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	3b01      	subs	r3, #1
 80090a6:	4a38      	ldr	r2, [pc, #224]	; (8009188 <xTaskResumeAll+0x118>)
 80090a8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80090aa:	4b37      	ldr	r3, [pc, #220]	; (8009188 <xTaskResumeAll+0x118>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d162      	bne.n	8009178 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80090b2:	4b36      	ldr	r3, [pc, #216]	; (800918c <xTaskResumeAll+0x11c>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d05e      	beq.n	8009178 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80090ba:	e02f      	b.n	800911c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090bc:	4b34      	ldr	r3, [pc, #208]	; (8009190 <xTaskResumeAll+0x120>)
 80090be:	68db      	ldr	r3, [r3, #12]
 80090c0:	68db      	ldr	r3, [r3, #12]
 80090c2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	3318      	adds	r3, #24
 80090c8:	4618      	mov	r0, r3
 80090ca:	f7fe fca7 	bl	8007a1c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	3304      	adds	r3, #4
 80090d2:	4618      	mov	r0, r3
 80090d4:	f7fe fca2 	bl	8007a1c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090dc:	4b2d      	ldr	r3, [pc, #180]	; (8009194 <xTaskResumeAll+0x124>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	429a      	cmp	r2, r3
 80090e2:	d903      	bls.n	80090ec <xTaskResumeAll+0x7c>
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090e8:	4a2a      	ldr	r2, [pc, #168]	; (8009194 <xTaskResumeAll+0x124>)
 80090ea:	6013      	str	r3, [r2, #0]
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090f0:	4613      	mov	r3, r2
 80090f2:	009b      	lsls	r3, r3, #2
 80090f4:	4413      	add	r3, r2
 80090f6:	009b      	lsls	r3, r3, #2
 80090f8:	4a27      	ldr	r2, [pc, #156]	; (8009198 <xTaskResumeAll+0x128>)
 80090fa:	441a      	add	r2, r3
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	3304      	adds	r3, #4
 8009100:	4619      	mov	r1, r3
 8009102:	4610      	mov	r0, r2
 8009104:	f7fe fc2d 	bl	8007962 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800910c:	4b23      	ldr	r3, [pc, #140]	; (800919c <xTaskResumeAll+0x12c>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009112:	429a      	cmp	r2, r3
 8009114:	d302      	bcc.n	800911c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009116:	4b22      	ldr	r3, [pc, #136]	; (80091a0 <xTaskResumeAll+0x130>)
 8009118:	2201      	movs	r2, #1
 800911a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800911c:	4b1c      	ldr	r3, [pc, #112]	; (8009190 <xTaskResumeAll+0x120>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d1cb      	bne.n	80090bc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d001      	beq.n	800912e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800912a:	f000 fb5f 	bl	80097ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800912e:	4b1d      	ldr	r3, [pc, #116]	; (80091a4 <xTaskResumeAll+0x134>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d010      	beq.n	800915c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800913a:	f000 f847 	bl	80091cc <xTaskIncrementTick>
 800913e:	4603      	mov	r3, r0
 8009140:	2b00      	cmp	r3, #0
 8009142:	d002      	beq.n	800914a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009144:	4b16      	ldr	r3, [pc, #88]	; (80091a0 <xTaskResumeAll+0x130>)
 8009146:	2201      	movs	r2, #1
 8009148:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	3b01      	subs	r3, #1
 800914e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d1f1      	bne.n	800913a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009156:	4b13      	ldr	r3, [pc, #76]	; (80091a4 <xTaskResumeAll+0x134>)
 8009158:	2200      	movs	r2, #0
 800915a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800915c:	4b10      	ldr	r3, [pc, #64]	; (80091a0 <xTaskResumeAll+0x130>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d009      	beq.n	8009178 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009164:	2301      	movs	r3, #1
 8009166:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009168:	4b0f      	ldr	r3, [pc, #60]	; (80091a8 <xTaskResumeAll+0x138>)
 800916a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800916e:	601a      	str	r2, [r3, #0]
 8009170:	f3bf 8f4f 	dsb	sy
 8009174:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009178:	f001 fac4 	bl	800a704 <vPortExitCritical>

	return xAlreadyYielded;
 800917c:	68bb      	ldr	r3, [r7, #8]
}
 800917e:	4618      	mov	r0, r3
 8009180:	3710      	adds	r7, #16
 8009182:	46bd      	mov	sp, r7
 8009184:	bd80      	pop	{r7, pc}
 8009186:	bf00      	nop
 8009188:	200010e0 	.word	0x200010e0
 800918c:	200010b8 	.word	0x200010b8
 8009190:	20001078 	.word	0x20001078
 8009194:	200010c0 	.word	0x200010c0
 8009198:	20000be8 	.word	0x20000be8
 800919c:	20000be4 	.word	0x20000be4
 80091a0:	200010cc 	.word	0x200010cc
 80091a4:	200010c8 	.word	0x200010c8
 80091a8:	e000ed04 	.word	0xe000ed04

080091ac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80091ac:	b480      	push	{r7}
 80091ae:	b083      	sub	sp, #12
 80091b0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80091b2:	4b05      	ldr	r3, [pc, #20]	; (80091c8 <xTaskGetTickCount+0x1c>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80091b8:	687b      	ldr	r3, [r7, #4]
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	370c      	adds	r7, #12
 80091be:	46bd      	mov	sp, r7
 80091c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c4:	4770      	bx	lr
 80091c6:	bf00      	nop
 80091c8:	200010bc 	.word	0x200010bc

080091cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b086      	sub	sp, #24
 80091d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80091d2:	2300      	movs	r3, #0
 80091d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80091d6:	4b4f      	ldr	r3, [pc, #316]	; (8009314 <xTaskIncrementTick+0x148>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	f040 808f 	bne.w	80092fe <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80091e0:	4b4d      	ldr	r3, [pc, #308]	; (8009318 <xTaskIncrementTick+0x14c>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	3301      	adds	r3, #1
 80091e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80091e8:	4a4b      	ldr	r2, [pc, #300]	; (8009318 <xTaskIncrementTick+0x14c>)
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80091ee:	693b      	ldr	r3, [r7, #16]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d120      	bne.n	8009236 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80091f4:	4b49      	ldr	r3, [pc, #292]	; (800931c <xTaskIncrementTick+0x150>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d00a      	beq.n	8009214 <xTaskIncrementTick+0x48>
	__asm volatile
 80091fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009202:	f383 8811 	msr	BASEPRI, r3
 8009206:	f3bf 8f6f 	isb	sy
 800920a:	f3bf 8f4f 	dsb	sy
 800920e:	603b      	str	r3, [r7, #0]
}
 8009210:	bf00      	nop
 8009212:	e7fe      	b.n	8009212 <xTaskIncrementTick+0x46>
 8009214:	4b41      	ldr	r3, [pc, #260]	; (800931c <xTaskIncrementTick+0x150>)
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	60fb      	str	r3, [r7, #12]
 800921a:	4b41      	ldr	r3, [pc, #260]	; (8009320 <xTaskIncrementTick+0x154>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	4a3f      	ldr	r2, [pc, #252]	; (800931c <xTaskIncrementTick+0x150>)
 8009220:	6013      	str	r3, [r2, #0]
 8009222:	4a3f      	ldr	r2, [pc, #252]	; (8009320 <xTaskIncrementTick+0x154>)
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	6013      	str	r3, [r2, #0]
 8009228:	4b3e      	ldr	r3, [pc, #248]	; (8009324 <xTaskIncrementTick+0x158>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	3301      	adds	r3, #1
 800922e:	4a3d      	ldr	r2, [pc, #244]	; (8009324 <xTaskIncrementTick+0x158>)
 8009230:	6013      	str	r3, [r2, #0]
 8009232:	f000 fadb 	bl	80097ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009236:	4b3c      	ldr	r3, [pc, #240]	; (8009328 <xTaskIncrementTick+0x15c>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	693a      	ldr	r2, [r7, #16]
 800923c:	429a      	cmp	r2, r3
 800923e:	d349      	bcc.n	80092d4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009240:	4b36      	ldr	r3, [pc, #216]	; (800931c <xTaskIncrementTick+0x150>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d104      	bne.n	8009254 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800924a:	4b37      	ldr	r3, [pc, #220]	; (8009328 <xTaskIncrementTick+0x15c>)
 800924c:	f04f 32ff 	mov.w	r2, #4294967295
 8009250:	601a      	str	r2, [r3, #0]
					break;
 8009252:	e03f      	b.n	80092d4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009254:	4b31      	ldr	r3, [pc, #196]	; (800931c <xTaskIncrementTick+0x150>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	68db      	ldr	r3, [r3, #12]
 800925a:	68db      	ldr	r3, [r3, #12]
 800925c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800925e:	68bb      	ldr	r3, [r7, #8]
 8009260:	685b      	ldr	r3, [r3, #4]
 8009262:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009264:	693a      	ldr	r2, [r7, #16]
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	429a      	cmp	r2, r3
 800926a:	d203      	bcs.n	8009274 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800926c:	4a2e      	ldr	r2, [pc, #184]	; (8009328 <xTaskIncrementTick+0x15c>)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009272:	e02f      	b.n	80092d4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	3304      	adds	r3, #4
 8009278:	4618      	mov	r0, r3
 800927a:	f7fe fbcf 	bl	8007a1c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009282:	2b00      	cmp	r3, #0
 8009284:	d004      	beq.n	8009290 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	3318      	adds	r3, #24
 800928a:	4618      	mov	r0, r3
 800928c:	f7fe fbc6 	bl	8007a1c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009290:	68bb      	ldr	r3, [r7, #8]
 8009292:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009294:	4b25      	ldr	r3, [pc, #148]	; (800932c <xTaskIncrementTick+0x160>)
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	429a      	cmp	r2, r3
 800929a:	d903      	bls.n	80092a4 <xTaskIncrementTick+0xd8>
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092a0:	4a22      	ldr	r2, [pc, #136]	; (800932c <xTaskIncrementTick+0x160>)
 80092a2:	6013      	str	r3, [r2, #0]
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092a8:	4613      	mov	r3, r2
 80092aa:	009b      	lsls	r3, r3, #2
 80092ac:	4413      	add	r3, r2
 80092ae:	009b      	lsls	r3, r3, #2
 80092b0:	4a1f      	ldr	r2, [pc, #124]	; (8009330 <xTaskIncrementTick+0x164>)
 80092b2:	441a      	add	r2, r3
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	3304      	adds	r3, #4
 80092b8:	4619      	mov	r1, r3
 80092ba:	4610      	mov	r0, r2
 80092bc:	f7fe fb51 	bl	8007962 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092c4:	4b1b      	ldr	r3, [pc, #108]	; (8009334 <xTaskIncrementTick+0x168>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092ca:	429a      	cmp	r2, r3
 80092cc:	d3b8      	bcc.n	8009240 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80092ce:	2301      	movs	r3, #1
 80092d0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80092d2:	e7b5      	b.n	8009240 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80092d4:	4b17      	ldr	r3, [pc, #92]	; (8009334 <xTaskIncrementTick+0x168>)
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092da:	4915      	ldr	r1, [pc, #84]	; (8009330 <xTaskIncrementTick+0x164>)
 80092dc:	4613      	mov	r3, r2
 80092de:	009b      	lsls	r3, r3, #2
 80092e0:	4413      	add	r3, r2
 80092e2:	009b      	lsls	r3, r3, #2
 80092e4:	440b      	add	r3, r1
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	2b01      	cmp	r3, #1
 80092ea:	d901      	bls.n	80092f0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80092ec:	2301      	movs	r3, #1
 80092ee:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80092f0:	4b11      	ldr	r3, [pc, #68]	; (8009338 <xTaskIncrementTick+0x16c>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d007      	beq.n	8009308 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80092f8:	2301      	movs	r3, #1
 80092fa:	617b      	str	r3, [r7, #20]
 80092fc:	e004      	b.n	8009308 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80092fe:	4b0f      	ldr	r3, [pc, #60]	; (800933c <xTaskIncrementTick+0x170>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	3301      	adds	r3, #1
 8009304:	4a0d      	ldr	r2, [pc, #52]	; (800933c <xTaskIncrementTick+0x170>)
 8009306:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009308:	697b      	ldr	r3, [r7, #20]
}
 800930a:	4618      	mov	r0, r3
 800930c:	3718      	adds	r7, #24
 800930e:	46bd      	mov	sp, r7
 8009310:	bd80      	pop	{r7, pc}
 8009312:	bf00      	nop
 8009314:	200010e0 	.word	0x200010e0
 8009318:	200010bc 	.word	0x200010bc
 800931c:	20001070 	.word	0x20001070
 8009320:	20001074 	.word	0x20001074
 8009324:	200010d0 	.word	0x200010d0
 8009328:	200010d8 	.word	0x200010d8
 800932c:	200010c0 	.word	0x200010c0
 8009330:	20000be8 	.word	0x20000be8
 8009334:	20000be4 	.word	0x20000be4
 8009338:	200010cc 	.word	0x200010cc
 800933c:	200010c8 	.word	0x200010c8

08009340 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009340:	b480      	push	{r7}
 8009342:	b085      	sub	sp, #20
 8009344:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009346:	4b2a      	ldr	r3, [pc, #168]	; (80093f0 <vTaskSwitchContext+0xb0>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d003      	beq.n	8009356 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800934e:	4b29      	ldr	r3, [pc, #164]	; (80093f4 <vTaskSwitchContext+0xb4>)
 8009350:	2201      	movs	r2, #1
 8009352:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009354:	e046      	b.n	80093e4 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8009356:	4b27      	ldr	r3, [pc, #156]	; (80093f4 <vTaskSwitchContext+0xb4>)
 8009358:	2200      	movs	r2, #0
 800935a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800935c:	4b26      	ldr	r3, [pc, #152]	; (80093f8 <vTaskSwitchContext+0xb8>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	60fb      	str	r3, [r7, #12]
 8009362:	e010      	b.n	8009386 <vTaskSwitchContext+0x46>
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d10a      	bne.n	8009380 <vTaskSwitchContext+0x40>
	__asm volatile
 800936a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800936e:	f383 8811 	msr	BASEPRI, r3
 8009372:	f3bf 8f6f 	isb	sy
 8009376:	f3bf 8f4f 	dsb	sy
 800937a:	607b      	str	r3, [r7, #4]
}
 800937c:	bf00      	nop
 800937e:	e7fe      	b.n	800937e <vTaskSwitchContext+0x3e>
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	3b01      	subs	r3, #1
 8009384:	60fb      	str	r3, [r7, #12]
 8009386:	491d      	ldr	r1, [pc, #116]	; (80093fc <vTaskSwitchContext+0xbc>)
 8009388:	68fa      	ldr	r2, [r7, #12]
 800938a:	4613      	mov	r3, r2
 800938c:	009b      	lsls	r3, r3, #2
 800938e:	4413      	add	r3, r2
 8009390:	009b      	lsls	r3, r3, #2
 8009392:	440b      	add	r3, r1
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d0e4      	beq.n	8009364 <vTaskSwitchContext+0x24>
 800939a:	68fa      	ldr	r2, [r7, #12]
 800939c:	4613      	mov	r3, r2
 800939e:	009b      	lsls	r3, r3, #2
 80093a0:	4413      	add	r3, r2
 80093a2:	009b      	lsls	r3, r3, #2
 80093a4:	4a15      	ldr	r2, [pc, #84]	; (80093fc <vTaskSwitchContext+0xbc>)
 80093a6:	4413      	add	r3, r2
 80093a8:	60bb      	str	r3, [r7, #8]
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	685b      	ldr	r3, [r3, #4]
 80093ae:	685a      	ldr	r2, [r3, #4]
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	605a      	str	r2, [r3, #4]
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	685a      	ldr	r2, [r3, #4]
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	3308      	adds	r3, #8
 80093bc:	429a      	cmp	r2, r3
 80093be:	d104      	bne.n	80093ca <vTaskSwitchContext+0x8a>
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	685a      	ldr	r2, [r3, #4]
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	605a      	str	r2, [r3, #4]
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	685b      	ldr	r3, [r3, #4]
 80093ce:	68db      	ldr	r3, [r3, #12]
 80093d0:	4a0b      	ldr	r2, [pc, #44]	; (8009400 <vTaskSwitchContext+0xc0>)
 80093d2:	6013      	str	r3, [r2, #0]
 80093d4:	4a08      	ldr	r2, [pc, #32]	; (80093f8 <vTaskSwitchContext+0xb8>)
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80093da:	4b09      	ldr	r3, [pc, #36]	; (8009400 <vTaskSwitchContext+0xc0>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	3364      	adds	r3, #100	; 0x64
 80093e0:	4a08      	ldr	r2, [pc, #32]	; (8009404 <vTaskSwitchContext+0xc4>)
 80093e2:	6013      	str	r3, [r2, #0]
}
 80093e4:	bf00      	nop
 80093e6:	3714      	adds	r7, #20
 80093e8:	46bd      	mov	sp, r7
 80093ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ee:	4770      	bx	lr
 80093f0:	200010e0 	.word	0x200010e0
 80093f4:	200010cc 	.word	0x200010cc
 80093f8:	200010c0 	.word	0x200010c0
 80093fc:	20000be8 	.word	0x20000be8
 8009400:	20000be4 	.word	0x20000be4
 8009404:	2000006c 	.word	0x2000006c

08009408 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b084      	sub	sp, #16
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
 8009410:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d10a      	bne.n	800942e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800941c:	f383 8811 	msr	BASEPRI, r3
 8009420:	f3bf 8f6f 	isb	sy
 8009424:	f3bf 8f4f 	dsb	sy
 8009428:	60fb      	str	r3, [r7, #12]
}
 800942a:	bf00      	nop
 800942c:	e7fe      	b.n	800942c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800942e:	4b07      	ldr	r3, [pc, #28]	; (800944c <vTaskPlaceOnEventList+0x44>)
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	3318      	adds	r3, #24
 8009434:	4619      	mov	r1, r3
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f7fe fab7 	bl	80079aa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800943c:	2101      	movs	r1, #1
 800943e:	6838      	ldr	r0, [r7, #0]
 8009440:	f000 fb7e 	bl	8009b40 <prvAddCurrentTaskToDelayedList>
}
 8009444:	bf00      	nop
 8009446:	3710      	adds	r7, #16
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}
 800944c:	20000be4 	.word	0x20000be4

08009450 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009450:	b580      	push	{r7, lr}
 8009452:	b086      	sub	sp, #24
 8009454:	af00      	add	r7, sp, #0
 8009456:	60f8      	str	r0, [r7, #12]
 8009458:	60b9      	str	r1, [r7, #8]
 800945a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d10a      	bne.n	8009478 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8009462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009466:	f383 8811 	msr	BASEPRI, r3
 800946a:	f3bf 8f6f 	isb	sy
 800946e:	f3bf 8f4f 	dsb	sy
 8009472:	617b      	str	r3, [r7, #20]
}
 8009474:	bf00      	nop
 8009476:	e7fe      	b.n	8009476 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009478:	4b0a      	ldr	r3, [pc, #40]	; (80094a4 <vTaskPlaceOnEventListRestricted+0x54>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	3318      	adds	r3, #24
 800947e:	4619      	mov	r1, r3
 8009480:	68f8      	ldr	r0, [r7, #12]
 8009482:	f7fe fa6e 	bl	8007962 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d002      	beq.n	8009492 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800948c:	f04f 33ff 	mov.w	r3, #4294967295
 8009490:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009492:	6879      	ldr	r1, [r7, #4]
 8009494:	68b8      	ldr	r0, [r7, #8]
 8009496:	f000 fb53 	bl	8009b40 <prvAddCurrentTaskToDelayedList>
	}
 800949a:	bf00      	nop
 800949c:	3718      	adds	r7, #24
 800949e:	46bd      	mov	sp, r7
 80094a0:	bd80      	pop	{r7, pc}
 80094a2:	bf00      	nop
 80094a4:	20000be4 	.word	0x20000be4

080094a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b086      	sub	sp, #24
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	68db      	ldr	r3, [r3, #12]
 80094b4:	68db      	ldr	r3, [r3, #12]
 80094b6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80094b8:	693b      	ldr	r3, [r7, #16]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d10a      	bne.n	80094d4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80094be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094c2:	f383 8811 	msr	BASEPRI, r3
 80094c6:	f3bf 8f6f 	isb	sy
 80094ca:	f3bf 8f4f 	dsb	sy
 80094ce:	60fb      	str	r3, [r7, #12]
}
 80094d0:	bf00      	nop
 80094d2:	e7fe      	b.n	80094d2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	3318      	adds	r3, #24
 80094d8:	4618      	mov	r0, r3
 80094da:	f7fe fa9f 	bl	8007a1c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094de:	4b1e      	ldr	r3, [pc, #120]	; (8009558 <xTaskRemoveFromEventList+0xb0>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d11d      	bne.n	8009522 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80094e6:	693b      	ldr	r3, [r7, #16]
 80094e8:	3304      	adds	r3, #4
 80094ea:	4618      	mov	r0, r3
 80094ec:	f7fe fa96 	bl	8007a1c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094f4:	4b19      	ldr	r3, [pc, #100]	; (800955c <xTaskRemoveFromEventList+0xb4>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	429a      	cmp	r2, r3
 80094fa:	d903      	bls.n	8009504 <xTaskRemoveFromEventList+0x5c>
 80094fc:	693b      	ldr	r3, [r7, #16]
 80094fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009500:	4a16      	ldr	r2, [pc, #88]	; (800955c <xTaskRemoveFromEventList+0xb4>)
 8009502:	6013      	str	r3, [r2, #0]
 8009504:	693b      	ldr	r3, [r7, #16]
 8009506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009508:	4613      	mov	r3, r2
 800950a:	009b      	lsls	r3, r3, #2
 800950c:	4413      	add	r3, r2
 800950e:	009b      	lsls	r3, r3, #2
 8009510:	4a13      	ldr	r2, [pc, #76]	; (8009560 <xTaskRemoveFromEventList+0xb8>)
 8009512:	441a      	add	r2, r3
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	3304      	adds	r3, #4
 8009518:	4619      	mov	r1, r3
 800951a:	4610      	mov	r0, r2
 800951c:	f7fe fa21 	bl	8007962 <vListInsertEnd>
 8009520:	e005      	b.n	800952e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009522:	693b      	ldr	r3, [r7, #16]
 8009524:	3318      	adds	r3, #24
 8009526:	4619      	mov	r1, r3
 8009528:	480e      	ldr	r0, [pc, #56]	; (8009564 <xTaskRemoveFromEventList+0xbc>)
 800952a:	f7fe fa1a 	bl	8007962 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009532:	4b0d      	ldr	r3, [pc, #52]	; (8009568 <xTaskRemoveFromEventList+0xc0>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009538:	429a      	cmp	r2, r3
 800953a:	d905      	bls.n	8009548 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800953c:	2301      	movs	r3, #1
 800953e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009540:	4b0a      	ldr	r3, [pc, #40]	; (800956c <xTaskRemoveFromEventList+0xc4>)
 8009542:	2201      	movs	r2, #1
 8009544:	601a      	str	r2, [r3, #0]
 8009546:	e001      	b.n	800954c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009548:	2300      	movs	r3, #0
 800954a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800954c:	697b      	ldr	r3, [r7, #20]
}
 800954e:	4618      	mov	r0, r3
 8009550:	3718      	adds	r7, #24
 8009552:	46bd      	mov	sp, r7
 8009554:	bd80      	pop	{r7, pc}
 8009556:	bf00      	nop
 8009558:	200010e0 	.word	0x200010e0
 800955c:	200010c0 	.word	0x200010c0
 8009560:	20000be8 	.word	0x20000be8
 8009564:	20001078 	.word	0x20001078
 8009568:	20000be4 	.word	0x20000be4
 800956c:	200010cc 	.word	0x200010cc

08009570 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009570:	b480      	push	{r7}
 8009572:	b083      	sub	sp, #12
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009578:	4b06      	ldr	r3, [pc, #24]	; (8009594 <vTaskInternalSetTimeOutState+0x24>)
 800957a:	681a      	ldr	r2, [r3, #0]
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009580:	4b05      	ldr	r3, [pc, #20]	; (8009598 <vTaskInternalSetTimeOutState+0x28>)
 8009582:	681a      	ldr	r2, [r3, #0]
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	605a      	str	r2, [r3, #4]
}
 8009588:	bf00      	nop
 800958a:	370c      	adds	r7, #12
 800958c:	46bd      	mov	sp, r7
 800958e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009592:	4770      	bx	lr
 8009594:	200010d0 	.word	0x200010d0
 8009598:	200010bc 	.word	0x200010bc

0800959c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b088      	sub	sp, #32
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
 80095a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d10a      	bne.n	80095c2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80095ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095b0:	f383 8811 	msr	BASEPRI, r3
 80095b4:	f3bf 8f6f 	isb	sy
 80095b8:	f3bf 8f4f 	dsb	sy
 80095bc:	613b      	str	r3, [r7, #16]
}
 80095be:	bf00      	nop
 80095c0:	e7fe      	b.n	80095c0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d10a      	bne.n	80095de <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80095c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095cc:	f383 8811 	msr	BASEPRI, r3
 80095d0:	f3bf 8f6f 	isb	sy
 80095d4:	f3bf 8f4f 	dsb	sy
 80095d8:	60fb      	str	r3, [r7, #12]
}
 80095da:	bf00      	nop
 80095dc:	e7fe      	b.n	80095dc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80095de:	f001 f861 	bl	800a6a4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80095e2:	4b1d      	ldr	r3, [pc, #116]	; (8009658 <xTaskCheckForTimeOut+0xbc>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	685b      	ldr	r3, [r3, #4]
 80095ec:	69ba      	ldr	r2, [r7, #24]
 80095ee:	1ad3      	subs	r3, r2, r3
 80095f0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095fa:	d102      	bne.n	8009602 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80095fc:	2300      	movs	r3, #0
 80095fe:	61fb      	str	r3, [r7, #28]
 8009600:	e023      	b.n	800964a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681a      	ldr	r2, [r3, #0]
 8009606:	4b15      	ldr	r3, [pc, #84]	; (800965c <xTaskCheckForTimeOut+0xc0>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	429a      	cmp	r2, r3
 800960c:	d007      	beq.n	800961e <xTaskCheckForTimeOut+0x82>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	685b      	ldr	r3, [r3, #4]
 8009612:	69ba      	ldr	r2, [r7, #24]
 8009614:	429a      	cmp	r2, r3
 8009616:	d302      	bcc.n	800961e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009618:	2301      	movs	r3, #1
 800961a:	61fb      	str	r3, [r7, #28]
 800961c:	e015      	b.n	800964a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	697a      	ldr	r2, [r7, #20]
 8009624:	429a      	cmp	r2, r3
 8009626:	d20b      	bcs.n	8009640 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	681a      	ldr	r2, [r3, #0]
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	1ad2      	subs	r2, r2, r3
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009634:	6878      	ldr	r0, [r7, #4]
 8009636:	f7ff ff9b 	bl	8009570 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800963a:	2300      	movs	r3, #0
 800963c:	61fb      	str	r3, [r7, #28]
 800963e:	e004      	b.n	800964a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	2200      	movs	r2, #0
 8009644:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009646:	2301      	movs	r3, #1
 8009648:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800964a:	f001 f85b 	bl	800a704 <vPortExitCritical>

	return xReturn;
 800964e:	69fb      	ldr	r3, [r7, #28]
}
 8009650:	4618      	mov	r0, r3
 8009652:	3720      	adds	r7, #32
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}
 8009658:	200010bc 	.word	0x200010bc
 800965c:	200010d0 	.word	0x200010d0

08009660 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009660:	b480      	push	{r7}
 8009662:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009664:	4b03      	ldr	r3, [pc, #12]	; (8009674 <vTaskMissedYield+0x14>)
 8009666:	2201      	movs	r2, #1
 8009668:	601a      	str	r2, [r3, #0]
}
 800966a:	bf00      	nop
 800966c:	46bd      	mov	sp, r7
 800966e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009672:	4770      	bx	lr
 8009674:	200010cc 	.word	0x200010cc

08009678 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b082      	sub	sp, #8
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009680:	f000 f852 	bl	8009728 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009684:	4b06      	ldr	r3, [pc, #24]	; (80096a0 <prvIdleTask+0x28>)
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	2b01      	cmp	r3, #1
 800968a:	d9f9      	bls.n	8009680 <prvIdleTask+0x8>
			{
				taskYIELD();
 800968c:	4b05      	ldr	r3, [pc, #20]	; (80096a4 <prvIdleTask+0x2c>)
 800968e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009692:	601a      	str	r2, [r3, #0]
 8009694:	f3bf 8f4f 	dsb	sy
 8009698:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800969c:	e7f0      	b.n	8009680 <prvIdleTask+0x8>
 800969e:	bf00      	nop
 80096a0:	20000be8 	.word	0x20000be8
 80096a4:	e000ed04 	.word	0xe000ed04

080096a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b082      	sub	sp, #8
 80096ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80096ae:	2300      	movs	r3, #0
 80096b0:	607b      	str	r3, [r7, #4]
 80096b2:	e00c      	b.n	80096ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80096b4:	687a      	ldr	r2, [r7, #4]
 80096b6:	4613      	mov	r3, r2
 80096b8:	009b      	lsls	r3, r3, #2
 80096ba:	4413      	add	r3, r2
 80096bc:	009b      	lsls	r3, r3, #2
 80096be:	4a12      	ldr	r2, [pc, #72]	; (8009708 <prvInitialiseTaskLists+0x60>)
 80096c0:	4413      	add	r3, r2
 80096c2:	4618      	mov	r0, r3
 80096c4:	f7fe f920 	bl	8007908 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	3301      	adds	r3, #1
 80096cc:	607b      	str	r3, [r7, #4]
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	2b37      	cmp	r3, #55	; 0x37
 80096d2:	d9ef      	bls.n	80096b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80096d4:	480d      	ldr	r0, [pc, #52]	; (800970c <prvInitialiseTaskLists+0x64>)
 80096d6:	f7fe f917 	bl	8007908 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80096da:	480d      	ldr	r0, [pc, #52]	; (8009710 <prvInitialiseTaskLists+0x68>)
 80096dc:	f7fe f914 	bl	8007908 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80096e0:	480c      	ldr	r0, [pc, #48]	; (8009714 <prvInitialiseTaskLists+0x6c>)
 80096e2:	f7fe f911 	bl	8007908 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80096e6:	480c      	ldr	r0, [pc, #48]	; (8009718 <prvInitialiseTaskLists+0x70>)
 80096e8:	f7fe f90e 	bl	8007908 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80096ec:	480b      	ldr	r0, [pc, #44]	; (800971c <prvInitialiseTaskLists+0x74>)
 80096ee:	f7fe f90b 	bl	8007908 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80096f2:	4b0b      	ldr	r3, [pc, #44]	; (8009720 <prvInitialiseTaskLists+0x78>)
 80096f4:	4a05      	ldr	r2, [pc, #20]	; (800970c <prvInitialiseTaskLists+0x64>)
 80096f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80096f8:	4b0a      	ldr	r3, [pc, #40]	; (8009724 <prvInitialiseTaskLists+0x7c>)
 80096fa:	4a05      	ldr	r2, [pc, #20]	; (8009710 <prvInitialiseTaskLists+0x68>)
 80096fc:	601a      	str	r2, [r3, #0]
}
 80096fe:	bf00      	nop
 8009700:	3708      	adds	r7, #8
 8009702:	46bd      	mov	sp, r7
 8009704:	bd80      	pop	{r7, pc}
 8009706:	bf00      	nop
 8009708:	20000be8 	.word	0x20000be8
 800970c:	20001048 	.word	0x20001048
 8009710:	2000105c 	.word	0x2000105c
 8009714:	20001078 	.word	0x20001078
 8009718:	2000108c 	.word	0x2000108c
 800971c:	200010a4 	.word	0x200010a4
 8009720:	20001070 	.word	0x20001070
 8009724:	20001074 	.word	0x20001074

08009728 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b082      	sub	sp, #8
 800972c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800972e:	e019      	b.n	8009764 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009730:	f000 ffb8 	bl	800a6a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009734:	4b10      	ldr	r3, [pc, #64]	; (8009778 <prvCheckTasksWaitingTermination+0x50>)
 8009736:	68db      	ldr	r3, [r3, #12]
 8009738:	68db      	ldr	r3, [r3, #12]
 800973a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	3304      	adds	r3, #4
 8009740:	4618      	mov	r0, r3
 8009742:	f7fe f96b 	bl	8007a1c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009746:	4b0d      	ldr	r3, [pc, #52]	; (800977c <prvCheckTasksWaitingTermination+0x54>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	3b01      	subs	r3, #1
 800974c:	4a0b      	ldr	r2, [pc, #44]	; (800977c <prvCheckTasksWaitingTermination+0x54>)
 800974e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009750:	4b0b      	ldr	r3, [pc, #44]	; (8009780 <prvCheckTasksWaitingTermination+0x58>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	3b01      	subs	r3, #1
 8009756:	4a0a      	ldr	r2, [pc, #40]	; (8009780 <prvCheckTasksWaitingTermination+0x58>)
 8009758:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800975a:	f000 ffd3 	bl	800a704 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f000 f810 	bl	8009784 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009764:	4b06      	ldr	r3, [pc, #24]	; (8009780 <prvCheckTasksWaitingTermination+0x58>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d1e1      	bne.n	8009730 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800976c:	bf00      	nop
 800976e:	bf00      	nop
 8009770:	3708      	adds	r7, #8
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}
 8009776:	bf00      	nop
 8009778:	2000108c 	.word	0x2000108c
 800977c:	200010b8 	.word	0x200010b8
 8009780:	200010a0 	.word	0x200010a0

08009784 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009784:	b580      	push	{r7, lr}
 8009786:	b084      	sub	sp, #16
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	3364      	adds	r3, #100	; 0x64
 8009790:	4618      	mov	r0, r3
 8009792:	f002 f83f 	bl	800b814 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 800979c:	2b00      	cmp	r3, #0
 800979e:	d108      	bne.n	80097b2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097a4:	4618      	mov	r0, r3
 80097a6:	f001 f96b 	bl	800aa80 <vPortFree>
				vPortFree( pxTCB );
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f001 f968 	bl	800aa80 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80097b0:	e018      	b.n	80097e4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 80097b8:	2b01      	cmp	r3, #1
 80097ba:	d103      	bne.n	80097c4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f001 f95f 	bl	800aa80 <vPortFree>
	}
 80097c2:	e00f      	b.n	80097e4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 80097ca:	2b02      	cmp	r3, #2
 80097cc:	d00a      	beq.n	80097e4 <prvDeleteTCB+0x60>
	__asm volatile
 80097ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097d2:	f383 8811 	msr	BASEPRI, r3
 80097d6:	f3bf 8f6f 	isb	sy
 80097da:	f3bf 8f4f 	dsb	sy
 80097de:	60fb      	str	r3, [r7, #12]
}
 80097e0:	bf00      	nop
 80097e2:	e7fe      	b.n	80097e2 <prvDeleteTCB+0x5e>
	}
 80097e4:	bf00      	nop
 80097e6:	3710      	adds	r7, #16
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}

080097ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80097ec:	b480      	push	{r7}
 80097ee:	b083      	sub	sp, #12
 80097f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80097f2:	4b0c      	ldr	r3, [pc, #48]	; (8009824 <prvResetNextTaskUnblockTime+0x38>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d104      	bne.n	8009806 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80097fc:	4b0a      	ldr	r3, [pc, #40]	; (8009828 <prvResetNextTaskUnblockTime+0x3c>)
 80097fe:	f04f 32ff 	mov.w	r2, #4294967295
 8009802:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009804:	e008      	b.n	8009818 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009806:	4b07      	ldr	r3, [pc, #28]	; (8009824 <prvResetNextTaskUnblockTime+0x38>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	68db      	ldr	r3, [r3, #12]
 800980c:	68db      	ldr	r3, [r3, #12]
 800980e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	685b      	ldr	r3, [r3, #4]
 8009814:	4a04      	ldr	r2, [pc, #16]	; (8009828 <prvResetNextTaskUnblockTime+0x3c>)
 8009816:	6013      	str	r3, [r2, #0]
}
 8009818:	bf00      	nop
 800981a:	370c      	adds	r7, #12
 800981c:	46bd      	mov	sp, r7
 800981e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009822:	4770      	bx	lr
 8009824:	20001070 	.word	0x20001070
 8009828:	200010d8 	.word	0x200010d8

0800982c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800982c:	b480      	push	{r7}
 800982e:	b083      	sub	sp, #12
 8009830:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009832:	4b0b      	ldr	r3, [pc, #44]	; (8009860 <xTaskGetSchedulerState+0x34>)
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d102      	bne.n	8009840 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800983a:	2301      	movs	r3, #1
 800983c:	607b      	str	r3, [r7, #4]
 800983e:	e008      	b.n	8009852 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009840:	4b08      	ldr	r3, [pc, #32]	; (8009864 <xTaskGetSchedulerState+0x38>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d102      	bne.n	800984e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009848:	2302      	movs	r3, #2
 800984a:	607b      	str	r3, [r7, #4]
 800984c:	e001      	b.n	8009852 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800984e:	2300      	movs	r3, #0
 8009850:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009852:	687b      	ldr	r3, [r7, #4]
	}
 8009854:	4618      	mov	r0, r3
 8009856:	370c      	adds	r7, #12
 8009858:	46bd      	mov	sp, r7
 800985a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985e:	4770      	bx	lr
 8009860:	200010c4 	.word	0x200010c4
 8009864:	200010e0 	.word	0x200010e0

08009868 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009868:	b580      	push	{r7, lr}
 800986a:	b084      	sub	sp, #16
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009874:	2300      	movs	r3, #0
 8009876:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d051      	beq.n	8009922 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009882:	4b2a      	ldr	r3, [pc, #168]	; (800992c <xTaskPriorityInherit+0xc4>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009888:	429a      	cmp	r2, r3
 800988a:	d241      	bcs.n	8009910 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	699b      	ldr	r3, [r3, #24]
 8009890:	2b00      	cmp	r3, #0
 8009892:	db06      	blt.n	80098a2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009894:	4b25      	ldr	r3, [pc, #148]	; (800992c <xTaskPriorityInherit+0xc4>)
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800989a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	6959      	ldr	r1, [r3, #20]
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098aa:	4613      	mov	r3, r2
 80098ac:	009b      	lsls	r3, r3, #2
 80098ae:	4413      	add	r3, r2
 80098b0:	009b      	lsls	r3, r3, #2
 80098b2:	4a1f      	ldr	r2, [pc, #124]	; (8009930 <xTaskPriorityInherit+0xc8>)
 80098b4:	4413      	add	r3, r2
 80098b6:	4299      	cmp	r1, r3
 80098b8:	d122      	bne.n	8009900 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	3304      	adds	r3, #4
 80098be:	4618      	mov	r0, r3
 80098c0:	f7fe f8ac 	bl	8007a1c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80098c4:	4b19      	ldr	r3, [pc, #100]	; (800992c <xTaskPriorityInherit+0xc4>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098d2:	4b18      	ldr	r3, [pc, #96]	; (8009934 <xTaskPriorityInherit+0xcc>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	429a      	cmp	r2, r3
 80098d8:	d903      	bls.n	80098e2 <xTaskPriorityInherit+0x7a>
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098de:	4a15      	ldr	r2, [pc, #84]	; (8009934 <xTaskPriorityInherit+0xcc>)
 80098e0:	6013      	str	r3, [r2, #0]
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098e6:	4613      	mov	r3, r2
 80098e8:	009b      	lsls	r3, r3, #2
 80098ea:	4413      	add	r3, r2
 80098ec:	009b      	lsls	r3, r3, #2
 80098ee:	4a10      	ldr	r2, [pc, #64]	; (8009930 <xTaskPriorityInherit+0xc8>)
 80098f0:	441a      	add	r2, r3
 80098f2:	68bb      	ldr	r3, [r7, #8]
 80098f4:	3304      	adds	r3, #4
 80098f6:	4619      	mov	r1, r3
 80098f8:	4610      	mov	r0, r2
 80098fa:	f7fe f832 	bl	8007962 <vListInsertEnd>
 80098fe:	e004      	b.n	800990a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009900:	4b0a      	ldr	r3, [pc, #40]	; (800992c <xTaskPriorityInherit+0xc4>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800990a:	2301      	movs	r3, #1
 800990c:	60fb      	str	r3, [r7, #12]
 800990e:	e008      	b.n	8009922 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009914:	4b05      	ldr	r3, [pc, #20]	; (800992c <xTaskPriorityInherit+0xc4>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800991a:	429a      	cmp	r2, r3
 800991c:	d201      	bcs.n	8009922 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800991e:	2301      	movs	r3, #1
 8009920:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009922:	68fb      	ldr	r3, [r7, #12]
	}
 8009924:	4618      	mov	r0, r3
 8009926:	3710      	adds	r7, #16
 8009928:	46bd      	mov	sp, r7
 800992a:	bd80      	pop	{r7, pc}
 800992c:	20000be4 	.word	0x20000be4
 8009930:	20000be8 	.word	0x20000be8
 8009934:	200010c0 	.word	0x200010c0

08009938 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009938:	b580      	push	{r7, lr}
 800993a:	b086      	sub	sp, #24
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009944:	2300      	movs	r3, #0
 8009946:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d056      	beq.n	80099fc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800994e:	4b2e      	ldr	r3, [pc, #184]	; (8009a08 <xTaskPriorityDisinherit+0xd0>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	693a      	ldr	r2, [r7, #16]
 8009954:	429a      	cmp	r2, r3
 8009956:	d00a      	beq.n	800996e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800995c:	f383 8811 	msr	BASEPRI, r3
 8009960:	f3bf 8f6f 	isb	sy
 8009964:	f3bf 8f4f 	dsb	sy
 8009968:	60fb      	str	r3, [r7, #12]
}
 800996a:	bf00      	nop
 800996c:	e7fe      	b.n	800996c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009972:	2b00      	cmp	r3, #0
 8009974:	d10a      	bne.n	800998c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800997a:	f383 8811 	msr	BASEPRI, r3
 800997e:	f3bf 8f6f 	isb	sy
 8009982:	f3bf 8f4f 	dsb	sy
 8009986:	60bb      	str	r3, [r7, #8]
}
 8009988:	bf00      	nop
 800998a:	e7fe      	b.n	800998a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009990:	1e5a      	subs	r2, r3, #1
 8009992:	693b      	ldr	r3, [r7, #16]
 8009994:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009996:	693b      	ldr	r3, [r7, #16]
 8009998:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800999e:	429a      	cmp	r2, r3
 80099a0:	d02c      	beq.n	80099fc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d128      	bne.n	80099fc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80099aa:	693b      	ldr	r3, [r7, #16]
 80099ac:	3304      	adds	r3, #4
 80099ae:	4618      	mov	r0, r3
 80099b0:	f7fe f834 	bl	8007a1c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80099b4:	693b      	ldr	r3, [r7, #16]
 80099b6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099bc:	693b      	ldr	r3, [r7, #16]
 80099be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099c0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80099c4:	693b      	ldr	r3, [r7, #16]
 80099c6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80099c8:	693b      	ldr	r3, [r7, #16]
 80099ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099cc:	4b0f      	ldr	r3, [pc, #60]	; (8009a0c <xTaskPriorityDisinherit+0xd4>)
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	429a      	cmp	r2, r3
 80099d2:	d903      	bls.n	80099dc <xTaskPriorityDisinherit+0xa4>
 80099d4:	693b      	ldr	r3, [r7, #16]
 80099d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099d8:	4a0c      	ldr	r2, [pc, #48]	; (8009a0c <xTaskPriorityDisinherit+0xd4>)
 80099da:	6013      	str	r3, [r2, #0]
 80099dc:	693b      	ldr	r3, [r7, #16]
 80099de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099e0:	4613      	mov	r3, r2
 80099e2:	009b      	lsls	r3, r3, #2
 80099e4:	4413      	add	r3, r2
 80099e6:	009b      	lsls	r3, r3, #2
 80099e8:	4a09      	ldr	r2, [pc, #36]	; (8009a10 <xTaskPriorityDisinherit+0xd8>)
 80099ea:	441a      	add	r2, r3
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	3304      	adds	r3, #4
 80099f0:	4619      	mov	r1, r3
 80099f2:	4610      	mov	r0, r2
 80099f4:	f7fd ffb5 	bl	8007962 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80099f8:	2301      	movs	r3, #1
 80099fa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80099fc:	697b      	ldr	r3, [r7, #20]
	}
 80099fe:	4618      	mov	r0, r3
 8009a00:	3718      	adds	r7, #24
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}
 8009a06:	bf00      	nop
 8009a08:	20000be4 	.word	0x20000be4
 8009a0c:	200010c0 	.word	0x200010c0
 8009a10:	20000be8 	.word	0x20000be8

08009a14 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b088      	sub	sp, #32
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
 8009a1c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009a22:	2301      	movs	r3, #1
 8009a24:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d06a      	beq.n	8009b02 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009a2c:	69bb      	ldr	r3, [r7, #24]
 8009a2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d10a      	bne.n	8009a4a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8009a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a38:	f383 8811 	msr	BASEPRI, r3
 8009a3c:	f3bf 8f6f 	isb	sy
 8009a40:	f3bf 8f4f 	dsb	sy
 8009a44:	60fb      	str	r3, [r7, #12]
}
 8009a46:	bf00      	nop
 8009a48:	e7fe      	b.n	8009a48 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009a4a:	69bb      	ldr	r3, [r7, #24]
 8009a4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a4e:	683a      	ldr	r2, [r7, #0]
 8009a50:	429a      	cmp	r2, r3
 8009a52:	d902      	bls.n	8009a5a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	61fb      	str	r3, [r7, #28]
 8009a58:	e002      	b.n	8009a60 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009a5a:	69bb      	ldr	r3, [r7, #24]
 8009a5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a5e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009a60:	69bb      	ldr	r3, [r7, #24]
 8009a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a64:	69fa      	ldr	r2, [r7, #28]
 8009a66:	429a      	cmp	r2, r3
 8009a68:	d04b      	beq.n	8009b02 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009a6a:	69bb      	ldr	r3, [r7, #24]
 8009a6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a6e:	697a      	ldr	r2, [r7, #20]
 8009a70:	429a      	cmp	r2, r3
 8009a72:	d146      	bne.n	8009b02 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009a74:	4b25      	ldr	r3, [pc, #148]	; (8009b0c <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	69ba      	ldr	r2, [r7, #24]
 8009a7a:	429a      	cmp	r2, r3
 8009a7c:	d10a      	bne.n	8009a94 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8009a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a82:	f383 8811 	msr	BASEPRI, r3
 8009a86:	f3bf 8f6f 	isb	sy
 8009a8a:	f3bf 8f4f 	dsb	sy
 8009a8e:	60bb      	str	r3, [r7, #8]
}
 8009a90:	bf00      	nop
 8009a92:	e7fe      	b.n	8009a92 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009a94:	69bb      	ldr	r3, [r7, #24]
 8009a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a98:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009a9a:	69bb      	ldr	r3, [r7, #24]
 8009a9c:	69fa      	ldr	r2, [r7, #28]
 8009a9e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009aa0:	69bb      	ldr	r3, [r7, #24]
 8009aa2:	699b      	ldr	r3, [r3, #24]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	db04      	blt.n	8009ab2 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009aa8:	69fb      	ldr	r3, [r7, #28]
 8009aaa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009aae:	69bb      	ldr	r3, [r7, #24]
 8009ab0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009ab2:	69bb      	ldr	r3, [r7, #24]
 8009ab4:	6959      	ldr	r1, [r3, #20]
 8009ab6:	693a      	ldr	r2, [r7, #16]
 8009ab8:	4613      	mov	r3, r2
 8009aba:	009b      	lsls	r3, r3, #2
 8009abc:	4413      	add	r3, r2
 8009abe:	009b      	lsls	r3, r3, #2
 8009ac0:	4a13      	ldr	r2, [pc, #76]	; (8009b10 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009ac2:	4413      	add	r3, r2
 8009ac4:	4299      	cmp	r1, r3
 8009ac6:	d11c      	bne.n	8009b02 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ac8:	69bb      	ldr	r3, [r7, #24]
 8009aca:	3304      	adds	r3, #4
 8009acc:	4618      	mov	r0, r3
 8009ace:	f7fd ffa5 	bl	8007a1c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009ad2:	69bb      	ldr	r3, [r7, #24]
 8009ad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ad6:	4b0f      	ldr	r3, [pc, #60]	; (8009b14 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d903      	bls.n	8009ae6 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8009ade:	69bb      	ldr	r3, [r7, #24]
 8009ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ae2:	4a0c      	ldr	r2, [pc, #48]	; (8009b14 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009ae4:	6013      	str	r3, [r2, #0]
 8009ae6:	69bb      	ldr	r3, [r7, #24]
 8009ae8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009aea:	4613      	mov	r3, r2
 8009aec:	009b      	lsls	r3, r3, #2
 8009aee:	4413      	add	r3, r2
 8009af0:	009b      	lsls	r3, r3, #2
 8009af2:	4a07      	ldr	r2, [pc, #28]	; (8009b10 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009af4:	441a      	add	r2, r3
 8009af6:	69bb      	ldr	r3, [r7, #24]
 8009af8:	3304      	adds	r3, #4
 8009afa:	4619      	mov	r1, r3
 8009afc:	4610      	mov	r0, r2
 8009afe:	f7fd ff30 	bl	8007962 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009b02:	bf00      	nop
 8009b04:	3720      	adds	r7, #32
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}
 8009b0a:	bf00      	nop
 8009b0c:	20000be4 	.word	0x20000be4
 8009b10:	20000be8 	.word	0x20000be8
 8009b14:	200010c0 	.word	0x200010c0

08009b18 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009b18:	b480      	push	{r7}
 8009b1a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009b1c:	4b07      	ldr	r3, [pc, #28]	; (8009b3c <pvTaskIncrementMutexHeldCount+0x24>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d004      	beq.n	8009b2e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009b24:	4b05      	ldr	r3, [pc, #20]	; (8009b3c <pvTaskIncrementMutexHeldCount+0x24>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009b2a:	3201      	adds	r2, #1
 8009b2c:	661a      	str	r2, [r3, #96]	; 0x60
		}

		return pxCurrentTCB;
 8009b2e:	4b03      	ldr	r3, [pc, #12]	; (8009b3c <pvTaskIncrementMutexHeldCount+0x24>)
 8009b30:	681b      	ldr	r3, [r3, #0]
	}
 8009b32:	4618      	mov	r0, r3
 8009b34:	46bd      	mov	sp, r7
 8009b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3a:	4770      	bx	lr
 8009b3c:	20000be4 	.word	0x20000be4

08009b40 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b084      	sub	sp, #16
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
 8009b48:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009b4a:	4b21      	ldr	r3, [pc, #132]	; (8009bd0 <prvAddCurrentTaskToDelayedList+0x90>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b50:	4b20      	ldr	r3, [pc, #128]	; (8009bd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	3304      	adds	r3, #4
 8009b56:	4618      	mov	r0, r3
 8009b58:	f7fd ff60 	bl	8007a1c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b62:	d10a      	bne.n	8009b7a <prvAddCurrentTaskToDelayedList+0x3a>
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d007      	beq.n	8009b7a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b6a:	4b1a      	ldr	r3, [pc, #104]	; (8009bd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	3304      	adds	r3, #4
 8009b70:	4619      	mov	r1, r3
 8009b72:	4819      	ldr	r0, [pc, #100]	; (8009bd8 <prvAddCurrentTaskToDelayedList+0x98>)
 8009b74:	f7fd fef5 	bl	8007962 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009b78:	e026      	b.n	8009bc8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009b7a:	68fa      	ldr	r2, [r7, #12]
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	4413      	add	r3, r2
 8009b80:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009b82:	4b14      	ldr	r3, [pc, #80]	; (8009bd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	68ba      	ldr	r2, [r7, #8]
 8009b88:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009b8a:	68ba      	ldr	r2, [r7, #8]
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	429a      	cmp	r2, r3
 8009b90:	d209      	bcs.n	8009ba6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b92:	4b12      	ldr	r3, [pc, #72]	; (8009bdc <prvAddCurrentTaskToDelayedList+0x9c>)
 8009b94:	681a      	ldr	r2, [r3, #0]
 8009b96:	4b0f      	ldr	r3, [pc, #60]	; (8009bd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	3304      	adds	r3, #4
 8009b9c:	4619      	mov	r1, r3
 8009b9e:	4610      	mov	r0, r2
 8009ba0:	f7fd ff03 	bl	80079aa <vListInsert>
}
 8009ba4:	e010      	b.n	8009bc8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ba6:	4b0e      	ldr	r3, [pc, #56]	; (8009be0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009ba8:	681a      	ldr	r2, [r3, #0]
 8009baa:	4b0a      	ldr	r3, [pc, #40]	; (8009bd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	3304      	adds	r3, #4
 8009bb0:	4619      	mov	r1, r3
 8009bb2:	4610      	mov	r0, r2
 8009bb4:	f7fd fef9 	bl	80079aa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009bb8:	4b0a      	ldr	r3, [pc, #40]	; (8009be4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	68ba      	ldr	r2, [r7, #8]
 8009bbe:	429a      	cmp	r2, r3
 8009bc0:	d202      	bcs.n	8009bc8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009bc2:	4a08      	ldr	r2, [pc, #32]	; (8009be4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	6013      	str	r3, [r2, #0]
}
 8009bc8:	bf00      	nop
 8009bca:	3710      	adds	r7, #16
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}
 8009bd0:	200010bc 	.word	0x200010bc
 8009bd4:	20000be4 	.word	0x20000be4
 8009bd8:	200010a4 	.word	0x200010a4
 8009bdc:	20001074 	.word	0x20001074
 8009be0:	20001070 	.word	0x20001070
 8009be4:	200010d8 	.word	0x200010d8

08009be8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b08a      	sub	sp, #40	; 0x28
 8009bec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009bf2:	f000 fba1 	bl	800a338 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009bf6:	4b1c      	ldr	r3, [pc, #112]	; (8009c68 <xTimerCreateTimerTask+0x80>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d021      	beq.n	8009c42 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009c02:	2300      	movs	r3, #0
 8009c04:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009c06:	1d3a      	adds	r2, r7, #4
 8009c08:	f107 0108 	add.w	r1, r7, #8
 8009c0c:	f107 030c 	add.w	r3, r7, #12
 8009c10:	4618      	mov	r0, r3
 8009c12:	f7fd fe5f 	bl	80078d4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009c16:	6879      	ldr	r1, [r7, #4]
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	68fa      	ldr	r2, [r7, #12]
 8009c1c:	9202      	str	r2, [sp, #8]
 8009c1e:	9301      	str	r3, [sp, #4]
 8009c20:	2302      	movs	r3, #2
 8009c22:	9300      	str	r3, [sp, #0]
 8009c24:	2300      	movs	r3, #0
 8009c26:	460a      	mov	r2, r1
 8009c28:	4910      	ldr	r1, [pc, #64]	; (8009c6c <xTimerCreateTimerTask+0x84>)
 8009c2a:	4811      	ldr	r0, [pc, #68]	; (8009c70 <xTimerCreateTimerTask+0x88>)
 8009c2c:	f7fe ffb6 	bl	8008b9c <xTaskCreateStatic>
 8009c30:	4603      	mov	r3, r0
 8009c32:	4a10      	ldr	r2, [pc, #64]	; (8009c74 <xTimerCreateTimerTask+0x8c>)
 8009c34:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009c36:	4b0f      	ldr	r3, [pc, #60]	; (8009c74 <xTimerCreateTimerTask+0x8c>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d001      	beq.n	8009c42 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009c3e:	2301      	movs	r3, #1
 8009c40:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009c42:	697b      	ldr	r3, [r7, #20]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d10a      	bne.n	8009c5e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c4c:	f383 8811 	msr	BASEPRI, r3
 8009c50:	f3bf 8f6f 	isb	sy
 8009c54:	f3bf 8f4f 	dsb	sy
 8009c58:	613b      	str	r3, [r7, #16]
}
 8009c5a:	bf00      	nop
 8009c5c:	e7fe      	b.n	8009c5c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009c5e:	697b      	ldr	r3, [r7, #20]
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	3718      	adds	r7, #24
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}
 8009c68:	20001114 	.word	0x20001114
 8009c6c:	0800d898 	.word	0x0800d898
 8009c70:	08009ee1 	.word	0x08009ee1
 8009c74:	20001118 	.word	0x20001118

08009c78 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b088      	sub	sp, #32
 8009c7c:	af02      	add	r7, sp, #8
 8009c7e:	60f8      	str	r0, [r7, #12]
 8009c80:	60b9      	str	r1, [r7, #8]
 8009c82:	607a      	str	r2, [r7, #4]
 8009c84:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8009c86:	202c      	movs	r0, #44	; 0x2c
 8009c88:	f000 fe2e 	bl	800a8e8 <pvPortMalloc>
 8009c8c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8009c8e:	697b      	ldr	r3, [r7, #20]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d00d      	beq.n	8009cb0 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8009c94:	697b      	ldr	r3, [r7, #20]
 8009c96:	2200      	movs	r2, #0
 8009c98:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009c9c:	697b      	ldr	r3, [r7, #20]
 8009c9e:	9301      	str	r3, [sp, #4]
 8009ca0:	6a3b      	ldr	r3, [r7, #32]
 8009ca2:	9300      	str	r3, [sp, #0]
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	687a      	ldr	r2, [r7, #4]
 8009ca8:	68b9      	ldr	r1, [r7, #8]
 8009caa:	68f8      	ldr	r0, [r7, #12]
 8009cac:	f000 f843 	bl	8009d36 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009cb0:	697b      	ldr	r3, [r7, #20]
	}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3718      	adds	r7, #24
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bd80      	pop	{r7, pc}

08009cba <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8009cba:	b580      	push	{r7, lr}
 8009cbc:	b08a      	sub	sp, #40	; 0x28
 8009cbe:	af02      	add	r7, sp, #8
 8009cc0:	60f8      	str	r0, [r7, #12]
 8009cc2:	60b9      	str	r1, [r7, #8]
 8009cc4:	607a      	str	r2, [r7, #4]
 8009cc6:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8009cc8:	232c      	movs	r3, #44	; 0x2c
 8009cca:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8009ccc:	693b      	ldr	r3, [r7, #16]
 8009cce:	2b2c      	cmp	r3, #44	; 0x2c
 8009cd0:	d00a      	beq.n	8009ce8 <xTimerCreateStatic+0x2e>
	__asm volatile
 8009cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cd6:	f383 8811 	msr	BASEPRI, r3
 8009cda:	f3bf 8f6f 	isb	sy
 8009cde:	f3bf 8f4f 	dsb	sy
 8009ce2:	61bb      	str	r3, [r7, #24]
}
 8009ce4:	bf00      	nop
 8009ce6:	e7fe      	b.n	8009ce6 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009ce8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8009cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d10a      	bne.n	8009d06 <xTimerCreateStatic+0x4c>
	__asm volatile
 8009cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cf4:	f383 8811 	msr	BASEPRI, r3
 8009cf8:	f3bf 8f6f 	isb	sy
 8009cfc:	f3bf 8f4f 	dsb	sy
 8009d00:	617b      	str	r3, [r7, #20]
}
 8009d02:	bf00      	nop
 8009d04:	e7fe      	b.n	8009d04 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8009d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d08:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8009d0a:	69fb      	ldr	r3, [r7, #28]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d00d      	beq.n	8009d2c <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8009d10:	69fb      	ldr	r3, [r7, #28]
 8009d12:	2202      	movs	r2, #2
 8009d14:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009d18:	69fb      	ldr	r3, [r7, #28]
 8009d1a:	9301      	str	r3, [sp, #4]
 8009d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d1e:	9300      	str	r3, [sp, #0]
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	687a      	ldr	r2, [r7, #4]
 8009d24:	68b9      	ldr	r1, [r7, #8]
 8009d26:	68f8      	ldr	r0, [r7, #12]
 8009d28:	f000 f805 	bl	8009d36 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009d2c:	69fb      	ldr	r3, [r7, #28]
	}
 8009d2e:	4618      	mov	r0, r3
 8009d30:	3720      	adds	r7, #32
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}

08009d36 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009d36:	b580      	push	{r7, lr}
 8009d38:	b086      	sub	sp, #24
 8009d3a:	af00      	add	r7, sp, #0
 8009d3c:	60f8      	str	r0, [r7, #12]
 8009d3e:	60b9      	str	r1, [r7, #8]
 8009d40:	607a      	str	r2, [r7, #4]
 8009d42:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d10a      	bne.n	8009d60 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8009d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d4e:	f383 8811 	msr	BASEPRI, r3
 8009d52:	f3bf 8f6f 	isb	sy
 8009d56:	f3bf 8f4f 	dsb	sy
 8009d5a:	617b      	str	r3, [r7, #20]
}
 8009d5c:	bf00      	nop
 8009d5e:	e7fe      	b.n	8009d5e <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8009d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d01e      	beq.n	8009da4 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8009d66:	f000 fae7 	bl	800a338 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d6c:	68fa      	ldr	r2, [r7, #12]
 8009d6e:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d72:	68ba      	ldr	r2, [r7, #8]
 8009d74:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8009d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d78:	683a      	ldr	r2, [r7, #0]
 8009d7a:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d7e:	6a3a      	ldr	r2, [r7, #32]
 8009d80:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d84:	3304      	adds	r3, #4
 8009d86:	4618      	mov	r0, r3
 8009d88:	f7fd fdde 	bl	8007948 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d008      	beq.n	8009da4 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8009d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d98:	f043 0304 	orr.w	r3, r3, #4
 8009d9c:	b2da      	uxtb	r2, r3
 8009d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009da0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8009da4:	bf00      	nop
 8009da6:	3718      	adds	r7, #24
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}

08009dac <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b08a      	sub	sp, #40	; 0x28
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	60f8      	str	r0, [r7, #12]
 8009db4:	60b9      	str	r1, [r7, #8]
 8009db6:	607a      	str	r2, [r7, #4]
 8009db8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009dba:	2300      	movs	r3, #0
 8009dbc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d10a      	bne.n	8009dda <xTimerGenericCommand+0x2e>
	__asm volatile
 8009dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dc8:	f383 8811 	msr	BASEPRI, r3
 8009dcc:	f3bf 8f6f 	isb	sy
 8009dd0:	f3bf 8f4f 	dsb	sy
 8009dd4:	623b      	str	r3, [r7, #32]
}
 8009dd6:	bf00      	nop
 8009dd8:	e7fe      	b.n	8009dd8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009dda:	4b1a      	ldr	r3, [pc, #104]	; (8009e44 <xTimerGenericCommand+0x98>)
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d02a      	beq.n	8009e38 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	2b05      	cmp	r3, #5
 8009df2:	dc18      	bgt.n	8009e26 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009df4:	f7ff fd1a 	bl	800982c <xTaskGetSchedulerState>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	2b02      	cmp	r3, #2
 8009dfc:	d109      	bne.n	8009e12 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009dfe:	4b11      	ldr	r3, [pc, #68]	; (8009e44 <xTimerGenericCommand+0x98>)
 8009e00:	6818      	ldr	r0, [r3, #0]
 8009e02:	f107 0110 	add.w	r1, r7, #16
 8009e06:	2300      	movs	r3, #0
 8009e08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e0a:	f7fe f825 	bl	8007e58 <xQueueGenericSend>
 8009e0e:	6278      	str	r0, [r7, #36]	; 0x24
 8009e10:	e012      	b.n	8009e38 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009e12:	4b0c      	ldr	r3, [pc, #48]	; (8009e44 <xTimerGenericCommand+0x98>)
 8009e14:	6818      	ldr	r0, [r3, #0]
 8009e16:	f107 0110 	add.w	r1, r7, #16
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	f7fe f81b 	bl	8007e58 <xQueueGenericSend>
 8009e22:	6278      	str	r0, [r7, #36]	; 0x24
 8009e24:	e008      	b.n	8009e38 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009e26:	4b07      	ldr	r3, [pc, #28]	; (8009e44 <xTimerGenericCommand+0x98>)
 8009e28:	6818      	ldr	r0, [r3, #0]
 8009e2a:	f107 0110 	add.w	r1, r7, #16
 8009e2e:	2300      	movs	r3, #0
 8009e30:	683a      	ldr	r2, [r7, #0]
 8009e32:	f7fe f90f 	bl	8008054 <xQueueGenericSendFromISR>
 8009e36:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3728      	adds	r7, #40	; 0x28
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}
 8009e42:	bf00      	nop
 8009e44:	20001114 	.word	0x20001114

08009e48 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b088      	sub	sp, #32
 8009e4c:	af02      	add	r7, sp, #8
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e52:	4b22      	ldr	r3, [pc, #136]	; (8009edc <prvProcessExpiredTimer+0x94>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	68db      	ldr	r3, [r3, #12]
 8009e58:	68db      	ldr	r3, [r3, #12]
 8009e5a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e5c:	697b      	ldr	r3, [r7, #20]
 8009e5e:	3304      	adds	r3, #4
 8009e60:	4618      	mov	r0, r3
 8009e62:	f7fd fddb 	bl	8007a1c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009e6c:	f003 0304 	and.w	r3, r3, #4
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d022      	beq.n	8009eba <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	699a      	ldr	r2, [r3, #24]
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	18d1      	adds	r1, r2, r3
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	683a      	ldr	r2, [r7, #0]
 8009e80:	6978      	ldr	r0, [r7, #20]
 8009e82:	f000 f8d1 	bl	800a028 <prvInsertTimerInActiveList>
 8009e86:	4603      	mov	r3, r0
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d01f      	beq.n	8009ecc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	9300      	str	r3, [sp, #0]
 8009e90:	2300      	movs	r3, #0
 8009e92:	687a      	ldr	r2, [r7, #4]
 8009e94:	2100      	movs	r1, #0
 8009e96:	6978      	ldr	r0, [r7, #20]
 8009e98:	f7ff ff88 	bl	8009dac <xTimerGenericCommand>
 8009e9c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009e9e:	693b      	ldr	r3, [r7, #16]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d113      	bne.n	8009ecc <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ea8:	f383 8811 	msr	BASEPRI, r3
 8009eac:	f3bf 8f6f 	isb	sy
 8009eb0:	f3bf 8f4f 	dsb	sy
 8009eb4:	60fb      	str	r3, [r7, #12]
}
 8009eb6:	bf00      	nop
 8009eb8:	e7fe      	b.n	8009eb8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009ec0:	f023 0301 	bic.w	r3, r3, #1
 8009ec4:	b2da      	uxtb	r2, r3
 8009ec6:	697b      	ldr	r3, [r7, #20]
 8009ec8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	6a1b      	ldr	r3, [r3, #32]
 8009ed0:	6978      	ldr	r0, [r7, #20]
 8009ed2:	4798      	blx	r3
}
 8009ed4:	bf00      	nop
 8009ed6:	3718      	adds	r7, #24
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bd80      	pop	{r7, pc}
 8009edc:	2000110c 	.word	0x2000110c

08009ee0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b084      	sub	sp, #16
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009ee8:	f107 0308 	add.w	r3, r7, #8
 8009eec:	4618      	mov	r0, r3
 8009eee:	f000 f857 	bl	8009fa0 <prvGetNextExpireTime>
 8009ef2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	4619      	mov	r1, r3
 8009ef8:	68f8      	ldr	r0, [r7, #12]
 8009efa:	f000 f803 	bl	8009f04 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009efe:	f000 f8d5 	bl	800a0ac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f02:	e7f1      	b.n	8009ee8 <prvTimerTask+0x8>

08009f04 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b084      	sub	sp, #16
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
 8009f0c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009f0e:	f7ff f8a1 	bl	8009054 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009f12:	f107 0308 	add.w	r3, r7, #8
 8009f16:	4618      	mov	r0, r3
 8009f18:	f000 f866 	bl	8009fe8 <prvSampleTimeNow>
 8009f1c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009f1e:	68bb      	ldr	r3, [r7, #8]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d130      	bne.n	8009f86 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d10a      	bne.n	8009f40 <prvProcessTimerOrBlockTask+0x3c>
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	429a      	cmp	r2, r3
 8009f30:	d806      	bhi.n	8009f40 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009f32:	f7ff f89d 	bl	8009070 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009f36:	68f9      	ldr	r1, [r7, #12]
 8009f38:	6878      	ldr	r0, [r7, #4]
 8009f3a:	f7ff ff85 	bl	8009e48 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009f3e:	e024      	b.n	8009f8a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d008      	beq.n	8009f58 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009f46:	4b13      	ldr	r3, [pc, #76]	; (8009f94 <prvProcessTimerOrBlockTask+0x90>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d101      	bne.n	8009f54 <prvProcessTimerOrBlockTask+0x50>
 8009f50:	2301      	movs	r3, #1
 8009f52:	e000      	b.n	8009f56 <prvProcessTimerOrBlockTask+0x52>
 8009f54:	2300      	movs	r3, #0
 8009f56:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009f58:	4b0f      	ldr	r3, [pc, #60]	; (8009f98 <prvProcessTimerOrBlockTask+0x94>)
 8009f5a:	6818      	ldr	r0, [r3, #0]
 8009f5c:	687a      	ldr	r2, [r7, #4]
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	1ad3      	subs	r3, r2, r3
 8009f62:	683a      	ldr	r2, [r7, #0]
 8009f64:	4619      	mov	r1, r3
 8009f66:	f7fe fde5 	bl	8008b34 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009f6a:	f7ff f881 	bl	8009070 <xTaskResumeAll>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d10a      	bne.n	8009f8a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009f74:	4b09      	ldr	r3, [pc, #36]	; (8009f9c <prvProcessTimerOrBlockTask+0x98>)
 8009f76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f7a:	601a      	str	r2, [r3, #0]
 8009f7c:	f3bf 8f4f 	dsb	sy
 8009f80:	f3bf 8f6f 	isb	sy
}
 8009f84:	e001      	b.n	8009f8a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009f86:	f7ff f873 	bl	8009070 <xTaskResumeAll>
}
 8009f8a:	bf00      	nop
 8009f8c:	3710      	adds	r7, #16
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}
 8009f92:	bf00      	nop
 8009f94:	20001110 	.word	0x20001110
 8009f98:	20001114 	.word	0x20001114
 8009f9c:	e000ed04 	.word	0xe000ed04

08009fa0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b085      	sub	sp, #20
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009fa8:	4b0e      	ldr	r3, [pc, #56]	; (8009fe4 <prvGetNextExpireTime+0x44>)
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d101      	bne.n	8009fb6 <prvGetNextExpireTime+0x16>
 8009fb2:	2201      	movs	r2, #1
 8009fb4:	e000      	b.n	8009fb8 <prvGetNextExpireTime+0x18>
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d105      	bne.n	8009fd0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009fc4:	4b07      	ldr	r3, [pc, #28]	; (8009fe4 <prvGetNextExpireTime+0x44>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	68db      	ldr	r3, [r3, #12]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	60fb      	str	r3, [r7, #12]
 8009fce:	e001      	b.n	8009fd4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
}
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	3714      	adds	r7, #20
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe0:	4770      	bx	lr
 8009fe2:	bf00      	nop
 8009fe4:	2000110c 	.word	0x2000110c

08009fe8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b084      	sub	sp, #16
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009ff0:	f7ff f8dc 	bl	80091ac <xTaskGetTickCount>
 8009ff4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009ff6:	4b0b      	ldr	r3, [pc, #44]	; (800a024 <prvSampleTimeNow+0x3c>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	68fa      	ldr	r2, [r7, #12]
 8009ffc:	429a      	cmp	r2, r3
 8009ffe:	d205      	bcs.n	800a00c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a000:	f000 f936 	bl	800a270 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2201      	movs	r2, #1
 800a008:	601a      	str	r2, [r3, #0]
 800a00a:	e002      	b.n	800a012 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2200      	movs	r2, #0
 800a010:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a012:	4a04      	ldr	r2, [pc, #16]	; (800a024 <prvSampleTimeNow+0x3c>)
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a018:	68fb      	ldr	r3, [r7, #12]
}
 800a01a:	4618      	mov	r0, r3
 800a01c:	3710      	adds	r7, #16
 800a01e:	46bd      	mov	sp, r7
 800a020:	bd80      	pop	{r7, pc}
 800a022:	bf00      	nop
 800a024:	2000111c 	.word	0x2000111c

0800a028 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b086      	sub	sp, #24
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	60f8      	str	r0, [r7, #12]
 800a030:	60b9      	str	r1, [r7, #8]
 800a032:	607a      	str	r2, [r7, #4]
 800a034:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a036:	2300      	movs	r3, #0
 800a038:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	68ba      	ldr	r2, [r7, #8]
 800a03e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	68fa      	ldr	r2, [r7, #12]
 800a044:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a046:	68ba      	ldr	r2, [r7, #8]
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	429a      	cmp	r2, r3
 800a04c:	d812      	bhi.n	800a074 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a04e:	687a      	ldr	r2, [r7, #4]
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	1ad2      	subs	r2, r2, r3
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	699b      	ldr	r3, [r3, #24]
 800a058:	429a      	cmp	r2, r3
 800a05a:	d302      	bcc.n	800a062 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a05c:	2301      	movs	r3, #1
 800a05e:	617b      	str	r3, [r7, #20]
 800a060:	e01b      	b.n	800a09a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a062:	4b10      	ldr	r3, [pc, #64]	; (800a0a4 <prvInsertTimerInActiveList+0x7c>)
 800a064:	681a      	ldr	r2, [r3, #0]
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	3304      	adds	r3, #4
 800a06a:	4619      	mov	r1, r3
 800a06c:	4610      	mov	r0, r2
 800a06e:	f7fd fc9c 	bl	80079aa <vListInsert>
 800a072:	e012      	b.n	800a09a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a074:	687a      	ldr	r2, [r7, #4]
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	429a      	cmp	r2, r3
 800a07a:	d206      	bcs.n	800a08a <prvInsertTimerInActiveList+0x62>
 800a07c:	68ba      	ldr	r2, [r7, #8]
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	429a      	cmp	r2, r3
 800a082:	d302      	bcc.n	800a08a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a084:	2301      	movs	r3, #1
 800a086:	617b      	str	r3, [r7, #20]
 800a088:	e007      	b.n	800a09a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a08a:	4b07      	ldr	r3, [pc, #28]	; (800a0a8 <prvInsertTimerInActiveList+0x80>)
 800a08c:	681a      	ldr	r2, [r3, #0]
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	3304      	adds	r3, #4
 800a092:	4619      	mov	r1, r3
 800a094:	4610      	mov	r0, r2
 800a096:	f7fd fc88 	bl	80079aa <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a09a:	697b      	ldr	r3, [r7, #20]
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	3718      	adds	r7, #24
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}
 800a0a4:	20001110 	.word	0x20001110
 800a0a8:	2000110c 	.word	0x2000110c

0800a0ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b08e      	sub	sp, #56	; 0x38
 800a0b0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a0b2:	e0ca      	b.n	800a24a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	da18      	bge.n	800a0ec <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a0ba:	1d3b      	adds	r3, r7, #4
 800a0bc:	3304      	adds	r3, #4
 800a0be:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a0c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d10a      	bne.n	800a0dc <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a0c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0ca:	f383 8811 	msr	BASEPRI, r3
 800a0ce:	f3bf 8f6f 	isb	sy
 800a0d2:	f3bf 8f4f 	dsb	sy
 800a0d6:	61fb      	str	r3, [r7, #28]
}
 800a0d8:	bf00      	nop
 800a0da:	e7fe      	b.n	800a0da <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a0dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a0e2:	6850      	ldr	r0, [r2, #4]
 800a0e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a0e6:	6892      	ldr	r2, [r2, #8]
 800a0e8:	4611      	mov	r1, r2
 800a0ea:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	f2c0 80ab 	blt.w	800a24a <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a0f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0fa:	695b      	ldr	r3, [r3, #20]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d004      	beq.n	800a10a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a102:	3304      	adds	r3, #4
 800a104:	4618      	mov	r0, r3
 800a106:	f7fd fc89 	bl	8007a1c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a10a:	463b      	mov	r3, r7
 800a10c:	4618      	mov	r0, r3
 800a10e:	f7ff ff6b 	bl	8009fe8 <prvSampleTimeNow>
 800a112:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2b09      	cmp	r3, #9
 800a118:	f200 8096 	bhi.w	800a248 <prvProcessReceivedCommands+0x19c>
 800a11c:	a201      	add	r2, pc, #4	; (adr r2, 800a124 <prvProcessReceivedCommands+0x78>)
 800a11e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a122:	bf00      	nop
 800a124:	0800a14d 	.word	0x0800a14d
 800a128:	0800a14d 	.word	0x0800a14d
 800a12c:	0800a14d 	.word	0x0800a14d
 800a130:	0800a1c1 	.word	0x0800a1c1
 800a134:	0800a1d5 	.word	0x0800a1d5
 800a138:	0800a21f 	.word	0x0800a21f
 800a13c:	0800a14d 	.word	0x0800a14d
 800a140:	0800a14d 	.word	0x0800a14d
 800a144:	0800a1c1 	.word	0x0800a1c1
 800a148:	0800a1d5 	.word	0x0800a1d5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a14e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a152:	f043 0301 	orr.w	r3, r3, #1
 800a156:	b2da      	uxtb	r2, r3
 800a158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a15a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a15e:	68ba      	ldr	r2, [r7, #8]
 800a160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a162:	699b      	ldr	r3, [r3, #24]
 800a164:	18d1      	adds	r1, r2, r3
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a16a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a16c:	f7ff ff5c 	bl	800a028 <prvInsertTimerInActiveList>
 800a170:	4603      	mov	r3, r0
 800a172:	2b00      	cmp	r3, #0
 800a174:	d069      	beq.n	800a24a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a178:	6a1b      	ldr	r3, [r3, #32]
 800a17a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a17c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a17e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a180:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a184:	f003 0304 	and.w	r3, r3, #4
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d05e      	beq.n	800a24a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a18c:	68ba      	ldr	r2, [r7, #8]
 800a18e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a190:	699b      	ldr	r3, [r3, #24]
 800a192:	441a      	add	r2, r3
 800a194:	2300      	movs	r3, #0
 800a196:	9300      	str	r3, [sp, #0]
 800a198:	2300      	movs	r3, #0
 800a19a:	2100      	movs	r1, #0
 800a19c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a19e:	f7ff fe05 	bl	8009dac <xTimerGenericCommand>
 800a1a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a1a4:	6a3b      	ldr	r3, [r7, #32]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d14f      	bne.n	800a24a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a1aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ae:	f383 8811 	msr	BASEPRI, r3
 800a1b2:	f3bf 8f6f 	isb	sy
 800a1b6:	f3bf 8f4f 	dsb	sy
 800a1ba:	61bb      	str	r3, [r7, #24]
}
 800a1bc:	bf00      	nop
 800a1be:	e7fe      	b.n	800a1be <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a1c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a1c6:	f023 0301 	bic.w	r3, r3, #1
 800a1ca:	b2da      	uxtb	r2, r3
 800a1cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a1d2:	e03a      	b.n	800a24a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a1d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a1da:	f043 0301 	orr.w	r3, r3, #1
 800a1de:	b2da      	uxtb	r2, r3
 800a1e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a1e6:	68ba      	ldr	r2, [r7, #8]
 800a1e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ea:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a1ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ee:	699b      	ldr	r3, [r3, #24]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d10a      	bne.n	800a20a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a1f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1f8:	f383 8811 	msr	BASEPRI, r3
 800a1fc:	f3bf 8f6f 	isb	sy
 800a200:	f3bf 8f4f 	dsb	sy
 800a204:	617b      	str	r3, [r7, #20]
}
 800a206:	bf00      	nop
 800a208:	e7fe      	b.n	800a208 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a20a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a20c:	699a      	ldr	r2, [r3, #24]
 800a20e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a210:	18d1      	adds	r1, r2, r3
 800a212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a214:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a216:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a218:	f7ff ff06 	bl	800a028 <prvInsertTimerInActiveList>
					break;
 800a21c:	e015      	b.n	800a24a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a21e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a220:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a224:	f003 0302 	and.w	r3, r3, #2
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d103      	bne.n	800a234 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a22c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a22e:	f000 fc27 	bl	800aa80 <vPortFree>
 800a232:	e00a      	b.n	800a24a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a236:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a23a:	f023 0301 	bic.w	r3, r3, #1
 800a23e:	b2da      	uxtb	r2, r3
 800a240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a242:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a246:	e000      	b.n	800a24a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800a248:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a24a:	4b08      	ldr	r3, [pc, #32]	; (800a26c <prvProcessReceivedCommands+0x1c0>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	1d39      	adds	r1, r7, #4
 800a250:	2200      	movs	r2, #0
 800a252:	4618      	mov	r0, r3
 800a254:	f7fe f826 	bl	80082a4 <xQueueReceive>
 800a258:	4603      	mov	r3, r0
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	f47f af2a 	bne.w	800a0b4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a260:	bf00      	nop
 800a262:	bf00      	nop
 800a264:	3730      	adds	r7, #48	; 0x30
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}
 800a26a:	bf00      	nop
 800a26c:	20001114 	.word	0x20001114

0800a270 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b088      	sub	sp, #32
 800a274:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a276:	e048      	b.n	800a30a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a278:	4b2d      	ldr	r3, [pc, #180]	; (800a330 <prvSwitchTimerLists+0xc0>)
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	68db      	ldr	r3, [r3, #12]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a282:	4b2b      	ldr	r3, [pc, #172]	; (800a330 <prvSwitchTimerLists+0xc0>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	68db      	ldr	r3, [r3, #12]
 800a288:	68db      	ldr	r3, [r3, #12]
 800a28a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	3304      	adds	r3, #4
 800a290:	4618      	mov	r0, r3
 800a292:	f7fd fbc3 	bl	8007a1c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	6a1b      	ldr	r3, [r3, #32]
 800a29a:	68f8      	ldr	r0, [r7, #12]
 800a29c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a2a4:	f003 0304 	and.w	r3, r3, #4
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d02e      	beq.n	800a30a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	699b      	ldr	r3, [r3, #24]
 800a2b0:	693a      	ldr	r2, [r7, #16]
 800a2b2:	4413      	add	r3, r2
 800a2b4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a2b6:	68ba      	ldr	r2, [r7, #8]
 800a2b8:	693b      	ldr	r3, [r7, #16]
 800a2ba:	429a      	cmp	r2, r3
 800a2bc:	d90e      	bls.n	800a2dc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	68ba      	ldr	r2, [r7, #8]
 800a2c2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	68fa      	ldr	r2, [r7, #12]
 800a2c8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a2ca:	4b19      	ldr	r3, [pc, #100]	; (800a330 <prvSwitchTimerLists+0xc0>)
 800a2cc:	681a      	ldr	r2, [r3, #0]
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	3304      	adds	r3, #4
 800a2d2:	4619      	mov	r1, r3
 800a2d4:	4610      	mov	r0, r2
 800a2d6:	f7fd fb68 	bl	80079aa <vListInsert>
 800a2da:	e016      	b.n	800a30a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a2dc:	2300      	movs	r3, #0
 800a2de:	9300      	str	r3, [sp, #0]
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	693a      	ldr	r2, [r7, #16]
 800a2e4:	2100      	movs	r1, #0
 800a2e6:	68f8      	ldr	r0, [r7, #12]
 800a2e8:	f7ff fd60 	bl	8009dac <xTimerGenericCommand>
 800a2ec:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d10a      	bne.n	800a30a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a2f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2f8:	f383 8811 	msr	BASEPRI, r3
 800a2fc:	f3bf 8f6f 	isb	sy
 800a300:	f3bf 8f4f 	dsb	sy
 800a304:	603b      	str	r3, [r7, #0]
}
 800a306:	bf00      	nop
 800a308:	e7fe      	b.n	800a308 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a30a:	4b09      	ldr	r3, [pc, #36]	; (800a330 <prvSwitchTimerLists+0xc0>)
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d1b1      	bne.n	800a278 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a314:	4b06      	ldr	r3, [pc, #24]	; (800a330 <prvSwitchTimerLists+0xc0>)
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a31a:	4b06      	ldr	r3, [pc, #24]	; (800a334 <prvSwitchTimerLists+0xc4>)
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	4a04      	ldr	r2, [pc, #16]	; (800a330 <prvSwitchTimerLists+0xc0>)
 800a320:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a322:	4a04      	ldr	r2, [pc, #16]	; (800a334 <prvSwitchTimerLists+0xc4>)
 800a324:	697b      	ldr	r3, [r7, #20]
 800a326:	6013      	str	r3, [r2, #0]
}
 800a328:	bf00      	nop
 800a32a:	3718      	adds	r7, #24
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bd80      	pop	{r7, pc}
 800a330:	2000110c 	.word	0x2000110c
 800a334:	20001110 	.word	0x20001110

0800a338 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b082      	sub	sp, #8
 800a33c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a33e:	f000 f9b1 	bl	800a6a4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a342:	4b15      	ldr	r3, [pc, #84]	; (800a398 <prvCheckForValidListAndQueue+0x60>)
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d120      	bne.n	800a38c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a34a:	4814      	ldr	r0, [pc, #80]	; (800a39c <prvCheckForValidListAndQueue+0x64>)
 800a34c:	f7fd fadc 	bl	8007908 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a350:	4813      	ldr	r0, [pc, #76]	; (800a3a0 <prvCheckForValidListAndQueue+0x68>)
 800a352:	f7fd fad9 	bl	8007908 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a356:	4b13      	ldr	r3, [pc, #76]	; (800a3a4 <prvCheckForValidListAndQueue+0x6c>)
 800a358:	4a10      	ldr	r2, [pc, #64]	; (800a39c <prvCheckForValidListAndQueue+0x64>)
 800a35a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a35c:	4b12      	ldr	r3, [pc, #72]	; (800a3a8 <prvCheckForValidListAndQueue+0x70>)
 800a35e:	4a10      	ldr	r2, [pc, #64]	; (800a3a0 <prvCheckForValidListAndQueue+0x68>)
 800a360:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a362:	2300      	movs	r3, #0
 800a364:	9300      	str	r3, [sp, #0]
 800a366:	4b11      	ldr	r3, [pc, #68]	; (800a3ac <prvCheckForValidListAndQueue+0x74>)
 800a368:	4a11      	ldr	r2, [pc, #68]	; (800a3b0 <prvCheckForValidListAndQueue+0x78>)
 800a36a:	2110      	movs	r1, #16
 800a36c:	200a      	movs	r0, #10
 800a36e:	f7fd fbe7 	bl	8007b40 <xQueueGenericCreateStatic>
 800a372:	4603      	mov	r3, r0
 800a374:	4a08      	ldr	r2, [pc, #32]	; (800a398 <prvCheckForValidListAndQueue+0x60>)
 800a376:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a378:	4b07      	ldr	r3, [pc, #28]	; (800a398 <prvCheckForValidListAndQueue+0x60>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d005      	beq.n	800a38c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a380:	4b05      	ldr	r3, [pc, #20]	; (800a398 <prvCheckForValidListAndQueue+0x60>)
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	490b      	ldr	r1, [pc, #44]	; (800a3b4 <prvCheckForValidListAndQueue+0x7c>)
 800a386:	4618      	mov	r0, r3
 800a388:	f7fe fb80 	bl	8008a8c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a38c:	f000 f9ba 	bl	800a704 <vPortExitCritical>
}
 800a390:	bf00      	nop
 800a392:	46bd      	mov	sp, r7
 800a394:	bd80      	pop	{r7, pc}
 800a396:	bf00      	nop
 800a398:	20001114 	.word	0x20001114
 800a39c:	200010e4 	.word	0x200010e4
 800a3a0:	200010f8 	.word	0x200010f8
 800a3a4:	2000110c 	.word	0x2000110c
 800a3a8:	20001110 	.word	0x20001110
 800a3ac:	200011c0 	.word	0x200011c0
 800a3b0:	20001120 	.word	0x20001120
 800a3b4:	0800d8a0 	.word	0x0800d8a0

0800a3b8 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b086      	sub	sp, #24
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d10a      	bne.n	800a3e0 <xTimerIsTimerActive+0x28>
	__asm volatile
 800a3ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ce:	f383 8811 	msr	BASEPRI, r3
 800a3d2:	f3bf 8f6f 	isb	sy
 800a3d6:	f3bf 8f4f 	dsb	sy
 800a3da:	60fb      	str	r3, [r7, #12]
}
 800a3dc:	bf00      	nop
 800a3de:	e7fe      	b.n	800a3de <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 800a3e0:	f000 f960 	bl	800a6a4 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 800a3e4:	693b      	ldr	r3, [r7, #16]
 800a3e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a3ea:	f003 0301 	and.w	r3, r3, #1
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d102      	bne.n	800a3f8 <xTimerIsTimerActive+0x40>
		{
			xReturn = pdFALSE;
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	617b      	str	r3, [r7, #20]
 800a3f6:	e001      	b.n	800a3fc <xTimerIsTimerActive+0x44>
		}
		else
		{
			xReturn = pdTRUE;
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800a3fc:	f000 f982 	bl	800a704 <vPortExitCritical>

	return xReturn;
 800a400:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 800a402:	4618      	mov	r0, r3
 800a404:	3718      	adds	r7, #24
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}

0800a40a <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800a40a:	b580      	push	{r7, lr}
 800a40c:	b086      	sub	sp, #24
 800a40e:	af00      	add	r7, sp, #0
 800a410:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d10a      	bne.n	800a432 <pvTimerGetTimerID+0x28>
	__asm volatile
 800a41c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a420:	f383 8811 	msr	BASEPRI, r3
 800a424:	f3bf 8f6f 	isb	sy
 800a428:	f3bf 8f4f 	dsb	sy
 800a42c:	60fb      	str	r3, [r7, #12]
}
 800a42e:	bf00      	nop
 800a430:	e7fe      	b.n	800a430 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800a432:	f000 f937 	bl	800a6a4 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800a436:	697b      	ldr	r3, [r7, #20]
 800a438:	69db      	ldr	r3, [r3, #28]
 800a43a:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800a43c:	f000 f962 	bl	800a704 <vPortExitCritical>

	return pvReturn;
 800a440:	693b      	ldr	r3, [r7, #16]
}
 800a442:	4618      	mov	r0, r3
 800a444:	3718      	adds	r7, #24
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}
	...

0800a44c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a44c:	b480      	push	{r7}
 800a44e:	b085      	sub	sp, #20
 800a450:	af00      	add	r7, sp, #0
 800a452:	60f8      	str	r0, [r7, #12]
 800a454:	60b9      	str	r1, [r7, #8]
 800a456:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	3b04      	subs	r3, #4
 800a45c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a464:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	3b04      	subs	r3, #4
 800a46a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a46c:	68bb      	ldr	r3, [r7, #8]
 800a46e:	f023 0201 	bic.w	r2, r3, #1
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	3b04      	subs	r3, #4
 800a47a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a47c:	4a0c      	ldr	r2, [pc, #48]	; (800a4b0 <pxPortInitialiseStack+0x64>)
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	3b14      	subs	r3, #20
 800a486:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a488:	687a      	ldr	r2, [r7, #4]
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	3b04      	subs	r3, #4
 800a492:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	f06f 0202 	mvn.w	r2, #2
 800a49a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	3b20      	subs	r3, #32
 800a4a0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
}
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	3714      	adds	r7, #20
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ae:	4770      	bx	lr
 800a4b0:	0800a4b5 	.word	0x0800a4b5

0800a4b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a4b4:	b480      	push	{r7}
 800a4b6:	b085      	sub	sp, #20
 800a4b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a4be:	4b12      	ldr	r3, [pc, #72]	; (800a508 <prvTaskExitError+0x54>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4c6:	d00a      	beq.n	800a4de <prvTaskExitError+0x2a>
	__asm volatile
 800a4c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4cc:	f383 8811 	msr	BASEPRI, r3
 800a4d0:	f3bf 8f6f 	isb	sy
 800a4d4:	f3bf 8f4f 	dsb	sy
 800a4d8:	60fb      	str	r3, [r7, #12]
}
 800a4da:	bf00      	nop
 800a4dc:	e7fe      	b.n	800a4dc <prvTaskExitError+0x28>
	__asm volatile
 800a4de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4e2:	f383 8811 	msr	BASEPRI, r3
 800a4e6:	f3bf 8f6f 	isb	sy
 800a4ea:	f3bf 8f4f 	dsb	sy
 800a4ee:	60bb      	str	r3, [r7, #8]
}
 800a4f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a4f2:	bf00      	nop
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d0fc      	beq.n	800a4f4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a4fa:	bf00      	nop
 800a4fc:	bf00      	nop
 800a4fe:	3714      	adds	r7, #20
 800a500:	46bd      	mov	sp, r7
 800a502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a506:	4770      	bx	lr
 800a508:	20000010 	.word	0x20000010
 800a50c:	00000000 	.word	0x00000000

0800a510 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a510:	4b07      	ldr	r3, [pc, #28]	; (800a530 <pxCurrentTCBConst2>)
 800a512:	6819      	ldr	r1, [r3, #0]
 800a514:	6808      	ldr	r0, [r1, #0]
 800a516:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a51a:	f380 8809 	msr	PSP, r0
 800a51e:	f3bf 8f6f 	isb	sy
 800a522:	f04f 0000 	mov.w	r0, #0
 800a526:	f380 8811 	msr	BASEPRI, r0
 800a52a:	4770      	bx	lr
 800a52c:	f3af 8000 	nop.w

0800a530 <pxCurrentTCBConst2>:
 800a530:	20000be4 	.word	0x20000be4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a534:	bf00      	nop
 800a536:	bf00      	nop

0800a538 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a538:	4808      	ldr	r0, [pc, #32]	; (800a55c <prvPortStartFirstTask+0x24>)
 800a53a:	6800      	ldr	r0, [r0, #0]
 800a53c:	6800      	ldr	r0, [r0, #0]
 800a53e:	f380 8808 	msr	MSP, r0
 800a542:	f04f 0000 	mov.w	r0, #0
 800a546:	f380 8814 	msr	CONTROL, r0
 800a54a:	b662      	cpsie	i
 800a54c:	b661      	cpsie	f
 800a54e:	f3bf 8f4f 	dsb	sy
 800a552:	f3bf 8f6f 	isb	sy
 800a556:	df00      	svc	0
 800a558:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a55a:	bf00      	nop
 800a55c:	e000ed08 	.word	0xe000ed08

0800a560 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a560:	b580      	push	{r7, lr}
 800a562:	b086      	sub	sp, #24
 800a564:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a566:	4b46      	ldr	r3, [pc, #280]	; (800a680 <xPortStartScheduler+0x120>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	4a46      	ldr	r2, [pc, #280]	; (800a684 <xPortStartScheduler+0x124>)
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d10a      	bne.n	800a586 <xPortStartScheduler+0x26>
	__asm volatile
 800a570:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a574:	f383 8811 	msr	BASEPRI, r3
 800a578:	f3bf 8f6f 	isb	sy
 800a57c:	f3bf 8f4f 	dsb	sy
 800a580:	613b      	str	r3, [r7, #16]
}
 800a582:	bf00      	nop
 800a584:	e7fe      	b.n	800a584 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a586:	4b3e      	ldr	r3, [pc, #248]	; (800a680 <xPortStartScheduler+0x120>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	4a3f      	ldr	r2, [pc, #252]	; (800a688 <xPortStartScheduler+0x128>)
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d10a      	bne.n	800a5a6 <xPortStartScheduler+0x46>
	__asm volatile
 800a590:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a594:	f383 8811 	msr	BASEPRI, r3
 800a598:	f3bf 8f6f 	isb	sy
 800a59c:	f3bf 8f4f 	dsb	sy
 800a5a0:	60fb      	str	r3, [r7, #12]
}
 800a5a2:	bf00      	nop
 800a5a4:	e7fe      	b.n	800a5a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a5a6:	4b39      	ldr	r3, [pc, #228]	; (800a68c <xPortStartScheduler+0x12c>)
 800a5a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	781b      	ldrb	r3, [r3, #0]
 800a5ae:	b2db      	uxtb	r3, r3
 800a5b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a5b2:	697b      	ldr	r3, [r7, #20]
 800a5b4:	22ff      	movs	r2, #255	; 0xff
 800a5b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a5b8:	697b      	ldr	r3, [r7, #20]
 800a5ba:	781b      	ldrb	r3, [r3, #0]
 800a5bc:	b2db      	uxtb	r3, r3
 800a5be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a5c0:	78fb      	ldrb	r3, [r7, #3]
 800a5c2:	b2db      	uxtb	r3, r3
 800a5c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a5c8:	b2da      	uxtb	r2, r3
 800a5ca:	4b31      	ldr	r3, [pc, #196]	; (800a690 <xPortStartScheduler+0x130>)
 800a5cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a5ce:	4b31      	ldr	r3, [pc, #196]	; (800a694 <xPortStartScheduler+0x134>)
 800a5d0:	2207      	movs	r2, #7
 800a5d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a5d4:	e009      	b.n	800a5ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a5d6:	4b2f      	ldr	r3, [pc, #188]	; (800a694 <xPortStartScheduler+0x134>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	3b01      	subs	r3, #1
 800a5dc:	4a2d      	ldr	r2, [pc, #180]	; (800a694 <xPortStartScheduler+0x134>)
 800a5de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a5e0:	78fb      	ldrb	r3, [r7, #3]
 800a5e2:	b2db      	uxtb	r3, r3
 800a5e4:	005b      	lsls	r3, r3, #1
 800a5e6:	b2db      	uxtb	r3, r3
 800a5e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a5ea:	78fb      	ldrb	r3, [r7, #3]
 800a5ec:	b2db      	uxtb	r3, r3
 800a5ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5f2:	2b80      	cmp	r3, #128	; 0x80
 800a5f4:	d0ef      	beq.n	800a5d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a5f6:	4b27      	ldr	r3, [pc, #156]	; (800a694 <xPortStartScheduler+0x134>)
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	f1c3 0307 	rsb	r3, r3, #7
 800a5fe:	2b04      	cmp	r3, #4
 800a600:	d00a      	beq.n	800a618 <xPortStartScheduler+0xb8>
	__asm volatile
 800a602:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a606:	f383 8811 	msr	BASEPRI, r3
 800a60a:	f3bf 8f6f 	isb	sy
 800a60e:	f3bf 8f4f 	dsb	sy
 800a612:	60bb      	str	r3, [r7, #8]
}
 800a614:	bf00      	nop
 800a616:	e7fe      	b.n	800a616 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a618:	4b1e      	ldr	r3, [pc, #120]	; (800a694 <xPortStartScheduler+0x134>)
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	021b      	lsls	r3, r3, #8
 800a61e:	4a1d      	ldr	r2, [pc, #116]	; (800a694 <xPortStartScheduler+0x134>)
 800a620:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a622:	4b1c      	ldr	r3, [pc, #112]	; (800a694 <xPortStartScheduler+0x134>)
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a62a:	4a1a      	ldr	r2, [pc, #104]	; (800a694 <xPortStartScheduler+0x134>)
 800a62c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	b2da      	uxtb	r2, r3
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a636:	4b18      	ldr	r3, [pc, #96]	; (800a698 <xPortStartScheduler+0x138>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	4a17      	ldr	r2, [pc, #92]	; (800a698 <xPortStartScheduler+0x138>)
 800a63c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a640:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a642:	4b15      	ldr	r3, [pc, #84]	; (800a698 <xPortStartScheduler+0x138>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4a14      	ldr	r2, [pc, #80]	; (800a698 <xPortStartScheduler+0x138>)
 800a648:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a64c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a64e:	f000 f8dd 	bl	800a80c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a652:	4b12      	ldr	r3, [pc, #72]	; (800a69c <xPortStartScheduler+0x13c>)
 800a654:	2200      	movs	r2, #0
 800a656:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a658:	f000 f8fc 	bl	800a854 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a65c:	4b10      	ldr	r3, [pc, #64]	; (800a6a0 <xPortStartScheduler+0x140>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4a0f      	ldr	r2, [pc, #60]	; (800a6a0 <xPortStartScheduler+0x140>)
 800a662:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a666:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a668:	f7ff ff66 	bl	800a538 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a66c:	f7fe fe68 	bl	8009340 <vTaskSwitchContext>
	prvTaskExitError();
 800a670:	f7ff ff20 	bl	800a4b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a674:	2300      	movs	r3, #0
}
 800a676:	4618      	mov	r0, r3
 800a678:	3718      	adds	r7, #24
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}
 800a67e:	bf00      	nop
 800a680:	e000ed00 	.word	0xe000ed00
 800a684:	410fc271 	.word	0x410fc271
 800a688:	410fc270 	.word	0x410fc270
 800a68c:	e000e400 	.word	0xe000e400
 800a690:	20001210 	.word	0x20001210
 800a694:	20001214 	.word	0x20001214
 800a698:	e000ed20 	.word	0xe000ed20
 800a69c:	20000010 	.word	0x20000010
 800a6a0:	e000ef34 	.word	0xe000ef34

0800a6a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a6a4:	b480      	push	{r7}
 800a6a6:	b083      	sub	sp, #12
 800a6a8:	af00      	add	r7, sp, #0
	__asm volatile
 800a6aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ae:	f383 8811 	msr	BASEPRI, r3
 800a6b2:	f3bf 8f6f 	isb	sy
 800a6b6:	f3bf 8f4f 	dsb	sy
 800a6ba:	607b      	str	r3, [r7, #4]
}
 800a6bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a6be:	4b0f      	ldr	r3, [pc, #60]	; (800a6fc <vPortEnterCritical+0x58>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	3301      	adds	r3, #1
 800a6c4:	4a0d      	ldr	r2, [pc, #52]	; (800a6fc <vPortEnterCritical+0x58>)
 800a6c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a6c8:	4b0c      	ldr	r3, [pc, #48]	; (800a6fc <vPortEnterCritical+0x58>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	2b01      	cmp	r3, #1
 800a6ce:	d10f      	bne.n	800a6f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a6d0:	4b0b      	ldr	r3, [pc, #44]	; (800a700 <vPortEnterCritical+0x5c>)
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	b2db      	uxtb	r3, r3
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d00a      	beq.n	800a6f0 <vPortEnterCritical+0x4c>
	__asm volatile
 800a6da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6de:	f383 8811 	msr	BASEPRI, r3
 800a6e2:	f3bf 8f6f 	isb	sy
 800a6e6:	f3bf 8f4f 	dsb	sy
 800a6ea:	603b      	str	r3, [r7, #0]
}
 800a6ec:	bf00      	nop
 800a6ee:	e7fe      	b.n	800a6ee <vPortEnterCritical+0x4a>
	}
}
 800a6f0:	bf00      	nop
 800a6f2:	370c      	adds	r7, #12
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fa:	4770      	bx	lr
 800a6fc:	20000010 	.word	0x20000010
 800a700:	e000ed04 	.word	0xe000ed04

0800a704 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a704:	b480      	push	{r7}
 800a706:	b083      	sub	sp, #12
 800a708:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a70a:	4b12      	ldr	r3, [pc, #72]	; (800a754 <vPortExitCritical+0x50>)
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d10a      	bne.n	800a728 <vPortExitCritical+0x24>
	__asm volatile
 800a712:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a716:	f383 8811 	msr	BASEPRI, r3
 800a71a:	f3bf 8f6f 	isb	sy
 800a71e:	f3bf 8f4f 	dsb	sy
 800a722:	607b      	str	r3, [r7, #4]
}
 800a724:	bf00      	nop
 800a726:	e7fe      	b.n	800a726 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a728:	4b0a      	ldr	r3, [pc, #40]	; (800a754 <vPortExitCritical+0x50>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	3b01      	subs	r3, #1
 800a72e:	4a09      	ldr	r2, [pc, #36]	; (800a754 <vPortExitCritical+0x50>)
 800a730:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a732:	4b08      	ldr	r3, [pc, #32]	; (800a754 <vPortExitCritical+0x50>)
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d105      	bne.n	800a746 <vPortExitCritical+0x42>
 800a73a:	2300      	movs	r3, #0
 800a73c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	f383 8811 	msr	BASEPRI, r3
}
 800a744:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a746:	bf00      	nop
 800a748:	370c      	adds	r7, #12
 800a74a:	46bd      	mov	sp, r7
 800a74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a750:	4770      	bx	lr
 800a752:	bf00      	nop
 800a754:	20000010 	.word	0x20000010
	...

0800a760 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a760:	f3ef 8009 	mrs	r0, PSP
 800a764:	f3bf 8f6f 	isb	sy
 800a768:	4b15      	ldr	r3, [pc, #84]	; (800a7c0 <pxCurrentTCBConst>)
 800a76a:	681a      	ldr	r2, [r3, #0]
 800a76c:	f01e 0f10 	tst.w	lr, #16
 800a770:	bf08      	it	eq
 800a772:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a776:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a77a:	6010      	str	r0, [r2, #0]
 800a77c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a780:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a784:	f380 8811 	msr	BASEPRI, r0
 800a788:	f3bf 8f4f 	dsb	sy
 800a78c:	f3bf 8f6f 	isb	sy
 800a790:	f7fe fdd6 	bl	8009340 <vTaskSwitchContext>
 800a794:	f04f 0000 	mov.w	r0, #0
 800a798:	f380 8811 	msr	BASEPRI, r0
 800a79c:	bc09      	pop	{r0, r3}
 800a79e:	6819      	ldr	r1, [r3, #0]
 800a7a0:	6808      	ldr	r0, [r1, #0]
 800a7a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7a6:	f01e 0f10 	tst.w	lr, #16
 800a7aa:	bf08      	it	eq
 800a7ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a7b0:	f380 8809 	msr	PSP, r0
 800a7b4:	f3bf 8f6f 	isb	sy
 800a7b8:	4770      	bx	lr
 800a7ba:	bf00      	nop
 800a7bc:	f3af 8000 	nop.w

0800a7c0 <pxCurrentTCBConst>:
 800a7c0:	20000be4 	.word	0x20000be4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a7c4:	bf00      	nop
 800a7c6:	bf00      	nop

0800a7c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b082      	sub	sp, #8
 800a7cc:	af00      	add	r7, sp, #0
	__asm volatile
 800a7ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7d2:	f383 8811 	msr	BASEPRI, r3
 800a7d6:	f3bf 8f6f 	isb	sy
 800a7da:	f3bf 8f4f 	dsb	sy
 800a7de:	607b      	str	r3, [r7, #4]
}
 800a7e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a7e2:	f7fe fcf3 	bl	80091cc <xTaskIncrementTick>
 800a7e6:	4603      	mov	r3, r0
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d003      	beq.n	800a7f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a7ec:	4b06      	ldr	r3, [pc, #24]	; (800a808 <xPortSysTickHandler+0x40>)
 800a7ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7f2:	601a      	str	r2, [r3, #0]
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	f383 8811 	msr	BASEPRI, r3
}
 800a7fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a800:	bf00      	nop
 800a802:	3708      	adds	r7, #8
 800a804:	46bd      	mov	sp, r7
 800a806:	bd80      	pop	{r7, pc}
 800a808:	e000ed04 	.word	0xe000ed04

0800a80c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a80c:	b480      	push	{r7}
 800a80e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a810:	4b0b      	ldr	r3, [pc, #44]	; (800a840 <vPortSetupTimerInterrupt+0x34>)
 800a812:	2200      	movs	r2, #0
 800a814:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a816:	4b0b      	ldr	r3, [pc, #44]	; (800a844 <vPortSetupTimerInterrupt+0x38>)
 800a818:	2200      	movs	r2, #0
 800a81a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a81c:	4b0a      	ldr	r3, [pc, #40]	; (800a848 <vPortSetupTimerInterrupt+0x3c>)
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	4a0a      	ldr	r2, [pc, #40]	; (800a84c <vPortSetupTimerInterrupt+0x40>)
 800a822:	fba2 2303 	umull	r2, r3, r2, r3
 800a826:	099b      	lsrs	r3, r3, #6
 800a828:	4a09      	ldr	r2, [pc, #36]	; (800a850 <vPortSetupTimerInterrupt+0x44>)
 800a82a:	3b01      	subs	r3, #1
 800a82c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a82e:	4b04      	ldr	r3, [pc, #16]	; (800a840 <vPortSetupTimerInterrupt+0x34>)
 800a830:	2207      	movs	r2, #7
 800a832:	601a      	str	r2, [r3, #0]
}
 800a834:	bf00      	nop
 800a836:	46bd      	mov	sp, r7
 800a838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83c:	4770      	bx	lr
 800a83e:	bf00      	nop
 800a840:	e000e010 	.word	0xe000e010
 800a844:	e000e018 	.word	0xe000e018
 800a848:	20000004 	.word	0x20000004
 800a84c:	10624dd3 	.word	0x10624dd3
 800a850:	e000e014 	.word	0xe000e014

0800a854 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a854:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a864 <vPortEnableVFP+0x10>
 800a858:	6801      	ldr	r1, [r0, #0]
 800a85a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a85e:	6001      	str	r1, [r0, #0]
 800a860:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a862:	bf00      	nop
 800a864:	e000ed88 	.word	0xe000ed88

0800a868 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a868:	b480      	push	{r7}
 800a86a:	b085      	sub	sp, #20
 800a86c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a86e:	f3ef 8305 	mrs	r3, IPSR
 800a872:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	2b0f      	cmp	r3, #15
 800a878:	d914      	bls.n	800a8a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a87a:	4a17      	ldr	r2, [pc, #92]	; (800a8d8 <vPortValidateInterruptPriority+0x70>)
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	4413      	add	r3, r2
 800a880:	781b      	ldrb	r3, [r3, #0]
 800a882:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a884:	4b15      	ldr	r3, [pc, #84]	; (800a8dc <vPortValidateInterruptPriority+0x74>)
 800a886:	781b      	ldrb	r3, [r3, #0]
 800a888:	7afa      	ldrb	r2, [r7, #11]
 800a88a:	429a      	cmp	r2, r3
 800a88c:	d20a      	bcs.n	800a8a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a88e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a892:	f383 8811 	msr	BASEPRI, r3
 800a896:	f3bf 8f6f 	isb	sy
 800a89a:	f3bf 8f4f 	dsb	sy
 800a89e:	607b      	str	r3, [r7, #4]
}
 800a8a0:	bf00      	nop
 800a8a2:	e7fe      	b.n	800a8a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a8a4:	4b0e      	ldr	r3, [pc, #56]	; (800a8e0 <vPortValidateInterruptPriority+0x78>)
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a8ac:	4b0d      	ldr	r3, [pc, #52]	; (800a8e4 <vPortValidateInterruptPriority+0x7c>)
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	429a      	cmp	r2, r3
 800a8b2:	d90a      	bls.n	800a8ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a8b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8b8:	f383 8811 	msr	BASEPRI, r3
 800a8bc:	f3bf 8f6f 	isb	sy
 800a8c0:	f3bf 8f4f 	dsb	sy
 800a8c4:	603b      	str	r3, [r7, #0]
}
 800a8c6:	bf00      	nop
 800a8c8:	e7fe      	b.n	800a8c8 <vPortValidateInterruptPriority+0x60>
	}
 800a8ca:	bf00      	nop
 800a8cc:	3714      	adds	r7, #20
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d4:	4770      	bx	lr
 800a8d6:	bf00      	nop
 800a8d8:	e000e3f0 	.word	0xe000e3f0
 800a8dc:	20001210 	.word	0x20001210
 800a8e0:	e000ed0c 	.word	0xe000ed0c
 800a8e4:	20001214 	.word	0x20001214

0800a8e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b08a      	sub	sp, #40	; 0x28
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a8f4:	f7fe fbae 	bl	8009054 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a8f8:	4b5b      	ldr	r3, [pc, #364]	; (800aa68 <pvPortMalloc+0x180>)
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d101      	bne.n	800a904 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a900:	f000 f920 	bl	800ab44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a904:	4b59      	ldr	r3, [pc, #356]	; (800aa6c <pvPortMalloc+0x184>)
 800a906:	681a      	ldr	r2, [r3, #0]
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	4013      	ands	r3, r2
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	f040 8093 	bne.w	800aa38 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d01d      	beq.n	800a954 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a918:	2208      	movs	r2, #8
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	4413      	add	r3, r2
 800a91e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f003 0307 	and.w	r3, r3, #7
 800a926:	2b00      	cmp	r3, #0
 800a928:	d014      	beq.n	800a954 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	f023 0307 	bic.w	r3, r3, #7
 800a930:	3308      	adds	r3, #8
 800a932:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	f003 0307 	and.w	r3, r3, #7
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d00a      	beq.n	800a954 <pvPortMalloc+0x6c>
	__asm volatile
 800a93e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a942:	f383 8811 	msr	BASEPRI, r3
 800a946:	f3bf 8f6f 	isb	sy
 800a94a:	f3bf 8f4f 	dsb	sy
 800a94e:	617b      	str	r3, [r7, #20]
}
 800a950:	bf00      	nop
 800a952:	e7fe      	b.n	800a952 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d06e      	beq.n	800aa38 <pvPortMalloc+0x150>
 800a95a:	4b45      	ldr	r3, [pc, #276]	; (800aa70 <pvPortMalloc+0x188>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	687a      	ldr	r2, [r7, #4]
 800a960:	429a      	cmp	r2, r3
 800a962:	d869      	bhi.n	800aa38 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a964:	4b43      	ldr	r3, [pc, #268]	; (800aa74 <pvPortMalloc+0x18c>)
 800a966:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a968:	4b42      	ldr	r3, [pc, #264]	; (800aa74 <pvPortMalloc+0x18c>)
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a96e:	e004      	b.n	800a97a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a972:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a97a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a97c:	685b      	ldr	r3, [r3, #4]
 800a97e:	687a      	ldr	r2, [r7, #4]
 800a980:	429a      	cmp	r2, r3
 800a982:	d903      	bls.n	800a98c <pvPortMalloc+0xa4>
 800a984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d1f1      	bne.n	800a970 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a98c:	4b36      	ldr	r3, [pc, #216]	; (800aa68 <pvPortMalloc+0x180>)
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a992:	429a      	cmp	r2, r3
 800a994:	d050      	beq.n	800aa38 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a996:	6a3b      	ldr	r3, [r7, #32]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	2208      	movs	r2, #8
 800a99c:	4413      	add	r3, r2
 800a99e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a9a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9a2:	681a      	ldr	r2, [r3, #0]
 800a9a4:	6a3b      	ldr	r3, [r7, #32]
 800a9a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a9a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9aa:	685a      	ldr	r2, [r3, #4]
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	1ad2      	subs	r2, r2, r3
 800a9b0:	2308      	movs	r3, #8
 800a9b2:	005b      	lsls	r3, r3, #1
 800a9b4:	429a      	cmp	r2, r3
 800a9b6:	d91f      	bls.n	800a9f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a9b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	4413      	add	r3, r2
 800a9be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a9c0:	69bb      	ldr	r3, [r7, #24]
 800a9c2:	f003 0307 	and.w	r3, r3, #7
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d00a      	beq.n	800a9e0 <pvPortMalloc+0xf8>
	__asm volatile
 800a9ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9ce:	f383 8811 	msr	BASEPRI, r3
 800a9d2:	f3bf 8f6f 	isb	sy
 800a9d6:	f3bf 8f4f 	dsb	sy
 800a9da:	613b      	str	r3, [r7, #16]
}
 800a9dc:	bf00      	nop
 800a9de:	e7fe      	b.n	800a9de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a9e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9e2:	685a      	ldr	r2, [r3, #4]
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	1ad2      	subs	r2, r2, r3
 800a9e8:	69bb      	ldr	r3, [r7, #24]
 800a9ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a9ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ee:	687a      	ldr	r2, [r7, #4]
 800a9f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a9f2:	69b8      	ldr	r0, [r7, #24]
 800a9f4:	f000 f908 	bl	800ac08 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a9f8:	4b1d      	ldr	r3, [pc, #116]	; (800aa70 <pvPortMalloc+0x188>)
 800a9fa:	681a      	ldr	r2, [r3, #0]
 800a9fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9fe:	685b      	ldr	r3, [r3, #4]
 800aa00:	1ad3      	subs	r3, r2, r3
 800aa02:	4a1b      	ldr	r2, [pc, #108]	; (800aa70 <pvPortMalloc+0x188>)
 800aa04:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800aa06:	4b1a      	ldr	r3, [pc, #104]	; (800aa70 <pvPortMalloc+0x188>)
 800aa08:	681a      	ldr	r2, [r3, #0]
 800aa0a:	4b1b      	ldr	r3, [pc, #108]	; (800aa78 <pvPortMalloc+0x190>)
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	429a      	cmp	r2, r3
 800aa10:	d203      	bcs.n	800aa1a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800aa12:	4b17      	ldr	r3, [pc, #92]	; (800aa70 <pvPortMalloc+0x188>)
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	4a18      	ldr	r2, [pc, #96]	; (800aa78 <pvPortMalloc+0x190>)
 800aa18:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800aa1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa1c:	685a      	ldr	r2, [r3, #4]
 800aa1e:	4b13      	ldr	r3, [pc, #76]	; (800aa6c <pvPortMalloc+0x184>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	431a      	orrs	r2, r3
 800aa24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa26:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800aa28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800aa2e:	4b13      	ldr	r3, [pc, #76]	; (800aa7c <pvPortMalloc+0x194>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	3301      	adds	r3, #1
 800aa34:	4a11      	ldr	r2, [pc, #68]	; (800aa7c <pvPortMalloc+0x194>)
 800aa36:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aa38:	f7fe fb1a 	bl	8009070 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aa3c:	69fb      	ldr	r3, [r7, #28]
 800aa3e:	f003 0307 	and.w	r3, r3, #7
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d00a      	beq.n	800aa5c <pvPortMalloc+0x174>
	__asm volatile
 800aa46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa4a:	f383 8811 	msr	BASEPRI, r3
 800aa4e:	f3bf 8f6f 	isb	sy
 800aa52:	f3bf 8f4f 	dsb	sy
 800aa56:	60fb      	str	r3, [r7, #12]
}
 800aa58:	bf00      	nop
 800aa5a:	e7fe      	b.n	800aa5a <pvPortMalloc+0x172>
	return pvReturn;
 800aa5c:	69fb      	ldr	r3, [r7, #28]
}
 800aa5e:	4618      	mov	r0, r3
 800aa60:	3728      	adds	r7, #40	; 0x28
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}
 800aa66:	bf00      	nop
 800aa68:	20006040 	.word	0x20006040
 800aa6c:	20006054 	.word	0x20006054
 800aa70:	20006044 	.word	0x20006044
 800aa74:	20006038 	.word	0x20006038
 800aa78:	20006048 	.word	0x20006048
 800aa7c:	2000604c 	.word	0x2000604c

0800aa80 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b086      	sub	sp, #24
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d04d      	beq.n	800ab2e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800aa92:	2308      	movs	r3, #8
 800aa94:	425b      	negs	r3, r3
 800aa96:	697a      	ldr	r2, [r7, #20]
 800aa98:	4413      	add	r3, r2
 800aa9a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800aa9c:	697b      	ldr	r3, [r7, #20]
 800aa9e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800aaa0:	693b      	ldr	r3, [r7, #16]
 800aaa2:	685a      	ldr	r2, [r3, #4]
 800aaa4:	4b24      	ldr	r3, [pc, #144]	; (800ab38 <vPortFree+0xb8>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	4013      	ands	r3, r2
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d10a      	bne.n	800aac4 <vPortFree+0x44>
	__asm volatile
 800aaae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab2:	f383 8811 	msr	BASEPRI, r3
 800aab6:	f3bf 8f6f 	isb	sy
 800aaba:	f3bf 8f4f 	dsb	sy
 800aabe:	60fb      	str	r3, [r7, #12]
}
 800aac0:	bf00      	nop
 800aac2:	e7fe      	b.n	800aac2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800aac4:	693b      	ldr	r3, [r7, #16]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d00a      	beq.n	800aae2 <vPortFree+0x62>
	__asm volatile
 800aacc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aad0:	f383 8811 	msr	BASEPRI, r3
 800aad4:	f3bf 8f6f 	isb	sy
 800aad8:	f3bf 8f4f 	dsb	sy
 800aadc:	60bb      	str	r3, [r7, #8]
}
 800aade:	bf00      	nop
 800aae0:	e7fe      	b.n	800aae0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800aae2:	693b      	ldr	r3, [r7, #16]
 800aae4:	685a      	ldr	r2, [r3, #4]
 800aae6:	4b14      	ldr	r3, [pc, #80]	; (800ab38 <vPortFree+0xb8>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	4013      	ands	r3, r2
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d01e      	beq.n	800ab2e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800aaf0:	693b      	ldr	r3, [r7, #16]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d11a      	bne.n	800ab2e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	685a      	ldr	r2, [r3, #4]
 800aafc:	4b0e      	ldr	r3, [pc, #56]	; (800ab38 <vPortFree+0xb8>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	43db      	mvns	r3, r3
 800ab02:	401a      	ands	r2, r3
 800ab04:	693b      	ldr	r3, [r7, #16]
 800ab06:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ab08:	f7fe faa4 	bl	8009054 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ab0c:	693b      	ldr	r3, [r7, #16]
 800ab0e:	685a      	ldr	r2, [r3, #4]
 800ab10:	4b0a      	ldr	r3, [pc, #40]	; (800ab3c <vPortFree+0xbc>)
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	4413      	add	r3, r2
 800ab16:	4a09      	ldr	r2, [pc, #36]	; (800ab3c <vPortFree+0xbc>)
 800ab18:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ab1a:	6938      	ldr	r0, [r7, #16]
 800ab1c:	f000 f874 	bl	800ac08 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ab20:	4b07      	ldr	r3, [pc, #28]	; (800ab40 <vPortFree+0xc0>)
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	3301      	adds	r3, #1
 800ab26:	4a06      	ldr	r2, [pc, #24]	; (800ab40 <vPortFree+0xc0>)
 800ab28:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ab2a:	f7fe faa1 	bl	8009070 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ab2e:	bf00      	nop
 800ab30:	3718      	adds	r7, #24
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}
 800ab36:	bf00      	nop
 800ab38:	20006054 	.word	0x20006054
 800ab3c:	20006044 	.word	0x20006044
 800ab40:	20006050 	.word	0x20006050

0800ab44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ab44:	b480      	push	{r7}
 800ab46:	b085      	sub	sp, #20
 800ab48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ab4a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800ab4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ab50:	4b27      	ldr	r3, [pc, #156]	; (800abf0 <prvHeapInit+0xac>)
 800ab52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	f003 0307 	and.w	r3, r3, #7
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d00c      	beq.n	800ab78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	3307      	adds	r3, #7
 800ab62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	f023 0307 	bic.w	r3, r3, #7
 800ab6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ab6c:	68ba      	ldr	r2, [r7, #8]
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	1ad3      	subs	r3, r2, r3
 800ab72:	4a1f      	ldr	r2, [pc, #124]	; (800abf0 <prvHeapInit+0xac>)
 800ab74:	4413      	add	r3, r2
 800ab76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ab7c:	4a1d      	ldr	r2, [pc, #116]	; (800abf4 <prvHeapInit+0xb0>)
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ab82:	4b1c      	ldr	r3, [pc, #112]	; (800abf4 <prvHeapInit+0xb0>)
 800ab84:	2200      	movs	r2, #0
 800ab86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	68ba      	ldr	r2, [r7, #8]
 800ab8c:	4413      	add	r3, r2
 800ab8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ab90:	2208      	movs	r2, #8
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	1a9b      	subs	r3, r3, r2
 800ab96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	f023 0307 	bic.w	r3, r3, #7
 800ab9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	4a15      	ldr	r2, [pc, #84]	; (800abf8 <prvHeapInit+0xb4>)
 800aba4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aba6:	4b14      	ldr	r3, [pc, #80]	; (800abf8 <prvHeapInit+0xb4>)
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	2200      	movs	r2, #0
 800abac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800abae:	4b12      	ldr	r3, [pc, #72]	; (800abf8 <prvHeapInit+0xb4>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	2200      	movs	r2, #0
 800abb4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	68fa      	ldr	r2, [r7, #12]
 800abbe:	1ad2      	subs	r2, r2, r3
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800abc4:	4b0c      	ldr	r3, [pc, #48]	; (800abf8 <prvHeapInit+0xb4>)
 800abc6:	681a      	ldr	r2, [r3, #0]
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800abcc:	683b      	ldr	r3, [r7, #0]
 800abce:	685b      	ldr	r3, [r3, #4]
 800abd0:	4a0a      	ldr	r2, [pc, #40]	; (800abfc <prvHeapInit+0xb8>)
 800abd2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	685b      	ldr	r3, [r3, #4]
 800abd8:	4a09      	ldr	r2, [pc, #36]	; (800ac00 <prvHeapInit+0xbc>)
 800abda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800abdc:	4b09      	ldr	r3, [pc, #36]	; (800ac04 <prvHeapInit+0xc0>)
 800abde:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800abe2:	601a      	str	r2, [r3, #0]
}
 800abe4:	bf00      	nop
 800abe6:	3714      	adds	r7, #20
 800abe8:	46bd      	mov	sp, r7
 800abea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abee:	4770      	bx	lr
 800abf0:	20001218 	.word	0x20001218
 800abf4:	20006038 	.word	0x20006038
 800abf8:	20006040 	.word	0x20006040
 800abfc:	20006048 	.word	0x20006048
 800ac00:	20006044 	.word	0x20006044
 800ac04:	20006054 	.word	0x20006054

0800ac08 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ac08:	b480      	push	{r7}
 800ac0a:	b085      	sub	sp, #20
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ac10:	4b28      	ldr	r3, [pc, #160]	; (800acb4 <prvInsertBlockIntoFreeList+0xac>)
 800ac12:	60fb      	str	r3, [r7, #12]
 800ac14:	e002      	b.n	800ac1c <prvInsertBlockIntoFreeList+0x14>
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	60fb      	str	r3, [r7, #12]
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	687a      	ldr	r2, [r7, #4]
 800ac22:	429a      	cmp	r2, r3
 800ac24:	d8f7      	bhi.n	800ac16 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	685b      	ldr	r3, [r3, #4]
 800ac2e:	68ba      	ldr	r2, [r7, #8]
 800ac30:	4413      	add	r3, r2
 800ac32:	687a      	ldr	r2, [r7, #4]
 800ac34:	429a      	cmp	r2, r3
 800ac36:	d108      	bne.n	800ac4a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	685a      	ldr	r2, [r3, #4]
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	685b      	ldr	r3, [r3, #4]
 800ac40:	441a      	add	r2, r3
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	685b      	ldr	r3, [r3, #4]
 800ac52:	68ba      	ldr	r2, [r7, #8]
 800ac54:	441a      	add	r2, r3
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	429a      	cmp	r2, r3
 800ac5c:	d118      	bne.n	800ac90 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	681a      	ldr	r2, [r3, #0]
 800ac62:	4b15      	ldr	r3, [pc, #84]	; (800acb8 <prvInsertBlockIntoFreeList+0xb0>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	429a      	cmp	r2, r3
 800ac68:	d00d      	beq.n	800ac86 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	685a      	ldr	r2, [r3, #4]
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	685b      	ldr	r3, [r3, #4]
 800ac74:	441a      	add	r2, r3
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	681a      	ldr	r2, [r3, #0]
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	601a      	str	r2, [r3, #0]
 800ac84:	e008      	b.n	800ac98 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ac86:	4b0c      	ldr	r3, [pc, #48]	; (800acb8 <prvInsertBlockIntoFreeList+0xb0>)
 800ac88:	681a      	ldr	r2, [r3, #0]
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	601a      	str	r2, [r3, #0]
 800ac8e:	e003      	b.n	800ac98 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	681a      	ldr	r2, [r3, #0]
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ac98:	68fa      	ldr	r2, [r7, #12]
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	429a      	cmp	r2, r3
 800ac9e:	d002      	beq.n	800aca6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	687a      	ldr	r2, [r7, #4]
 800aca4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aca6:	bf00      	nop
 800aca8:	3714      	adds	r7, #20
 800acaa:	46bd      	mov	sp, r7
 800acac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb0:	4770      	bx	lr
 800acb2:	bf00      	nop
 800acb4:	20006038 	.word	0x20006038
 800acb8:	20006040 	.word	0x20006040

0800acbc <__cvt>:
 800acbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800acc0:	ec55 4b10 	vmov	r4, r5, d0
 800acc4:	2d00      	cmp	r5, #0
 800acc6:	460e      	mov	r6, r1
 800acc8:	4619      	mov	r1, r3
 800acca:	462b      	mov	r3, r5
 800accc:	bfbb      	ittet	lt
 800acce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800acd2:	461d      	movlt	r5, r3
 800acd4:	2300      	movge	r3, #0
 800acd6:	232d      	movlt	r3, #45	; 0x2d
 800acd8:	700b      	strb	r3, [r1, #0]
 800acda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800acdc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ace0:	4691      	mov	r9, r2
 800ace2:	f023 0820 	bic.w	r8, r3, #32
 800ace6:	bfbc      	itt	lt
 800ace8:	4622      	movlt	r2, r4
 800acea:	4614      	movlt	r4, r2
 800acec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800acf0:	d005      	beq.n	800acfe <__cvt+0x42>
 800acf2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800acf6:	d100      	bne.n	800acfa <__cvt+0x3e>
 800acf8:	3601      	adds	r6, #1
 800acfa:	2102      	movs	r1, #2
 800acfc:	e000      	b.n	800ad00 <__cvt+0x44>
 800acfe:	2103      	movs	r1, #3
 800ad00:	ab03      	add	r3, sp, #12
 800ad02:	9301      	str	r3, [sp, #4]
 800ad04:	ab02      	add	r3, sp, #8
 800ad06:	9300      	str	r3, [sp, #0]
 800ad08:	ec45 4b10 	vmov	d0, r4, r5
 800ad0c:	4653      	mov	r3, sl
 800ad0e:	4632      	mov	r2, r6
 800ad10:	f000 fed2 	bl	800bab8 <_dtoa_r>
 800ad14:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ad18:	4607      	mov	r7, r0
 800ad1a:	d102      	bne.n	800ad22 <__cvt+0x66>
 800ad1c:	f019 0f01 	tst.w	r9, #1
 800ad20:	d022      	beq.n	800ad68 <__cvt+0xac>
 800ad22:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ad26:	eb07 0906 	add.w	r9, r7, r6
 800ad2a:	d110      	bne.n	800ad4e <__cvt+0x92>
 800ad2c:	783b      	ldrb	r3, [r7, #0]
 800ad2e:	2b30      	cmp	r3, #48	; 0x30
 800ad30:	d10a      	bne.n	800ad48 <__cvt+0x8c>
 800ad32:	2200      	movs	r2, #0
 800ad34:	2300      	movs	r3, #0
 800ad36:	4620      	mov	r0, r4
 800ad38:	4629      	mov	r1, r5
 800ad3a:	f7f5 fed5 	bl	8000ae8 <__aeabi_dcmpeq>
 800ad3e:	b918      	cbnz	r0, 800ad48 <__cvt+0x8c>
 800ad40:	f1c6 0601 	rsb	r6, r6, #1
 800ad44:	f8ca 6000 	str.w	r6, [sl]
 800ad48:	f8da 3000 	ldr.w	r3, [sl]
 800ad4c:	4499      	add	r9, r3
 800ad4e:	2200      	movs	r2, #0
 800ad50:	2300      	movs	r3, #0
 800ad52:	4620      	mov	r0, r4
 800ad54:	4629      	mov	r1, r5
 800ad56:	f7f5 fec7 	bl	8000ae8 <__aeabi_dcmpeq>
 800ad5a:	b108      	cbz	r0, 800ad60 <__cvt+0xa4>
 800ad5c:	f8cd 900c 	str.w	r9, [sp, #12]
 800ad60:	2230      	movs	r2, #48	; 0x30
 800ad62:	9b03      	ldr	r3, [sp, #12]
 800ad64:	454b      	cmp	r3, r9
 800ad66:	d307      	bcc.n	800ad78 <__cvt+0xbc>
 800ad68:	9b03      	ldr	r3, [sp, #12]
 800ad6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad6c:	1bdb      	subs	r3, r3, r7
 800ad6e:	4638      	mov	r0, r7
 800ad70:	6013      	str	r3, [r2, #0]
 800ad72:	b004      	add	sp, #16
 800ad74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad78:	1c59      	adds	r1, r3, #1
 800ad7a:	9103      	str	r1, [sp, #12]
 800ad7c:	701a      	strb	r2, [r3, #0]
 800ad7e:	e7f0      	b.n	800ad62 <__cvt+0xa6>

0800ad80 <__exponent>:
 800ad80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad82:	4603      	mov	r3, r0
 800ad84:	2900      	cmp	r1, #0
 800ad86:	bfb8      	it	lt
 800ad88:	4249      	neglt	r1, r1
 800ad8a:	f803 2b02 	strb.w	r2, [r3], #2
 800ad8e:	bfb4      	ite	lt
 800ad90:	222d      	movlt	r2, #45	; 0x2d
 800ad92:	222b      	movge	r2, #43	; 0x2b
 800ad94:	2909      	cmp	r1, #9
 800ad96:	7042      	strb	r2, [r0, #1]
 800ad98:	dd2a      	ble.n	800adf0 <__exponent+0x70>
 800ad9a:	f10d 0207 	add.w	r2, sp, #7
 800ad9e:	4617      	mov	r7, r2
 800ada0:	260a      	movs	r6, #10
 800ada2:	4694      	mov	ip, r2
 800ada4:	fb91 f5f6 	sdiv	r5, r1, r6
 800ada8:	fb06 1415 	mls	r4, r6, r5, r1
 800adac:	3430      	adds	r4, #48	; 0x30
 800adae:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800adb2:	460c      	mov	r4, r1
 800adb4:	2c63      	cmp	r4, #99	; 0x63
 800adb6:	f102 32ff 	add.w	r2, r2, #4294967295
 800adba:	4629      	mov	r1, r5
 800adbc:	dcf1      	bgt.n	800ada2 <__exponent+0x22>
 800adbe:	3130      	adds	r1, #48	; 0x30
 800adc0:	f1ac 0402 	sub.w	r4, ip, #2
 800adc4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800adc8:	1c41      	adds	r1, r0, #1
 800adca:	4622      	mov	r2, r4
 800adcc:	42ba      	cmp	r2, r7
 800adce:	d30a      	bcc.n	800ade6 <__exponent+0x66>
 800add0:	f10d 0209 	add.w	r2, sp, #9
 800add4:	eba2 020c 	sub.w	r2, r2, ip
 800add8:	42bc      	cmp	r4, r7
 800adda:	bf88      	it	hi
 800addc:	2200      	movhi	r2, #0
 800adde:	4413      	add	r3, r2
 800ade0:	1a18      	subs	r0, r3, r0
 800ade2:	b003      	add	sp, #12
 800ade4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ade6:	f812 5b01 	ldrb.w	r5, [r2], #1
 800adea:	f801 5f01 	strb.w	r5, [r1, #1]!
 800adee:	e7ed      	b.n	800adcc <__exponent+0x4c>
 800adf0:	2330      	movs	r3, #48	; 0x30
 800adf2:	3130      	adds	r1, #48	; 0x30
 800adf4:	7083      	strb	r3, [r0, #2]
 800adf6:	70c1      	strb	r1, [r0, #3]
 800adf8:	1d03      	adds	r3, r0, #4
 800adfa:	e7f1      	b.n	800ade0 <__exponent+0x60>

0800adfc <_printf_float>:
 800adfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae00:	ed2d 8b02 	vpush	{d8}
 800ae04:	b08d      	sub	sp, #52	; 0x34
 800ae06:	460c      	mov	r4, r1
 800ae08:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ae0c:	4616      	mov	r6, r2
 800ae0e:	461f      	mov	r7, r3
 800ae10:	4605      	mov	r5, r0
 800ae12:	f000 fceb 	bl	800b7ec <_localeconv_r>
 800ae16:	f8d0 a000 	ldr.w	sl, [r0]
 800ae1a:	4650      	mov	r0, sl
 800ae1c:	f7f5 fa38 	bl	8000290 <strlen>
 800ae20:	2300      	movs	r3, #0
 800ae22:	930a      	str	r3, [sp, #40]	; 0x28
 800ae24:	6823      	ldr	r3, [r4, #0]
 800ae26:	9305      	str	r3, [sp, #20]
 800ae28:	f8d8 3000 	ldr.w	r3, [r8]
 800ae2c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ae30:	3307      	adds	r3, #7
 800ae32:	f023 0307 	bic.w	r3, r3, #7
 800ae36:	f103 0208 	add.w	r2, r3, #8
 800ae3a:	f8c8 2000 	str.w	r2, [r8]
 800ae3e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ae42:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ae46:	9307      	str	r3, [sp, #28]
 800ae48:	f8cd 8018 	str.w	r8, [sp, #24]
 800ae4c:	ee08 0a10 	vmov	s16, r0
 800ae50:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800ae54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae58:	4b9e      	ldr	r3, [pc, #632]	; (800b0d4 <_printf_float+0x2d8>)
 800ae5a:	f04f 32ff 	mov.w	r2, #4294967295
 800ae5e:	f7f5 fe75 	bl	8000b4c <__aeabi_dcmpun>
 800ae62:	bb88      	cbnz	r0, 800aec8 <_printf_float+0xcc>
 800ae64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae68:	4b9a      	ldr	r3, [pc, #616]	; (800b0d4 <_printf_float+0x2d8>)
 800ae6a:	f04f 32ff 	mov.w	r2, #4294967295
 800ae6e:	f7f5 fe4f 	bl	8000b10 <__aeabi_dcmple>
 800ae72:	bb48      	cbnz	r0, 800aec8 <_printf_float+0xcc>
 800ae74:	2200      	movs	r2, #0
 800ae76:	2300      	movs	r3, #0
 800ae78:	4640      	mov	r0, r8
 800ae7a:	4649      	mov	r1, r9
 800ae7c:	f7f5 fe3e 	bl	8000afc <__aeabi_dcmplt>
 800ae80:	b110      	cbz	r0, 800ae88 <_printf_float+0x8c>
 800ae82:	232d      	movs	r3, #45	; 0x2d
 800ae84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae88:	4a93      	ldr	r2, [pc, #588]	; (800b0d8 <_printf_float+0x2dc>)
 800ae8a:	4b94      	ldr	r3, [pc, #592]	; (800b0dc <_printf_float+0x2e0>)
 800ae8c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ae90:	bf94      	ite	ls
 800ae92:	4690      	movls	r8, r2
 800ae94:	4698      	movhi	r8, r3
 800ae96:	2303      	movs	r3, #3
 800ae98:	6123      	str	r3, [r4, #16]
 800ae9a:	9b05      	ldr	r3, [sp, #20]
 800ae9c:	f023 0304 	bic.w	r3, r3, #4
 800aea0:	6023      	str	r3, [r4, #0]
 800aea2:	f04f 0900 	mov.w	r9, #0
 800aea6:	9700      	str	r7, [sp, #0]
 800aea8:	4633      	mov	r3, r6
 800aeaa:	aa0b      	add	r2, sp, #44	; 0x2c
 800aeac:	4621      	mov	r1, r4
 800aeae:	4628      	mov	r0, r5
 800aeb0:	f000 f9da 	bl	800b268 <_printf_common>
 800aeb4:	3001      	adds	r0, #1
 800aeb6:	f040 8090 	bne.w	800afda <_printf_float+0x1de>
 800aeba:	f04f 30ff 	mov.w	r0, #4294967295
 800aebe:	b00d      	add	sp, #52	; 0x34
 800aec0:	ecbd 8b02 	vpop	{d8}
 800aec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aec8:	4642      	mov	r2, r8
 800aeca:	464b      	mov	r3, r9
 800aecc:	4640      	mov	r0, r8
 800aece:	4649      	mov	r1, r9
 800aed0:	f7f5 fe3c 	bl	8000b4c <__aeabi_dcmpun>
 800aed4:	b140      	cbz	r0, 800aee8 <_printf_float+0xec>
 800aed6:	464b      	mov	r3, r9
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	bfbc      	itt	lt
 800aedc:	232d      	movlt	r3, #45	; 0x2d
 800aede:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800aee2:	4a7f      	ldr	r2, [pc, #508]	; (800b0e0 <_printf_float+0x2e4>)
 800aee4:	4b7f      	ldr	r3, [pc, #508]	; (800b0e4 <_printf_float+0x2e8>)
 800aee6:	e7d1      	b.n	800ae8c <_printf_float+0x90>
 800aee8:	6863      	ldr	r3, [r4, #4]
 800aeea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800aeee:	9206      	str	r2, [sp, #24]
 800aef0:	1c5a      	adds	r2, r3, #1
 800aef2:	d13f      	bne.n	800af74 <_printf_float+0x178>
 800aef4:	2306      	movs	r3, #6
 800aef6:	6063      	str	r3, [r4, #4]
 800aef8:	9b05      	ldr	r3, [sp, #20]
 800aefa:	6861      	ldr	r1, [r4, #4]
 800aefc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800af00:	2300      	movs	r3, #0
 800af02:	9303      	str	r3, [sp, #12]
 800af04:	ab0a      	add	r3, sp, #40	; 0x28
 800af06:	e9cd b301 	strd	fp, r3, [sp, #4]
 800af0a:	ab09      	add	r3, sp, #36	; 0x24
 800af0c:	ec49 8b10 	vmov	d0, r8, r9
 800af10:	9300      	str	r3, [sp, #0]
 800af12:	6022      	str	r2, [r4, #0]
 800af14:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800af18:	4628      	mov	r0, r5
 800af1a:	f7ff fecf 	bl	800acbc <__cvt>
 800af1e:	9b06      	ldr	r3, [sp, #24]
 800af20:	9909      	ldr	r1, [sp, #36]	; 0x24
 800af22:	2b47      	cmp	r3, #71	; 0x47
 800af24:	4680      	mov	r8, r0
 800af26:	d108      	bne.n	800af3a <_printf_float+0x13e>
 800af28:	1cc8      	adds	r0, r1, #3
 800af2a:	db02      	blt.n	800af32 <_printf_float+0x136>
 800af2c:	6863      	ldr	r3, [r4, #4]
 800af2e:	4299      	cmp	r1, r3
 800af30:	dd41      	ble.n	800afb6 <_printf_float+0x1ba>
 800af32:	f1ab 0302 	sub.w	r3, fp, #2
 800af36:	fa5f fb83 	uxtb.w	fp, r3
 800af3a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800af3e:	d820      	bhi.n	800af82 <_printf_float+0x186>
 800af40:	3901      	subs	r1, #1
 800af42:	465a      	mov	r2, fp
 800af44:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800af48:	9109      	str	r1, [sp, #36]	; 0x24
 800af4a:	f7ff ff19 	bl	800ad80 <__exponent>
 800af4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af50:	1813      	adds	r3, r2, r0
 800af52:	2a01      	cmp	r2, #1
 800af54:	4681      	mov	r9, r0
 800af56:	6123      	str	r3, [r4, #16]
 800af58:	dc02      	bgt.n	800af60 <_printf_float+0x164>
 800af5a:	6822      	ldr	r2, [r4, #0]
 800af5c:	07d2      	lsls	r2, r2, #31
 800af5e:	d501      	bpl.n	800af64 <_printf_float+0x168>
 800af60:	3301      	adds	r3, #1
 800af62:	6123      	str	r3, [r4, #16]
 800af64:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d09c      	beq.n	800aea6 <_printf_float+0xaa>
 800af6c:	232d      	movs	r3, #45	; 0x2d
 800af6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af72:	e798      	b.n	800aea6 <_printf_float+0xaa>
 800af74:	9a06      	ldr	r2, [sp, #24]
 800af76:	2a47      	cmp	r2, #71	; 0x47
 800af78:	d1be      	bne.n	800aef8 <_printf_float+0xfc>
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d1bc      	bne.n	800aef8 <_printf_float+0xfc>
 800af7e:	2301      	movs	r3, #1
 800af80:	e7b9      	b.n	800aef6 <_printf_float+0xfa>
 800af82:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800af86:	d118      	bne.n	800afba <_printf_float+0x1be>
 800af88:	2900      	cmp	r1, #0
 800af8a:	6863      	ldr	r3, [r4, #4]
 800af8c:	dd0b      	ble.n	800afa6 <_printf_float+0x1aa>
 800af8e:	6121      	str	r1, [r4, #16]
 800af90:	b913      	cbnz	r3, 800af98 <_printf_float+0x19c>
 800af92:	6822      	ldr	r2, [r4, #0]
 800af94:	07d0      	lsls	r0, r2, #31
 800af96:	d502      	bpl.n	800af9e <_printf_float+0x1a2>
 800af98:	3301      	adds	r3, #1
 800af9a:	440b      	add	r3, r1
 800af9c:	6123      	str	r3, [r4, #16]
 800af9e:	65a1      	str	r1, [r4, #88]	; 0x58
 800afa0:	f04f 0900 	mov.w	r9, #0
 800afa4:	e7de      	b.n	800af64 <_printf_float+0x168>
 800afa6:	b913      	cbnz	r3, 800afae <_printf_float+0x1b2>
 800afa8:	6822      	ldr	r2, [r4, #0]
 800afaa:	07d2      	lsls	r2, r2, #31
 800afac:	d501      	bpl.n	800afb2 <_printf_float+0x1b6>
 800afae:	3302      	adds	r3, #2
 800afb0:	e7f4      	b.n	800af9c <_printf_float+0x1a0>
 800afb2:	2301      	movs	r3, #1
 800afb4:	e7f2      	b.n	800af9c <_printf_float+0x1a0>
 800afb6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800afba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afbc:	4299      	cmp	r1, r3
 800afbe:	db05      	blt.n	800afcc <_printf_float+0x1d0>
 800afc0:	6823      	ldr	r3, [r4, #0]
 800afc2:	6121      	str	r1, [r4, #16]
 800afc4:	07d8      	lsls	r0, r3, #31
 800afc6:	d5ea      	bpl.n	800af9e <_printf_float+0x1a2>
 800afc8:	1c4b      	adds	r3, r1, #1
 800afca:	e7e7      	b.n	800af9c <_printf_float+0x1a0>
 800afcc:	2900      	cmp	r1, #0
 800afce:	bfd4      	ite	le
 800afd0:	f1c1 0202 	rsble	r2, r1, #2
 800afd4:	2201      	movgt	r2, #1
 800afd6:	4413      	add	r3, r2
 800afd8:	e7e0      	b.n	800af9c <_printf_float+0x1a0>
 800afda:	6823      	ldr	r3, [r4, #0]
 800afdc:	055a      	lsls	r2, r3, #21
 800afde:	d407      	bmi.n	800aff0 <_printf_float+0x1f4>
 800afe0:	6923      	ldr	r3, [r4, #16]
 800afe2:	4642      	mov	r2, r8
 800afe4:	4631      	mov	r1, r6
 800afe6:	4628      	mov	r0, r5
 800afe8:	47b8      	blx	r7
 800afea:	3001      	adds	r0, #1
 800afec:	d12c      	bne.n	800b048 <_printf_float+0x24c>
 800afee:	e764      	b.n	800aeba <_printf_float+0xbe>
 800aff0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800aff4:	f240 80e0 	bls.w	800b1b8 <_printf_float+0x3bc>
 800aff8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800affc:	2200      	movs	r2, #0
 800affe:	2300      	movs	r3, #0
 800b000:	f7f5 fd72 	bl	8000ae8 <__aeabi_dcmpeq>
 800b004:	2800      	cmp	r0, #0
 800b006:	d034      	beq.n	800b072 <_printf_float+0x276>
 800b008:	4a37      	ldr	r2, [pc, #220]	; (800b0e8 <_printf_float+0x2ec>)
 800b00a:	2301      	movs	r3, #1
 800b00c:	4631      	mov	r1, r6
 800b00e:	4628      	mov	r0, r5
 800b010:	47b8      	blx	r7
 800b012:	3001      	adds	r0, #1
 800b014:	f43f af51 	beq.w	800aeba <_printf_float+0xbe>
 800b018:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b01c:	429a      	cmp	r2, r3
 800b01e:	db02      	blt.n	800b026 <_printf_float+0x22a>
 800b020:	6823      	ldr	r3, [r4, #0]
 800b022:	07d8      	lsls	r0, r3, #31
 800b024:	d510      	bpl.n	800b048 <_printf_float+0x24c>
 800b026:	ee18 3a10 	vmov	r3, s16
 800b02a:	4652      	mov	r2, sl
 800b02c:	4631      	mov	r1, r6
 800b02e:	4628      	mov	r0, r5
 800b030:	47b8      	blx	r7
 800b032:	3001      	adds	r0, #1
 800b034:	f43f af41 	beq.w	800aeba <_printf_float+0xbe>
 800b038:	f04f 0800 	mov.w	r8, #0
 800b03c:	f104 091a 	add.w	r9, r4, #26
 800b040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b042:	3b01      	subs	r3, #1
 800b044:	4543      	cmp	r3, r8
 800b046:	dc09      	bgt.n	800b05c <_printf_float+0x260>
 800b048:	6823      	ldr	r3, [r4, #0]
 800b04a:	079b      	lsls	r3, r3, #30
 800b04c:	f100 8107 	bmi.w	800b25e <_printf_float+0x462>
 800b050:	68e0      	ldr	r0, [r4, #12]
 800b052:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b054:	4298      	cmp	r0, r3
 800b056:	bfb8      	it	lt
 800b058:	4618      	movlt	r0, r3
 800b05a:	e730      	b.n	800aebe <_printf_float+0xc2>
 800b05c:	2301      	movs	r3, #1
 800b05e:	464a      	mov	r2, r9
 800b060:	4631      	mov	r1, r6
 800b062:	4628      	mov	r0, r5
 800b064:	47b8      	blx	r7
 800b066:	3001      	adds	r0, #1
 800b068:	f43f af27 	beq.w	800aeba <_printf_float+0xbe>
 800b06c:	f108 0801 	add.w	r8, r8, #1
 800b070:	e7e6      	b.n	800b040 <_printf_float+0x244>
 800b072:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b074:	2b00      	cmp	r3, #0
 800b076:	dc39      	bgt.n	800b0ec <_printf_float+0x2f0>
 800b078:	4a1b      	ldr	r2, [pc, #108]	; (800b0e8 <_printf_float+0x2ec>)
 800b07a:	2301      	movs	r3, #1
 800b07c:	4631      	mov	r1, r6
 800b07e:	4628      	mov	r0, r5
 800b080:	47b8      	blx	r7
 800b082:	3001      	adds	r0, #1
 800b084:	f43f af19 	beq.w	800aeba <_printf_float+0xbe>
 800b088:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b08c:	4313      	orrs	r3, r2
 800b08e:	d102      	bne.n	800b096 <_printf_float+0x29a>
 800b090:	6823      	ldr	r3, [r4, #0]
 800b092:	07d9      	lsls	r1, r3, #31
 800b094:	d5d8      	bpl.n	800b048 <_printf_float+0x24c>
 800b096:	ee18 3a10 	vmov	r3, s16
 800b09a:	4652      	mov	r2, sl
 800b09c:	4631      	mov	r1, r6
 800b09e:	4628      	mov	r0, r5
 800b0a0:	47b8      	blx	r7
 800b0a2:	3001      	adds	r0, #1
 800b0a4:	f43f af09 	beq.w	800aeba <_printf_float+0xbe>
 800b0a8:	f04f 0900 	mov.w	r9, #0
 800b0ac:	f104 0a1a 	add.w	sl, r4, #26
 800b0b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0b2:	425b      	negs	r3, r3
 800b0b4:	454b      	cmp	r3, r9
 800b0b6:	dc01      	bgt.n	800b0bc <_printf_float+0x2c0>
 800b0b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0ba:	e792      	b.n	800afe2 <_printf_float+0x1e6>
 800b0bc:	2301      	movs	r3, #1
 800b0be:	4652      	mov	r2, sl
 800b0c0:	4631      	mov	r1, r6
 800b0c2:	4628      	mov	r0, r5
 800b0c4:	47b8      	blx	r7
 800b0c6:	3001      	adds	r0, #1
 800b0c8:	f43f aef7 	beq.w	800aeba <_printf_float+0xbe>
 800b0cc:	f109 0901 	add.w	r9, r9, #1
 800b0d0:	e7ee      	b.n	800b0b0 <_printf_float+0x2b4>
 800b0d2:	bf00      	nop
 800b0d4:	7fefffff 	.word	0x7fefffff
 800b0d8:	0800da60 	.word	0x0800da60
 800b0dc:	0800da64 	.word	0x0800da64
 800b0e0:	0800da68 	.word	0x0800da68
 800b0e4:	0800da6c 	.word	0x0800da6c
 800b0e8:	0800da70 	.word	0x0800da70
 800b0ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b0ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b0f0:	429a      	cmp	r2, r3
 800b0f2:	bfa8      	it	ge
 800b0f4:	461a      	movge	r2, r3
 800b0f6:	2a00      	cmp	r2, #0
 800b0f8:	4691      	mov	r9, r2
 800b0fa:	dc37      	bgt.n	800b16c <_printf_float+0x370>
 800b0fc:	f04f 0b00 	mov.w	fp, #0
 800b100:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b104:	f104 021a 	add.w	r2, r4, #26
 800b108:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b10a:	9305      	str	r3, [sp, #20]
 800b10c:	eba3 0309 	sub.w	r3, r3, r9
 800b110:	455b      	cmp	r3, fp
 800b112:	dc33      	bgt.n	800b17c <_printf_float+0x380>
 800b114:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b118:	429a      	cmp	r2, r3
 800b11a:	db3b      	blt.n	800b194 <_printf_float+0x398>
 800b11c:	6823      	ldr	r3, [r4, #0]
 800b11e:	07da      	lsls	r2, r3, #31
 800b120:	d438      	bmi.n	800b194 <_printf_float+0x398>
 800b122:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b126:	eba2 0903 	sub.w	r9, r2, r3
 800b12a:	9b05      	ldr	r3, [sp, #20]
 800b12c:	1ad2      	subs	r2, r2, r3
 800b12e:	4591      	cmp	r9, r2
 800b130:	bfa8      	it	ge
 800b132:	4691      	movge	r9, r2
 800b134:	f1b9 0f00 	cmp.w	r9, #0
 800b138:	dc35      	bgt.n	800b1a6 <_printf_float+0x3aa>
 800b13a:	f04f 0800 	mov.w	r8, #0
 800b13e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b142:	f104 0a1a 	add.w	sl, r4, #26
 800b146:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b14a:	1a9b      	subs	r3, r3, r2
 800b14c:	eba3 0309 	sub.w	r3, r3, r9
 800b150:	4543      	cmp	r3, r8
 800b152:	f77f af79 	ble.w	800b048 <_printf_float+0x24c>
 800b156:	2301      	movs	r3, #1
 800b158:	4652      	mov	r2, sl
 800b15a:	4631      	mov	r1, r6
 800b15c:	4628      	mov	r0, r5
 800b15e:	47b8      	blx	r7
 800b160:	3001      	adds	r0, #1
 800b162:	f43f aeaa 	beq.w	800aeba <_printf_float+0xbe>
 800b166:	f108 0801 	add.w	r8, r8, #1
 800b16a:	e7ec      	b.n	800b146 <_printf_float+0x34a>
 800b16c:	4613      	mov	r3, r2
 800b16e:	4631      	mov	r1, r6
 800b170:	4642      	mov	r2, r8
 800b172:	4628      	mov	r0, r5
 800b174:	47b8      	blx	r7
 800b176:	3001      	adds	r0, #1
 800b178:	d1c0      	bne.n	800b0fc <_printf_float+0x300>
 800b17a:	e69e      	b.n	800aeba <_printf_float+0xbe>
 800b17c:	2301      	movs	r3, #1
 800b17e:	4631      	mov	r1, r6
 800b180:	4628      	mov	r0, r5
 800b182:	9205      	str	r2, [sp, #20]
 800b184:	47b8      	blx	r7
 800b186:	3001      	adds	r0, #1
 800b188:	f43f ae97 	beq.w	800aeba <_printf_float+0xbe>
 800b18c:	9a05      	ldr	r2, [sp, #20]
 800b18e:	f10b 0b01 	add.w	fp, fp, #1
 800b192:	e7b9      	b.n	800b108 <_printf_float+0x30c>
 800b194:	ee18 3a10 	vmov	r3, s16
 800b198:	4652      	mov	r2, sl
 800b19a:	4631      	mov	r1, r6
 800b19c:	4628      	mov	r0, r5
 800b19e:	47b8      	blx	r7
 800b1a0:	3001      	adds	r0, #1
 800b1a2:	d1be      	bne.n	800b122 <_printf_float+0x326>
 800b1a4:	e689      	b.n	800aeba <_printf_float+0xbe>
 800b1a6:	9a05      	ldr	r2, [sp, #20]
 800b1a8:	464b      	mov	r3, r9
 800b1aa:	4442      	add	r2, r8
 800b1ac:	4631      	mov	r1, r6
 800b1ae:	4628      	mov	r0, r5
 800b1b0:	47b8      	blx	r7
 800b1b2:	3001      	adds	r0, #1
 800b1b4:	d1c1      	bne.n	800b13a <_printf_float+0x33e>
 800b1b6:	e680      	b.n	800aeba <_printf_float+0xbe>
 800b1b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b1ba:	2a01      	cmp	r2, #1
 800b1bc:	dc01      	bgt.n	800b1c2 <_printf_float+0x3c6>
 800b1be:	07db      	lsls	r3, r3, #31
 800b1c0:	d53a      	bpl.n	800b238 <_printf_float+0x43c>
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	4642      	mov	r2, r8
 800b1c6:	4631      	mov	r1, r6
 800b1c8:	4628      	mov	r0, r5
 800b1ca:	47b8      	blx	r7
 800b1cc:	3001      	adds	r0, #1
 800b1ce:	f43f ae74 	beq.w	800aeba <_printf_float+0xbe>
 800b1d2:	ee18 3a10 	vmov	r3, s16
 800b1d6:	4652      	mov	r2, sl
 800b1d8:	4631      	mov	r1, r6
 800b1da:	4628      	mov	r0, r5
 800b1dc:	47b8      	blx	r7
 800b1de:	3001      	adds	r0, #1
 800b1e0:	f43f ae6b 	beq.w	800aeba <_printf_float+0xbe>
 800b1e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b1f0:	f7f5 fc7a 	bl	8000ae8 <__aeabi_dcmpeq>
 800b1f4:	b9d8      	cbnz	r0, 800b22e <_printf_float+0x432>
 800b1f6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b1fa:	f108 0201 	add.w	r2, r8, #1
 800b1fe:	4631      	mov	r1, r6
 800b200:	4628      	mov	r0, r5
 800b202:	47b8      	blx	r7
 800b204:	3001      	adds	r0, #1
 800b206:	d10e      	bne.n	800b226 <_printf_float+0x42a>
 800b208:	e657      	b.n	800aeba <_printf_float+0xbe>
 800b20a:	2301      	movs	r3, #1
 800b20c:	4652      	mov	r2, sl
 800b20e:	4631      	mov	r1, r6
 800b210:	4628      	mov	r0, r5
 800b212:	47b8      	blx	r7
 800b214:	3001      	adds	r0, #1
 800b216:	f43f ae50 	beq.w	800aeba <_printf_float+0xbe>
 800b21a:	f108 0801 	add.w	r8, r8, #1
 800b21e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b220:	3b01      	subs	r3, #1
 800b222:	4543      	cmp	r3, r8
 800b224:	dcf1      	bgt.n	800b20a <_printf_float+0x40e>
 800b226:	464b      	mov	r3, r9
 800b228:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b22c:	e6da      	b.n	800afe4 <_printf_float+0x1e8>
 800b22e:	f04f 0800 	mov.w	r8, #0
 800b232:	f104 0a1a 	add.w	sl, r4, #26
 800b236:	e7f2      	b.n	800b21e <_printf_float+0x422>
 800b238:	2301      	movs	r3, #1
 800b23a:	4642      	mov	r2, r8
 800b23c:	e7df      	b.n	800b1fe <_printf_float+0x402>
 800b23e:	2301      	movs	r3, #1
 800b240:	464a      	mov	r2, r9
 800b242:	4631      	mov	r1, r6
 800b244:	4628      	mov	r0, r5
 800b246:	47b8      	blx	r7
 800b248:	3001      	adds	r0, #1
 800b24a:	f43f ae36 	beq.w	800aeba <_printf_float+0xbe>
 800b24e:	f108 0801 	add.w	r8, r8, #1
 800b252:	68e3      	ldr	r3, [r4, #12]
 800b254:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b256:	1a5b      	subs	r3, r3, r1
 800b258:	4543      	cmp	r3, r8
 800b25a:	dcf0      	bgt.n	800b23e <_printf_float+0x442>
 800b25c:	e6f8      	b.n	800b050 <_printf_float+0x254>
 800b25e:	f04f 0800 	mov.w	r8, #0
 800b262:	f104 0919 	add.w	r9, r4, #25
 800b266:	e7f4      	b.n	800b252 <_printf_float+0x456>

0800b268 <_printf_common>:
 800b268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b26c:	4616      	mov	r6, r2
 800b26e:	4699      	mov	r9, r3
 800b270:	688a      	ldr	r2, [r1, #8]
 800b272:	690b      	ldr	r3, [r1, #16]
 800b274:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b278:	4293      	cmp	r3, r2
 800b27a:	bfb8      	it	lt
 800b27c:	4613      	movlt	r3, r2
 800b27e:	6033      	str	r3, [r6, #0]
 800b280:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b284:	4607      	mov	r7, r0
 800b286:	460c      	mov	r4, r1
 800b288:	b10a      	cbz	r2, 800b28e <_printf_common+0x26>
 800b28a:	3301      	adds	r3, #1
 800b28c:	6033      	str	r3, [r6, #0]
 800b28e:	6823      	ldr	r3, [r4, #0]
 800b290:	0699      	lsls	r1, r3, #26
 800b292:	bf42      	ittt	mi
 800b294:	6833      	ldrmi	r3, [r6, #0]
 800b296:	3302      	addmi	r3, #2
 800b298:	6033      	strmi	r3, [r6, #0]
 800b29a:	6825      	ldr	r5, [r4, #0]
 800b29c:	f015 0506 	ands.w	r5, r5, #6
 800b2a0:	d106      	bne.n	800b2b0 <_printf_common+0x48>
 800b2a2:	f104 0a19 	add.w	sl, r4, #25
 800b2a6:	68e3      	ldr	r3, [r4, #12]
 800b2a8:	6832      	ldr	r2, [r6, #0]
 800b2aa:	1a9b      	subs	r3, r3, r2
 800b2ac:	42ab      	cmp	r3, r5
 800b2ae:	dc26      	bgt.n	800b2fe <_printf_common+0x96>
 800b2b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b2b4:	1e13      	subs	r3, r2, #0
 800b2b6:	6822      	ldr	r2, [r4, #0]
 800b2b8:	bf18      	it	ne
 800b2ba:	2301      	movne	r3, #1
 800b2bc:	0692      	lsls	r2, r2, #26
 800b2be:	d42b      	bmi.n	800b318 <_printf_common+0xb0>
 800b2c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b2c4:	4649      	mov	r1, r9
 800b2c6:	4638      	mov	r0, r7
 800b2c8:	47c0      	blx	r8
 800b2ca:	3001      	adds	r0, #1
 800b2cc:	d01e      	beq.n	800b30c <_printf_common+0xa4>
 800b2ce:	6823      	ldr	r3, [r4, #0]
 800b2d0:	6922      	ldr	r2, [r4, #16]
 800b2d2:	f003 0306 	and.w	r3, r3, #6
 800b2d6:	2b04      	cmp	r3, #4
 800b2d8:	bf02      	ittt	eq
 800b2da:	68e5      	ldreq	r5, [r4, #12]
 800b2dc:	6833      	ldreq	r3, [r6, #0]
 800b2de:	1aed      	subeq	r5, r5, r3
 800b2e0:	68a3      	ldr	r3, [r4, #8]
 800b2e2:	bf0c      	ite	eq
 800b2e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2e8:	2500      	movne	r5, #0
 800b2ea:	4293      	cmp	r3, r2
 800b2ec:	bfc4      	itt	gt
 800b2ee:	1a9b      	subgt	r3, r3, r2
 800b2f0:	18ed      	addgt	r5, r5, r3
 800b2f2:	2600      	movs	r6, #0
 800b2f4:	341a      	adds	r4, #26
 800b2f6:	42b5      	cmp	r5, r6
 800b2f8:	d11a      	bne.n	800b330 <_printf_common+0xc8>
 800b2fa:	2000      	movs	r0, #0
 800b2fc:	e008      	b.n	800b310 <_printf_common+0xa8>
 800b2fe:	2301      	movs	r3, #1
 800b300:	4652      	mov	r2, sl
 800b302:	4649      	mov	r1, r9
 800b304:	4638      	mov	r0, r7
 800b306:	47c0      	blx	r8
 800b308:	3001      	adds	r0, #1
 800b30a:	d103      	bne.n	800b314 <_printf_common+0xac>
 800b30c:	f04f 30ff 	mov.w	r0, #4294967295
 800b310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b314:	3501      	adds	r5, #1
 800b316:	e7c6      	b.n	800b2a6 <_printf_common+0x3e>
 800b318:	18e1      	adds	r1, r4, r3
 800b31a:	1c5a      	adds	r2, r3, #1
 800b31c:	2030      	movs	r0, #48	; 0x30
 800b31e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b322:	4422      	add	r2, r4
 800b324:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b328:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b32c:	3302      	adds	r3, #2
 800b32e:	e7c7      	b.n	800b2c0 <_printf_common+0x58>
 800b330:	2301      	movs	r3, #1
 800b332:	4622      	mov	r2, r4
 800b334:	4649      	mov	r1, r9
 800b336:	4638      	mov	r0, r7
 800b338:	47c0      	blx	r8
 800b33a:	3001      	adds	r0, #1
 800b33c:	d0e6      	beq.n	800b30c <_printf_common+0xa4>
 800b33e:	3601      	adds	r6, #1
 800b340:	e7d9      	b.n	800b2f6 <_printf_common+0x8e>
	...

0800b344 <_printf_i>:
 800b344:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b348:	7e0f      	ldrb	r7, [r1, #24]
 800b34a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b34c:	2f78      	cmp	r7, #120	; 0x78
 800b34e:	4691      	mov	r9, r2
 800b350:	4680      	mov	r8, r0
 800b352:	460c      	mov	r4, r1
 800b354:	469a      	mov	sl, r3
 800b356:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b35a:	d807      	bhi.n	800b36c <_printf_i+0x28>
 800b35c:	2f62      	cmp	r7, #98	; 0x62
 800b35e:	d80a      	bhi.n	800b376 <_printf_i+0x32>
 800b360:	2f00      	cmp	r7, #0
 800b362:	f000 80d4 	beq.w	800b50e <_printf_i+0x1ca>
 800b366:	2f58      	cmp	r7, #88	; 0x58
 800b368:	f000 80c0 	beq.w	800b4ec <_printf_i+0x1a8>
 800b36c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b370:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b374:	e03a      	b.n	800b3ec <_printf_i+0xa8>
 800b376:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b37a:	2b15      	cmp	r3, #21
 800b37c:	d8f6      	bhi.n	800b36c <_printf_i+0x28>
 800b37e:	a101      	add	r1, pc, #4	; (adr r1, 800b384 <_printf_i+0x40>)
 800b380:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b384:	0800b3dd 	.word	0x0800b3dd
 800b388:	0800b3f1 	.word	0x0800b3f1
 800b38c:	0800b36d 	.word	0x0800b36d
 800b390:	0800b36d 	.word	0x0800b36d
 800b394:	0800b36d 	.word	0x0800b36d
 800b398:	0800b36d 	.word	0x0800b36d
 800b39c:	0800b3f1 	.word	0x0800b3f1
 800b3a0:	0800b36d 	.word	0x0800b36d
 800b3a4:	0800b36d 	.word	0x0800b36d
 800b3a8:	0800b36d 	.word	0x0800b36d
 800b3ac:	0800b36d 	.word	0x0800b36d
 800b3b0:	0800b4f5 	.word	0x0800b4f5
 800b3b4:	0800b41d 	.word	0x0800b41d
 800b3b8:	0800b4af 	.word	0x0800b4af
 800b3bc:	0800b36d 	.word	0x0800b36d
 800b3c0:	0800b36d 	.word	0x0800b36d
 800b3c4:	0800b517 	.word	0x0800b517
 800b3c8:	0800b36d 	.word	0x0800b36d
 800b3cc:	0800b41d 	.word	0x0800b41d
 800b3d0:	0800b36d 	.word	0x0800b36d
 800b3d4:	0800b36d 	.word	0x0800b36d
 800b3d8:	0800b4b7 	.word	0x0800b4b7
 800b3dc:	682b      	ldr	r3, [r5, #0]
 800b3de:	1d1a      	adds	r2, r3, #4
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	602a      	str	r2, [r5, #0]
 800b3e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b3e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	e09f      	b.n	800b530 <_printf_i+0x1ec>
 800b3f0:	6820      	ldr	r0, [r4, #0]
 800b3f2:	682b      	ldr	r3, [r5, #0]
 800b3f4:	0607      	lsls	r7, r0, #24
 800b3f6:	f103 0104 	add.w	r1, r3, #4
 800b3fa:	6029      	str	r1, [r5, #0]
 800b3fc:	d501      	bpl.n	800b402 <_printf_i+0xbe>
 800b3fe:	681e      	ldr	r6, [r3, #0]
 800b400:	e003      	b.n	800b40a <_printf_i+0xc6>
 800b402:	0646      	lsls	r6, r0, #25
 800b404:	d5fb      	bpl.n	800b3fe <_printf_i+0xba>
 800b406:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b40a:	2e00      	cmp	r6, #0
 800b40c:	da03      	bge.n	800b416 <_printf_i+0xd2>
 800b40e:	232d      	movs	r3, #45	; 0x2d
 800b410:	4276      	negs	r6, r6
 800b412:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b416:	485a      	ldr	r0, [pc, #360]	; (800b580 <_printf_i+0x23c>)
 800b418:	230a      	movs	r3, #10
 800b41a:	e012      	b.n	800b442 <_printf_i+0xfe>
 800b41c:	682b      	ldr	r3, [r5, #0]
 800b41e:	6820      	ldr	r0, [r4, #0]
 800b420:	1d19      	adds	r1, r3, #4
 800b422:	6029      	str	r1, [r5, #0]
 800b424:	0605      	lsls	r5, r0, #24
 800b426:	d501      	bpl.n	800b42c <_printf_i+0xe8>
 800b428:	681e      	ldr	r6, [r3, #0]
 800b42a:	e002      	b.n	800b432 <_printf_i+0xee>
 800b42c:	0641      	lsls	r1, r0, #25
 800b42e:	d5fb      	bpl.n	800b428 <_printf_i+0xe4>
 800b430:	881e      	ldrh	r6, [r3, #0]
 800b432:	4853      	ldr	r0, [pc, #332]	; (800b580 <_printf_i+0x23c>)
 800b434:	2f6f      	cmp	r7, #111	; 0x6f
 800b436:	bf0c      	ite	eq
 800b438:	2308      	moveq	r3, #8
 800b43a:	230a      	movne	r3, #10
 800b43c:	2100      	movs	r1, #0
 800b43e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b442:	6865      	ldr	r5, [r4, #4]
 800b444:	60a5      	str	r5, [r4, #8]
 800b446:	2d00      	cmp	r5, #0
 800b448:	bfa2      	ittt	ge
 800b44a:	6821      	ldrge	r1, [r4, #0]
 800b44c:	f021 0104 	bicge.w	r1, r1, #4
 800b450:	6021      	strge	r1, [r4, #0]
 800b452:	b90e      	cbnz	r6, 800b458 <_printf_i+0x114>
 800b454:	2d00      	cmp	r5, #0
 800b456:	d04b      	beq.n	800b4f0 <_printf_i+0x1ac>
 800b458:	4615      	mov	r5, r2
 800b45a:	fbb6 f1f3 	udiv	r1, r6, r3
 800b45e:	fb03 6711 	mls	r7, r3, r1, r6
 800b462:	5dc7      	ldrb	r7, [r0, r7]
 800b464:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b468:	4637      	mov	r7, r6
 800b46a:	42bb      	cmp	r3, r7
 800b46c:	460e      	mov	r6, r1
 800b46e:	d9f4      	bls.n	800b45a <_printf_i+0x116>
 800b470:	2b08      	cmp	r3, #8
 800b472:	d10b      	bne.n	800b48c <_printf_i+0x148>
 800b474:	6823      	ldr	r3, [r4, #0]
 800b476:	07de      	lsls	r6, r3, #31
 800b478:	d508      	bpl.n	800b48c <_printf_i+0x148>
 800b47a:	6923      	ldr	r3, [r4, #16]
 800b47c:	6861      	ldr	r1, [r4, #4]
 800b47e:	4299      	cmp	r1, r3
 800b480:	bfde      	ittt	le
 800b482:	2330      	movle	r3, #48	; 0x30
 800b484:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b488:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b48c:	1b52      	subs	r2, r2, r5
 800b48e:	6122      	str	r2, [r4, #16]
 800b490:	f8cd a000 	str.w	sl, [sp]
 800b494:	464b      	mov	r3, r9
 800b496:	aa03      	add	r2, sp, #12
 800b498:	4621      	mov	r1, r4
 800b49a:	4640      	mov	r0, r8
 800b49c:	f7ff fee4 	bl	800b268 <_printf_common>
 800b4a0:	3001      	adds	r0, #1
 800b4a2:	d14a      	bne.n	800b53a <_printf_i+0x1f6>
 800b4a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b4a8:	b004      	add	sp, #16
 800b4aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4ae:	6823      	ldr	r3, [r4, #0]
 800b4b0:	f043 0320 	orr.w	r3, r3, #32
 800b4b4:	6023      	str	r3, [r4, #0]
 800b4b6:	4833      	ldr	r0, [pc, #204]	; (800b584 <_printf_i+0x240>)
 800b4b8:	2778      	movs	r7, #120	; 0x78
 800b4ba:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b4be:	6823      	ldr	r3, [r4, #0]
 800b4c0:	6829      	ldr	r1, [r5, #0]
 800b4c2:	061f      	lsls	r7, r3, #24
 800b4c4:	f851 6b04 	ldr.w	r6, [r1], #4
 800b4c8:	d402      	bmi.n	800b4d0 <_printf_i+0x18c>
 800b4ca:	065f      	lsls	r7, r3, #25
 800b4cc:	bf48      	it	mi
 800b4ce:	b2b6      	uxthmi	r6, r6
 800b4d0:	07df      	lsls	r7, r3, #31
 800b4d2:	bf48      	it	mi
 800b4d4:	f043 0320 	orrmi.w	r3, r3, #32
 800b4d8:	6029      	str	r1, [r5, #0]
 800b4da:	bf48      	it	mi
 800b4dc:	6023      	strmi	r3, [r4, #0]
 800b4de:	b91e      	cbnz	r6, 800b4e8 <_printf_i+0x1a4>
 800b4e0:	6823      	ldr	r3, [r4, #0]
 800b4e2:	f023 0320 	bic.w	r3, r3, #32
 800b4e6:	6023      	str	r3, [r4, #0]
 800b4e8:	2310      	movs	r3, #16
 800b4ea:	e7a7      	b.n	800b43c <_printf_i+0xf8>
 800b4ec:	4824      	ldr	r0, [pc, #144]	; (800b580 <_printf_i+0x23c>)
 800b4ee:	e7e4      	b.n	800b4ba <_printf_i+0x176>
 800b4f0:	4615      	mov	r5, r2
 800b4f2:	e7bd      	b.n	800b470 <_printf_i+0x12c>
 800b4f4:	682b      	ldr	r3, [r5, #0]
 800b4f6:	6826      	ldr	r6, [r4, #0]
 800b4f8:	6961      	ldr	r1, [r4, #20]
 800b4fa:	1d18      	adds	r0, r3, #4
 800b4fc:	6028      	str	r0, [r5, #0]
 800b4fe:	0635      	lsls	r5, r6, #24
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	d501      	bpl.n	800b508 <_printf_i+0x1c4>
 800b504:	6019      	str	r1, [r3, #0]
 800b506:	e002      	b.n	800b50e <_printf_i+0x1ca>
 800b508:	0670      	lsls	r0, r6, #25
 800b50a:	d5fb      	bpl.n	800b504 <_printf_i+0x1c0>
 800b50c:	8019      	strh	r1, [r3, #0]
 800b50e:	2300      	movs	r3, #0
 800b510:	6123      	str	r3, [r4, #16]
 800b512:	4615      	mov	r5, r2
 800b514:	e7bc      	b.n	800b490 <_printf_i+0x14c>
 800b516:	682b      	ldr	r3, [r5, #0]
 800b518:	1d1a      	adds	r2, r3, #4
 800b51a:	602a      	str	r2, [r5, #0]
 800b51c:	681d      	ldr	r5, [r3, #0]
 800b51e:	6862      	ldr	r2, [r4, #4]
 800b520:	2100      	movs	r1, #0
 800b522:	4628      	mov	r0, r5
 800b524:	f7f4 fe64 	bl	80001f0 <memchr>
 800b528:	b108      	cbz	r0, 800b52e <_printf_i+0x1ea>
 800b52a:	1b40      	subs	r0, r0, r5
 800b52c:	6060      	str	r0, [r4, #4]
 800b52e:	6863      	ldr	r3, [r4, #4]
 800b530:	6123      	str	r3, [r4, #16]
 800b532:	2300      	movs	r3, #0
 800b534:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b538:	e7aa      	b.n	800b490 <_printf_i+0x14c>
 800b53a:	6923      	ldr	r3, [r4, #16]
 800b53c:	462a      	mov	r2, r5
 800b53e:	4649      	mov	r1, r9
 800b540:	4640      	mov	r0, r8
 800b542:	47d0      	blx	sl
 800b544:	3001      	adds	r0, #1
 800b546:	d0ad      	beq.n	800b4a4 <_printf_i+0x160>
 800b548:	6823      	ldr	r3, [r4, #0]
 800b54a:	079b      	lsls	r3, r3, #30
 800b54c:	d413      	bmi.n	800b576 <_printf_i+0x232>
 800b54e:	68e0      	ldr	r0, [r4, #12]
 800b550:	9b03      	ldr	r3, [sp, #12]
 800b552:	4298      	cmp	r0, r3
 800b554:	bfb8      	it	lt
 800b556:	4618      	movlt	r0, r3
 800b558:	e7a6      	b.n	800b4a8 <_printf_i+0x164>
 800b55a:	2301      	movs	r3, #1
 800b55c:	4632      	mov	r2, r6
 800b55e:	4649      	mov	r1, r9
 800b560:	4640      	mov	r0, r8
 800b562:	47d0      	blx	sl
 800b564:	3001      	adds	r0, #1
 800b566:	d09d      	beq.n	800b4a4 <_printf_i+0x160>
 800b568:	3501      	adds	r5, #1
 800b56a:	68e3      	ldr	r3, [r4, #12]
 800b56c:	9903      	ldr	r1, [sp, #12]
 800b56e:	1a5b      	subs	r3, r3, r1
 800b570:	42ab      	cmp	r3, r5
 800b572:	dcf2      	bgt.n	800b55a <_printf_i+0x216>
 800b574:	e7eb      	b.n	800b54e <_printf_i+0x20a>
 800b576:	2500      	movs	r5, #0
 800b578:	f104 0619 	add.w	r6, r4, #25
 800b57c:	e7f5      	b.n	800b56a <_printf_i+0x226>
 800b57e:	bf00      	nop
 800b580:	0800da72 	.word	0x0800da72
 800b584:	0800da83 	.word	0x0800da83

0800b588 <std>:
 800b588:	2300      	movs	r3, #0
 800b58a:	b510      	push	{r4, lr}
 800b58c:	4604      	mov	r4, r0
 800b58e:	e9c0 3300 	strd	r3, r3, [r0]
 800b592:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b596:	6083      	str	r3, [r0, #8]
 800b598:	8181      	strh	r1, [r0, #12]
 800b59a:	6643      	str	r3, [r0, #100]	; 0x64
 800b59c:	81c2      	strh	r2, [r0, #14]
 800b59e:	6183      	str	r3, [r0, #24]
 800b5a0:	4619      	mov	r1, r3
 800b5a2:	2208      	movs	r2, #8
 800b5a4:	305c      	adds	r0, #92	; 0x5c
 800b5a6:	f000 f906 	bl	800b7b6 <memset>
 800b5aa:	4b0d      	ldr	r3, [pc, #52]	; (800b5e0 <std+0x58>)
 800b5ac:	6263      	str	r3, [r4, #36]	; 0x24
 800b5ae:	4b0d      	ldr	r3, [pc, #52]	; (800b5e4 <std+0x5c>)
 800b5b0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b5b2:	4b0d      	ldr	r3, [pc, #52]	; (800b5e8 <std+0x60>)
 800b5b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b5b6:	4b0d      	ldr	r3, [pc, #52]	; (800b5ec <std+0x64>)
 800b5b8:	6323      	str	r3, [r4, #48]	; 0x30
 800b5ba:	4b0d      	ldr	r3, [pc, #52]	; (800b5f0 <std+0x68>)
 800b5bc:	6224      	str	r4, [r4, #32]
 800b5be:	429c      	cmp	r4, r3
 800b5c0:	d006      	beq.n	800b5d0 <std+0x48>
 800b5c2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b5c6:	4294      	cmp	r4, r2
 800b5c8:	d002      	beq.n	800b5d0 <std+0x48>
 800b5ca:	33d0      	adds	r3, #208	; 0xd0
 800b5cc:	429c      	cmp	r4, r3
 800b5ce:	d105      	bne.n	800b5dc <std+0x54>
 800b5d0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b5d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5d8:	f000 b9d2 	b.w	800b980 <__retarget_lock_init_recursive>
 800b5dc:	bd10      	pop	{r4, pc}
 800b5de:	bf00      	nop
 800b5e0:	0800b731 	.word	0x0800b731
 800b5e4:	0800b753 	.word	0x0800b753
 800b5e8:	0800b78b 	.word	0x0800b78b
 800b5ec:	0800b7af 	.word	0x0800b7af
 800b5f0:	20006058 	.word	0x20006058

0800b5f4 <stdio_exit_handler>:
 800b5f4:	4a02      	ldr	r2, [pc, #8]	; (800b600 <stdio_exit_handler+0xc>)
 800b5f6:	4903      	ldr	r1, [pc, #12]	; (800b604 <stdio_exit_handler+0x10>)
 800b5f8:	4803      	ldr	r0, [pc, #12]	; (800b608 <stdio_exit_handler+0x14>)
 800b5fa:	f000 b869 	b.w	800b6d0 <_fwalk_sglue>
 800b5fe:	bf00      	nop
 800b600:	20000014 	.word	0x20000014
 800b604:	0800d329 	.word	0x0800d329
 800b608:	20000020 	.word	0x20000020

0800b60c <cleanup_stdio>:
 800b60c:	6841      	ldr	r1, [r0, #4]
 800b60e:	4b0c      	ldr	r3, [pc, #48]	; (800b640 <cleanup_stdio+0x34>)
 800b610:	4299      	cmp	r1, r3
 800b612:	b510      	push	{r4, lr}
 800b614:	4604      	mov	r4, r0
 800b616:	d001      	beq.n	800b61c <cleanup_stdio+0x10>
 800b618:	f001 fe86 	bl	800d328 <_fflush_r>
 800b61c:	68a1      	ldr	r1, [r4, #8]
 800b61e:	4b09      	ldr	r3, [pc, #36]	; (800b644 <cleanup_stdio+0x38>)
 800b620:	4299      	cmp	r1, r3
 800b622:	d002      	beq.n	800b62a <cleanup_stdio+0x1e>
 800b624:	4620      	mov	r0, r4
 800b626:	f001 fe7f 	bl	800d328 <_fflush_r>
 800b62a:	68e1      	ldr	r1, [r4, #12]
 800b62c:	4b06      	ldr	r3, [pc, #24]	; (800b648 <cleanup_stdio+0x3c>)
 800b62e:	4299      	cmp	r1, r3
 800b630:	d004      	beq.n	800b63c <cleanup_stdio+0x30>
 800b632:	4620      	mov	r0, r4
 800b634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b638:	f001 be76 	b.w	800d328 <_fflush_r>
 800b63c:	bd10      	pop	{r4, pc}
 800b63e:	bf00      	nop
 800b640:	20006058 	.word	0x20006058
 800b644:	200060c0 	.word	0x200060c0
 800b648:	20006128 	.word	0x20006128

0800b64c <global_stdio_init.part.0>:
 800b64c:	b510      	push	{r4, lr}
 800b64e:	4b0b      	ldr	r3, [pc, #44]	; (800b67c <global_stdio_init.part.0+0x30>)
 800b650:	4c0b      	ldr	r4, [pc, #44]	; (800b680 <global_stdio_init.part.0+0x34>)
 800b652:	4a0c      	ldr	r2, [pc, #48]	; (800b684 <global_stdio_init.part.0+0x38>)
 800b654:	601a      	str	r2, [r3, #0]
 800b656:	4620      	mov	r0, r4
 800b658:	2200      	movs	r2, #0
 800b65a:	2104      	movs	r1, #4
 800b65c:	f7ff ff94 	bl	800b588 <std>
 800b660:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b664:	2201      	movs	r2, #1
 800b666:	2109      	movs	r1, #9
 800b668:	f7ff ff8e 	bl	800b588 <std>
 800b66c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b670:	2202      	movs	r2, #2
 800b672:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b676:	2112      	movs	r1, #18
 800b678:	f7ff bf86 	b.w	800b588 <std>
 800b67c:	20006190 	.word	0x20006190
 800b680:	20006058 	.word	0x20006058
 800b684:	0800b5f5 	.word	0x0800b5f5

0800b688 <__sfp_lock_acquire>:
 800b688:	4801      	ldr	r0, [pc, #4]	; (800b690 <__sfp_lock_acquire+0x8>)
 800b68a:	f000 b97a 	b.w	800b982 <__retarget_lock_acquire_recursive>
 800b68e:	bf00      	nop
 800b690:	20006199 	.word	0x20006199

0800b694 <__sfp_lock_release>:
 800b694:	4801      	ldr	r0, [pc, #4]	; (800b69c <__sfp_lock_release+0x8>)
 800b696:	f000 b975 	b.w	800b984 <__retarget_lock_release_recursive>
 800b69a:	bf00      	nop
 800b69c:	20006199 	.word	0x20006199

0800b6a0 <__sinit>:
 800b6a0:	b510      	push	{r4, lr}
 800b6a2:	4604      	mov	r4, r0
 800b6a4:	f7ff fff0 	bl	800b688 <__sfp_lock_acquire>
 800b6a8:	6a23      	ldr	r3, [r4, #32]
 800b6aa:	b11b      	cbz	r3, 800b6b4 <__sinit+0x14>
 800b6ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b6b0:	f7ff bff0 	b.w	800b694 <__sfp_lock_release>
 800b6b4:	4b04      	ldr	r3, [pc, #16]	; (800b6c8 <__sinit+0x28>)
 800b6b6:	6223      	str	r3, [r4, #32]
 800b6b8:	4b04      	ldr	r3, [pc, #16]	; (800b6cc <__sinit+0x2c>)
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d1f5      	bne.n	800b6ac <__sinit+0xc>
 800b6c0:	f7ff ffc4 	bl	800b64c <global_stdio_init.part.0>
 800b6c4:	e7f2      	b.n	800b6ac <__sinit+0xc>
 800b6c6:	bf00      	nop
 800b6c8:	0800b60d 	.word	0x0800b60d
 800b6cc:	20006190 	.word	0x20006190

0800b6d0 <_fwalk_sglue>:
 800b6d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6d4:	4607      	mov	r7, r0
 800b6d6:	4688      	mov	r8, r1
 800b6d8:	4614      	mov	r4, r2
 800b6da:	2600      	movs	r6, #0
 800b6dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b6e0:	f1b9 0901 	subs.w	r9, r9, #1
 800b6e4:	d505      	bpl.n	800b6f2 <_fwalk_sglue+0x22>
 800b6e6:	6824      	ldr	r4, [r4, #0]
 800b6e8:	2c00      	cmp	r4, #0
 800b6ea:	d1f7      	bne.n	800b6dc <_fwalk_sglue+0xc>
 800b6ec:	4630      	mov	r0, r6
 800b6ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6f2:	89ab      	ldrh	r3, [r5, #12]
 800b6f4:	2b01      	cmp	r3, #1
 800b6f6:	d907      	bls.n	800b708 <_fwalk_sglue+0x38>
 800b6f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b6fc:	3301      	adds	r3, #1
 800b6fe:	d003      	beq.n	800b708 <_fwalk_sglue+0x38>
 800b700:	4629      	mov	r1, r5
 800b702:	4638      	mov	r0, r7
 800b704:	47c0      	blx	r8
 800b706:	4306      	orrs	r6, r0
 800b708:	3568      	adds	r5, #104	; 0x68
 800b70a:	e7e9      	b.n	800b6e0 <_fwalk_sglue+0x10>

0800b70c <iprintf>:
 800b70c:	b40f      	push	{r0, r1, r2, r3}
 800b70e:	b507      	push	{r0, r1, r2, lr}
 800b710:	4906      	ldr	r1, [pc, #24]	; (800b72c <iprintf+0x20>)
 800b712:	ab04      	add	r3, sp, #16
 800b714:	6808      	ldr	r0, [r1, #0]
 800b716:	f853 2b04 	ldr.w	r2, [r3], #4
 800b71a:	6881      	ldr	r1, [r0, #8]
 800b71c:	9301      	str	r3, [sp, #4]
 800b71e:	f001 fc63 	bl	800cfe8 <_vfiprintf_r>
 800b722:	b003      	add	sp, #12
 800b724:	f85d eb04 	ldr.w	lr, [sp], #4
 800b728:	b004      	add	sp, #16
 800b72a:	4770      	bx	lr
 800b72c:	2000006c 	.word	0x2000006c

0800b730 <__sread>:
 800b730:	b510      	push	{r4, lr}
 800b732:	460c      	mov	r4, r1
 800b734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b738:	f000 f8d4 	bl	800b8e4 <_read_r>
 800b73c:	2800      	cmp	r0, #0
 800b73e:	bfab      	itete	ge
 800b740:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b742:	89a3      	ldrhlt	r3, [r4, #12]
 800b744:	181b      	addge	r3, r3, r0
 800b746:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b74a:	bfac      	ite	ge
 800b74c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b74e:	81a3      	strhlt	r3, [r4, #12]
 800b750:	bd10      	pop	{r4, pc}

0800b752 <__swrite>:
 800b752:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b756:	461f      	mov	r7, r3
 800b758:	898b      	ldrh	r3, [r1, #12]
 800b75a:	05db      	lsls	r3, r3, #23
 800b75c:	4605      	mov	r5, r0
 800b75e:	460c      	mov	r4, r1
 800b760:	4616      	mov	r6, r2
 800b762:	d505      	bpl.n	800b770 <__swrite+0x1e>
 800b764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b768:	2302      	movs	r3, #2
 800b76a:	2200      	movs	r2, #0
 800b76c:	f000 f8a8 	bl	800b8c0 <_lseek_r>
 800b770:	89a3      	ldrh	r3, [r4, #12]
 800b772:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b776:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b77a:	81a3      	strh	r3, [r4, #12]
 800b77c:	4632      	mov	r2, r6
 800b77e:	463b      	mov	r3, r7
 800b780:	4628      	mov	r0, r5
 800b782:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b786:	f000 b8bf 	b.w	800b908 <_write_r>

0800b78a <__sseek>:
 800b78a:	b510      	push	{r4, lr}
 800b78c:	460c      	mov	r4, r1
 800b78e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b792:	f000 f895 	bl	800b8c0 <_lseek_r>
 800b796:	1c43      	adds	r3, r0, #1
 800b798:	89a3      	ldrh	r3, [r4, #12]
 800b79a:	bf15      	itete	ne
 800b79c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b79e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b7a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b7a6:	81a3      	strheq	r3, [r4, #12]
 800b7a8:	bf18      	it	ne
 800b7aa:	81a3      	strhne	r3, [r4, #12]
 800b7ac:	bd10      	pop	{r4, pc}

0800b7ae <__sclose>:
 800b7ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7b2:	f000 b81f 	b.w	800b7f4 <_close_r>

0800b7b6 <memset>:
 800b7b6:	4402      	add	r2, r0
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	4293      	cmp	r3, r2
 800b7bc:	d100      	bne.n	800b7c0 <memset+0xa>
 800b7be:	4770      	bx	lr
 800b7c0:	f803 1b01 	strb.w	r1, [r3], #1
 800b7c4:	e7f9      	b.n	800b7ba <memset+0x4>

0800b7c6 <strncpy>:
 800b7c6:	b510      	push	{r4, lr}
 800b7c8:	3901      	subs	r1, #1
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	b132      	cbz	r2, 800b7dc <strncpy+0x16>
 800b7ce:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b7d2:	f803 4b01 	strb.w	r4, [r3], #1
 800b7d6:	3a01      	subs	r2, #1
 800b7d8:	2c00      	cmp	r4, #0
 800b7da:	d1f7      	bne.n	800b7cc <strncpy+0x6>
 800b7dc:	441a      	add	r2, r3
 800b7de:	2100      	movs	r1, #0
 800b7e0:	4293      	cmp	r3, r2
 800b7e2:	d100      	bne.n	800b7e6 <strncpy+0x20>
 800b7e4:	bd10      	pop	{r4, pc}
 800b7e6:	f803 1b01 	strb.w	r1, [r3], #1
 800b7ea:	e7f9      	b.n	800b7e0 <strncpy+0x1a>

0800b7ec <_localeconv_r>:
 800b7ec:	4800      	ldr	r0, [pc, #0]	; (800b7f0 <_localeconv_r+0x4>)
 800b7ee:	4770      	bx	lr
 800b7f0:	20000160 	.word	0x20000160

0800b7f4 <_close_r>:
 800b7f4:	b538      	push	{r3, r4, r5, lr}
 800b7f6:	4d06      	ldr	r5, [pc, #24]	; (800b810 <_close_r+0x1c>)
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	4604      	mov	r4, r0
 800b7fc:	4608      	mov	r0, r1
 800b7fe:	602b      	str	r3, [r5, #0]
 800b800:	f7f6 faad 	bl	8001d5e <_close>
 800b804:	1c43      	adds	r3, r0, #1
 800b806:	d102      	bne.n	800b80e <_close_r+0x1a>
 800b808:	682b      	ldr	r3, [r5, #0]
 800b80a:	b103      	cbz	r3, 800b80e <_close_r+0x1a>
 800b80c:	6023      	str	r3, [r4, #0]
 800b80e:	bd38      	pop	{r3, r4, r5, pc}
 800b810:	20006194 	.word	0x20006194

0800b814 <_reclaim_reent>:
 800b814:	4b29      	ldr	r3, [pc, #164]	; (800b8bc <_reclaim_reent+0xa8>)
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	4283      	cmp	r3, r0
 800b81a:	b570      	push	{r4, r5, r6, lr}
 800b81c:	4604      	mov	r4, r0
 800b81e:	d04b      	beq.n	800b8b8 <_reclaim_reent+0xa4>
 800b820:	69c3      	ldr	r3, [r0, #28]
 800b822:	b143      	cbz	r3, 800b836 <_reclaim_reent+0x22>
 800b824:	68db      	ldr	r3, [r3, #12]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d144      	bne.n	800b8b4 <_reclaim_reent+0xa0>
 800b82a:	69e3      	ldr	r3, [r4, #28]
 800b82c:	6819      	ldr	r1, [r3, #0]
 800b82e:	b111      	cbz	r1, 800b836 <_reclaim_reent+0x22>
 800b830:	4620      	mov	r0, r4
 800b832:	f000 ff33 	bl	800c69c <_free_r>
 800b836:	6961      	ldr	r1, [r4, #20]
 800b838:	b111      	cbz	r1, 800b840 <_reclaim_reent+0x2c>
 800b83a:	4620      	mov	r0, r4
 800b83c:	f000 ff2e 	bl	800c69c <_free_r>
 800b840:	69e1      	ldr	r1, [r4, #28]
 800b842:	b111      	cbz	r1, 800b84a <_reclaim_reent+0x36>
 800b844:	4620      	mov	r0, r4
 800b846:	f000 ff29 	bl	800c69c <_free_r>
 800b84a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b84c:	b111      	cbz	r1, 800b854 <_reclaim_reent+0x40>
 800b84e:	4620      	mov	r0, r4
 800b850:	f000 ff24 	bl	800c69c <_free_r>
 800b854:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b856:	b111      	cbz	r1, 800b85e <_reclaim_reent+0x4a>
 800b858:	4620      	mov	r0, r4
 800b85a:	f000 ff1f 	bl	800c69c <_free_r>
 800b85e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b860:	b111      	cbz	r1, 800b868 <_reclaim_reent+0x54>
 800b862:	4620      	mov	r0, r4
 800b864:	f000 ff1a 	bl	800c69c <_free_r>
 800b868:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b86a:	b111      	cbz	r1, 800b872 <_reclaim_reent+0x5e>
 800b86c:	4620      	mov	r0, r4
 800b86e:	f000 ff15 	bl	800c69c <_free_r>
 800b872:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b874:	b111      	cbz	r1, 800b87c <_reclaim_reent+0x68>
 800b876:	4620      	mov	r0, r4
 800b878:	f000 ff10 	bl	800c69c <_free_r>
 800b87c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800b87e:	b111      	cbz	r1, 800b886 <_reclaim_reent+0x72>
 800b880:	4620      	mov	r0, r4
 800b882:	f000 ff0b 	bl	800c69c <_free_r>
 800b886:	6a23      	ldr	r3, [r4, #32]
 800b888:	b1b3      	cbz	r3, 800b8b8 <_reclaim_reent+0xa4>
 800b88a:	4620      	mov	r0, r4
 800b88c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b890:	4718      	bx	r3
 800b892:	5949      	ldr	r1, [r1, r5]
 800b894:	b941      	cbnz	r1, 800b8a8 <_reclaim_reent+0x94>
 800b896:	3504      	adds	r5, #4
 800b898:	69e3      	ldr	r3, [r4, #28]
 800b89a:	2d80      	cmp	r5, #128	; 0x80
 800b89c:	68d9      	ldr	r1, [r3, #12]
 800b89e:	d1f8      	bne.n	800b892 <_reclaim_reent+0x7e>
 800b8a0:	4620      	mov	r0, r4
 800b8a2:	f000 fefb 	bl	800c69c <_free_r>
 800b8a6:	e7c0      	b.n	800b82a <_reclaim_reent+0x16>
 800b8a8:	680e      	ldr	r6, [r1, #0]
 800b8aa:	4620      	mov	r0, r4
 800b8ac:	f000 fef6 	bl	800c69c <_free_r>
 800b8b0:	4631      	mov	r1, r6
 800b8b2:	e7ef      	b.n	800b894 <_reclaim_reent+0x80>
 800b8b4:	2500      	movs	r5, #0
 800b8b6:	e7ef      	b.n	800b898 <_reclaim_reent+0x84>
 800b8b8:	bd70      	pop	{r4, r5, r6, pc}
 800b8ba:	bf00      	nop
 800b8bc:	2000006c 	.word	0x2000006c

0800b8c0 <_lseek_r>:
 800b8c0:	b538      	push	{r3, r4, r5, lr}
 800b8c2:	4d07      	ldr	r5, [pc, #28]	; (800b8e0 <_lseek_r+0x20>)
 800b8c4:	4604      	mov	r4, r0
 800b8c6:	4608      	mov	r0, r1
 800b8c8:	4611      	mov	r1, r2
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	602a      	str	r2, [r5, #0]
 800b8ce:	461a      	mov	r2, r3
 800b8d0:	f7f6 fa6c 	bl	8001dac <_lseek>
 800b8d4:	1c43      	adds	r3, r0, #1
 800b8d6:	d102      	bne.n	800b8de <_lseek_r+0x1e>
 800b8d8:	682b      	ldr	r3, [r5, #0]
 800b8da:	b103      	cbz	r3, 800b8de <_lseek_r+0x1e>
 800b8dc:	6023      	str	r3, [r4, #0]
 800b8de:	bd38      	pop	{r3, r4, r5, pc}
 800b8e0:	20006194 	.word	0x20006194

0800b8e4 <_read_r>:
 800b8e4:	b538      	push	{r3, r4, r5, lr}
 800b8e6:	4d07      	ldr	r5, [pc, #28]	; (800b904 <_read_r+0x20>)
 800b8e8:	4604      	mov	r4, r0
 800b8ea:	4608      	mov	r0, r1
 800b8ec:	4611      	mov	r1, r2
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	602a      	str	r2, [r5, #0]
 800b8f2:	461a      	mov	r2, r3
 800b8f4:	f7f6 f9fa 	bl	8001cec <_read>
 800b8f8:	1c43      	adds	r3, r0, #1
 800b8fa:	d102      	bne.n	800b902 <_read_r+0x1e>
 800b8fc:	682b      	ldr	r3, [r5, #0]
 800b8fe:	b103      	cbz	r3, 800b902 <_read_r+0x1e>
 800b900:	6023      	str	r3, [r4, #0]
 800b902:	bd38      	pop	{r3, r4, r5, pc}
 800b904:	20006194 	.word	0x20006194

0800b908 <_write_r>:
 800b908:	b538      	push	{r3, r4, r5, lr}
 800b90a:	4d07      	ldr	r5, [pc, #28]	; (800b928 <_write_r+0x20>)
 800b90c:	4604      	mov	r4, r0
 800b90e:	4608      	mov	r0, r1
 800b910:	4611      	mov	r1, r2
 800b912:	2200      	movs	r2, #0
 800b914:	602a      	str	r2, [r5, #0]
 800b916:	461a      	mov	r2, r3
 800b918:	f7f6 fa05 	bl	8001d26 <_write>
 800b91c:	1c43      	adds	r3, r0, #1
 800b91e:	d102      	bne.n	800b926 <_write_r+0x1e>
 800b920:	682b      	ldr	r3, [r5, #0]
 800b922:	b103      	cbz	r3, 800b926 <_write_r+0x1e>
 800b924:	6023      	str	r3, [r4, #0]
 800b926:	bd38      	pop	{r3, r4, r5, pc}
 800b928:	20006194 	.word	0x20006194

0800b92c <__errno>:
 800b92c:	4b01      	ldr	r3, [pc, #4]	; (800b934 <__errno+0x8>)
 800b92e:	6818      	ldr	r0, [r3, #0]
 800b930:	4770      	bx	lr
 800b932:	bf00      	nop
 800b934:	2000006c 	.word	0x2000006c

0800b938 <__libc_init_array>:
 800b938:	b570      	push	{r4, r5, r6, lr}
 800b93a:	4d0d      	ldr	r5, [pc, #52]	; (800b970 <__libc_init_array+0x38>)
 800b93c:	4c0d      	ldr	r4, [pc, #52]	; (800b974 <__libc_init_array+0x3c>)
 800b93e:	1b64      	subs	r4, r4, r5
 800b940:	10a4      	asrs	r4, r4, #2
 800b942:	2600      	movs	r6, #0
 800b944:	42a6      	cmp	r6, r4
 800b946:	d109      	bne.n	800b95c <__libc_init_array+0x24>
 800b948:	4d0b      	ldr	r5, [pc, #44]	; (800b978 <__libc_init_array+0x40>)
 800b94a:	4c0c      	ldr	r4, [pc, #48]	; (800b97c <__libc_init_array+0x44>)
 800b94c:	f001 fef0 	bl	800d730 <_init>
 800b950:	1b64      	subs	r4, r4, r5
 800b952:	10a4      	asrs	r4, r4, #2
 800b954:	2600      	movs	r6, #0
 800b956:	42a6      	cmp	r6, r4
 800b958:	d105      	bne.n	800b966 <__libc_init_array+0x2e>
 800b95a:	bd70      	pop	{r4, r5, r6, pc}
 800b95c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b960:	4798      	blx	r3
 800b962:	3601      	adds	r6, #1
 800b964:	e7ee      	b.n	800b944 <__libc_init_array+0xc>
 800b966:	f855 3b04 	ldr.w	r3, [r5], #4
 800b96a:	4798      	blx	r3
 800b96c:	3601      	adds	r6, #1
 800b96e:	e7f2      	b.n	800b956 <__libc_init_array+0x1e>
 800b970:	0800dddc 	.word	0x0800dddc
 800b974:	0800dddc 	.word	0x0800dddc
 800b978:	0800dddc 	.word	0x0800dddc
 800b97c:	0800dde0 	.word	0x0800dde0

0800b980 <__retarget_lock_init_recursive>:
 800b980:	4770      	bx	lr

0800b982 <__retarget_lock_acquire_recursive>:
 800b982:	4770      	bx	lr

0800b984 <__retarget_lock_release_recursive>:
 800b984:	4770      	bx	lr

0800b986 <memcpy>:
 800b986:	440a      	add	r2, r1
 800b988:	4291      	cmp	r1, r2
 800b98a:	f100 33ff 	add.w	r3, r0, #4294967295
 800b98e:	d100      	bne.n	800b992 <memcpy+0xc>
 800b990:	4770      	bx	lr
 800b992:	b510      	push	{r4, lr}
 800b994:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b998:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b99c:	4291      	cmp	r1, r2
 800b99e:	d1f9      	bne.n	800b994 <memcpy+0xe>
 800b9a0:	bd10      	pop	{r4, pc}

0800b9a2 <quorem>:
 800b9a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9a6:	6903      	ldr	r3, [r0, #16]
 800b9a8:	690c      	ldr	r4, [r1, #16]
 800b9aa:	42a3      	cmp	r3, r4
 800b9ac:	4607      	mov	r7, r0
 800b9ae:	db7e      	blt.n	800baae <quorem+0x10c>
 800b9b0:	3c01      	subs	r4, #1
 800b9b2:	f101 0814 	add.w	r8, r1, #20
 800b9b6:	f100 0514 	add.w	r5, r0, #20
 800b9ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b9be:	9301      	str	r3, [sp, #4]
 800b9c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b9c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b9c8:	3301      	adds	r3, #1
 800b9ca:	429a      	cmp	r2, r3
 800b9cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b9d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b9d4:	fbb2 f6f3 	udiv	r6, r2, r3
 800b9d8:	d331      	bcc.n	800ba3e <quorem+0x9c>
 800b9da:	f04f 0e00 	mov.w	lr, #0
 800b9de:	4640      	mov	r0, r8
 800b9e0:	46ac      	mov	ip, r5
 800b9e2:	46f2      	mov	sl, lr
 800b9e4:	f850 2b04 	ldr.w	r2, [r0], #4
 800b9e8:	b293      	uxth	r3, r2
 800b9ea:	fb06 e303 	mla	r3, r6, r3, lr
 800b9ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b9f2:	0c1a      	lsrs	r2, r3, #16
 800b9f4:	b29b      	uxth	r3, r3
 800b9f6:	ebaa 0303 	sub.w	r3, sl, r3
 800b9fa:	f8dc a000 	ldr.w	sl, [ip]
 800b9fe:	fa13 f38a 	uxtah	r3, r3, sl
 800ba02:	fb06 220e 	mla	r2, r6, lr, r2
 800ba06:	9300      	str	r3, [sp, #0]
 800ba08:	9b00      	ldr	r3, [sp, #0]
 800ba0a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ba0e:	b292      	uxth	r2, r2
 800ba10:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ba14:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ba18:	f8bd 3000 	ldrh.w	r3, [sp]
 800ba1c:	4581      	cmp	r9, r0
 800ba1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba22:	f84c 3b04 	str.w	r3, [ip], #4
 800ba26:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ba2a:	d2db      	bcs.n	800b9e4 <quorem+0x42>
 800ba2c:	f855 300b 	ldr.w	r3, [r5, fp]
 800ba30:	b92b      	cbnz	r3, 800ba3e <quorem+0x9c>
 800ba32:	9b01      	ldr	r3, [sp, #4]
 800ba34:	3b04      	subs	r3, #4
 800ba36:	429d      	cmp	r5, r3
 800ba38:	461a      	mov	r2, r3
 800ba3a:	d32c      	bcc.n	800ba96 <quorem+0xf4>
 800ba3c:	613c      	str	r4, [r7, #16]
 800ba3e:	4638      	mov	r0, r7
 800ba40:	f001 f9a8 	bl	800cd94 <__mcmp>
 800ba44:	2800      	cmp	r0, #0
 800ba46:	db22      	blt.n	800ba8e <quorem+0xec>
 800ba48:	3601      	adds	r6, #1
 800ba4a:	4629      	mov	r1, r5
 800ba4c:	2000      	movs	r0, #0
 800ba4e:	f858 2b04 	ldr.w	r2, [r8], #4
 800ba52:	f8d1 c000 	ldr.w	ip, [r1]
 800ba56:	b293      	uxth	r3, r2
 800ba58:	1ac3      	subs	r3, r0, r3
 800ba5a:	0c12      	lsrs	r2, r2, #16
 800ba5c:	fa13 f38c 	uxtah	r3, r3, ip
 800ba60:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800ba64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ba68:	b29b      	uxth	r3, r3
 800ba6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba6e:	45c1      	cmp	r9, r8
 800ba70:	f841 3b04 	str.w	r3, [r1], #4
 800ba74:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ba78:	d2e9      	bcs.n	800ba4e <quorem+0xac>
 800ba7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba82:	b922      	cbnz	r2, 800ba8e <quorem+0xec>
 800ba84:	3b04      	subs	r3, #4
 800ba86:	429d      	cmp	r5, r3
 800ba88:	461a      	mov	r2, r3
 800ba8a:	d30a      	bcc.n	800baa2 <quorem+0x100>
 800ba8c:	613c      	str	r4, [r7, #16]
 800ba8e:	4630      	mov	r0, r6
 800ba90:	b003      	add	sp, #12
 800ba92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba96:	6812      	ldr	r2, [r2, #0]
 800ba98:	3b04      	subs	r3, #4
 800ba9a:	2a00      	cmp	r2, #0
 800ba9c:	d1ce      	bne.n	800ba3c <quorem+0x9a>
 800ba9e:	3c01      	subs	r4, #1
 800baa0:	e7c9      	b.n	800ba36 <quorem+0x94>
 800baa2:	6812      	ldr	r2, [r2, #0]
 800baa4:	3b04      	subs	r3, #4
 800baa6:	2a00      	cmp	r2, #0
 800baa8:	d1f0      	bne.n	800ba8c <quorem+0xea>
 800baaa:	3c01      	subs	r4, #1
 800baac:	e7eb      	b.n	800ba86 <quorem+0xe4>
 800baae:	2000      	movs	r0, #0
 800bab0:	e7ee      	b.n	800ba90 <quorem+0xee>
 800bab2:	0000      	movs	r0, r0
 800bab4:	0000      	movs	r0, r0
	...

0800bab8 <_dtoa_r>:
 800bab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800babc:	ed2d 8b04 	vpush	{d8-d9}
 800bac0:	69c5      	ldr	r5, [r0, #28]
 800bac2:	b093      	sub	sp, #76	; 0x4c
 800bac4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bac8:	ec57 6b10 	vmov	r6, r7, d0
 800bacc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bad0:	9107      	str	r1, [sp, #28]
 800bad2:	4604      	mov	r4, r0
 800bad4:	920a      	str	r2, [sp, #40]	; 0x28
 800bad6:	930d      	str	r3, [sp, #52]	; 0x34
 800bad8:	b975      	cbnz	r5, 800baf8 <_dtoa_r+0x40>
 800bada:	2010      	movs	r0, #16
 800badc:	f000 fe2a 	bl	800c734 <malloc>
 800bae0:	4602      	mov	r2, r0
 800bae2:	61e0      	str	r0, [r4, #28]
 800bae4:	b920      	cbnz	r0, 800baf0 <_dtoa_r+0x38>
 800bae6:	4bae      	ldr	r3, [pc, #696]	; (800bda0 <_dtoa_r+0x2e8>)
 800bae8:	21ef      	movs	r1, #239	; 0xef
 800baea:	48ae      	ldr	r0, [pc, #696]	; (800bda4 <_dtoa_r+0x2ec>)
 800baec:	f001 fcea 	bl	800d4c4 <__assert_func>
 800baf0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800baf4:	6005      	str	r5, [r0, #0]
 800baf6:	60c5      	str	r5, [r0, #12]
 800baf8:	69e3      	ldr	r3, [r4, #28]
 800bafa:	6819      	ldr	r1, [r3, #0]
 800bafc:	b151      	cbz	r1, 800bb14 <_dtoa_r+0x5c>
 800bafe:	685a      	ldr	r2, [r3, #4]
 800bb00:	604a      	str	r2, [r1, #4]
 800bb02:	2301      	movs	r3, #1
 800bb04:	4093      	lsls	r3, r2
 800bb06:	608b      	str	r3, [r1, #8]
 800bb08:	4620      	mov	r0, r4
 800bb0a:	f000 ff07 	bl	800c91c <_Bfree>
 800bb0e:	69e3      	ldr	r3, [r4, #28]
 800bb10:	2200      	movs	r2, #0
 800bb12:	601a      	str	r2, [r3, #0]
 800bb14:	1e3b      	subs	r3, r7, #0
 800bb16:	bfbb      	ittet	lt
 800bb18:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bb1c:	9303      	strlt	r3, [sp, #12]
 800bb1e:	2300      	movge	r3, #0
 800bb20:	2201      	movlt	r2, #1
 800bb22:	bfac      	ite	ge
 800bb24:	f8c8 3000 	strge.w	r3, [r8]
 800bb28:	f8c8 2000 	strlt.w	r2, [r8]
 800bb2c:	4b9e      	ldr	r3, [pc, #632]	; (800bda8 <_dtoa_r+0x2f0>)
 800bb2e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800bb32:	ea33 0308 	bics.w	r3, r3, r8
 800bb36:	d11b      	bne.n	800bb70 <_dtoa_r+0xb8>
 800bb38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bb3a:	f242 730f 	movw	r3, #9999	; 0x270f
 800bb3e:	6013      	str	r3, [r2, #0]
 800bb40:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800bb44:	4333      	orrs	r3, r6
 800bb46:	f000 8593 	beq.w	800c670 <_dtoa_r+0xbb8>
 800bb4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb4c:	b963      	cbnz	r3, 800bb68 <_dtoa_r+0xb0>
 800bb4e:	4b97      	ldr	r3, [pc, #604]	; (800bdac <_dtoa_r+0x2f4>)
 800bb50:	e027      	b.n	800bba2 <_dtoa_r+0xea>
 800bb52:	4b97      	ldr	r3, [pc, #604]	; (800bdb0 <_dtoa_r+0x2f8>)
 800bb54:	9300      	str	r3, [sp, #0]
 800bb56:	3308      	adds	r3, #8
 800bb58:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bb5a:	6013      	str	r3, [r2, #0]
 800bb5c:	9800      	ldr	r0, [sp, #0]
 800bb5e:	b013      	add	sp, #76	; 0x4c
 800bb60:	ecbd 8b04 	vpop	{d8-d9}
 800bb64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb68:	4b90      	ldr	r3, [pc, #576]	; (800bdac <_dtoa_r+0x2f4>)
 800bb6a:	9300      	str	r3, [sp, #0]
 800bb6c:	3303      	adds	r3, #3
 800bb6e:	e7f3      	b.n	800bb58 <_dtoa_r+0xa0>
 800bb70:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bb74:	2200      	movs	r2, #0
 800bb76:	ec51 0b17 	vmov	r0, r1, d7
 800bb7a:	eeb0 8a47 	vmov.f32	s16, s14
 800bb7e:	eef0 8a67 	vmov.f32	s17, s15
 800bb82:	2300      	movs	r3, #0
 800bb84:	f7f4 ffb0 	bl	8000ae8 <__aeabi_dcmpeq>
 800bb88:	4681      	mov	r9, r0
 800bb8a:	b160      	cbz	r0, 800bba6 <_dtoa_r+0xee>
 800bb8c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bb8e:	2301      	movs	r3, #1
 800bb90:	6013      	str	r3, [r2, #0]
 800bb92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	f000 8568 	beq.w	800c66a <_dtoa_r+0xbb2>
 800bb9a:	4b86      	ldr	r3, [pc, #536]	; (800bdb4 <_dtoa_r+0x2fc>)
 800bb9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bb9e:	6013      	str	r3, [r2, #0]
 800bba0:	3b01      	subs	r3, #1
 800bba2:	9300      	str	r3, [sp, #0]
 800bba4:	e7da      	b.n	800bb5c <_dtoa_r+0xa4>
 800bba6:	aa10      	add	r2, sp, #64	; 0x40
 800bba8:	a911      	add	r1, sp, #68	; 0x44
 800bbaa:	4620      	mov	r0, r4
 800bbac:	eeb0 0a48 	vmov.f32	s0, s16
 800bbb0:	eef0 0a68 	vmov.f32	s1, s17
 800bbb4:	f001 f994 	bl	800cee0 <__d2b>
 800bbb8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800bbbc:	4682      	mov	sl, r0
 800bbbe:	2d00      	cmp	r5, #0
 800bbc0:	d07f      	beq.n	800bcc2 <_dtoa_r+0x20a>
 800bbc2:	ee18 3a90 	vmov	r3, s17
 800bbc6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bbca:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800bbce:	ec51 0b18 	vmov	r0, r1, d8
 800bbd2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bbd6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bbda:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800bbde:	4619      	mov	r1, r3
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	4b75      	ldr	r3, [pc, #468]	; (800bdb8 <_dtoa_r+0x300>)
 800bbe4:	f7f4 fb60 	bl	80002a8 <__aeabi_dsub>
 800bbe8:	a367      	add	r3, pc, #412	; (adr r3, 800bd88 <_dtoa_r+0x2d0>)
 800bbea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbee:	f7f4 fd13 	bl	8000618 <__aeabi_dmul>
 800bbf2:	a367      	add	r3, pc, #412	; (adr r3, 800bd90 <_dtoa_r+0x2d8>)
 800bbf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf8:	f7f4 fb58 	bl	80002ac <__adddf3>
 800bbfc:	4606      	mov	r6, r0
 800bbfe:	4628      	mov	r0, r5
 800bc00:	460f      	mov	r7, r1
 800bc02:	f7f4 fc9f 	bl	8000544 <__aeabi_i2d>
 800bc06:	a364      	add	r3, pc, #400	; (adr r3, 800bd98 <_dtoa_r+0x2e0>)
 800bc08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc0c:	f7f4 fd04 	bl	8000618 <__aeabi_dmul>
 800bc10:	4602      	mov	r2, r0
 800bc12:	460b      	mov	r3, r1
 800bc14:	4630      	mov	r0, r6
 800bc16:	4639      	mov	r1, r7
 800bc18:	f7f4 fb48 	bl	80002ac <__adddf3>
 800bc1c:	4606      	mov	r6, r0
 800bc1e:	460f      	mov	r7, r1
 800bc20:	f7f4 ffaa 	bl	8000b78 <__aeabi_d2iz>
 800bc24:	2200      	movs	r2, #0
 800bc26:	4683      	mov	fp, r0
 800bc28:	2300      	movs	r3, #0
 800bc2a:	4630      	mov	r0, r6
 800bc2c:	4639      	mov	r1, r7
 800bc2e:	f7f4 ff65 	bl	8000afc <__aeabi_dcmplt>
 800bc32:	b148      	cbz	r0, 800bc48 <_dtoa_r+0x190>
 800bc34:	4658      	mov	r0, fp
 800bc36:	f7f4 fc85 	bl	8000544 <__aeabi_i2d>
 800bc3a:	4632      	mov	r2, r6
 800bc3c:	463b      	mov	r3, r7
 800bc3e:	f7f4 ff53 	bl	8000ae8 <__aeabi_dcmpeq>
 800bc42:	b908      	cbnz	r0, 800bc48 <_dtoa_r+0x190>
 800bc44:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bc48:	f1bb 0f16 	cmp.w	fp, #22
 800bc4c:	d857      	bhi.n	800bcfe <_dtoa_r+0x246>
 800bc4e:	4b5b      	ldr	r3, [pc, #364]	; (800bdbc <_dtoa_r+0x304>)
 800bc50:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bc54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc58:	ec51 0b18 	vmov	r0, r1, d8
 800bc5c:	f7f4 ff4e 	bl	8000afc <__aeabi_dcmplt>
 800bc60:	2800      	cmp	r0, #0
 800bc62:	d04e      	beq.n	800bd02 <_dtoa_r+0x24a>
 800bc64:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bc68:	2300      	movs	r3, #0
 800bc6a:	930c      	str	r3, [sp, #48]	; 0x30
 800bc6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bc6e:	1b5b      	subs	r3, r3, r5
 800bc70:	1e5a      	subs	r2, r3, #1
 800bc72:	bf45      	ittet	mi
 800bc74:	f1c3 0301 	rsbmi	r3, r3, #1
 800bc78:	9305      	strmi	r3, [sp, #20]
 800bc7a:	2300      	movpl	r3, #0
 800bc7c:	2300      	movmi	r3, #0
 800bc7e:	9206      	str	r2, [sp, #24]
 800bc80:	bf54      	ite	pl
 800bc82:	9305      	strpl	r3, [sp, #20]
 800bc84:	9306      	strmi	r3, [sp, #24]
 800bc86:	f1bb 0f00 	cmp.w	fp, #0
 800bc8a:	db3c      	blt.n	800bd06 <_dtoa_r+0x24e>
 800bc8c:	9b06      	ldr	r3, [sp, #24]
 800bc8e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800bc92:	445b      	add	r3, fp
 800bc94:	9306      	str	r3, [sp, #24]
 800bc96:	2300      	movs	r3, #0
 800bc98:	9308      	str	r3, [sp, #32]
 800bc9a:	9b07      	ldr	r3, [sp, #28]
 800bc9c:	2b09      	cmp	r3, #9
 800bc9e:	d868      	bhi.n	800bd72 <_dtoa_r+0x2ba>
 800bca0:	2b05      	cmp	r3, #5
 800bca2:	bfc4      	itt	gt
 800bca4:	3b04      	subgt	r3, #4
 800bca6:	9307      	strgt	r3, [sp, #28]
 800bca8:	9b07      	ldr	r3, [sp, #28]
 800bcaa:	f1a3 0302 	sub.w	r3, r3, #2
 800bcae:	bfcc      	ite	gt
 800bcb0:	2500      	movgt	r5, #0
 800bcb2:	2501      	movle	r5, #1
 800bcb4:	2b03      	cmp	r3, #3
 800bcb6:	f200 8085 	bhi.w	800bdc4 <_dtoa_r+0x30c>
 800bcba:	e8df f003 	tbb	[pc, r3]
 800bcbe:	3b2e      	.short	0x3b2e
 800bcc0:	5839      	.short	0x5839
 800bcc2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bcc6:	441d      	add	r5, r3
 800bcc8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bccc:	2b20      	cmp	r3, #32
 800bcce:	bfc1      	itttt	gt
 800bcd0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bcd4:	fa08 f803 	lslgt.w	r8, r8, r3
 800bcd8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800bcdc:	fa26 f303 	lsrgt.w	r3, r6, r3
 800bce0:	bfd6      	itet	le
 800bce2:	f1c3 0320 	rsble	r3, r3, #32
 800bce6:	ea48 0003 	orrgt.w	r0, r8, r3
 800bcea:	fa06 f003 	lslle.w	r0, r6, r3
 800bcee:	f7f4 fc19 	bl	8000524 <__aeabi_ui2d>
 800bcf2:	2201      	movs	r2, #1
 800bcf4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800bcf8:	3d01      	subs	r5, #1
 800bcfa:	920e      	str	r2, [sp, #56]	; 0x38
 800bcfc:	e76f      	b.n	800bbde <_dtoa_r+0x126>
 800bcfe:	2301      	movs	r3, #1
 800bd00:	e7b3      	b.n	800bc6a <_dtoa_r+0x1b2>
 800bd02:	900c      	str	r0, [sp, #48]	; 0x30
 800bd04:	e7b2      	b.n	800bc6c <_dtoa_r+0x1b4>
 800bd06:	9b05      	ldr	r3, [sp, #20]
 800bd08:	eba3 030b 	sub.w	r3, r3, fp
 800bd0c:	9305      	str	r3, [sp, #20]
 800bd0e:	f1cb 0300 	rsb	r3, fp, #0
 800bd12:	9308      	str	r3, [sp, #32]
 800bd14:	2300      	movs	r3, #0
 800bd16:	930b      	str	r3, [sp, #44]	; 0x2c
 800bd18:	e7bf      	b.n	800bc9a <_dtoa_r+0x1e2>
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	9309      	str	r3, [sp, #36]	; 0x24
 800bd1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	dc52      	bgt.n	800bdca <_dtoa_r+0x312>
 800bd24:	2301      	movs	r3, #1
 800bd26:	9301      	str	r3, [sp, #4]
 800bd28:	9304      	str	r3, [sp, #16]
 800bd2a:	461a      	mov	r2, r3
 800bd2c:	920a      	str	r2, [sp, #40]	; 0x28
 800bd2e:	e00b      	b.n	800bd48 <_dtoa_r+0x290>
 800bd30:	2301      	movs	r3, #1
 800bd32:	e7f3      	b.n	800bd1c <_dtoa_r+0x264>
 800bd34:	2300      	movs	r3, #0
 800bd36:	9309      	str	r3, [sp, #36]	; 0x24
 800bd38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd3a:	445b      	add	r3, fp
 800bd3c:	9301      	str	r3, [sp, #4]
 800bd3e:	3301      	adds	r3, #1
 800bd40:	2b01      	cmp	r3, #1
 800bd42:	9304      	str	r3, [sp, #16]
 800bd44:	bfb8      	it	lt
 800bd46:	2301      	movlt	r3, #1
 800bd48:	69e0      	ldr	r0, [r4, #28]
 800bd4a:	2100      	movs	r1, #0
 800bd4c:	2204      	movs	r2, #4
 800bd4e:	f102 0614 	add.w	r6, r2, #20
 800bd52:	429e      	cmp	r6, r3
 800bd54:	d93d      	bls.n	800bdd2 <_dtoa_r+0x31a>
 800bd56:	6041      	str	r1, [r0, #4]
 800bd58:	4620      	mov	r0, r4
 800bd5a:	f000 fd9f 	bl	800c89c <_Balloc>
 800bd5e:	9000      	str	r0, [sp, #0]
 800bd60:	2800      	cmp	r0, #0
 800bd62:	d139      	bne.n	800bdd8 <_dtoa_r+0x320>
 800bd64:	4b16      	ldr	r3, [pc, #88]	; (800bdc0 <_dtoa_r+0x308>)
 800bd66:	4602      	mov	r2, r0
 800bd68:	f240 11af 	movw	r1, #431	; 0x1af
 800bd6c:	e6bd      	b.n	800baea <_dtoa_r+0x32>
 800bd6e:	2301      	movs	r3, #1
 800bd70:	e7e1      	b.n	800bd36 <_dtoa_r+0x27e>
 800bd72:	2501      	movs	r5, #1
 800bd74:	2300      	movs	r3, #0
 800bd76:	9307      	str	r3, [sp, #28]
 800bd78:	9509      	str	r5, [sp, #36]	; 0x24
 800bd7a:	f04f 33ff 	mov.w	r3, #4294967295
 800bd7e:	9301      	str	r3, [sp, #4]
 800bd80:	9304      	str	r3, [sp, #16]
 800bd82:	2200      	movs	r2, #0
 800bd84:	2312      	movs	r3, #18
 800bd86:	e7d1      	b.n	800bd2c <_dtoa_r+0x274>
 800bd88:	636f4361 	.word	0x636f4361
 800bd8c:	3fd287a7 	.word	0x3fd287a7
 800bd90:	8b60c8b3 	.word	0x8b60c8b3
 800bd94:	3fc68a28 	.word	0x3fc68a28
 800bd98:	509f79fb 	.word	0x509f79fb
 800bd9c:	3fd34413 	.word	0x3fd34413
 800bda0:	0800daa1 	.word	0x0800daa1
 800bda4:	0800dab8 	.word	0x0800dab8
 800bda8:	7ff00000 	.word	0x7ff00000
 800bdac:	0800da9d 	.word	0x0800da9d
 800bdb0:	0800da94 	.word	0x0800da94
 800bdb4:	0800da71 	.word	0x0800da71
 800bdb8:	3ff80000 	.word	0x3ff80000
 800bdbc:	0800dba8 	.word	0x0800dba8
 800bdc0:	0800db10 	.word	0x0800db10
 800bdc4:	2301      	movs	r3, #1
 800bdc6:	9309      	str	r3, [sp, #36]	; 0x24
 800bdc8:	e7d7      	b.n	800bd7a <_dtoa_r+0x2c2>
 800bdca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdcc:	9301      	str	r3, [sp, #4]
 800bdce:	9304      	str	r3, [sp, #16]
 800bdd0:	e7ba      	b.n	800bd48 <_dtoa_r+0x290>
 800bdd2:	3101      	adds	r1, #1
 800bdd4:	0052      	lsls	r2, r2, #1
 800bdd6:	e7ba      	b.n	800bd4e <_dtoa_r+0x296>
 800bdd8:	69e3      	ldr	r3, [r4, #28]
 800bdda:	9a00      	ldr	r2, [sp, #0]
 800bddc:	601a      	str	r2, [r3, #0]
 800bdde:	9b04      	ldr	r3, [sp, #16]
 800bde0:	2b0e      	cmp	r3, #14
 800bde2:	f200 80a8 	bhi.w	800bf36 <_dtoa_r+0x47e>
 800bde6:	2d00      	cmp	r5, #0
 800bde8:	f000 80a5 	beq.w	800bf36 <_dtoa_r+0x47e>
 800bdec:	f1bb 0f00 	cmp.w	fp, #0
 800bdf0:	dd38      	ble.n	800be64 <_dtoa_r+0x3ac>
 800bdf2:	4bc0      	ldr	r3, [pc, #768]	; (800c0f4 <_dtoa_r+0x63c>)
 800bdf4:	f00b 020f 	and.w	r2, fp, #15
 800bdf8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bdfc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800be00:	e9d3 6700 	ldrd	r6, r7, [r3]
 800be04:	ea4f 182b 	mov.w	r8, fp, asr #4
 800be08:	d019      	beq.n	800be3e <_dtoa_r+0x386>
 800be0a:	4bbb      	ldr	r3, [pc, #748]	; (800c0f8 <_dtoa_r+0x640>)
 800be0c:	ec51 0b18 	vmov	r0, r1, d8
 800be10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800be14:	f7f4 fd2a 	bl	800086c <__aeabi_ddiv>
 800be18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be1c:	f008 080f 	and.w	r8, r8, #15
 800be20:	2503      	movs	r5, #3
 800be22:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c0f8 <_dtoa_r+0x640>
 800be26:	f1b8 0f00 	cmp.w	r8, #0
 800be2a:	d10a      	bne.n	800be42 <_dtoa_r+0x38a>
 800be2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be30:	4632      	mov	r2, r6
 800be32:	463b      	mov	r3, r7
 800be34:	f7f4 fd1a 	bl	800086c <__aeabi_ddiv>
 800be38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be3c:	e02b      	b.n	800be96 <_dtoa_r+0x3de>
 800be3e:	2502      	movs	r5, #2
 800be40:	e7ef      	b.n	800be22 <_dtoa_r+0x36a>
 800be42:	f018 0f01 	tst.w	r8, #1
 800be46:	d008      	beq.n	800be5a <_dtoa_r+0x3a2>
 800be48:	4630      	mov	r0, r6
 800be4a:	4639      	mov	r1, r7
 800be4c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800be50:	f7f4 fbe2 	bl	8000618 <__aeabi_dmul>
 800be54:	3501      	adds	r5, #1
 800be56:	4606      	mov	r6, r0
 800be58:	460f      	mov	r7, r1
 800be5a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800be5e:	f109 0908 	add.w	r9, r9, #8
 800be62:	e7e0      	b.n	800be26 <_dtoa_r+0x36e>
 800be64:	f000 809f 	beq.w	800bfa6 <_dtoa_r+0x4ee>
 800be68:	f1cb 0600 	rsb	r6, fp, #0
 800be6c:	4ba1      	ldr	r3, [pc, #644]	; (800c0f4 <_dtoa_r+0x63c>)
 800be6e:	4fa2      	ldr	r7, [pc, #648]	; (800c0f8 <_dtoa_r+0x640>)
 800be70:	f006 020f 	and.w	r2, r6, #15
 800be74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be7c:	ec51 0b18 	vmov	r0, r1, d8
 800be80:	f7f4 fbca 	bl	8000618 <__aeabi_dmul>
 800be84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be88:	1136      	asrs	r6, r6, #4
 800be8a:	2300      	movs	r3, #0
 800be8c:	2502      	movs	r5, #2
 800be8e:	2e00      	cmp	r6, #0
 800be90:	d17e      	bne.n	800bf90 <_dtoa_r+0x4d8>
 800be92:	2b00      	cmp	r3, #0
 800be94:	d1d0      	bne.n	800be38 <_dtoa_r+0x380>
 800be96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800be98:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	f000 8084 	beq.w	800bfaa <_dtoa_r+0x4f2>
 800bea2:	4b96      	ldr	r3, [pc, #600]	; (800c0fc <_dtoa_r+0x644>)
 800bea4:	2200      	movs	r2, #0
 800bea6:	4640      	mov	r0, r8
 800bea8:	4649      	mov	r1, r9
 800beaa:	f7f4 fe27 	bl	8000afc <__aeabi_dcmplt>
 800beae:	2800      	cmp	r0, #0
 800beb0:	d07b      	beq.n	800bfaa <_dtoa_r+0x4f2>
 800beb2:	9b04      	ldr	r3, [sp, #16]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d078      	beq.n	800bfaa <_dtoa_r+0x4f2>
 800beb8:	9b01      	ldr	r3, [sp, #4]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	dd39      	ble.n	800bf32 <_dtoa_r+0x47a>
 800bebe:	4b90      	ldr	r3, [pc, #576]	; (800c100 <_dtoa_r+0x648>)
 800bec0:	2200      	movs	r2, #0
 800bec2:	4640      	mov	r0, r8
 800bec4:	4649      	mov	r1, r9
 800bec6:	f7f4 fba7 	bl	8000618 <__aeabi_dmul>
 800beca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bece:	9e01      	ldr	r6, [sp, #4]
 800bed0:	f10b 37ff 	add.w	r7, fp, #4294967295
 800bed4:	3501      	adds	r5, #1
 800bed6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800beda:	4628      	mov	r0, r5
 800bedc:	f7f4 fb32 	bl	8000544 <__aeabi_i2d>
 800bee0:	4642      	mov	r2, r8
 800bee2:	464b      	mov	r3, r9
 800bee4:	f7f4 fb98 	bl	8000618 <__aeabi_dmul>
 800bee8:	4b86      	ldr	r3, [pc, #536]	; (800c104 <_dtoa_r+0x64c>)
 800beea:	2200      	movs	r2, #0
 800beec:	f7f4 f9de 	bl	80002ac <__adddf3>
 800bef0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800bef4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bef8:	9303      	str	r3, [sp, #12]
 800befa:	2e00      	cmp	r6, #0
 800befc:	d158      	bne.n	800bfb0 <_dtoa_r+0x4f8>
 800befe:	4b82      	ldr	r3, [pc, #520]	; (800c108 <_dtoa_r+0x650>)
 800bf00:	2200      	movs	r2, #0
 800bf02:	4640      	mov	r0, r8
 800bf04:	4649      	mov	r1, r9
 800bf06:	f7f4 f9cf 	bl	80002a8 <__aeabi_dsub>
 800bf0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bf0e:	4680      	mov	r8, r0
 800bf10:	4689      	mov	r9, r1
 800bf12:	f7f4 fe11 	bl	8000b38 <__aeabi_dcmpgt>
 800bf16:	2800      	cmp	r0, #0
 800bf18:	f040 8296 	bne.w	800c448 <_dtoa_r+0x990>
 800bf1c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800bf20:	4640      	mov	r0, r8
 800bf22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf26:	4649      	mov	r1, r9
 800bf28:	f7f4 fde8 	bl	8000afc <__aeabi_dcmplt>
 800bf2c:	2800      	cmp	r0, #0
 800bf2e:	f040 8289 	bne.w	800c444 <_dtoa_r+0x98c>
 800bf32:	ed8d 8b02 	vstr	d8, [sp, #8]
 800bf36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	f2c0 814e 	blt.w	800c1da <_dtoa_r+0x722>
 800bf3e:	f1bb 0f0e 	cmp.w	fp, #14
 800bf42:	f300 814a 	bgt.w	800c1da <_dtoa_r+0x722>
 800bf46:	4b6b      	ldr	r3, [pc, #428]	; (800c0f4 <_dtoa_r+0x63c>)
 800bf48:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bf4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bf50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	f280 80dc 	bge.w	800c110 <_dtoa_r+0x658>
 800bf58:	9b04      	ldr	r3, [sp, #16]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	f300 80d8 	bgt.w	800c110 <_dtoa_r+0x658>
 800bf60:	f040 826f 	bne.w	800c442 <_dtoa_r+0x98a>
 800bf64:	4b68      	ldr	r3, [pc, #416]	; (800c108 <_dtoa_r+0x650>)
 800bf66:	2200      	movs	r2, #0
 800bf68:	4640      	mov	r0, r8
 800bf6a:	4649      	mov	r1, r9
 800bf6c:	f7f4 fb54 	bl	8000618 <__aeabi_dmul>
 800bf70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bf74:	f7f4 fdd6 	bl	8000b24 <__aeabi_dcmpge>
 800bf78:	9e04      	ldr	r6, [sp, #16]
 800bf7a:	4637      	mov	r7, r6
 800bf7c:	2800      	cmp	r0, #0
 800bf7e:	f040 8245 	bne.w	800c40c <_dtoa_r+0x954>
 800bf82:	9d00      	ldr	r5, [sp, #0]
 800bf84:	2331      	movs	r3, #49	; 0x31
 800bf86:	f805 3b01 	strb.w	r3, [r5], #1
 800bf8a:	f10b 0b01 	add.w	fp, fp, #1
 800bf8e:	e241      	b.n	800c414 <_dtoa_r+0x95c>
 800bf90:	07f2      	lsls	r2, r6, #31
 800bf92:	d505      	bpl.n	800bfa0 <_dtoa_r+0x4e8>
 800bf94:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf98:	f7f4 fb3e 	bl	8000618 <__aeabi_dmul>
 800bf9c:	3501      	adds	r5, #1
 800bf9e:	2301      	movs	r3, #1
 800bfa0:	1076      	asrs	r6, r6, #1
 800bfa2:	3708      	adds	r7, #8
 800bfa4:	e773      	b.n	800be8e <_dtoa_r+0x3d6>
 800bfa6:	2502      	movs	r5, #2
 800bfa8:	e775      	b.n	800be96 <_dtoa_r+0x3de>
 800bfaa:	9e04      	ldr	r6, [sp, #16]
 800bfac:	465f      	mov	r7, fp
 800bfae:	e792      	b.n	800bed6 <_dtoa_r+0x41e>
 800bfb0:	9900      	ldr	r1, [sp, #0]
 800bfb2:	4b50      	ldr	r3, [pc, #320]	; (800c0f4 <_dtoa_r+0x63c>)
 800bfb4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bfb8:	4431      	add	r1, r6
 800bfba:	9102      	str	r1, [sp, #8]
 800bfbc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bfbe:	eeb0 9a47 	vmov.f32	s18, s14
 800bfc2:	eef0 9a67 	vmov.f32	s19, s15
 800bfc6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bfca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bfce:	2900      	cmp	r1, #0
 800bfd0:	d044      	beq.n	800c05c <_dtoa_r+0x5a4>
 800bfd2:	494e      	ldr	r1, [pc, #312]	; (800c10c <_dtoa_r+0x654>)
 800bfd4:	2000      	movs	r0, #0
 800bfd6:	f7f4 fc49 	bl	800086c <__aeabi_ddiv>
 800bfda:	ec53 2b19 	vmov	r2, r3, d9
 800bfde:	f7f4 f963 	bl	80002a8 <__aeabi_dsub>
 800bfe2:	9d00      	ldr	r5, [sp, #0]
 800bfe4:	ec41 0b19 	vmov	d9, r0, r1
 800bfe8:	4649      	mov	r1, r9
 800bfea:	4640      	mov	r0, r8
 800bfec:	f7f4 fdc4 	bl	8000b78 <__aeabi_d2iz>
 800bff0:	4606      	mov	r6, r0
 800bff2:	f7f4 faa7 	bl	8000544 <__aeabi_i2d>
 800bff6:	4602      	mov	r2, r0
 800bff8:	460b      	mov	r3, r1
 800bffa:	4640      	mov	r0, r8
 800bffc:	4649      	mov	r1, r9
 800bffe:	f7f4 f953 	bl	80002a8 <__aeabi_dsub>
 800c002:	3630      	adds	r6, #48	; 0x30
 800c004:	f805 6b01 	strb.w	r6, [r5], #1
 800c008:	ec53 2b19 	vmov	r2, r3, d9
 800c00c:	4680      	mov	r8, r0
 800c00e:	4689      	mov	r9, r1
 800c010:	f7f4 fd74 	bl	8000afc <__aeabi_dcmplt>
 800c014:	2800      	cmp	r0, #0
 800c016:	d164      	bne.n	800c0e2 <_dtoa_r+0x62a>
 800c018:	4642      	mov	r2, r8
 800c01a:	464b      	mov	r3, r9
 800c01c:	4937      	ldr	r1, [pc, #220]	; (800c0fc <_dtoa_r+0x644>)
 800c01e:	2000      	movs	r0, #0
 800c020:	f7f4 f942 	bl	80002a8 <__aeabi_dsub>
 800c024:	ec53 2b19 	vmov	r2, r3, d9
 800c028:	f7f4 fd68 	bl	8000afc <__aeabi_dcmplt>
 800c02c:	2800      	cmp	r0, #0
 800c02e:	f040 80b6 	bne.w	800c19e <_dtoa_r+0x6e6>
 800c032:	9b02      	ldr	r3, [sp, #8]
 800c034:	429d      	cmp	r5, r3
 800c036:	f43f af7c 	beq.w	800bf32 <_dtoa_r+0x47a>
 800c03a:	4b31      	ldr	r3, [pc, #196]	; (800c100 <_dtoa_r+0x648>)
 800c03c:	ec51 0b19 	vmov	r0, r1, d9
 800c040:	2200      	movs	r2, #0
 800c042:	f7f4 fae9 	bl	8000618 <__aeabi_dmul>
 800c046:	4b2e      	ldr	r3, [pc, #184]	; (800c100 <_dtoa_r+0x648>)
 800c048:	ec41 0b19 	vmov	d9, r0, r1
 800c04c:	2200      	movs	r2, #0
 800c04e:	4640      	mov	r0, r8
 800c050:	4649      	mov	r1, r9
 800c052:	f7f4 fae1 	bl	8000618 <__aeabi_dmul>
 800c056:	4680      	mov	r8, r0
 800c058:	4689      	mov	r9, r1
 800c05a:	e7c5      	b.n	800bfe8 <_dtoa_r+0x530>
 800c05c:	ec51 0b17 	vmov	r0, r1, d7
 800c060:	f7f4 fada 	bl	8000618 <__aeabi_dmul>
 800c064:	9b02      	ldr	r3, [sp, #8]
 800c066:	9d00      	ldr	r5, [sp, #0]
 800c068:	930f      	str	r3, [sp, #60]	; 0x3c
 800c06a:	ec41 0b19 	vmov	d9, r0, r1
 800c06e:	4649      	mov	r1, r9
 800c070:	4640      	mov	r0, r8
 800c072:	f7f4 fd81 	bl	8000b78 <__aeabi_d2iz>
 800c076:	4606      	mov	r6, r0
 800c078:	f7f4 fa64 	bl	8000544 <__aeabi_i2d>
 800c07c:	3630      	adds	r6, #48	; 0x30
 800c07e:	4602      	mov	r2, r0
 800c080:	460b      	mov	r3, r1
 800c082:	4640      	mov	r0, r8
 800c084:	4649      	mov	r1, r9
 800c086:	f7f4 f90f 	bl	80002a8 <__aeabi_dsub>
 800c08a:	f805 6b01 	strb.w	r6, [r5], #1
 800c08e:	9b02      	ldr	r3, [sp, #8]
 800c090:	429d      	cmp	r5, r3
 800c092:	4680      	mov	r8, r0
 800c094:	4689      	mov	r9, r1
 800c096:	f04f 0200 	mov.w	r2, #0
 800c09a:	d124      	bne.n	800c0e6 <_dtoa_r+0x62e>
 800c09c:	4b1b      	ldr	r3, [pc, #108]	; (800c10c <_dtoa_r+0x654>)
 800c09e:	ec51 0b19 	vmov	r0, r1, d9
 800c0a2:	f7f4 f903 	bl	80002ac <__adddf3>
 800c0a6:	4602      	mov	r2, r0
 800c0a8:	460b      	mov	r3, r1
 800c0aa:	4640      	mov	r0, r8
 800c0ac:	4649      	mov	r1, r9
 800c0ae:	f7f4 fd43 	bl	8000b38 <__aeabi_dcmpgt>
 800c0b2:	2800      	cmp	r0, #0
 800c0b4:	d173      	bne.n	800c19e <_dtoa_r+0x6e6>
 800c0b6:	ec53 2b19 	vmov	r2, r3, d9
 800c0ba:	4914      	ldr	r1, [pc, #80]	; (800c10c <_dtoa_r+0x654>)
 800c0bc:	2000      	movs	r0, #0
 800c0be:	f7f4 f8f3 	bl	80002a8 <__aeabi_dsub>
 800c0c2:	4602      	mov	r2, r0
 800c0c4:	460b      	mov	r3, r1
 800c0c6:	4640      	mov	r0, r8
 800c0c8:	4649      	mov	r1, r9
 800c0ca:	f7f4 fd17 	bl	8000afc <__aeabi_dcmplt>
 800c0ce:	2800      	cmp	r0, #0
 800c0d0:	f43f af2f 	beq.w	800bf32 <_dtoa_r+0x47a>
 800c0d4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c0d6:	1e6b      	subs	r3, r5, #1
 800c0d8:	930f      	str	r3, [sp, #60]	; 0x3c
 800c0da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c0de:	2b30      	cmp	r3, #48	; 0x30
 800c0e0:	d0f8      	beq.n	800c0d4 <_dtoa_r+0x61c>
 800c0e2:	46bb      	mov	fp, r7
 800c0e4:	e04a      	b.n	800c17c <_dtoa_r+0x6c4>
 800c0e6:	4b06      	ldr	r3, [pc, #24]	; (800c100 <_dtoa_r+0x648>)
 800c0e8:	f7f4 fa96 	bl	8000618 <__aeabi_dmul>
 800c0ec:	4680      	mov	r8, r0
 800c0ee:	4689      	mov	r9, r1
 800c0f0:	e7bd      	b.n	800c06e <_dtoa_r+0x5b6>
 800c0f2:	bf00      	nop
 800c0f4:	0800dba8 	.word	0x0800dba8
 800c0f8:	0800db80 	.word	0x0800db80
 800c0fc:	3ff00000 	.word	0x3ff00000
 800c100:	40240000 	.word	0x40240000
 800c104:	401c0000 	.word	0x401c0000
 800c108:	40140000 	.word	0x40140000
 800c10c:	3fe00000 	.word	0x3fe00000
 800c110:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c114:	9d00      	ldr	r5, [sp, #0]
 800c116:	4642      	mov	r2, r8
 800c118:	464b      	mov	r3, r9
 800c11a:	4630      	mov	r0, r6
 800c11c:	4639      	mov	r1, r7
 800c11e:	f7f4 fba5 	bl	800086c <__aeabi_ddiv>
 800c122:	f7f4 fd29 	bl	8000b78 <__aeabi_d2iz>
 800c126:	9001      	str	r0, [sp, #4]
 800c128:	f7f4 fa0c 	bl	8000544 <__aeabi_i2d>
 800c12c:	4642      	mov	r2, r8
 800c12e:	464b      	mov	r3, r9
 800c130:	f7f4 fa72 	bl	8000618 <__aeabi_dmul>
 800c134:	4602      	mov	r2, r0
 800c136:	460b      	mov	r3, r1
 800c138:	4630      	mov	r0, r6
 800c13a:	4639      	mov	r1, r7
 800c13c:	f7f4 f8b4 	bl	80002a8 <__aeabi_dsub>
 800c140:	9e01      	ldr	r6, [sp, #4]
 800c142:	9f04      	ldr	r7, [sp, #16]
 800c144:	3630      	adds	r6, #48	; 0x30
 800c146:	f805 6b01 	strb.w	r6, [r5], #1
 800c14a:	9e00      	ldr	r6, [sp, #0]
 800c14c:	1bae      	subs	r6, r5, r6
 800c14e:	42b7      	cmp	r7, r6
 800c150:	4602      	mov	r2, r0
 800c152:	460b      	mov	r3, r1
 800c154:	d134      	bne.n	800c1c0 <_dtoa_r+0x708>
 800c156:	f7f4 f8a9 	bl	80002ac <__adddf3>
 800c15a:	4642      	mov	r2, r8
 800c15c:	464b      	mov	r3, r9
 800c15e:	4606      	mov	r6, r0
 800c160:	460f      	mov	r7, r1
 800c162:	f7f4 fce9 	bl	8000b38 <__aeabi_dcmpgt>
 800c166:	b9c8      	cbnz	r0, 800c19c <_dtoa_r+0x6e4>
 800c168:	4642      	mov	r2, r8
 800c16a:	464b      	mov	r3, r9
 800c16c:	4630      	mov	r0, r6
 800c16e:	4639      	mov	r1, r7
 800c170:	f7f4 fcba 	bl	8000ae8 <__aeabi_dcmpeq>
 800c174:	b110      	cbz	r0, 800c17c <_dtoa_r+0x6c4>
 800c176:	9b01      	ldr	r3, [sp, #4]
 800c178:	07db      	lsls	r3, r3, #31
 800c17a:	d40f      	bmi.n	800c19c <_dtoa_r+0x6e4>
 800c17c:	4651      	mov	r1, sl
 800c17e:	4620      	mov	r0, r4
 800c180:	f000 fbcc 	bl	800c91c <_Bfree>
 800c184:	2300      	movs	r3, #0
 800c186:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c188:	702b      	strb	r3, [r5, #0]
 800c18a:	f10b 0301 	add.w	r3, fp, #1
 800c18e:	6013      	str	r3, [r2, #0]
 800c190:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c192:	2b00      	cmp	r3, #0
 800c194:	f43f ace2 	beq.w	800bb5c <_dtoa_r+0xa4>
 800c198:	601d      	str	r5, [r3, #0]
 800c19a:	e4df      	b.n	800bb5c <_dtoa_r+0xa4>
 800c19c:	465f      	mov	r7, fp
 800c19e:	462b      	mov	r3, r5
 800c1a0:	461d      	mov	r5, r3
 800c1a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c1a6:	2a39      	cmp	r2, #57	; 0x39
 800c1a8:	d106      	bne.n	800c1b8 <_dtoa_r+0x700>
 800c1aa:	9a00      	ldr	r2, [sp, #0]
 800c1ac:	429a      	cmp	r2, r3
 800c1ae:	d1f7      	bne.n	800c1a0 <_dtoa_r+0x6e8>
 800c1b0:	9900      	ldr	r1, [sp, #0]
 800c1b2:	2230      	movs	r2, #48	; 0x30
 800c1b4:	3701      	adds	r7, #1
 800c1b6:	700a      	strb	r2, [r1, #0]
 800c1b8:	781a      	ldrb	r2, [r3, #0]
 800c1ba:	3201      	adds	r2, #1
 800c1bc:	701a      	strb	r2, [r3, #0]
 800c1be:	e790      	b.n	800c0e2 <_dtoa_r+0x62a>
 800c1c0:	4ba3      	ldr	r3, [pc, #652]	; (800c450 <_dtoa_r+0x998>)
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	f7f4 fa28 	bl	8000618 <__aeabi_dmul>
 800c1c8:	2200      	movs	r2, #0
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	4606      	mov	r6, r0
 800c1ce:	460f      	mov	r7, r1
 800c1d0:	f7f4 fc8a 	bl	8000ae8 <__aeabi_dcmpeq>
 800c1d4:	2800      	cmp	r0, #0
 800c1d6:	d09e      	beq.n	800c116 <_dtoa_r+0x65e>
 800c1d8:	e7d0      	b.n	800c17c <_dtoa_r+0x6c4>
 800c1da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c1dc:	2a00      	cmp	r2, #0
 800c1de:	f000 80ca 	beq.w	800c376 <_dtoa_r+0x8be>
 800c1e2:	9a07      	ldr	r2, [sp, #28]
 800c1e4:	2a01      	cmp	r2, #1
 800c1e6:	f300 80ad 	bgt.w	800c344 <_dtoa_r+0x88c>
 800c1ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c1ec:	2a00      	cmp	r2, #0
 800c1ee:	f000 80a5 	beq.w	800c33c <_dtoa_r+0x884>
 800c1f2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c1f6:	9e08      	ldr	r6, [sp, #32]
 800c1f8:	9d05      	ldr	r5, [sp, #20]
 800c1fa:	9a05      	ldr	r2, [sp, #20]
 800c1fc:	441a      	add	r2, r3
 800c1fe:	9205      	str	r2, [sp, #20]
 800c200:	9a06      	ldr	r2, [sp, #24]
 800c202:	2101      	movs	r1, #1
 800c204:	441a      	add	r2, r3
 800c206:	4620      	mov	r0, r4
 800c208:	9206      	str	r2, [sp, #24]
 800c20a:	f000 fc3d 	bl	800ca88 <__i2b>
 800c20e:	4607      	mov	r7, r0
 800c210:	b165      	cbz	r5, 800c22c <_dtoa_r+0x774>
 800c212:	9b06      	ldr	r3, [sp, #24]
 800c214:	2b00      	cmp	r3, #0
 800c216:	dd09      	ble.n	800c22c <_dtoa_r+0x774>
 800c218:	42ab      	cmp	r3, r5
 800c21a:	9a05      	ldr	r2, [sp, #20]
 800c21c:	bfa8      	it	ge
 800c21e:	462b      	movge	r3, r5
 800c220:	1ad2      	subs	r2, r2, r3
 800c222:	9205      	str	r2, [sp, #20]
 800c224:	9a06      	ldr	r2, [sp, #24]
 800c226:	1aed      	subs	r5, r5, r3
 800c228:	1ad3      	subs	r3, r2, r3
 800c22a:	9306      	str	r3, [sp, #24]
 800c22c:	9b08      	ldr	r3, [sp, #32]
 800c22e:	b1f3      	cbz	r3, 800c26e <_dtoa_r+0x7b6>
 800c230:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c232:	2b00      	cmp	r3, #0
 800c234:	f000 80a3 	beq.w	800c37e <_dtoa_r+0x8c6>
 800c238:	2e00      	cmp	r6, #0
 800c23a:	dd10      	ble.n	800c25e <_dtoa_r+0x7a6>
 800c23c:	4639      	mov	r1, r7
 800c23e:	4632      	mov	r2, r6
 800c240:	4620      	mov	r0, r4
 800c242:	f000 fce1 	bl	800cc08 <__pow5mult>
 800c246:	4652      	mov	r2, sl
 800c248:	4601      	mov	r1, r0
 800c24a:	4607      	mov	r7, r0
 800c24c:	4620      	mov	r0, r4
 800c24e:	f000 fc31 	bl	800cab4 <__multiply>
 800c252:	4651      	mov	r1, sl
 800c254:	4680      	mov	r8, r0
 800c256:	4620      	mov	r0, r4
 800c258:	f000 fb60 	bl	800c91c <_Bfree>
 800c25c:	46c2      	mov	sl, r8
 800c25e:	9b08      	ldr	r3, [sp, #32]
 800c260:	1b9a      	subs	r2, r3, r6
 800c262:	d004      	beq.n	800c26e <_dtoa_r+0x7b6>
 800c264:	4651      	mov	r1, sl
 800c266:	4620      	mov	r0, r4
 800c268:	f000 fcce 	bl	800cc08 <__pow5mult>
 800c26c:	4682      	mov	sl, r0
 800c26e:	2101      	movs	r1, #1
 800c270:	4620      	mov	r0, r4
 800c272:	f000 fc09 	bl	800ca88 <__i2b>
 800c276:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c278:	2b00      	cmp	r3, #0
 800c27a:	4606      	mov	r6, r0
 800c27c:	f340 8081 	ble.w	800c382 <_dtoa_r+0x8ca>
 800c280:	461a      	mov	r2, r3
 800c282:	4601      	mov	r1, r0
 800c284:	4620      	mov	r0, r4
 800c286:	f000 fcbf 	bl	800cc08 <__pow5mult>
 800c28a:	9b07      	ldr	r3, [sp, #28]
 800c28c:	2b01      	cmp	r3, #1
 800c28e:	4606      	mov	r6, r0
 800c290:	dd7a      	ble.n	800c388 <_dtoa_r+0x8d0>
 800c292:	f04f 0800 	mov.w	r8, #0
 800c296:	6933      	ldr	r3, [r6, #16]
 800c298:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c29c:	6918      	ldr	r0, [r3, #16]
 800c29e:	f000 fba5 	bl	800c9ec <__hi0bits>
 800c2a2:	f1c0 0020 	rsb	r0, r0, #32
 800c2a6:	9b06      	ldr	r3, [sp, #24]
 800c2a8:	4418      	add	r0, r3
 800c2aa:	f010 001f 	ands.w	r0, r0, #31
 800c2ae:	f000 8094 	beq.w	800c3da <_dtoa_r+0x922>
 800c2b2:	f1c0 0320 	rsb	r3, r0, #32
 800c2b6:	2b04      	cmp	r3, #4
 800c2b8:	f340 8085 	ble.w	800c3c6 <_dtoa_r+0x90e>
 800c2bc:	9b05      	ldr	r3, [sp, #20]
 800c2be:	f1c0 001c 	rsb	r0, r0, #28
 800c2c2:	4403      	add	r3, r0
 800c2c4:	9305      	str	r3, [sp, #20]
 800c2c6:	9b06      	ldr	r3, [sp, #24]
 800c2c8:	4403      	add	r3, r0
 800c2ca:	4405      	add	r5, r0
 800c2cc:	9306      	str	r3, [sp, #24]
 800c2ce:	9b05      	ldr	r3, [sp, #20]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	dd05      	ble.n	800c2e0 <_dtoa_r+0x828>
 800c2d4:	4651      	mov	r1, sl
 800c2d6:	461a      	mov	r2, r3
 800c2d8:	4620      	mov	r0, r4
 800c2da:	f000 fcef 	bl	800ccbc <__lshift>
 800c2de:	4682      	mov	sl, r0
 800c2e0:	9b06      	ldr	r3, [sp, #24]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	dd05      	ble.n	800c2f2 <_dtoa_r+0x83a>
 800c2e6:	4631      	mov	r1, r6
 800c2e8:	461a      	mov	r2, r3
 800c2ea:	4620      	mov	r0, r4
 800c2ec:	f000 fce6 	bl	800ccbc <__lshift>
 800c2f0:	4606      	mov	r6, r0
 800c2f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d072      	beq.n	800c3de <_dtoa_r+0x926>
 800c2f8:	4631      	mov	r1, r6
 800c2fa:	4650      	mov	r0, sl
 800c2fc:	f000 fd4a 	bl	800cd94 <__mcmp>
 800c300:	2800      	cmp	r0, #0
 800c302:	da6c      	bge.n	800c3de <_dtoa_r+0x926>
 800c304:	2300      	movs	r3, #0
 800c306:	4651      	mov	r1, sl
 800c308:	220a      	movs	r2, #10
 800c30a:	4620      	mov	r0, r4
 800c30c:	f000 fb28 	bl	800c960 <__multadd>
 800c310:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c312:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c316:	4682      	mov	sl, r0
 800c318:	2b00      	cmp	r3, #0
 800c31a:	f000 81b0 	beq.w	800c67e <_dtoa_r+0xbc6>
 800c31e:	2300      	movs	r3, #0
 800c320:	4639      	mov	r1, r7
 800c322:	220a      	movs	r2, #10
 800c324:	4620      	mov	r0, r4
 800c326:	f000 fb1b 	bl	800c960 <__multadd>
 800c32a:	9b01      	ldr	r3, [sp, #4]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	4607      	mov	r7, r0
 800c330:	f300 8096 	bgt.w	800c460 <_dtoa_r+0x9a8>
 800c334:	9b07      	ldr	r3, [sp, #28]
 800c336:	2b02      	cmp	r3, #2
 800c338:	dc59      	bgt.n	800c3ee <_dtoa_r+0x936>
 800c33a:	e091      	b.n	800c460 <_dtoa_r+0x9a8>
 800c33c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c33e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c342:	e758      	b.n	800c1f6 <_dtoa_r+0x73e>
 800c344:	9b04      	ldr	r3, [sp, #16]
 800c346:	1e5e      	subs	r6, r3, #1
 800c348:	9b08      	ldr	r3, [sp, #32]
 800c34a:	42b3      	cmp	r3, r6
 800c34c:	bfbf      	itttt	lt
 800c34e:	9b08      	ldrlt	r3, [sp, #32]
 800c350:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c352:	9608      	strlt	r6, [sp, #32]
 800c354:	1af3      	sublt	r3, r6, r3
 800c356:	bfb4      	ite	lt
 800c358:	18d2      	addlt	r2, r2, r3
 800c35a:	1b9e      	subge	r6, r3, r6
 800c35c:	9b04      	ldr	r3, [sp, #16]
 800c35e:	bfbc      	itt	lt
 800c360:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c362:	2600      	movlt	r6, #0
 800c364:	2b00      	cmp	r3, #0
 800c366:	bfb7      	itett	lt
 800c368:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c36c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c370:	1a9d      	sublt	r5, r3, r2
 800c372:	2300      	movlt	r3, #0
 800c374:	e741      	b.n	800c1fa <_dtoa_r+0x742>
 800c376:	9e08      	ldr	r6, [sp, #32]
 800c378:	9d05      	ldr	r5, [sp, #20]
 800c37a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c37c:	e748      	b.n	800c210 <_dtoa_r+0x758>
 800c37e:	9a08      	ldr	r2, [sp, #32]
 800c380:	e770      	b.n	800c264 <_dtoa_r+0x7ac>
 800c382:	9b07      	ldr	r3, [sp, #28]
 800c384:	2b01      	cmp	r3, #1
 800c386:	dc19      	bgt.n	800c3bc <_dtoa_r+0x904>
 800c388:	9b02      	ldr	r3, [sp, #8]
 800c38a:	b9bb      	cbnz	r3, 800c3bc <_dtoa_r+0x904>
 800c38c:	9b03      	ldr	r3, [sp, #12]
 800c38e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c392:	b99b      	cbnz	r3, 800c3bc <_dtoa_r+0x904>
 800c394:	9b03      	ldr	r3, [sp, #12]
 800c396:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c39a:	0d1b      	lsrs	r3, r3, #20
 800c39c:	051b      	lsls	r3, r3, #20
 800c39e:	b183      	cbz	r3, 800c3c2 <_dtoa_r+0x90a>
 800c3a0:	9b05      	ldr	r3, [sp, #20]
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	9305      	str	r3, [sp, #20]
 800c3a6:	9b06      	ldr	r3, [sp, #24]
 800c3a8:	3301      	adds	r3, #1
 800c3aa:	9306      	str	r3, [sp, #24]
 800c3ac:	f04f 0801 	mov.w	r8, #1
 800c3b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	f47f af6f 	bne.w	800c296 <_dtoa_r+0x7de>
 800c3b8:	2001      	movs	r0, #1
 800c3ba:	e774      	b.n	800c2a6 <_dtoa_r+0x7ee>
 800c3bc:	f04f 0800 	mov.w	r8, #0
 800c3c0:	e7f6      	b.n	800c3b0 <_dtoa_r+0x8f8>
 800c3c2:	4698      	mov	r8, r3
 800c3c4:	e7f4      	b.n	800c3b0 <_dtoa_r+0x8f8>
 800c3c6:	d082      	beq.n	800c2ce <_dtoa_r+0x816>
 800c3c8:	9a05      	ldr	r2, [sp, #20]
 800c3ca:	331c      	adds	r3, #28
 800c3cc:	441a      	add	r2, r3
 800c3ce:	9205      	str	r2, [sp, #20]
 800c3d0:	9a06      	ldr	r2, [sp, #24]
 800c3d2:	441a      	add	r2, r3
 800c3d4:	441d      	add	r5, r3
 800c3d6:	9206      	str	r2, [sp, #24]
 800c3d8:	e779      	b.n	800c2ce <_dtoa_r+0x816>
 800c3da:	4603      	mov	r3, r0
 800c3dc:	e7f4      	b.n	800c3c8 <_dtoa_r+0x910>
 800c3de:	9b04      	ldr	r3, [sp, #16]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	dc37      	bgt.n	800c454 <_dtoa_r+0x99c>
 800c3e4:	9b07      	ldr	r3, [sp, #28]
 800c3e6:	2b02      	cmp	r3, #2
 800c3e8:	dd34      	ble.n	800c454 <_dtoa_r+0x99c>
 800c3ea:	9b04      	ldr	r3, [sp, #16]
 800c3ec:	9301      	str	r3, [sp, #4]
 800c3ee:	9b01      	ldr	r3, [sp, #4]
 800c3f0:	b963      	cbnz	r3, 800c40c <_dtoa_r+0x954>
 800c3f2:	4631      	mov	r1, r6
 800c3f4:	2205      	movs	r2, #5
 800c3f6:	4620      	mov	r0, r4
 800c3f8:	f000 fab2 	bl	800c960 <__multadd>
 800c3fc:	4601      	mov	r1, r0
 800c3fe:	4606      	mov	r6, r0
 800c400:	4650      	mov	r0, sl
 800c402:	f000 fcc7 	bl	800cd94 <__mcmp>
 800c406:	2800      	cmp	r0, #0
 800c408:	f73f adbb 	bgt.w	800bf82 <_dtoa_r+0x4ca>
 800c40c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c40e:	9d00      	ldr	r5, [sp, #0]
 800c410:	ea6f 0b03 	mvn.w	fp, r3
 800c414:	f04f 0800 	mov.w	r8, #0
 800c418:	4631      	mov	r1, r6
 800c41a:	4620      	mov	r0, r4
 800c41c:	f000 fa7e 	bl	800c91c <_Bfree>
 800c420:	2f00      	cmp	r7, #0
 800c422:	f43f aeab 	beq.w	800c17c <_dtoa_r+0x6c4>
 800c426:	f1b8 0f00 	cmp.w	r8, #0
 800c42a:	d005      	beq.n	800c438 <_dtoa_r+0x980>
 800c42c:	45b8      	cmp	r8, r7
 800c42e:	d003      	beq.n	800c438 <_dtoa_r+0x980>
 800c430:	4641      	mov	r1, r8
 800c432:	4620      	mov	r0, r4
 800c434:	f000 fa72 	bl	800c91c <_Bfree>
 800c438:	4639      	mov	r1, r7
 800c43a:	4620      	mov	r0, r4
 800c43c:	f000 fa6e 	bl	800c91c <_Bfree>
 800c440:	e69c      	b.n	800c17c <_dtoa_r+0x6c4>
 800c442:	2600      	movs	r6, #0
 800c444:	4637      	mov	r7, r6
 800c446:	e7e1      	b.n	800c40c <_dtoa_r+0x954>
 800c448:	46bb      	mov	fp, r7
 800c44a:	4637      	mov	r7, r6
 800c44c:	e599      	b.n	800bf82 <_dtoa_r+0x4ca>
 800c44e:	bf00      	nop
 800c450:	40240000 	.word	0x40240000
 800c454:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c456:	2b00      	cmp	r3, #0
 800c458:	f000 80c8 	beq.w	800c5ec <_dtoa_r+0xb34>
 800c45c:	9b04      	ldr	r3, [sp, #16]
 800c45e:	9301      	str	r3, [sp, #4]
 800c460:	2d00      	cmp	r5, #0
 800c462:	dd05      	ble.n	800c470 <_dtoa_r+0x9b8>
 800c464:	4639      	mov	r1, r7
 800c466:	462a      	mov	r2, r5
 800c468:	4620      	mov	r0, r4
 800c46a:	f000 fc27 	bl	800ccbc <__lshift>
 800c46e:	4607      	mov	r7, r0
 800c470:	f1b8 0f00 	cmp.w	r8, #0
 800c474:	d05b      	beq.n	800c52e <_dtoa_r+0xa76>
 800c476:	6879      	ldr	r1, [r7, #4]
 800c478:	4620      	mov	r0, r4
 800c47a:	f000 fa0f 	bl	800c89c <_Balloc>
 800c47e:	4605      	mov	r5, r0
 800c480:	b928      	cbnz	r0, 800c48e <_dtoa_r+0x9d6>
 800c482:	4b83      	ldr	r3, [pc, #524]	; (800c690 <_dtoa_r+0xbd8>)
 800c484:	4602      	mov	r2, r0
 800c486:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c48a:	f7ff bb2e 	b.w	800baea <_dtoa_r+0x32>
 800c48e:	693a      	ldr	r2, [r7, #16]
 800c490:	3202      	adds	r2, #2
 800c492:	0092      	lsls	r2, r2, #2
 800c494:	f107 010c 	add.w	r1, r7, #12
 800c498:	300c      	adds	r0, #12
 800c49a:	f7ff fa74 	bl	800b986 <memcpy>
 800c49e:	2201      	movs	r2, #1
 800c4a0:	4629      	mov	r1, r5
 800c4a2:	4620      	mov	r0, r4
 800c4a4:	f000 fc0a 	bl	800ccbc <__lshift>
 800c4a8:	9b00      	ldr	r3, [sp, #0]
 800c4aa:	3301      	adds	r3, #1
 800c4ac:	9304      	str	r3, [sp, #16]
 800c4ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c4b2:	4413      	add	r3, r2
 800c4b4:	9308      	str	r3, [sp, #32]
 800c4b6:	9b02      	ldr	r3, [sp, #8]
 800c4b8:	f003 0301 	and.w	r3, r3, #1
 800c4bc:	46b8      	mov	r8, r7
 800c4be:	9306      	str	r3, [sp, #24]
 800c4c0:	4607      	mov	r7, r0
 800c4c2:	9b04      	ldr	r3, [sp, #16]
 800c4c4:	4631      	mov	r1, r6
 800c4c6:	3b01      	subs	r3, #1
 800c4c8:	4650      	mov	r0, sl
 800c4ca:	9301      	str	r3, [sp, #4]
 800c4cc:	f7ff fa69 	bl	800b9a2 <quorem>
 800c4d0:	4641      	mov	r1, r8
 800c4d2:	9002      	str	r0, [sp, #8]
 800c4d4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c4d8:	4650      	mov	r0, sl
 800c4da:	f000 fc5b 	bl	800cd94 <__mcmp>
 800c4de:	463a      	mov	r2, r7
 800c4e0:	9005      	str	r0, [sp, #20]
 800c4e2:	4631      	mov	r1, r6
 800c4e4:	4620      	mov	r0, r4
 800c4e6:	f000 fc71 	bl	800cdcc <__mdiff>
 800c4ea:	68c2      	ldr	r2, [r0, #12]
 800c4ec:	4605      	mov	r5, r0
 800c4ee:	bb02      	cbnz	r2, 800c532 <_dtoa_r+0xa7a>
 800c4f0:	4601      	mov	r1, r0
 800c4f2:	4650      	mov	r0, sl
 800c4f4:	f000 fc4e 	bl	800cd94 <__mcmp>
 800c4f8:	4602      	mov	r2, r0
 800c4fa:	4629      	mov	r1, r5
 800c4fc:	4620      	mov	r0, r4
 800c4fe:	9209      	str	r2, [sp, #36]	; 0x24
 800c500:	f000 fa0c 	bl	800c91c <_Bfree>
 800c504:	9b07      	ldr	r3, [sp, #28]
 800c506:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c508:	9d04      	ldr	r5, [sp, #16]
 800c50a:	ea43 0102 	orr.w	r1, r3, r2
 800c50e:	9b06      	ldr	r3, [sp, #24]
 800c510:	4319      	orrs	r1, r3
 800c512:	d110      	bne.n	800c536 <_dtoa_r+0xa7e>
 800c514:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c518:	d029      	beq.n	800c56e <_dtoa_r+0xab6>
 800c51a:	9b05      	ldr	r3, [sp, #20]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	dd02      	ble.n	800c526 <_dtoa_r+0xa6e>
 800c520:	9b02      	ldr	r3, [sp, #8]
 800c522:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c526:	9b01      	ldr	r3, [sp, #4]
 800c528:	f883 9000 	strb.w	r9, [r3]
 800c52c:	e774      	b.n	800c418 <_dtoa_r+0x960>
 800c52e:	4638      	mov	r0, r7
 800c530:	e7ba      	b.n	800c4a8 <_dtoa_r+0x9f0>
 800c532:	2201      	movs	r2, #1
 800c534:	e7e1      	b.n	800c4fa <_dtoa_r+0xa42>
 800c536:	9b05      	ldr	r3, [sp, #20]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	db04      	blt.n	800c546 <_dtoa_r+0xa8e>
 800c53c:	9907      	ldr	r1, [sp, #28]
 800c53e:	430b      	orrs	r3, r1
 800c540:	9906      	ldr	r1, [sp, #24]
 800c542:	430b      	orrs	r3, r1
 800c544:	d120      	bne.n	800c588 <_dtoa_r+0xad0>
 800c546:	2a00      	cmp	r2, #0
 800c548:	dded      	ble.n	800c526 <_dtoa_r+0xa6e>
 800c54a:	4651      	mov	r1, sl
 800c54c:	2201      	movs	r2, #1
 800c54e:	4620      	mov	r0, r4
 800c550:	f000 fbb4 	bl	800ccbc <__lshift>
 800c554:	4631      	mov	r1, r6
 800c556:	4682      	mov	sl, r0
 800c558:	f000 fc1c 	bl	800cd94 <__mcmp>
 800c55c:	2800      	cmp	r0, #0
 800c55e:	dc03      	bgt.n	800c568 <_dtoa_r+0xab0>
 800c560:	d1e1      	bne.n	800c526 <_dtoa_r+0xa6e>
 800c562:	f019 0f01 	tst.w	r9, #1
 800c566:	d0de      	beq.n	800c526 <_dtoa_r+0xa6e>
 800c568:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c56c:	d1d8      	bne.n	800c520 <_dtoa_r+0xa68>
 800c56e:	9a01      	ldr	r2, [sp, #4]
 800c570:	2339      	movs	r3, #57	; 0x39
 800c572:	7013      	strb	r3, [r2, #0]
 800c574:	462b      	mov	r3, r5
 800c576:	461d      	mov	r5, r3
 800c578:	3b01      	subs	r3, #1
 800c57a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c57e:	2a39      	cmp	r2, #57	; 0x39
 800c580:	d06c      	beq.n	800c65c <_dtoa_r+0xba4>
 800c582:	3201      	adds	r2, #1
 800c584:	701a      	strb	r2, [r3, #0]
 800c586:	e747      	b.n	800c418 <_dtoa_r+0x960>
 800c588:	2a00      	cmp	r2, #0
 800c58a:	dd07      	ble.n	800c59c <_dtoa_r+0xae4>
 800c58c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c590:	d0ed      	beq.n	800c56e <_dtoa_r+0xab6>
 800c592:	9a01      	ldr	r2, [sp, #4]
 800c594:	f109 0301 	add.w	r3, r9, #1
 800c598:	7013      	strb	r3, [r2, #0]
 800c59a:	e73d      	b.n	800c418 <_dtoa_r+0x960>
 800c59c:	9b04      	ldr	r3, [sp, #16]
 800c59e:	9a08      	ldr	r2, [sp, #32]
 800c5a0:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c5a4:	4293      	cmp	r3, r2
 800c5a6:	d043      	beq.n	800c630 <_dtoa_r+0xb78>
 800c5a8:	4651      	mov	r1, sl
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	220a      	movs	r2, #10
 800c5ae:	4620      	mov	r0, r4
 800c5b0:	f000 f9d6 	bl	800c960 <__multadd>
 800c5b4:	45b8      	cmp	r8, r7
 800c5b6:	4682      	mov	sl, r0
 800c5b8:	f04f 0300 	mov.w	r3, #0
 800c5bc:	f04f 020a 	mov.w	r2, #10
 800c5c0:	4641      	mov	r1, r8
 800c5c2:	4620      	mov	r0, r4
 800c5c4:	d107      	bne.n	800c5d6 <_dtoa_r+0xb1e>
 800c5c6:	f000 f9cb 	bl	800c960 <__multadd>
 800c5ca:	4680      	mov	r8, r0
 800c5cc:	4607      	mov	r7, r0
 800c5ce:	9b04      	ldr	r3, [sp, #16]
 800c5d0:	3301      	adds	r3, #1
 800c5d2:	9304      	str	r3, [sp, #16]
 800c5d4:	e775      	b.n	800c4c2 <_dtoa_r+0xa0a>
 800c5d6:	f000 f9c3 	bl	800c960 <__multadd>
 800c5da:	4639      	mov	r1, r7
 800c5dc:	4680      	mov	r8, r0
 800c5de:	2300      	movs	r3, #0
 800c5e0:	220a      	movs	r2, #10
 800c5e2:	4620      	mov	r0, r4
 800c5e4:	f000 f9bc 	bl	800c960 <__multadd>
 800c5e8:	4607      	mov	r7, r0
 800c5ea:	e7f0      	b.n	800c5ce <_dtoa_r+0xb16>
 800c5ec:	9b04      	ldr	r3, [sp, #16]
 800c5ee:	9301      	str	r3, [sp, #4]
 800c5f0:	9d00      	ldr	r5, [sp, #0]
 800c5f2:	4631      	mov	r1, r6
 800c5f4:	4650      	mov	r0, sl
 800c5f6:	f7ff f9d4 	bl	800b9a2 <quorem>
 800c5fa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c5fe:	9b00      	ldr	r3, [sp, #0]
 800c600:	f805 9b01 	strb.w	r9, [r5], #1
 800c604:	1aea      	subs	r2, r5, r3
 800c606:	9b01      	ldr	r3, [sp, #4]
 800c608:	4293      	cmp	r3, r2
 800c60a:	dd07      	ble.n	800c61c <_dtoa_r+0xb64>
 800c60c:	4651      	mov	r1, sl
 800c60e:	2300      	movs	r3, #0
 800c610:	220a      	movs	r2, #10
 800c612:	4620      	mov	r0, r4
 800c614:	f000 f9a4 	bl	800c960 <__multadd>
 800c618:	4682      	mov	sl, r0
 800c61a:	e7ea      	b.n	800c5f2 <_dtoa_r+0xb3a>
 800c61c:	9b01      	ldr	r3, [sp, #4]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	bfc8      	it	gt
 800c622:	461d      	movgt	r5, r3
 800c624:	9b00      	ldr	r3, [sp, #0]
 800c626:	bfd8      	it	le
 800c628:	2501      	movle	r5, #1
 800c62a:	441d      	add	r5, r3
 800c62c:	f04f 0800 	mov.w	r8, #0
 800c630:	4651      	mov	r1, sl
 800c632:	2201      	movs	r2, #1
 800c634:	4620      	mov	r0, r4
 800c636:	f000 fb41 	bl	800ccbc <__lshift>
 800c63a:	4631      	mov	r1, r6
 800c63c:	4682      	mov	sl, r0
 800c63e:	f000 fba9 	bl	800cd94 <__mcmp>
 800c642:	2800      	cmp	r0, #0
 800c644:	dc96      	bgt.n	800c574 <_dtoa_r+0xabc>
 800c646:	d102      	bne.n	800c64e <_dtoa_r+0xb96>
 800c648:	f019 0f01 	tst.w	r9, #1
 800c64c:	d192      	bne.n	800c574 <_dtoa_r+0xabc>
 800c64e:	462b      	mov	r3, r5
 800c650:	461d      	mov	r5, r3
 800c652:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c656:	2a30      	cmp	r2, #48	; 0x30
 800c658:	d0fa      	beq.n	800c650 <_dtoa_r+0xb98>
 800c65a:	e6dd      	b.n	800c418 <_dtoa_r+0x960>
 800c65c:	9a00      	ldr	r2, [sp, #0]
 800c65e:	429a      	cmp	r2, r3
 800c660:	d189      	bne.n	800c576 <_dtoa_r+0xabe>
 800c662:	f10b 0b01 	add.w	fp, fp, #1
 800c666:	2331      	movs	r3, #49	; 0x31
 800c668:	e796      	b.n	800c598 <_dtoa_r+0xae0>
 800c66a:	4b0a      	ldr	r3, [pc, #40]	; (800c694 <_dtoa_r+0xbdc>)
 800c66c:	f7ff ba99 	b.w	800bba2 <_dtoa_r+0xea>
 800c670:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c672:	2b00      	cmp	r3, #0
 800c674:	f47f aa6d 	bne.w	800bb52 <_dtoa_r+0x9a>
 800c678:	4b07      	ldr	r3, [pc, #28]	; (800c698 <_dtoa_r+0xbe0>)
 800c67a:	f7ff ba92 	b.w	800bba2 <_dtoa_r+0xea>
 800c67e:	9b01      	ldr	r3, [sp, #4]
 800c680:	2b00      	cmp	r3, #0
 800c682:	dcb5      	bgt.n	800c5f0 <_dtoa_r+0xb38>
 800c684:	9b07      	ldr	r3, [sp, #28]
 800c686:	2b02      	cmp	r3, #2
 800c688:	f73f aeb1 	bgt.w	800c3ee <_dtoa_r+0x936>
 800c68c:	e7b0      	b.n	800c5f0 <_dtoa_r+0xb38>
 800c68e:	bf00      	nop
 800c690:	0800db10 	.word	0x0800db10
 800c694:	0800da70 	.word	0x0800da70
 800c698:	0800da94 	.word	0x0800da94

0800c69c <_free_r>:
 800c69c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c69e:	2900      	cmp	r1, #0
 800c6a0:	d044      	beq.n	800c72c <_free_r+0x90>
 800c6a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c6a6:	9001      	str	r0, [sp, #4]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	f1a1 0404 	sub.w	r4, r1, #4
 800c6ae:	bfb8      	it	lt
 800c6b0:	18e4      	addlt	r4, r4, r3
 800c6b2:	f000 f8e7 	bl	800c884 <__malloc_lock>
 800c6b6:	4a1e      	ldr	r2, [pc, #120]	; (800c730 <_free_r+0x94>)
 800c6b8:	9801      	ldr	r0, [sp, #4]
 800c6ba:	6813      	ldr	r3, [r2, #0]
 800c6bc:	b933      	cbnz	r3, 800c6cc <_free_r+0x30>
 800c6be:	6063      	str	r3, [r4, #4]
 800c6c0:	6014      	str	r4, [r2, #0]
 800c6c2:	b003      	add	sp, #12
 800c6c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c6c8:	f000 b8e2 	b.w	800c890 <__malloc_unlock>
 800c6cc:	42a3      	cmp	r3, r4
 800c6ce:	d908      	bls.n	800c6e2 <_free_r+0x46>
 800c6d0:	6825      	ldr	r5, [r4, #0]
 800c6d2:	1961      	adds	r1, r4, r5
 800c6d4:	428b      	cmp	r3, r1
 800c6d6:	bf01      	itttt	eq
 800c6d8:	6819      	ldreq	r1, [r3, #0]
 800c6da:	685b      	ldreq	r3, [r3, #4]
 800c6dc:	1949      	addeq	r1, r1, r5
 800c6de:	6021      	streq	r1, [r4, #0]
 800c6e0:	e7ed      	b.n	800c6be <_free_r+0x22>
 800c6e2:	461a      	mov	r2, r3
 800c6e4:	685b      	ldr	r3, [r3, #4]
 800c6e6:	b10b      	cbz	r3, 800c6ec <_free_r+0x50>
 800c6e8:	42a3      	cmp	r3, r4
 800c6ea:	d9fa      	bls.n	800c6e2 <_free_r+0x46>
 800c6ec:	6811      	ldr	r1, [r2, #0]
 800c6ee:	1855      	adds	r5, r2, r1
 800c6f0:	42a5      	cmp	r5, r4
 800c6f2:	d10b      	bne.n	800c70c <_free_r+0x70>
 800c6f4:	6824      	ldr	r4, [r4, #0]
 800c6f6:	4421      	add	r1, r4
 800c6f8:	1854      	adds	r4, r2, r1
 800c6fa:	42a3      	cmp	r3, r4
 800c6fc:	6011      	str	r1, [r2, #0]
 800c6fe:	d1e0      	bne.n	800c6c2 <_free_r+0x26>
 800c700:	681c      	ldr	r4, [r3, #0]
 800c702:	685b      	ldr	r3, [r3, #4]
 800c704:	6053      	str	r3, [r2, #4]
 800c706:	440c      	add	r4, r1
 800c708:	6014      	str	r4, [r2, #0]
 800c70a:	e7da      	b.n	800c6c2 <_free_r+0x26>
 800c70c:	d902      	bls.n	800c714 <_free_r+0x78>
 800c70e:	230c      	movs	r3, #12
 800c710:	6003      	str	r3, [r0, #0]
 800c712:	e7d6      	b.n	800c6c2 <_free_r+0x26>
 800c714:	6825      	ldr	r5, [r4, #0]
 800c716:	1961      	adds	r1, r4, r5
 800c718:	428b      	cmp	r3, r1
 800c71a:	bf04      	itt	eq
 800c71c:	6819      	ldreq	r1, [r3, #0]
 800c71e:	685b      	ldreq	r3, [r3, #4]
 800c720:	6063      	str	r3, [r4, #4]
 800c722:	bf04      	itt	eq
 800c724:	1949      	addeq	r1, r1, r5
 800c726:	6021      	streq	r1, [r4, #0]
 800c728:	6054      	str	r4, [r2, #4]
 800c72a:	e7ca      	b.n	800c6c2 <_free_r+0x26>
 800c72c:	b003      	add	sp, #12
 800c72e:	bd30      	pop	{r4, r5, pc}
 800c730:	2000619c 	.word	0x2000619c

0800c734 <malloc>:
 800c734:	4b02      	ldr	r3, [pc, #8]	; (800c740 <malloc+0xc>)
 800c736:	4601      	mov	r1, r0
 800c738:	6818      	ldr	r0, [r3, #0]
 800c73a:	f000 b823 	b.w	800c784 <_malloc_r>
 800c73e:	bf00      	nop
 800c740:	2000006c 	.word	0x2000006c

0800c744 <sbrk_aligned>:
 800c744:	b570      	push	{r4, r5, r6, lr}
 800c746:	4e0e      	ldr	r6, [pc, #56]	; (800c780 <sbrk_aligned+0x3c>)
 800c748:	460c      	mov	r4, r1
 800c74a:	6831      	ldr	r1, [r6, #0]
 800c74c:	4605      	mov	r5, r0
 800c74e:	b911      	cbnz	r1, 800c756 <sbrk_aligned+0x12>
 800c750:	f000 fea8 	bl	800d4a4 <_sbrk_r>
 800c754:	6030      	str	r0, [r6, #0]
 800c756:	4621      	mov	r1, r4
 800c758:	4628      	mov	r0, r5
 800c75a:	f000 fea3 	bl	800d4a4 <_sbrk_r>
 800c75e:	1c43      	adds	r3, r0, #1
 800c760:	d00a      	beq.n	800c778 <sbrk_aligned+0x34>
 800c762:	1cc4      	adds	r4, r0, #3
 800c764:	f024 0403 	bic.w	r4, r4, #3
 800c768:	42a0      	cmp	r0, r4
 800c76a:	d007      	beq.n	800c77c <sbrk_aligned+0x38>
 800c76c:	1a21      	subs	r1, r4, r0
 800c76e:	4628      	mov	r0, r5
 800c770:	f000 fe98 	bl	800d4a4 <_sbrk_r>
 800c774:	3001      	adds	r0, #1
 800c776:	d101      	bne.n	800c77c <sbrk_aligned+0x38>
 800c778:	f04f 34ff 	mov.w	r4, #4294967295
 800c77c:	4620      	mov	r0, r4
 800c77e:	bd70      	pop	{r4, r5, r6, pc}
 800c780:	200061a0 	.word	0x200061a0

0800c784 <_malloc_r>:
 800c784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c788:	1ccd      	adds	r5, r1, #3
 800c78a:	f025 0503 	bic.w	r5, r5, #3
 800c78e:	3508      	adds	r5, #8
 800c790:	2d0c      	cmp	r5, #12
 800c792:	bf38      	it	cc
 800c794:	250c      	movcc	r5, #12
 800c796:	2d00      	cmp	r5, #0
 800c798:	4607      	mov	r7, r0
 800c79a:	db01      	blt.n	800c7a0 <_malloc_r+0x1c>
 800c79c:	42a9      	cmp	r1, r5
 800c79e:	d905      	bls.n	800c7ac <_malloc_r+0x28>
 800c7a0:	230c      	movs	r3, #12
 800c7a2:	603b      	str	r3, [r7, #0]
 800c7a4:	2600      	movs	r6, #0
 800c7a6:	4630      	mov	r0, r6
 800c7a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7ac:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c880 <_malloc_r+0xfc>
 800c7b0:	f000 f868 	bl	800c884 <__malloc_lock>
 800c7b4:	f8d8 3000 	ldr.w	r3, [r8]
 800c7b8:	461c      	mov	r4, r3
 800c7ba:	bb5c      	cbnz	r4, 800c814 <_malloc_r+0x90>
 800c7bc:	4629      	mov	r1, r5
 800c7be:	4638      	mov	r0, r7
 800c7c0:	f7ff ffc0 	bl	800c744 <sbrk_aligned>
 800c7c4:	1c43      	adds	r3, r0, #1
 800c7c6:	4604      	mov	r4, r0
 800c7c8:	d155      	bne.n	800c876 <_malloc_r+0xf2>
 800c7ca:	f8d8 4000 	ldr.w	r4, [r8]
 800c7ce:	4626      	mov	r6, r4
 800c7d0:	2e00      	cmp	r6, #0
 800c7d2:	d145      	bne.n	800c860 <_malloc_r+0xdc>
 800c7d4:	2c00      	cmp	r4, #0
 800c7d6:	d048      	beq.n	800c86a <_malloc_r+0xe6>
 800c7d8:	6823      	ldr	r3, [r4, #0]
 800c7da:	4631      	mov	r1, r6
 800c7dc:	4638      	mov	r0, r7
 800c7de:	eb04 0903 	add.w	r9, r4, r3
 800c7e2:	f000 fe5f 	bl	800d4a4 <_sbrk_r>
 800c7e6:	4581      	cmp	r9, r0
 800c7e8:	d13f      	bne.n	800c86a <_malloc_r+0xe6>
 800c7ea:	6821      	ldr	r1, [r4, #0]
 800c7ec:	1a6d      	subs	r5, r5, r1
 800c7ee:	4629      	mov	r1, r5
 800c7f0:	4638      	mov	r0, r7
 800c7f2:	f7ff ffa7 	bl	800c744 <sbrk_aligned>
 800c7f6:	3001      	adds	r0, #1
 800c7f8:	d037      	beq.n	800c86a <_malloc_r+0xe6>
 800c7fa:	6823      	ldr	r3, [r4, #0]
 800c7fc:	442b      	add	r3, r5
 800c7fe:	6023      	str	r3, [r4, #0]
 800c800:	f8d8 3000 	ldr.w	r3, [r8]
 800c804:	2b00      	cmp	r3, #0
 800c806:	d038      	beq.n	800c87a <_malloc_r+0xf6>
 800c808:	685a      	ldr	r2, [r3, #4]
 800c80a:	42a2      	cmp	r2, r4
 800c80c:	d12b      	bne.n	800c866 <_malloc_r+0xe2>
 800c80e:	2200      	movs	r2, #0
 800c810:	605a      	str	r2, [r3, #4]
 800c812:	e00f      	b.n	800c834 <_malloc_r+0xb0>
 800c814:	6822      	ldr	r2, [r4, #0]
 800c816:	1b52      	subs	r2, r2, r5
 800c818:	d41f      	bmi.n	800c85a <_malloc_r+0xd6>
 800c81a:	2a0b      	cmp	r2, #11
 800c81c:	d917      	bls.n	800c84e <_malloc_r+0xca>
 800c81e:	1961      	adds	r1, r4, r5
 800c820:	42a3      	cmp	r3, r4
 800c822:	6025      	str	r5, [r4, #0]
 800c824:	bf18      	it	ne
 800c826:	6059      	strne	r1, [r3, #4]
 800c828:	6863      	ldr	r3, [r4, #4]
 800c82a:	bf08      	it	eq
 800c82c:	f8c8 1000 	streq.w	r1, [r8]
 800c830:	5162      	str	r2, [r4, r5]
 800c832:	604b      	str	r3, [r1, #4]
 800c834:	4638      	mov	r0, r7
 800c836:	f104 060b 	add.w	r6, r4, #11
 800c83a:	f000 f829 	bl	800c890 <__malloc_unlock>
 800c83e:	f026 0607 	bic.w	r6, r6, #7
 800c842:	1d23      	adds	r3, r4, #4
 800c844:	1af2      	subs	r2, r6, r3
 800c846:	d0ae      	beq.n	800c7a6 <_malloc_r+0x22>
 800c848:	1b9b      	subs	r3, r3, r6
 800c84a:	50a3      	str	r3, [r4, r2]
 800c84c:	e7ab      	b.n	800c7a6 <_malloc_r+0x22>
 800c84e:	42a3      	cmp	r3, r4
 800c850:	6862      	ldr	r2, [r4, #4]
 800c852:	d1dd      	bne.n	800c810 <_malloc_r+0x8c>
 800c854:	f8c8 2000 	str.w	r2, [r8]
 800c858:	e7ec      	b.n	800c834 <_malloc_r+0xb0>
 800c85a:	4623      	mov	r3, r4
 800c85c:	6864      	ldr	r4, [r4, #4]
 800c85e:	e7ac      	b.n	800c7ba <_malloc_r+0x36>
 800c860:	4634      	mov	r4, r6
 800c862:	6876      	ldr	r6, [r6, #4]
 800c864:	e7b4      	b.n	800c7d0 <_malloc_r+0x4c>
 800c866:	4613      	mov	r3, r2
 800c868:	e7cc      	b.n	800c804 <_malloc_r+0x80>
 800c86a:	230c      	movs	r3, #12
 800c86c:	603b      	str	r3, [r7, #0]
 800c86e:	4638      	mov	r0, r7
 800c870:	f000 f80e 	bl	800c890 <__malloc_unlock>
 800c874:	e797      	b.n	800c7a6 <_malloc_r+0x22>
 800c876:	6025      	str	r5, [r4, #0]
 800c878:	e7dc      	b.n	800c834 <_malloc_r+0xb0>
 800c87a:	605b      	str	r3, [r3, #4]
 800c87c:	deff      	udf	#255	; 0xff
 800c87e:	bf00      	nop
 800c880:	2000619c 	.word	0x2000619c

0800c884 <__malloc_lock>:
 800c884:	4801      	ldr	r0, [pc, #4]	; (800c88c <__malloc_lock+0x8>)
 800c886:	f7ff b87c 	b.w	800b982 <__retarget_lock_acquire_recursive>
 800c88a:	bf00      	nop
 800c88c:	20006198 	.word	0x20006198

0800c890 <__malloc_unlock>:
 800c890:	4801      	ldr	r0, [pc, #4]	; (800c898 <__malloc_unlock+0x8>)
 800c892:	f7ff b877 	b.w	800b984 <__retarget_lock_release_recursive>
 800c896:	bf00      	nop
 800c898:	20006198 	.word	0x20006198

0800c89c <_Balloc>:
 800c89c:	b570      	push	{r4, r5, r6, lr}
 800c89e:	69c6      	ldr	r6, [r0, #28]
 800c8a0:	4604      	mov	r4, r0
 800c8a2:	460d      	mov	r5, r1
 800c8a4:	b976      	cbnz	r6, 800c8c4 <_Balloc+0x28>
 800c8a6:	2010      	movs	r0, #16
 800c8a8:	f7ff ff44 	bl	800c734 <malloc>
 800c8ac:	4602      	mov	r2, r0
 800c8ae:	61e0      	str	r0, [r4, #28]
 800c8b0:	b920      	cbnz	r0, 800c8bc <_Balloc+0x20>
 800c8b2:	4b18      	ldr	r3, [pc, #96]	; (800c914 <_Balloc+0x78>)
 800c8b4:	4818      	ldr	r0, [pc, #96]	; (800c918 <_Balloc+0x7c>)
 800c8b6:	216b      	movs	r1, #107	; 0x6b
 800c8b8:	f000 fe04 	bl	800d4c4 <__assert_func>
 800c8bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c8c0:	6006      	str	r6, [r0, #0]
 800c8c2:	60c6      	str	r6, [r0, #12]
 800c8c4:	69e6      	ldr	r6, [r4, #28]
 800c8c6:	68f3      	ldr	r3, [r6, #12]
 800c8c8:	b183      	cbz	r3, 800c8ec <_Balloc+0x50>
 800c8ca:	69e3      	ldr	r3, [r4, #28]
 800c8cc:	68db      	ldr	r3, [r3, #12]
 800c8ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c8d2:	b9b8      	cbnz	r0, 800c904 <_Balloc+0x68>
 800c8d4:	2101      	movs	r1, #1
 800c8d6:	fa01 f605 	lsl.w	r6, r1, r5
 800c8da:	1d72      	adds	r2, r6, #5
 800c8dc:	0092      	lsls	r2, r2, #2
 800c8de:	4620      	mov	r0, r4
 800c8e0:	f000 fe0e 	bl	800d500 <_calloc_r>
 800c8e4:	b160      	cbz	r0, 800c900 <_Balloc+0x64>
 800c8e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c8ea:	e00e      	b.n	800c90a <_Balloc+0x6e>
 800c8ec:	2221      	movs	r2, #33	; 0x21
 800c8ee:	2104      	movs	r1, #4
 800c8f0:	4620      	mov	r0, r4
 800c8f2:	f000 fe05 	bl	800d500 <_calloc_r>
 800c8f6:	69e3      	ldr	r3, [r4, #28]
 800c8f8:	60f0      	str	r0, [r6, #12]
 800c8fa:	68db      	ldr	r3, [r3, #12]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d1e4      	bne.n	800c8ca <_Balloc+0x2e>
 800c900:	2000      	movs	r0, #0
 800c902:	bd70      	pop	{r4, r5, r6, pc}
 800c904:	6802      	ldr	r2, [r0, #0]
 800c906:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c90a:	2300      	movs	r3, #0
 800c90c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c910:	e7f7      	b.n	800c902 <_Balloc+0x66>
 800c912:	bf00      	nop
 800c914:	0800daa1 	.word	0x0800daa1
 800c918:	0800db21 	.word	0x0800db21

0800c91c <_Bfree>:
 800c91c:	b570      	push	{r4, r5, r6, lr}
 800c91e:	69c6      	ldr	r6, [r0, #28]
 800c920:	4605      	mov	r5, r0
 800c922:	460c      	mov	r4, r1
 800c924:	b976      	cbnz	r6, 800c944 <_Bfree+0x28>
 800c926:	2010      	movs	r0, #16
 800c928:	f7ff ff04 	bl	800c734 <malloc>
 800c92c:	4602      	mov	r2, r0
 800c92e:	61e8      	str	r0, [r5, #28]
 800c930:	b920      	cbnz	r0, 800c93c <_Bfree+0x20>
 800c932:	4b09      	ldr	r3, [pc, #36]	; (800c958 <_Bfree+0x3c>)
 800c934:	4809      	ldr	r0, [pc, #36]	; (800c95c <_Bfree+0x40>)
 800c936:	218f      	movs	r1, #143	; 0x8f
 800c938:	f000 fdc4 	bl	800d4c4 <__assert_func>
 800c93c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c940:	6006      	str	r6, [r0, #0]
 800c942:	60c6      	str	r6, [r0, #12]
 800c944:	b13c      	cbz	r4, 800c956 <_Bfree+0x3a>
 800c946:	69eb      	ldr	r3, [r5, #28]
 800c948:	6862      	ldr	r2, [r4, #4]
 800c94a:	68db      	ldr	r3, [r3, #12]
 800c94c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c950:	6021      	str	r1, [r4, #0]
 800c952:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c956:	bd70      	pop	{r4, r5, r6, pc}
 800c958:	0800daa1 	.word	0x0800daa1
 800c95c:	0800db21 	.word	0x0800db21

0800c960 <__multadd>:
 800c960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c964:	690d      	ldr	r5, [r1, #16]
 800c966:	4607      	mov	r7, r0
 800c968:	460c      	mov	r4, r1
 800c96a:	461e      	mov	r6, r3
 800c96c:	f101 0c14 	add.w	ip, r1, #20
 800c970:	2000      	movs	r0, #0
 800c972:	f8dc 3000 	ldr.w	r3, [ip]
 800c976:	b299      	uxth	r1, r3
 800c978:	fb02 6101 	mla	r1, r2, r1, r6
 800c97c:	0c1e      	lsrs	r6, r3, #16
 800c97e:	0c0b      	lsrs	r3, r1, #16
 800c980:	fb02 3306 	mla	r3, r2, r6, r3
 800c984:	b289      	uxth	r1, r1
 800c986:	3001      	adds	r0, #1
 800c988:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c98c:	4285      	cmp	r5, r0
 800c98e:	f84c 1b04 	str.w	r1, [ip], #4
 800c992:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c996:	dcec      	bgt.n	800c972 <__multadd+0x12>
 800c998:	b30e      	cbz	r6, 800c9de <__multadd+0x7e>
 800c99a:	68a3      	ldr	r3, [r4, #8]
 800c99c:	42ab      	cmp	r3, r5
 800c99e:	dc19      	bgt.n	800c9d4 <__multadd+0x74>
 800c9a0:	6861      	ldr	r1, [r4, #4]
 800c9a2:	4638      	mov	r0, r7
 800c9a4:	3101      	adds	r1, #1
 800c9a6:	f7ff ff79 	bl	800c89c <_Balloc>
 800c9aa:	4680      	mov	r8, r0
 800c9ac:	b928      	cbnz	r0, 800c9ba <__multadd+0x5a>
 800c9ae:	4602      	mov	r2, r0
 800c9b0:	4b0c      	ldr	r3, [pc, #48]	; (800c9e4 <__multadd+0x84>)
 800c9b2:	480d      	ldr	r0, [pc, #52]	; (800c9e8 <__multadd+0x88>)
 800c9b4:	21ba      	movs	r1, #186	; 0xba
 800c9b6:	f000 fd85 	bl	800d4c4 <__assert_func>
 800c9ba:	6922      	ldr	r2, [r4, #16]
 800c9bc:	3202      	adds	r2, #2
 800c9be:	f104 010c 	add.w	r1, r4, #12
 800c9c2:	0092      	lsls	r2, r2, #2
 800c9c4:	300c      	adds	r0, #12
 800c9c6:	f7fe ffde 	bl	800b986 <memcpy>
 800c9ca:	4621      	mov	r1, r4
 800c9cc:	4638      	mov	r0, r7
 800c9ce:	f7ff ffa5 	bl	800c91c <_Bfree>
 800c9d2:	4644      	mov	r4, r8
 800c9d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c9d8:	3501      	adds	r5, #1
 800c9da:	615e      	str	r6, [r3, #20]
 800c9dc:	6125      	str	r5, [r4, #16]
 800c9de:	4620      	mov	r0, r4
 800c9e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9e4:	0800db10 	.word	0x0800db10
 800c9e8:	0800db21 	.word	0x0800db21

0800c9ec <__hi0bits>:
 800c9ec:	0c03      	lsrs	r3, r0, #16
 800c9ee:	041b      	lsls	r3, r3, #16
 800c9f0:	b9d3      	cbnz	r3, 800ca28 <__hi0bits+0x3c>
 800c9f2:	0400      	lsls	r0, r0, #16
 800c9f4:	2310      	movs	r3, #16
 800c9f6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c9fa:	bf04      	itt	eq
 800c9fc:	0200      	lsleq	r0, r0, #8
 800c9fe:	3308      	addeq	r3, #8
 800ca00:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ca04:	bf04      	itt	eq
 800ca06:	0100      	lsleq	r0, r0, #4
 800ca08:	3304      	addeq	r3, #4
 800ca0a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ca0e:	bf04      	itt	eq
 800ca10:	0080      	lsleq	r0, r0, #2
 800ca12:	3302      	addeq	r3, #2
 800ca14:	2800      	cmp	r0, #0
 800ca16:	db05      	blt.n	800ca24 <__hi0bits+0x38>
 800ca18:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ca1c:	f103 0301 	add.w	r3, r3, #1
 800ca20:	bf08      	it	eq
 800ca22:	2320      	moveq	r3, #32
 800ca24:	4618      	mov	r0, r3
 800ca26:	4770      	bx	lr
 800ca28:	2300      	movs	r3, #0
 800ca2a:	e7e4      	b.n	800c9f6 <__hi0bits+0xa>

0800ca2c <__lo0bits>:
 800ca2c:	6803      	ldr	r3, [r0, #0]
 800ca2e:	f013 0207 	ands.w	r2, r3, #7
 800ca32:	d00c      	beq.n	800ca4e <__lo0bits+0x22>
 800ca34:	07d9      	lsls	r1, r3, #31
 800ca36:	d422      	bmi.n	800ca7e <__lo0bits+0x52>
 800ca38:	079a      	lsls	r2, r3, #30
 800ca3a:	bf49      	itett	mi
 800ca3c:	085b      	lsrmi	r3, r3, #1
 800ca3e:	089b      	lsrpl	r3, r3, #2
 800ca40:	6003      	strmi	r3, [r0, #0]
 800ca42:	2201      	movmi	r2, #1
 800ca44:	bf5c      	itt	pl
 800ca46:	6003      	strpl	r3, [r0, #0]
 800ca48:	2202      	movpl	r2, #2
 800ca4a:	4610      	mov	r0, r2
 800ca4c:	4770      	bx	lr
 800ca4e:	b299      	uxth	r1, r3
 800ca50:	b909      	cbnz	r1, 800ca56 <__lo0bits+0x2a>
 800ca52:	0c1b      	lsrs	r3, r3, #16
 800ca54:	2210      	movs	r2, #16
 800ca56:	b2d9      	uxtb	r1, r3
 800ca58:	b909      	cbnz	r1, 800ca5e <__lo0bits+0x32>
 800ca5a:	3208      	adds	r2, #8
 800ca5c:	0a1b      	lsrs	r3, r3, #8
 800ca5e:	0719      	lsls	r1, r3, #28
 800ca60:	bf04      	itt	eq
 800ca62:	091b      	lsreq	r3, r3, #4
 800ca64:	3204      	addeq	r2, #4
 800ca66:	0799      	lsls	r1, r3, #30
 800ca68:	bf04      	itt	eq
 800ca6a:	089b      	lsreq	r3, r3, #2
 800ca6c:	3202      	addeq	r2, #2
 800ca6e:	07d9      	lsls	r1, r3, #31
 800ca70:	d403      	bmi.n	800ca7a <__lo0bits+0x4e>
 800ca72:	085b      	lsrs	r3, r3, #1
 800ca74:	f102 0201 	add.w	r2, r2, #1
 800ca78:	d003      	beq.n	800ca82 <__lo0bits+0x56>
 800ca7a:	6003      	str	r3, [r0, #0]
 800ca7c:	e7e5      	b.n	800ca4a <__lo0bits+0x1e>
 800ca7e:	2200      	movs	r2, #0
 800ca80:	e7e3      	b.n	800ca4a <__lo0bits+0x1e>
 800ca82:	2220      	movs	r2, #32
 800ca84:	e7e1      	b.n	800ca4a <__lo0bits+0x1e>
	...

0800ca88 <__i2b>:
 800ca88:	b510      	push	{r4, lr}
 800ca8a:	460c      	mov	r4, r1
 800ca8c:	2101      	movs	r1, #1
 800ca8e:	f7ff ff05 	bl	800c89c <_Balloc>
 800ca92:	4602      	mov	r2, r0
 800ca94:	b928      	cbnz	r0, 800caa2 <__i2b+0x1a>
 800ca96:	4b05      	ldr	r3, [pc, #20]	; (800caac <__i2b+0x24>)
 800ca98:	4805      	ldr	r0, [pc, #20]	; (800cab0 <__i2b+0x28>)
 800ca9a:	f240 1145 	movw	r1, #325	; 0x145
 800ca9e:	f000 fd11 	bl	800d4c4 <__assert_func>
 800caa2:	2301      	movs	r3, #1
 800caa4:	6144      	str	r4, [r0, #20]
 800caa6:	6103      	str	r3, [r0, #16]
 800caa8:	bd10      	pop	{r4, pc}
 800caaa:	bf00      	nop
 800caac:	0800db10 	.word	0x0800db10
 800cab0:	0800db21 	.word	0x0800db21

0800cab4 <__multiply>:
 800cab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cab8:	4691      	mov	r9, r2
 800caba:	690a      	ldr	r2, [r1, #16]
 800cabc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cac0:	429a      	cmp	r2, r3
 800cac2:	bfb8      	it	lt
 800cac4:	460b      	movlt	r3, r1
 800cac6:	460c      	mov	r4, r1
 800cac8:	bfbc      	itt	lt
 800caca:	464c      	movlt	r4, r9
 800cacc:	4699      	movlt	r9, r3
 800cace:	6927      	ldr	r7, [r4, #16]
 800cad0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cad4:	68a3      	ldr	r3, [r4, #8]
 800cad6:	6861      	ldr	r1, [r4, #4]
 800cad8:	eb07 060a 	add.w	r6, r7, sl
 800cadc:	42b3      	cmp	r3, r6
 800cade:	b085      	sub	sp, #20
 800cae0:	bfb8      	it	lt
 800cae2:	3101      	addlt	r1, #1
 800cae4:	f7ff feda 	bl	800c89c <_Balloc>
 800cae8:	b930      	cbnz	r0, 800caf8 <__multiply+0x44>
 800caea:	4602      	mov	r2, r0
 800caec:	4b44      	ldr	r3, [pc, #272]	; (800cc00 <__multiply+0x14c>)
 800caee:	4845      	ldr	r0, [pc, #276]	; (800cc04 <__multiply+0x150>)
 800caf0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800caf4:	f000 fce6 	bl	800d4c4 <__assert_func>
 800caf8:	f100 0514 	add.w	r5, r0, #20
 800cafc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cb00:	462b      	mov	r3, r5
 800cb02:	2200      	movs	r2, #0
 800cb04:	4543      	cmp	r3, r8
 800cb06:	d321      	bcc.n	800cb4c <__multiply+0x98>
 800cb08:	f104 0314 	add.w	r3, r4, #20
 800cb0c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800cb10:	f109 0314 	add.w	r3, r9, #20
 800cb14:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800cb18:	9202      	str	r2, [sp, #8]
 800cb1a:	1b3a      	subs	r2, r7, r4
 800cb1c:	3a15      	subs	r2, #21
 800cb1e:	f022 0203 	bic.w	r2, r2, #3
 800cb22:	3204      	adds	r2, #4
 800cb24:	f104 0115 	add.w	r1, r4, #21
 800cb28:	428f      	cmp	r7, r1
 800cb2a:	bf38      	it	cc
 800cb2c:	2204      	movcc	r2, #4
 800cb2e:	9201      	str	r2, [sp, #4]
 800cb30:	9a02      	ldr	r2, [sp, #8]
 800cb32:	9303      	str	r3, [sp, #12]
 800cb34:	429a      	cmp	r2, r3
 800cb36:	d80c      	bhi.n	800cb52 <__multiply+0x9e>
 800cb38:	2e00      	cmp	r6, #0
 800cb3a:	dd03      	ble.n	800cb44 <__multiply+0x90>
 800cb3c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d05b      	beq.n	800cbfc <__multiply+0x148>
 800cb44:	6106      	str	r6, [r0, #16]
 800cb46:	b005      	add	sp, #20
 800cb48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb4c:	f843 2b04 	str.w	r2, [r3], #4
 800cb50:	e7d8      	b.n	800cb04 <__multiply+0x50>
 800cb52:	f8b3 a000 	ldrh.w	sl, [r3]
 800cb56:	f1ba 0f00 	cmp.w	sl, #0
 800cb5a:	d024      	beq.n	800cba6 <__multiply+0xf2>
 800cb5c:	f104 0e14 	add.w	lr, r4, #20
 800cb60:	46a9      	mov	r9, r5
 800cb62:	f04f 0c00 	mov.w	ip, #0
 800cb66:	f85e 2b04 	ldr.w	r2, [lr], #4
 800cb6a:	f8d9 1000 	ldr.w	r1, [r9]
 800cb6e:	fa1f fb82 	uxth.w	fp, r2
 800cb72:	b289      	uxth	r1, r1
 800cb74:	fb0a 110b 	mla	r1, sl, fp, r1
 800cb78:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800cb7c:	f8d9 2000 	ldr.w	r2, [r9]
 800cb80:	4461      	add	r1, ip
 800cb82:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cb86:	fb0a c20b 	mla	r2, sl, fp, ip
 800cb8a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cb8e:	b289      	uxth	r1, r1
 800cb90:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800cb94:	4577      	cmp	r7, lr
 800cb96:	f849 1b04 	str.w	r1, [r9], #4
 800cb9a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cb9e:	d8e2      	bhi.n	800cb66 <__multiply+0xb2>
 800cba0:	9a01      	ldr	r2, [sp, #4]
 800cba2:	f845 c002 	str.w	ip, [r5, r2]
 800cba6:	9a03      	ldr	r2, [sp, #12]
 800cba8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800cbac:	3304      	adds	r3, #4
 800cbae:	f1b9 0f00 	cmp.w	r9, #0
 800cbb2:	d021      	beq.n	800cbf8 <__multiply+0x144>
 800cbb4:	6829      	ldr	r1, [r5, #0]
 800cbb6:	f104 0c14 	add.w	ip, r4, #20
 800cbba:	46ae      	mov	lr, r5
 800cbbc:	f04f 0a00 	mov.w	sl, #0
 800cbc0:	f8bc b000 	ldrh.w	fp, [ip]
 800cbc4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800cbc8:	fb09 220b 	mla	r2, r9, fp, r2
 800cbcc:	4452      	add	r2, sl
 800cbce:	b289      	uxth	r1, r1
 800cbd0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800cbd4:	f84e 1b04 	str.w	r1, [lr], #4
 800cbd8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800cbdc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cbe0:	f8be 1000 	ldrh.w	r1, [lr]
 800cbe4:	fb09 110a 	mla	r1, r9, sl, r1
 800cbe8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800cbec:	4567      	cmp	r7, ip
 800cbee:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cbf2:	d8e5      	bhi.n	800cbc0 <__multiply+0x10c>
 800cbf4:	9a01      	ldr	r2, [sp, #4]
 800cbf6:	50a9      	str	r1, [r5, r2]
 800cbf8:	3504      	adds	r5, #4
 800cbfa:	e799      	b.n	800cb30 <__multiply+0x7c>
 800cbfc:	3e01      	subs	r6, #1
 800cbfe:	e79b      	b.n	800cb38 <__multiply+0x84>
 800cc00:	0800db10 	.word	0x0800db10
 800cc04:	0800db21 	.word	0x0800db21

0800cc08 <__pow5mult>:
 800cc08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc0c:	4615      	mov	r5, r2
 800cc0e:	f012 0203 	ands.w	r2, r2, #3
 800cc12:	4606      	mov	r6, r0
 800cc14:	460f      	mov	r7, r1
 800cc16:	d007      	beq.n	800cc28 <__pow5mult+0x20>
 800cc18:	4c25      	ldr	r4, [pc, #148]	; (800ccb0 <__pow5mult+0xa8>)
 800cc1a:	3a01      	subs	r2, #1
 800cc1c:	2300      	movs	r3, #0
 800cc1e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cc22:	f7ff fe9d 	bl	800c960 <__multadd>
 800cc26:	4607      	mov	r7, r0
 800cc28:	10ad      	asrs	r5, r5, #2
 800cc2a:	d03d      	beq.n	800cca8 <__pow5mult+0xa0>
 800cc2c:	69f4      	ldr	r4, [r6, #28]
 800cc2e:	b97c      	cbnz	r4, 800cc50 <__pow5mult+0x48>
 800cc30:	2010      	movs	r0, #16
 800cc32:	f7ff fd7f 	bl	800c734 <malloc>
 800cc36:	4602      	mov	r2, r0
 800cc38:	61f0      	str	r0, [r6, #28]
 800cc3a:	b928      	cbnz	r0, 800cc48 <__pow5mult+0x40>
 800cc3c:	4b1d      	ldr	r3, [pc, #116]	; (800ccb4 <__pow5mult+0xac>)
 800cc3e:	481e      	ldr	r0, [pc, #120]	; (800ccb8 <__pow5mult+0xb0>)
 800cc40:	f240 11b3 	movw	r1, #435	; 0x1b3
 800cc44:	f000 fc3e 	bl	800d4c4 <__assert_func>
 800cc48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cc4c:	6004      	str	r4, [r0, #0]
 800cc4e:	60c4      	str	r4, [r0, #12]
 800cc50:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800cc54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cc58:	b94c      	cbnz	r4, 800cc6e <__pow5mult+0x66>
 800cc5a:	f240 2171 	movw	r1, #625	; 0x271
 800cc5e:	4630      	mov	r0, r6
 800cc60:	f7ff ff12 	bl	800ca88 <__i2b>
 800cc64:	2300      	movs	r3, #0
 800cc66:	f8c8 0008 	str.w	r0, [r8, #8]
 800cc6a:	4604      	mov	r4, r0
 800cc6c:	6003      	str	r3, [r0, #0]
 800cc6e:	f04f 0900 	mov.w	r9, #0
 800cc72:	07eb      	lsls	r3, r5, #31
 800cc74:	d50a      	bpl.n	800cc8c <__pow5mult+0x84>
 800cc76:	4639      	mov	r1, r7
 800cc78:	4622      	mov	r2, r4
 800cc7a:	4630      	mov	r0, r6
 800cc7c:	f7ff ff1a 	bl	800cab4 <__multiply>
 800cc80:	4639      	mov	r1, r7
 800cc82:	4680      	mov	r8, r0
 800cc84:	4630      	mov	r0, r6
 800cc86:	f7ff fe49 	bl	800c91c <_Bfree>
 800cc8a:	4647      	mov	r7, r8
 800cc8c:	106d      	asrs	r5, r5, #1
 800cc8e:	d00b      	beq.n	800cca8 <__pow5mult+0xa0>
 800cc90:	6820      	ldr	r0, [r4, #0]
 800cc92:	b938      	cbnz	r0, 800cca4 <__pow5mult+0x9c>
 800cc94:	4622      	mov	r2, r4
 800cc96:	4621      	mov	r1, r4
 800cc98:	4630      	mov	r0, r6
 800cc9a:	f7ff ff0b 	bl	800cab4 <__multiply>
 800cc9e:	6020      	str	r0, [r4, #0]
 800cca0:	f8c0 9000 	str.w	r9, [r0]
 800cca4:	4604      	mov	r4, r0
 800cca6:	e7e4      	b.n	800cc72 <__pow5mult+0x6a>
 800cca8:	4638      	mov	r0, r7
 800ccaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccae:	bf00      	nop
 800ccb0:	0800dc70 	.word	0x0800dc70
 800ccb4:	0800daa1 	.word	0x0800daa1
 800ccb8:	0800db21 	.word	0x0800db21

0800ccbc <__lshift>:
 800ccbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ccc0:	460c      	mov	r4, r1
 800ccc2:	6849      	ldr	r1, [r1, #4]
 800ccc4:	6923      	ldr	r3, [r4, #16]
 800ccc6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ccca:	68a3      	ldr	r3, [r4, #8]
 800cccc:	4607      	mov	r7, r0
 800ccce:	4691      	mov	r9, r2
 800ccd0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ccd4:	f108 0601 	add.w	r6, r8, #1
 800ccd8:	42b3      	cmp	r3, r6
 800ccda:	db0b      	blt.n	800ccf4 <__lshift+0x38>
 800ccdc:	4638      	mov	r0, r7
 800ccde:	f7ff fddd 	bl	800c89c <_Balloc>
 800cce2:	4605      	mov	r5, r0
 800cce4:	b948      	cbnz	r0, 800ccfa <__lshift+0x3e>
 800cce6:	4602      	mov	r2, r0
 800cce8:	4b28      	ldr	r3, [pc, #160]	; (800cd8c <__lshift+0xd0>)
 800ccea:	4829      	ldr	r0, [pc, #164]	; (800cd90 <__lshift+0xd4>)
 800ccec:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ccf0:	f000 fbe8 	bl	800d4c4 <__assert_func>
 800ccf4:	3101      	adds	r1, #1
 800ccf6:	005b      	lsls	r3, r3, #1
 800ccf8:	e7ee      	b.n	800ccd8 <__lshift+0x1c>
 800ccfa:	2300      	movs	r3, #0
 800ccfc:	f100 0114 	add.w	r1, r0, #20
 800cd00:	f100 0210 	add.w	r2, r0, #16
 800cd04:	4618      	mov	r0, r3
 800cd06:	4553      	cmp	r3, sl
 800cd08:	db33      	blt.n	800cd72 <__lshift+0xb6>
 800cd0a:	6920      	ldr	r0, [r4, #16]
 800cd0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cd10:	f104 0314 	add.w	r3, r4, #20
 800cd14:	f019 091f 	ands.w	r9, r9, #31
 800cd18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cd1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cd20:	d02b      	beq.n	800cd7a <__lshift+0xbe>
 800cd22:	f1c9 0e20 	rsb	lr, r9, #32
 800cd26:	468a      	mov	sl, r1
 800cd28:	2200      	movs	r2, #0
 800cd2a:	6818      	ldr	r0, [r3, #0]
 800cd2c:	fa00 f009 	lsl.w	r0, r0, r9
 800cd30:	4310      	orrs	r0, r2
 800cd32:	f84a 0b04 	str.w	r0, [sl], #4
 800cd36:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd3a:	459c      	cmp	ip, r3
 800cd3c:	fa22 f20e 	lsr.w	r2, r2, lr
 800cd40:	d8f3      	bhi.n	800cd2a <__lshift+0x6e>
 800cd42:	ebac 0304 	sub.w	r3, ip, r4
 800cd46:	3b15      	subs	r3, #21
 800cd48:	f023 0303 	bic.w	r3, r3, #3
 800cd4c:	3304      	adds	r3, #4
 800cd4e:	f104 0015 	add.w	r0, r4, #21
 800cd52:	4584      	cmp	ip, r0
 800cd54:	bf38      	it	cc
 800cd56:	2304      	movcc	r3, #4
 800cd58:	50ca      	str	r2, [r1, r3]
 800cd5a:	b10a      	cbz	r2, 800cd60 <__lshift+0xa4>
 800cd5c:	f108 0602 	add.w	r6, r8, #2
 800cd60:	3e01      	subs	r6, #1
 800cd62:	4638      	mov	r0, r7
 800cd64:	612e      	str	r6, [r5, #16]
 800cd66:	4621      	mov	r1, r4
 800cd68:	f7ff fdd8 	bl	800c91c <_Bfree>
 800cd6c:	4628      	mov	r0, r5
 800cd6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd72:	f842 0f04 	str.w	r0, [r2, #4]!
 800cd76:	3301      	adds	r3, #1
 800cd78:	e7c5      	b.n	800cd06 <__lshift+0x4a>
 800cd7a:	3904      	subs	r1, #4
 800cd7c:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd80:	f841 2f04 	str.w	r2, [r1, #4]!
 800cd84:	459c      	cmp	ip, r3
 800cd86:	d8f9      	bhi.n	800cd7c <__lshift+0xc0>
 800cd88:	e7ea      	b.n	800cd60 <__lshift+0xa4>
 800cd8a:	bf00      	nop
 800cd8c:	0800db10 	.word	0x0800db10
 800cd90:	0800db21 	.word	0x0800db21

0800cd94 <__mcmp>:
 800cd94:	b530      	push	{r4, r5, lr}
 800cd96:	6902      	ldr	r2, [r0, #16]
 800cd98:	690c      	ldr	r4, [r1, #16]
 800cd9a:	1b12      	subs	r2, r2, r4
 800cd9c:	d10e      	bne.n	800cdbc <__mcmp+0x28>
 800cd9e:	f100 0314 	add.w	r3, r0, #20
 800cda2:	3114      	adds	r1, #20
 800cda4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cda8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cdac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cdb0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cdb4:	42a5      	cmp	r5, r4
 800cdb6:	d003      	beq.n	800cdc0 <__mcmp+0x2c>
 800cdb8:	d305      	bcc.n	800cdc6 <__mcmp+0x32>
 800cdba:	2201      	movs	r2, #1
 800cdbc:	4610      	mov	r0, r2
 800cdbe:	bd30      	pop	{r4, r5, pc}
 800cdc0:	4283      	cmp	r3, r0
 800cdc2:	d3f3      	bcc.n	800cdac <__mcmp+0x18>
 800cdc4:	e7fa      	b.n	800cdbc <__mcmp+0x28>
 800cdc6:	f04f 32ff 	mov.w	r2, #4294967295
 800cdca:	e7f7      	b.n	800cdbc <__mcmp+0x28>

0800cdcc <__mdiff>:
 800cdcc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdd0:	460c      	mov	r4, r1
 800cdd2:	4606      	mov	r6, r0
 800cdd4:	4611      	mov	r1, r2
 800cdd6:	4620      	mov	r0, r4
 800cdd8:	4690      	mov	r8, r2
 800cdda:	f7ff ffdb 	bl	800cd94 <__mcmp>
 800cdde:	1e05      	subs	r5, r0, #0
 800cde0:	d110      	bne.n	800ce04 <__mdiff+0x38>
 800cde2:	4629      	mov	r1, r5
 800cde4:	4630      	mov	r0, r6
 800cde6:	f7ff fd59 	bl	800c89c <_Balloc>
 800cdea:	b930      	cbnz	r0, 800cdfa <__mdiff+0x2e>
 800cdec:	4b3a      	ldr	r3, [pc, #232]	; (800ced8 <__mdiff+0x10c>)
 800cdee:	4602      	mov	r2, r0
 800cdf0:	f240 2137 	movw	r1, #567	; 0x237
 800cdf4:	4839      	ldr	r0, [pc, #228]	; (800cedc <__mdiff+0x110>)
 800cdf6:	f000 fb65 	bl	800d4c4 <__assert_func>
 800cdfa:	2301      	movs	r3, #1
 800cdfc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ce00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce04:	bfa4      	itt	ge
 800ce06:	4643      	movge	r3, r8
 800ce08:	46a0      	movge	r8, r4
 800ce0a:	4630      	mov	r0, r6
 800ce0c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ce10:	bfa6      	itte	ge
 800ce12:	461c      	movge	r4, r3
 800ce14:	2500      	movge	r5, #0
 800ce16:	2501      	movlt	r5, #1
 800ce18:	f7ff fd40 	bl	800c89c <_Balloc>
 800ce1c:	b920      	cbnz	r0, 800ce28 <__mdiff+0x5c>
 800ce1e:	4b2e      	ldr	r3, [pc, #184]	; (800ced8 <__mdiff+0x10c>)
 800ce20:	4602      	mov	r2, r0
 800ce22:	f240 2145 	movw	r1, #581	; 0x245
 800ce26:	e7e5      	b.n	800cdf4 <__mdiff+0x28>
 800ce28:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ce2c:	6926      	ldr	r6, [r4, #16]
 800ce2e:	60c5      	str	r5, [r0, #12]
 800ce30:	f104 0914 	add.w	r9, r4, #20
 800ce34:	f108 0514 	add.w	r5, r8, #20
 800ce38:	f100 0e14 	add.w	lr, r0, #20
 800ce3c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ce40:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ce44:	f108 0210 	add.w	r2, r8, #16
 800ce48:	46f2      	mov	sl, lr
 800ce4a:	2100      	movs	r1, #0
 800ce4c:	f859 3b04 	ldr.w	r3, [r9], #4
 800ce50:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ce54:	fa11 f88b 	uxtah	r8, r1, fp
 800ce58:	b299      	uxth	r1, r3
 800ce5a:	0c1b      	lsrs	r3, r3, #16
 800ce5c:	eba8 0801 	sub.w	r8, r8, r1
 800ce60:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ce64:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ce68:	fa1f f888 	uxth.w	r8, r8
 800ce6c:	1419      	asrs	r1, r3, #16
 800ce6e:	454e      	cmp	r6, r9
 800ce70:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ce74:	f84a 3b04 	str.w	r3, [sl], #4
 800ce78:	d8e8      	bhi.n	800ce4c <__mdiff+0x80>
 800ce7a:	1b33      	subs	r3, r6, r4
 800ce7c:	3b15      	subs	r3, #21
 800ce7e:	f023 0303 	bic.w	r3, r3, #3
 800ce82:	3304      	adds	r3, #4
 800ce84:	3415      	adds	r4, #21
 800ce86:	42a6      	cmp	r6, r4
 800ce88:	bf38      	it	cc
 800ce8a:	2304      	movcc	r3, #4
 800ce8c:	441d      	add	r5, r3
 800ce8e:	4473      	add	r3, lr
 800ce90:	469e      	mov	lr, r3
 800ce92:	462e      	mov	r6, r5
 800ce94:	4566      	cmp	r6, ip
 800ce96:	d30e      	bcc.n	800ceb6 <__mdiff+0xea>
 800ce98:	f10c 0203 	add.w	r2, ip, #3
 800ce9c:	1b52      	subs	r2, r2, r5
 800ce9e:	f022 0203 	bic.w	r2, r2, #3
 800cea2:	3d03      	subs	r5, #3
 800cea4:	45ac      	cmp	ip, r5
 800cea6:	bf38      	it	cc
 800cea8:	2200      	movcc	r2, #0
 800ceaa:	4413      	add	r3, r2
 800ceac:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ceb0:	b17a      	cbz	r2, 800ced2 <__mdiff+0x106>
 800ceb2:	6107      	str	r7, [r0, #16]
 800ceb4:	e7a4      	b.n	800ce00 <__mdiff+0x34>
 800ceb6:	f856 8b04 	ldr.w	r8, [r6], #4
 800ceba:	fa11 f288 	uxtah	r2, r1, r8
 800cebe:	1414      	asrs	r4, r2, #16
 800cec0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cec4:	b292      	uxth	r2, r2
 800cec6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ceca:	f84e 2b04 	str.w	r2, [lr], #4
 800cece:	1421      	asrs	r1, r4, #16
 800ced0:	e7e0      	b.n	800ce94 <__mdiff+0xc8>
 800ced2:	3f01      	subs	r7, #1
 800ced4:	e7ea      	b.n	800ceac <__mdiff+0xe0>
 800ced6:	bf00      	nop
 800ced8:	0800db10 	.word	0x0800db10
 800cedc:	0800db21 	.word	0x0800db21

0800cee0 <__d2b>:
 800cee0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cee4:	460f      	mov	r7, r1
 800cee6:	2101      	movs	r1, #1
 800cee8:	ec59 8b10 	vmov	r8, r9, d0
 800ceec:	4616      	mov	r6, r2
 800ceee:	f7ff fcd5 	bl	800c89c <_Balloc>
 800cef2:	4604      	mov	r4, r0
 800cef4:	b930      	cbnz	r0, 800cf04 <__d2b+0x24>
 800cef6:	4602      	mov	r2, r0
 800cef8:	4b24      	ldr	r3, [pc, #144]	; (800cf8c <__d2b+0xac>)
 800cefa:	4825      	ldr	r0, [pc, #148]	; (800cf90 <__d2b+0xb0>)
 800cefc:	f240 310f 	movw	r1, #783	; 0x30f
 800cf00:	f000 fae0 	bl	800d4c4 <__assert_func>
 800cf04:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cf08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cf0c:	bb2d      	cbnz	r5, 800cf5a <__d2b+0x7a>
 800cf0e:	9301      	str	r3, [sp, #4]
 800cf10:	f1b8 0300 	subs.w	r3, r8, #0
 800cf14:	d026      	beq.n	800cf64 <__d2b+0x84>
 800cf16:	4668      	mov	r0, sp
 800cf18:	9300      	str	r3, [sp, #0]
 800cf1a:	f7ff fd87 	bl	800ca2c <__lo0bits>
 800cf1e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cf22:	b1e8      	cbz	r0, 800cf60 <__d2b+0x80>
 800cf24:	f1c0 0320 	rsb	r3, r0, #32
 800cf28:	fa02 f303 	lsl.w	r3, r2, r3
 800cf2c:	430b      	orrs	r3, r1
 800cf2e:	40c2      	lsrs	r2, r0
 800cf30:	6163      	str	r3, [r4, #20]
 800cf32:	9201      	str	r2, [sp, #4]
 800cf34:	9b01      	ldr	r3, [sp, #4]
 800cf36:	61a3      	str	r3, [r4, #24]
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	bf14      	ite	ne
 800cf3c:	2202      	movne	r2, #2
 800cf3e:	2201      	moveq	r2, #1
 800cf40:	6122      	str	r2, [r4, #16]
 800cf42:	b1bd      	cbz	r5, 800cf74 <__d2b+0x94>
 800cf44:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cf48:	4405      	add	r5, r0
 800cf4a:	603d      	str	r5, [r7, #0]
 800cf4c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cf50:	6030      	str	r0, [r6, #0]
 800cf52:	4620      	mov	r0, r4
 800cf54:	b003      	add	sp, #12
 800cf56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cf5e:	e7d6      	b.n	800cf0e <__d2b+0x2e>
 800cf60:	6161      	str	r1, [r4, #20]
 800cf62:	e7e7      	b.n	800cf34 <__d2b+0x54>
 800cf64:	a801      	add	r0, sp, #4
 800cf66:	f7ff fd61 	bl	800ca2c <__lo0bits>
 800cf6a:	9b01      	ldr	r3, [sp, #4]
 800cf6c:	6163      	str	r3, [r4, #20]
 800cf6e:	3020      	adds	r0, #32
 800cf70:	2201      	movs	r2, #1
 800cf72:	e7e5      	b.n	800cf40 <__d2b+0x60>
 800cf74:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cf78:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cf7c:	6038      	str	r0, [r7, #0]
 800cf7e:	6918      	ldr	r0, [r3, #16]
 800cf80:	f7ff fd34 	bl	800c9ec <__hi0bits>
 800cf84:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cf88:	e7e2      	b.n	800cf50 <__d2b+0x70>
 800cf8a:	bf00      	nop
 800cf8c:	0800db10 	.word	0x0800db10
 800cf90:	0800db21 	.word	0x0800db21

0800cf94 <__sfputc_r>:
 800cf94:	6893      	ldr	r3, [r2, #8]
 800cf96:	3b01      	subs	r3, #1
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	b410      	push	{r4}
 800cf9c:	6093      	str	r3, [r2, #8]
 800cf9e:	da08      	bge.n	800cfb2 <__sfputc_r+0x1e>
 800cfa0:	6994      	ldr	r4, [r2, #24]
 800cfa2:	42a3      	cmp	r3, r4
 800cfa4:	db01      	blt.n	800cfaa <__sfputc_r+0x16>
 800cfa6:	290a      	cmp	r1, #10
 800cfa8:	d103      	bne.n	800cfb2 <__sfputc_r+0x1e>
 800cfaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cfae:	f000 b9e3 	b.w	800d378 <__swbuf_r>
 800cfb2:	6813      	ldr	r3, [r2, #0]
 800cfb4:	1c58      	adds	r0, r3, #1
 800cfb6:	6010      	str	r0, [r2, #0]
 800cfb8:	7019      	strb	r1, [r3, #0]
 800cfba:	4608      	mov	r0, r1
 800cfbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cfc0:	4770      	bx	lr

0800cfc2 <__sfputs_r>:
 800cfc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfc4:	4606      	mov	r6, r0
 800cfc6:	460f      	mov	r7, r1
 800cfc8:	4614      	mov	r4, r2
 800cfca:	18d5      	adds	r5, r2, r3
 800cfcc:	42ac      	cmp	r4, r5
 800cfce:	d101      	bne.n	800cfd4 <__sfputs_r+0x12>
 800cfd0:	2000      	movs	r0, #0
 800cfd2:	e007      	b.n	800cfe4 <__sfputs_r+0x22>
 800cfd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfd8:	463a      	mov	r2, r7
 800cfda:	4630      	mov	r0, r6
 800cfdc:	f7ff ffda 	bl	800cf94 <__sfputc_r>
 800cfe0:	1c43      	adds	r3, r0, #1
 800cfe2:	d1f3      	bne.n	800cfcc <__sfputs_r+0xa>
 800cfe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cfe8 <_vfiprintf_r>:
 800cfe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfec:	460d      	mov	r5, r1
 800cfee:	b09d      	sub	sp, #116	; 0x74
 800cff0:	4614      	mov	r4, r2
 800cff2:	4698      	mov	r8, r3
 800cff4:	4606      	mov	r6, r0
 800cff6:	b118      	cbz	r0, 800d000 <_vfiprintf_r+0x18>
 800cff8:	6a03      	ldr	r3, [r0, #32]
 800cffa:	b90b      	cbnz	r3, 800d000 <_vfiprintf_r+0x18>
 800cffc:	f7fe fb50 	bl	800b6a0 <__sinit>
 800d000:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d002:	07d9      	lsls	r1, r3, #31
 800d004:	d405      	bmi.n	800d012 <_vfiprintf_r+0x2a>
 800d006:	89ab      	ldrh	r3, [r5, #12]
 800d008:	059a      	lsls	r2, r3, #22
 800d00a:	d402      	bmi.n	800d012 <_vfiprintf_r+0x2a>
 800d00c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d00e:	f7fe fcb8 	bl	800b982 <__retarget_lock_acquire_recursive>
 800d012:	89ab      	ldrh	r3, [r5, #12]
 800d014:	071b      	lsls	r3, r3, #28
 800d016:	d501      	bpl.n	800d01c <_vfiprintf_r+0x34>
 800d018:	692b      	ldr	r3, [r5, #16]
 800d01a:	b99b      	cbnz	r3, 800d044 <_vfiprintf_r+0x5c>
 800d01c:	4629      	mov	r1, r5
 800d01e:	4630      	mov	r0, r6
 800d020:	f000 f9e8 	bl	800d3f4 <__swsetup_r>
 800d024:	b170      	cbz	r0, 800d044 <_vfiprintf_r+0x5c>
 800d026:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d028:	07dc      	lsls	r4, r3, #31
 800d02a:	d504      	bpl.n	800d036 <_vfiprintf_r+0x4e>
 800d02c:	f04f 30ff 	mov.w	r0, #4294967295
 800d030:	b01d      	add	sp, #116	; 0x74
 800d032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d036:	89ab      	ldrh	r3, [r5, #12]
 800d038:	0598      	lsls	r0, r3, #22
 800d03a:	d4f7      	bmi.n	800d02c <_vfiprintf_r+0x44>
 800d03c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d03e:	f7fe fca1 	bl	800b984 <__retarget_lock_release_recursive>
 800d042:	e7f3      	b.n	800d02c <_vfiprintf_r+0x44>
 800d044:	2300      	movs	r3, #0
 800d046:	9309      	str	r3, [sp, #36]	; 0x24
 800d048:	2320      	movs	r3, #32
 800d04a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d04e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d052:	2330      	movs	r3, #48	; 0x30
 800d054:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d208 <_vfiprintf_r+0x220>
 800d058:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d05c:	f04f 0901 	mov.w	r9, #1
 800d060:	4623      	mov	r3, r4
 800d062:	469a      	mov	sl, r3
 800d064:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d068:	b10a      	cbz	r2, 800d06e <_vfiprintf_r+0x86>
 800d06a:	2a25      	cmp	r2, #37	; 0x25
 800d06c:	d1f9      	bne.n	800d062 <_vfiprintf_r+0x7a>
 800d06e:	ebba 0b04 	subs.w	fp, sl, r4
 800d072:	d00b      	beq.n	800d08c <_vfiprintf_r+0xa4>
 800d074:	465b      	mov	r3, fp
 800d076:	4622      	mov	r2, r4
 800d078:	4629      	mov	r1, r5
 800d07a:	4630      	mov	r0, r6
 800d07c:	f7ff ffa1 	bl	800cfc2 <__sfputs_r>
 800d080:	3001      	adds	r0, #1
 800d082:	f000 80a9 	beq.w	800d1d8 <_vfiprintf_r+0x1f0>
 800d086:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d088:	445a      	add	r2, fp
 800d08a:	9209      	str	r2, [sp, #36]	; 0x24
 800d08c:	f89a 3000 	ldrb.w	r3, [sl]
 800d090:	2b00      	cmp	r3, #0
 800d092:	f000 80a1 	beq.w	800d1d8 <_vfiprintf_r+0x1f0>
 800d096:	2300      	movs	r3, #0
 800d098:	f04f 32ff 	mov.w	r2, #4294967295
 800d09c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d0a0:	f10a 0a01 	add.w	sl, sl, #1
 800d0a4:	9304      	str	r3, [sp, #16]
 800d0a6:	9307      	str	r3, [sp, #28]
 800d0a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d0ac:	931a      	str	r3, [sp, #104]	; 0x68
 800d0ae:	4654      	mov	r4, sl
 800d0b0:	2205      	movs	r2, #5
 800d0b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0b6:	4854      	ldr	r0, [pc, #336]	; (800d208 <_vfiprintf_r+0x220>)
 800d0b8:	f7f3 f89a 	bl	80001f0 <memchr>
 800d0bc:	9a04      	ldr	r2, [sp, #16]
 800d0be:	b9d8      	cbnz	r0, 800d0f8 <_vfiprintf_r+0x110>
 800d0c0:	06d1      	lsls	r1, r2, #27
 800d0c2:	bf44      	itt	mi
 800d0c4:	2320      	movmi	r3, #32
 800d0c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d0ca:	0713      	lsls	r3, r2, #28
 800d0cc:	bf44      	itt	mi
 800d0ce:	232b      	movmi	r3, #43	; 0x2b
 800d0d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d0d4:	f89a 3000 	ldrb.w	r3, [sl]
 800d0d8:	2b2a      	cmp	r3, #42	; 0x2a
 800d0da:	d015      	beq.n	800d108 <_vfiprintf_r+0x120>
 800d0dc:	9a07      	ldr	r2, [sp, #28]
 800d0de:	4654      	mov	r4, sl
 800d0e0:	2000      	movs	r0, #0
 800d0e2:	f04f 0c0a 	mov.w	ip, #10
 800d0e6:	4621      	mov	r1, r4
 800d0e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d0ec:	3b30      	subs	r3, #48	; 0x30
 800d0ee:	2b09      	cmp	r3, #9
 800d0f0:	d94d      	bls.n	800d18e <_vfiprintf_r+0x1a6>
 800d0f2:	b1b0      	cbz	r0, 800d122 <_vfiprintf_r+0x13a>
 800d0f4:	9207      	str	r2, [sp, #28]
 800d0f6:	e014      	b.n	800d122 <_vfiprintf_r+0x13a>
 800d0f8:	eba0 0308 	sub.w	r3, r0, r8
 800d0fc:	fa09 f303 	lsl.w	r3, r9, r3
 800d100:	4313      	orrs	r3, r2
 800d102:	9304      	str	r3, [sp, #16]
 800d104:	46a2      	mov	sl, r4
 800d106:	e7d2      	b.n	800d0ae <_vfiprintf_r+0xc6>
 800d108:	9b03      	ldr	r3, [sp, #12]
 800d10a:	1d19      	adds	r1, r3, #4
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	9103      	str	r1, [sp, #12]
 800d110:	2b00      	cmp	r3, #0
 800d112:	bfbb      	ittet	lt
 800d114:	425b      	neglt	r3, r3
 800d116:	f042 0202 	orrlt.w	r2, r2, #2
 800d11a:	9307      	strge	r3, [sp, #28]
 800d11c:	9307      	strlt	r3, [sp, #28]
 800d11e:	bfb8      	it	lt
 800d120:	9204      	strlt	r2, [sp, #16]
 800d122:	7823      	ldrb	r3, [r4, #0]
 800d124:	2b2e      	cmp	r3, #46	; 0x2e
 800d126:	d10c      	bne.n	800d142 <_vfiprintf_r+0x15a>
 800d128:	7863      	ldrb	r3, [r4, #1]
 800d12a:	2b2a      	cmp	r3, #42	; 0x2a
 800d12c:	d134      	bne.n	800d198 <_vfiprintf_r+0x1b0>
 800d12e:	9b03      	ldr	r3, [sp, #12]
 800d130:	1d1a      	adds	r2, r3, #4
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	9203      	str	r2, [sp, #12]
 800d136:	2b00      	cmp	r3, #0
 800d138:	bfb8      	it	lt
 800d13a:	f04f 33ff 	movlt.w	r3, #4294967295
 800d13e:	3402      	adds	r4, #2
 800d140:	9305      	str	r3, [sp, #20]
 800d142:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d218 <_vfiprintf_r+0x230>
 800d146:	7821      	ldrb	r1, [r4, #0]
 800d148:	2203      	movs	r2, #3
 800d14a:	4650      	mov	r0, sl
 800d14c:	f7f3 f850 	bl	80001f0 <memchr>
 800d150:	b138      	cbz	r0, 800d162 <_vfiprintf_r+0x17a>
 800d152:	9b04      	ldr	r3, [sp, #16]
 800d154:	eba0 000a 	sub.w	r0, r0, sl
 800d158:	2240      	movs	r2, #64	; 0x40
 800d15a:	4082      	lsls	r2, r0
 800d15c:	4313      	orrs	r3, r2
 800d15e:	3401      	adds	r4, #1
 800d160:	9304      	str	r3, [sp, #16]
 800d162:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d166:	4829      	ldr	r0, [pc, #164]	; (800d20c <_vfiprintf_r+0x224>)
 800d168:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d16c:	2206      	movs	r2, #6
 800d16e:	f7f3 f83f 	bl	80001f0 <memchr>
 800d172:	2800      	cmp	r0, #0
 800d174:	d03f      	beq.n	800d1f6 <_vfiprintf_r+0x20e>
 800d176:	4b26      	ldr	r3, [pc, #152]	; (800d210 <_vfiprintf_r+0x228>)
 800d178:	bb1b      	cbnz	r3, 800d1c2 <_vfiprintf_r+0x1da>
 800d17a:	9b03      	ldr	r3, [sp, #12]
 800d17c:	3307      	adds	r3, #7
 800d17e:	f023 0307 	bic.w	r3, r3, #7
 800d182:	3308      	adds	r3, #8
 800d184:	9303      	str	r3, [sp, #12]
 800d186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d188:	443b      	add	r3, r7
 800d18a:	9309      	str	r3, [sp, #36]	; 0x24
 800d18c:	e768      	b.n	800d060 <_vfiprintf_r+0x78>
 800d18e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d192:	460c      	mov	r4, r1
 800d194:	2001      	movs	r0, #1
 800d196:	e7a6      	b.n	800d0e6 <_vfiprintf_r+0xfe>
 800d198:	2300      	movs	r3, #0
 800d19a:	3401      	adds	r4, #1
 800d19c:	9305      	str	r3, [sp, #20]
 800d19e:	4619      	mov	r1, r3
 800d1a0:	f04f 0c0a 	mov.w	ip, #10
 800d1a4:	4620      	mov	r0, r4
 800d1a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d1aa:	3a30      	subs	r2, #48	; 0x30
 800d1ac:	2a09      	cmp	r2, #9
 800d1ae:	d903      	bls.n	800d1b8 <_vfiprintf_r+0x1d0>
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d0c6      	beq.n	800d142 <_vfiprintf_r+0x15a>
 800d1b4:	9105      	str	r1, [sp, #20]
 800d1b6:	e7c4      	b.n	800d142 <_vfiprintf_r+0x15a>
 800d1b8:	fb0c 2101 	mla	r1, ip, r1, r2
 800d1bc:	4604      	mov	r4, r0
 800d1be:	2301      	movs	r3, #1
 800d1c0:	e7f0      	b.n	800d1a4 <_vfiprintf_r+0x1bc>
 800d1c2:	ab03      	add	r3, sp, #12
 800d1c4:	9300      	str	r3, [sp, #0]
 800d1c6:	462a      	mov	r2, r5
 800d1c8:	4b12      	ldr	r3, [pc, #72]	; (800d214 <_vfiprintf_r+0x22c>)
 800d1ca:	a904      	add	r1, sp, #16
 800d1cc:	4630      	mov	r0, r6
 800d1ce:	f7fd fe15 	bl	800adfc <_printf_float>
 800d1d2:	4607      	mov	r7, r0
 800d1d4:	1c78      	adds	r0, r7, #1
 800d1d6:	d1d6      	bne.n	800d186 <_vfiprintf_r+0x19e>
 800d1d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d1da:	07d9      	lsls	r1, r3, #31
 800d1dc:	d405      	bmi.n	800d1ea <_vfiprintf_r+0x202>
 800d1de:	89ab      	ldrh	r3, [r5, #12]
 800d1e0:	059a      	lsls	r2, r3, #22
 800d1e2:	d402      	bmi.n	800d1ea <_vfiprintf_r+0x202>
 800d1e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d1e6:	f7fe fbcd 	bl	800b984 <__retarget_lock_release_recursive>
 800d1ea:	89ab      	ldrh	r3, [r5, #12]
 800d1ec:	065b      	lsls	r3, r3, #25
 800d1ee:	f53f af1d 	bmi.w	800d02c <_vfiprintf_r+0x44>
 800d1f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d1f4:	e71c      	b.n	800d030 <_vfiprintf_r+0x48>
 800d1f6:	ab03      	add	r3, sp, #12
 800d1f8:	9300      	str	r3, [sp, #0]
 800d1fa:	462a      	mov	r2, r5
 800d1fc:	4b05      	ldr	r3, [pc, #20]	; (800d214 <_vfiprintf_r+0x22c>)
 800d1fe:	a904      	add	r1, sp, #16
 800d200:	4630      	mov	r0, r6
 800d202:	f7fe f89f 	bl	800b344 <_printf_i>
 800d206:	e7e4      	b.n	800d1d2 <_vfiprintf_r+0x1ea>
 800d208:	0800dc7c 	.word	0x0800dc7c
 800d20c:	0800dc86 	.word	0x0800dc86
 800d210:	0800adfd 	.word	0x0800adfd
 800d214:	0800cfc3 	.word	0x0800cfc3
 800d218:	0800dc82 	.word	0x0800dc82

0800d21c <__sflush_r>:
 800d21c:	898a      	ldrh	r2, [r1, #12]
 800d21e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d222:	4605      	mov	r5, r0
 800d224:	0710      	lsls	r0, r2, #28
 800d226:	460c      	mov	r4, r1
 800d228:	d458      	bmi.n	800d2dc <__sflush_r+0xc0>
 800d22a:	684b      	ldr	r3, [r1, #4]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	dc05      	bgt.n	800d23c <__sflush_r+0x20>
 800d230:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d232:	2b00      	cmp	r3, #0
 800d234:	dc02      	bgt.n	800d23c <__sflush_r+0x20>
 800d236:	2000      	movs	r0, #0
 800d238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d23c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d23e:	2e00      	cmp	r6, #0
 800d240:	d0f9      	beq.n	800d236 <__sflush_r+0x1a>
 800d242:	2300      	movs	r3, #0
 800d244:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d248:	682f      	ldr	r7, [r5, #0]
 800d24a:	6a21      	ldr	r1, [r4, #32]
 800d24c:	602b      	str	r3, [r5, #0]
 800d24e:	d032      	beq.n	800d2b6 <__sflush_r+0x9a>
 800d250:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d252:	89a3      	ldrh	r3, [r4, #12]
 800d254:	075a      	lsls	r2, r3, #29
 800d256:	d505      	bpl.n	800d264 <__sflush_r+0x48>
 800d258:	6863      	ldr	r3, [r4, #4]
 800d25a:	1ac0      	subs	r0, r0, r3
 800d25c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d25e:	b10b      	cbz	r3, 800d264 <__sflush_r+0x48>
 800d260:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d262:	1ac0      	subs	r0, r0, r3
 800d264:	2300      	movs	r3, #0
 800d266:	4602      	mov	r2, r0
 800d268:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d26a:	6a21      	ldr	r1, [r4, #32]
 800d26c:	4628      	mov	r0, r5
 800d26e:	47b0      	blx	r6
 800d270:	1c43      	adds	r3, r0, #1
 800d272:	89a3      	ldrh	r3, [r4, #12]
 800d274:	d106      	bne.n	800d284 <__sflush_r+0x68>
 800d276:	6829      	ldr	r1, [r5, #0]
 800d278:	291d      	cmp	r1, #29
 800d27a:	d82b      	bhi.n	800d2d4 <__sflush_r+0xb8>
 800d27c:	4a29      	ldr	r2, [pc, #164]	; (800d324 <__sflush_r+0x108>)
 800d27e:	410a      	asrs	r2, r1
 800d280:	07d6      	lsls	r6, r2, #31
 800d282:	d427      	bmi.n	800d2d4 <__sflush_r+0xb8>
 800d284:	2200      	movs	r2, #0
 800d286:	6062      	str	r2, [r4, #4]
 800d288:	04d9      	lsls	r1, r3, #19
 800d28a:	6922      	ldr	r2, [r4, #16]
 800d28c:	6022      	str	r2, [r4, #0]
 800d28e:	d504      	bpl.n	800d29a <__sflush_r+0x7e>
 800d290:	1c42      	adds	r2, r0, #1
 800d292:	d101      	bne.n	800d298 <__sflush_r+0x7c>
 800d294:	682b      	ldr	r3, [r5, #0]
 800d296:	b903      	cbnz	r3, 800d29a <__sflush_r+0x7e>
 800d298:	6560      	str	r0, [r4, #84]	; 0x54
 800d29a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d29c:	602f      	str	r7, [r5, #0]
 800d29e:	2900      	cmp	r1, #0
 800d2a0:	d0c9      	beq.n	800d236 <__sflush_r+0x1a>
 800d2a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d2a6:	4299      	cmp	r1, r3
 800d2a8:	d002      	beq.n	800d2b0 <__sflush_r+0x94>
 800d2aa:	4628      	mov	r0, r5
 800d2ac:	f7ff f9f6 	bl	800c69c <_free_r>
 800d2b0:	2000      	movs	r0, #0
 800d2b2:	6360      	str	r0, [r4, #52]	; 0x34
 800d2b4:	e7c0      	b.n	800d238 <__sflush_r+0x1c>
 800d2b6:	2301      	movs	r3, #1
 800d2b8:	4628      	mov	r0, r5
 800d2ba:	47b0      	blx	r6
 800d2bc:	1c41      	adds	r1, r0, #1
 800d2be:	d1c8      	bne.n	800d252 <__sflush_r+0x36>
 800d2c0:	682b      	ldr	r3, [r5, #0]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d0c5      	beq.n	800d252 <__sflush_r+0x36>
 800d2c6:	2b1d      	cmp	r3, #29
 800d2c8:	d001      	beq.n	800d2ce <__sflush_r+0xb2>
 800d2ca:	2b16      	cmp	r3, #22
 800d2cc:	d101      	bne.n	800d2d2 <__sflush_r+0xb6>
 800d2ce:	602f      	str	r7, [r5, #0]
 800d2d0:	e7b1      	b.n	800d236 <__sflush_r+0x1a>
 800d2d2:	89a3      	ldrh	r3, [r4, #12]
 800d2d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d2d8:	81a3      	strh	r3, [r4, #12]
 800d2da:	e7ad      	b.n	800d238 <__sflush_r+0x1c>
 800d2dc:	690f      	ldr	r7, [r1, #16]
 800d2de:	2f00      	cmp	r7, #0
 800d2e0:	d0a9      	beq.n	800d236 <__sflush_r+0x1a>
 800d2e2:	0793      	lsls	r3, r2, #30
 800d2e4:	680e      	ldr	r6, [r1, #0]
 800d2e6:	bf08      	it	eq
 800d2e8:	694b      	ldreq	r3, [r1, #20]
 800d2ea:	600f      	str	r7, [r1, #0]
 800d2ec:	bf18      	it	ne
 800d2ee:	2300      	movne	r3, #0
 800d2f0:	eba6 0807 	sub.w	r8, r6, r7
 800d2f4:	608b      	str	r3, [r1, #8]
 800d2f6:	f1b8 0f00 	cmp.w	r8, #0
 800d2fa:	dd9c      	ble.n	800d236 <__sflush_r+0x1a>
 800d2fc:	6a21      	ldr	r1, [r4, #32]
 800d2fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d300:	4643      	mov	r3, r8
 800d302:	463a      	mov	r2, r7
 800d304:	4628      	mov	r0, r5
 800d306:	47b0      	blx	r6
 800d308:	2800      	cmp	r0, #0
 800d30a:	dc06      	bgt.n	800d31a <__sflush_r+0xfe>
 800d30c:	89a3      	ldrh	r3, [r4, #12]
 800d30e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d312:	81a3      	strh	r3, [r4, #12]
 800d314:	f04f 30ff 	mov.w	r0, #4294967295
 800d318:	e78e      	b.n	800d238 <__sflush_r+0x1c>
 800d31a:	4407      	add	r7, r0
 800d31c:	eba8 0800 	sub.w	r8, r8, r0
 800d320:	e7e9      	b.n	800d2f6 <__sflush_r+0xda>
 800d322:	bf00      	nop
 800d324:	dfbffffe 	.word	0xdfbffffe

0800d328 <_fflush_r>:
 800d328:	b538      	push	{r3, r4, r5, lr}
 800d32a:	690b      	ldr	r3, [r1, #16]
 800d32c:	4605      	mov	r5, r0
 800d32e:	460c      	mov	r4, r1
 800d330:	b913      	cbnz	r3, 800d338 <_fflush_r+0x10>
 800d332:	2500      	movs	r5, #0
 800d334:	4628      	mov	r0, r5
 800d336:	bd38      	pop	{r3, r4, r5, pc}
 800d338:	b118      	cbz	r0, 800d342 <_fflush_r+0x1a>
 800d33a:	6a03      	ldr	r3, [r0, #32]
 800d33c:	b90b      	cbnz	r3, 800d342 <_fflush_r+0x1a>
 800d33e:	f7fe f9af 	bl	800b6a0 <__sinit>
 800d342:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d346:	2b00      	cmp	r3, #0
 800d348:	d0f3      	beq.n	800d332 <_fflush_r+0xa>
 800d34a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d34c:	07d0      	lsls	r0, r2, #31
 800d34e:	d404      	bmi.n	800d35a <_fflush_r+0x32>
 800d350:	0599      	lsls	r1, r3, #22
 800d352:	d402      	bmi.n	800d35a <_fflush_r+0x32>
 800d354:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d356:	f7fe fb14 	bl	800b982 <__retarget_lock_acquire_recursive>
 800d35a:	4628      	mov	r0, r5
 800d35c:	4621      	mov	r1, r4
 800d35e:	f7ff ff5d 	bl	800d21c <__sflush_r>
 800d362:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d364:	07da      	lsls	r2, r3, #31
 800d366:	4605      	mov	r5, r0
 800d368:	d4e4      	bmi.n	800d334 <_fflush_r+0xc>
 800d36a:	89a3      	ldrh	r3, [r4, #12]
 800d36c:	059b      	lsls	r3, r3, #22
 800d36e:	d4e1      	bmi.n	800d334 <_fflush_r+0xc>
 800d370:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d372:	f7fe fb07 	bl	800b984 <__retarget_lock_release_recursive>
 800d376:	e7dd      	b.n	800d334 <_fflush_r+0xc>

0800d378 <__swbuf_r>:
 800d378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d37a:	460e      	mov	r6, r1
 800d37c:	4614      	mov	r4, r2
 800d37e:	4605      	mov	r5, r0
 800d380:	b118      	cbz	r0, 800d38a <__swbuf_r+0x12>
 800d382:	6a03      	ldr	r3, [r0, #32]
 800d384:	b90b      	cbnz	r3, 800d38a <__swbuf_r+0x12>
 800d386:	f7fe f98b 	bl	800b6a0 <__sinit>
 800d38a:	69a3      	ldr	r3, [r4, #24]
 800d38c:	60a3      	str	r3, [r4, #8]
 800d38e:	89a3      	ldrh	r3, [r4, #12]
 800d390:	071a      	lsls	r2, r3, #28
 800d392:	d525      	bpl.n	800d3e0 <__swbuf_r+0x68>
 800d394:	6923      	ldr	r3, [r4, #16]
 800d396:	b31b      	cbz	r3, 800d3e0 <__swbuf_r+0x68>
 800d398:	6823      	ldr	r3, [r4, #0]
 800d39a:	6922      	ldr	r2, [r4, #16]
 800d39c:	1a98      	subs	r0, r3, r2
 800d39e:	6963      	ldr	r3, [r4, #20]
 800d3a0:	b2f6      	uxtb	r6, r6
 800d3a2:	4283      	cmp	r3, r0
 800d3a4:	4637      	mov	r7, r6
 800d3a6:	dc04      	bgt.n	800d3b2 <__swbuf_r+0x3a>
 800d3a8:	4621      	mov	r1, r4
 800d3aa:	4628      	mov	r0, r5
 800d3ac:	f7ff ffbc 	bl	800d328 <_fflush_r>
 800d3b0:	b9e0      	cbnz	r0, 800d3ec <__swbuf_r+0x74>
 800d3b2:	68a3      	ldr	r3, [r4, #8]
 800d3b4:	3b01      	subs	r3, #1
 800d3b6:	60a3      	str	r3, [r4, #8]
 800d3b8:	6823      	ldr	r3, [r4, #0]
 800d3ba:	1c5a      	adds	r2, r3, #1
 800d3bc:	6022      	str	r2, [r4, #0]
 800d3be:	701e      	strb	r6, [r3, #0]
 800d3c0:	6962      	ldr	r2, [r4, #20]
 800d3c2:	1c43      	adds	r3, r0, #1
 800d3c4:	429a      	cmp	r2, r3
 800d3c6:	d004      	beq.n	800d3d2 <__swbuf_r+0x5a>
 800d3c8:	89a3      	ldrh	r3, [r4, #12]
 800d3ca:	07db      	lsls	r3, r3, #31
 800d3cc:	d506      	bpl.n	800d3dc <__swbuf_r+0x64>
 800d3ce:	2e0a      	cmp	r6, #10
 800d3d0:	d104      	bne.n	800d3dc <__swbuf_r+0x64>
 800d3d2:	4621      	mov	r1, r4
 800d3d4:	4628      	mov	r0, r5
 800d3d6:	f7ff ffa7 	bl	800d328 <_fflush_r>
 800d3da:	b938      	cbnz	r0, 800d3ec <__swbuf_r+0x74>
 800d3dc:	4638      	mov	r0, r7
 800d3de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3e0:	4621      	mov	r1, r4
 800d3e2:	4628      	mov	r0, r5
 800d3e4:	f000 f806 	bl	800d3f4 <__swsetup_r>
 800d3e8:	2800      	cmp	r0, #0
 800d3ea:	d0d5      	beq.n	800d398 <__swbuf_r+0x20>
 800d3ec:	f04f 37ff 	mov.w	r7, #4294967295
 800d3f0:	e7f4      	b.n	800d3dc <__swbuf_r+0x64>
	...

0800d3f4 <__swsetup_r>:
 800d3f4:	b538      	push	{r3, r4, r5, lr}
 800d3f6:	4b2a      	ldr	r3, [pc, #168]	; (800d4a0 <__swsetup_r+0xac>)
 800d3f8:	4605      	mov	r5, r0
 800d3fa:	6818      	ldr	r0, [r3, #0]
 800d3fc:	460c      	mov	r4, r1
 800d3fe:	b118      	cbz	r0, 800d408 <__swsetup_r+0x14>
 800d400:	6a03      	ldr	r3, [r0, #32]
 800d402:	b90b      	cbnz	r3, 800d408 <__swsetup_r+0x14>
 800d404:	f7fe f94c 	bl	800b6a0 <__sinit>
 800d408:	89a3      	ldrh	r3, [r4, #12]
 800d40a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d40e:	0718      	lsls	r0, r3, #28
 800d410:	d422      	bmi.n	800d458 <__swsetup_r+0x64>
 800d412:	06d9      	lsls	r1, r3, #27
 800d414:	d407      	bmi.n	800d426 <__swsetup_r+0x32>
 800d416:	2309      	movs	r3, #9
 800d418:	602b      	str	r3, [r5, #0]
 800d41a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d41e:	81a3      	strh	r3, [r4, #12]
 800d420:	f04f 30ff 	mov.w	r0, #4294967295
 800d424:	e034      	b.n	800d490 <__swsetup_r+0x9c>
 800d426:	0758      	lsls	r0, r3, #29
 800d428:	d512      	bpl.n	800d450 <__swsetup_r+0x5c>
 800d42a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d42c:	b141      	cbz	r1, 800d440 <__swsetup_r+0x4c>
 800d42e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d432:	4299      	cmp	r1, r3
 800d434:	d002      	beq.n	800d43c <__swsetup_r+0x48>
 800d436:	4628      	mov	r0, r5
 800d438:	f7ff f930 	bl	800c69c <_free_r>
 800d43c:	2300      	movs	r3, #0
 800d43e:	6363      	str	r3, [r4, #52]	; 0x34
 800d440:	89a3      	ldrh	r3, [r4, #12]
 800d442:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d446:	81a3      	strh	r3, [r4, #12]
 800d448:	2300      	movs	r3, #0
 800d44a:	6063      	str	r3, [r4, #4]
 800d44c:	6923      	ldr	r3, [r4, #16]
 800d44e:	6023      	str	r3, [r4, #0]
 800d450:	89a3      	ldrh	r3, [r4, #12]
 800d452:	f043 0308 	orr.w	r3, r3, #8
 800d456:	81a3      	strh	r3, [r4, #12]
 800d458:	6923      	ldr	r3, [r4, #16]
 800d45a:	b94b      	cbnz	r3, 800d470 <__swsetup_r+0x7c>
 800d45c:	89a3      	ldrh	r3, [r4, #12]
 800d45e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d462:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d466:	d003      	beq.n	800d470 <__swsetup_r+0x7c>
 800d468:	4621      	mov	r1, r4
 800d46a:	4628      	mov	r0, r5
 800d46c:	f000 f8b6 	bl	800d5dc <__smakebuf_r>
 800d470:	89a0      	ldrh	r0, [r4, #12]
 800d472:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d476:	f010 0301 	ands.w	r3, r0, #1
 800d47a:	d00a      	beq.n	800d492 <__swsetup_r+0x9e>
 800d47c:	2300      	movs	r3, #0
 800d47e:	60a3      	str	r3, [r4, #8]
 800d480:	6963      	ldr	r3, [r4, #20]
 800d482:	425b      	negs	r3, r3
 800d484:	61a3      	str	r3, [r4, #24]
 800d486:	6923      	ldr	r3, [r4, #16]
 800d488:	b943      	cbnz	r3, 800d49c <__swsetup_r+0xa8>
 800d48a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d48e:	d1c4      	bne.n	800d41a <__swsetup_r+0x26>
 800d490:	bd38      	pop	{r3, r4, r5, pc}
 800d492:	0781      	lsls	r1, r0, #30
 800d494:	bf58      	it	pl
 800d496:	6963      	ldrpl	r3, [r4, #20]
 800d498:	60a3      	str	r3, [r4, #8]
 800d49a:	e7f4      	b.n	800d486 <__swsetup_r+0x92>
 800d49c:	2000      	movs	r0, #0
 800d49e:	e7f7      	b.n	800d490 <__swsetup_r+0x9c>
 800d4a0:	2000006c 	.word	0x2000006c

0800d4a4 <_sbrk_r>:
 800d4a4:	b538      	push	{r3, r4, r5, lr}
 800d4a6:	4d06      	ldr	r5, [pc, #24]	; (800d4c0 <_sbrk_r+0x1c>)
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	4604      	mov	r4, r0
 800d4ac:	4608      	mov	r0, r1
 800d4ae:	602b      	str	r3, [r5, #0]
 800d4b0:	f7f4 fc8a 	bl	8001dc8 <_sbrk>
 800d4b4:	1c43      	adds	r3, r0, #1
 800d4b6:	d102      	bne.n	800d4be <_sbrk_r+0x1a>
 800d4b8:	682b      	ldr	r3, [r5, #0]
 800d4ba:	b103      	cbz	r3, 800d4be <_sbrk_r+0x1a>
 800d4bc:	6023      	str	r3, [r4, #0]
 800d4be:	bd38      	pop	{r3, r4, r5, pc}
 800d4c0:	20006194 	.word	0x20006194

0800d4c4 <__assert_func>:
 800d4c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d4c6:	4614      	mov	r4, r2
 800d4c8:	461a      	mov	r2, r3
 800d4ca:	4b09      	ldr	r3, [pc, #36]	; (800d4f0 <__assert_func+0x2c>)
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	4605      	mov	r5, r0
 800d4d0:	68d8      	ldr	r0, [r3, #12]
 800d4d2:	b14c      	cbz	r4, 800d4e8 <__assert_func+0x24>
 800d4d4:	4b07      	ldr	r3, [pc, #28]	; (800d4f4 <__assert_func+0x30>)
 800d4d6:	9100      	str	r1, [sp, #0]
 800d4d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d4dc:	4906      	ldr	r1, [pc, #24]	; (800d4f8 <__assert_func+0x34>)
 800d4de:	462b      	mov	r3, r5
 800d4e0:	f000 f844 	bl	800d56c <fiprintf>
 800d4e4:	f000 f8d8 	bl	800d698 <abort>
 800d4e8:	4b04      	ldr	r3, [pc, #16]	; (800d4fc <__assert_func+0x38>)
 800d4ea:	461c      	mov	r4, r3
 800d4ec:	e7f3      	b.n	800d4d6 <__assert_func+0x12>
 800d4ee:	bf00      	nop
 800d4f0:	2000006c 	.word	0x2000006c
 800d4f4:	0800dc97 	.word	0x0800dc97
 800d4f8:	0800dca4 	.word	0x0800dca4
 800d4fc:	0800dcd2 	.word	0x0800dcd2

0800d500 <_calloc_r>:
 800d500:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d502:	fba1 2402 	umull	r2, r4, r1, r2
 800d506:	b94c      	cbnz	r4, 800d51c <_calloc_r+0x1c>
 800d508:	4611      	mov	r1, r2
 800d50a:	9201      	str	r2, [sp, #4]
 800d50c:	f7ff f93a 	bl	800c784 <_malloc_r>
 800d510:	9a01      	ldr	r2, [sp, #4]
 800d512:	4605      	mov	r5, r0
 800d514:	b930      	cbnz	r0, 800d524 <_calloc_r+0x24>
 800d516:	4628      	mov	r0, r5
 800d518:	b003      	add	sp, #12
 800d51a:	bd30      	pop	{r4, r5, pc}
 800d51c:	220c      	movs	r2, #12
 800d51e:	6002      	str	r2, [r0, #0]
 800d520:	2500      	movs	r5, #0
 800d522:	e7f8      	b.n	800d516 <_calloc_r+0x16>
 800d524:	4621      	mov	r1, r4
 800d526:	f7fe f946 	bl	800b7b6 <memset>
 800d52a:	e7f4      	b.n	800d516 <_calloc_r+0x16>

0800d52c <__ascii_mbtowc>:
 800d52c:	b082      	sub	sp, #8
 800d52e:	b901      	cbnz	r1, 800d532 <__ascii_mbtowc+0x6>
 800d530:	a901      	add	r1, sp, #4
 800d532:	b142      	cbz	r2, 800d546 <__ascii_mbtowc+0x1a>
 800d534:	b14b      	cbz	r3, 800d54a <__ascii_mbtowc+0x1e>
 800d536:	7813      	ldrb	r3, [r2, #0]
 800d538:	600b      	str	r3, [r1, #0]
 800d53a:	7812      	ldrb	r2, [r2, #0]
 800d53c:	1e10      	subs	r0, r2, #0
 800d53e:	bf18      	it	ne
 800d540:	2001      	movne	r0, #1
 800d542:	b002      	add	sp, #8
 800d544:	4770      	bx	lr
 800d546:	4610      	mov	r0, r2
 800d548:	e7fb      	b.n	800d542 <__ascii_mbtowc+0x16>
 800d54a:	f06f 0001 	mvn.w	r0, #1
 800d54e:	e7f8      	b.n	800d542 <__ascii_mbtowc+0x16>

0800d550 <__ascii_wctomb>:
 800d550:	b149      	cbz	r1, 800d566 <__ascii_wctomb+0x16>
 800d552:	2aff      	cmp	r2, #255	; 0xff
 800d554:	bf85      	ittet	hi
 800d556:	238a      	movhi	r3, #138	; 0x8a
 800d558:	6003      	strhi	r3, [r0, #0]
 800d55a:	700a      	strbls	r2, [r1, #0]
 800d55c:	f04f 30ff 	movhi.w	r0, #4294967295
 800d560:	bf98      	it	ls
 800d562:	2001      	movls	r0, #1
 800d564:	4770      	bx	lr
 800d566:	4608      	mov	r0, r1
 800d568:	4770      	bx	lr
	...

0800d56c <fiprintf>:
 800d56c:	b40e      	push	{r1, r2, r3}
 800d56e:	b503      	push	{r0, r1, lr}
 800d570:	4601      	mov	r1, r0
 800d572:	ab03      	add	r3, sp, #12
 800d574:	4805      	ldr	r0, [pc, #20]	; (800d58c <fiprintf+0x20>)
 800d576:	f853 2b04 	ldr.w	r2, [r3], #4
 800d57a:	6800      	ldr	r0, [r0, #0]
 800d57c:	9301      	str	r3, [sp, #4]
 800d57e:	f7ff fd33 	bl	800cfe8 <_vfiprintf_r>
 800d582:	b002      	add	sp, #8
 800d584:	f85d eb04 	ldr.w	lr, [sp], #4
 800d588:	b003      	add	sp, #12
 800d58a:	4770      	bx	lr
 800d58c:	2000006c 	.word	0x2000006c

0800d590 <__swhatbuf_r>:
 800d590:	b570      	push	{r4, r5, r6, lr}
 800d592:	460c      	mov	r4, r1
 800d594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d598:	2900      	cmp	r1, #0
 800d59a:	b096      	sub	sp, #88	; 0x58
 800d59c:	4615      	mov	r5, r2
 800d59e:	461e      	mov	r6, r3
 800d5a0:	da0d      	bge.n	800d5be <__swhatbuf_r+0x2e>
 800d5a2:	89a3      	ldrh	r3, [r4, #12]
 800d5a4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d5a8:	f04f 0100 	mov.w	r1, #0
 800d5ac:	bf0c      	ite	eq
 800d5ae:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d5b2:	2340      	movne	r3, #64	; 0x40
 800d5b4:	2000      	movs	r0, #0
 800d5b6:	6031      	str	r1, [r6, #0]
 800d5b8:	602b      	str	r3, [r5, #0]
 800d5ba:	b016      	add	sp, #88	; 0x58
 800d5bc:	bd70      	pop	{r4, r5, r6, pc}
 800d5be:	466a      	mov	r2, sp
 800d5c0:	f000 f848 	bl	800d654 <_fstat_r>
 800d5c4:	2800      	cmp	r0, #0
 800d5c6:	dbec      	blt.n	800d5a2 <__swhatbuf_r+0x12>
 800d5c8:	9901      	ldr	r1, [sp, #4]
 800d5ca:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d5ce:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d5d2:	4259      	negs	r1, r3
 800d5d4:	4159      	adcs	r1, r3
 800d5d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d5da:	e7eb      	b.n	800d5b4 <__swhatbuf_r+0x24>

0800d5dc <__smakebuf_r>:
 800d5dc:	898b      	ldrh	r3, [r1, #12]
 800d5de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d5e0:	079d      	lsls	r5, r3, #30
 800d5e2:	4606      	mov	r6, r0
 800d5e4:	460c      	mov	r4, r1
 800d5e6:	d507      	bpl.n	800d5f8 <__smakebuf_r+0x1c>
 800d5e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d5ec:	6023      	str	r3, [r4, #0]
 800d5ee:	6123      	str	r3, [r4, #16]
 800d5f0:	2301      	movs	r3, #1
 800d5f2:	6163      	str	r3, [r4, #20]
 800d5f4:	b002      	add	sp, #8
 800d5f6:	bd70      	pop	{r4, r5, r6, pc}
 800d5f8:	ab01      	add	r3, sp, #4
 800d5fa:	466a      	mov	r2, sp
 800d5fc:	f7ff ffc8 	bl	800d590 <__swhatbuf_r>
 800d600:	9900      	ldr	r1, [sp, #0]
 800d602:	4605      	mov	r5, r0
 800d604:	4630      	mov	r0, r6
 800d606:	f7ff f8bd 	bl	800c784 <_malloc_r>
 800d60a:	b948      	cbnz	r0, 800d620 <__smakebuf_r+0x44>
 800d60c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d610:	059a      	lsls	r2, r3, #22
 800d612:	d4ef      	bmi.n	800d5f4 <__smakebuf_r+0x18>
 800d614:	f023 0303 	bic.w	r3, r3, #3
 800d618:	f043 0302 	orr.w	r3, r3, #2
 800d61c:	81a3      	strh	r3, [r4, #12]
 800d61e:	e7e3      	b.n	800d5e8 <__smakebuf_r+0xc>
 800d620:	89a3      	ldrh	r3, [r4, #12]
 800d622:	6020      	str	r0, [r4, #0]
 800d624:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d628:	81a3      	strh	r3, [r4, #12]
 800d62a:	9b00      	ldr	r3, [sp, #0]
 800d62c:	6163      	str	r3, [r4, #20]
 800d62e:	9b01      	ldr	r3, [sp, #4]
 800d630:	6120      	str	r0, [r4, #16]
 800d632:	b15b      	cbz	r3, 800d64c <__smakebuf_r+0x70>
 800d634:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d638:	4630      	mov	r0, r6
 800d63a:	f000 f81d 	bl	800d678 <_isatty_r>
 800d63e:	b128      	cbz	r0, 800d64c <__smakebuf_r+0x70>
 800d640:	89a3      	ldrh	r3, [r4, #12]
 800d642:	f023 0303 	bic.w	r3, r3, #3
 800d646:	f043 0301 	orr.w	r3, r3, #1
 800d64a:	81a3      	strh	r3, [r4, #12]
 800d64c:	89a3      	ldrh	r3, [r4, #12]
 800d64e:	431d      	orrs	r5, r3
 800d650:	81a5      	strh	r5, [r4, #12]
 800d652:	e7cf      	b.n	800d5f4 <__smakebuf_r+0x18>

0800d654 <_fstat_r>:
 800d654:	b538      	push	{r3, r4, r5, lr}
 800d656:	4d07      	ldr	r5, [pc, #28]	; (800d674 <_fstat_r+0x20>)
 800d658:	2300      	movs	r3, #0
 800d65a:	4604      	mov	r4, r0
 800d65c:	4608      	mov	r0, r1
 800d65e:	4611      	mov	r1, r2
 800d660:	602b      	str	r3, [r5, #0]
 800d662:	f7f4 fb88 	bl	8001d76 <_fstat>
 800d666:	1c43      	adds	r3, r0, #1
 800d668:	d102      	bne.n	800d670 <_fstat_r+0x1c>
 800d66a:	682b      	ldr	r3, [r5, #0]
 800d66c:	b103      	cbz	r3, 800d670 <_fstat_r+0x1c>
 800d66e:	6023      	str	r3, [r4, #0]
 800d670:	bd38      	pop	{r3, r4, r5, pc}
 800d672:	bf00      	nop
 800d674:	20006194 	.word	0x20006194

0800d678 <_isatty_r>:
 800d678:	b538      	push	{r3, r4, r5, lr}
 800d67a:	4d06      	ldr	r5, [pc, #24]	; (800d694 <_isatty_r+0x1c>)
 800d67c:	2300      	movs	r3, #0
 800d67e:	4604      	mov	r4, r0
 800d680:	4608      	mov	r0, r1
 800d682:	602b      	str	r3, [r5, #0]
 800d684:	f7f4 fb87 	bl	8001d96 <_isatty>
 800d688:	1c43      	adds	r3, r0, #1
 800d68a:	d102      	bne.n	800d692 <_isatty_r+0x1a>
 800d68c:	682b      	ldr	r3, [r5, #0]
 800d68e:	b103      	cbz	r3, 800d692 <_isatty_r+0x1a>
 800d690:	6023      	str	r3, [r4, #0]
 800d692:	bd38      	pop	{r3, r4, r5, pc}
 800d694:	20006194 	.word	0x20006194

0800d698 <abort>:
 800d698:	b508      	push	{r3, lr}
 800d69a:	2006      	movs	r0, #6
 800d69c:	f000 f82c 	bl	800d6f8 <raise>
 800d6a0:	2001      	movs	r0, #1
 800d6a2:	f7f4 fb19 	bl	8001cd8 <_exit>

0800d6a6 <_raise_r>:
 800d6a6:	291f      	cmp	r1, #31
 800d6a8:	b538      	push	{r3, r4, r5, lr}
 800d6aa:	4604      	mov	r4, r0
 800d6ac:	460d      	mov	r5, r1
 800d6ae:	d904      	bls.n	800d6ba <_raise_r+0x14>
 800d6b0:	2316      	movs	r3, #22
 800d6b2:	6003      	str	r3, [r0, #0]
 800d6b4:	f04f 30ff 	mov.w	r0, #4294967295
 800d6b8:	bd38      	pop	{r3, r4, r5, pc}
 800d6ba:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d6bc:	b112      	cbz	r2, 800d6c4 <_raise_r+0x1e>
 800d6be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d6c2:	b94b      	cbnz	r3, 800d6d8 <_raise_r+0x32>
 800d6c4:	4620      	mov	r0, r4
 800d6c6:	f000 f831 	bl	800d72c <_getpid_r>
 800d6ca:	462a      	mov	r2, r5
 800d6cc:	4601      	mov	r1, r0
 800d6ce:	4620      	mov	r0, r4
 800d6d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d6d4:	f000 b818 	b.w	800d708 <_kill_r>
 800d6d8:	2b01      	cmp	r3, #1
 800d6da:	d00a      	beq.n	800d6f2 <_raise_r+0x4c>
 800d6dc:	1c59      	adds	r1, r3, #1
 800d6de:	d103      	bne.n	800d6e8 <_raise_r+0x42>
 800d6e0:	2316      	movs	r3, #22
 800d6e2:	6003      	str	r3, [r0, #0]
 800d6e4:	2001      	movs	r0, #1
 800d6e6:	e7e7      	b.n	800d6b8 <_raise_r+0x12>
 800d6e8:	2400      	movs	r4, #0
 800d6ea:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d6ee:	4628      	mov	r0, r5
 800d6f0:	4798      	blx	r3
 800d6f2:	2000      	movs	r0, #0
 800d6f4:	e7e0      	b.n	800d6b8 <_raise_r+0x12>
	...

0800d6f8 <raise>:
 800d6f8:	4b02      	ldr	r3, [pc, #8]	; (800d704 <raise+0xc>)
 800d6fa:	4601      	mov	r1, r0
 800d6fc:	6818      	ldr	r0, [r3, #0]
 800d6fe:	f7ff bfd2 	b.w	800d6a6 <_raise_r>
 800d702:	bf00      	nop
 800d704:	2000006c 	.word	0x2000006c

0800d708 <_kill_r>:
 800d708:	b538      	push	{r3, r4, r5, lr}
 800d70a:	4d07      	ldr	r5, [pc, #28]	; (800d728 <_kill_r+0x20>)
 800d70c:	2300      	movs	r3, #0
 800d70e:	4604      	mov	r4, r0
 800d710:	4608      	mov	r0, r1
 800d712:	4611      	mov	r1, r2
 800d714:	602b      	str	r3, [r5, #0]
 800d716:	f7f4 facf 	bl	8001cb8 <_kill>
 800d71a:	1c43      	adds	r3, r0, #1
 800d71c:	d102      	bne.n	800d724 <_kill_r+0x1c>
 800d71e:	682b      	ldr	r3, [r5, #0]
 800d720:	b103      	cbz	r3, 800d724 <_kill_r+0x1c>
 800d722:	6023      	str	r3, [r4, #0]
 800d724:	bd38      	pop	{r3, r4, r5, pc}
 800d726:	bf00      	nop
 800d728:	20006194 	.word	0x20006194

0800d72c <_getpid_r>:
 800d72c:	f7f4 babc 	b.w	8001ca8 <_getpid>

0800d730 <_init>:
 800d730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d732:	bf00      	nop
 800d734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d736:	bc08      	pop	{r3}
 800d738:	469e      	mov	lr, r3
 800d73a:	4770      	bx	lr

0800d73c <_fini>:
 800d73c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d73e:	bf00      	nop
 800d740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d742:	bc08      	pop	{r3}
 800d744:	469e      	mov	lr, r3
 800d746:	4770      	bx	lr
