; Listing generated by Microsoft (R) Optimizing Compiler Version 14.01.60511.01 

	TTL	C:\WINCE600\PLATFORM\COMMON\SRC\SOC\OMAP2420_MS_V1\OAL\KERNELI2C\kerneli2c.c
	CODE32

  00000			 AREA	 |.drectve|, DRECTVE
	DCB	"-defaultlib:LIBCMT "
	DCB	"-defaultlib:OLDNAMES "


  00000			 AREA	 |.bss|, NOINIT
|gpLowTrans| %	0x4

  00000			 AREA	 |.data|, DATA
|gCurClockDivisor| DCD 0xf

  00000			 AREA	 |.rdata|, DATA, READONLY
|EdbgVendorIds| DCW 0x0
	DCW	0x0
	DCD	0x4033
	DCB	0x1
	DCB	"AD", 0x0
	DCW	0x1050
	DCW	0x940
	DCD	0x4005
	DCB	0x1
	DCB	"LS", 0x0
	DCW	0x1050
	DCW	0x940
	DCD	0x2078
	DCB	0x1
	DCB	"LS", 0x0
	DCW	0x10ec
	DCW	0x8029
	DCD	0xc0f0
	DCB	0x1
	DCB	"KS", 0x0
	DCW	0x10ec
	DCW	0x8129
	DCD	0x0
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x10ec
	DCW	0x8139
	DCD	0x900b
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x10ec
	DCW	0x8139
	DCD	0xd0c9
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x10ec
	DCW	0x8139
	DCD	0xe04c
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x1186
	DCW	0x1300
	DCD	0x50ba
	DCB	0x4
	DCB	"DL", 0x0
	DCW	0x100b
	DCW	0x20
	DCD	0xa0cc
	DCB	0x5
	DCB	"NG", 0x0
	DCW	0x10b7
	DCW	0x9050
	DCD	0x6008
	DCB	0x6
	DCB	"3C", 0x0
	DCW	0x10b7
	DCW	0x9200
	DCD	0x476
	DCB	0x6
	DCB	"3C", 0x0
	EXPORT	|KERNELI2C_OEMInit|
	IMPORT	|OALPAtoVA|

  00004			 AREA	 |.bss|, NOINIT
|gpPRCMRegs| %	0x4
|gpI2CRegs| %	0x4

  00000			 AREA	 |.pdata|, PDATA
|$T45769| DCD	|$LN7@KERNELI2C_|
	DCD	0x40007802
; Function compile flags: /Odtp
; File c:\wince600\platform\common\src\soc\omap2420_ms_v1\oal\kerneli2c\kerneli2c.c

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |KERNELI2C_OEMInit| PROC

; 33   : {

  00000		 |$LN7@KERNELI2C_|
  00000	e52de004	 str         lr, [sp, #-4]!
  00004	e24dd008	 sub         sp, sp, #8
  00008		 |$M45766|

; 34   :     // get uncached register addresses
; 35   :     gpI2CRegs = (OMAP2420_I2C_REGS *)OALPAtoUA(OMAP2420_I2C1_REGS_PA);

  00008	e3a01000	 mov         r1, #0
  0000c	e3a00312	 mov         r0, #0x12, 6
  00010	e3800807	 orr         r0, r0, #7, 16
  00014	eb000000	 bl          OALPAtoVA
  00018	e58d0000	 str         r0, [sp]
  0001c	e59d2000	 ldr         r2, [sp]
  00020	e59f31b0	 ldr         r3, [pc, #0x1B0]
  00024	e5832000	 str         r2, [r3]

; 36   :     gpPRCMRegs = (OMAP2420_PRCM_REGS *)OALPAtoUA(OMAP2420_PRCM_REGS_PA);

  00028	e3a01000	 mov         r1, #0
  0002c	e3a00312	 mov         r0, #0x12, 6
  00030	e3800902	 orr         r0, r0, #2, 18
  00034	eb000000	 bl          OALPAtoVA
  00038	e58d0004	 str         r0, [sp, #4]
  0003c	e59d2004	 ldr         r2, [sp, #4]
  00040	e59f318c	 ldr         r3, [pc, #0x18C]
  00044	e5832000	 str         r2, [r3]

; 37   : 
; 38   :     // turn on the clocks - we are inside oeminit so don't need to use kerneliocontrol
; 39   :     gpPRCMRegs->ulCM_FCLKEN1_CORE |= PRCM_FCLKEN1_CORE_EN_I2C1;

  00048	e59f3184	 ldr         r3, [pc, #0x184]
  0004c	e5933000	 ldr         r3, [r3]
  00050	e2833c02	 add         r3, r3, #2, 24
  00054	e5933000	 ldr         r3, [r3]
  00058	e3832702	 orr         r2, r3, #2, 14
  0005c	e59f3170	 ldr         r3, [pc, #0x170]
  00060	e5933000	 ldr         r3, [r3]
  00064	e2833c02	 add         r3, r3, #2, 24
  00068	e5832000	 str         r2, [r3]

; 40   :     gpPRCMRegs->ulCM_ICLKEN1_CORE |= PRCM_ICLKEN1_CORE_EN_I2C1;

  0006c	e59f3160	 ldr         r3, [pc, #0x160]
  00070	e5933000	 ldr         r3, [r3]
  00074	e2833e21	 add         r3, r3, #0x21, 28
  00078	e5933000	 ldr         r3, [r3]
  0007c	e3832702	 orr         r2, r3, #2, 14
  00080	e59f314c	 ldr         r3, [pc, #0x14C]
  00084	e5933000	 ldr         r3, [r3]
  00088	e2833e21	 add         r3, r3, #0x21, 28
  0008c	e5832000	 str         r2, [r3]

; 41   : 
; 42   :     // Reset the I2C controller
; 43   :     gpI2CRegs->I2C_SYSC = I2C_SYSC_SRST;

  00090	e59f3140	 ldr         r3, [pc, #0x140]
  00094	e5933000	 ldr         r3, [r3]
  00098	e2832020	 add         r2, r3, #0x20
  0009c	e3a03002	 mov         r3, #2
  000a0	e1c230b0	 strh        r3, [r2]

; 44   : 
; 45   :     // Set base clock as 12MHz & L/H period
; 46   :     gpI2CRegs->I2C_PSC = 0;

  000a4	e59f312c	 ldr         r3, [pc, #0x12C]
  000a8	e5933000	 ldr         r3, [r3]
  000ac	e2832030	 add         r2, r3, #0x30
  000b0	e3a03000	 mov         r3, #0
  000b4	e1c230b0	 strh        r3, [r2]

; 47   : 
; 48   :     // Set default L/H periods
; 49   :     gpI2CRegs->I2C_SCLL = (UINT16)gCurClockDivisor;

  000b8	e59f311c	 ldr         r3, [pc, #0x11C]
  000bc	e5933000	 ldr         r3, [r3]
  000c0	e1a02803	 mov         r2, r3, lsl #16
  000c4	e1a02822	 mov         r2, r2, lsr #16
  000c8	e59f3108	 ldr         r3, [pc, #0x108]
  000cc	e5933000	 ldr         r3, [r3]
  000d0	e2833034	 add         r3, r3, #0x34
  000d4	e1c320b0	 strh        r2, [r3]

; 50   :     gpI2CRegs->I2C_SCLH = (UINT16)gCurClockDivisor;

  000d8	e59f30fc	 ldr         r3, [pc, #0xFC]
  000dc	e5933000	 ldr         r3, [r3]
  000e0	e1a02803	 mov         r2, r3, lsl #16
  000e4	e1a02822	 mov         r2, r2, lsr #16
  000e8	e59f30e8	 ldr         r3, [pc, #0xE8]
  000ec	e5933000	 ldr         r3, [r3]
  000f0	e2833038	 add         r3, r3, #0x38
  000f4	e1c320b0	 strh        r2, [r3]

; 51   : 
; 52   : 	//Write the OWN Address
; 53   :     gpI2CRegs->I2C_OA = 0x0E;

  000f8	e59f30d8	 ldr         r3, [pc, #0xD8]
  000fc	e5933000	 ldr         r3, [r3]
  00100	e2832028	 add         r2, r3, #0x28
  00104	e3a0300e	 mov         r3, #0xE
  00108	e1c230b0	 strh        r3, [r2]

; 54   : 
; 55   :     // Enable the I2C
; 56   :     gpI2CRegs->I2C_CON = I2C_CON_EN;

  0010c	e59f30c4	 ldr         r3, [pc, #0xC4]
  00110	e5933000	 ldr         r3, [r3]
  00114	e2832024	 add         r2, r3, #0x24
  00118	e3a03902	 mov         r3, #2, 18
  0011c	e1c230b0	 strh        r3, [r2]
  00120		 |$LN2@KERNELI2C_|

; 57   : 
; 58   :     // Wait until resetting is done
; 59   :     while (((gpI2CRegs->I2C_SYSS) & I2C_SYSS_RDONE) == 0);

  00120	e59f30b0	 ldr         r3, [pc, #0xB0]
  00124	e5933000	 ldr         r3, [r3]
  00128	e2833010	 add         r3, r3, #0x10
  0012c	e1d330b0	 ldrh        r3, [r3]
  00130	e3130001	 tst         r3, #1
  00134	1a000000	 bne         |$LN1@KERNELI2C_|
  00138	eafffff8	 b           |$LN2@KERNELI2C_|
  0013c		 |$LN1@KERNELI2C_|

; 60   : 
; 61   : 	// Clear number of bytes in the data payload
; 62   : 	gpI2CRegs->I2C_CNT = 0;

  0013c	e59f3094	 ldr         r3, [pc, #0x94]
  00140	e5933000	 ldr         r3, [r3]
  00144	e2832018	 add         r2, r3, #0x18
  00148	e3a03000	 mov         r3, #0
  0014c	e1c230b0	 strh        r3, [r2]

; 63   : 
; 64   :     // Clear all interrupts
; 65   :     gpI2CRegs->I2C_STAT = 0x3F;

  00150	e59f3080	 ldr         r3, [pc, #0x80]
  00154	e5933000	 ldr         r3, [r3]
  00158	e2832008	 add         r2, r3, #8
  0015c	e3a0303f	 mov         r3, #0x3F
  00160	e1c230b0	 strh        r3, [r2]

; 66   : 
; 67   :     // Disable all interrupts
; 68   :     gpI2CRegs->I2C_IE = 0x00;

  00164	e59f306c	 ldr         r3, [pc, #0x6C]
  00168	e5933000	 ldr         r3, [r3]
  0016c	e2832004	 add         r2, r3, #4
  00170	e3a03000	 mov         r3, #0
  00174	e1c230b0	 strh        r3, [r2]

; 69   : 
; 70   :     // now turn off the clocks - we are inside oeminit so don't need to use kernelIOControl
; 71   :     gpPRCMRegs->ulCM_FCLKEN1_CORE &= ~PRCM_FCLKEN1_CORE_EN_I2C1;

  00178	e59f3054	 ldr         r3, [pc, #0x54]
  0017c	e5933000	 ldr         r3, [r3]
  00180	e2833c02	 add         r3, r3, #2, 24
  00184	e5932000	 ldr         r2, [r3]
  00188	e3e03702	 mvn         r3, #2, 14
  0018c	e0022003	 and         r2, r2, r3
  00190	e59f303c	 ldr         r3, [pc, #0x3C]
  00194	e5933000	 ldr         r3, [r3]
  00198	e2833c02	 add         r3, r3, #2, 24
  0019c	e5832000	 str         r2, [r3]

; 72   :     gpPRCMRegs->ulCM_ICLKEN1_CORE &= ~PRCM_ICLKEN1_CORE_EN_I2C1;

  001a0	e59f302c	 ldr         r3, [pc, #0x2C]
  001a4	e5933000	 ldr         r3, [r3]
  001a8	e2833e21	 add         r3, r3, #0x21, 28
  001ac	e5932000	 ldr         r2, [r3]
  001b0	e3e03702	 mvn         r3, #2, 14
  001b4	e0022003	 and         r2, r2, r3
  001b8	e59f3014	 ldr         r3, [pc, #0x14]
  001bc	e5933000	 ldr         r3, [r3]
  001c0	e2833e21	 add         r3, r3, #0x21, 28
  001c4	e5832000	 str         r2, [r3]

; 73   : }

  001c8	e28dd008	 add         sp, sp, #8
  001cc	e49de004	 ldr         lr, [sp], #4
  001d0	e12fff1e	 bx          lr
  001d4		 |$LN8@KERNELI2C_|
  001d4		 |$LN9@KERNELI2C_|
  001d4	00000000	 DCD         |gpPRCMRegs|
  001d8		 |$LN10@KERNELI2C_|
  001d8	00000000	 DCD         |gpI2CRegs|
  001dc		 |$LN11@KERNELI2C_|
  001dc	00000000	 DCD         |gCurClockDivisor|
  001e0		 |$M45767|

			 ENDP  ; |KERNELI2C_OEMInit|

	EXPORT	|KERNELI2C_HalPostInit|

  00008			 AREA	 |.pdata|, PDATA
|$T45778| DCD	|$LN5@KERNELI2C_@2|
	DCD	0x40000100
; Function compile flags: /Odtp

  001e0			 AREA	 |.text|, CODE, ARM

  001e0		 |KERNELI2C_HalPostInit| PROC

; 76   : {

  001e0		 |$LN5@KERNELI2C_@2|
  001e0		 |$M45775|

; 77   : #ifndef BOOTLOADER
; 78   :     InitializeCriticalSection(&gSec);
; 79   : #endif
; 80   : }

  001e0	e12fff1e	 bx          lr
  001e4		 |$M45776|

			 ENDP  ; |KERNELI2C_HalPostInit|

	EXPORT	|KERNELI2C_NonPreemptibleSubmit|

  0000c			 AREA	 |.bss|, NOINIT
|gCurI2CaddrSize| % 0x4
|gCurI2Caddr| %	0x4

  00010			 AREA	 |.pdata|, PDATA
|$T45783| DCD	|$LN15@KERNELI2C_@3|
	DCD	0x40005e04
; Function compile flags: /Odtp

  001e4			 AREA	 |.text|, CODE, ARM

  001e4		 |KERNELI2C_NonPreemptibleSubmit| PROC

; 341  : {

  001e4		 |$LN15@KERNELI2C_@3|
  001e4	e1a0c00d	 mov         r12, sp
  001e8	e92d000f	 stmdb       sp!, {r0 - r3}
  001ec	e92d5000	 stmdb       sp!, {r12, lr}
  001f0	e24dd008	 sub         sp, sp, #8
  001f4		 |$M45780|

; 342  :     BOOL saveInts;
; 343  : 
; 344  :     /* always validate the i2c transaction first */
; 345  :     pTrans->mErrorCode = 0;

  001f4	e59d301c	 ldr         r3, [sp, #0x1C]
  001f8	e283206c	 add         r2, r3, #0x6C
  001fc	e3a03000	 mov         r3, #0
  00200	e5823000	 str         r3, [r2]

; 346  :     if (!ValidateTransaction(pTrans))

  00204	e59d001c	 ldr         r0, [sp, #0x1C]
  00208	eb000000	 bl          ValidateTransaction
  0020c	e58d0004	 str         r0, [sp, #4]
  00210	e59d3004	 ldr         r3, [sp, #4]
  00214	e3530000	 cmp         r3, #0
  00218	1a000000	 bne         |$LN10@KERNELI2C_@3|

; 347  :         return;

  0021c	ea000048	 b           |$LN11@KERNELI2C_@3|
  00220		 |$LN10@KERNELI2C_@3|

; 348  :     if (((addrSize!=7) && (addrSize!=10)) || (!i2cAddr))

  00220	e59d3018	 ldr         r3, [sp, #0x18]
  00224	e3530007	 cmp         r3, #7
  00228	0a000002	 beq         |$LN7@KERNELI2C_@3|
  0022c	e59d3018	 ldr         r3, [sp, #0x18]
  00230	e353000a	 cmp         r3, #0xA
  00234	1a000002	 bne         |$LN8@KERNELI2C_@3|
  00238		 |$LN7@KERNELI2C_@3|
  00238	e59d3014	 ldr         r3, [sp, #0x14]
  0023c	e3530000	 cmp         r3, #0
  00240	1a00000d	 bne         |$LN9@KERNELI2C_@3|
  00244		 |$LN8@KERNELI2C_@3|

; 349  :     {
; 350  :         if ((i2cAddr) && (!addrSize))

  00244	e59d3014	 ldr         r3, [sp, #0x14]
  00248	e3530000	 cmp         r3, #0
  0024c	0a000005	 beq         |$LN6@KERNELI2C_@3|
  00250	e59d3018	 ldr         r3, [sp, #0x18]
  00254	e3530000	 cmp         r3, #0
  00258	1a000002	 bne         |$LN6@KERNELI2C_@3|

; 351  :             addrSize = 7;

  0025c	e3a03007	 mov         r3, #7
  00260	e58d3018	 str         r3, [sp, #0x18]

; 352  :         else

  00264	ea000004	 b           |$LN5@KERNELI2C_@3|
  00268		 |$LN6@KERNELI2C_@3|

; 353  :         {
; 354  :             /* invalid address or address size */
; 355  :             pTrans->mErrorCode = KERNELI2C_ERR_INVALIDADDR;

  00268	e59d301c	 ldr         r3, [sp, #0x1C]
  0026c	e283206c	 add         r2, r3, #0x6C
  00270	e3e03027	 mvn         r3, #0x27
  00274	e5823000	 str         r3, [r2]

; 356  :             return;

  00278	ea000031	 b           |$LN11@KERNELI2C_@3|
  0027c		 |$LN5@KERNELI2C_@3|
  0027c		 |$LN9@KERNELI2C_@3|

; 357  :         }
; 358  :     }
; 359  : 
; 360  :     /* set current operation index and state for that operation */
; 361  :     pTrans->mReserved1 = 0;

  0027c	e59d201c	 ldr         r2, [sp, #0x1C]
  00280	e3a03000	 mov         r3, #0
  00284	e5823000	 str         r3, [r2]

; 362  :     pTrans->mReserved2 = I2CSTATE_CLKSETUP;

  00288	e59d301c	 ldr         r3, [sp, #0x1C]
  0028c	e2832004	 add         r2, r3, #4
  00290	e3a03000	 mov         r3, #0
  00294	e5823000	 str         r3, [r2]

; 363  : 
; 364  :     if (!inISR)

  00298	e59d3010	 ldr         r3, [sp, #0x10]
  0029c	e3530000	 cmp         r3, #0
  002a0	1a00000c	 bne         |$LN4@KERNELI2C_@3|

; 365  :     {
; 366  :         /* latch in the lower priority transaction now */
; 367  :         saveInts = INTERRUPTS_ENABLE(FALSE);

  002a4	e3a03000	 mov         r3, #0
  002a8	e58d3000	 str         r3, [sp]

; 368  :         gCurI2Caddr = i2cAddr;

  002ac	e59d2014	 ldr         r2, [sp, #0x14]
  002b0	e59f309c	 ldr         r3, [pc, #0x9C]
  002b4	e5832000	 str         r2, [r3]

; 369  :         gCurI2CaddrSize = addrSize;

  002b8	e59d2018	 ldr         r2, [sp, #0x18]
  002bc	e59f308c	 ldr         r3, [pc, #0x8C]
  002c0	e5832000	 str         r2, [r3]

; 370  :         gpLowTrans = pTrans;

  002c4	e59d201c	 ldr         r2, [sp, #0x1C]
  002c8	e59f3088	 ldr         r3, [pc, #0x88]
  002cc	e5832000	 str         r2, [r3]

; 371  :         INTERRUPTS_ENABLE(saveInts);
; 372  :         pTrans = NULL;

  002d0	e3a03000	 mov         r3, #0
  002d4	e58d301c	 str         r3, [sp, #0x1C]
  002d8		 |$LN4@KERNELI2C_@3|

; 373  :     }
; 374  :     else
; 375  :     {
; 376  :         OALMSG(0/*1*/, (TEXT("ki2c-NONPREEMPT()\r\n")));
; 377  :     }
; 378  : 
; 379  :     /* work on gpLowTrans until it is done - if we're executing in an isr then
; 380  :        that transaction is currently in progress and we need to finish it first */
; 381  :     if (gpLowTrans)

  002d8	e59f3078	 ldr         r3, [pc, #0x78]
  002dc	e5933000	 ldr         r3, [r3]
  002e0	e3530000	 cmp         r3, #0
  002e4	0a000005	 beq         |$LN2@KERNELI2C_@3|

; 382  :     {
; 383  :         ResumeTrans(gpLowTrans);

  002e8	e59f3068	 ldr         r3, [pc, #0x68]
  002ec	e5930000	 ldr         r0, [r3]
  002f0	eb000000	 bl          ResumeTrans

; 384  :         gpLowTrans = NULL;

  002f4	e59f205c	 ldr         r2, [pc, #0x5C]
  002f8	e3a03000	 mov         r3, #0
  002fc	e5823000	 str         r3, [r2]
  00300		 |$LN2@KERNELI2C_@3|

; 385  :     }
; 386  : 
; 387  :     /* if pTrans is not NULL, do that one now - its the isr transaction */
; 388  :     if (pTrans)

  00300	e59d301c	 ldr         r3, [sp, #0x1C]
  00304	e3530000	 cmp         r3, #0
  00308	0a00000d	 beq         |$LN1@KERNELI2C_@3|

; 389  :     {
; 390  :         gCurI2Caddr = i2cAddr;

  0030c	e59d2014	 ldr         r2, [sp, #0x14]
  00310	e59f303c	 ldr         r3, [pc, #0x3C]
  00314	e5832000	 str         r2, [r3]

; 391  :         gCurI2CaddrSize = addrSize;

  00318	e59d2018	 ldr         r2, [sp, #0x18]
  0031c	e59f302c	 ldr         r3, [pc, #0x2C]
  00320	e5832000	 str         r2, [r3]

; 392  :         ResumeTrans(pTrans);

  00324	e59d001c	 ldr         r0, [sp, #0x1C]
  00328	eb000000	 bl          ResumeTrans

; 393  :         gCurI2Caddr = 0;

  0032c	e59f2020	 ldr         r2, [pc, #0x20]
  00330	e3a03000	 mov         r3, #0
  00334	e5823000	 str         r3, [r2]

; 394  :         gCurI2CaddrSize = 0;

  00338	e59f2010	 ldr         r2, [pc, #0x10]
  0033c	e3a03000	 mov         r3, #0
  00340	e5823000	 str         r3, [r2]
  00344		 |$LN1@KERNELI2C_@3|
  00344		 |$LN11@KERNELI2C_@3|

; 395  :     }
; 396  : }

  00344	e28dd008	 add         sp, sp, #8
  00348	e89d6000	 ldmia       sp, {sp, lr}
  0034c	e12fff1e	 bx          lr
  00350		 |$LN16@KERNELI2C_@3|
  00350		 |$LN17@KERNELI2C_@3|
  00350	00000000	 DCD         |gCurI2CaddrSize|
  00354		 |$LN18@KERNELI2C_@3|
  00354	00000000	 DCD         |gCurI2Caddr|
  00358		 |$LN19@KERNELI2C_@3|
  00358	00000000	 DCD         |gpLowTrans|
  0035c		 |$M45781|

			 ENDP  ; |KERNELI2C_NonPreemptibleSubmit|


  00018			 AREA	 |.pdata|, PDATA
|$T45793| DCD	|$LN14@ValidateTr|
	DCD	0x40007204
; Function compile flags: /Odtp

  0035c			 AREA	 |.text|, CODE, ARM

  0035c		 |ValidateTransaction| PROC

; 83   : {

  0035c		 |$LN14@ValidateTr|
  0035c	e1a0c00d	 mov         r12, sp
  00360	e92d0001	 stmdb       sp!, {r0}
  00364	e92d5000	 stmdb       sp!, {r12, lr}
  00368	e24dd008	 sub         sp, sp, #8
  0036c		 |$M45790|

; 84   :     DWORD i;
; 85   : 
; 86   :     if (pTrans->mErrorCode)

  0036c	e59d3010	 ldr         r3, [sp, #0x10]
  00370	e283306c	 add         r3, r3, #0x6C
  00374	e5933000	 ldr         r3, [r3]
  00378	e3530000	 cmp         r3, #0
  0037c	0a000002	 beq         |$LN9@ValidateTr|

; 87   :         return FALSE;

  00380	e3a03000	 mov         r3, #0
  00384	e58d3004	 str         r3, [sp, #4]
  00388	ea000061	 b           |$LN10@ValidateTr|
  0038c		 |$LN9@ValidateTr|

; 88   :     for(i=0;i<I2CTRANS_MAX_STREAMED_TRANSACTIONS;i++)

  0038c	e3a03000	 mov         r3, #0
  00390	e58d3000	 str         r3, [sp]
  00394	ea000002	 b           |$LN8@ValidateTr|
  00398		 |$LN7@ValidateTr|
  00398	e59d3000	 ldr         r3, [sp]
  0039c	e2833001	 add         r3, r3, #1
  003a0	e58d3000	 str         r3, [sp]
  003a4		 |$LN8@ValidateTr|
  003a4	e59d3000	 ldr         r3, [sp]
  003a8	e3530008	 cmp         r3, #8
  003ac	2a000056	 bcs         |$LN6@ValidateTr|

; 89   :     {
; 90   :         if (!pTrans->mOpCode[i])

  003b0	e59d3010	 ldr         r3, [sp, #0x10]
  003b4	e283100c	 add         r1, r3, #0xC
  003b8	e59d2000	 ldr         r2, [sp]
  003bc	e3a03004	 mov         r3, #4
  003c0	e0030392	 mul         r3, r2, r3
  003c4	e0813003	 add         r3, r1, r3
  003c8	e5933000	 ldr         r3, [r3]
  003cc	e3530000	 cmp         r3, #0
  003d0	1a000000	 bne         |$LN5@ValidateTr|

; 91   :             break;

  003d4	ea00004c	 b           |$LN6@ValidateTr|
  003d8		 |$LN5@ValidateTr|

; 92   :         if (((pTrans->mOpCode[i] & I2C_OPCODE_MASK) != I2C_OPCODE_READ) &&
; 93   :             ((pTrans->mOpCode[i] & I2C_OPCODE_MASK) != I2C_OPCODE_WRITE))

  003d8	e59d3010	 ldr         r3, [sp, #0x10]
  003dc	e283100c	 add         r1, r3, #0xC
  003e0	e59d2000	 ldr         r2, [sp]
  003e4	e3a03004	 mov         r3, #4
  003e8	e0030392	 mul         r3, r2, r3
  003ec	e0813003	 add         r3, r1, r3
  003f0	e5933000	 ldr         r3, [r3]
  003f4	e2033003	 and         r3, r3, #3
  003f8	e3530001	 cmp         r3, #1
  003fc	0a000010	 beq         |$LN4@ValidateTr|
  00400	e59d3010	 ldr         r3, [sp, #0x10]
  00404	e283100c	 add         r1, r3, #0xC
  00408	e59d2000	 ldr         r2, [sp]
  0040c	e3a03004	 mov         r3, #4
  00410	e0030392	 mul         r3, r2, r3
  00414	e0813003	 add         r3, r1, r3
  00418	e5933000	 ldr         r3, [r3]
  0041c	e2033003	 and         r3, r3, #3
  00420	e3530002	 cmp         r3, #2
  00424	0a000006	 beq         |$LN4@ValidateTr|

; 94   :         {
; 95   :             /* invalid opcode specified */
; 96   :             pTrans->mErrorCode = KERNELI2C_ERR_INVALIDOPCODE;

  00428	e59d3010	 ldr         r3, [sp, #0x10]
  0042c	e283206c	 add         r2, r3, #0x6C
  00430	e3e03009	 mvn         r3, #9
  00434	e5823000	 str         r3, [r2]

; 97   :             return FALSE;

  00438	e3a03000	 mov         r3, #0
  0043c	e58d3004	 str         r3, [sp, #4]
  00440	ea000033	 b           |$LN10@ValidateTr|
  00444		 |$LN4@ValidateTr|

; 98   :         }
; 99   :         if (!pTrans->mTransLen[i])

  00444	e59d3010	 ldr         r3, [sp, #0x10]
  00448	e283104c	 add         r1, r3, #0x4C
  0044c	e59d2000	 ldr         r2, [sp]
  00450	e3a03004	 mov         r3, #4
  00454	e0030392	 mul         r3, r2, r3
  00458	e0813003	 add         r3, r1, r3
  0045c	e5933000	 ldr         r3, [r3]
  00460	e3530000	 cmp         r3, #0
  00464	1a000006	 bne         |$LN3@ValidateTr|

; 100  :         {
; 101  :             /* transfer length is invalid */
; 102  :             pTrans->mErrorCode = KERNELI2C_ERR_INVALIDOPLENGTH;

  00468	e59d3010	 ldr         r3, [sp, #0x10]
  0046c	e283206c	 add         r2, r3, #0x6C
  00470	e3e03013	 mvn         r3, #0x13
  00474	e5823000	 str         r3, [r2]

; 103  :             return FALSE;

  00478	e3a03000	 mov         r3, #0
  0047c	e58d3004	 str         r3, [sp, #4]
  00480	ea000023	 b           |$LN10@ValidateTr|
  00484		 |$LN3@ValidateTr|

; 104  :         }
; 105  :         if ((pTrans->mBufferOffset[i]>=I2CTRANS_BUFFER_BYTES) ||
; 106  :             (pTrans->mBufferOffset[i]+pTrans->mTransLen[i]>I2CTRANS_BUFFER_BYTES))

  00484	e59d3010	 ldr         r3, [sp, #0x10]
  00488	e283102c	 add         r1, r3, #0x2C
  0048c	e59d2000	 ldr         r2, [sp]
  00490	e3a03004	 mov         r3, #4
  00494	e0030392	 mul         r3, r2, r3
  00498	e0813003	 add         r3, r1, r3
  0049c	e5933000	 ldr         r3, [r3]
  004a0	e3530c01	 cmp         r3, #1, 24
  004a4	2a000010	 bcs         |$LN1@ValidateTr|
  004a8	e59d3010	 ldr         r3, [sp, #0x10]
  004ac	e283102c	 add         r1, r3, #0x2C
  004b0	e59d2000	 ldr         r2, [sp]
  004b4	e3a03004	 mov         r3, #4
  004b8	e0030392	 mul         r3, r2, r3
  004bc	e0810003	 add         r0, r1, r3
  004c0	e59d3010	 ldr         r3, [sp, #0x10]
  004c4	e283104c	 add         r1, r3, #0x4C
  004c8	e59d2000	 ldr         r2, [sp]
  004cc	e3a03004	 mov         r3, #4
  004d0	e0030392	 mul         r3, r2, r3
  004d4	e0813003	 add         r3, r1, r3
  004d8	e5902000	 ldr         r2, [r0]
  004dc	e5933000	 ldr         r3, [r3]
  004e0	e0823003	 add         r3, r2, r3
  004e4	e3530c01	 cmp         r3, #1, 24
  004e8	9a000006	 bls         |$LN2@ValidateTr|
  004ec		 |$LN1@ValidateTr|

; 107  :         {
; 108  :             /* at least part of transfer is outside range of transfer buffer */
; 109  :             pTrans->mErrorCode = KERNELI2C_ERR_OPBUFFERINVALID;

  004ec	e59d3010	 ldr         r3, [sp, #0x10]
  004f0	e283206c	 add         r2, r3, #0x6C
  004f4	e3e0301d	 mvn         r3, #0x1D
  004f8	e5823000	 str         r3, [r2]

; 110  :             return FALSE;

  004fc	e3a03000	 mov         r3, #0
  00500	e58d3004	 str         r3, [sp, #4]
  00504	ea000002	 b           |$LN10@ValidateTr|
  00508		 |$LN2@ValidateTr|

; 111  :         }
; 112  :     }

  00508	eaffffa2	 b           |$LN7@ValidateTr|
  0050c		 |$LN6@ValidateTr|

; 113  :     return TRUE;

  0050c	e3a03001	 mov         r3, #1
  00510	e58d3004	 str         r3, [sp, #4]
  00514		 |$LN10@ValidateTr|

; 114  : }

  00514	e59d0004	 ldr         r0, [sp, #4]
  00518	e28dd008	 add         sp, sp, #8
  0051c	e89d6000	 ldmia       sp, {sp, lr}
  00520	e12fff1e	 bx          lr
  00524		 |$M45791|

			 ENDP  ; |ValidateTransaction|

	EXPORT	|??_C@_1DC@FKIPCFIC@?$AA?$CK?$AA?$CK?$AA?$CK?$AAE?$AAR?$AAR?$AA?3?$AA?5?$AAI?$AA2?$AAC?$AA?9?$AAB?$AAU?$AAS?$AA?5?$AAA?$AAB?$AAO?$AAR?$AAT?$AA?4?$AA?$AN?$AA?6?$AA?$AA@| [ DATA ] ; `string'
	IMPORT	|NKDbgPrintfW|
	IMPORT	|OALGetTickCount|

  00014			 AREA	 |.bss|, NOINIT
|gTimeOutTick| % 0x4
|gpData| %	0x4
|gBytesLeft| %	0x4

  00020			 AREA	 |.pdata|, PDATA
|$T45806| DCD	|$LN41@ResumeTran|
	DCD	0x40013204

  00000			 AREA	 |.rdata|, DATA, READONLY
|??_C@_1DC@FKIPCFIC@?$AA?$CK?$AA?$CK?$AA?$CK?$AAE?$AAR?$AAR?$AA?3?$AA?5?$AAI?$AA2?$AAC?$AA?9?$AAB?$AAU?$AAS?$AA?5?$AAA?$AAB?$AAO?$AAR?$AAT?$AA?4?$AA?$AN?$AA?6?$AA?$AA@| DCB "*"
	DCB	0x0, "*", 0x0, "*", 0x0, "E", 0x0, "R", 0x0, "R", 0x0, ":"
	DCB	0x0, " ", 0x0, "I", 0x0, "2", 0x0, "C", 0x0, "-", 0x0, "B"
	DCB	0x0, "U", 0x0, "S", 0x0, " ", 0x0, "A", 0x0, "B", 0x0, "O"
	DCB	0x0, "R", 0x0, "T", 0x0, ".", 0x0, 0xd, 0x0, 0xa, 0x0, 0x0
	DCB	0x0					; `string'
; Function compile flags: /Odtp

  00524			 AREA	 |.text|, CODE, ARM

  00524		 |ResumeTrans| PROC

; 244  : {

  00524		 |$LN41@ResumeTran|
  00524	e1a0c00d	 mov         r12, sp
  00528	e92d0001	 stmdb       sp!, {r0}
  0052c	e92d5000	 stmdb       sp!, {r12, lr}
  00530	e24dd014	 sub         sp, sp, #0x14
  00534		 |$M45803|
  00534		 |$LN28@ResumeTran|

; 245  :     DWORD op;
; 246  : 
; 247  :     /* wait for bus not to be busy (finish any outstanding requests) */
; 248  :     while (gpI2CRegs->I2C_STAT & I2C_STAT_BB);

  00534	e59f34a0	 ldr         r3, [pc, #0x4A0]
  00538	e5933000	 ldr         r3, [r3]
  0053c	e2833008	 add         r3, r3, #8
  00540	e1d330b0	 ldrh        r3, [r3]
  00544	e3130a01	 tst         r3, #1, 20
  00548	0a000000	 beq         |$LN27@ResumeTran|
  0054c	eafffff8	 b           |$LN28@ResumeTran|
  00550		 |$LN27@ResumeTran|
  00550		 |$LN26@ResumeTran|

; 249  : 
; 250  :     /* pTrans is the currently executing transfer and bus activity for it needs to be
; 251  :        completed before another transfer can be done.  the target bus address is in
; 252  :        gCurI2Caddr,gCurI2Csize */
; 253  : 
; 254  :     do {
; 255  :         if (!pTrans->mOpCode[pTrans->mReserved1])

  00550	e59d301c	 ldr         r3, [sp, #0x1C]
  00554	e283100c	 add         r1, r3, #0xC
  00558	e59d301c	 ldr         r3, [sp, #0x1C]
  0055c	e5932000	 ldr         r2, [r3]
  00560	e3a03004	 mov         r3, #4
  00564	e0030392	 mul         r3, r2, r3
  00568	e0813003	 add         r3, r1, r3
  0056c	e5933000	 ldr         r3, [r3]
  00570	e3530000	 cmp         r3, #0
  00574	1a000000	 bne         |$LN23@ResumeTran|

; 256  :             break;

  00578	ea000111	 b           |$LN24@ResumeTran|
  0057c		 |$LN23@ResumeTran|

; 257  :         /* POINT A --------------------------*/
; 258  : 
; 259  :         op = pTrans->mOpCode[pTrans->mReserved1];

  0057c	e59d301c	 ldr         r3, [sp, #0x1C]
  00580	e283100c	 add         r1, r3, #0xC
  00584	e59d301c	 ldr         r3, [sp, #0x1C]
  00588	e5932000	 ldr         r2, [r3]
  0058c	e3a03004	 mov         r3, #4
  00590	e0030392	 mul         r3, r2, r3
  00594	e0813003	 add         r3, r1, r3
  00598	e5933000	 ldr         r3, [r3]
  0059c	e58d3000	 str         r3, [sp]

; 260  :         /* if the high priority came in between point a and point b, then pTrans->mReserved1
; 261  :            will be invalid, but pTrans->mReserved2 will be set to I2CSTATE_OPDONE here, and 
; 262  :            all that will happen is a break (default) */
; 263  :         switch(pTrans->mReserved2)

  005a0	e59d301c	 ldr         r3, [sp, #0x1C]
  005a4	e2833004	 add         r3, r3, #4
  005a8	e5933000	 ldr         r3, [r3]
  005ac	e58d3004	 str         r3, [sp, #4]
  005b0	e59d3004	 ldr         r3, [sp, #4]
  005b4	e3530003	 cmp         r3, #3
  005b8	8a0000f7	 bhi         |$LN1@ResumeTran|
  005bc	e59d2004	 ldr         r2, [sp, #4]
  005c0	e1a03102	 mov         r3, r2, lsl #2
  005c4	e083300f	 add         r3, r3, pc
  005c8	e5933004	 ldr         r3, [r3, #4]
  005cc	e08ff003	 add         pc, pc, r3
  005d0		 |$LN34@ResumeTran|
  005d0		 |$LN33@ResumeTran|
  005d0		 |$LN35@ResumeTran|
  005d0	0000000c	 DCD         0xc
  005d4		 |$LN36@ResumeTran|
  005d4	00000110	 DCD         0x110
  005d8		 |$LN37@ResumeTran|
  005d8	000001ac	 DCD         0x1ac
  005dc		 |$LN38@ResumeTran|
  005dc	00000200	 DCD         0x200
  005e0		 |$LN20@ResumeTran|

; 264  :         {
; 265  :         case I2CSTATE_CLKSETUP:
; 266  :             /* turn on the module functional clock */
; 267  :             gpPRCMRegs->ulCM_FCLKEN1_CORE |= PRCM_FCLKEN1_CORE_EN_I2C1;

  005e0	e59f33e8	 ldr         r3, [pc, #0x3E8]
  005e4	e5933000	 ldr         r3, [r3]
  005e8	e2833c02	 add         r3, r3, #2, 24
  005ec	e5933000	 ldr         r3, [r3]
  005f0	e3832702	 orr         r2, r3, #2, 14
  005f4	e59f33d4	 ldr         r3, [pc, #0x3D4]
  005f8	e5933000	 ldr         r3, [r3]
  005fc	e2833c02	 add         r3, r3, #2, 24
  00600	e5832000	 str         r2, [r3]

; 268  :             gpPRCMRegs->ulCM_ICLKEN1_CORE |= PRCM_ICLKEN1_CORE_EN_I2C1;

  00604	e59f33c4	 ldr         r3, [pc, #0x3C4]
  00608	e5933000	 ldr         r3, [r3]
  0060c	e2833e21	 add         r3, r3, #0x21, 28
  00610	e5933000	 ldr         r3, [r3]
  00614	e3832702	 orr         r2, r3, #2, 14
  00618	e59f33b0	 ldr         r3, [pc, #0x3B0]
  0061c	e5933000	 ldr         r3, [r3]
  00620	e2833e21	 add         r3, r3, #0x21, 28
  00624	e5832000	 str         r2, [r3]

; 269  :             /* check current clock setting of i2c and make sure it matches pTrans */
; 270  :             if (pTrans->mClk_HL_Divisor!=gCurClockDivisor)

  00628	e59d301c	 ldr         r3, [sp, #0x1C]
  0062c	e2833008	 add         r3, r3, #8
  00630	e5932000	 ldr         r2, [r3]
  00634	e59f33ac	 ldr         r3, [pc, #0x3AC]
  00638	e5933000	 ldr         r3, [r3]
  0063c	e1520003	 cmp         r2, r3
  00640	0a000022	 beq         |$LN19@ResumeTran|

; 271  :             {
; 272  :                 if (!pTrans->mClk_HL_Divisor)

  00644	e59d301c	 ldr         r3, [sp, #0x1C]
  00648	e2833008	 add         r3, r3, #8
  0064c	e5933000	 ldr         r3, [r3]
  00650	e3530000	 cmp         r3, #0
  00654	1a000003	 bne         |$LN18@ResumeTran|

; 273  :                     gCurClockDivisor = I2C_CLOCK_DEFAULT;

  00658	e59f2388	 ldr         r2, [pc, #0x388]
  0065c	e3a0300f	 mov         r3, #0xF
  00660	e5823000	 str         r3, [r2]

; 274  :                 else

  00664	ea000004	 b           |$LN17@ResumeTran|
  00668		 |$LN18@ResumeTran|

; 275  :                     gCurClockDivisor = pTrans->mClk_HL_Divisor;            

  00668	e59d301c	 ldr         r3, [sp, #0x1C]
  0066c	e2833008	 add         r3, r3, #8
  00670	e5932000	 ldr         r2, [r3]
  00674	e59f336c	 ldr         r3, [pc, #0x36C]
  00678	e5832000	 str         r2, [r3]
  0067c		 |$LN17@ResumeTran|

; 276  :                 gpI2CRegs->I2C_PSC = 0;

  0067c	e59f3358	 ldr         r3, [pc, #0x358]
  00680	e5933000	 ldr         r3, [r3]
  00684	e2832030	 add         r2, r3, #0x30
  00688	e3a03000	 mov         r3, #0
  0068c	e1c230b0	 strh        r3, [r2]

; 277  :                 gpI2CRegs->I2C_SCLL = (UINT16)gCurClockDivisor;

  00690	e59f3350	 ldr         r3, [pc, #0x350]
  00694	e5933000	 ldr         r3, [r3]
  00698	e1a02803	 mov         r2, r3, lsl #16
  0069c	e1a02822	 mov         r2, r2, lsr #16
  006a0	e59f3334	 ldr         r3, [pc, #0x334]
  006a4	e5933000	 ldr         r3, [r3]
  006a8	e2833034	 add         r3, r3, #0x34
  006ac	e1c320b0	 strh        r2, [r3]

; 278  :                 gpI2CRegs->I2C_SCLH = (UINT16)gCurClockDivisor;

  006b0	e59f3330	 ldr         r3, [pc, #0x330]
  006b4	e5933000	 ldr         r3, [r3]
  006b8	e1a02803	 mov         r2, r3, lsl #16
  006bc	e1a02822	 mov         r2, r2, lsr #16
  006c0	e59f3314	 ldr         r3, [pc, #0x314]
  006c4	e5933000	 ldr         r3, [r3]
  006c8	e2833038	 add         r3, r3, #0x38
  006cc	e1c320b0	 strh        r2, [r3]
  006d0		 |$LN19@ResumeTran|

; 279  :             }
; 280  :             pTrans->mReserved2 = I2CSTATE_OPSTART;

  006d0	e59d301c	 ldr         r3, [sp, #0x1C]
  006d4	e2832004	 add         r2, r3, #4
  006d8	e3a03001	 mov         r3, #1
  006dc	e5823000	 str         r3, [r2]

; 281  :             break;

  006e0	ea0000ad	 b           |$LN21@ResumeTran|
  006e4		 |$LN16@ResumeTran|

; 282  :         case I2CSTATE_OPSTART:
; 283  :             gBytesLeft = pTrans->mTransLen[pTrans->mReserved1];

  006e4	e59d301c	 ldr         r3, [sp, #0x1C]
  006e8	e283104c	 add         r1, r3, #0x4C
  006ec	e59d301c	 ldr         r3, [sp, #0x1C]
  006f0	e5932000	 ldr         r2, [r3]
  006f4	e3a03004	 mov         r3, #4
  006f8	e0030392	 mul         r3, r2, r3
  006fc	e0813003	 add         r3, r1, r3
  00700	e5932000	 ldr         r2, [r3]
  00704	e59f32d4	 ldr         r3, [pc, #0x2D4]
  00708	e5832000	 str         r2, [r3]

; 284  :             gpData = &pTrans->mBuffer[pTrans->mBufferOffset[pTrans->mReserved1]];

  0070c	e59d301c	 ldr         r3, [sp, #0x1C]
  00710	e2830070	 add         r0, r3, #0x70
  00714	e59d301c	 ldr         r3, [sp, #0x1C]
  00718	e283102c	 add         r1, r3, #0x2C
  0071c	e59d301c	 ldr         r3, [sp, #0x1C]
  00720	e5932000	 ldr         r2, [r3]
  00724	e3a03004	 mov         r3, #4
  00728	e0030392	 mul         r3, r2, r3
  0072c	e0813003	 add         r3, r1, r3
  00730	e5933000	 ldr         r3, [r3]
  00734	e0802003	 add         r2, r0, r3
  00738	e59f32a4	 ldr         r3, [pc, #0x2A4]
  0073c	e5832000	 str         r2, [r3]

; 285  :             INTSOFF_I2CTRANS_STARTOP(((op & I2C_OPCODE_MASK)==I2C_OPCODE_WRITE)?TRUE:FALSE);

  00740	e59d3000	 ldr         r3, [sp]
  00744	e2033003	 and         r3, r3, #3
  00748	e3530002	 cmp         r3, #2
  0074c	1a000002	 bne         |$LN31@ResumeTran|
  00750	e3a03001	 mov         r3, #1
  00754	e58d3008	 str         r3, [sp, #8]
  00758	ea000001	 b           |$LN32@ResumeTran|
  0075c		 |$LN31@ResumeTran|
  0075c	e3a03000	 mov         r3, #0
  00760	e58d3008	 str         r3, [sp, #8]
  00764		 |$LN32@ResumeTran|
  00764	e59d0008	 ldr         r0, [sp, #8]
  00768	eb000000	 bl          INTSOFF_I2CTRANS_STARTOP

; 286  :             pTrans->mReserved2 = I2CSTATE_OPUPDATE;

  0076c	e59d301c	 ldr         r3, [sp, #0x1C]
  00770	e2832004	 add         r2, r3, #4
  00774	e3a03002	 mov         r3, #2
  00778	e5823000	 str         r3, [r2]

; 287  :             break;

  0077c	ea000086	 b           |$LN21@ResumeTran|
  00780		 |$LN15@ResumeTran|

; 288  :         case I2CSTATE_OPUPDATE:
; 289  :             if ((op & I2C_OPCODE_MASK)==I2C_OPCODE_READ)

  00780	e59d3000	 ldr         r3, [sp]
  00784	e2033003	 and         r3, r3, #3
  00788	e3530001	 cmp         r3, #1
  0078c	1a000001	 bne         |$LN14@ResumeTran|

; 290  :                 INTSOFF_I2CTRANS_UPDATEREAD();

  00790	eb000000	 bl          INTSOFF_I2CTRANS_UPDATEREAD

; 291  :             else

  00794	ea000000	 b           |$LN13@ResumeTran|
  00798		 |$LN14@ResumeTran|

; 292  :                 INTSOFF_I2CTRANS_UPDATEWRITE();

  00798	eb000000	 bl          INTSOFF_I2CTRANS_UPDATEWRITE
  0079c		 |$LN13@ResumeTran|

; 293  :             if (!gBytesLeft)

  0079c	e59f323c	 ldr         r3, [pc, #0x23C]
  007a0	e5933000	 ldr         r3, [r3]
  007a4	e3530000	 cmp         r3, #0
  007a8	1a000008	 bne         |$LN12@ResumeTran|

; 294  :             {
; 295  :                 pTrans->mReserved2 = I2CSTATE_OPEND;

  007ac	e59d301c	 ldr         r3, [sp, #0x1C]
  007b0	e2832004	 add         r2, r3, #4
  007b4	e3a03003	 mov         r3, #3
  007b8	e5823000	 str         r3, [r2]

; 296  :                 gTimeOutTick = OALGetTickCount();

  007bc	eb000000	 bl          OALGetTickCount
  007c0	e58d000c	 str         r0, [sp, #0xC]
  007c4	e59d200c	 ldr         r2, [sp, #0xC]
  007c8	e59f3208	 ldr         r3, [pc, #0x208]
  007cc	e5832000	 str         r2, [r3]
  007d0		 |$LN12@ResumeTran|

; 297  :             }
; 298  :             break;

  007d0	ea000071	 b           |$LN21@ResumeTran|
  007d4		 |$LN11@ResumeTran|

; 299  :         case I2CSTATE_OPEND:
; 300  :             if (!(gpI2CRegs->I2C_STAT & I2C_STAT_BB))

  007d4	e59f3200	 ldr         r3, [pc, #0x200]
  007d8	e5933000	 ldr         r3, [r3]
  007dc	e2833008	 add         r3, r3, #8
  007e0	e1d330b0	 ldrh        r3, [r3]
  007e4	e3130a01	 tst         r3, #1, 20
  007e8	1a000030	 bne         |$LN10@ResumeTran|

; 301  :             {
; 302  :                 /* bus is no longer  busy (transaction completed) */
; 303  :                 pTrans->mReserved1++;

  007ec	e59d301c	 ldr         r3, [sp, #0x1C]
  007f0	e5933000	 ldr         r3, [r3]
  007f4	e2832001	 add         r2, r3, #1
  007f8	e59d301c	 ldr         r3, [sp, #0x1C]
  007fc	e5832000	 str         r2, [r3]

; 304  :                 if ((pTrans->mReserved1==I2CTRANS_MAX_STREAMED_TRANSACTIONS) || 
; 305  :                     (!pTrans->mOpCode[pTrans->mReserved1]))

  00800	e59d301c	 ldr         r3, [sp, #0x1C]
  00804	e5933000	 ldr         r3, [r3]
  00808	e3530008	 cmp         r3, #8
  0080c	0a000009	 beq         |$LN8@ResumeTran|
  00810	e59d301c	 ldr         r3, [sp, #0x1C]
  00814	e283100c	 add         r1, r3, #0xC
  00818	e59d301c	 ldr         r3, [sp, #0x1C]
  0081c	e5932000	 ldr         r2, [r3]
  00820	e3a03004	 mov         r3, #4
  00824	e0030392	 mul         r3, r2, r3
  00828	e0813003	 add         r3, r1, r3
  0082c	e5933000	 ldr         r3, [r3]
  00830	e3530000	 cmp         r3, #0
  00834	1a000018	 bne         |$LN9@ResumeTran|
  00838		 |$LN8@ResumeTran|

; 306  :                 {
; 307  :                     /* end of this op.  turn off the module functional clocks */
; 308  :                     gpPRCMRegs->ulCM_FCLKEN1_CORE &= ~PRCM_FCLKEN1_CORE_EN_I2C1;

  00838	e59f3190	 ldr         r3, [pc, #0x190]
  0083c	e5933000	 ldr         r3, [r3]
  00840	e2833c02	 add         r3, r3, #2, 24
  00844	e5932000	 ldr         r2, [r3]
  00848	e3e03702	 mvn         r3, #2, 14
  0084c	e0022003	 and         r2, r2, r3
  00850	e59f3178	 ldr         r3, [pc, #0x178]
  00854	e5933000	 ldr         r3, [r3]
  00858	e2833c02	 add         r3, r3, #2, 24
  0085c	e5832000	 str         r2, [r3]

; 309  :                     gpPRCMRegs->ulCM_ICLKEN1_CORE &= ~PRCM_ICLKEN1_CORE_EN_I2C1;

  00860	e59f3168	 ldr         r3, [pc, #0x168]
  00864	e5933000	 ldr         r3, [r3]
  00868	e2833e21	 add         r3, r3, #0x21, 28
  0086c	e5932000	 ldr         r2, [r3]
  00870	e3e03702	 mvn         r3, #2, 14
  00874	e0022003	 and         r2, r2, r3
  00878	e59f3150	 ldr         r3, [pc, #0x150]
  0087c	e5933000	 ldr         r3, [r3]
  00880	e2833e21	 add         r3, r3, #0x21, 28
  00884	e5832000	 str         r2, [r3]

; 310  :                     pTrans->mReserved2 = I2CSTATE_OPDONE;

  00888	e59d301c	 ldr         r3, [sp, #0x1C]
  0088c	e2832004	 add         r2, r3, #4
  00890	e3a03004	 mov         r3, #4
  00894	e5823000	 str         r3, [r2]

; 311  :                 }
; 312  :                 else

  00898	ea000003	 b           |$LN7@ResumeTran|
  0089c		 |$LN9@ResumeTran|

; 313  :                     pTrans->mReserved2 = I2CSTATE_OPSTART;

  0089c	e59d301c	 ldr         r3, [sp, #0x1C]
  008a0	e2832004	 add         r2, r3, #4
  008a4	e3a03001	 mov         r3, #1
  008a8	e5823000	 str         r3, [r2]
  008ac		 |$LN7@ResumeTran|

; 314  :             }
; 315  :             else if ((OALGetTickCount()-gTimeOutTick)>I2C_OPEND_TIMEOUT)

  008ac	ea00003a	 b           |$LN6@ResumeTran|
  008b0		 |$LN10@ResumeTran|
  008b0	eb000000	 bl          OALGetTickCount
  008b4	e58d0010	 str         r0, [sp, #0x10]
  008b8	e59d2010	 ldr         r2, [sp, #0x10]
  008bc	e59f3114	 ldr         r3, [pc, #0x114]
  008c0	e5933000	 ldr         r3, [r3]
  008c4	e0423003	 sub         r3, r2, r3
  008c8	e35300fa	 cmp         r3, #0xFA
  008cc	9a000032	 bls         |$LN5@ResumeTran|

; 316  :             {
; 317  :                 /* abort */
; 318  :                 OALMSG(1, (TEXT("***ERR: I2C-BUS ABORT.\r\n")));

  008d0	e59f00fc	 ldr         r0, [pc, #0xFC]
  008d4	eb000000	 bl          NKDbgPrintfW
  008d8		 |$LN4@ResumeTran|

; 319  :                 while (pTrans->mOpCode[pTrans->mReserved1])

  008d8	e59d301c	 ldr         r3, [sp, #0x1C]
  008dc	e283100c	 add         r1, r3, #0xC
  008e0	e59d301c	 ldr         r3, [sp, #0x1C]
  008e4	e5932000	 ldr         r2, [r3]
  008e8	e3a03004	 mov         r3, #4
  008ec	e0030392	 mul         r3, r2, r3
  008f0	e0813003	 add         r3, r1, r3
  008f4	e5933000	 ldr         r3, [r3]
  008f8	e3530000	 cmp         r3, #0
  008fc	0a00000a	 beq         |$LN3@ResumeTran|

; 320  :                 {
; 321  :                     pTrans->mReserved1++;

  00900	e59d301c	 ldr         r3, [sp, #0x1C]
  00904	e5933000	 ldr         r3, [r3]
  00908	e2832001	 add         r2, r3, #1
  0090c	e59d301c	 ldr         r3, [sp, #0x1C]
  00910	e5832000	 str         r2, [r3]

; 322  :                     if (pTrans->mReserved1==I2CTRANS_MAX_STREAMED_TRANSACTIONS)

  00914	e59d301c	 ldr         r3, [sp, #0x1C]
  00918	e5933000	 ldr         r3, [r3]
  0091c	e3530008	 cmp         r3, #8
  00920	1a000000	 bne         |$LN2@ResumeTran|

; 323  :                         break;

  00924	ea000000	 b           |$LN3@ResumeTran|
  00928		 |$LN2@ResumeTran|

; 324  :                 }

  00928	eaffffea	 b           |$LN4@ResumeTran|
  0092c		 |$LN3@ResumeTran|

; 325  :                 /* aborted this op.  turn off the module functional clocks */
; 326  :                 gpPRCMRegs->ulCM_FCLKEN1_CORE &= ~PRCM_FCLKEN1_CORE_EN_I2C1;

  0092c	e59f309c	 ldr         r3, [pc, #0x9C]
  00930	e5933000	 ldr         r3, [r3]
  00934	e2833c02	 add         r3, r3, #2, 24
  00938	e5932000	 ldr         r2, [r3]
  0093c	e3e03702	 mvn         r3, #2, 14
  00940	e0022003	 and         r2, r2, r3
  00944	e59f3084	 ldr         r3, [pc, #0x84]
  00948	e5933000	 ldr         r3, [r3]
  0094c	e2833c02	 add         r3, r3, #2, 24
  00950	e5832000	 str         r2, [r3]

; 327  :                 gpPRCMRegs->ulCM_ICLKEN1_CORE &= ~PRCM_ICLKEN1_CORE_EN_I2C1;

  00954	e59f3074	 ldr         r3, [pc, #0x74]
  00958	e5933000	 ldr         r3, [r3]
  0095c	e2833e21	 add         r3, r3, #0x21, 28
  00960	e5932000	 ldr         r2, [r3]
  00964	e3e03702	 mvn         r3, #2, 14
  00968	e0022003	 and         r2, r2, r3
  0096c	e59f305c	 ldr         r3, [pc, #0x5C]
  00970	e5933000	 ldr         r3, [r3]
  00974	e2833e21	 add         r3, r3, #0x21, 28
  00978	e5832000	 str         r2, [r3]

; 328  :                 pTrans->mReserved2 = I2CSTATE_OPDONE;

  0097c	e59d301c	 ldr         r3, [sp, #0x1C]
  00980	e2832004	 add         r2, r3, #4
  00984	e3a03004	 mov         r3, #4
  00988	e5823000	 str         r3, [r2]

; 329  :                 pTrans->mErrorCode = (DWORD)-2;

  0098c	e59d301c	 ldr         r3, [sp, #0x1C]
  00990	e283206c	 add         r2, r3, #0x6C
  00994	e3e03001	 mvn         r3, #1
  00998	e5823000	 str         r3, [r2]
  0099c		 |$LN5@ResumeTran|
  0099c		 |$LN6@ResumeTran|
  0099c		 |$LN1@ResumeTran|
  0099c		 |$LN21@ResumeTran|

; 330  :             }
; 331  :             break;
; 332  :         default:
; 333  :             break;
; 334  :         }
; 335  : 
; 336  :     } while (pTrans->mOpCode[pTrans->mReserved1]);

  0099c	e59d301c	 ldr         r3, [sp, #0x1C]
  009a0	e283100c	 add         r1, r3, #0xC
  009a4	e59d301c	 ldr         r3, [sp, #0x1C]
  009a8	e5932000	 ldr         r2, [r3]
  009ac	e3a03004	 mov         r3, #4
  009b0	e0030392	 mul         r3, r2, r3
  009b4	e0813003	 add         r3, r1, r3
  009b8	e5933000	 ldr         r3, [r3]
  009bc	e3530000	 cmp         r3, #0
  009c0	1afffee2	 bne         |$LN26@ResumeTran|
  009c4		 |$LN24@ResumeTran|

; 337  : }

  009c4	e28dd014	 add         sp, sp, #0x14
  009c8	e89d6000	 ldmia       sp, {sp, lr}
  009cc	e12fff1e	 bx          lr
  009d0		 |$LN42@ResumeTran|
  009d0		 |$LN43@ResumeTran|
  009d0	00000000	 DCD         |gpPRCMRegs|
  009d4		 |$LN44@ResumeTran|
  009d4	00000000	 DCD         |??_C@_1DC@FKIPCFIC@?$AA?$CK?$AA?$CK?$AA?$CK?$AAE?$AAR?$AAR?$AA?3?$AA?5?$AAI?$AA2?$AAC?$AA?9?$AAB?$AAU?$AAS?$AA?5?$AAA?$AAB?$AAO?$AAR?$AAT?$AA?4?$AA?$AN?$AA?6?$AA?$AA@|
  009d8		 |$LN45@ResumeTran|
  009d8	00000000	 DCD         |gTimeOutTick|
  009dc		 |$LN46@ResumeTran|
  009dc	00000000	 DCD         |gpI2CRegs|
  009e0		 |$LN47@ResumeTran|
  009e0	00000000	 DCD         |gBytesLeft|
  009e4		 |$LN48@ResumeTran|
  009e4	00000000	 DCD         |gpData|
  009e8		 |$LN49@ResumeTran|
  009e8	00000000	 DCD         |gCurClockDivisor|
  009ec		 |$M45804|

			 ENDP  ; |ResumeTrans|


  00028			 AREA	 |.pdata|, PDATA
|$T45819| DCD	|$LN10@INTSOFF_I2|
	DCD	0x40005004
; Function compile flags: /Odtp

  009ec			 AREA	 |.text|, CODE, ARM

  009ec		 |INTSOFF_I2CTRANS_STARTOP| PROC

; 122  : {

  009ec		 |$LN10@INTSOFF_I2|
  009ec	e1a0c00d	 mov         r12, sp
  009f0	e92d0001	 stmdb       sp!, {r0}
  009f4	e92d5000	 stmdb       sp!, {r12, lr}
  009f8	e24dd00c	 sub         sp, sp, #0xC
  009fc		 |$M45816|

; 123  :     DWORD regOut;
; 124  :     OMAP2420_I2C_REGS *pChkReg = (OMAP2420_I2C_REGS *)OALPAtoUA(OMAP2420_I2C1_REGS_PA);

  009fc	e3a01000	 mov         r1, #0
  00a00	e3a00312	 mov         r0, #0x12, 6
  00a04	e3800807	 orr         r0, r0, #7, 16
  00a08	eb000000	 bl          OALPAtoVA
  00a0c	e58d0008	 str         r0, [sp, #8]
  00a10	e59d3008	 ldr         r3, [sp, #8]
  00a14	e58d3000	 str         r3, [sp]

; 125  : 
; 126  :     /* ensure enabled */
; 127  :     if (!(gpI2CRegs->I2C_CON & I2C_CON_EN))

  00a18	e59f30fc	 ldr         r3, [pc, #0xFC]
  00a1c	e5933000	 ldr         r3, [r3]
  00a20	e2833024	 add         r3, r3, #0x24
  00a24	e1d330b0	 ldrh        r3, [r3]
  00a28	e3130902	 tst         r3, #2, 18
  00a2c	1a000010	 bne         |$LN5@INTSOFF_I2|

; 128  :     {
; 129  :         /* i2c is not enabled. reenable/reset.  must happen here */
; 130  :         gpI2CRegs->I2C_CON = I2C_CON_EN | I2C_CON_MST;

  00a30	e59f30e4	 ldr         r3, [pc, #0xE4]
  00a34	e5933000	 ldr         r3, [r3]
  00a38	e2832024	 add         r2, r3, #0x24
  00a3c	e3a03b21	 mov         r3, #0x21, 22
  00a40	e1c230b0	 strh        r3, [r2]
  00a44		 |$LN4@INTSOFF_I2|

; 131  :         while (!(gpI2CRegs->I2C_SYSS & I2C_SYSS_RDONE));

  00a44	e59f30d0	 ldr         r3, [pc, #0xD0]
  00a48	e5933000	 ldr         r3, [r3]
  00a4c	e2833010	 add         r3, r3, #0x10
  00a50	e1d330b0	 ldrh        r3, [r3]
  00a54	e3130001	 tst         r3, #1
  00a58	1a000000	 bne         |$LN3@INTSOFF_I2|
  00a5c	eafffff8	 b           |$LN4@INTSOFF_I2|
  00a60		 |$LN3@INTSOFF_I2|

; 132  :         gpI2CRegs->I2C_STAT = 0x3F;

  00a60	e59f30b4	 ldr         r3, [pc, #0xB4]
  00a64	e5933000	 ldr         r3, [r3]
  00a68	e2832008	 add         r2, r3, #8
  00a6c	e3a0303f	 mov         r3, #0x3F
  00a70	e1c230b0	 strh        r3, [r2]
  00a74		 |$LN5@INTSOFF_I2|

; 133  :     }
; 134  : 
; 135  :     /* set slave address */
; 136  :     gpI2CRegs->I2C_SA = (UINT16)gCurI2Caddr;

  00a74	e59f30ac	 ldr         r3, [pc, #0xAC]
  00a78	e5933000	 ldr         r3, [r3]
  00a7c	e1a02803	 mov         r2, r3, lsl #16
  00a80	e1a02822	 mov         r2, r2, lsr #16
  00a84	e59f3090	 ldr         r3, [pc, #0x90]
  00a88	e5933000	 ldr         r3, [r3]
  00a8c	e283302c	 add         r3, r3, #0x2C
  00a90	e1c320b0	 strh        r2, [r3]

; 137  :     regOut = I2C_CON_EN | I2C_CON_MST | I2C_CON_STP | I2C_CON_STT;

  00a94	e3a03b21	 mov         r3, #0x21, 22
  00a98	e3833003	 orr         r3, r3, #3
  00a9c	e58d3004	 str         r3, [sp, #4]

; 138  :     if (isWrite)

  00aa0	e59d3014	 ldr         r3, [sp, #0x14]
  00aa4	e3530000	 cmp         r3, #0
  00aa8	0a000002	 beq         |$LN2@INTSOFF_I2|

; 139  :         regOut |= I2C_CON_TRX;

  00aac	e59d3004	 ldr         r3, [sp, #4]
  00ab0	e3833c02	 orr         r3, r3, #2, 24
  00ab4	e58d3004	 str         r3, [sp, #4]
  00ab8		 |$LN2@INTSOFF_I2|

; 140  :     if (gCurI2CaddrSize>7)

  00ab8	e59f3064	 ldr         r3, [pc, #0x64]
  00abc	e5933000	 ldr         r3, [r3]
  00ac0	e3530007	 cmp         r3, #7
  00ac4	9a000002	 bls         |$LN1@INTSOFF_I2|

; 141  :         regOut |= I2C_CON_XA;

  00ac8	e59d3004	 ldr         r3, [sp, #4]
  00acc	e3833c01	 orr         r3, r3, #1, 24
  00ad0	e58d3004	 str         r3, [sp, #4]
  00ad4		 |$LN1@INTSOFF_I2|

; 142  : 
; 143  :     gpI2CRegs->I2C_CNT = (UINT16)gBytesLeft;

  00ad4	e59f3044	 ldr         r3, [pc, #0x44]
  00ad8	e5933000	 ldr         r3, [r3]
  00adc	e1a02803	 mov         r2, r3, lsl #16
  00ae0	e1a02822	 mov         r2, r2, lsr #16
  00ae4	e59f3030	 ldr         r3, [pc, #0x30]
  00ae8	e5933000	 ldr         r3, [r3]
  00aec	e2833018	 add         r3, r3, #0x18
  00af0	e1c320b0	 strh        r2, [r3]

; 144  :     gpI2CRegs->I2C_CON = (UINT16)regOut;

  00af4	e59d3004	 ldr         r3, [sp, #4]
  00af8	e1a02803	 mov         r2, r3, lsl #16
  00afc	e1a02822	 mov         r2, r2, lsr #16
  00b00	e59f3014	 ldr         r3, [pc, #0x14]
  00b04	e5933000	 ldr         r3, [r3]
  00b08	e2833024	 add         r3, r3, #0x24
  00b0c	e1c320b0	 strh        r2, [r3]

; 145  : }

  00b10	e28dd00c	 add         sp, sp, #0xC
  00b14	e89d6000	 ldmia       sp, {sp, lr}
  00b18	e12fff1e	 bx          lr
  00b1c		 |$LN11@INTSOFF_I2|
  00b1c		 |$LN12@INTSOFF_I2|
  00b1c	00000000	 DCD         |gpI2CRegs|
  00b20		 |$LN13@INTSOFF_I2|
  00b20	00000000	 DCD         |gBytesLeft|
  00b24		 |$LN14@INTSOFF_I2|
  00b24	00000000	 DCD         |gCurI2CaddrSize|
  00b28		 |$LN15@INTSOFF_I2|
  00b28	00000000	 DCD         |gCurI2Caddr|
  00b2c		 |$M45817|

			 ENDP  ; |INTSOFF_I2CTRANS_STARTOP|


  00030			 AREA	 |.pdata|, PDATA
|$T45829| DCD	|$LN10@INTSOFF_I2@2|
	DCD	0x40006b02
; Function compile flags: /Odtp

  00b2c			 AREA	 |.text|, CODE, ARM

  00b2c		 |INTSOFF_I2CTRANS_UPDATEREAD| PROC

; 148  : {

  00b2c		 |$LN10@INTSOFF_I2@2|
  00b2c	e52de004	 str         lr, [sp, #-4]!
  00b30	e24dd00c	 sub         sp, sp, #0xC
  00b34		 |$M45826|

; 149  :     UINT16 stat;
; 150  :     OMAP2420_I2C_REGS *pChkReg = (OMAP2420_I2C_REGS *)OALPAtoUA(OMAP2420_I2C1_REGS_PA);

  00b34	e3a01000	 mov         r1, #0
  00b38	e3a00312	 mov         r0, #0x12, 6
  00b3c	e3800807	 orr         r0, r0, #7, 16
  00b40	eb000000	 bl          OALPAtoVA
  00b44	e58d0008	 str         r0, [sp, #8]
  00b48	e59d3008	 ldr         r3, [sp, #8]
  00b4c	e58d3000	 str         r3, [sp]

; 151  : 
; 152  :     stat = gpI2CRegs->I2C_STAT;

  00b50	e59f3174	 ldr         r3, [pc, #0x174]
  00b54	e5933000	 ldr         r3, [r3]
  00b58	e2833008	 add         r3, r3, #8
  00b5c	e1d330b0	 ldrh        r3, [r3]
  00b60	e1cd30b4	 strh        r3, [sp, #4]

; 153  :     if (!(stat & (I2C_STAT_NACK | I2C_STAT_AL | I2C_STAT_RRDY)))

  00b64	e1dd30b4	 ldrh        r3, [sp, #4]
  00b68	e313000b	 tst         r3, #0xB
  00b6c	1a000000	 bne         |$LN5@INTSOFF_I2@2|

; 154  :         return;

  00b70	ea000052	 b           |$LN6@INTSOFF_I2@2|
  00b74		 |$LN5@INTSOFF_I2@2|

; 155  : 
; 156  :     /* clear status (except for receive ready) */
; 157  :     gpI2CRegs->I2C_STAT = (I2C_STAT_NACK | I2C_STAT_AL | I2C_STAT_XRDY);

  00b74	e59f3150	 ldr         r3, [pc, #0x150]
  00b78	e5933000	 ldr         r3, [r3]
  00b7c	e2832008	 add         r2, r3, #8
  00b80	e3a03013	 mov         r3, #0x13
  00b84	e1c230b0	 strh        r3, [r2]

; 158  : 
; 159  :     if (stat & (I2C_STAT_NACK | I2C_STAT_AL))

  00b88	e1dd30b4	 ldrh        r3, [sp, #4]
  00b8c	e3130003	 tst         r3, #3
  00b90	0a00000f	 beq         |$LN4@INTSOFF_I2@2|

; 160  :     {
; 161  :         /* error.  if it's a nack we need to reset the controller */
; 162  :         if (stat & I2C_STAT_NACK)

  00b94	e1dd30b4	 ldrh        r3, [sp, #4]
  00b98	e3130002	 tst         r3, #2
  00b9c	0a000009	 beq         |$LN3@INTSOFF_I2@2|

; 163  :         {
; 164  :             gpI2CRegs->I2C_SYSC = (UINT16)I2C_SYSC_SRST;

  00ba0	e59f3124	 ldr         r3, [pc, #0x124]
  00ba4	e5933000	 ldr         r3, [r3]
  00ba8	e2832020	 add         r2, r3, #0x20
  00bac	e3a03002	 mov         r3, #2
  00bb0	e1c230b0	 strh        r3, [r2]

; 165  :             gpI2CRegs->I2C_CON = 0;

  00bb4	e59f3110	 ldr         r3, [pc, #0x110]
  00bb8	e5933000	 ldr         r3, [r3]
  00bbc	e2832024	 add         r2, r3, #0x24
  00bc0	e3a03000	 mov         r3, #0
  00bc4	e1c230b0	 strh        r3, [r2]
  00bc8		 |$LN3@INTSOFF_I2@2|

; 166  :         }
; 167  : 
; 168  :         /* restart the operation with what is left */
; 169  :         INTSOFF_I2CTRANS_STARTOP(FALSE);

  00bc8	e3a00000	 mov         r0, #0
  00bcc	eb000000	 bl          INTSOFF_I2CTRANS_STARTOP

; 170  :         return;

  00bd0	ea00003a	 b           |$LN6@INTSOFF_I2@2|
  00bd4		 |$LN4@INTSOFF_I2@2|

; 171  :     }
; 172  : 
; 173  :     /* received character came in ok (stat & I2C_STAT_RRDY) */
; 174  :     if (gBytesLeft > 1)

  00bd4	e59f30f4	 ldr         r3, [pc, #0xF4]
  00bd8	e5933000	 ldr         r3, [r3]
  00bdc	e3530001	 cmp         r3, #1
  00be0	9a000021	 bls         |$LN2@INTSOFF_I2@2|

; 175  :     {
; 176  :         stat = gpI2CRegs->I2C_DATA;

  00be4	e59f30e0	 ldr         r3, [pc, #0xE0]
  00be8	e5933000	 ldr         r3, [r3]
  00bec	e283301c	 add         r3, r3, #0x1C
  00bf0	e1d330b0	 ldrh        r3, [r3]
  00bf4	e1cd30b4	 strh        r3, [sp, #4]

; 177  :         *(gpData++) = (UCHAR)(stat & 0xFF);

  00bf8	e1dd30b4	 ldrh        r3, [sp, #4]
  00bfc	e20330ff	 and         r3, r3, #0xFF
  00c00	e20320ff	 and         r2, r3, #0xFF
  00c04	e59f30c8	 ldr         r3, [pc, #0xC8]
  00c08	e5933000	 ldr         r3, [r3]
  00c0c	e5c32000	 strb        r2, [r3]
  00c10	e59f30bc	 ldr         r3, [pc, #0xBC]
  00c14	e5933000	 ldr         r3, [r3]
  00c18	e2832001	 add         r2, r3, #1
  00c1c	e59f30b0	 ldr         r3, [pc, #0xB0]
  00c20	e5832000	 str         r2, [r3]

; 178  :         *(gpData++) = (UCHAR)((stat & 0xFF00)>>8);

  00c24	e1dd30b4	 ldrh        r3, [sp, #4]
  00c28	e2033cff	 and         r3, r3, #0xFF, 24
  00c2c	e1a03443	 mov         r3, r3, asr #8
  00c30	e20320ff	 and         r2, r3, #0xFF
  00c34	e59f3098	 ldr         r3, [pc, #0x98]
  00c38	e5933000	 ldr         r3, [r3]
  00c3c	e5c32000	 strb        r2, [r3]
  00c40	e59f308c	 ldr         r3, [pc, #0x8C]
  00c44	e5933000	 ldr         r3, [r3]
  00c48	e2832001	 add         r2, r3, #1
  00c4c	e59f3080	 ldr         r3, [pc, #0x80]
  00c50	e5832000	 str         r2, [r3]

; 179  :         gBytesLeft -= 2;

  00c54	e59f3074	 ldr         r3, [pc, #0x74]
  00c58	e5933000	 ldr         r3, [r3]
  00c5c	e2432002	 sub         r2, r3, #2
  00c60	e59f3068	 ldr         r3, [pc, #0x68]
  00c64	e5832000	 str         r2, [r3]

; 180  :     }
; 181  :     else

  00c68	ea00000f	 b           |$LN1@INTSOFF_I2@2|
  00c6c		 |$LN2@INTSOFF_I2@2|

; 182  :     {
; 183  :         *(gpData++) = (UCHAR)gpI2CRegs->I2C_DATA;

  00c6c	e59f3058	 ldr         r3, [pc, #0x58]
  00c70	e5933000	 ldr         r3, [r3]
  00c74	e283301c	 add         r3, r3, #0x1C
  00c78	e1d330b0	 ldrh        r3, [r3]
  00c7c	e20320ff	 and         r2, r3, #0xFF
  00c80	e59f304c	 ldr         r3, [pc, #0x4C]
  00c84	e5933000	 ldr         r3, [r3]
  00c88	e5c32000	 strb        r2, [r3]
  00c8c	e59f3040	 ldr         r3, [pc, #0x40]
  00c90	e5933000	 ldr         r3, [r3]
  00c94	e2832001	 add         r2, r3, #1
  00c98	e59f3034	 ldr         r3, [pc, #0x34]
  00c9c	e5832000	 str         r2, [r3]

; 184  :         gBytesLeft = 0;

  00ca0	e59f2028	 ldr         r2, [pc, #0x28]
  00ca4	e3a03000	 mov         r3, #0
  00ca8	e5823000	 str         r3, [r2]
  00cac		 |$LN1@INTSOFF_I2@2|

; 185  :     }
; 186  : 
; 187  :     /* clear receive status so next char can come in */
; 188  :     gpI2CRegs->I2C_STAT = I2C_STAT_RRDY;

  00cac	e59f3018	 ldr         r3, [pc, #0x18]
  00cb0	e5933000	 ldr         r3, [r3]
  00cb4	e2832008	 add         r2, r3, #8
  00cb8	e3a03008	 mov         r3, #8
  00cbc	e1c230b0	 strh        r3, [r2]
  00cc0		 |$LN6@INTSOFF_I2@2|

; 189  : }

  00cc0	e28dd00c	 add         sp, sp, #0xC
  00cc4	e49de004	 ldr         lr, [sp], #4
  00cc8	e12fff1e	 bx          lr
  00ccc		 |$LN11@INTSOFF_I2@2|
  00ccc		 |$LN12@INTSOFF_I2@2|
  00ccc	00000000	 DCD         |gpI2CRegs|
  00cd0		 |$LN13@INTSOFF_I2@2|
  00cd0	00000000	 DCD         |gBytesLeft|
  00cd4		 |$LN14@INTSOFF_I2@2|
  00cd4	00000000	 DCD         |gpData|
  00cd8		 |$M45827|

			 ENDP  ; |INTSOFF_I2CTRANS_UPDATEREAD|


  00038			 AREA	 |.pdata|, PDATA
|$T45838| DCD	|$LN10@INTSOFF_I2@3|
	DCD	0x40006a02
; Function compile flags: /Odtp

  00cd8			 AREA	 |.text|, CODE, ARM

  00cd8		 |INTSOFF_I2CTRANS_UPDATEWRITE| PROC

; 192  : {

  00cd8		 |$LN10@INTSOFF_I2@3|
  00cd8	e52de004	 str         lr, [sp, #-4]!
  00cdc	e24dd00c	 sub         sp, sp, #0xC
  00ce0		 |$M45835|

; 193  :     OMAP2420_I2C_REGS *pChkReg = (OMAP2420_I2C_REGS *)OALPAtoUA(OMAP2420_I2C1_REGS_PA);

  00ce0	e3a01000	 mov         r1, #0
  00ce4	e3a00312	 mov         r0, #0x12, 6
  00ce8	e3800807	 orr         r0, r0, #7, 16
  00cec	eb000000	 bl          OALPAtoVA
  00cf0	e58d0008	 str         r0, [sp, #8]
  00cf4	e59d3008	 ldr         r3, [sp, #8]
  00cf8	e58d3000	 str         r3, [sp]

; 194  :     UINT16 stat = gpI2CRegs->I2C_STAT;

  00cfc	e59f3170	 ldr         r3, [pc, #0x170]
  00d00	e5933000	 ldr         r3, [r3]
  00d04	e2833008	 add         r3, r3, #8
  00d08	e1d330b0	 ldrh        r3, [r3]
  00d0c	e1cd30b4	 strh        r3, [sp, #4]

; 195  :     if (!(stat & (I2C_STAT_NACK | I2C_STAT_AL | I2C_STAT_XRDY)))

  00d10	e1dd30b4	 ldrh        r3, [sp, #4]
  00d14	e3130013	 tst         r3, #0x13
  00d18	1a000000	 bne         |$LN5@INTSOFF_I2@3|

; 196  :         return;

  00d1c	ea000051	 b           |$LN6@INTSOFF_I2@3|
  00d20		 |$LN5@INTSOFF_I2@3|

; 197  : 
; 198  :     /* clear status (except for transmit ready) */
; 199  :     gpI2CRegs->I2C_STAT = (I2C_STAT_NACK | I2C_STAT_AL | I2C_STAT_RRDY);

  00d20	e59f314c	 ldr         r3, [pc, #0x14C]
  00d24	e5933000	 ldr         r3, [r3]
  00d28	e2832008	 add         r2, r3, #8
  00d2c	e3a0300b	 mov         r3, #0xB
  00d30	e1c230b0	 strh        r3, [r2]

; 200  : 
; 201  :     if (stat & (I2C_STAT_NACK | I2C_STAT_AL))

  00d34	e1dd30b4	 ldrh        r3, [sp, #4]
  00d38	e3130003	 tst         r3, #3
  00d3c	0a00000f	 beq         |$LN4@INTSOFF_I2@3|

; 202  :     {
; 203  :         /* error.  if it's a nack we need to reset the controller */
; 204  :         if (stat & I2C_STAT_NACK)

  00d40	e1dd30b4	 ldrh        r3, [sp, #4]
  00d44	e3130002	 tst         r3, #2
  00d48	0a000009	 beq         |$LN3@INTSOFF_I2@3|

; 205  :         {
; 206  :             gpI2CRegs->I2C_SYSC = I2C_SYSC_SRST;

  00d4c	e59f3120	 ldr         r3, [pc, #0x120]
  00d50	e5933000	 ldr         r3, [r3]
  00d54	e2832020	 add         r2, r3, #0x20
  00d58	e3a03002	 mov         r3, #2
  00d5c	e1c230b0	 strh        r3, [r2]

; 207  :             gpI2CRegs->I2C_CON = 0;

  00d60	e59f310c	 ldr         r3, [pc, #0x10C]
  00d64	e5933000	 ldr         r3, [r3]
  00d68	e2832024	 add         r2, r3, #0x24
  00d6c	e3a03000	 mov         r3, #0
  00d70	e1c230b0	 strh        r3, [r2]
  00d74		 |$LN3@INTSOFF_I2@3|

; 208  :         }
; 209  : 
; 210  :         /* restart the operation with what is left */
; 211  :         INTSOFF_I2CTRANS_STARTOP(FALSE);

  00d74	e3a00000	 mov         r0, #0
  00d78	eb000000	 bl          INTSOFF_I2CTRANS_STARTOP

; 212  :         return;

  00d7c	ea000039	 b           |$LN6@INTSOFF_I2@3|
  00d80		 |$LN4@INTSOFF_I2@3|

; 213  :     }
; 214  : 
; 215  :     /* ready for transmit. load register then issue xmit */
; 216  :     if (gBytesLeft > 1)

  00d80	e59f30f0	 ldr         r3, [pc, #0xF0]
  00d84	e5933000	 ldr         r3, [r3]
  00d88	e3530001	 cmp         r3, #1
  00d8c	9a000021	 bls         |$LN2@INTSOFF_I2@3|

; 217  :     {
; 218  :         stat = (USHORT)(*(gpData++));

  00d90	e59f30e4	 ldr         r3, [pc, #0xE4]
  00d94	e5933000	 ldr         r3, [r3]
  00d98	e5d33000	 ldrb        r3, [r3]
  00d9c	e1cd30b4	 strh        r3, [sp, #4]
  00da0	e59f30d4	 ldr         r3, [pc, #0xD4]
  00da4	e5933000	 ldr         r3, [r3]
  00da8	e2832001	 add         r2, r3, #1
  00dac	e59f30c8	 ldr         r3, [pc, #0xC8]
  00db0	e5832000	 str         r2, [r3]

; 219  :         stat |= ((USHORT)(*(gpData++)))<<8;

  00db4	e59f30c0	 ldr         r3, [pc, #0xC0]
  00db8	e5933000	 ldr         r3, [r3]
  00dbc	e5d33000	 ldrb        r3, [r3]
  00dc0	e1a02403	 mov         r2, r3, lsl #8
  00dc4	e1dd30b4	 ldrh        r3, [sp, #4]
  00dc8	e1833002	 orr         r3, r3, r2
  00dcc	e1a03803	 mov         r3, r3, lsl #16
  00dd0	e1a03823	 mov         r3, r3, lsr #16
  00dd4	e1cd30b4	 strh        r3, [sp, #4]
  00dd8	e59f309c	 ldr         r3, [pc, #0x9C]
  00ddc	e5933000	 ldr         r3, [r3]
  00de0	e2832001	 add         r2, r3, #1
  00de4	e59f3090	 ldr         r3, [pc, #0x90]
  00de8	e5832000	 str         r2, [r3]

; 220  :         gpI2CRegs->I2C_DATA = stat;

  00dec	e59f3080	 ldr         r3, [pc, #0x80]
  00df0	e5933000	 ldr         r3, [r3]
  00df4	e283201c	 add         r2, r3, #0x1C
  00df8	e1dd30b4	 ldrh        r3, [sp, #4]
  00dfc	e1c230b0	 strh        r3, [r2]

; 221  :         gBytesLeft -= 2;

  00e00	e59f3070	 ldr         r3, [pc, #0x70]
  00e04	e5933000	 ldr         r3, [r3]
  00e08	e2432002	 sub         r2, r3, #2
  00e0c	e59f3064	 ldr         r3, [pc, #0x64]
  00e10	e5832000	 str         r2, [r3]

; 222  :     }
; 223  :     else

  00e14	ea00000e	 b           |$LN1@INTSOFF_I2@3|
  00e18		 |$LN2@INTSOFF_I2@3|

; 224  :     {
; 225  :         gpI2CRegs->I2C_DATA = *(gpData++);

  00e18	e59f3054	 ldr         r3, [pc, #0x54]
  00e1c	e5933000	 ldr         r3, [r3]
  00e20	e283201c	 add         r2, r3, #0x1C
  00e24	e59f3050	 ldr         r3, [pc, #0x50]
  00e28	e5933000	 ldr         r3, [r3]
  00e2c	e5d33000	 ldrb        r3, [r3]
  00e30	e1c230b0	 strh        r3, [r2]
  00e34	e59f3040	 ldr         r3, [pc, #0x40]
  00e38	e5933000	 ldr         r3, [r3]
  00e3c	e2832001	 add         r2, r3, #1
  00e40	e59f3034	 ldr         r3, [pc, #0x34]
  00e44	e5832000	 str         r2, [r3]

; 226  :         gBytesLeft = 0;

  00e48	e59f2028	 ldr         r2, [pc, #0x28]
  00e4c	e3a03000	 mov         r3, #0
  00e50	e5823000	 str         r3, [r2]
  00e54		 |$LN1@INTSOFF_I2@3|

; 227  :     }
; 228  : 
; 229  :     /* clear transmit status so next char can go out */
; 230  :     gpI2CRegs->I2C_STAT = I2C_STAT_XRDY;

  00e54	e59f3018	 ldr         r3, [pc, #0x18]
  00e58	e5933000	 ldr         r3, [r3]
  00e5c	e2832008	 add         r2, r3, #8
  00e60	e3a03010	 mov         r3, #0x10
  00e64	e1c230b0	 strh        r3, [r2]
  00e68		 |$LN6@INTSOFF_I2@3|

; 231  : }

  00e68	e28dd00c	 add         sp, sp, #0xC
  00e6c	e49de004	 ldr         lr, [sp], #4
  00e70	e12fff1e	 bx          lr
  00e74		 |$LN11@INTSOFF_I2@3|
  00e74		 |$LN12@INTSOFF_I2@3|
  00e74	00000000	 DCD         |gpI2CRegs|
  00e78		 |$LN13@INTSOFF_I2@3|
  00e78	00000000	 DCD         |gBytesLeft|
  00e7c		 |$LN14@INTSOFF_I2@3|
  00e7c	00000000	 DCD         |gpData|
  00e80		 |$M45836|

			 ENDP  ; |INTSOFF_I2CTRANS_UPDATEWRITE|

	EXPORT	|KERNELI2C_PreemptibleSubmit|

  00040			 AREA	 |.pdata|, PDATA
|$T45847| DCD	|$LN5@KERNELI2C_@4|
	DCD	0x40000a03
; Function compile flags: /Odtp

  00e80			 AREA	 |.text|, CODE, ARM

  00e80		 |KERNELI2C_PreemptibleSubmit| PROC

; 399  : {

  00e80		 |$LN5@KERNELI2C_@4|
  00e80	e1a0c00d	 mov         r12, sp
  00e84	e92d0007	 stmdb       sp!, {r0 - r2}
  00e88	e92d5000	 stmdb       sp!, {r12, lr}
  00e8c		 |$M45844|

; 400  :     /* this is for KERNEL calls that need to use I2C while they are preemptible */
; 401  :     /* DRIVERS should use the I2C driver to make calls */
; 402  : #ifndef BOOTLOADER
; 403  :     EnterCriticalSection(&gSec);
; 404  : #endif
; 405  :     KERNELI2C_NonPreemptibleSubmit(FALSE, i2cAddr, addrSize, pTrans);

  00e8c	e59d3010	 ldr         r3, [sp, #0x10]
  00e90	e59d200c	 ldr         r2, [sp, #0xC]
  00e94	e59d1008	 ldr         r1, [sp, #8]
  00e98	e3a00000	 mov         r0, #0
  00e9c	eb000000	 bl          KERNELI2C_NonPreemptibleSubmit

; 406  : #ifndef BOOTLOADER
; 407  :     LeaveCriticalSection(&gSec);
; 408  : #endif
; 409  : }

  00ea0	e89d6000	 ldmia       sp, {sp, lr}
  00ea4	e12fff1e	 bx          lr
  00ea8		 |$M45845|

			 ENDP  ; |KERNELI2C_PreemptibleSubmit|

	END
