==39150== Cachegrind, a cache and branch-prediction profiler
==39150== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39150== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39150== Command: ./sift .
==39150== 
--39150-- warning: L3 cache found, using its data for the LL simulation.
--39150-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39150-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39150== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39150== (see section Limitations in user manual)
==39150== NOTE: further instances of this message will not be shown
==39150== 
==39150== I   refs:      3,167,698,658
==39150== I1  misses:            1,928
==39150== LLi misses:            1,881
==39150== I1  miss rate:          0.00%
==39150== LLi miss rate:          0.00%
==39150== 
==39150== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39150== D1  misses:       13,119,419  ( 10,805,550 rd   +   2,313,869 wr)
==39150== LLd misses:        3,465,942  (  1,716,489 rd   +   1,749,453 wr)
==39150== D1  miss rate:           1.3% (        1.6%     +         0.8%  )
==39150== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39150== 
==39150== LL refs:          13,121,347  ( 10,807,478 rd   +   2,313,869 wr)
==39150== LL misses:         3,467,823  (  1,718,370 rd   +   1,749,453 wr)
==39150== LL miss rate:            0.1% (        0.0%     +         0.6%  )
