

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Tue May 10 15:41:46 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        final_project_hls_fir
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  174|  174|  175|  175|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop    |  171|  171|         3|          -|          -|    57|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      3|      -|      -|
|Expression       |        -|      -|     23|     14|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        0|      -|     48|     30|
|Multiplexer      |        -|      -|      -|    100|
|Register         |        -|      -|    119|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      3|    190|    144|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      3|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_mac_muladd_10cud_U1  |fir_mac_muladd_10cud  | i0 * i1 + i2 |
    |fir_mac_muladd_16dEe_U2  |fir_mac_muladd_16dEe  | i0 * i1 + i2 |
    |fir_mul_mul_16s_1bkb_U0  |fir_mul_mul_16s_1bkb  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |c_U          |fir_c          |        0|  16|  15|    59|   16|     1|          944|
    |shift_reg_U  |fir_shift_reg  |        0|  32|  15|    58|   16|     1|          928|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |Total        |               |        0|  48|  30|   117|   32|     2|         1872|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+----+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+----+----+------------+------------+
    |i_1_fu_139_p2    |     +    |      0|  23|  11|           6|           2|
    |tmp_3_fu_133_p2  |   icmp   |      0|   0|   3|           6|           1|
    +-----------------+----------+-------+----+----+------------+------------+
    |Total            |          |      0|  23|  14|          12|           3|
    +-----------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc1_reg_100        |   9|          2|   37|         74|
    |ap_NS_fsm           |  40|          7|    1|          7|
    |i_reg_110           |   9|          2|    6|         12|
    |shift_reg_address0  |  27|          5|    6|         30|
    |shift_reg_d0        |  15|          3|   16|         48|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 100|         19|   66|        171|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |acc1_reg_100              |  37|   0|   37|          0|
    |acc_reg_196               |  26|   0|   26|          0|
    |ap_CS_fsm                 |   6|   0|    6|          0|
    |c_load_reg_240            |  16|   0|   16|          0|
    |i_1_reg_220               |   6|   0|    6|          0|
    |i_cast1_reg_212           |   6|   0|   32|         26|
    |i_reg_110                 |   6|   0|    6|          0|
    |shift_reg_load_1_reg_235  |  16|   0|   16|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 119|   0|  145|         26|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+--------------+--------------+--------------+
| RTL Ports| Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------+-----+-----+--------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_none |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_none |      fir     | return value |
|y         | out |   16|    ap_vld    |       y      |    pointer   |
|y_ap_vld  | out |    1|    ap_vld    |       y      |    pointer   |
|x         |  in |   16|    ap_none   |       x      |    scalar    |
+----------+-----+-----+--------------+--------------+--------------+

