

================================================================
== Vivado HLS Report for 'Loop_4_proc'
================================================================
* Date:           Sat Aug  1 16:46:13 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        stereo_2020
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         6|          4|          4|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      4|       0|    557|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    212|
|Register         |        -|      -|     432|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     432|    769|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_251_p2                   |     *    |      4|  0|  20|          30|          32|
    |indvar_flatten_next_fu_262_p2     |     +    |      0|  0|  69|          62|           1|
    |p_1_rec_i_i_op_fu_325_p2          |     +    |      0|  0|  38|          31|           1|
    |r_fu_268_p2                       |     +    |      0|  0|  39|          32|           1|
    |tmp_26_i_i_fu_223_p2              |     +    |      0|  0|  39|          32|           2|
    |p_neg_i_i_fu_177_p2               |     -    |      0|  0|  39|           1|          32|
    |p_neg_t_i_i_fu_196_p2             |     -    |      0|  0|  39|           1|          32|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io                |    and   |      0|  0|   2|           1|           1|
    |dMapout_data_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |dMapout_data_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |dMapout_last_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |dMapout_last_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |dMapout_user_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |dMapout_user_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |dMapout_data_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |dMapout_last_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |dMapout_user_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |exitcond3_i_i7_fu_286_p2          |   icmp   |      0|  0|  18|          31|          31|
    |exitcond_flatten_fu_257_p2        |   icmp   |      0|  0|  29|          62|          62|
    |tmp_31_i_i3_fu_280_p2             |   icmp   |      0|  0|  18|          32|           1|
    |tmp_31_i_i_mid1_fu_274_p2         |   icmp   |      0|  0|  18|          32|           1|
    |tmp_32_i_i2_fu_304_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_32_i_i_mid1_fu_299_p2         |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage1_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9                   |    or    |      0|  0|   2|           1|           1|
    |dMapout_last_V_tmp_fu_309_p3      |  select  |      0|  0|   2|           1|           1|
    |dMapout_user_V_tmp_fu_291_p3      |  select  |      0|  0|   2|           1|           1|
    |i_op_assign_mid2_fu_317_p3        |  select  |      0|  0|  32|           1|          32|
    |p_rec_i_i_fu_331_p3               |  select  |      0|  0|  31|           1|           1|
    |tmp_25_i_i_fu_215_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      4|  0| 557|         437|         347|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i_op_assign_phi_fu_152_p4     |   9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_141_p4  |   9|          2|   62|        124|
    |ap_phi_mux_p_1_rec_i_i_phi_fu_163_p4     |   9|          2|   31|         62|
    |dMap_data_stream_0_V_blk_n               |   9|          2|    1|          2|
    |dMapout_TDATA_blk_n                      |   9|          2|    1|          2|
    |dMapout_data_V_1_data_out                |   9|          2|   32|         64|
    |dMapout_data_V_1_state                   |  15|          3|    2|          6|
    |dMapout_last_V_1_data_out                |   9|          2|    1|          2|
    |dMapout_last_V_1_state                   |  15|          3|    2|          6|
    |dMapout_user_V_1_data_out                |   9|          2|    1|          2|
    |dMapout_user_V_1_state                   |  15|          3|    2|          6|
    |i_op_assign_reg_148                      |   9|          2|   32|         64|
    |indvar_flatten_reg_137                   |   9|          2|   62|        124|
    |p_1_rec_i_i_reg_159                      |   9|          2|   31|         62|
    |packets_loc_blk_n                        |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 212|         45|  296|        604|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   7|   0|    7|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |dMapout_data_V_1_payload_A              |  32|   0|   32|          0|
    |dMapout_data_V_1_payload_B              |  32|   0|   32|          0|
    |dMapout_data_V_1_sel_rd                 |   1|   0|    1|          0|
    |dMapout_data_V_1_sel_wr                 |   1|   0|    1|          0|
    |dMapout_data_V_1_state                  |   2|   0|    2|          0|
    |dMapout_last_V_1_payload_A              |   1|   0|    1|          0|
    |dMapout_last_V_1_payload_B              |   1|   0|    1|          0|
    |dMapout_last_V_1_sel_rd                 |   1|   0|    1|          0|
    |dMapout_last_V_1_sel_wr                 |   1|   0|    1|          0|
    |dMapout_last_V_1_state                  |   2|   0|    2|          0|
    |dMapout_last_V_tmp_reg_386              |   1|   0|    1|          0|
    |dMapout_user_V_1_payload_A              |   1|   0|    1|          0|
    |dMapout_user_V_1_payload_B              |   1|   0|    1|          0|
    |dMapout_user_V_1_sel_rd                 |   1|   0|    1|          0|
    |dMapout_user_V_1_sel_wr                 |   1|   0|    1|          0|
    |dMapout_user_V_1_state                  |   2|   0|    2|          0|
    |dMapout_user_V_tmp_reg_381              |   1|   0|    1|          0|
    |exitcond_flatten_reg_372                |   1|   0|    1|          0|
    |exitcond_flatten_reg_372_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_op_assign_mid2_reg_391                |  32|   0|   32|          0|
    |i_op_assign_reg_148                     |  32|   0|   32|          0|
    |indvar_flatten_next_reg_376             |  62|   0|   62|          0|
    |indvar_flatten_reg_137                  |  62|   0|   62|          0|
    |p_1_rec_i_i_reg_159                     |  31|   0|   31|          0|
    |p_rec_i_i_reg_396                       |  31|   0|   31|          0|
    |packets_loc_read_reg_349                |  32|   0|   32|          0|
    |tmp_151_reg_401                         |   8|   0|    8|          0|
    |tmp_152_reg_406                         |   8|   0|    8|          0|
    |tmp_153_reg_411                         |   8|   0|    8|          0|
    |tmp_26_i_i_reg_356                      |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 432|   0|  432|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |      Loop_4_proc     | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |      Loop_4_proc     | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |      Loop_4_proc     | return value |
|ap_done                       | out |    1| ap_ctrl_hs |      Loop_4_proc     | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |      Loop_4_proc     | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |      Loop_4_proc     | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |      Loop_4_proc     | return value |
|packets_loc_dout              |  in |   32|   ap_fifo  |      packets_loc     |    pointer   |
|packets_loc_empty_n           |  in |    1|   ap_fifo  |      packets_loc     |    pointer   |
|packets_loc_read              | out |    1|   ap_fifo  |      packets_loc     |    pointer   |
|cols_V                        |  in |   32|  ap_stable |        cols_V        |    scalar    |
|rows_V                        |  in |   32|  ap_stable |        rows_V        |    scalar    |
|dMapout_TDATA                 | out |   32|    axis    |    dMapout_data_V    |    pointer   |
|dMapout_TVALID                | out |    1|    axis    |    dMapout_data_V    |    pointer   |
|dMapout_TREADY                |  in |    1|    axis    |    dMapout_last_V    |    pointer   |
|dMapout_TLAST                 | out |    1|    axis    |    dMapout_last_V    |    pointer   |
|dMap_data_stream_0_V_dout     |  in |    8|   ap_fifo  | dMap_data_stream_0_V |    pointer   |
|dMap_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | dMap_data_stream_0_V |    pointer   |
|dMap_data_stream_0_V_read     | out |    1|   ap_fifo  | dMap_data_stream_0_V |    pointer   |
|dMapout_TUSER                 | out |    1|    axis    |    dMapout_user_V    |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

