Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dc12ca6c072e448d95f19f9df39b3112 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter_tb_behav xil_defaultlib.BarrelShifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.StageRegister
Compiling module xil_defaultlib.ShiftStage_default
Compiling module xil_defaultlib.ShiftStage(shift=2)
Compiling module xil_defaultlib.ShiftStage(shift=4)
Compiling module xil_defaultlib.ShiftStage(shift=8)
Compiling module xil_defaultlib.BarrelShifter_default
Compiling module xil_defaultlib.BarrelShifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BarrelShifter_tb_behav
