Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  7 20:29:13 2020
| Host         : DESKTOP-8SDEMCC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab9_timing_summary_routed.rpt -pb lab9_timing_summary_routed.pb -rpx lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : lab9
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (266)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (266)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_P_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_P_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_P_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_P_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest0/P_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest0/P_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest0/P_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest0/P_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest0/P_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest1/P_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest1/P_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest1/P_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest1/P_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest1/P_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest2/P_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest2/P_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest2/P_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest2/P_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest2/P_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest3/P_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest3/P_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest3/P_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest3/P_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest3/P_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest4/P_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest4/P_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest4/P_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest4/P_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest4/P_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest5/P_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest5/P_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest5/P_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest5/P_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest5/P_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest6/P_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest6/P_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest6/P_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest6/P_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest6/P_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest7/P_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest7/P_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest7/P_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest7/P_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest7/P_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest8/P_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest8/P_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest8/P_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest8/P_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest8/P_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest9/P_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest9/P_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest9/P_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest9/P_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: digest9/P_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.040        0.000                      0                20870        0.027        0.000                      0                20870        4.500        0.000                       0                  9485  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.040        0.000                      0                20870        0.027        0.000                      0                20870        4.500        0.000                       0                  9485  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 digest8/c_lr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest8/b_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 3.860ns (43.428%)  route 5.028ns (56.572%))
  Logic Levels:           15  (CARRY4=9 LUT1=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.534     5.085    digest8/CLK
    SLICE_X38Y72         FDRE                                         r  digest8/c_lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  digest8/c_lr_reg[0]/Q
                         net (fo=48, routed)          0.776     6.380    digest8/c_lr[0]
    SLICE_X34Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.504 r  digest8/b[31]_i_37__7/O
                         net (fo=1, routed)           0.483     6.987    digest8/b[31]_i_37__7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     7.571 r  digest8/b_reg[31]_i_26__7/O[2]
                         net (fo=44, routed)          0.981     8.552    digest8/b3[3]
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.302     8.854 f  digest8/b[3]_i_17__7/O
                         net (fo=2, routed)           0.823     9.677    digest8/b[3]_i_17__7_n_0
    SLICE_X38Y69         LUT3 (Prop_lut3_I2_O)        0.148     9.825 f  digest8/b[7]_i_18__7/O
                         net (fo=2, routed)           0.732    10.557    digest8/b[7]_i_18__7_n_0
    SLICE_X34Y67         LUT4 (Prop_lut4_I3_O)        0.328    10.885 r  digest8/b[3]_i_7__3/O
                         net (fo=2, routed)           0.571    11.456    digest8/b[3]_i_7__3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124    11.580 r  digest8/b[3]_i_3__7/O
                         net (fo=1, routed)           0.000    11.580    digest8/b[3]_i_3__7_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.981 r  digest8/b_reg[3]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000    11.981    digest8/b_reg[3]_i_2__7_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.095 r  digest8/b_reg[7]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000    12.095    digest8/b_reg[7]_i_2__7_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.209 r  digest8/b_reg[11]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000    12.209    digest8/b_reg[11]_i_2__7_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.323 r  digest8/b_reg[15]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000    12.323    digest8/b_reg[15]_i_2__7_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.437 r  digest8/b_reg[19]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000    12.437    digest8/b_reg[19]_i_2__7_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.551 r  digest8/b_reg[23]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000    12.551    digest8/b_reg[23]_i_2__7_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.665 r  digest8/b_reg[27]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000    12.665    digest8/b_reg[27]_i_2__7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.978 r  digest8/b_reg[31]_i_4__7/O[3]
                         net (fo=1, routed)           0.662    13.640    digest8/data1[31]
    SLICE_X33Y74         LUT3 (Prop_lut3_I2_O)        0.334    13.974 r  digest8/b[31]_i_2__7/O
                         net (fo=1, routed)           0.000    13.974    digest8/b[31]
    SLICE_X33Y74         FDRE                                         r  digest8/b_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.415    14.786    digest8/CLK
    SLICE_X33Y74         FDRE                                         r  digest8/b_reg[31]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X33Y74         FDRE (Setup_fdre_C_D)        0.075    15.014    digest8/b_reg[31]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.974    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 digest1/c_lr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest1/b_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 3.997ns (44.904%)  route 4.904ns (55.096%))
  Logic Levels:           15  (CARRY4=9 LUT1=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.616     5.167    digest1/CLK
    SLICE_X7Y63          FDRE                                         r  digest1/c_lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456     5.623 f  digest1/c_lr_reg[0]/Q
                         net (fo=49, routed)          0.849     6.472    digest1/c_lr[0]
    SLICE_X1Y63          LUT1 (Prop_lut1_I0_O)        0.124     6.596 r  digest1/b[31]_i_37__0/O
                         net (fo=1, routed)           0.195     6.791    digest1/b[31]_i_37__0_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.433 r  digest1/b_reg[31]_i_26__0/O[3]
                         net (fo=44, routed)          0.638     8.071    digest1/b3[4]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.306     8.377 r  digest1/b[7]_i_17__0/O
                         net (fo=3, routed)           1.024     9.401    digest1/b[7]_i_17__0_n_0
    SLICE_X4Y57          LUT3 (Prop_lut3_I0_O)        0.124     9.525 r  digest1/b[3]_i_17__0/O
                         net (fo=3, routed)           0.987    10.512    digest1/b[3]_i_17__0_n_0
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.146    10.658 r  digest1/b[3]_i_13__0/O
                         net (fo=1, routed)           0.568    11.226    digest1/b[3]_i_13__0_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.328    11.554 r  digest1/b[3]_i_5__0/O
                         net (fo=1, routed)           0.000    11.554    digest1/b[3]_i_5__0_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.104 r  digest1/b_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.104    digest1/b_reg[3]_i_2__0_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  digest1/b_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.218    digest1/b_reg[7]_i_2__0_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  digest1/b_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.332    digest1/b_reg[11]_i_2__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  digest1/b_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.446    digest1/b_reg[15]_i_2__0_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.560 r  digest1/b_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.560    digest1/b_reg[19]_i_2__0_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.674 r  digest1/b_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.674    digest1/b_reg[23]_i_2__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.788 r  digest1/b_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    digest1/b_reg[27]_i_2__0_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.122 r  digest1/b_reg[31]_i_4__0/O[1]
                         net (fo=1, routed)           0.644    13.766    digest1/data1[29]
    SLICE_X0Y62          LUT3 (Prop_lut3_I2_O)        0.303    14.069 r  digest1/b[29]_i_1__0/O
                         net (fo=1, routed)           0.000    14.069    digest1/b[29]
    SLICE_X0Y62          FDRE                                         r  digest1/b_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.502    14.873    digest1/CLK
    SLICE_X0Y62          FDRE                                         r  digest1/b_reg[29]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y62          FDRE (Setup_fdre_C_D)        0.031    15.128    digest1/b_reg[29]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -14.069    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 digest3/c_lr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest3/b_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 3.956ns (44.336%)  route 4.967ns (55.664%))
  Logic Levels:           15  (CARRY4=9 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.566     5.118    digest3/CLK
    SLICE_X15Y13         FDRE                                         r  digest3/c_lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  digest3/c_lr_reg[0]/Q
                         net (fo=48, routed)          0.799     6.373    digest3/c_lr[0]
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.497 r  digest3/b[31]_i_37__2/O
                         net (fo=1, routed)           0.612     7.108    digest3/b[31]_i_37__2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     7.710 r  digest3/b_reg[31]_i_26__2/O[2]
                         net (fo=44, routed)          0.877     8.587    digest3/b3[3]
    SLICE_X13Y18         LUT6 (Prop_lut6_I2_O)        0.301     8.888 f  digest3/b[7]_i_17__2/O
                         net (fo=3, routed)           0.964     9.853    digest3/b[7]_i_17__2_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.152    10.005 f  digest3/b[3]_i_15__2/O
                         net (fo=2, routed)           0.623    10.628    digest3/b[3]_i_15__2_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.332    10.960 r  digest3/b[3]_i_13__2/O
                         net (fo=1, routed)           0.434    11.393    digest3/b[3]_i_13__2_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    11.517 r  digest3/b[3]_i_6__2/O
                         net (fo=1, routed)           0.000    11.517    digest3/b[3]_i_6__2_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.030 r  digest3/b_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.030    digest3/b_reg[3]_i_2__2_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  digest3/b_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.147    digest3/b_reg[7]_i_2__2_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.264 r  digest3/b_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.264    digest3/b_reg[11]_i_2__2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.381 r  digest3/b_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.381    digest3/b_reg[15]_i_2__2_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.498 r  digest3/b_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.498    digest3/b_reg[19]_i_2__2_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  digest3/b_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.615    digest3/b_reg[23]_i_2__2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.732 r  digest3/b_reg[27]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.732    digest3/b_reg[27]_i_2__2_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.047 r  digest3/b_reg[31]_i_4__2/O[3]
                         net (fo=1, routed)           0.658    13.706    digest3/data1[31]
    SLICE_X11Y21         LUT3 (Prop_lut3_I2_O)        0.335    14.041 r  digest3/b[31]_i_2__2/O
                         net (fo=1, routed)           0.000    14.041    digest3/b[31]
    SLICE_X11Y21         FDRE                                         r  digest3/b_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.442    14.814    digest3/CLK
    SLICE_X11Y21         FDRE                                         r  digest3/b_reg[31]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.075    15.112    digest3/b_reg[31]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.041    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 digest9/c_lr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest9/b_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 4.197ns (47.144%)  route 4.706ns (52.856%))
  Logic Levels:           15  (CARRY4=9 LUT1=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.610     5.161    digest9/CLK
    SLICE_X59Y79         FDRE                                         r  digest9/c_lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.617 f  digest9/c_lr_reg[0]/Q
                         net (fo=48, routed)          0.602     6.219    digest9/c_lr[0]
    SLICE_X60Y79         LUT1 (Prop_lut1_I0_O)        0.150     6.369 r  digest9/b[31]_i_37__8/O
                         net (fo=1, routed)           0.475     6.845    digest9/b[31]_i_37__8_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.808     7.653 r  digest9/b_reg[31]_i_26__8/O[2]
                         net (fo=44, routed)          0.926     8.578    digest9/b3[3]
    SLICE_X61Y72         LUT6 (Prop_lut6_I2_O)        0.302     8.880 f  digest9/b[3]_i_19__8/O
                         net (fo=2, routed)           0.970     9.851    digest9/b[3]_i_19__8_n_0
    SLICE_X64Y70         LUT3 (Prop_lut3_I2_O)        0.148     9.999 f  digest9/b[7]_i_19__8/O
                         net (fo=2, routed)           0.484    10.482    digest9/b[7]_i_19__8_n_0
    SLICE_X64Y70         LUT4 (Prop_lut4_I3_O)        0.328    10.810 r  digest9/b[3]_i_9__8/O
                         net (fo=2, routed)           0.579    11.389    digest9/b[3]_i_9__8_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I4_O)        0.124    11.513 r  digest9/b[3]_i_5__8/O
                         net (fo=1, routed)           0.000    11.513    digest9/b[3]_i_5__8_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.063 r  digest9/b_reg[3]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    12.063    digest9/b_reg[3]_i_2__8_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.177 r  digest9/b_reg[7]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    12.177    digest9/b_reg[7]_i_2__8_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.291 r  digest9/b_reg[11]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    12.291    digest9/b_reg[11]_i_2__8_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.405 r  digest9/b_reg[15]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    12.405    digest9/b_reg[15]_i_2__8_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.519 r  digest9/b_reg[19]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    12.519    digest9/b_reg[19]_i_2__8_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.633 r  digest9/b_reg[23]_i_2__8/CO[3]
                         net (fo=1, routed)           0.009    12.642    digest9/b_reg[23]_i_2__8_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.756 r  digest9/b_reg[27]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    12.756    digest9/b_reg[27]_i_2__8_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.069 r  digest9/b_reg[31]_i_4__8/O[3]
                         net (fo=1, routed)           0.661    13.730    digest9/data1[31]
    SLICE_X63Y76         LUT3 (Prop_lut3_I2_O)        0.334    14.064 r  digest9/b[31]_i_2__8/O
                         net (fo=1, routed)           0.000    14.064    digest9/b[31]
    SLICE_X63Y76         FDRE                                         r  digest9/b_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.491    14.862    digest9/CLK
    SLICE_X63Y76         FDRE                                         r  digest9/b_reg[31]/C
                         clock pessimism              0.259    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.075    15.161    digest9/b_reg[31]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 digest8/c_lr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest8/b_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 3.632ns (41.212%)  route 5.181ns (58.788%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.534     5.085    digest8/CLK
    SLICE_X38Y72         FDRE                                         r  digest8/c_lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  digest8/c_lr_reg[0]/Q
                         net (fo=48, routed)          0.776     6.380    digest8/c_lr[0]
    SLICE_X34Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.504 r  digest8/b[31]_i_37__7/O
                         net (fo=1, routed)           0.483     6.987    digest8/b[31]_i_37__7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     7.571 r  digest8/b_reg[31]_i_26__7/O[2]
                         net (fo=44, routed)          0.981     8.552    digest8/b3[3]
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.302     8.854 f  digest8/b[3]_i_17__7/O
                         net (fo=2, routed)           0.823     9.677    digest8/b[3]_i_17__7_n_0
    SLICE_X38Y69         LUT3 (Prop_lut3_I2_O)        0.148     9.825 f  digest8/b[7]_i_18__7/O
                         net (fo=2, routed)           0.732    10.557    digest8/b[7]_i_18__7_n_0
    SLICE_X34Y67         LUT4 (Prop_lut4_I3_O)        0.328    10.885 r  digest8/b[3]_i_7__3/O
                         net (fo=2, routed)           0.571    11.456    digest8/b[3]_i_7__3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.124    11.580 r  digest8/b[3]_i_3__7/O
                         net (fo=1, routed)           0.000    11.580    digest8/b[3]_i_3__7_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.981 r  digest8/b_reg[3]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000    11.981    digest8/b_reg[3]_i_2__7_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.095 r  digest8/b_reg[7]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000    12.095    digest8/b_reg[7]_i_2__7_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.209 r  digest8/b_reg[11]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000    12.209    digest8/b_reg[11]_i_2__7_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.323 r  digest8/b_reg[15]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000    12.323    digest8/b_reg[15]_i_2__7_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.437 r  digest8/b_reg[19]_i_2__7/CO[3]
                         net (fo=1, routed)           0.000    12.437    digest8/b_reg[19]_i_2__7_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.750 r  digest8/b_reg[23]_i_2__7/O[3]
                         net (fo=1, routed)           0.814    13.564    digest8/data1[23]
    SLICE_X29Y72         LUT3 (Prop_lut3_I2_O)        0.334    13.898 r  digest8/b[23]_i_1__7/O
                         net (fo=1, routed)           0.000    13.898    digest8/b[23]
    SLICE_X29Y72         FDRE                                         r  digest8/b_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.420    14.791    digest8/CLK
    SLICE_X29Y72         FDRE                                         r  digest8/b_reg[23]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)        0.075    15.019    digest8/b_reg[23]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 digest4/c_lr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest4/b_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.920ns  (logic 4.006ns (44.913%)  route 4.914ns (55.087%))
  Logic Levels:           15  (CARRY4=9 LUT1=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.571     5.123    digest4/CLK
    SLICE_X57Y9          FDRE                                         r  digest4/c_lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.456     5.579 f  digest4/c_lr_reg[0]/Q
                         net (fo=48, routed)          1.000     6.579    digest4/c_lr[0]
    SLICE_X63Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.703 r  digest4/b[31]_i_37__3/O
                         net (fo=1, routed)           0.470     7.173    digest4/b[31]_i_37__3_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.815 r  digest4/b_reg[31]_i_26__3/O[3]
                         net (fo=44, routed)          0.734     8.549    digest4/b3[4]
    SLICE_X64Y12         LUT6 (Prop_lut6_I4_O)        0.306     8.855 f  digest4/b[7]_i_17__3/O
                         net (fo=3, routed)           1.026     9.880    digest4/b[7]_i_17__3_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.148    10.028 f  digest4/b[3]_i_15__3/O
                         net (fo=2, routed)           0.470    10.498    digest4/b[3]_i_15__3_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.328    10.826 r  digest4/b[3]_i_9__3/O
                         net (fo=2, routed)           0.491    11.317    digest4/b[3]_i_9__3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I4_O)        0.124    11.441 r  digest4/b[3]_i_5__3/O
                         net (fo=1, routed)           0.000    11.441    digest4/b[3]_i_5__3_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.991 r  digest4/b_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    11.991    digest4/b_reg[3]_i_2__3_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  digest4/b_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    12.105    digest4/b_reg[7]_i_2__3_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  digest4/b_reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    12.219    digest4/b_reg[11]_i_2__3_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  digest4/b_reg[15]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    12.333    digest4/b_reg[15]_i_2__3_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  digest4/b_reg[19]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    12.447    digest4/b_reg[19]_i_2__3_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  digest4/b_reg[23]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    12.561    digest4/b_reg[23]_i_2__3_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.675 r  digest4/b_reg[27]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    12.675    digest4/b_reg[27]_i_2__3_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.988 r  digest4/b_reg[31]_i_4__3/O[3]
                         net (fo=1, routed)           0.723    13.711    digest4/data1[31]
    SLICE_X62Y16         LUT3 (Prop_lut3_I2_O)        0.331    14.042 r  digest4/b[31]_i_2__3/O
                         net (fo=1, routed)           0.000    14.042    digest4/b[31]
    SLICE_X62Y16         FDRE                                         r  digest4/b_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.515    14.887    digest4/CLK
    SLICE_X62Y16         FDRE                                         r  digest4/b_reg[31]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y16         FDRE (Setup_fdre_C_D)        0.075    15.185    digest4/b_reg[31]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 digest3/c_lr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest3/b_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 3.840ns (43.434%)  route 5.001ns (56.566%))
  Logic Levels:           15  (CARRY4=9 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.566     5.118    digest3/CLK
    SLICE_X15Y13         FDRE                                         r  digest3/c_lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  digest3/c_lr_reg[0]/Q
                         net (fo=48, routed)          0.799     6.373    digest3/c_lr[0]
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.497 r  digest3/b[31]_i_37__2/O
                         net (fo=1, routed)           0.612     7.108    digest3/b[31]_i_37__2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     7.710 r  digest3/b_reg[31]_i_26__2/O[2]
                         net (fo=44, routed)          0.877     8.587    digest3/b3[3]
    SLICE_X13Y18         LUT6 (Prop_lut6_I2_O)        0.301     8.888 f  digest3/b[7]_i_17__2/O
                         net (fo=3, routed)           0.964     9.853    digest3/b[7]_i_17__2_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.152    10.005 f  digest3/b[3]_i_15__2/O
                         net (fo=2, routed)           0.623    10.628    digest3/b[3]_i_15__2_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.332    10.960 r  digest3/b[3]_i_13__2/O
                         net (fo=1, routed)           0.434    11.393    digest3/b[3]_i_13__2_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    11.517 r  digest3/b[3]_i_6__2/O
                         net (fo=1, routed)           0.000    11.517    digest3/b[3]_i_6__2_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.030 r  digest3/b_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.030    digest3/b_reg[3]_i_2__2_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  digest3/b_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.147    digest3/b_reg[7]_i_2__2_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.264 r  digest3/b_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.264    digest3/b_reg[11]_i_2__2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.381 r  digest3/b_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.381    digest3/b_reg[15]_i_2__2_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.498 r  digest3/b_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.498    digest3/b_reg[19]_i_2__2_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  digest3/b_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.615    digest3/b_reg[23]_i_2__2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.732 r  digest3/b_reg[27]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.732    digest3/b_reg[27]_i_2__2_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.971 r  digest3/b_reg[31]_i_4__2/O[2]
                         net (fo=1, routed)           0.693    13.664    digest3/data1[30]
    SLICE_X11Y21         LUT3 (Prop_lut3_I2_O)        0.295    13.959 r  digest3/b[30]_i_1__2/O
                         net (fo=1, routed)           0.000    13.959    digest3/b[30]
    SLICE_X11Y21         FDRE                                         r  digest3/b_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.442    14.814    digest3/CLK
    SLICE_X11Y21         FDRE                                         r  digest3/b_reg[30]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.075    15.112    digest3/b_reg[30]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 digest3/c_lr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest3/b_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.775ns  (logic 3.820ns (43.533%)  route 4.955ns (56.467%))
  Logic Levels:           15  (CARRY4=9 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.566     5.118    digest3/CLK
    SLICE_X15Y13         FDRE                                         r  digest3/c_lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  digest3/c_lr_reg[0]/Q
                         net (fo=48, routed)          0.799     6.373    digest3/c_lr[0]
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.497 r  digest3/b[31]_i_37__2/O
                         net (fo=1, routed)           0.612     7.108    digest3/b[31]_i_37__2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     7.710 r  digest3/b_reg[31]_i_26__2/O[2]
                         net (fo=44, routed)          0.877     8.587    digest3/b3[3]
    SLICE_X13Y18         LUT6 (Prop_lut6_I2_O)        0.301     8.888 f  digest3/b[7]_i_17__2/O
                         net (fo=3, routed)           0.964     9.853    digest3/b[7]_i_17__2_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.152    10.005 f  digest3/b[3]_i_15__2/O
                         net (fo=2, routed)           0.623    10.628    digest3/b[3]_i_15__2_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.332    10.960 r  digest3/b[3]_i_13__2/O
                         net (fo=1, routed)           0.434    11.393    digest3/b[3]_i_13__2_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    11.517 r  digest3/b[3]_i_6__2/O
                         net (fo=1, routed)           0.000    11.517    digest3/b[3]_i_6__2_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.030 r  digest3/b_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.030    digest3/b_reg[3]_i_2__2_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  digest3/b_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.147    digest3/b_reg[7]_i_2__2_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.264 r  digest3/b_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.264    digest3/b_reg[11]_i_2__2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.381 r  digest3/b_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.381    digest3/b_reg[15]_i_2__2_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.498 r  digest3/b_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.498    digest3/b_reg[19]_i_2__2_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  digest3/b_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.615    digest3/b_reg[23]_i_2__2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.732 r  digest3/b_reg[27]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.732    digest3/b_reg[27]_i_2__2_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.951 r  digest3/b_reg[31]_i_4__2/O[0]
                         net (fo=1, routed)           0.647    13.598    digest3/data1[28]
    SLICE_X11Y21         LUT3 (Prop_lut3_I2_O)        0.295    13.893 r  digest3/b[28]_i_1__2/O
                         net (fo=1, routed)           0.000    13.893    digest3/b[28]
    SLICE_X11Y21         FDRE                                         r  digest3/b_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.442    14.814    digest3/CLK
    SLICE_X11Y21         FDRE                                         r  digest3/b_reg[28]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.029    15.066    digest3/b_reg[28]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -13.893    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 digest3/c_lr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest3/b_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 3.839ns (43.596%)  route 4.967ns (56.404%))
  Logic Levels:           14  (CARRY4=8 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.566     5.118    digest3/CLK
    SLICE_X15Y13         FDRE                                         r  digest3/c_lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  digest3/c_lr_reg[0]/Q
                         net (fo=48, routed)          0.799     6.373    digest3/c_lr[0]
    SLICE_X9Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.497 r  digest3/b[31]_i_37__2/O
                         net (fo=1, routed)           0.612     7.108    digest3/b[31]_i_37__2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     7.710 r  digest3/b_reg[31]_i_26__2/O[2]
                         net (fo=44, routed)          0.877     8.587    digest3/b3[3]
    SLICE_X13Y18         LUT6 (Prop_lut6_I2_O)        0.301     8.888 f  digest3/b[7]_i_17__2/O
                         net (fo=3, routed)           0.964     9.853    digest3/b[7]_i_17__2_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.152    10.005 f  digest3/b[3]_i_15__2/O
                         net (fo=2, routed)           0.623    10.628    digest3/b[3]_i_15__2_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.332    10.960 r  digest3/b[3]_i_13__2/O
                         net (fo=1, routed)           0.434    11.393    digest3/b[3]_i_13__2_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    11.517 r  digest3/b[3]_i_6__2/O
                         net (fo=1, routed)           0.000    11.517    digest3/b[3]_i_6__2_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.030 r  digest3/b_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.030    digest3/b_reg[3]_i_2__2_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  digest3/b_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.147    digest3/b_reg[7]_i_2__2_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.264 r  digest3/b_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.264    digest3/b_reg[11]_i_2__2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.381 r  digest3/b_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.381    digest3/b_reg[15]_i_2__2_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.498 r  digest3/b_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.498    digest3/b_reg[19]_i_2__2_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  digest3/b_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.615    digest3/b_reg[23]_i_2__2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.930 r  digest3/b_reg[27]_i_2__2/O[3]
                         net (fo=1, routed)           0.658    13.589    digest3/data1[27]
    SLICE_X11Y20         LUT3 (Prop_lut3_I2_O)        0.335    13.924 r  digest3/b[27]_i_1__2/O
                         net (fo=1, routed)           0.000    13.924    digest3/b[27]
    SLICE_X11Y20         FDRE                                         r  digest3/b_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.443    14.815    digest3/CLK
    SLICE_X11Y20         FDRE                                         r  digest3/b_reg[27]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.075    15.113    digest3/b_reg[27]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -13.924    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 digest4/c_lr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest4/b_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.871ns  (logic 3.895ns (43.906%)  route 4.976ns (56.094%))
  Logic Levels:           14  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.571     5.123    digest4/CLK
    SLICE_X57Y9          FDRE                                         r  digest4/c_lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.456     5.579 f  digest4/c_lr_reg[0]/Q
                         net (fo=48, routed)          1.000     6.579    digest4/c_lr[0]
    SLICE_X63Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.703 r  digest4/b[31]_i_37__3/O
                         net (fo=1, routed)           0.470     7.173    digest4/b[31]_i_37__3_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.815 r  digest4/b_reg[31]_i_26__3/O[3]
                         net (fo=44, routed)          0.734     8.549    digest4/b3[4]
    SLICE_X64Y12         LUT6 (Prop_lut6_I4_O)        0.306     8.855 f  digest4/b[7]_i_17__3/O
                         net (fo=3, routed)           1.026     9.880    digest4/b[7]_i_17__3_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.148    10.028 f  digest4/b[3]_i_15__3/O
                         net (fo=2, routed)           0.470    10.498    digest4/b[3]_i_15__3_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.328    10.826 r  digest4/b[3]_i_9__3/O
                         net (fo=2, routed)           0.491    11.317    digest4/b[3]_i_9__3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I4_O)        0.124    11.441 r  digest4/b[3]_i_5__3/O
                         net (fo=1, routed)           0.000    11.441    digest4/b[3]_i_5__3_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.991 r  digest4/b_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    11.991    digest4/b_reg[3]_i_2__3_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  digest4/b_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    12.105    digest4/b_reg[7]_i_2__3_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  digest4/b_reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    12.219    digest4/b_reg[11]_i_2__3_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  digest4/b_reg[15]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    12.333    digest4/b_reg[15]_i_2__3_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  digest4/b_reg[19]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    12.447    digest4/b_reg[19]_i_2__3_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  digest4/b_reg[23]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    12.561    digest4/b_reg[23]_i_2__3_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.874 r  digest4/b_reg[27]_i_2__3/O[3]
                         net (fo=1, routed)           0.786    13.660    digest4/data1[27]
    SLICE_X62Y16         LUT3 (Prop_lut3_I2_O)        0.334    13.994 r  digest4/b[27]_i_1__3/O
                         net (fo=1, routed)           0.000    13.994    digest4/b[27]
    SLICE_X62Y16         FDRE                                         r  digest4/b_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        1.515    14.887    digest4/CLK
    SLICE_X62Y16         FDRE                                         r  digest4/b_reg[27]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y16         FDRE (Setup_fdre_C_D)        0.075    15.185    digest4/b_reg[27]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -13.994    
  -------------------------------------------------------------------
                         slack                                  1.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 digest3/msg_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest3/w_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.613%)  route 0.215ns (60.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.555     1.468    digest3/CLK
    SLICE_X36Y27         FDRE                                         r  digest3/msg_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  digest3/msg_reg[2][5]/Q
                         net (fo=1, routed)           0.215     1.824    digest3/p_30_in[21]
    SLICE_X33Y26         FDRE                                         r  digest3/w_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.819     1.977    digest3/CLK
    SLICE_X33Y26         FDRE                                         r  digest3/w_reg[0][21]/C
                         clock pessimism             -0.250     1.727    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.070     1.797    digest3/w_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 digest3/msg_reg[7][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest3/w_reg[1][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.083%)  route 0.184ns (58.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.555     1.468    digest3/CLK
    SLICE_X36Y27         FDRE                                         r  digest3/msg_reg[7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  digest3/msg_reg[7][6]/Q
                         net (fo=1, routed)           0.184     1.780    digest3/msg_reg[7]_15[6]
    SLICE_X32Y27         FDRE                                         r  digest3/w_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.821     1.979    digest3/CLK
    SLICE_X32Y27         FDRE                                         r  digest3/w_reg[1][30]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X32Y27         FDRE (Hold_fdre_C_D)         0.022     1.751    digest3/w_reg[1][30]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 digest3/msg_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest3/w_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.922%)  route 0.212ns (60.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.555     1.468    digest3/CLK
    SLICE_X36Y22         FDRE                                         r  digest3/msg_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  digest3/msg_reg[4][7]/Q
                         net (fo=1, routed)           0.212     1.822    digest3/msg_reg[4]_12[7]
    SLICE_X34Y23         FDRE                                         r  digest3/w_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.818     1.976    digest3/CLK
    SLICE_X34Y23         FDRE                                         r  digest3/w_reg[1][7]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X34Y23         FDRE (Hold_fdre_C_D)         0.063     1.789    digest3/w_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 digest0/msg_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest0/w_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.148ns (49.922%)  route 0.148ns (50.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.566     1.479    digest0/CLK
    SLICE_X38Y49         FDRE                                         r  digest0/msg_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.148     1.627 r  digest0/msg_reg[4][5]/Q
                         net (fo=1, routed)           0.148     1.776    digest0/msg_reg[4]_12[5]
    SLICE_X39Y50         FDRE                                         r  digest0/w_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.828     1.987    digest0/CLK
    SLICE_X39Y50         FDRE                                         r  digest0/w_reg[1][5]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.001     1.743    digest0/w_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 digest1/timer_reg[5][5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest1/rowB_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.819%)  route 0.222ns (61.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.562     1.475    digest1/CLK
    SLICE_X35Y10         FDSE                                         r  digest1/timer_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDSE (Prop_fdse_C_Q)         0.141     1.616 r  digest1/timer_reg[5][5]/Q
                         net (fo=4, routed)           0.222     1.839    digest1/timer_reg[5]_18[5]
    SLICE_X38Y9          FDRE                                         r  digest1/rowB_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.833     1.991    digest1/CLK
    SLICE_X38Y9          FDRE                                         r  digest1/rowB_reg[29]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X38Y9          FDRE (Hold_fdre_C_D)         0.063     1.804    digest1/rowB_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 digest0/msg_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest0/w_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.768%)  route 0.175ns (54.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.566     1.479    digest0/CLK
    SLICE_X38Y49         FDRE                                         r  digest0/msg_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.148     1.627 r  digest0/msg_reg[5][3]/Q
                         net (fo=1, routed)           0.175     1.803    digest0/msg_reg[5]_13[3]
    SLICE_X41Y51         FDRE                                         r  digest0/w_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.830     1.988    digest0/CLK
    SLICE_X41Y51         FDRE                                         r  digest0/w_reg[1][11]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.022     1.765    digest0/w_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 digest3/msg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest3/w_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.327%)  route 0.227ns (61.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.555     1.468    digest3/CLK
    SLICE_X36Y27         FDRE                                         r  digest3/msg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  digest3/msg_reg[2][4]/Q
                         net (fo=1, routed)           0.227     1.836    digest3/p_30_in[20]
    SLICE_X33Y25         FDRE                                         r  digest3/w_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.818     1.976    digest3/CLK
    SLICE_X33Y25         FDRE                                         r  digest3/w_reg[0][20]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.070     1.796    digest3/w_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 digest0/h0_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest0/hash_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.494%)  route 0.235ns (62.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.558     1.471    digest0/CLK
    SLICE_X35Y56         FDSE                                         r  digest0/h0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDSE (Prop_fdse_C_Q)         0.141     1.612 r  digest0/h0_reg[16]/Q
                         net (fo=3, routed)           0.235     1.848    digest0/p_26_in[0]
    SLICE_X37Y60         FDRE                                         r  digest0/hash_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.826     1.984    digest0/CLK
    SLICE_X37Y60         FDRE                                         r  digest0/hash_reg[2][0]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.070     1.804    digest0/hash_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 digest3/msg_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest3/w_reg[1][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.398%)  route 0.189ns (59.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.555     1.468    digest3/CLK
    SLICE_X36Y27         FDRE                                         r  digest3/msg_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  digest3/msg_reg[6][6]/Q
                         net (fo=1, routed)           0.189     1.785    digest3/msg_reg[6]_14[6]
    SLICE_X35Y27         FDRE                                         r  digest3/w_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.820     1.978    digest3/CLK
    SLICE_X35Y27         FDRE                                         r  digest3/w_reg[1][22]/C
                         clock pessimism             -0.250     1.728    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.013     1.741    digest3/w_reg[1][22]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 digest0/h0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digest0/a_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.187ns (44.866%)  route 0.230ns (55.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.558     1.471    digest0/CLK
    SLICE_X35Y56         FDRE                                         r  digest0/h0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  digest0/h0_reg[17]/Q
                         net (fo=3, routed)           0.230     1.842    digest0/p_26_in[1]
    SLICE_X36Y56         LUT3 (Prop_lut3_I0_O)        0.046     1.888 r  digest0/a[17]_i_1/O
                         net (fo=1, routed)           0.000     1.888    digest0/a[17]
    SLICE_X36Y56         FDRE                                         r  digest0/a_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9484, routed)        0.827     1.986    digest0/CLK
    SLICE_X36Y56         FDRE                                         r  digest0/a_reg[17]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.107     1.843    digest0/a_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X15Y37    FSM_onehot_P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y39    FSM_onehot_P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y39    FSM_onehot_P_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y39    FSM_onehot_P_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y59    digest1/h0_reg[21]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y59    digest1/h0_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y59    digest1/h0_reg[23]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y60    digest1/h0_reg[24]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y60    digest1/h0_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y29    digest2/i_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y29    digest2/i_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y29    digest2/i_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y60    digest6/h3_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y56    digest6/x_lr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y27    digest2/i_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y20    digest3/c_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y20    digest3/c_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y13    digest3/time_counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y13    digest3/time_counter_reg[21]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X15Y37    FSM_onehot_P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y39    FSM_onehot_P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y39    FSM_onehot_P_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y39    FSM_onehot_P_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y59    digest1/h0_reg[21]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y59    digest1/h0_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y59    digest1/h0_reg[23]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y60    digest1/h0_reg[24]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y60    digest1/h0_reg[25]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y60    digest1/h0_reg[26]/C



