# 计算机组成原理 第十二章作业

1. Both instructions and data are stored in the internal memory, then how CPU can distinguish them?

   CPU 在取指周期内访问内存取得的数据就是指令，会被存放到 IR 中；CPU 在执行周期访问内存取得的数据就是操作数，一般放在 MBR 中。

2. Suppose a pipeline with 5 stages: fetch instruction (FI), decode instruction (DI), execute (EX), memory assess (MA) and write back (WB).

   1. Please draw the spatio-temporal diagram for a sequence of 12 instructions, in which there are no conflicts and no data dependencies.

      ```mermaid
      ---
      displayMode: compact
      ---
      gantt
      title 5 阶段流水线耗时
      dateFormat  m
      axisFormat %M
      section 1
      FI:0,1
      DI:2
      EX:3
      MA:4
      WB:5
      section 2
      FI:1,2
      DI:3
      EX:4
      MA:5
      WB:6
      section 3
      FI:2,3
      DI:4
      EX:5
      MA:6
      WB:7
      section 4
      FI:3,4
      DI:5
      EX:6
      MA:7
      WB:8
      section 5
      FI:4,5
      DI:6
      EX:7
      MA:8
      WB:9
      section 6
      FI:5,6
      DI:7
      EX:8
      MA:9
      WB:10
      section 7
      FI:6,7
      DI:8
      EX:9
      MA:10
      WB:11
      section 8
      FI:7,8
      DI:9
      EX:10
      MA:11
      WB:12
      section 9
      FI:8,9
      DI:10
      EX:11
      MA:12
      WB:13
      section 10
      FI:9,10
      DI:11
      EX:12
      MA:13
      WB:14
      section 11
      FI:10,11
      DI:12
      EX:13
      MA:14
      WB:15
      section 12
      FI:11,12
      DI:13
      EX:14
      MA:15
      WB:16
      ```

   2. Under this situation, what is throughput of this pipeline and the speedup of this pipeline?(Suppose the clock frequency is 100ns)

      吞吐率为流水线单位时间内执行的指令数量。由于流水线共执行了 12 条指令，花费 16 个时钟周期，因此单位时间执行指令：
      $$
      \dfrac{12}{16\times 100 \times 10^{-9}}=7.5\times 10^6
      $$
      单位为指令条数/秒

      加速前，这么多指令需要执行 $12\times 5=60$ 个周期；加速后，总共花费 $5+(12-1)=16$ 个周期完成，因此加速比为：
      $$
      \dfrac{60}{16}=3.75
      $$

3. A pipelined processor has a clock rate of 2.5GHz and executes a program with 1.5 million instrucions. The pipeline has five stages, and instructions are issued at a rate of one per clock cycle. Ignore penalties due to branch instructions and out-of-sequence executions.

   1. What is the speedup of this processor for this program compared to a nonpipelined processor, making the same assumptions used in Section 14.4?

      加速前，$1.5\times 10^6$ 条指令需要 $1.5\times 10^6 \times 5 = 8 \times10^6$ 个时钟周期完成；加速后，$1.5\times 10^6$ 条指令需要 $5+(1.5\times 10^6-1)$ 个时钟周期完成，因此加速比为：
      $$
      \dfrac{1.5\times 10^6\times 5}{5+(1.5\times10^6-1)}\approx 5
      $$

   2. What is throughput of the pipelined processor?

      CPU 按照流水线执行 $1.5\times 10^6$ 条指令需要花费 $5+(1.5\times10^6-1)$ 个时钟周期，而每个时钟周期长度为 $\dfrac{1}{2.5\times 10^9}$ 秒，因此吞吐量为：
      $$
      \dfrac{1.5\times10^6\times2.5\times 10^{9}}{(5+(1.5\times10^6-1))}\approx2.5\times10^{9}
      $$
      即吞吐量约为每秒执行 2.5G 条指令

