[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder3|FullAdder",
    "duplicate":"~Adder3|Adder3/myadder:Adder/FullAdder:FullAdder",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder3|FullAdder_1",
    "duplicate":"~Adder3|Adder3/myadder:Adder/FullAdder_1:FullAdder",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder3|FullAdder_2",
    "duplicate":"~Adder3|Adder3/myadder:Adder/FullAdder_2:FullAdder",
    "index":0.5
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"vout"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder3|Adder3>sum",
    "sources":[
      "~Adder3|Adder3>cin",
      "~Adder3|Adder3>a",
      "~Adder3|Adder3>b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder3|Adder3>cout",
    "sources":[
      "~Adder3|Adder3>a",
      "~Adder3|Adder3>cin",
      "~Adder3|Adder3>b"
    ]
  }
]