/****************************************************************************
*
*                            Open Watcom Project
*
* Copyright (c) 2002-2021 The Open Watcom Contributors. All Rights Reserved.
*    Portions Copyright (c) 1983-2002 Sybase, Inc. All Rights Reserved.
*
*  ========================================================================
*
*    This file contains Original Code and/or Modifications of Original
*    Code as defined in and that are subject to the Sybase Open Watcom
*    Public License version 1.0 (the 'License'). You may not use this file
*    except in compliance with the License. BY USING THIS FILE YOU AGREE TO
*    ALL TERMS AND CONDITIONS OF THE LICENSE. A copy of the License is
*    provided with the Original Code and Modifications, and is also
*    available at www.sybase.com/developer/opensource.
*
*    The Original Code and all software distributed under the License are
*    distributed on an 'AS IS' basis, WITHOUT WARRANTY OF ANY KIND, EITHER
*    EXPRESS OR IMPLIED, AND SYBASE AND ALL CONTRIBUTORS HEREBY DISCLAIM
*    ALL SUCH WARRANTIES, INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF
*    MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT OR
*    NON-INFRINGEMENT. Please see the License for the specific language
*    governing rights and limitations under the License.
*
*  ========================================================================
*
* Description:  Instruction conditions verification for Intel processors.
*
****************************************************************************/


#include "_cgstd.h"
#include "coderep.h"
#include "cfloat.h"
#include "data.h"
#include "rgtbl.h"
#include "fixindex.h"
#include "verify.h"
#include "targetin.h"


//extern  hw_reg_set      Low16Reg( hw_reg_set );
//extern  type_class_def  RegClass(hw_reg_set);


bool    DoVerify( vertype kind, instruction *ins )
/************************************************/
{
    name        *op1 = NULL;
    name        *op2 = NULL;
    name        *result;

    result = ins->result;
    if( ins->num_operands != 0 ) {
        op1 = ins->operands[0];
        if( ins->num_operands != 1 ) {
            op2 = ins->operands[1];
        }
    }
    switch( kind ) {
    case V_80186:
         if( _CPULevel( CPU_186 ) )
            return( true );
         break;
    case V_80386:
         if( _CPULevel( CPU_386 ) )
            return( true );
         break;
    case V_DIFF_TYPES:
        if( op1->n.type_class != result->n.type_class )
            return( true );
        break;
    case V_HIGHEQLOW:
        if( op1->c.const_type != CONS_ABSOLUTE )
            return( false );
        if( !CFIsI32( op1->c.value ) && !CFIsU32( op1->c.value ) )
            return(false);
        if( (op1->c.lo.int_value & 0x0000ffff) == (( op1->c.lo.int_value >> 16 ) & 0x0000ffff) )
            return( true );
        break;
    case V_OP2HIGH_B_ZERO:
        if( op2->c.const_type == CONS_ABSOLUTE && (op2->c.lo.int_value & 0x0000ff00) == 0 )
            return( true );
        break;
    case V_OP2LOW_B_FF:
        if( op2->c.const_type == CONS_ABSOLUTE && (~op2->c.lo.int_value & 0x000000ff) == 0 )
            return( true );
        break;
    case V_OP2LOW_B_ZERO:
        if( op2->c.const_type == CONS_ABSOLUTE && (op2->c.lo.int_value & 0x000000ff) == 0 )
            return( true );
        break;
    case V_OP2LOW_W_FFFF:
        if( op2->c.const_type == CONS_ABSOLUTE && (~op2->c.lo.int_value & 0x0000ffff) == 0 )
            return( true );
        break;
    case V_LSHONE:
        if( !_CPULevel( CPU_286 ) )
            return( false );
        if( ins->head.opcode != OP_LSHIFT )
            return( false );
        return( OtherVerify( V_OP2ONE, ins, op1, op2, result ) );
    case V_OP2TWO_SIZE:
        if( OptForSize <= 50 )
            return( false );
        return( OtherVerify( V_OP2TWO, ins, op1, op2, result ) );
    case V_BYTESHIFT:
        if( ins->head.opcode != OP_LSHIFT && ins->type_class != U4 )
            return( false );
        if( op2->c.const_type != CONS_ABSOLUTE )
            return( false );
        if( op2->c.lo.int_value != 8 )
            return( false );
        if( op1->n.class == N_REGISTER && !HW_CEqual( op1->r.reg, HW_ABCD ) )
            return( false );
        if( result->n.class == N_REGISTER && !HW_CEqual( result->r.reg, HW_ABCD ) )
            return( false );
        return( true );
    case V_CYP2SHIFT:
        if( op2->c.const_type != CONS_ABSOLUTE )
            return( false );
        if( op2->c.lo.int_value != 8 )
            return( false );
        if( _CPULevel( CPU_186 ) )
            return( false );
        if( !HW_COvlap( ins->head.live.regs, HW_AX ) )
            return( true );
        return( false );
    case V_CYP4SHIFT:
        if( op2->c.const_type != CONS_ABSOLUTE )
            return( false );
        if( op2->c.lo.int_value < 16 )
            return( false );
        return( true );
    case V_OP2HIGH_B_FF:
        if( op2->c.const_type == CONS_ABSOLUTE && (op2->c.lo.int_value & 0x0000ff00) == 0x0000ff00 )
            return( true );
        break;
    case V_OP2HIGH_W_FFFF_REG:
        if( op1->n.class == N_REGISTER && HW_Ovlap( op1->r.reg, HW_xBP ) )
            break;
    case V_OP2HIGH_W_FFFF:
        if( op2->c.const_type == CONS_ABSOLUTE && (op2->c.lo.int_value & 0xffff0000) == 0xffff0000 )
            return( true );
        break;
    case V_OP2HIGH_W_ZERO_REG:
        if( op1->n.class == N_REGISTER && HW_Ovlap( op1->r.reg, HW_xBP ) )
            break;
    case V_OP2HIGH_W_ZERO:
        if( op2->c.const_type == CONS_ABSOLUTE && (op2->c.lo.int_value & 0xffff0000) == 0 )
            return( true );
        break;
    case V_OP2LOW_W_ZERO:
        if( op2->c.const_type == CONS_ABSOLUTE && (op2->c.lo.int_value & 0x0000ffff) == 0 )
            return( true );
        break;
    case V_OP2PTR:
        if( op2->n.type_class == PT || op2->n.type_class == CP )
            return( true );
        break;
    case V_LEA_GOOD:
        if( OptForSize > 50 )
            return( false );
        /* fall through */
    case V_LEA:
        if( op2->c.const_type != CONS_ABSOLUTE )
            return( false );
        switch( ins->head.opcode ) {
#if _TARGET & _TARG_80386
        case OP_MUL:
            switch( op2->c.lo.int_value ) {
            case 3:
            case 5:
            case 9:
                return( true );
            }
            break;
        case OP_LSHIFT:
            if( op1 == result && (_CPULevel( CPU_586 ) && !_CPULevel( CPU_686 )) )
                return( false );
            if( OptForSize > 50 )
                return( false );
            switch( op2->c.lo.int_value ) {
            case 1:
            case 2:
            case 3:
                /* If the shift is *not* followed by an add, we're going to
                 * end up with a huge lea instruction which is unlikely to
                 * be any faster. See also GetNextAddConstant() in i86enc32.c.
                 */
                switch( ins->head.next->head.opcode ) {
                case OP_ADD:
                case OP_SUB:
                    if( ins->head.next->operands[0] != ins->result )
                        break;
                    if( ins->head.next->result != ins->result )
                        break;
                    if( ins->head.next->operands[1]->n.class != N_CONSTANT )
                        break;
                    if( ins->head.next->operands[1]->c.const_type != CONS_ABSOLUTE )
                        break;
                    if( ins->head.next->ins_flags & INS_CC_USED )
                        break;
                    return( true );
                default:
                    break;
                }
            }
            break;
#endif
        case OP_ADD:
        case OP_SUB:
            if( OptForSize < 50 && !_CPULevel( CPU_286 ) )
                return( false );
            return( true );
        default:
            break;
        }
        break;
    case V_SIZE:
        if( OptForSize > 50 )
            return( true );
        break;
    case V_DIV_BUG: /* cant do idiv from mem on 80186 (or 8086 for compatibility) */
        if( !_CPULevel( CPU_286 ) && ins->type_class != U1 && ins->type_class != U2 )
            return( true );
        break;
    case V_OP1SP:
        if( HW_CEqual( op1->r.reg, HW_xSP ) )
            return( true );
        break;
    case V_WORDREG_AVAIL:
        if( !HW_COvlap( ins->head.live.regs, HW_AX ) )
            return( true );
        if( !HW_COvlap( ins->head.live.regs, HW_BX ) )
            return( true );
        if( !HW_COvlap( ins->head.live.regs, HW_CX ) )
            return( true );
        if( !HW_COvlap( ins->head.live.regs, HW_DX ) )
            return( true );
        if( !HW_COvlap( ins->head.live.regs, HW_SI ) )
            return( true );
        if( !HW_COvlap( ins->head.live.regs, HW_DI ) )
            return( true );
        break;
    case V_AC_BETTER:
        if( op2->c.const_type != CONS_ABSOLUTE )
            return( true );
        if( op2->c.lo.int_value > 127 )
            return( true );
        if( op2->c.lo.int_value < -128 )
            return( true );
        break;
    case V_OP2POW2_286:
        if( !_CPULevel( CPU_286 ) )
            return( false );
        return( OtherVerify( V_OP2POW2, ins, op1, op2, result ) );
    case V_OP1ADDR:
    case V_OP1LOC:
        if( _IsTargetModel( INDEXED_GLOBALS ) )
            return( false );
        if( op1->n.class == N_MEMORY )
            return( true );
        break;
    case V_RESLOC:
        if( _IsTargetModel( INDEXED_GLOBALS ) )
            return( false );
        if( result->n.class == N_MEMORY )
            return( true );
        break;
    case V_GOOD_CLR:
        if( op1 == result )
            return( true );
        /* Always allow cases like ax<-al which is just a simple mov or xor */
        if( op1->n.class == N_REGISTER
            && RegClass( result->r.reg ) == U2
            && HW_Equal( op1->r.reg, Low16Reg( result->r.reg ) ) ) {
            return( true );
        }
        /* On P6 architecture, 'and' will cause a partial register stall with
         * horrible performance implications. Always use movzx.
         */
        if( !_CPULevel( CPU_486 ) || _CPULevel( CPU_686 ) )
            break;
        if( OptForSize > 50 )
            break;
        if( result->n.class == N_REGISTER ) {
            if( HW_Ovlap( result->r.reg, HW_xBP ) ) {
                break;
            }
        }
        return( true );
    case V_CDQ:
        /* On a Pentium, a MOV/SAR sequence is faster because it pairs while
         * CDQ does not. However, on Pentium Pro CDQ is no slower yet smaller.
         * Therefore, generate CDQ except when optimizing for time and the
         * CPU is 586 (on 386/486, CDQ is always better).
         */
        if( _CPULevel( CPU_686 ) || !_CPULevel( CPU_586 ) )
            return( true );
        if( OptForSize >= 50 )
            return( true );
        break;
    case V_P5_FXCH:
        if( !_CPULevel( CPU_586 ) )
            return( false );
        if( OptForSize <= 50 )
            return( true );
        break;
    case V_CYP_SEX:
        if( !_CPULevel( CPU_586 ) )
            return( false );
        if( OptForSize > 50 )
            return( false );
        op1 = ins->operands[0];
        {
            type_length backup;
            type_length new_off;

            backup = WORD_SIZE - op1->n.size;
            switch( op1->n.class ) {
            case N_TEMP:
                return( true );
            case N_MEMORY:
                new_off = op1->v.offset - backup;
                if( new_off >= 0 )
                    return( true );
                if( ins->num_operands > OpcodeNumOperands( ins ) )
                    return( false );
                return( true );
            case N_INDEXED:
                new_off = op1->i.constant - backup;
                if( new_off >= 0 )
                    return( true );
                if( ins->num_operands > OpcodeNumOperands( ins ) )
                    return( false );
                if( op1->i.base == NULL )
                    return( false );
                return( true );
            default:
                break;
            }
        }
        break;
    case V_NEGATE:
         if( ins->head.opcode == OP_NEGATE )
            return( true );
         break;
    case V_CONSTTEMP:
        {
            opcnt   i;

            for( i = ins->num_operands; i-- > 0; ) {
                op1 = ins->operands[i];
                if( op1->n.class == N_TEMP && (op1->t.temp_flags & CONST_TEMP) ) {
                    return( true );
                }
            }
            return( false );
        }
    case V_SWAP_GOOD_386:
        if( !_CPULevel( CPU_386 ) )
            return( false );
        return( OtherVerify( V_SWAP_GOOD, ins, op1, op2, result ) );
    case V_INTCOMP:
        if( ins->result != NULL && ins->type_class != FS )
            return( false );
        if( ins->head.opcode == OP_CMP_EQUAL )
            return( true );
        if( ins->head.opcode == OP_CMP_NOT_EQUAL )
            return( true );
#if _TARGET & _TARG_80386
        // rINTCOMP reductions for 16-bit need work to handle < and >
        // comparisons - not worth it for now - BBB Apr 24, 1995
        if( ins->type_class != FS )
            return( false );
        if( ins->operands[1]->n.class == N_CONSTANT &&
            ins->operands[1]->c.const_type == CONS_ABSOLUTE &&
            CFTest( ins->operands[1]->c.value ) > 0 )
            return( true );
#endif
        return( false );
    default:
        return( OtherVerify( kind, ins, op1, op2, result ) );
    }
    return( false );
}
