
Verilog design of a cyclic computation unit.

