# do Lab04_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/bin2hex.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:11 on Apr 04,2023
# vcom -reportprogress 300 -93 -work work /home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/bin2hex.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bin2hex
# -- Compiling architecture LogicFunction2 of bin2hex
# End time: 14:09:11 on Apr 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:11 on Apr 04,2023
# vcom -reportprogress 300 -93 -work work /home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# End time: 14:09:11 on Apr 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:11 on Apr 04,2023
# vcom -reportprogress 300 -93 -work work /home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ripple_carry
# -- Compiling architecture rtl of ripple_carry
# -- Loading entity full_adder
# End time: 14:09:11 on Apr 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry_board.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:11 on Apr 04,2023
# vcom -reportprogress 300 -93 -work work /home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry_board.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ripple_carry_board
# -- Compiling architecture rtl of ripple_carry_board
# -- Loading entity ripple_carry
# ** Error: /home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry_board.vhd(23): (vcom-1436) Actual expression (infix expression) of formal "x" is not globally static.
# ** Error: /home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry_board.vhd(24): (vcom-1436) Actual expression (infix expression) of formal "y" is not globally static.
# -- Loading entity bin2hex
# ** Error: /home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry_board.vhd(30): (vcom-1436) Actual expression (infix expression) of formal "bin" is not globally static.
# ** Error: /home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry_board.vhd(34): (vcom-1436) Actual expression (infix expression) of formal "bin" is not globally static.
# ** Error: /home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry_board.vhd(41): VHDL Compiler exiting
# End time: 14:09:11 on Apr 04,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /opt/altera/17.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./Lab04_run_msim_rtl_vhdl.do line 11
# /opt/altera/17.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry_board.vhd}"
vsim work.ripple_carry_board
# vsim work.ripple_carry_board 
# Start time: 14:09:18 on Apr 04,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/simulation/modelsim/rtl_work.ripple_carry_board' has no architecture.
# Error loading design
# End time: 14:09:18 on Apr 04,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.ripple_carry_board
# vsim work.ripple_carry_board 
# Start time: 14:12:38 on Apr 04,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/simulation/modelsim/rtl_work.ripple_carry_board' has no architecture.
# Error loading design
# End time: 14:12:38 on Apr 04,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
