
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 10)  (251 539)  (251 539)  routing T_5_33.span4_vert_35 <X> T_5_33.lc_trk_g1_3
 (6 10)  (252 539)  (252 539)  routing T_5_33.span4_vert_35 <X> T_5_33.lc_trk_g1_3
 (7 10)  (253 539)  (253 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_35 lc_trk_g1_3
 (8 10)  (254 539)  (254 539)  routing T_5_33.span4_vert_35 <X> T_5_33.lc_trk_g1_3


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (4 4)  (358 532)  (358 532)  routing T_7_33.span4_vert_4 <X> T_7_33.lc_trk_g0_4
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g0_4 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (6 5)  (360 533)  (360 533)  routing T_7_33.span4_vert_4 <X> T_7_33.lc_trk_g0_4
 (7 5)  (361 533)  (361 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_4 lc_trk_g0_4
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 1)  (401 529)  (401 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (413 541)  (413 541)  routing T_8_33.span4_vert_20 <X> T_8_33.lc_trk_g1_4
 (6 13)  (414 541)  (414 541)  routing T_8_33.span4_vert_20 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 8)  (550 536)  (550 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 10)  (569 539)  (569 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0

 (13 13)  (743 541)  (743 541)  routing T_14_33.span4_vert_19 <X> T_14_33.span4_horz_r_3
 (14 13)  (744 541)  (744 541)  routing T_14_33.span4_vert_19 <X> T_14_33.span4_horz_r_3


IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_0 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (6 6)  (834 535)  (834 535)  routing T_16_33.span12_vert_15 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2
 (4 8)  (832 536)  (832 536)  routing T_16_33.span12_vert_0 <X> T_16_33.lc_trk_g1_0
 (4 9)  (832 537)  (832 537)  routing T_16_33.span12_vert_0 <X> T_16_33.lc_trk_g1_0
 (5 9)  (833 537)  (833 537)  routing T_16_33.span12_vert_0 <X> T_16_33.lc_trk_g1_0
 (7 9)  (835 537)  (835 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (5 14)  (891 543)  (891 543)  routing T_17_33.span4_horz_r_15 <X> T_17_33.lc_trk_g1_7
 (7 14)  (893 543)  (893 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (894 543)  (894 543)  routing T_17_33.span4_horz_r_15 <X> T_17_33.lc_trk_g1_7
 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (4 8)  (998 536)  (998 536)  routing T_19_33.span4_vert_40 <X> T_19_33.lc_trk_g1_0
 (4 9)  (998 537)  (998 537)  routing T_19_33.span4_vert_40 <X> T_19_33.lc_trk_g1_0
 (5 9)  (999 537)  (999 537)  routing T_19_33.span4_vert_40 <X> T_19_33.lc_trk_g1_0
 (6 9)  (1000 537)  (1000 537)  routing T_19_33.span4_vert_40 <X> T_19_33.lc_trk_g1_0
 (7 9)  (1001 537)  (1001 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_40 lc_trk_g1_0
 (12 10)  (1016 539)  (1016 539)  routing T_19_33.lc_trk_g1_0 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (6 0)  (1054 528)  (1054 528)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g0_1
 (7 0)  (1055 528)  (1055 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1056 528)  (1056 528)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g0_1
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (8 1)  (1056 529)  (1056 529)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g0_1
 (4 2)  (1052 531)  (1052 531)  routing T_20_33.span4_vert_10 <X> T_20_33.lc_trk_g0_2
 (4 3)  (1052 530)  (1052 530)  routing T_20_33.span4_vert_10 <X> T_20_33.lc_trk_g0_2
 (6 3)  (1054 530)  (1054 530)  routing T_20_33.span4_vert_10 <X> T_20_33.lc_trk_g0_2
 (7 3)  (1055 530)  (1055 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_2 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (13 3)  (1179 530)  (1179 530)  routing T_22_33.span4_vert_7 <X> T_22_33.span4_horz_r_1
 (14 3)  (1180 530)  (1180 530)  routing T_22_33.span4_vert_7 <X> T_22_33.span4_horz_r_1
 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0

 (13 13)  (1287 541)  (1287 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3
 (14 13)  (1288 541)  (1288 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_5 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g1_5 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 12)  (1323 540)  (1323 540)  routing T_25_33.span4_horz_r_13 <X> T_25_33.lc_trk_g1_5
 (7 12)  (1325 540)  (1325 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1326 540)  (1326 540)  routing T_25_33.span4_horz_r_13 <X> T_25_33.lc_trk_g1_5


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (5 10)  (1365 539)  (1365 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (7 10)  (1367 539)  (1367 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1368 539)  (1368 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (4 14)  (1364 543)  (1364 543)  routing T_26_33.span4_vert_14 <X> T_26_33.lc_trk_g1_6
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit
 (4 15)  (1364 542)  (1364 542)  routing T_26_33.span4_vert_14 <X> T_26_33.lc_trk_g1_6
 (6 15)  (1366 542)  (1366 542)  routing T_26_33.span4_vert_14 <X> T_26_33.lc_trk_g1_6
 (7 15)  (1367 542)  (1367 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_14 lc_trk_g1_6


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (13 3)  (1437 530)  (1437 530)  routing T_27_33.span4_vert_31 <X> T_27_33.span4_horz_r_1
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 14)  (1419 543)  (1419 543)  routing T_27_33.span4_vert_23 <X> T_27_33.lc_trk_g1_7
 (6 14)  (1420 543)  (1420 543)  routing T_27_33.span4_vert_23 <X> T_27_33.lc_trk_g1_7
 (7 14)  (1421 543)  (1421 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_23 lc_trk_g1_7


IO_Tile_28_33

 (6 0)  (1474 528)  (1474 528)  routing T_28_33.span4_vert_9 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1476 528)  (1476 528)  routing T_28_33.span4_vert_9 <X> T_28_33.lc_trk_g0_1
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (8 1)  (1476 529)  (1476 529)  routing T_28_33.span4_vert_9 <X> T_28_33.lc_trk_g0_1
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g0_4 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (4 5)  (1526 533)  (1526 533)  routing T_29_33.span4_vert_28 <X> T_29_33.lc_trk_g0_4
 (5 5)  (1527 533)  (1527 533)  routing T_29_33.span4_vert_28 <X> T_29_33.lc_trk_g0_4
 (6 5)  (1528 533)  (1528 533)  routing T_29_33.span4_vert_28 <X> T_29_33.lc_trk_g0_4
 (7 5)  (1529 533)  (1529 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_28 lc_trk_g0_4
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1526 540)  (1526 540)  routing T_29_33.span4_horz_r_12 <X> T_29_33.lc_trk_g1_4
 (5 13)  (1527 541)  (1527 541)  routing T_29_33.span4_horz_r_12 <X> T_29_33.lc_trk_g1_4
 (7 13)  (1529 541)  (1529 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (11 0)  (1597 528)  (1597 528)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_l_12
 (12 0)  (1598 528)  (1598 528)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_l_12
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (13 1)  (1599 529)  (1599 529)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_r_0
 (14 1)  (1600 529)  (1600 529)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_r_0
 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (5 4)  (1581 532)  (1581 532)  routing T_30_33.span4_horz_r_13 <X> T_30_33.lc_trk_g0_5
 (7 4)  (1583 532)  (1583 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1584 532)  (1584 532)  routing T_30_33.span4_horz_r_13 <X> T_30_33.lc_trk_g0_5
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g0_5 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (5 4)  (1635 532)  (1635 532)  routing T_31_33.span4_vert_21 <X> T_31_33.lc_trk_g0_5
 (6 4)  (1636 532)  (1636 532)  routing T_31_33.span4_vert_21 <X> T_31_33.lc_trk_g0_5
 (7 4)  (1637 532)  (1637 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_21 lc_trk_g0_5
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g0_4 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (4 5)  (1634 533)  (1634 533)  routing T_31_33.span4_horz_r_4 <X> T_31_33.lc_trk_g0_4
 (5 5)  (1635 533)  (1635 533)  routing T_31_33.span4_horz_r_4 <X> T_31_33.lc_trk_g0_4
 (7 5)  (1637 533)  (1637 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_5 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_19_32

 (11 6)  (993 518)  (993 518)  routing T_19_32.sp4_v_b_2 <X> T_19_32.sp4_v_t_40
 (12 7)  (994 519)  (994 519)  routing T_19_32.sp4_v_b_2 <X> T_19_32.sp4_v_t_40


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_5_31

 (13 14)  (247 510)  (247 510)  routing T_5_31.sp4_v_b_11 <X> T_5_31.sp4_v_t_46


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


LogicTile_11_31

 (3 0)  (549 496)  (549 496)  routing T_11_31.sp12_v_t_23 <X> T_11_31.sp12_v_b_0


LogicTile_16_31

 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (3 5)  (819 501)  (819 501)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0


LogicTile_26_31

 (2 12)  (1350 508)  (1350 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_27_31

 (9 11)  (1411 507)  (1411 507)  routing T_27_31.sp4_v_b_11 <X> T_27_31.sp4_v_t_42
 (10 11)  (1412 507)  (1412 507)  routing T_27_31.sp4_v_b_11 <X> T_27_31.sp4_v_t_42


LogicTile_29_31

 (10 7)  (1520 503)  (1520 503)  routing T_29_31.sp4_h_l_46 <X> T_29_31.sp4_v_t_41


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_3 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_3 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 506)  (1731 506)  routing T_33_31.span4_vert_b_3 <X> T_33_31.lc_trk_g1_3
 (7 10)  (1733 506)  (1733 506)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_3 lc_trk_g1_3
 (8 11)  (1734 507)  (1734 507)  routing T_33_31.span4_vert_b_3 <X> T_33_31.lc_trk_g1_3


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 5)  (75 485)  (75 485)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_h_r_0


LogicTile_6_30

 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0


RAM_Tile_8_30

 (4 14)  (400 494)  (400 494)  routing T_8_30.sp4_h_r_9 <X> T_8_30.sp4_v_t_44
 (5 15)  (401 495)  (401 495)  routing T_8_30.sp4_h_r_9 <X> T_8_30.sp4_v_t_44


LogicTile_9_30

 (2 8)  (440 488)  (440 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_10_30

 (2 8)  (494 488)  (494 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (494 492)  (494 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0
 (3 5)  (603 485)  (603 485)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_h_r_0
 (3 12)  (603 492)  (603 492)  routing T_12_30.sp12_v_b_1 <X> T_12_30.sp12_h_r_1
 (3 13)  (603 493)  (603 493)  routing T_12_30.sp12_v_b_1 <X> T_12_30.sp12_h_r_1


LogicTile_13_30

 (3 3)  (657 483)  (657 483)  routing T_13_30.sp12_v_b_0 <X> T_13_30.sp12_h_l_23
 (4 12)  (658 492)  (658 492)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_9
 (13 12)  (667 492)  (667 492)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_11
 (5 13)  (659 493)  (659 493)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_9
 (12 13)  (666 493)  (666 493)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_11


LogicTile_14_30

 (4 10)  (712 490)  (712 490)  routing T_14_30.sp4_v_b_6 <X> T_14_30.sp4_v_t_43


LogicTile_16_30

 (2 0)  (818 480)  (818 480)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 0)  (819 480)  (819 480)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (2 12)  (818 492)  (818 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_18_30

 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_l_23 <X> T_18_30.sp12_v_b_0


LogicTile_19_30

 (13 4)  (995 484)  (995 484)  routing T_19_30.sp4_h_l_40 <X> T_19_30.sp4_v_b_5
 (12 5)  (994 485)  (994 485)  routing T_19_30.sp4_h_l_40 <X> T_19_30.sp4_v_b_5
 (13 12)  (995 492)  (995 492)  routing T_19_30.sp4_h_l_46 <X> T_19_30.sp4_v_b_11
 (12 13)  (994 493)  (994 493)  routing T_19_30.sp4_h_l_46 <X> T_19_30.sp4_v_b_11


LogicTile_20_30

 (3 0)  (1039 480)  (1039 480)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_v_b_0
 (3 1)  (1039 481)  (1039 481)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_v_b_0


LogicTile_23_30

 (2 14)  (1200 494)  (1200 494)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_24_30

 (3 0)  (1255 480)  (1255 480)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (3 1)  (1255 481)  (1255 481)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (4 10)  (1256 490)  (1256 490)  routing T_24_30.sp4_v_b_6 <X> T_24_30.sp4_v_t_43


LogicTile_26_30

 (3 0)  (1351 480)  (1351 480)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_v_b_0
 (3 1)  (1351 481)  (1351 481)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_v_b_0
 (6 6)  (1354 486)  (1354 486)  routing T_26_30.sp4_h_l_47 <X> T_26_30.sp4_v_t_38


LogicTile_27_30

 (12 8)  (1414 488)  (1414 488)  routing T_27_30.sp4_v_b_2 <X> T_27_30.sp4_h_r_8
 (11 9)  (1413 489)  (1413 489)  routing T_27_30.sp4_v_b_2 <X> T_27_30.sp4_h_r_8
 (13 9)  (1415 489)  (1415 489)  routing T_27_30.sp4_v_b_2 <X> T_27_30.sp4_h_r_8
 (9 15)  (1411 495)  (1411 495)  routing T_27_30.sp4_v_b_10 <X> T_27_30.sp4_v_t_47


LogicTile_28_30

 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0


LogicTile_31_30

 (12 11)  (1630 491)  (1630 491)  routing T_31_30.sp4_h_l_45 <X> T_31_30.sp4_v_t_45


LogicTile_32_30

 (3 0)  (1675 480)  (1675 480)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_v_b_0
 (3 1)  (1675 481)  (1675 481)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_v_b_0
 (3 2)  (1675 482)  (1675 482)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23
 (3 3)  (1675 483)  (1675 483)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 481)  (1743 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 489)  (1743 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_7_29

 (8 7)  (350 471)  (350 471)  routing T_7_29.sp4_h_r_4 <X> T_7_29.sp4_v_t_41
 (9 7)  (351 471)  (351 471)  routing T_7_29.sp4_h_r_4 <X> T_7_29.sp4_v_t_41


RAM_Tile_8_29

 (1 3)  (397 467)  (397 467)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_l_9 sp4_h_r_17


LogicTile_13_29

 (3 4)  (657 468)  (657 468)  routing T_13_29.sp12_v_b_0 <X> T_13_29.sp12_h_r_0
 (3 5)  (657 469)  (657 469)  routing T_13_29.sp12_v_b_0 <X> T_13_29.sp12_h_r_0


LogicTile_14_29

 (19 6)  (727 470)  (727 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_15_29

 (3 11)  (765 475)  (765 475)  routing T_15_29.sp12_v_b_1 <X> T_15_29.sp12_h_l_22


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0


LogicTile_20_29

 (6 14)  (1042 478)  (1042 478)  routing T_20_29.sp4_v_b_6 <X> T_20_29.sp4_v_t_44
 (5 15)  (1041 479)  (1041 479)  routing T_20_29.sp4_v_b_6 <X> T_20_29.sp4_v_t_44
 (9 15)  (1045 479)  (1045 479)  routing T_20_29.sp4_v_b_10 <X> T_20_29.sp4_v_t_47


LogicTile_21_29

 (2 8)  (1092 472)  (1092 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_22_29

 (8 11)  (1152 475)  (1152 475)  routing T_22_29.sp4_v_b_4 <X> T_22_29.sp4_v_t_42
 (10 11)  (1154 475)  (1154 475)  routing T_22_29.sp4_v_b_4 <X> T_22_29.sp4_v_t_42


LogicTile_24_29

 (19 6)  (1271 470)  (1271 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (6 13)  (1258 477)  (1258 477)  routing T_24_29.sp4_h_l_44 <X> T_24_29.sp4_h_r_9


LogicTile_28_29

 (5 15)  (1461 479)  (1461 479)  routing T_28_29.sp4_h_l_44 <X> T_28_29.sp4_v_t_44


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (3 1)  (1567 465)  (1567 465)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_h_l_23
 (9 3)  (1573 467)  (1573 467)  routing T_30_29.sp4_v_b_1 <X> T_30_29.sp4_v_t_36


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_4_28

 (3 4)  (183 452)  (183 452)  routing T_4_28.sp12_v_b_0 <X> T_4_28.sp12_h_r_0
 (3 5)  (183 453)  (183 453)  routing T_4_28.sp12_v_b_0 <X> T_4_28.sp12_h_r_0


LogicTile_16_28

 (3 7)  (819 455)  (819 455)  routing T_16_28.sp12_h_l_23 <X> T_16_28.sp12_v_t_23


LogicTile_19_28

 (11 2)  (993 450)  (993 450)  routing T_19_28.sp4_v_b_11 <X> T_19_28.sp4_v_t_39
 (12 3)  (994 451)  (994 451)  routing T_19_28.sp4_v_b_11 <X> T_19_28.sp4_v_t_39


LogicTile_28_28

 (3 0)  (1459 448)  (1459 448)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0
 (3 1)  (1459 449)  (1459 449)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0


LogicTile_30_28

 (19 1)  (1583 449)  (1583 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 450)  (1743 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 433)  (0 433)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (4 5)  (13 437)  (13 437)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g0_4
 (5 5)  (12 437)  (12 437)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g0_4
 (7 5)  (10 437)  (10 437)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (4 8)  (13 440)  (13 440)  routing T_0_27.span4_horz_0 <X> T_0_27.lc_trk_g1_0
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (6 9)  (11 441)  (11 441)  routing T_0_27.span4_horz_0 <X> T_0_27.lc_trk_g1_0
 (7 9)  (10 441)  (10 441)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g0_4 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_0 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_4_27

 (4 3)  (184 435)  (184 435)  routing T_4_27.sp4_v_b_7 <X> T_4_27.sp4_h_l_37


LogicTile_5_27

 (11 14)  (245 446)  (245 446)  routing T_5_27.sp4_h_r_5 <X> T_5_27.sp4_v_t_46
 (13 14)  (247 446)  (247 446)  routing T_5_27.sp4_h_r_5 <X> T_5_27.sp4_v_t_46
 (12 15)  (246 447)  (246 447)  routing T_5_27.sp4_h_r_5 <X> T_5_27.sp4_v_t_46


LogicTile_6_27

 (2 0)  (290 432)  (290 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_12_27

 (3 1)  (603 433)  (603 433)  routing T_12_27.sp12_h_l_23 <X> T_12_27.sp12_v_b_0


LogicTile_14_27

 (3 3)  (711 435)  (711 435)  routing T_14_27.sp12_v_b_0 <X> T_14_27.sp12_h_l_23
 (3 4)  (711 436)  (711 436)  routing T_14_27.sp12_v_b_0 <X> T_14_27.sp12_h_r_0
 (3 5)  (711 437)  (711 437)  routing T_14_27.sp12_v_b_0 <X> T_14_27.sp12_h_r_0


LogicTile_17_27

 (6 8)  (880 440)  (880 440)  routing T_17_27.sp4_h_r_1 <X> T_17_27.sp4_v_b_6


LogicTile_18_27

 (3 0)  (931 432)  (931 432)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (19 13)  (947 445)  (947 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_24_27

 (2 12)  (1254 444)  (1254 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_27_27

 (12 15)  (1414 447)  (1414 447)  routing T_27_27.sp4_h_l_46 <X> T_27_27.sp4_v_t_46


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (11 12)  (1737 444)  (1737 444)  routing T_33_27.span4_vert_b_3 <X> T_33_27.span4_vert_t_15
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_4_26

 (19 7)  (199 423)  (199 423)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_13_26

 (9 9)  (663 425)  (663 425)  routing T_13_26.sp4_v_t_46 <X> T_13_26.sp4_v_b_7
 (10 9)  (664 425)  (664 425)  routing T_13_26.sp4_v_t_46 <X> T_13_26.sp4_v_b_7
 (3 12)  (657 428)  (657 428)  routing T_13_26.sp12_v_b_1 <X> T_13_26.sp12_h_r_1
 (4 12)  (658 428)  (658 428)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_v_b_9
 (5 12)  (659 428)  (659 428)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_h_r_9
 (8 12)  (662 428)  (662 428)  routing T_13_26.sp4_v_b_4 <X> T_13_26.sp4_h_r_10
 (9 12)  (663 428)  (663 428)  routing T_13_26.sp4_v_b_4 <X> T_13_26.sp4_h_r_10
 (10 12)  (664 428)  (664 428)  routing T_13_26.sp4_v_b_4 <X> T_13_26.sp4_h_r_10
 (12 12)  (666 428)  (666 428)  routing T_13_26.sp4_v_t_46 <X> T_13_26.sp4_h_r_11
 (3 13)  (657 429)  (657 429)  routing T_13_26.sp12_v_b_1 <X> T_13_26.sp12_h_r_1


LogicTile_16_26

 (3 4)  (819 420)  (819 420)  routing T_16_26.sp12_v_b_0 <X> T_16_26.sp12_h_r_0
 (3 5)  (819 421)  (819 421)  routing T_16_26.sp12_v_b_0 <X> T_16_26.sp12_h_r_0


LogicTile_17_26

 (5 0)  (879 416)  (879 416)  routing T_17_26.sp4_h_l_44 <X> T_17_26.sp4_h_r_0
 (9 0)  (883 416)  (883 416)  routing T_17_26.sp4_h_l_47 <X> T_17_26.sp4_h_r_1
 (10 0)  (884 416)  (884 416)  routing T_17_26.sp4_h_l_47 <X> T_17_26.sp4_h_r_1
 (12 0)  (886 416)  (886 416)  routing T_17_26.sp4_h_l_46 <X> T_17_26.sp4_h_r_2
 (4 1)  (878 417)  (878 417)  routing T_17_26.sp4_h_l_44 <X> T_17_26.sp4_h_r_0
 (13 1)  (887 417)  (887 417)  routing T_17_26.sp4_h_l_46 <X> T_17_26.sp4_h_r_2


LogicTile_18_26

 (14 2)  (942 418)  (942 418)  routing T_18_26.sp4_h_l_1 <X> T_18_26.lc_trk_g0_4
 (26 2)  (954 418)  (954 418)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 418)  (957 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 418)  (958 418)  routing T_18_26.lc_trk_g0_4 <X> T_18_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 418)  (959 418)  routing T_18_26.lc_trk_g1_7 <X> T_18_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 418)  (960 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 418)  (962 418)  routing T_18_26.lc_trk_g1_7 <X> T_18_26.wire_logic_cluster/lc_1/in_3
 (38 2)  (966 418)  (966 418)  LC_1 Logic Functioning bit
 (43 2)  (971 418)  (971 418)  LC_1 Logic Functioning bit
 (15 3)  (943 419)  (943 419)  routing T_18_26.sp4_h_l_1 <X> T_18_26.lc_trk_g0_4
 (16 3)  (944 419)  (944 419)  routing T_18_26.sp4_h_l_1 <X> T_18_26.lc_trk_g0_4
 (17 3)  (945 419)  (945 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (955 419)  (955 419)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 419)  (956 419)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 419)  (957 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 419)  (959 419)  routing T_18_26.lc_trk_g1_7 <X> T_18_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 419)  (960 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (961 419)  (961 419)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.input_2_1
 (34 3)  (962 419)  (962 419)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.input_2_1
 (38 3)  (966 419)  (966 419)  LC_1 Logic Functioning bit
 (39 3)  (967 419)  (967 419)  LC_1 Logic Functioning bit
 (42 3)  (970 419)  (970 419)  LC_1 Logic Functioning bit
 (43 3)  (971 419)  (971 419)  LC_1 Logic Functioning bit
 (53 3)  (981 419)  (981 419)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 6)  (949 422)  (949 422)  routing T_18_26.sp4_h_l_2 <X> T_18_26.lc_trk_g1_7
 (22 6)  (950 422)  (950 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (951 422)  (951 422)  routing T_18_26.sp4_h_l_2 <X> T_18_26.lc_trk_g1_7
 (24 6)  (952 422)  (952 422)  routing T_18_26.sp4_h_l_2 <X> T_18_26.lc_trk_g1_7
 (16 13)  (944 429)  (944 429)  routing T_18_26.sp12_v_b_8 <X> T_18_26.lc_trk_g3_0
 (17 13)  (945 429)  (945 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (14 15)  (942 431)  (942 431)  routing T_18_26.sp4_r_v_b_44 <X> T_18_26.lc_trk_g3_4
 (17 15)  (945 431)  (945 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_19_26

 (25 0)  (1007 416)  (1007 416)  routing T_19_26.sp4_v_b_10 <X> T_19_26.lc_trk_g0_2
 (22 1)  (1004 417)  (1004 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1005 417)  (1005 417)  routing T_19_26.sp4_v_b_10 <X> T_19_26.lc_trk_g0_2
 (25 1)  (1007 417)  (1007 417)  routing T_19_26.sp4_v_b_10 <X> T_19_26.lc_trk_g0_2
 (11 8)  (993 424)  (993 424)  routing T_19_26.sp4_v_t_40 <X> T_19_26.sp4_v_b_8
 (9 9)  (991 425)  (991 425)  routing T_19_26.sp4_v_t_46 <X> T_19_26.sp4_v_b_7
 (10 9)  (992 425)  (992 425)  routing T_19_26.sp4_v_t_46 <X> T_19_26.sp4_v_b_7
 (12 9)  (994 425)  (994 425)  routing T_19_26.sp4_v_t_40 <X> T_19_26.sp4_v_b_8
 (22 9)  (1004 425)  (1004 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1005 425)  (1005 425)  routing T_19_26.sp4_h_l_15 <X> T_19_26.lc_trk_g2_2
 (24 9)  (1006 425)  (1006 425)  routing T_19_26.sp4_h_l_15 <X> T_19_26.lc_trk_g2_2
 (25 9)  (1007 425)  (1007 425)  routing T_19_26.sp4_h_l_15 <X> T_19_26.lc_trk_g2_2
 (26 10)  (1008 426)  (1008 426)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 426)  (1011 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 426)  (1014 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 426)  (1015 426)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.wire_logic_cluster/lc_5/in_3
 (38 10)  (1020 426)  (1020 426)  LC_5 Logic Functioning bit
 (39 10)  (1021 426)  (1021 426)  LC_5 Logic Functioning bit
 (42 10)  (1024 426)  (1024 426)  LC_5 Logic Functioning bit
 (43 10)  (1025 426)  (1025 426)  LC_5 Logic Functioning bit
 (27 11)  (1009 427)  (1009 427)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 427)  (1010 427)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 427)  (1011 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 427)  (1012 427)  routing T_19_26.lc_trk_g0_2 <X> T_19_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 427)  (1013 427)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 427)  (1014 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1015 427)  (1015 427)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.input_2_5
 (34 11)  (1016 427)  (1016 427)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.input_2_5
 (38 11)  (1020 427)  (1020 427)  LC_5 Logic Functioning bit
 (43 11)  (1025 427)  (1025 427)  LC_5 Logic Functioning bit
 (53 11)  (1035 427)  (1035 427)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 13)  (996 429)  (996 429)  routing T_19_26.sp4_h_r_24 <X> T_19_26.lc_trk_g3_0
 (15 13)  (997 429)  (997 429)  routing T_19_26.sp4_h_r_24 <X> T_19_26.lc_trk_g3_0
 (16 13)  (998 429)  (998 429)  routing T_19_26.sp4_h_r_24 <X> T_19_26.lc_trk_g3_0
 (17 13)  (999 429)  (999 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 14)  (1008 430)  (1008 430)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 430)  (1011 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 430)  (1014 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 430)  (1015 430)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.wire_logic_cluster/lc_7/in_3
 (39 14)  (1021 430)  (1021 430)  LC_7 Logic Functioning bit
 (42 14)  (1024 430)  (1024 430)  LC_7 Logic Functioning bit
 (15 15)  (997 431)  (997 431)  routing T_19_26.sp4_v_t_33 <X> T_19_26.lc_trk_g3_4
 (16 15)  (998 431)  (998 431)  routing T_19_26.sp4_v_t_33 <X> T_19_26.lc_trk_g3_4
 (17 15)  (999 431)  (999 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (1009 431)  (1009 431)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 431)  (1010 431)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 431)  (1011 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 431)  (1012 431)  routing T_19_26.lc_trk_g0_2 <X> T_19_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 431)  (1013 431)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 431)  (1014 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1015 431)  (1015 431)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.input_2_7
 (34 15)  (1016 431)  (1016 431)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.input_2_7
 (38 15)  (1020 431)  (1020 431)  LC_7 Logic Functioning bit
 (39 15)  (1021 431)  (1021 431)  LC_7 Logic Functioning bit
 (43 15)  (1025 431)  (1025 431)  LC_7 Logic Functioning bit
 (53 15)  (1035 431)  (1035 431)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_24_26

 (2 8)  (1254 424)  (1254 424)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 14)  (1254 430)  (1254 430)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_26

 (11 2)  (1413 418)  (1413 418)  routing T_27_26.sp4_h_l_44 <X> T_27_26.sp4_v_t_39
 (8 15)  (1410 431)  (1410 431)  routing T_27_26.sp4_h_l_47 <X> T_27_26.sp4_v_t_47


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 5)  (75 405)  (75 405)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_h_r_0


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25

 (3 1)  (711 401)  (711 401)  routing T_14_25.sp12_h_l_23 <X> T_14_25.sp12_v_b_0


LogicTile_15_25



LogicTile_16_25

 (32 0)  (848 400)  (848 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 400)  (849 400)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 400)  (850 400)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (40 0)  (856 400)  (856 400)  LC_0 Logic Functioning bit
 (41 0)  (857 400)  (857 400)  LC_0 Logic Functioning bit
 (42 0)  (858 400)  (858 400)  LC_0 Logic Functioning bit
 (43 0)  (859 400)  (859 400)  LC_0 Logic Functioning bit
 (52 0)  (868 400)  (868 400)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (40 1)  (856 401)  (856 401)  LC_0 Logic Functioning bit
 (41 1)  (857 401)  (857 401)  LC_0 Logic Functioning bit
 (42 1)  (858 401)  (858 401)  LC_0 Logic Functioning bit
 (43 1)  (859 401)  (859 401)  LC_0 Logic Functioning bit
 (2 8)  (818 408)  (818 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (16 13)  (832 413)  (832 413)  routing T_16_25.sp12_v_b_8 <X> T_16_25.lc_trk_g3_0
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_17_25



LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0


LogicTile_19_25

 (22 2)  (1004 402)  (1004 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1005 402)  (1005 402)  routing T_19_25.sp4_v_b_23 <X> T_19_25.lc_trk_g0_7
 (24 2)  (1006 402)  (1006 402)  routing T_19_25.sp4_v_b_23 <X> T_19_25.lc_trk_g0_7
 (4 4)  (986 404)  (986 404)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (6 4)  (988 404)  (988 404)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (5 5)  (987 405)  (987 405)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (22 5)  (1004 405)  (1004 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1005 405)  (1005 405)  routing T_19_25.sp4_v_b_18 <X> T_19_25.lc_trk_g1_2
 (24 5)  (1006 405)  (1006 405)  routing T_19_25.sp4_v_b_18 <X> T_19_25.lc_trk_g1_2
 (15 6)  (997 406)  (997 406)  routing T_19_25.sp4_v_b_21 <X> T_19_25.lc_trk_g1_5
 (16 6)  (998 406)  (998 406)  routing T_19_25.sp4_v_b_21 <X> T_19_25.lc_trk_g1_5
 (17 6)  (999 406)  (999 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (1004 406)  (1004 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1005 406)  (1005 406)  routing T_19_25.sp12_h_r_23 <X> T_19_25.lc_trk_g1_7
 (26 6)  (1008 406)  (1008 406)  routing T_19_25.lc_trk_g0_7 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 406)  (1009 406)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 406)  (1011 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 406)  (1012 406)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 406)  (1013 406)  routing T_19_25.lc_trk_g1_5 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 406)  (1014 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 406)  (1016 406)  routing T_19_25.lc_trk_g1_5 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (38 6)  (1020 406)  (1020 406)  LC_3 Logic Functioning bit
 (39 6)  (1021 406)  (1021 406)  LC_3 Logic Functioning bit
 (43 6)  (1025 406)  (1025 406)  LC_3 Logic Functioning bit
 (46 6)  (1028 406)  (1028 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (1003 407)  (1003 407)  routing T_19_25.sp12_h_r_23 <X> T_19_25.lc_trk_g1_7
 (26 7)  (1008 407)  (1008 407)  routing T_19_25.lc_trk_g0_7 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 407)  (1011 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 407)  (1012 407)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 407)  (1014 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1016 407)  (1016 407)  routing T_19_25.lc_trk_g1_2 <X> T_19_25.input_2_3
 (35 7)  (1017 407)  (1017 407)  routing T_19_25.lc_trk_g1_2 <X> T_19_25.input_2_3
 (38 7)  (1020 407)  (1020 407)  LC_3 Logic Functioning bit
 (43 7)  (1025 407)  (1025 407)  LC_3 Logic Functioning bit
 (5 15)  (987 415)  (987 415)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_t_44


LogicTile_20_25



LogicTile_21_25



LogicTile_22_25

 (10 7)  (1154 407)  (1154 407)  routing T_22_25.sp4_h_l_46 <X> T_22_25.sp4_v_t_41


LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0
 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (11 0)  (6 384)  (6 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (12 0)  (5 384)  (5 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24

 (19 13)  (37 397)  (37 397)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24

 (19 10)  (307 394)  (307 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_7_24

 (7 13)  (349 397)  (349 397)  Column buffer control bit: LH_colbuf_cntl_4



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (3 3)  (657 387)  (657 387)  routing T_13_24.sp12_v_b_0 <X> T_13_24.sp12_h_l_23
 (16 8)  (670 392)  (670 392)  routing T_13_24.sp4_v_b_33 <X> T_13_24.lc_trk_g2_1
 (17 8)  (671 392)  (671 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 392)  (672 392)  routing T_13_24.sp4_v_b_33 <X> T_13_24.lc_trk_g2_1
 (18 9)  (672 393)  (672 393)  routing T_13_24.sp4_v_b_33 <X> T_13_24.lc_trk_g2_1
 (14 10)  (668 394)  (668 394)  routing T_13_24.sp4_v_t_17 <X> T_13_24.lc_trk_g2_4
 (22 10)  (676 394)  (676 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (16 11)  (670 395)  (670 395)  routing T_13_24.sp4_v_t_17 <X> T_13_24.lc_trk_g2_4
 (17 11)  (671 395)  (671 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (675 395)  (675 395)  routing T_13_24.sp4_r_v_b_39 <X> T_13_24.lc_trk_g2_7
 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (21 14)  (675 398)  (675 398)  routing T_13_24.sp4_v_t_18 <X> T_13_24.lc_trk_g3_7
 (22 14)  (676 398)  (676 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (677 398)  (677 398)  routing T_13_24.sp4_v_t_18 <X> T_13_24.lc_trk_g3_7
 (26 14)  (680 398)  (680 398)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 398)  (682 398)  routing T_13_24.lc_trk_g2_4 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 398)  (683 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 398)  (684 398)  routing T_13_24.lc_trk_g2_4 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 398)  (685 398)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 398)  (686 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 398)  (687 398)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 398)  (688 398)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (680 399)  (680 399)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 399)  (682 399)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 399)  (683 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 399)  (685 399)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 399)  (686 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (687 399)  (687 399)  routing T_13_24.lc_trk_g2_1 <X> T_13_24.input_2_7
 (38 15)  (692 399)  (692 399)  LC_7 Logic Functioning bit
 (43 15)  (697 399)  (697 399)  LC_7 Logic Functioning bit


LogicTile_14_24

 (3 6)  (711 390)  (711 390)  routing T_14_24.sp12_v_b_0 <X> T_14_24.sp12_v_t_23
 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 8)  (881 392)  (881 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 394)  (881 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_18_24

 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 398)  (935 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24

 (3 6)  (1255 390)  (1255 390)  routing T_24_24.sp12_v_b_0 <X> T_24_24.sp12_v_t_23


RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_3_23

 (3 4)  (129 372)  (129 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0


LogicTile_10_23

 (2 0)  (494 368)  (494 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_11_23

 (2 8)  (548 376)  (548 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_23

 (26 0)  (626 368)  (626 368)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 368)  (627 368)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 368)  (628 368)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 368)  (629 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 368)  (630 368)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 368)  (631 368)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 368)  (633 368)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (39 0)  (639 368)  (639 368)  LC_0 Logic Functioning bit
 (26 1)  (626 369)  (626 369)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 369)  (627 369)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 369)  (628 369)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 369)  (629 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 369)  (631 369)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 369)  (632 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 369)  (634 369)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.input_2_0
 (35 1)  (635 369)  (635 369)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.input_2_0
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (623 372)  (623 372)  routing T_12_23.sp12_h_l_16 <X> T_12_23.lc_trk_g1_3
 (21 5)  (621 373)  (621 373)  routing T_12_23.sp12_h_l_16 <X> T_12_23.lc_trk_g1_3
 (22 10)  (622 378)  (622 378)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (623 378)  (623 378)  routing T_12_23.sp12_v_t_12 <X> T_12_23.lc_trk_g2_7
 (22 14)  (622 382)  (622 382)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (623 382)  (623 382)  routing T_12_23.sp12_v_b_23 <X> T_12_23.lc_trk_g3_7
 (14 15)  (614 383)  (614 383)  routing T_12_23.sp4_r_v_b_44 <X> T_12_23.lc_trk_g3_4
 (17 15)  (617 383)  (617 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (621 383)  (621 383)  routing T_12_23.sp12_v_b_23 <X> T_12_23.lc_trk_g3_7


LogicTile_13_23

 (5 0)  (659 368)  (659 368)  routing T_13_23.sp4_v_b_0 <X> T_13_23.sp4_h_r_0
 (14 0)  (668 368)  (668 368)  routing T_13_23.lft_op_0 <X> T_13_23.lc_trk_g0_0
 (21 0)  (675 368)  (675 368)  routing T_13_23.wire_logic_cluster/lc_3/out <X> T_13_23.lc_trk_g0_3
 (22 0)  (676 368)  (676 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (36 0)  (690 368)  (690 368)  LC_0 Logic Functioning bit
 (38 0)  (692 368)  (692 368)  LC_0 Logic Functioning bit
 (41 0)  (695 368)  (695 368)  LC_0 Logic Functioning bit
 (43 0)  (697 368)  (697 368)  LC_0 Logic Functioning bit
 (45 0)  (699 368)  (699 368)  LC_0 Logic Functioning bit
 (6 1)  (660 369)  (660 369)  routing T_13_23.sp4_v_b_0 <X> T_13_23.sp4_h_r_0
 (15 1)  (669 369)  (669 369)  routing T_13_23.lft_op_0 <X> T_13_23.lc_trk_g0_0
 (17 1)  (671 369)  (671 369)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (680 369)  (680 369)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 369)  (681 369)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 369)  (683 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 369)  (691 369)  LC_0 Logic Functioning bit
 (39 1)  (693 369)  (693 369)  LC_0 Logic Functioning bit
 (40 1)  (694 369)  (694 369)  LC_0 Logic Functioning bit
 (42 1)  (696 369)  (696 369)  LC_0 Logic Functioning bit
 (44 1)  (698 369)  (698 369)  LC_0 Logic Functioning bit
 (48 1)  (702 369)  (702 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 370)  (654 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (1 2)  (655 370)  (655 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 370)  (671 370)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (672 370)  (672 370)  routing T_13_23.bnr_op_5 <X> T_13_23.lc_trk_g0_5
 (18 3)  (672 371)  (672 371)  routing T_13_23.bnr_op_5 <X> T_13_23.lc_trk_g0_5
 (13 4)  (667 372)  (667 372)  routing T_13_23.sp4_h_l_40 <X> T_13_23.sp4_v_b_5
 (14 4)  (668 372)  (668 372)  routing T_13_23.sp4_v_b_0 <X> T_13_23.lc_trk_g1_0
 (22 4)  (676 372)  (676 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 372)  (677 372)  routing T_13_23.sp12_h_l_16 <X> T_13_23.lc_trk_g1_3
 (12 5)  (666 373)  (666 373)  routing T_13_23.sp4_h_l_40 <X> T_13_23.sp4_v_b_5
 (16 5)  (670 373)  (670 373)  routing T_13_23.sp4_v_b_0 <X> T_13_23.lc_trk_g1_0
 (17 5)  (671 373)  (671 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (675 373)  (675 373)  routing T_13_23.sp12_h_l_16 <X> T_13_23.lc_trk_g1_3
 (17 6)  (671 374)  (671 374)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (672 374)  (672 374)  routing T_13_23.bnr_op_5 <X> T_13_23.lc_trk_g1_5
 (22 6)  (676 374)  (676 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 374)  (678 374)  routing T_13_23.top_op_7 <X> T_13_23.lc_trk_g1_7
 (27 6)  (681 374)  (681 374)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 374)  (683 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 374)  (684 374)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 374)  (685 374)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 374)  (688 374)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 374)  (690 374)  LC_3 Logic Functioning bit
 (38 6)  (692 374)  (692 374)  LC_3 Logic Functioning bit
 (43 6)  (697 374)  (697 374)  LC_3 Logic Functioning bit
 (45 6)  (699 374)  (699 374)  LC_3 Logic Functioning bit
 (51 6)  (705 374)  (705 374)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (672 375)  (672 375)  routing T_13_23.bnr_op_5 <X> T_13_23.lc_trk_g1_5
 (21 7)  (675 375)  (675 375)  routing T_13_23.top_op_7 <X> T_13_23.lc_trk_g1_7
 (26 7)  (680 375)  (680 375)  routing T_13_23.lc_trk_g0_3 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 375)  (685 375)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 375)  (686 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (688 375)  (688 375)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.input_2_3
 (36 7)  (690 375)  (690 375)  LC_3 Logic Functioning bit
 (37 7)  (691 375)  (691 375)  LC_3 Logic Functioning bit
 (38 7)  (692 375)  (692 375)  LC_3 Logic Functioning bit
 (39 7)  (693 375)  (693 375)  LC_3 Logic Functioning bit
 (40 7)  (694 375)  (694 375)  LC_3 Logic Functioning bit
 (42 7)  (696 375)  (696 375)  LC_3 Logic Functioning bit
 (43 7)  (697 375)  (697 375)  LC_3 Logic Functioning bit
 (44 7)  (698 375)  (698 375)  LC_3 Logic Functioning bit
 (25 10)  (679 378)  (679 378)  routing T_13_23.wire_logic_cluster/lc_6/out <X> T_13_23.lc_trk_g2_6
 (22 11)  (676 379)  (676 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (3 12)  (657 380)  (657 380)  routing T_13_23.sp12_v_b_1 <X> T_13_23.sp12_h_r_1
 (27 12)  (681 380)  (681 380)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 380)  (683 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 380)  (685 380)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 380)  (686 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (689 380)  (689 380)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.input_2_6
 (36 12)  (690 380)  (690 380)  LC_6 Logic Functioning bit
 (38 12)  (692 380)  (692 380)  LC_6 Logic Functioning bit
 (42 12)  (696 380)  (696 380)  LC_6 Logic Functioning bit
 (43 12)  (697 380)  (697 380)  LC_6 Logic Functioning bit
 (45 12)  (699 380)  (699 380)  LC_6 Logic Functioning bit
 (52 12)  (706 380)  (706 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (3 13)  (657 381)  (657 381)  routing T_13_23.sp12_v_b_1 <X> T_13_23.sp12_h_r_1
 (29 13)  (683 381)  (683 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 381)  (686 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 381)  (687 381)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.input_2_6
 (35 13)  (689 381)  (689 381)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.input_2_6
 (36 13)  (690 381)  (690 381)  LC_6 Logic Functioning bit
 (37 13)  (691 381)  (691 381)  LC_6 Logic Functioning bit
 (38 13)  (692 381)  (692 381)  LC_6 Logic Functioning bit
 (39 13)  (693 381)  (693 381)  LC_6 Logic Functioning bit
 (42 13)  (696 381)  (696 381)  LC_6 Logic Functioning bit
 (43 13)  (697 381)  (697 381)  LC_6 Logic Functioning bit
 (44 13)  (698 381)  (698 381)  LC_6 Logic Functioning bit
 (0 14)  (654 382)  (654 382)  routing T_13_23.glb_netwk_4 <X> T_13_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 382)  (655 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_23

 (25 0)  (733 368)  (733 368)  routing T_14_23.wire_logic_cluster/lc_2/out <X> T_14_23.lc_trk_g0_2
 (22 1)  (730 369)  (730 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (1 2)  (709 370)  (709 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (719 370)  (719 370)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_t_39
 (11 4)  (719 372)  (719 372)  routing T_14_23.sp4_v_t_39 <X> T_14_23.sp4_v_b_5
 (28 4)  (736 372)  (736 372)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 372)  (737 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 372)  (738 372)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 372)  (740 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 372)  (742 372)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 372)  (744 372)  LC_2 Logic Functioning bit
 (38 4)  (746 372)  (746 372)  LC_2 Logic Functioning bit
 (45 4)  (753 372)  (753 372)  LC_2 Logic Functioning bit
 (53 4)  (761 372)  (761 372)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (12 5)  (720 373)  (720 373)  routing T_14_23.sp4_v_t_39 <X> T_14_23.sp4_v_b_5
 (14 5)  (722 373)  (722 373)  routing T_14_23.sp4_r_v_b_24 <X> T_14_23.lc_trk_g1_0
 (17 5)  (725 373)  (725 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (734 373)  (734 373)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 373)  (735 373)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 373)  (736 373)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 373)  (737 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 373)  (740 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (743 373)  (743 373)  routing T_14_23.lc_trk_g0_2 <X> T_14_23.input_2_2
 (36 5)  (744 373)  (744 373)  LC_2 Logic Functioning bit
 (37 5)  (745 373)  (745 373)  LC_2 Logic Functioning bit
 (39 5)  (747 373)  (747 373)  LC_2 Logic Functioning bit
 (17 10)  (725 378)  (725 378)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (726 378)  (726 378)  routing T_14_23.bnl_op_5 <X> T_14_23.lc_trk_g2_5
 (18 11)  (726 379)  (726 379)  routing T_14_23.bnl_op_5 <X> T_14_23.lc_trk_g2_5
 (4 12)  (712 380)  (712 380)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_9
 (21 12)  (729 380)  (729 380)  routing T_14_23.rgt_op_3 <X> T_14_23.lc_trk_g3_3
 (22 12)  (730 380)  (730 380)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 380)  (732 380)  routing T_14_23.rgt_op_3 <X> T_14_23.lc_trk_g3_3
 (5 13)  (713 381)  (713 381)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_9


LogicTile_15_23

 (25 0)  (787 368)  (787 368)  routing T_15_23.sp4_v_b_10 <X> T_15_23.lc_trk_g0_2
 (22 1)  (784 369)  (784 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (785 369)  (785 369)  routing T_15_23.sp4_v_b_10 <X> T_15_23.lc_trk_g0_2
 (25 1)  (787 369)  (787 369)  routing T_15_23.sp4_v_b_10 <X> T_15_23.lc_trk_g0_2
 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (1 2)  (763 370)  (763 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (791 370)  (791 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 370)  (792 370)  routing T_15_23.lc_trk_g0_4 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 370)  (793 370)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 370)  (794 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 370)  (795 370)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 370)  (796 370)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 370)  (798 370)  LC_1 Logic Functioning bit
 (37 2)  (799 370)  (799 370)  LC_1 Logic Functioning bit
 (38 2)  (800 370)  (800 370)  LC_1 Logic Functioning bit
 (39 2)  (801 370)  (801 370)  LC_1 Logic Functioning bit
 (41 2)  (803 370)  (803 370)  LC_1 Logic Functioning bit
 (43 2)  (805 370)  (805 370)  LC_1 Logic Functioning bit
 (17 3)  (779 371)  (779 371)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (36 3)  (798 371)  (798 371)  LC_1 Logic Functioning bit
 (37 3)  (799 371)  (799 371)  LC_1 Logic Functioning bit
 (38 3)  (800 371)  (800 371)  LC_1 Logic Functioning bit
 (39 3)  (801 371)  (801 371)  LC_1 Logic Functioning bit
 (41 3)  (803 371)  (803 371)  LC_1 Logic Functioning bit
 (43 3)  (805 371)  (805 371)  LC_1 Logic Functioning bit
 (53 3)  (815 371)  (815 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 6)  (763 374)  (763 374)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (21 6)  (783 374)  (783 374)  routing T_15_23.wire_logic_cluster/lc_7/out <X> T_15_23.lc_trk_g1_7
 (22 6)  (784 374)  (784 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (793 374)  (793 374)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 374)  (794 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 374)  (796 374)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 374)  (798 374)  LC_3 Logic Functioning bit
 (38 6)  (800 374)  (800 374)  LC_3 Logic Functioning bit
 (45 6)  (807 374)  (807 374)  LC_3 Logic Functioning bit
 (1 7)  (763 375)  (763 375)  routing T_15_23.glb_netwk_4 <X> T_15_23.glb2local_0
 (27 7)  (789 375)  (789 375)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 375)  (790 375)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 375)  (791 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 375)  (793 375)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 375)  (799 375)  LC_3 Logic Functioning bit
 (39 7)  (801 375)  (801 375)  LC_3 Logic Functioning bit
 (14 12)  (776 380)  (776 380)  routing T_15_23.sp4_v_b_24 <X> T_15_23.lc_trk_g3_0
 (16 13)  (778 381)  (778 381)  routing T_15_23.sp4_v_b_24 <X> T_15_23.lc_trk_g3_0
 (17 13)  (779 381)  (779 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (17 14)  (779 382)  (779 382)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 382)  (780 382)  routing T_15_23.bnl_op_5 <X> T_15_23.lc_trk_g3_5
 (32 14)  (794 382)  (794 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 382)  (798 382)  LC_7 Logic Functioning bit
 (38 14)  (800 382)  (800 382)  LC_7 Logic Functioning bit
 (45 14)  (807 382)  (807 382)  LC_7 Logic Functioning bit
 (18 15)  (780 383)  (780 383)  routing T_15_23.bnl_op_5 <X> T_15_23.lc_trk_g3_5
 (27 15)  (789 383)  (789 383)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 383)  (790 383)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 383)  (791 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 383)  (793 383)  routing T_15_23.lc_trk_g0_2 <X> T_15_23.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 383)  (799 383)  LC_7 Logic Functioning bit
 (39 15)  (801 383)  (801 383)  LC_7 Logic Functioning bit


LogicTile_16_23

 (31 0)  (847 368)  (847 368)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 368)  (849 368)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 368)  (852 368)  LC_0 Logic Functioning bit
 (37 0)  (853 368)  (853 368)  LC_0 Logic Functioning bit
 (38 0)  (854 368)  (854 368)  LC_0 Logic Functioning bit
 (39 0)  (855 368)  (855 368)  LC_0 Logic Functioning bit
 (45 0)  (861 368)  (861 368)  LC_0 Logic Functioning bit
 (52 0)  (868 368)  (868 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (852 369)  (852 369)  LC_0 Logic Functioning bit
 (37 1)  (853 369)  (853 369)  LC_0 Logic Functioning bit
 (38 1)  (854 369)  (854 369)  LC_0 Logic Functioning bit
 (39 1)  (855 369)  (855 369)  LC_0 Logic Functioning bit
 (44 1)  (860 369)  (860 369)  LC_0 Logic Functioning bit
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (816 372)  (816 372)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (1 4)  (817 372)  (817 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 373)  (816 373)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (1 5)  (817 373)  (817 373)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (15 10)  (831 378)  (831 378)  routing T_16_23.sp4_h_l_24 <X> T_16_23.lc_trk_g2_5
 (16 10)  (832 378)  (832 378)  routing T_16_23.sp4_h_l_24 <X> T_16_23.lc_trk_g2_5
 (17 10)  (833 378)  (833 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 378)  (834 378)  routing T_16_23.sp4_h_l_24 <X> T_16_23.lc_trk_g2_5
 (21 12)  (837 380)  (837 380)  routing T_16_23.sp4_v_t_22 <X> T_16_23.lc_trk_g3_3
 (22 12)  (838 380)  (838 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 380)  (839 380)  routing T_16_23.sp4_v_t_22 <X> T_16_23.lc_trk_g3_3
 (21 13)  (837 381)  (837 381)  routing T_16_23.sp4_v_t_22 <X> T_16_23.lc_trk_g3_3
 (0 14)  (816 382)  (816 382)  routing T_16_23.glb_netwk_4 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 382)  (817 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_23

 (8 1)  (882 369)  (882 369)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_b_1
 (6 12)  (880 380)  (880 380)  routing T_17_23.sp4_v_t_43 <X> T_17_23.sp4_v_b_9
 (5 13)  (879 381)  (879 381)  routing T_17_23.sp4_v_t_43 <X> T_17_23.sp4_v_b_9


LogicTile_18_23

 (3 0)  (931 368)  (931 368)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (3 1)  (931 369)  (931 369)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (19 13)  (947 381)  (947 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_23

 (3 13)  (1309 381)  (1309 381)  routing T_25_23.sp12_h_l_22 <X> T_25_23.sp12_h_r_1


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


LogicTile_32_23

 (2 6)  (1674 374)  (1674 374)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (11 12)  (1737 380)  (1737 380)  routing T_33_23.span4_horz_19 <X> T_33_23.span4_vert_t_15
 (12 12)  (1738 380)  (1738 380)  routing T_33_23.span4_horz_19 <X> T_33_23.span4_vert_t_15
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 5)  (75 357)  (75 357)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_h_r_0


LogicTile_10_22

 (2 8)  (494 360)  (494 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_22

 (3 5)  (603 357)  (603 357)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_h_r_0
 (3 7)  (603 359)  (603 359)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_v_t_23


LogicTile_13_22

 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (681 354)  (681 354)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 354)  (684 354)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 354)  (685 354)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 354)  (690 354)  LC_1 Logic Functioning bit
 (37 2)  (691 354)  (691 354)  LC_1 Logic Functioning bit
 (38 2)  (692 354)  (692 354)  LC_1 Logic Functioning bit
 (39 2)  (693 354)  (693 354)  LC_1 Logic Functioning bit
 (41 2)  (695 354)  (695 354)  LC_1 Logic Functioning bit
 (43 2)  (697 354)  (697 354)  LC_1 Logic Functioning bit
 (15 3)  (669 355)  (669 355)  routing T_13_22.bot_op_4 <X> T_13_22.lc_trk_g0_4
 (17 3)  (671 355)  (671 355)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (30 3)  (684 355)  (684 355)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 355)  (690 355)  LC_1 Logic Functioning bit
 (37 3)  (691 355)  (691 355)  LC_1 Logic Functioning bit
 (38 3)  (692 355)  (692 355)  LC_1 Logic Functioning bit
 (39 3)  (693 355)  (693 355)  LC_1 Logic Functioning bit
 (41 3)  (695 355)  (695 355)  LC_1 Logic Functioning bit
 (43 3)  (697 355)  (697 355)  LC_1 Logic Functioning bit
 (26 4)  (680 356)  (680 356)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 356)  (681 356)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 356)  (682 356)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 356)  (687 356)  routing T_13_22.lc_trk_g2_1 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 356)  (690 356)  LC_2 Logic Functioning bit
 (43 4)  (697 356)  (697 356)  LC_2 Logic Functioning bit
 (45 4)  (699 356)  (699 356)  LC_2 Logic Functioning bit
 (50 4)  (704 356)  (704 356)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (682 357)  (682 357)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 357)  (684 357)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (37 5)  (691 357)  (691 357)  LC_2 Logic Functioning bit
 (48 5)  (702 357)  (702 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (675 358)  (675 358)  routing T_13_22.bnr_op_7 <X> T_13_22.lc_trk_g1_7
 (22 6)  (676 358)  (676 358)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (10 7)  (664 359)  (664 359)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_t_41
 (21 7)  (675 359)  (675 359)  routing T_13_22.bnr_op_7 <X> T_13_22.lc_trk_g1_7
 (15 8)  (669 360)  (669 360)  routing T_13_22.rgt_op_1 <X> T_13_22.lc_trk_g2_1
 (17 8)  (671 360)  (671 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 360)  (672 360)  routing T_13_22.rgt_op_1 <X> T_13_22.lc_trk_g2_1
 (14 10)  (668 362)  (668 362)  routing T_13_22.sp4_v_b_36 <X> T_13_22.lc_trk_g2_4
 (27 10)  (681 362)  (681 362)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 362)  (683 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 362)  (684 362)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 362)  (685 362)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 362)  (690 362)  LC_5 Logic Functioning bit
 (38 10)  (692 362)  (692 362)  LC_5 Logic Functioning bit
 (40 10)  (694 362)  (694 362)  LC_5 Logic Functioning bit
 (41 10)  (695 362)  (695 362)  LC_5 Logic Functioning bit
 (42 10)  (696 362)  (696 362)  LC_5 Logic Functioning bit
 (43 10)  (697 362)  (697 362)  LC_5 Logic Functioning bit
 (14 11)  (668 363)  (668 363)  routing T_13_22.sp4_v_b_36 <X> T_13_22.lc_trk_g2_4
 (16 11)  (670 363)  (670 363)  routing T_13_22.sp4_v_b_36 <X> T_13_22.lc_trk_g2_4
 (17 11)  (671 363)  (671 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (30 11)  (684 363)  (684 363)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 363)  (690 363)  LC_5 Logic Functioning bit
 (38 11)  (692 363)  (692 363)  LC_5 Logic Functioning bit
 (40 11)  (694 363)  (694 363)  LC_5 Logic Functioning bit
 (41 11)  (695 363)  (695 363)  LC_5 Logic Functioning bit
 (42 11)  (696 363)  (696 363)  LC_5 Logic Functioning bit
 (43 11)  (697 363)  (697 363)  LC_5 Logic Functioning bit
 (4 12)  (658 364)  (658 364)  routing T_13_22.sp4_h_l_44 <X> T_13_22.sp4_v_b_9
 (25 12)  (679 364)  (679 364)  routing T_13_22.wire_logic_cluster/lc_2/out <X> T_13_22.lc_trk_g3_2
 (5 13)  (659 365)  (659 365)  routing T_13_22.sp4_h_l_44 <X> T_13_22.sp4_v_b_9
 (22 13)  (676 365)  (676 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_14_22

 (15 0)  (723 352)  (723 352)  routing T_14_22.bot_op_1 <X> T_14_22.lc_trk_g0_1
 (17 0)  (725 352)  (725 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (729 352)  (729 352)  routing T_14_22.wire_logic_cluster/lc_3/out <X> T_14_22.lc_trk_g0_3
 (22 0)  (730 352)  (730 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (737 352)  (737 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 352)  (738 352)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 352)  (739 352)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 352)  (741 352)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 352)  (742 352)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 352)  (744 352)  LC_0 Logic Functioning bit
 (37 0)  (745 352)  (745 352)  LC_0 Logic Functioning bit
 (38 0)  (746 352)  (746 352)  LC_0 Logic Functioning bit
 (39 0)  (747 352)  (747 352)  LC_0 Logic Functioning bit
 (40 0)  (748 352)  (748 352)  LC_0 Logic Functioning bit
 (42 0)  (750 352)  (750 352)  LC_0 Logic Functioning bit
 (22 1)  (730 353)  (730 353)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 353)  (732 353)  routing T_14_22.top_op_2 <X> T_14_22.lc_trk_g0_2
 (25 1)  (733 353)  (733 353)  routing T_14_22.top_op_2 <X> T_14_22.lc_trk_g0_2
 (30 1)  (738 353)  (738 353)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 353)  (744 353)  LC_0 Logic Functioning bit
 (37 1)  (745 353)  (745 353)  LC_0 Logic Functioning bit
 (38 1)  (746 353)  (746 353)  LC_0 Logic Functioning bit
 (39 1)  (747 353)  (747 353)  LC_0 Logic Functioning bit
 (40 1)  (748 353)  (748 353)  LC_0 Logic Functioning bit
 (42 1)  (750 353)  (750 353)  LC_0 Logic Functioning bit
 (51 1)  (759 353)  (759 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (1 2)  (709 354)  (709 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 354)  (723 354)  routing T_14_22.lft_op_5 <X> T_14_22.lc_trk_g0_5
 (17 2)  (725 354)  (725 354)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 354)  (726 354)  routing T_14_22.lft_op_5 <X> T_14_22.lc_trk_g0_5
 (22 2)  (730 354)  (730 354)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 354)  (732 354)  routing T_14_22.bot_op_7 <X> T_14_22.lc_trk_g0_7
 (27 2)  (735 354)  (735 354)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 354)  (736 354)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 354)  (737 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 354)  (740 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 354)  (742 354)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (38 2)  (746 354)  (746 354)  LC_1 Logic Functioning bit
 (50 2)  (758 354)  (758 354)  Cascade bit: LH_LC01_inmux02_5

 (31 3)  (739 355)  (739 355)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (38 3)  (746 355)  (746 355)  LC_1 Logic Functioning bit
 (15 4)  (723 356)  (723 356)  routing T_14_22.lft_op_1 <X> T_14_22.lc_trk_g1_1
 (17 4)  (725 356)  (725 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 356)  (726 356)  routing T_14_22.lft_op_1 <X> T_14_22.lc_trk_g1_1
 (21 4)  (729 356)  (729 356)  routing T_14_22.sp4_v_b_3 <X> T_14_22.lc_trk_g1_3
 (22 4)  (730 356)  (730 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (731 356)  (731 356)  routing T_14_22.sp4_v_b_3 <X> T_14_22.lc_trk_g1_3
 (25 4)  (733 356)  (733 356)  routing T_14_22.lft_op_2 <X> T_14_22.lc_trk_g1_2
 (26 4)  (734 356)  (734 356)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 356)  (737 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 356)  (739 356)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 356)  (740 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 356)  (741 356)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 356)  (743 356)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.input_2_2
 (39 4)  (747 356)  (747 356)  LC_2 Logic Functioning bit
 (45 4)  (753 356)  (753 356)  LC_2 Logic Functioning bit
 (15 5)  (723 357)  (723 357)  routing T_14_22.bot_op_0 <X> T_14_22.lc_trk_g1_0
 (17 5)  (725 357)  (725 357)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (730 357)  (730 357)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 357)  (732 357)  routing T_14_22.lft_op_2 <X> T_14_22.lc_trk_g1_2
 (26 5)  (734 357)  (734 357)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 357)  (736 357)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 357)  (737 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 357)  (738 357)  routing T_14_22.lc_trk_g0_3 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 357)  (740 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (741 357)  (741 357)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.input_2_2
 (37 5)  (745 357)  (745 357)  LC_2 Logic Functioning bit
 (39 5)  (747 357)  (747 357)  LC_2 Logic Functioning bit
 (28 6)  (736 358)  (736 358)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 358)  (737 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 358)  (740 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 358)  (742 358)  routing T_14_22.lc_trk_g1_1 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 358)  (744 358)  LC_3 Logic Functioning bit
 (37 6)  (745 358)  (745 358)  LC_3 Logic Functioning bit
 (38 6)  (746 358)  (746 358)  LC_3 Logic Functioning bit
 (39 6)  (747 358)  (747 358)  LC_3 Logic Functioning bit
 (40 6)  (748 358)  (748 358)  LC_3 Logic Functioning bit
 (42 6)  (750 358)  (750 358)  LC_3 Logic Functioning bit
 (26 7)  (734 359)  (734 359)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 359)  (735 359)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 359)  (737 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 359)  (738 359)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (37 7)  (745 359)  (745 359)  LC_3 Logic Functioning bit
 (39 7)  (747 359)  (747 359)  LC_3 Logic Functioning bit
 (25 8)  (733 360)  (733 360)  routing T_14_22.wire_logic_cluster/lc_2/out <X> T_14_22.lc_trk_g2_2
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 360)  (738 360)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 360)  (739 360)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 360)  (741 360)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 360)  (742 360)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (22 9)  (730 361)  (730 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 361)  (734 361)  routing T_14_22.lc_trk_g0_2 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 361)  (737 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 361)  (738 361)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (37 9)  (745 361)  (745 361)  LC_4 Logic Functioning bit
 (39 9)  (747 361)  (747 361)  LC_4 Logic Functioning bit
 (51 9)  (759 361)  (759 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (722 362)  (722 362)  routing T_14_22.bnl_op_4 <X> T_14_22.lc_trk_g2_4
 (17 10)  (725 362)  (725 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (733 362)  (733 362)  routing T_14_22.wire_logic_cluster/lc_6/out <X> T_14_22.lc_trk_g2_6
 (32 10)  (740 362)  (740 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 362)  (742 362)  routing T_14_22.lc_trk_g1_1 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 362)  (744 362)  LC_5 Logic Functioning bit
 (37 10)  (745 362)  (745 362)  LC_5 Logic Functioning bit
 (41 10)  (749 362)  (749 362)  LC_5 Logic Functioning bit
 (42 10)  (750 362)  (750 362)  LC_5 Logic Functioning bit
 (43 10)  (751 362)  (751 362)  LC_5 Logic Functioning bit
 (50 10)  (758 362)  (758 362)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (722 363)  (722 363)  routing T_14_22.bnl_op_4 <X> T_14_22.lc_trk_g2_4
 (17 11)  (725 363)  (725 363)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (726 363)  (726 363)  routing T_14_22.sp4_r_v_b_37 <X> T_14_22.lc_trk_g2_5
 (22 11)  (730 363)  (730 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 363)  (734 363)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 363)  (735 363)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 363)  (737 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 363)  (744 363)  LC_5 Logic Functioning bit
 (37 11)  (745 363)  (745 363)  LC_5 Logic Functioning bit
 (40 11)  (748 363)  (748 363)  LC_5 Logic Functioning bit
 (42 11)  (750 363)  (750 363)  LC_5 Logic Functioning bit
 (43 11)  (751 363)  (751 363)  LC_5 Logic Functioning bit
 (15 12)  (723 364)  (723 364)  routing T_14_22.sp4_h_r_33 <X> T_14_22.lc_trk_g3_1
 (16 12)  (724 364)  (724 364)  routing T_14_22.sp4_h_r_33 <X> T_14_22.lc_trk_g3_1
 (17 12)  (725 364)  (725 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 364)  (726 364)  routing T_14_22.sp4_h_r_33 <X> T_14_22.lc_trk_g3_1
 (21 12)  (729 364)  (729 364)  routing T_14_22.rgt_op_3 <X> T_14_22.lc_trk_g3_3
 (22 12)  (730 364)  (730 364)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 364)  (732 364)  routing T_14_22.rgt_op_3 <X> T_14_22.lc_trk_g3_3
 (29 12)  (737 364)  (737 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 364)  (739 364)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 364)  (740 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (745 364)  (745 364)  LC_6 Logic Functioning bit
 (39 12)  (747 364)  (747 364)  LC_6 Logic Functioning bit
 (40 12)  (748 364)  (748 364)  LC_6 Logic Functioning bit
 (41 12)  (749 364)  (749 364)  LC_6 Logic Functioning bit
 (42 12)  (750 364)  (750 364)  LC_6 Logic Functioning bit
 (43 12)  (751 364)  (751 364)  LC_6 Logic Functioning bit
 (31 13)  (739 365)  (739 365)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 365)  (745 365)  LC_6 Logic Functioning bit
 (39 13)  (747 365)  (747 365)  LC_6 Logic Functioning bit
 (40 13)  (748 365)  (748 365)  LC_6 Logic Functioning bit
 (41 13)  (749 365)  (749 365)  LC_6 Logic Functioning bit
 (42 13)  (750 365)  (750 365)  LC_6 Logic Functioning bit
 (43 13)  (751 365)  (751 365)  LC_6 Logic Functioning bit
 (14 14)  (722 366)  (722 366)  routing T_14_22.bnl_op_4 <X> T_14_22.lc_trk_g3_4
 (29 14)  (737 366)  (737 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 366)  (740 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 366)  (741 366)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 366)  (742 366)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 366)  (743 366)  routing T_14_22.lc_trk_g0_5 <X> T_14_22.input_2_7
 (36 14)  (744 366)  (744 366)  LC_7 Logic Functioning bit
 (37 14)  (745 366)  (745 366)  LC_7 Logic Functioning bit
 (39 14)  (747 366)  (747 366)  LC_7 Logic Functioning bit
 (43 14)  (751 366)  (751 366)  LC_7 Logic Functioning bit
 (14 15)  (722 367)  (722 367)  routing T_14_22.bnl_op_4 <X> T_14_22.lc_trk_g3_4
 (17 15)  (725 367)  (725 367)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (735 367)  (735 367)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 367)  (737 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 367)  (738 367)  routing T_14_22.lc_trk_g0_2 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 367)  (739 367)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 367)  (740 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (745 367)  (745 367)  LC_7 Logic Functioning bit
 (39 15)  (747 367)  (747 367)  LC_7 Logic Functioning bit


LogicTile_15_22

 (14 0)  (776 352)  (776 352)  routing T_15_22.lft_op_0 <X> T_15_22.lc_trk_g0_0
 (15 1)  (777 353)  (777 353)  routing T_15_22.lft_op_0 <X> T_15_22.lc_trk_g0_0
 (17 1)  (779 353)  (779 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (789 354)  (789 354)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 354)  (790 354)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 354)  (791 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 354)  (792 354)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 354)  (795 354)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 354)  (796 354)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 354)  (799 354)  LC_1 Logic Functioning bit
 (39 2)  (801 354)  (801 354)  LC_1 Logic Functioning bit
 (40 2)  (802 354)  (802 354)  LC_1 Logic Functioning bit
 (41 2)  (803 354)  (803 354)  LC_1 Logic Functioning bit
 (42 2)  (804 354)  (804 354)  LC_1 Logic Functioning bit
 (43 2)  (805 354)  (805 354)  LC_1 Logic Functioning bit
 (26 3)  (788 355)  (788 355)  routing T_15_22.lc_trk_g1_2 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 355)  (789 355)  routing T_15_22.lc_trk_g1_2 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 355)  (791 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 355)  (792 355)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 355)  (798 355)  LC_1 Logic Functioning bit
 (37 3)  (799 355)  (799 355)  LC_1 Logic Functioning bit
 (38 3)  (800 355)  (800 355)  LC_1 Logic Functioning bit
 (39 3)  (801 355)  (801 355)  LC_1 Logic Functioning bit
 (40 3)  (802 355)  (802 355)  LC_1 Logic Functioning bit
 (41 3)  (803 355)  (803 355)  LC_1 Logic Functioning bit
 (42 3)  (804 355)  (804 355)  LC_1 Logic Functioning bit
 (43 3)  (805 355)  (805 355)  LC_1 Logic Functioning bit
 (17 4)  (779 356)  (779 356)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (780 356)  (780 356)  routing T_15_22.wire_logic_cluster/lc_1/out <X> T_15_22.lc_trk_g1_1
 (21 4)  (783 356)  (783 356)  routing T_15_22.wire_logic_cluster/lc_3/out <X> T_15_22.lc_trk_g1_3
 (22 4)  (784 356)  (784 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 356)  (787 356)  routing T_15_22.lft_op_2 <X> T_15_22.lc_trk_g1_2
 (27 4)  (789 356)  (789 356)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 356)  (790 356)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 356)  (795 356)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 356)  (796 356)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (39 4)  (801 356)  (801 356)  LC_2 Logic Functioning bit
 (50 4)  (812 356)  (812 356)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (784 357)  (784 357)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 357)  (786 357)  routing T_15_22.lft_op_2 <X> T_15_22.lc_trk_g1_2
 (30 5)  (792 357)  (792 357)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (39 5)  (801 357)  (801 357)  LC_2 Logic Functioning bit
 (21 6)  (783 358)  (783 358)  routing T_15_22.lft_op_7 <X> T_15_22.lc_trk_g1_7
 (22 6)  (784 358)  (784 358)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 358)  (786 358)  routing T_15_22.lft_op_7 <X> T_15_22.lc_trk_g1_7
 (26 6)  (788 358)  (788 358)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 358)  (789 358)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 358)  (793 358)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 358)  (796 358)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 358)  (798 358)  LC_3 Logic Functioning bit
 (38 6)  (800 358)  (800 358)  LC_3 Logic Functioning bit
 (43 6)  (805 358)  (805 358)  LC_3 Logic Functioning bit
 (45 6)  (807 358)  (807 358)  LC_3 Logic Functioning bit
 (50 6)  (812 358)  (812 358)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (790 359)  (790 359)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 359)  (791 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 359)  (792 359)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 359)  (793 359)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 359)  (798 359)  LC_3 Logic Functioning bit
 (37 7)  (799 359)  (799 359)  LC_3 Logic Functioning bit
 (38 7)  (800 359)  (800 359)  LC_3 Logic Functioning bit
 (39 7)  (801 359)  (801 359)  LC_3 Logic Functioning bit
 (41 7)  (803 359)  (803 359)  LC_3 Logic Functioning bit
 (42 7)  (804 359)  (804 359)  LC_3 Logic Functioning bit
 (43 7)  (805 359)  (805 359)  LC_3 Logic Functioning bit
 (53 7)  (815 359)  (815 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (16 10)  (778 362)  (778 362)  routing T_15_22.sp4_v_b_37 <X> T_15_22.lc_trk_g2_5
 (17 10)  (779 362)  (779 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 362)  (780 362)  routing T_15_22.sp4_v_b_37 <X> T_15_22.lc_trk_g2_5
 (21 10)  (783 362)  (783 362)  routing T_15_22.wire_logic_cluster/lc_7/out <X> T_15_22.lc_trk_g2_7
 (22 10)  (784 362)  (784 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (18 11)  (780 363)  (780 363)  routing T_15_22.sp4_v_b_37 <X> T_15_22.lc_trk_g2_5
 (17 12)  (779 364)  (779 364)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 364)  (780 364)  routing T_15_22.bnl_op_1 <X> T_15_22.lc_trk_g3_1
 (15 13)  (777 365)  (777 365)  routing T_15_22.sp4_v_t_29 <X> T_15_22.lc_trk_g3_0
 (16 13)  (778 365)  (778 365)  routing T_15_22.sp4_v_t_29 <X> T_15_22.lc_trk_g3_0
 (17 13)  (779 365)  (779 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (780 365)  (780 365)  routing T_15_22.bnl_op_1 <X> T_15_22.lc_trk_g3_1
 (22 13)  (784 365)  (784 365)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (786 365)  (786 365)  routing T_15_22.tnl_op_2 <X> T_15_22.lc_trk_g3_2
 (25 13)  (787 365)  (787 365)  routing T_15_22.tnl_op_2 <X> T_15_22.lc_trk_g3_2
 (21 14)  (783 366)  (783 366)  routing T_15_22.bnl_op_7 <X> T_15_22.lc_trk_g3_7
 (22 14)  (784 366)  (784 366)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (788 366)  (788 366)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 366)  (791 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 366)  (796 366)  routing T_15_22.lc_trk_g1_1 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 366)  (797 366)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.input_2_7
 (36 14)  (798 366)  (798 366)  LC_7 Logic Functioning bit
 (41 14)  (803 366)  (803 366)  LC_7 Logic Functioning bit
 (43 14)  (805 366)  (805 366)  LC_7 Logic Functioning bit
 (45 14)  (807 366)  (807 366)  LC_7 Logic Functioning bit
 (21 15)  (783 367)  (783 367)  routing T_15_22.bnl_op_7 <X> T_15_22.lc_trk_g3_7
 (28 15)  (790 367)  (790 367)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 367)  (794 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 367)  (795 367)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.input_2_7
 (35 15)  (797 367)  (797 367)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.input_2_7


LogicTile_16_22

 (2 0)  (818 352)  (818 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (4 15)  (820 367)  (820 367)  routing T_16_22.sp4_v_b_4 <X> T_16_22.sp4_h_l_44


LogicTile_19_22

 (13 4)  (995 356)  (995 356)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_5
 (12 5)  (994 357)  (994 357)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_5
 (13 8)  (995 360)  (995 360)  routing T_19_22.sp4_v_t_45 <X> T_19_22.sp4_v_b_8
 (9 9)  (991 361)  (991 361)  routing T_19_22.sp4_v_t_42 <X> T_19_22.sp4_v_b_7
 (10 15)  (992 367)  (992 367)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_t_47


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_6_21

 (4 5)  (292 341)  (292 341)  routing T_6_21.sp4_v_t_47 <X> T_6_21.sp4_h_r_3


RAM_Tile_8_21

 (3 4)  (399 340)  (399 340)  routing T_8_21.sp12_v_t_23 <X> T_8_21.sp12_h_r_0


LogicTile_10_21

 (4 4)  (496 340)  (496 340)  routing T_10_21.sp4_h_l_38 <X> T_10_21.sp4_v_b_3
 (5 5)  (497 341)  (497 341)  routing T_10_21.sp4_h_l_38 <X> T_10_21.sp4_v_b_3
 (19 15)  (511 351)  (511 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_21

 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 3)  (663 339)  (663 339)  routing T_13_21.sp4_v_b_5 <X> T_13_21.sp4_v_t_36
 (10 3)  (664 339)  (664 339)  routing T_13_21.sp4_v_b_5 <X> T_13_21.sp4_v_t_36
 (31 6)  (685 342)  (685 342)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 342)  (687 342)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 342)  (688 342)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 342)  (690 342)  LC_3 Logic Functioning bit
 (37 6)  (691 342)  (691 342)  LC_3 Logic Functioning bit
 (38 6)  (692 342)  (692 342)  LC_3 Logic Functioning bit
 (39 6)  (693 342)  (693 342)  LC_3 Logic Functioning bit
 (45 6)  (699 342)  (699 342)  LC_3 Logic Functioning bit
 (36 7)  (690 343)  (690 343)  LC_3 Logic Functioning bit
 (37 7)  (691 343)  (691 343)  LC_3 Logic Functioning bit
 (38 7)  (692 343)  (692 343)  LC_3 Logic Functioning bit
 (39 7)  (693 343)  (693 343)  LC_3 Logic Functioning bit
 (44 7)  (698 343)  (698 343)  LC_3 Logic Functioning bit
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 344)  (687 344)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 344)  (688 344)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 344)  (690 344)  LC_4 Logic Functioning bit
 (37 8)  (691 344)  (691 344)  LC_4 Logic Functioning bit
 (38 8)  (692 344)  (692 344)  LC_4 Logic Functioning bit
 (39 8)  (693 344)  (693 344)  LC_4 Logic Functioning bit
 (45 8)  (699 344)  (699 344)  LC_4 Logic Functioning bit
 (46 8)  (700 344)  (700 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (690 345)  (690 345)  LC_4 Logic Functioning bit
 (37 9)  (691 345)  (691 345)  LC_4 Logic Functioning bit
 (38 9)  (692 345)  (692 345)  LC_4 Logic Functioning bit
 (39 9)  (693 345)  (693 345)  LC_4 Logic Functioning bit
 (44 9)  (698 345)  (698 345)  LC_4 Logic Functioning bit
 (51 9)  (705 345)  (705 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 12)  (658 348)  (658 348)  routing T_13_21.sp4_h_l_38 <X> T_13_21.sp4_v_b_9
 (6 12)  (660 348)  (660 348)  routing T_13_21.sp4_h_l_38 <X> T_13_21.sp4_v_b_9
 (5 13)  (659 349)  (659 349)  routing T_13_21.sp4_h_l_38 <X> T_13_21.sp4_v_b_9
 (15 13)  (669 349)  (669 349)  routing T_13_21.sp4_v_t_29 <X> T_13_21.lc_trk_g3_0
 (16 13)  (670 349)  (670 349)  routing T_13_21.sp4_v_t_29 <X> T_13_21.lc_trk_g3_0
 (17 13)  (671 349)  (671 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (654 350)  (654 350)  routing T_13_21.glb_netwk_4 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 350)  (655 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (670 350)  (670 350)  routing T_13_21.sp4_v_t_16 <X> T_13_21.lc_trk_g3_5
 (17 14)  (671 350)  (671 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 350)  (672 350)  routing T_13_21.sp4_v_t_16 <X> T_13_21.lc_trk_g3_5


LogicTile_14_21

 (14 0)  (722 336)  (722 336)  routing T_14_21.wire_logic_cluster/lc_0/out <X> T_14_21.lc_trk_g0_0
 (15 0)  (723 336)  (723 336)  routing T_14_21.top_op_1 <X> T_14_21.lc_trk_g0_1
 (17 0)  (725 336)  (725 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (729 336)  (729 336)  routing T_14_21.lft_op_3 <X> T_14_21.lc_trk_g0_3
 (22 0)  (730 336)  (730 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 336)  (732 336)  routing T_14_21.lft_op_3 <X> T_14_21.lc_trk_g0_3
 (25 0)  (733 336)  (733 336)  routing T_14_21.wire_logic_cluster/lc_2/out <X> T_14_21.lc_trk_g0_2
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 336)  (741 336)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (41 0)  (749 336)  (749 336)  LC_0 Logic Functioning bit
 (43 0)  (751 336)  (751 336)  LC_0 Logic Functioning bit
 (45 0)  (753 336)  (753 336)  LC_0 Logic Functioning bit
 (17 1)  (725 337)  (725 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (726 337)  (726 337)  routing T_14_21.top_op_1 <X> T_14_21.lc_trk_g0_1
 (22 1)  (730 337)  (730 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (39 1)  (747 337)  (747 337)  LC_0 Logic Functioning bit
 (40 1)  (748 337)  (748 337)  LC_0 Logic Functioning bit
 (41 1)  (749 337)  (749 337)  LC_0 Logic Functioning bit
 (42 1)  (750 337)  (750 337)  LC_0 Logic Functioning bit
 (43 1)  (751 337)  (751 337)  LC_0 Logic Functioning bit
 (52 1)  (760 337)  (760 337)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (744 338)  (744 338)  LC_1 Logic Functioning bit
 (38 2)  (746 338)  (746 338)  LC_1 Logic Functioning bit
 (41 2)  (749 338)  (749 338)  LC_1 Logic Functioning bit
 (43 2)  (751 338)  (751 338)  LC_1 Logic Functioning bit
 (45 2)  (753 338)  (753 338)  LC_1 Logic Functioning bit
 (14 3)  (722 339)  (722 339)  routing T_14_21.sp12_h_r_20 <X> T_14_21.lc_trk_g0_4
 (16 3)  (724 339)  (724 339)  routing T_14_21.sp12_h_r_20 <X> T_14_21.lc_trk_g0_4
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 3)  (734 339)  (734 339)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 339)  (745 339)  LC_1 Logic Functioning bit
 (39 3)  (747 339)  (747 339)  LC_1 Logic Functioning bit
 (40 3)  (748 339)  (748 339)  LC_1 Logic Functioning bit
 (42 3)  (750 339)  (750 339)  LC_1 Logic Functioning bit
 (44 3)  (752 339)  (752 339)  LC_1 Logic Functioning bit
 (48 3)  (756 339)  (756 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (761 339)  (761 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (729 340)  (729 340)  routing T_14_21.wire_logic_cluster/lc_3/out <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 340)  (734 340)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 340)  (736 340)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 340)  (738 340)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 340)  (741 340)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (37 4)  (745 340)  (745 340)  LC_2 Logic Functioning bit
 (38 4)  (746 340)  (746 340)  LC_2 Logic Functioning bit
 (42 4)  (750 340)  (750 340)  LC_2 Logic Functioning bit
 (45 4)  (753 340)  (753 340)  LC_2 Logic Functioning bit
 (14 5)  (722 341)  (722 341)  routing T_14_21.top_op_0 <X> T_14_21.lc_trk_g1_0
 (15 5)  (723 341)  (723 341)  routing T_14_21.top_op_0 <X> T_14_21.lc_trk_g1_0
 (17 5)  (725 341)  (725 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (734 341)  (734 341)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 341)  (736 341)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 341)  (740 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (743 341)  (743 341)  routing T_14_21.lc_trk_g0_2 <X> T_14_21.input_2_2
 (36 5)  (744 341)  (744 341)  LC_2 Logic Functioning bit
 (37 5)  (745 341)  (745 341)  LC_2 Logic Functioning bit
 (38 5)  (746 341)  (746 341)  LC_2 Logic Functioning bit
 (39 5)  (747 341)  (747 341)  LC_2 Logic Functioning bit
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 342)  (726 342)  routing T_14_21.wire_logic_cluster/lc_5/out <X> T_14_21.lc_trk_g1_5
 (27 6)  (735 342)  (735 342)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 342)  (741 342)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 342)  (744 342)  LC_3 Logic Functioning bit
 (38 6)  (746 342)  (746 342)  LC_3 Logic Functioning bit
 (41 6)  (749 342)  (749 342)  LC_3 Logic Functioning bit
 (43 6)  (751 342)  (751 342)  LC_3 Logic Functioning bit
 (45 6)  (753 342)  (753 342)  LC_3 Logic Functioning bit
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 343)  (738 343)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 343)  (739 343)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 343)  (745 343)  LC_3 Logic Functioning bit
 (39 7)  (747 343)  (747 343)  LC_3 Logic Functioning bit
 (40 7)  (748 343)  (748 343)  LC_3 Logic Functioning bit
 (41 7)  (749 343)  (749 343)  LC_3 Logic Functioning bit
 (42 7)  (750 343)  (750 343)  LC_3 Logic Functioning bit
 (43 7)  (751 343)  (751 343)  LC_3 Logic Functioning bit
 (52 7)  (760 343)  (760 343)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (16 8)  (724 344)  (724 344)  routing T_14_21.sp4_v_b_33 <X> T_14_21.lc_trk_g2_1
 (17 8)  (725 344)  (725 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (726 344)  (726 344)  routing T_14_21.sp4_v_b_33 <X> T_14_21.lc_trk_g2_1
 (18 9)  (726 345)  (726 345)  routing T_14_21.sp4_v_b_33 <X> T_14_21.lc_trk_g2_1
 (22 9)  (730 345)  (730 345)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 345)  (732 345)  routing T_14_21.tnl_op_2 <X> T_14_21.lc_trk_g2_2
 (25 9)  (733 345)  (733 345)  routing T_14_21.tnl_op_2 <X> T_14_21.lc_trk_g2_2
 (15 10)  (723 346)  (723 346)  routing T_14_21.rgt_op_5 <X> T_14_21.lc_trk_g2_5
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 346)  (726 346)  routing T_14_21.rgt_op_5 <X> T_14_21.lc_trk_g2_5
 (25 10)  (733 346)  (733 346)  routing T_14_21.rgt_op_6 <X> T_14_21.lc_trk_g2_6
 (31 10)  (739 346)  (739 346)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (38 10)  (746 346)  (746 346)  LC_5 Logic Functioning bit
 (39 10)  (747 346)  (747 346)  LC_5 Logic Functioning bit
 (45 10)  (753 346)  (753 346)  LC_5 Logic Functioning bit
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (730 347)  (730 347)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 347)  (732 347)  routing T_14_21.rgt_op_6 <X> T_14_21.lc_trk_g2_6
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (37 11)  (745 347)  (745 347)  LC_5 Logic Functioning bit
 (38 11)  (746 347)  (746 347)  LC_5 Logic Functioning bit
 (39 11)  (747 347)  (747 347)  LC_5 Logic Functioning bit
 (44 11)  (752 347)  (752 347)  LC_5 Logic Functioning bit
 (14 12)  (722 348)  (722 348)  routing T_14_21.rgt_op_0 <X> T_14_21.lc_trk_g3_0
 (26 12)  (734 348)  (734 348)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 348)  (735 348)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 348)  (736 348)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 348)  (738 348)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 348)  (742 348)  routing T_14_21.lc_trk_g1_0 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (38 12)  (746 348)  (746 348)  LC_6 Logic Functioning bit
 (40 12)  (748 348)  (748 348)  LC_6 Logic Functioning bit
 (41 12)  (749 348)  (749 348)  LC_6 Logic Functioning bit
 (42 12)  (750 348)  (750 348)  LC_6 Logic Functioning bit
 (43 12)  (751 348)  (751 348)  LC_6 Logic Functioning bit
 (45 12)  (753 348)  (753 348)  LC_6 Logic Functioning bit
 (52 12)  (760 348)  (760 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (723 349)  (723 349)  routing T_14_21.rgt_op_0 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (28 13)  (736 349)  (736 349)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 349)  (738 349)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (41 13)  (749 349)  (749 349)  LC_6 Logic Functioning bit
 (43 13)  (751 349)  (751 349)  LC_6 Logic Functioning bit
 (44 13)  (752 349)  (752 349)  LC_6 Logic Functioning bit
 (0 14)  (708 350)  (708 350)  routing T_14_21.glb_netwk_4 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (733 350)  (733 350)  routing T_14_21.wire_logic_cluster/lc_6/out <X> T_14_21.lc_trk_g3_6
 (31 14)  (739 350)  (739 350)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 350)  (742 350)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 350)  (744 350)  LC_7 Logic Functioning bit
 (37 14)  (745 350)  (745 350)  LC_7 Logic Functioning bit
 (38 14)  (746 350)  (746 350)  LC_7 Logic Functioning bit
 (39 14)  (747 350)  (747 350)  LC_7 Logic Functioning bit
 (45 14)  (753 350)  (753 350)  LC_7 Logic Functioning bit
 (22 15)  (730 351)  (730 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (744 351)  (744 351)  LC_7 Logic Functioning bit
 (37 15)  (745 351)  (745 351)  LC_7 Logic Functioning bit
 (38 15)  (746 351)  (746 351)  LC_7 Logic Functioning bit
 (39 15)  (747 351)  (747 351)  LC_7 Logic Functioning bit
 (44 15)  (752 351)  (752 351)  LC_7 Logic Functioning bit
 (52 15)  (760 351)  (760 351)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_21

 (14 0)  (776 336)  (776 336)  routing T_15_21.lft_op_0 <X> T_15_21.lc_trk_g0_0
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 336)  (792 336)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 336)  (793 336)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 336)  (795 336)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (38 0)  (800 336)  (800 336)  LC_0 Logic Functioning bit
 (15 1)  (777 337)  (777 337)  routing T_15_21.lft_op_0 <X> T_15_21.lc_trk_g0_0
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 337)  (792 337)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 337)  (798 337)  LC_0 Logic Functioning bit
 (37 1)  (799 337)  (799 337)  LC_0 Logic Functioning bit
 (38 1)  (800 337)  (800 337)  LC_0 Logic Functioning bit
 (39 1)  (801 337)  (801 337)  LC_0 Logic Functioning bit
 (41 1)  (803 337)  (803 337)  LC_0 Logic Functioning bit
 (43 1)  (805 337)  (805 337)  LC_0 Logic Functioning bit
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (768 338)  (768 338)  routing T_15_21.sp4_v_b_9 <X> T_15_21.sp4_v_t_37
 (22 2)  (784 338)  (784 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 338)  (786 338)  routing T_15_21.top_op_7 <X> T_15_21.lc_trk_g0_7
 (27 2)  (789 338)  (789 338)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 338)  (796 338)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (38 2)  (800 338)  (800 338)  LC_1 Logic Functioning bit
 (45 2)  (807 338)  (807 338)  LC_1 Logic Functioning bit
 (5 3)  (767 339)  (767 339)  routing T_15_21.sp4_v_b_9 <X> T_15_21.sp4_v_t_37
 (21 3)  (783 339)  (783 339)  routing T_15_21.top_op_7 <X> T_15_21.lc_trk_g0_7
 (31 3)  (793 339)  (793 339)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 339)  (798 339)  LC_1 Logic Functioning bit
 (38 3)  (800 339)  (800 339)  LC_1 Logic Functioning bit
 (51 3)  (813 339)  (813 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (16 4)  (778 340)  (778 340)  routing T_15_21.sp4_v_b_9 <X> T_15_21.lc_trk_g1_1
 (17 4)  (779 340)  (779 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (780 340)  (780 340)  routing T_15_21.sp4_v_b_9 <X> T_15_21.lc_trk_g1_1
 (21 4)  (783 340)  (783 340)  routing T_15_21.wire_logic_cluster/lc_3/out <X> T_15_21.lc_trk_g1_3
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (18 5)  (780 341)  (780 341)  routing T_15_21.sp4_v_b_9 <X> T_15_21.lc_trk_g1_1
 (11 6)  (773 342)  (773 342)  routing T_15_21.sp4_h_l_37 <X> T_15_21.sp4_v_t_40
 (22 6)  (784 342)  (784 342)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 342)  (786 342)  routing T_15_21.top_op_7 <X> T_15_21.lc_trk_g1_7
 (25 6)  (787 342)  (787 342)  routing T_15_21.bnr_op_6 <X> T_15_21.lc_trk_g1_6
 (26 6)  (788 342)  (788 342)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 342)  (789 342)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 342)  (795 342)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (41 6)  (803 342)  (803 342)  LC_3 Logic Functioning bit
 (43 6)  (805 342)  (805 342)  LC_3 Logic Functioning bit
 (45 6)  (807 342)  (807 342)  LC_3 Logic Functioning bit
 (21 7)  (783 343)  (783 343)  routing T_15_21.top_op_7 <X> T_15_21.lc_trk_g1_7
 (22 7)  (784 343)  (784 343)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (787 343)  (787 343)  routing T_15_21.bnr_op_6 <X> T_15_21.lc_trk_g1_6
 (26 7)  (788 343)  (788 343)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (14 9)  (776 345)  (776 345)  routing T_15_21.tnl_op_0 <X> T_15_21.lc_trk_g2_0
 (15 9)  (777 345)  (777 345)  routing T_15_21.tnl_op_0 <X> T_15_21.lc_trk_g2_0
 (17 9)  (779 345)  (779 345)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (15 10)  (777 346)  (777 346)  routing T_15_21.sp4_v_t_32 <X> T_15_21.lc_trk_g2_5
 (16 10)  (778 346)  (778 346)  routing T_15_21.sp4_v_t_32 <X> T_15_21.lc_trk_g2_5
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 346)  (792 346)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 346)  (795 346)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (41 10)  (803 346)  (803 346)  LC_5 Logic Functioning bit
 (43 10)  (805 346)  (805 346)  LC_5 Logic Functioning bit
 (30 11)  (792 347)  (792 347)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (41 11)  (803 347)  (803 347)  LC_5 Logic Functioning bit
 (43 11)  (805 347)  (805 347)  LC_5 Logic Functioning bit
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 348)  (780 348)  routing T_15_21.wire_logic_cluster/lc_1/out <X> T_15_21.lc_trk_g3_1
 (27 12)  (789 348)  (789 348)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 348)  (790 348)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 348)  (793 348)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 348)  (796 348)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (37 12)  (799 348)  (799 348)  LC_6 Logic Functioning bit
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (39 12)  (801 348)  (801 348)  LC_6 Logic Functioning bit
 (41 12)  (803 348)  (803 348)  LC_6 Logic Functioning bit
 (43 12)  (805 348)  (805 348)  LC_6 Logic Functioning bit
 (27 13)  (789 349)  (789 349)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 349)  (790 349)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 349)  (793 349)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 349)  (798 349)  LC_6 Logic Functioning bit
 (37 13)  (799 349)  (799 349)  LC_6 Logic Functioning bit
 (38 13)  (800 349)  (800 349)  LC_6 Logic Functioning bit
 (39 13)  (801 349)  (801 349)  LC_6 Logic Functioning bit
 (40 13)  (802 349)  (802 349)  LC_6 Logic Functioning bit
 (41 13)  (803 349)  (803 349)  LC_6 Logic Functioning bit
 (42 13)  (804 349)  (804 349)  LC_6 Logic Functioning bit
 (43 13)  (805 349)  (805 349)  LC_6 Logic Functioning bit
 (14 15)  (776 351)  (776 351)  routing T_15_21.tnl_op_4 <X> T_15_21.lc_trk_g3_4
 (15 15)  (777 351)  (777 351)  routing T_15_21.tnl_op_4 <X> T_15_21.lc_trk_g3_4
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_16_21

 (13 0)  (829 336)  (829 336)  routing T_16_21.sp4_v_t_39 <X> T_16_21.sp4_v_b_2
 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_h_l_23 <X> T_16_21.sp12_h_r_0


LogicTile_17_21

 (6 8)  (880 344)  (880 344)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_v_b_6


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (19 13)  (947 349)  (947 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_21

 (4 4)  (986 340)  (986 340)  routing T_19_21.sp4_v_t_38 <X> T_19_21.sp4_v_b_3
 (6 8)  (988 344)  (988 344)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_6


LogicTile_20_21

 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_21

 (11 8)  (1101 344)  (1101 344)  routing T_21_21.sp4_h_r_3 <X> T_21_21.sp4_v_b_8


LogicTile_22_21

 (2 4)  (1146 340)  (1146 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 15)  (1163 351)  (1163 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_21

 (4 5)  (1310 341)  (1310 341)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_h_r_3
 (6 5)  (1312 341)  (1312 341)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_h_r_3


LogicTile_29_21

 (5 8)  (1515 344)  (1515 344)  routing T_29_21.sp4_h_l_38 <X> T_29_21.sp4_h_r_6
 (4 9)  (1514 345)  (1514 345)  routing T_29_21.sp4_h_l_38 <X> T_29_21.sp4_h_r_6


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (13 13)  (1739 349)  (1739 349)  routing T_33_21.span4_horz_43 <X> T_33_21.span4_vert_b_3
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0
 (3 14)  (183 334)  (183 334)  routing T_4_20.sp12_h_r_1 <X> T_4_20.sp12_v_t_22
 (3 15)  (183 335)  (183 335)  routing T_4_20.sp12_h_r_1 <X> T_4_20.sp12_v_t_22


LogicTile_5_20

 (3 0)  (237 320)  (237 320)  routing T_5_20.sp12_h_r_0 <X> T_5_20.sp12_v_b_0
 (3 1)  (237 321)  (237 321)  routing T_5_20.sp12_h_r_0 <X> T_5_20.sp12_v_b_0


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


LogicTile_10_20

 (0 0)  (492 320)  (492 320)  Negative Clock bit

 (31 0)  (523 320)  (523 320)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (37 0)  (529 320)  (529 320)  LC_0 Logic Functioning bit
 (38 0)  (530 320)  (530 320)  LC_0 Logic Functioning bit
 (39 0)  (531 320)  (531 320)  LC_0 Logic Functioning bit
 (45 0)  (537 320)  (537 320)  LC_0 Logic Functioning bit
 (31 1)  (523 321)  (523 321)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 321)  (528 321)  LC_0 Logic Functioning bit
 (37 1)  (529 321)  (529 321)  LC_0 Logic Functioning bit
 (38 1)  (530 321)  (530 321)  LC_0 Logic Functioning bit
 (39 1)  (531 321)  (531 321)  LC_0 Logic Functioning bit
 (53 1)  (545 321)  (545 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (514 322)  (514 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (515 322)  (515 322)  routing T_10_20.sp4_h_r_7 <X> T_10_20.lc_trk_g0_7
 (24 2)  (516 322)  (516 322)  routing T_10_20.sp4_h_r_7 <X> T_10_20.lc_trk_g0_7
 (21 3)  (513 323)  (513 323)  routing T_10_20.sp4_h_r_7 <X> T_10_20.lc_trk_g0_7
 (14 8)  (506 328)  (506 328)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g2_0
 (17 9)  (509 329)  (509 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 330)  (525 330)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 330)  (528 330)  LC_5 Logic Functioning bit
 (37 10)  (529 330)  (529 330)  LC_5 Logic Functioning bit
 (38 10)  (530 330)  (530 330)  LC_5 Logic Functioning bit
 (39 10)  (531 330)  (531 330)  LC_5 Logic Functioning bit
 (45 10)  (537 330)  (537 330)  LC_5 Logic Functioning bit
 (47 10)  (539 330)  (539 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (36 11)  (528 331)  (528 331)  LC_5 Logic Functioning bit
 (37 11)  (529 331)  (529 331)  LC_5 Logic Functioning bit
 (38 11)  (530 331)  (530 331)  LC_5 Logic Functioning bit
 (39 11)  (531 331)  (531 331)  LC_5 Logic Functioning bit
 (0 14)  (492 334)  (492 334)  routing T_10_20.glb_netwk_4 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 334)  (493 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_20

 (0 0)  (546 320)  (546 320)  Negative Clock bit

 (15 1)  (561 321)  (561 321)  routing T_11_20.bot_op_0 <X> T_11_20.lc_trk_g0_0
 (17 1)  (563 321)  (563 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (568 321)  (568 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (569 321)  (569 321)  routing T_11_20.sp4_h_r_2 <X> T_11_20.lc_trk_g0_2
 (24 1)  (570 321)  (570 321)  routing T_11_20.sp4_h_r_2 <X> T_11_20.lc_trk_g0_2
 (25 1)  (571 321)  (571 321)  routing T_11_20.sp4_h_r_2 <X> T_11_20.lc_trk_g0_2
 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (547 322)  (547 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (564 322)  (564 322)  routing T_11_20.bnr_op_5 <X> T_11_20.lc_trk_g0_5
 (22 2)  (568 322)  (568 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (569 322)  (569 322)  routing T_11_20.sp4_v_b_23 <X> T_11_20.lc_trk_g0_7
 (24 2)  (570 322)  (570 322)  routing T_11_20.sp4_v_b_23 <X> T_11_20.lc_trk_g0_7
 (27 2)  (573 322)  (573 322)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 322)  (574 322)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (586 322)  (586 322)  LC_1 Logic Functioning bit
 (42 2)  (588 322)  (588 322)  LC_1 Logic Functioning bit
 (47 2)  (593 322)  (593 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (18 3)  (564 323)  (564 323)  routing T_11_20.bnr_op_5 <X> T_11_20.lc_trk_g0_5
 (31 3)  (577 323)  (577 323)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (40 3)  (586 323)  (586 323)  LC_1 Logic Functioning bit
 (42 3)  (588 323)  (588 323)  LC_1 Logic Functioning bit
 (8 4)  (554 324)  (554 324)  routing T_11_20.sp4_v_b_10 <X> T_11_20.sp4_h_r_4
 (9 4)  (555 324)  (555 324)  routing T_11_20.sp4_v_b_10 <X> T_11_20.sp4_h_r_4
 (10 4)  (556 324)  (556 324)  routing T_11_20.sp4_v_b_10 <X> T_11_20.sp4_h_r_4
 (14 4)  (560 324)  (560 324)  routing T_11_20.sp4_h_r_8 <X> T_11_20.lc_trk_g1_0
 (21 4)  (567 324)  (567 324)  routing T_11_20.wire_logic_cluster/lc_3/out <X> T_11_20.lc_trk_g1_3
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 324)  (571 324)  routing T_11_20.sp4_v_b_10 <X> T_11_20.lc_trk_g1_2
 (27 4)  (573 324)  (573 324)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 324)  (579 324)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 324)  (580 324)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (37 4)  (583 324)  (583 324)  LC_2 Logic Functioning bit
 (38 4)  (584 324)  (584 324)  LC_2 Logic Functioning bit
 (39 4)  (585 324)  (585 324)  LC_2 Logic Functioning bit
 (40 4)  (586 324)  (586 324)  LC_2 Logic Functioning bit
 (42 4)  (588 324)  (588 324)  LC_2 Logic Functioning bit
 (15 5)  (561 325)  (561 325)  routing T_11_20.sp4_h_r_8 <X> T_11_20.lc_trk_g1_0
 (16 5)  (562 325)  (562 325)  routing T_11_20.sp4_h_r_8 <X> T_11_20.lc_trk_g1_0
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (568 325)  (568 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (569 325)  (569 325)  routing T_11_20.sp4_v_b_10 <X> T_11_20.lc_trk_g1_2
 (25 5)  (571 325)  (571 325)  routing T_11_20.sp4_v_b_10 <X> T_11_20.lc_trk_g1_2
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (39 5)  (585 325)  (585 325)  LC_2 Logic Functioning bit
 (40 5)  (586 325)  (586 325)  LC_2 Logic Functioning bit
 (42 5)  (588 325)  (588 325)  LC_2 Logic Functioning bit
 (26 6)  (572 326)  (572 326)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 326)  (573 326)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 326)  (574 326)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (37 6)  (583 326)  (583 326)  LC_3 Logic Functioning bit
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (39 6)  (585 326)  (585 326)  LC_3 Logic Functioning bit
 (40 6)  (586 326)  (586 326)  LC_3 Logic Functioning bit
 (41 6)  (587 326)  (587 326)  LC_3 Logic Functioning bit
 (42 6)  (588 326)  (588 326)  LC_3 Logic Functioning bit
 (43 6)  (589 326)  (589 326)  LC_3 Logic Functioning bit
 (45 6)  (591 326)  (591 326)  LC_3 Logic Functioning bit
 (47 6)  (593 326)  (593 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (596 326)  (596 326)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (572 327)  (572 327)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 327)  (577 327)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (37 7)  (583 327)  (583 327)  LC_3 Logic Functioning bit
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (41 7)  (587 327)  (587 327)  LC_3 Logic Functioning bit
 (43 7)  (589 327)  (589 327)  LC_3 Logic Functioning bit
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 330)  (579 330)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 330)  (581 330)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.input_2_5
 (38 10)  (584 330)  (584 330)  LC_5 Logic Functioning bit
 (26 11)  (572 331)  (572 331)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 331)  (573 331)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 331)  (577 331)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (16 12)  (562 332)  (562 332)  routing T_11_20.sp4_v_b_33 <X> T_11_20.lc_trk_g3_1
 (17 12)  (563 332)  (563 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 332)  (564 332)  routing T_11_20.sp4_v_b_33 <X> T_11_20.lc_trk_g3_1
 (22 12)  (568 332)  (568 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (18 13)  (564 333)  (564 333)  routing T_11_20.sp4_v_b_33 <X> T_11_20.lc_trk_g3_1
 (21 13)  (567 333)  (567 333)  routing T_11_20.sp4_r_v_b_43 <X> T_11_20.lc_trk_g3_3
 (17 15)  (563 335)  (563 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_12_20

 (25 0)  (625 320)  (625 320)  routing T_12_20.bnr_op_2 <X> T_12_20.lc_trk_g0_2
 (26 0)  (626 320)  (626 320)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 320)  (627 320)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 320)  (628 320)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 320)  (634 320)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 320)  (636 320)  LC_0 Logic Functioning bit
 (38 0)  (638 320)  (638 320)  LC_0 Logic Functioning bit
 (45 0)  (645 320)  (645 320)  LC_0 Logic Functioning bit
 (46 0)  (646 320)  (646 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (625 321)  (625 321)  routing T_12_20.bnr_op_2 <X> T_12_20.lc_trk_g0_2
 (26 1)  (626 321)  (626 321)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 321)  (628 321)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 321)  (630 321)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (48 1)  (648 321)  (648 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (651 321)  (651 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (601 324)  (601 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (602 324)  (602 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (614 324)  (614 324)  routing T_12_20.bnr_op_0 <X> T_12_20.lc_trk_g1_0
 (1 5)  (601 325)  (601 325)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_7/cen
 (14 5)  (614 325)  (614 325)  routing T_12_20.bnr_op_0 <X> T_12_20.lc_trk_g1_0
 (17 5)  (617 325)  (617 325)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (19 6)  (619 326)  (619 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (2 8)  (602 328)  (602 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 11)  (622 331)  (622 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (623 331)  (623 331)  routing T_12_20.sp4_h_r_30 <X> T_12_20.lc_trk_g2_6
 (24 11)  (624 331)  (624 331)  routing T_12_20.sp4_h_r_30 <X> T_12_20.lc_trk_g2_6
 (25 11)  (625 331)  (625 331)  routing T_12_20.sp4_h_r_30 <X> T_12_20.lc_trk_g2_6
 (25 12)  (625 332)  (625 332)  routing T_12_20.sp4_h_r_34 <X> T_12_20.lc_trk_g3_2
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 333)  (623 333)  routing T_12_20.sp4_h_r_34 <X> T_12_20.lc_trk_g3_2
 (24 13)  (624 333)  (624 333)  routing T_12_20.sp4_h_r_34 <X> T_12_20.lc_trk_g3_2
 (0 14)  (600 334)  (600 334)  routing T_12_20.glb_netwk_4 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 334)  (601 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_20

 (0 0)  (654 320)  (654 320)  Negative Clock bit

 (14 0)  (668 320)  (668 320)  routing T_13_20.wire_logic_cluster/lc_0/out <X> T_13_20.lc_trk_g0_0
 (16 0)  (670 320)  (670 320)  routing T_13_20.sp12_h_r_9 <X> T_13_20.lc_trk_g0_1
 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (25 0)  (679 320)  (679 320)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g0_2
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 320)  (684 320)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 320)  (687 320)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (41 0)  (695 320)  (695 320)  LC_0 Logic Functioning bit
 (42 0)  (696 320)  (696 320)  LC_0 Logic Functioning bit
 (43 0)  (697 320)  (697 320)  LC_0 Logic Functioning bit
 (45 0)  (699 320)  (699 320)  LC_0 Logic Functioning bit
 (17 1)  (671 321)  (671 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 321)  (686 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 321)  (689 321)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.input_2_0
 (37 1)  (691 321)  (691 321)  LC_0 Logic Functioning bit
 (42 1)  (696 321)  (696 321)  LC_0 Logic Functioning bit
 (43 1)  (697 321)  (697 321)  LC_0 Logic Functioning bit
 (47 1)  (701 321)  (701 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (670 322)  (670 322)  routing T_13_20.sp4_v_b_13 <X> T_13_20.lc_trk_g0_5
 (17 2)  (671 322)  (671 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 322)  (672 322)  routing T_13_20.sp4_v_b_13 <X> T_13_20.lc_trk_g0_5
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (40 2)  (694 322)  (694 322)  LC_1 Logic Functioning bit
 (42 2)  (696 322)  (696 322)  LC_1 Logic Functioning bit
 (18 3)  (672 323)  (672 323)  routing T_13_20.sp4_v_b_13 <X> T_13_20.lc_trk_g0_5
 (26 3)  (680 323)  (680 323)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 323)  (681 323)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 323)  (682 323)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (41 3)  (695 323)  (695 323)  LC_1 Logic Functioning bit
 (43 3)  (697 323)  (697 323)  LC_1 Logic Functioning bit
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (50 4)  (704 324)  (704 324)  Cascade bit: LH_LC02_inmux02_5

 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (41 5)  (695 325)  (695 325)  LC_2 Logic Functioning bit
 (43 5)  (697 325)  (697 325)  LC_2 Logic Functioning bit
 (44 5)  (698 325)  (698 325)  LC_2 Logic Functioning bit
 (14 6)  (668 326)  (668 326)  routing T_13_20.wire_logic_cluster/lc_4/out <X> T_13_20.lc_trk_g1_4
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 326)  (687 326)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (38 6)  (692 326)  (692 326)  LC_3 Logic Functioning bit
 (41 6)  (695 326)  (695 326)  LC_3 Logic Functioning bit
 (43 6)  (697 326)  (697 326)  LC_3 Logic Functioning bit
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (677 327)  (677 327)  routing T_13_20.sp12_h_r_14 <X> T_13_20.lc_trk_g1_6
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 327)  (681 327)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 327)  (682 327)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 327)  (684 327)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (38 7)  (692 327)  (692 327)  LC_3 Logic Functioning bit
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 328)  (672 328)  routing T_13_20.wire_logic_cluster/lc_1/out <X> T_13_20.lc_trk_g2_1
 (25 8)  (679 328)  (679 328)  routing T_13_20.rgt_op_2 <X> T_13_20.lc_trk_g2_2
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 328)  (685 328)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (37 8)  (691 328)  (691 328)  LC_4 Logic Functioning bit
 (39 8)  (693 328)  (693 328)  LC_4 Logic Functioning bit
 (42 8)  (696 328)  (696 328)  LC_4 Logic Functioning bit
 (43 8)  (697 328)  (697 328)  LC_4 Logic Functioning bit
 (45 8)  (699 328)  (699 328)  LC_4 Logic Functioning bit
 (48 8)  (702 328)  (702 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (704 328)  (704 328)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (706 328)  (706 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 329)  (678 329)  routing T_13_20.rgt_op_2 <X> T_13_20.lc_trk_g2_2
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (42 9)  (696 329)  (696 329)  LC_4 Logic Functioning bit
 (43 9)  (697 329)  (697 329)  LC_4 Logic Functioning bit
 (26 10)  (680 330)  (680 330)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (45 10)  (699 330)  (699 330)  LC_5 Logic Functioning bit
 (46 10)  (700 330)  (700 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 331)  (690 331)  LC_5 Logic Functioning bit
 (38 11)  (692 331)  (692 331)  LC_5 Logic Functioning bit
 (41 11)  (695 331)  (695 331)  LC_5 Logic Functioning bit
 (43 11)  (697 331)  (697 331)  LC_5 Logic Functioning bit
 (47 11)  (701 331)  (701 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (22 13)  (676 333)  (676 333)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (678 333)  (678 333)  routing T_13_20.tnr_op_2 <X> T_13_20.lc_trk_g3_2
 (0 14)  (654 334)  (654 334)  routing T_13_20.glb_netwk_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_20

 (5 0)  (713 320)  (713 320)  routing T_14_20.sp4_v_t_37 <X> T_14_20.sp4_h_r_0
 (10 0)  (718 320)  (718 320)  routing T_14_20.sp4_v_t_45 <X> T_14_20.sp4_h_r_1
 (14 0)  (722 320)  (722 320)  routing T_14_20.sp4_v_b_8 <X> T_14_20.lc_trk_g0_0
 (14 1)  (722 321)  (722 321)  routing T_14_20.sp4_v_b_8 <X> T_14_20.lc_trk_g0_0
 (16 1)  (724 321)  (724 321)  routing T_14_20.sp4_v_b_8 <X> T_14_20.lc_trk_g0_0
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (708 324)  (708 324)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (1 4)  (709 324)  (709 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (28 4)  (736 324)  (736 324)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 324)  (739 324)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 324)  (741 324)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (40 4)  (748 324)  (748 324)  LC_2 Logic Functioning bit
 (41 4)  (749 324)  (749 324)  LC_2 Logic Functioning bit
 (42 4)  (750 324)  (750 324)  LC_2 Logic Functioning bit
 (43 4)  (751 324)  (751 324)  LC_2 Logic Functioning bit
 (45 4)  (753 324)  (753 324)  LC_2 Logic Functioning bit
 (1 5)  (709 325)  (709 325)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (40 5)  (748 325)  (748 325)  LC_2 Logic Functioning bit
 (42 5)  (750 325)  (750 325)  LC_2 Logic Functioning bit
 (15 8)  (723 328)  (723 328)  routing T_14_20.sp4_h_r_41 <X> T_14_20.lc_trk_g2_1
 (16 8)  (724 328)  (724 328)  routing T_14_20.sp4_h_r_41 <X> T_14_20.lc_trk_g2_1
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 328)  (726 328)  routing T_14_20.sp4_h_r_41 <X> T_14_20.lc_trk_g2_1
 (25 8)  (733 328)  (733 328)  routing T_14_20.sp4_v_t_23 <X> T_14_20.lc_trk_g2_2
 (18 9)  (726 329)  (726 329)  routing T_14_20.sp4_h_r_41 <X> T_14_20.lc_trk_g2_1
 (22 9)  (730 329)  (730 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (731 329)  (731 329)  routing T_14_20.sp4_v_t_23 <X> T_14_20.lc_trk_g2_2
 (25 9)  (733 329)  (733 329)  routing T_14_20.sp4_v_t_23 <X> T_14_20.lc_trk_g2_2
 (21 10)  (729 330)  (729 330)  routing T_14_20.sp4_v_t_26 <X> T_14_20.lc_trk_g2_7
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (731 330)  (731 330)  routing T_14_20.sp4_v_t_26 <X> T_14_20.lc_trk_g2_7
 (4 11)  (712 331)  (712 331)  routing T_14_20.sp4_v_b_1 <X> T_14_20.sp4_h_l_43
 (21 11)  (729 331)  (729 331)  routing T_14_20.sp4_v_t_26 <X> T_14_20.lc_trk_g2_7
 (0 14)  (708 334)  (708 334)  routing T_14_20.glb_netwk_4 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (717 334)  (717 334)  routing T_14_20.sp4_v_b_10 <X> T_14_20.sp4_h_l_47


LogicTile_15_20

 (8 1)  (770 321)  (770 321)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_v_b_1
 (9 1)  (771 321)  (771 321)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_v_b_1
 (10 1)  (772 321)  (772 321)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_v_b_1
 (11 5)  (773 325)  (773 325)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_h_r_5
 (15 8)  (777 328)  (777 328)  routing T_15_20.tnl_op_1 <X> T_15_20.lc_trk_g2_1
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (780 329)  (780 329)  routing T_15_20.tnl_op_1 <X> T_15_20.lc_trk_g2_1
 (4 12)  (766 332)  (766 332)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_9
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 332)  (795 332)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 332)  (802 332)  LC_6 Logic Functioning bit
 (41 12)  (803 332)  (803 332)  LC_6 Logic Functioning bit
 (42 12)  (804 332)  (804 332)  LC_6 Logic Functioning bit
 (43 12)  (805 332)  (805 332)  LC_6 Logic Functioning bit
 (5 13)  (767 333)  (767 333)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_9
 (10 13)  (772 333)  (772 333)  routing T_15_20.sp4_h_r_5 <X> T_15_20.sp4_v_b_10
 (40 13)  (802 333)  (802 333)  LC_6 Logic Functioning bit
 (41 13)  (803 333)  (803 333)  LC_6 Logic Functioning bit
 (42 13)  (804 333)  (804 333)  LC_6 Logic Functioning bit
 (43 13)  (805 333)  (805 333)  LC_6 Logic Functioning bit


LogicTile_16_20

 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 8)  (831 328)  (831 328)  routing T_16_20.sp4_h_r_25 <X> T_16_20.lc_trk_g2_1
 (16 8)  (832 328)  (832 328)  routing T_16_20.sp4_h_r_25 <X> T_16_20.lc_trk_g2_1
 (17 8)  (833 328)  (833 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (19 8)  (835 328)  (835 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (14 9)  (830 329)  (830 329)  routing T_16_20.sp4_h_r_24 <X> T_16_20.lc_trk_g2_0
 (15 9)  (831 329)  (831 329)  routing T_16_20.sp4_h_r_24 <X> T_16_20.lc_trk_g2_0
 (16 9)  (832 329)  (832 329)  routing T_16_20.sp4_h_r_24 <X> T_16_20.lc_trk_g2_0
 (17 9)  (833 329)  (833 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (834 329)  (834 329)  routing T_16_20.sp4_h_r_25 <X> T_16_20.lc_trk_g2_1
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 332)  (834 332)  routing T_16_20.bnl_op_1 <X> T_16_20.lc_trk_g3_1
 (27 12)  (843 332)  (843 332)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 332)  (844 332)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 332)  (846 332)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 332)  (849 332)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (37 12)  (853 332)  (853 332)  LC_6 Logic Functioning bit
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (39 12)  (855 332)  (855 332)  LC_6 Logic Functioning bit
 (40 12)  (856 332)  (856 332)  LC_6 Logic Functioning bit
 (42 12)  (858 332)  (858 332)  LC_6 Logic Functioning bit
 (43 12)  (859 332)  (859 332)  LC_6 Logic Functioning bit
 (45 12)  (861 332)  (861 332)  LC_6 Logic Functioning bit
 (18 13)  (834 333)  (834 333)  routing T_16_20.bnl_op_1 <X> T_16_20.lc_trk_g3_1
 (27 13)  (843 333)  (843 333)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 333)  (844 333)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 333)  (846 333)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 333)  (848 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (849 333)  (849 333)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.input_2_6
 (36 13)  (852 333)  (852 333)  LC_6 Logic Functioning bit
 (37 13)  (853 333)  (853 333)  LC_6 Logic Functioning bit
 (38 13)  (854 333)  (854 333)  LC_6 Logic Functioning bit
 (41 13)  (857 333)  (857 333)  LC_6 Logic Functioning bit
 (42 13)  (858 333)  (858 333)  LC_6 Logic Functioning bit
 (43 13)  (859 333)  (859 333)  LC_6 Logic Functioning bit
 (44 13)  (860 333)  (860 333)  LC_6 Logic Functioning bit
 (51 13)  (867 333)  (867 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (816 334)  (816 334)  routing T_16_20.glb_netwk_4 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (841 334)  (841 334)  routing T_16_20.wire_logic_cluster/lc_6/out <X> T_16_20.lc_trk_g3_6
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_20

 (3 1)  (877 321)  (877 321)  routing T_17_20.sp12_h_l_23 <X> T_17_20.sp12_v_b_0
 (8 1)  (882 321)  (882 321)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_b_1


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (19 13)  (947 333)  (947 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_7_19

 (5 0)  (347 304)  (347 304)  routing T_7_19.sp4_v_b_0 <X> T_7_19.sp4_h_r_0
 (6 1)  (348 305)  (348 305)  routing T_7_19.sp4_v_b_0 <X> T_7_19.sp4_h_r_0
 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0


LogicTile_11_19

 (8 0)  (554 304)  (554 304)  routing T_11_19.sp4_v_b_7 <X> T_11_19.sp4_h_r_1
 (9 0)  (555 304)  (555 304)  routing T_11_19.sp4_v_b_7 <X> T_11_19.sp4_h_r_1
 (10 0)  (556 304)  (556 304)  routing T_11_19.sp4_v_b_7 <X> T_11_19.sp4_h_r_1
 (17 0)  (563 304)  (563 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (564 304)  (564 304)  routing T_11_19.bnr_op_1 <X> T_11_19.lc_trk_g0_1
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 304)  (570 304)  routing T_11_19.bot_op_3 <X> T_11_19.lc_trk_g0_3
 (27 0)  (573 304)  (573 304)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 304)  (576 304)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 304)  (580 304)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (18 1)  (564 305)  (564 305)  routing T_11_19.bnr_op_1 <X> T_11_19.lc_trk_g0_1
 (28 1)  (574 305)  (574 305)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 305)  (576 305)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (571 306)  (571 306)  routing T_11_19.bnr_op_6 <X> T_11_19.lc_trk_g0_6
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 306)  (576 306)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 306)  (581 306)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.input_2_1
 (22 3)  (568 307)  (568 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (571 307)  (571 307)  routing T_11_19.bnr_op_6 <X> T_11_19.lc_trk_g0_6
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 307)  (576 307)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 307)  (578 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (579 307)  (579 307)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.input_2_1
 (40 3)  (586 307)  (586 307)  LC_1 Logic Functioning bit
 (52 3)  (598 307)  (598 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (3 4)  (549 308)  (549 308)  routing T_11_19.sp12_v_t_23 <X> T_11_19.sp12_h_r_0
 (5 4)  (551 308)  (551 308)  routing T_11_19.sp4_h_l_37 <X> T_11_19.sp4_h_r_3
 (12 4)  (558 308)  (558 308)  routing T_11_19.sp4_v_b_5 <X> T_11_19.sp4_h_r_5
 (14 4)  (560 308)  (560 308)  routing T_11_19.bnr_op_0 <X> T_11_19.lc_trk_g1_0
 (15 4)  (561 308)  (561 308)  routing T_11_19.bot_op_1 <X> T_11_19.lc_trk_g1_1
 (17 4)  (563 308)  (563 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (573 308)  (573 308)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 308)  (577 308)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (43 4)  (589 308)  (589 308)  LC_2 Logic Functioning bit
 (46 4)  (592 308)  (592 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (550 309)  (550 309)  routing T_11_19.sp4_h_l_37 <X> T_11_19.sp4_h_r_3
 (11 5)  (557 309)  (557 309)  routing T_11_19.sp4_v_b_5 <X> T_11_19.sp4_h_r_5
 (14 5)  (560 309)  (560 309)  routing T_11_19.bnr_op_0 <X> T_11_19.lc_trk_g1_0
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (572 309)  (572 309)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 309)  (574 309)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 309)  (578 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (580 309)  (580 309)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.input_2_2
 (48 5)  (594 309)  (594 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (561 310)  (561 310)  routing T_11_19.top_op_5 <X> T_11_19.lc_trk_g1_5
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (571 310)  (571 310)  routing T_11_19.bnr_op_6 <X> T_11_19.lc_trk_g1_6
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 310)  (576 310)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 310)  (580 310)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 310)  (582 310)  LC_3 Logic Functioning bit
 (37 6)  (583 310)  (583 310)  LC_3 Logic Functioning bit
 (38 6)  (584 310)  (584 310)  LC_3 Logic Functioning bit
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (41 6)  (587 310)  (587 310)  LC_3 Logic Functioning bit
 (43 6)  (589 310)  (589 310)  LC_3 Logic Functioning bit
 (46 6)  (592 310)  (592 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (564 311)  (564 311)  routing T_11_19.top_op_5 <X> T_11_19.lc_trk_g1_5
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 311)  (571 311)  routing T_11_19.bnr_op_6 <X> T_11_19.lc_trk_g1_6
 (30 7)  (576 311)  (576 311)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 311)  (582 311)  LC_3 Logic Functioning bit
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (38 7)  (584 311)  (584 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (41 7)  (587 311)  (587 311)  LC_3 Logic Functioning bit
 (43 7)  (589 311)  (589 311)  LC_3 Logic Functioning bit
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (50 8)  (596 312)  (596 312)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (560 313)  (560 313)  routing T_11_19.sp4_r_v_b_32 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (574 313)  (574 313)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 313)  (576 313)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (40 9)  (586 313)  (586 313)  LC_4 Logic Functioning bit
 (15 10)  (561 314)  (561 314)  routing T_11_19.rgt_op_5 <X> T_11_19.lc_trk_g2_5
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 314)  (564 314)  routing T_11_19.rgt_op_5 <X> T_11_19.lc_trk_g2_5
 (21 10)  (567 314)  (567 314)  routing T_11_19.sp4_h_l_34 <X> T_11_19.lc_trk_g2_7
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (569 314)  (569 314)  routing T_11_19.sp4_h_l_34 <X> T_11_19.lc_trk_g2_7
 (24 10)  (570 314)  (570 314)  routing T_11_19.sp4_h_l_34 <X> T_11_19.lc_trk_g2_7
 (27 10)  (573 314)  (573 314)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 314)  (574 314)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 314)  (579 314)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (42 10)  (588 314)  (588 314)  LC_5 Logic Functioning bit
 (50 10)  (596 314)  (596 314)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (567 315)  (567 315)  routing T_11_19.sp4_h_l_34 <X> T_11_19.lc_trk_g2_7
 (26 11)  (572 315)  (572 315)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (39 11)  (585 315)  (585 315)  LC_5 Logic Functioning bit
 (42 11)  (588 315)  (588 315)  LC_5 Logic Functioning bit
 (52 11)  (598 315)  (598 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (12 12)  (558 316)  (558 316)  routing T_11_19.sp4_v_b_11 <X> T_11_19.sp4_h_r_11
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (572 316)  (572 316)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 316)  (574 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (39 12)  (585 316)  (585 316)  LC_6 Logic Functioning bit
 (40 12)  (586 316)  (586 316)  LC_6 Logic Functioning bit
 (45 12)  (591 316)  (591 316)  LC_6 Logic Functioning bit
 (50 12)  (596 316)  (596 316)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (557 317)  (557 317)  routing T_11_19.sp4_v_b_11 <X> T_11_19.sp4_h_r_11
 (15 13)  (561 317)  (561 317)  routing T_11_19.tnr_op_0 <X> T_11_19.lc_trk_g3_0
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (27 13)  (573 317)  (573 317)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (38 13)  (584 317)  (584 317)  LC_6 Logic Functioning bit
 (48 13)  (594 317)  (594 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (560 318)  (560 318)  routing T_11_19.rgt_op_4 <X> T_11_19.lc_trk_g3_4
 (15 14)  (561 318)  (561 318)  routing T_11_19.rgt_op_5 <X> T_11_19.lc_trk_g3_5
 (17 14)  (563 318)  (563 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 318)  (564 318)  routing T_11_19.rgt_op_5 <X> T_11_19.lc_trk_g3_5
 (25 14)  (571 318)  (571 318)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g3_6
 (28 14)  (574 318)  (574 318)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 318)  (581 318)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.input_2_7
 (15 15)  (561 319)  (561 319)  routing T_11_19.rgt_op_4 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (573 319)  (573 319)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 319)  (579 319)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.input_2_7
 (35 15)  (581 319)  (581 319)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.input_2_7
 (36 15)  (582 319)  (582 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (5 0)  (605 304)  (605 304)  routing T_12_19.sp4_v_b_6 <X> T_12_19.sp4_h_r_0
 (16 0)  (616 304)  (616 304)  routing T_12_19.sp4_v_b_9 <X> T_12_19.lc_trk_g0_1
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.sp4_v_b_9 <X> T_12_19.lc_trk_g0_1
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (28 0)  (628 304)  (628 304)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 304)  (635 304)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_0
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (45 0)  (645 304)  (645 304)  LC_0 Logic Functioning bit
 (47 0)  (647 304)  (647 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (604 305)  (604 305)  routing T_12_19.sp4_v_b_6 <X> T_12_19.sp4_h_r_0
 (6 1)  (606 305)  (606 305)  routing T_12_19.sp4_v_b_6 <X> T_12_19.sp4_h_r_0
 (15 1)  (615 305)  (615 305)  routing T_12_19.bot_op_0 <X> T_12_19.lc_trk_g0_0
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (618 305)  (618 305)  routing T_12_19.sp4_v_b_9 <X> T_12_19.lc_trk_g0_1
 (21 1)  (621 305)  (621 305)  routing T_12_19.sp4_r_v_b_32 <X> T_12_19.lc_trk_g0_3
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (635 305)  (635 305)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.input_2_0
 (44 1)  (644 305)  (644 305)  LC_0 Logic Functioning bit
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (617 306)  (617 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (627 306)  (627 306)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (18 3)  (618 307)  (618 307)  routing T_12_19.sp4_r_v_b_29 <X> T_12_19.lc_trk_g0_5
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 307)  (624 307)  routing T_12_19.bot_op_6 <X> T_12_19.lc_trk_g0_6
 (30 3)  (630 307)  (630 307)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (48 3)  (648 307)  (648 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (601 308)  (601 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (626 308)  (626 308)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 308)  (631 308)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (50 4)  (650 308)  (650 308)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (600 309)  (600 309)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_7/cen
 (1 5)  (601 309)  (601 309)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_7/cen
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 309)  (623 309)  routing T_12_19.sp4_v_b_18 <X> T_12_19.lc_trk_g1_2
 (24 5)  (624 309)  (624 309)  routing T_12_19.sp4_v_b_18 <X> T_12_19.lc_trk_g1_2
 (26 5)  (626 309)  (626 309)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.wire_logic_cluster/lc_5/out <X> T_12_19.lc_trk_g1_5
 (25 6)  (625 310)  (625 310)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g1_6
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (50 6)  (650 310)  (650 310)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (14 8)  (614 312)  (614 312)  routing T_12_19.rgt_op_0 <X> T_12_19.lc_trk_g2_0
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (618 312)  (618 312)  routing T_12_19.bnl_op_1 <X> T_12_19.lc_trk_g2_1
 (22 8)  (622 312)  (622 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (627 312)  (627 312)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 312)  (630 312)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (41 8)  (641 312)  (641 312)  LC_4 Logic Functioning bit
 (42 8)  (642 312)  (642 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (50 8)  (650 312)  (650 312)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (615 313)  (615 313)  routing T_12_19.rgt_op_0 <X> T_12_19.lc_trk_g2_0
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (618 313)  (618 313)  routing T_12_19.bnl_op_1 <X> T_12_19.lc_trk_g2_1
 (27 9)  (627 313)  (627 313)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 313)  (630 313)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (37 9)  (637 313)  (637 313)  LC_4 Logic Functioning bit
 (38 9)  (638 313)  (638 313)  LC_4 Logic Functioning bit
 (39 9)  (639 313)  (639 313)  LC_4 Logic Functioning bit
 (40 9)  (640 313)  (640 313)  LC_4 Logic Functioning bit
 (42 9)  (642 313)  (642 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (46 9)  (646 313)  (646 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (648 313)  (648 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (604 314)  (604 314)  routing T_12_19.sp4_v_b_10 <X> T_12_19.sp4_v_t_43
 (6 10)  (606 314)  (606 314)  routing T_12_19.sp4_v_b_10 <X> T_12_19.sp4_v_t_43
 (26 10)  (626 314)  (626 314)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 314)  (633 314)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 314)  (635 314)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.input_2_5
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (39 10)  (639 314)  (639 314)  LC_5 Logic Functioning bit
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (42 10)  (642 314)  (642 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (46 10)  (646 314)  (646 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (626 315)  (626 315)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 315)  (627 315)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 315)  (628 315)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 315)  (632 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (633 315)  (633 315)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.input_2_5
 (34 11)  (634 315)  (634 315)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.input_2_5
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (38 11)  (638 315)  (638 315)  LC_5 Logic Functioning bit
 (39 11)  (639 315)  (639 315)  LC_5 Logic Functioning bit
 (40 11)  (640 315)  (640 315)  LC_5 Logic Functioning bit
 (41 11)  (641 315)  (641 315)  LC_5 Logic Functioning bit
 (42 11)  (642 315)  (642 315)  LC_5 Logic Functioning bit
 (43 11)  (643 315)  (643 315)  LC_5 Logic Functioning bit
 (51 11)  (651 315)  (651 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (615 316)  (615 316)  routing T_12_19.rgt_op_1 <X> T_12_19.lc_trk_g3_1
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.rgt_op_1 <X> T_12_19.lc_trk_g3_1
 (21 12)  (621 316)  (621 316)  routing T_12_19.bnl_op_3 <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (28 12)  (628 316)  (628 316)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (50 12)  (650 316)  (650 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (651 316)  (651 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (621 317)  (621 317)  routing T_12_19.bnl_op_3 <X> T_12_19.lc_trk_g3_3
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (623 317)  (623 317)  routing T_12_19.sp12_v_t_9 <X> T_12_19.lc_trk_g3_2
 (26 13)  (626 317)  (626 317)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 317)  (627 317)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 317)  (628 317)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (0 14)  (600 318)  (600 318)  routing T_12_19.glb_netwk_4 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (609 318)  (609 318)  routing T_12_19.sp4_v_b_10 <X> T_12_19.sp4_h_l_47
 (14 14)  (614 318)  (614 318)  routing T_12_19.bnl_op_4 <X> T_12_19.lc_trk_g3_4
 (17 14)  (617 318)  (617 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (618 318)  (618 318)  routing T_12_19.bnl_op_5 <X> T_12_19.lc_trk_g3_5
 (21 14)  (621 318)  (621 318)  routing T_12_19.bnl_op_7 <X> T_12_19.lc_trk_g3_7
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (625 318)  (625 318)  routing T_12_19.bnl_op_6 <X> T_12_19.lc_trk_g3_6
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 318)  (633 318)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (50 14)  (650 318)  (650 318)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (651 318)  (651 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (614 319)  (614 319)  routing T_12_19.bnl_op_4 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (618 319)  (618 319)  routing T_12_19.bnl_op_5 <X> T_12_19.lc_trk_g3_5
 (21 15)  (621 319)  (621 319)  routing T_12_19.bnl_op_7 <X> T_12_19.lc_trk_g3_7
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (625 319)  (625 319)  routing T_12_19.bnl_op_6 <X> T_12_19.lc_trk_g3_6
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_7/in_3


LogicTile_13_19

 (6 0)  (660 304)  (660 304)  routing T_13_19.sp4_h_r_7 <X> T_13_19.sp4_v_b_0
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (672 304)  (672 304)  routing T_13_19.bnr_op_1 <X> T_13_19.lc_trk_g0_1
 (25 0)  (679 304)  (679 304)  routing T_13_19.sp4_v_b_10 <X> T_13_19.lc_trk_g0_2
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (42 0)  (696 304)  (696 304)  LC_0 Logic Functioning bit
 (18 1)  (672 305)  (672 305)  routing T_13_19.bnr_op_1 <X> T_13_19.lc_trk_g0_1
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 305)  (677 305)  routing T_13_19.sp4_v_b_10 <X> T_13_19.lc_trk_g0_2
 (25 1)  (679 305)  (679 305)  routing T_13_19.sp4_v_b_10 <X> T_13_19.lc_trk_g0_2
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 305)  (688 305)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.input_2_0
 (15 2)  (669 306)  (669 306)  routing T_13_19.lft_op_5 <X> T_13_19.lc_trk_g0_5
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 306)  (672 306)  routing T_13_19.lft_op_5 <X> T_13_19.lc_trk_g0_5
 (21 2)  (675 306)  (675 306)  routing T_13_19.lft_op_7 <X> T_13_19.lc_trk_g0_7
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 306)  (678 306)  routing T_13_19.lft_op_7 <X> T_13_19.lc_trk_g0_7
 (25 2)  (679 306)  (679 306)  routing T_13_19.sp4_v_t_3 <X> T_13_19.lc_trk_g0_6
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 306)  (682 306)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (50 2)  (704 306)  (704 306)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 307)  (677 307)  routing T_13_19.sp4_v_t_3 <X> T_13_19.lc_trk_g0_6
 (25 3)  (679 307)  (679 307)  routing T_13_19.sp4_v_t_3 <X> T_13_19.lc_trk_g0_6
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 307)  (684 307)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (21 4)  (675 308)  (675 308)  routing T_13_19.sp4_v_b_11 <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp4_v_b_11 <X> T_13_19.lc_trk_g1_3
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (31 4)  (685 308)  (685 308)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (13 5)  (667 309)  (667 309)  routing T_13_19.sp4_v_t_37 <X> T_13_19.sp4_h_r_5
 (21 5)  (675 309)  (675 309)  routing T_13_19.sp4_v_b_11 <X> T_13_19.lc_trk_g1_3
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 309)  (678 309)  routing T_13_19.bot_op_2 <X> T_13_19.lc_trk_g1_2
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (40 5)  (694 309)  (694 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (1 6)  (655 310)  (655 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (14 6)  (668 310)  (668 310)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g1_4
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (677 310)  (677 310)  routing T_13_19.sp4_v_b_23 <X> T_13_19.lc_trk_g1_7
 (24 6)  (678 310)  (678 310)  routing T_13_19.sp4_v_b_23 <X> T_13_19.lc_trk_g1_7
 (25 6)  (679 310)  (679 310)  routing T_13_19.lft_op_6 <X> T_13_19.lc_trk_g1_6
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 310)  (684 310)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (1 7)  (655 311)  (655 311)  routing T_13_19.glb_netwk_4 <X> T_13_19.glb2local_0
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 311)  (678 311)  routing T_13_19.lft_op_6 <X> T_13_19.lc_trk_g1_6
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (48 7)  (702 311)  (702 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (668 312)  (668 312)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g2_0
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (42 8)  (696 312)  (696 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (50 8)  (704 312)  (704 312)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 313)  (685 313)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (43 9)  (697 313)  (697 313)  LC_4 Logic Functioning bit
 (48 9)  (702 313)  (702 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (668 314)  (668 314)  routing T_13_19.sp4_h_r_44 <X> T_13_19.lc_trk_g2_4
 (15 10)  (669 314)  (669 314)  routing T_13_19.sp4_h_l_16 <X> T_13_19.lc_trk_g2_5
 (16 10)  (670 314)  (670 314)  routing T_13_19.sp4_h_l_16 <X> T_13_19.lc_trk_g2_5
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (675 314)  (675 314)  routing T_13_19.rgt_op_7 <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 314)  (678 314)  routing T_13_19.rgt_op_7 <X> T_13_19.lc_trk_g2_7
 (25 10)  (679 314)  (679 314)  routing T_13_19.rgt_op_6 <X> T_13_19.lc_trk_g2_6
 (26 10)  (680 314)  (680 314)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (14 11)  (668 315)  (668 315)  routing T_13_19.sp4_h_r_44 <X> T_13_19.lc_trk_g2_4
 (15 11)  (669 315)  (669 315)  routing T_13_19.sp4_h_r_44 <X> T_13_19.lc_trk_g2_4
 (16 11)  (670 315)  (670 315)  routing T_13_19.sp4_h_r_44 <X> T_13_19.lc_trk_g2_4
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (672 315)  (672 315)  routing T_13_19.sp4_h_l_16 <X> T_13_19.lc_trk_g2_5
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 315)  (678 315)  routing T_13_19.rgt_op_6 <X> T_13_19.lc_trk_g2_6
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 315)  (681 315)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (694 315)  (694 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (5 12)  (659 316)  (659 316)  routing T_13_19.sp4_v_t_44 <X> T_13_19.sp4_h_r_9
 (15 12)  (669 316)  (669 316)  routing T_13_19.sp4_h_r_25 <X> T_13_19.lc_trk_g3_1
 (16 12)  (670 316)  (670 316)  routing T_13_19.sp4_h_r_25 <X> T_13_19.lc_trk_g3_1
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (675 316)  (675 316)  routing T_13_19.sp4_h_r_35 <X> T_13_19.lc_trk_g3_3
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 316)  (677 316)  routing T_13_19.sp4_h_r_35 <X> T_13_19.lc_trk_g3_3
 (24 12)  (678 316)  (678 316)  routing T_13_19.sp4_h_r_35 <X> T_13_19.lc_trk_g3_3
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 316)  (681 316)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (41 12)  (695 316)  (695 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (50 12)  (704 316)  (704 316)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (672 317)  (672 317)  routing T_13_19.sp4_h_r_25 <X> T_13_19.lc_trk_g3_1
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (41 13)  (695 317)  (695 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (43 13)  (697 317)  (697 317)  LC_6 Logic Functioning bit
 (25 14)  (679 318)  (679 318)  routing T_13_19.bnl_op_6 <X> T_13_19.lc_trk_g3_6
 (31 14)  (685 318)  (685 318)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (37 14)  (691 318)  (691 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (42 14)  (696 318)  (696 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (50 14)  (704 318)  (704 318)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (679 319)  (679 319)  routing T_13_19.bnl_op_6 <X> T_13_19.lc_trk_g3_6
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (38 15)  (692 319)  (692 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit
 (53 15)  (707 319)  (707 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_19

 (14 0)  (722 304)  (722 304)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g0_0
 (16 0)  (724 304)  (724 304)  routing T_14_19.sp4_v_b_9 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (726 304)  (726 304)  routing T_14_19.sp4_v_b_9 <X> T_14_19.lc_trk_g0_1
 (21 0)  (729 304)  (729 304)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g0_3
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (733 304)  (733 304)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (26 0)  (734 304)  (734 304)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (9 1)  (717 305)  (717 305)  routing T_14_19.sp4_v_t_40 <X> T_14_19.sp4_v_b_1
 (10 1)  (718 305)  (718 305)  routing T_14_19.sp4_v_t_40 <X> T_14_19.sp4_v_b_1
 (15 1)  (723 305)  (723 305)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (726 305)  (726 305)  routing T_14_19.sp4_v_b_9 <X> T_14_19.lc_trk_g0_1
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 305)  (731 305)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (25 1)  (733 305)  (733 305)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 305)  (738 305)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (745 305)  (745 305)  LC_0 Logic Functioning bit
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (724 306)  (724 306)  routing T_14_19.sp4_v_b_5 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (726 306)  (726 306)  routing T_14_19.sp4_v_b_5 <X> T_14_19.lc_trk_g0_5
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (40 2)  (748 306)  (748 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (46 2)  (754 306)  (754 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (756 306)  (756 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (758 306)  (758 306)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (759 306)  (759 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (761 306)  (761 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (12 3)  (720 307)  (720 307)  routing T_14_19.sp4_h_l_39 <X> T_14_19.sp4_v_t_39
 (21 3)  (729 307)  (729 307)  routing T_14_19.sp4_r_v_b_31 <X> T_14_19.lc_trk_g0_7
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (52 3)  (760 307)  (760 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (15 4)  (723 308)  (723 308)  routing T_14_19.bot_op_1 <X> T_14_19.lc_trk_g1_1
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (16 6)  (724 310)  (724 310)  routing T_14_19.sp4_v_b_5 <X> T_14_19.lc_trk_g1_5
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.sp4_v_b_5 <X> T_14_19.lc_trk_g1_5
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (731 310)  (731 310)  routing T_14_19.sp12_h_l_12 <X> T_14_19.lc_trk_g1_7
 (25 6)  (733 310)  (733 310)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g1_6
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (50 6)  (758 310)  (758 310)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (42 7)  (750 311)  (750 311)  LC_3 Logic Functioning bit
 (51 7)  (759 311)  (759 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (722 312)  (722 312)  routing T_14_19.sp4_h_l_21 <X> T_14_19.lc_trk_g2_0
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (734 312)  (734 312)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (39 8)  (747 312)  (747 312)  LC_4 Logic Functioning bit
 (15 9)  (723 313)  (723 313)  routing T_14_19.sp4_h_l_21 <X> T_14_19.lc_trk_g2_0
 (16 9)  (724 313)  (724 313)  routing T_14_19.sp4_h_l_21 <X> T_14_19.lc_trk_g2_0
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (726 313)  (726 313)  routing T_14_19.sp4_r_v_b_33 <X> T_14_19.lc_trk_g2_1
 (27 9)  (735 313)  (735 313)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (21 10)  (729 314)  (729 314)  routing T_14_19.rgt_op_7 <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 314)  (732 314)  routing T_14_19.rgt_op_7 <X> T_14_19.lc_trk_g2_7
 (25 10)  (733 314)  (733 314)  routing T_14_19.sp4_h_r_38 <X> T_14_19.lc_trk_g2_6
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (50 10)  (758 314)  (758 314)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (722 315)  (722 315)  routing T_14_19.sp4_h_l_17 <X> T_14_19.lc_trk_g2_4
 (15 11)  (723 315)  (723 315)  routing T_14_19.sp4_h_l_17 <X> T_14_19.lc_trk_g2_4
 (16 11)  (724 315)  (724 315)  routing T_14_19.sp4_h_l_17 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 315)  (731 315)  routing T_14_19.sp4_h_r_38 <X> T_14_19.lc_trk_g2_6
 (24 11)  (732 315)  (732 315)  routing T_14_19.sp4_h_r_38 <X> T_14_19.lc_trk_g2_6
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (13 12)  (721 316)  (721 316)  routing T_14_19.sp4_h_l_46 <X> T_14_19.sp4_v_b_11
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 316)  (743 316)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_6
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (43 12)  (751 316)  (751 316)  LC_6 Logic Functioning bit
 (45 12)  (753 316)  (753 316)  LC_6 Logic Functioning bit
 (51 12)  (759 316)  (759 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (720 317)  (720 317)  routing T_14_19.sp4_h_l_46 <X> T_14_19.sp4_v_b_11
 (14 13)  (722 317)  (722 317)  routing T_14_19.sp4_h_r_24 <X> T_14_19.lc_trk_g3_0
 (15 13)  (723 317)  (723 317)  routing T_14_19.sp4_h_r_24 <X> T_14_19.lc_trk_g3_0
 (16 13)  (724 317)  (724 317)  routing T_14_19.sp4_h_r_24 <X> T_14_19.lc_trk_g3_0
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (741 317)  (741 317)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_6
 (34 13)  (742 317)  (742 317)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_6
 (35 13)  (743 317)  (743 317)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_6
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (48 13)  (756 317)  (756 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (723 318)  (723 318)  routing T_14_19.rgt_op_5 <X> T_14_19.lc_trk_g3_5
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 318)  (726 318)  routing T_14_19.rgt_op_5 <X> T_14_19.lc_trk_g3_5
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (734 318)  (734 318)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 318)  (736 318)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 318)  (739 318)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 318)  (742 318)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 318)  (744 318)  LC_7 Logic Functioning bit
 (37 14)  (745 318)  (745 318)  LC_7 Logic Functioning bit
 (38 14)  (746 318)  (746 318)  LC_7 Logic Functioning bit
 (39 14)  (747 318)  (747 318)  LC_7 Logic Functioning bit
 (40 14)  (748 318)  (748 318)  LC_7 Logic Functioning bit
 (42 14)  (750 318)  (750 318)  LC_7 Logic Functioning bit
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 319)  (736 319)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (38 15)  (746 319)  (746 319)  LC_7 Logic Functioning bit
 (39 15)  (747 319)  (747 319)  LC_7 Logic Functioning bit
 (53 15)  (761 319)  (761 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_19

 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (16 1)  (778 305)  (778 305)  routing T_15_19.sp12_h_r_8 <X> T_15_19.lc_trk_g0_0
 (17 1)  (779 305)  (779 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (783 305)  (783 305)  routing T_15_19.sp4_r_v_b_32 <X> T_15_19.lc_trk_g0_3
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (785 305)  (785 305)  routing T_15_19.sp4_h_r_2 <X> T_15_19.lc_trk_g0_2
 (24 1)  (786 305)  (786 305)  routing T_15_19.sp4_h_r_2 <X> T_15_19.lc_trk_g0_2
 (25 1)  (787 305)  (787 305)  routing T_15_19.sp4_h_r_2 <X> T_15_19.lc_trk_g0_2
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (787 306)  (787 306)  routing T_15_19.sp4_h_r_14 <X> T_15_19.lc_trk_g0_6
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (39 2)  (801 306)  (801 306)  LC_1 Logic Functioning bit
 (40 2)  (802 306)  (802 306)  LC_1 Logic Functioning bit
 (42 2)  (804 306)  (804 306)  LC_1 Logic Functioning bit
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 307)  (785 307)  routing T_15_19.sp4_h_r_14 <X> T_15_19.lc_trk_g0_6
 (24 3)  (786 307)  (786 307)  routing T_15_19.sp4_h_r_14 <X> T_15_19.lc_trk_g0_6
 (30 3)  (792 307)  (792 307)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (40 3)  (802 307)  (802 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (21 4)  (783 308)  (783 308)  routing T_15_19.lft_op_3 <X> T_15_19.lc_trk_g1_3
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 308)  (786 308)  routing T_15_19.lft_op_3 <X> T_15_19.lc_trk_g1_3
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 308)  (793 308)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (40 4)  (802 308)  (802 308)  LC_2 Logic Functioning bit
 (42 4)  (804 308)  (804 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (50 4)  (812 308)  (812 308)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (776 309)  (776 309)  routing T_15_19.sp12_h_r_16 <X> T_15_19.lc_trk_g1_0
 (16 5)  (778 309)  (778 309)  routing T_15_19.sp12_h_r_16 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (788 309)  (788 309)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (42 5)  (804 309)  (804 309)  LC_2 Logic Functioning bit
 (51 5)  (813 309)  (813 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 8)  (774 312)  (774 312)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_h_r_8
 (15 8)  (777 312)  (777 312)  routing T_15_19.sp4_h_r_33 <X> T_15_19.lc_trk_g2_1
 (16 8)  (778 312)  (778 312)  routing T_15_19.sp4_h_r_33 <X> T_15_19.lc_trk_g2_1
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 312)  (780 312)  routing T_15_19.sp4_h_r_33 <X> T_15_19.lc_trk_g2_1
 (22 8)  (784 312)  (784 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 312)  (785 312)  routing T_15_19.sp4_h_r_27 <X> T_15_19.lc_trk_g2_3
 (24 8)  (786 312)  (786 312)  routing T_15_19.sp4_h_r_27 <X> T_15_19.lc_trk_g2_3
 (9 9)  (771 313)  (771 313)  routing T_15_19.sp4_v_t_46 <X> T_15_19.sp4_v_b_7
 (10 9)  (772 313)  (772 313)  routing T_15_19.sp4_v_t_46 <X> T_15_19.sp4_v_b_7
 (11 9)  (773 313)  (773 313)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_h_r_8
 (14 9)  (776 313)  (776 313)  routing T_15_19.sp4_r_v_b_32 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (783 313)  (783 313)  routing T_15_19.sp4_h_r_27 <X> T_15_19.lc_trk_g2_3
 (15 10)  (777 314)  (777 314)  routing T_15_19.sp4_h_l_16 <X> T_15_19.lc_trk_g2_5
 (16 10)  (778 314)  (778 314)  routing T_15_19.sp4_h_l_16 <X> T_15_19.lc_trk_g2_5
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (783 314)  (783 314)  routing T_15_19.wire_logic_cluster/lc_7/out <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 314)  (793 314)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (37 10)  (799 314)  (799 314)  LC_5 Logic Functioning bit
 (42 10)  (804 314)  (804 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (45 10)  (807 314)  (807 314)  LC_5 Logic Functioning bit
 (18 11)  (780 315)  (780 315)  routing T_15_19.sp4_h_l_16 <X> T_15_19.lc_trk_g2_5
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (786 315)  (786 315)  routing T_15_19.tnr_op_6 <X> T_15_19.lc_trk_g2_6
 (26 11)  (788 315)  (788 315)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 315)  (793 315)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 315)  (794 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (797 315)  (797 315)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.input_2_5
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (42 11)  (804 315)  (804 315)  LC_5 Logic Functioning bit
 (12 12)  (774 316)  (774 316)  routing T_15_19.sp4_v_t_46 <X> T_15_19.sp4_h_r_11
 (25 12)  (787 316)  (787 316)  routing T_15_19.bnl_op_2 <X> T_15_19.lc_trk_g3_2
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 316)  (799 316)  LC_6 Logic Functioning bit
 (39 12)  (801 316)  (801 316)  LC_6 Logic Functioning bit
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 317)  (787 317)  routing T_15_19.bnl_op_2 <X> T_15_19.lc_trk_g3_2
 (30 13)  (792 317)  (792 317)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 317)  (793 317)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (39 13)  (801 317)  (801 317)  LC_6 Logic Functioning bit
 (21 14)  (783 318)  (783 318)  routing T_15_19.sp4_v_t_26 <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 318)  (785 318)  routing T_15_19.sp4_v_t_26 <X> T_15_19.lc_trk_g3_7
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 318)  (795 318)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (37 14)  (799 318)  (799 318)  LC_7 Logic Functioning bit
 (39 14)  (801 318)  (801 318)  LC_7 Logic Functioning bit
 (45 14)  (807 318)  (807 318)  LC_7 Logic Functioning bit
 (50 14)  (812 318)  (812 318)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (783 319)  (783 319)  routing T_15_19.sp4_v_t_26 <X> T_15_19.lc_trk_g3_7
 (27 15)  (789 319)  (789 319)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (37 15)  (799 319)  (799 319)  LC_7 Logic Functioning bit


LogicTile_16_19

 (21 0)  (837 304)  (837 304)  routing T_16_19.wire_logic_cluster/lc_3/out <X> T_16_19.lc_trk_g0_3
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 304)  (846 304)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 304)  (851 304)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_0
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (44 0)  (860 304)  (860 304)  LC_0 Logic Functioning bit
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 305)  (849 305)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_0
 (40 1)  (856 305)  (856 305)  LC_0 Logic Functioning bit
 (41 1)  (857 305)  (857 305)  LC_0 Logic Functioning bit
 (42 1)  (858 305)  (858 305)  LC_0 Logic Functioning bit
 (43 1)  (859 305)  (859 305)  LC_0 Logic Functioning bit
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 306)  (831 306)  routing T_16_19.bot_op_5 <X> T_16_19.lc_trk_g0_5
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (838 306)  (838 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (841 306)  (841 306)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g0_6
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 306)  (846 306)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (38 2)  (854 306)  (854 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (44 2)  (860 306)  (860 306)  LC_1 Logic Functioning bit
 (15 3)  (831 307)  (831 307)  routing T_16_19.bot_op_4 <X> T_16_19.lc_trk_g0_4
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (837 307)  (837 307)  routing T_16_19.sp4_r_v_b_31 <X> T_16_19.lc_trk_g0_7
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (40 3)  (856 307)  (856 307)  LC_1 Logic Functioning bit
 (41 3)  (857 307)  (857 307)  LC_1 Logic Functioning bit
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (43 3)  (859 307)  (859 307)  LC_1 Logic Functioning bit
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (37 4)  (853 308)  (853 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (39 4)  (855 308)  (855 308)  LC_2 Logic Functioning bit
 (44 4)  (860 308)  (860 308)  LC_2 Logic Functioning bit
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 309)  (840 309)  routing T_16_19.bot_op_2 <X> T_16_19.lc_trk_g1_2
 (30 5)  (846 309)  (846 309)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (856 309)  (856 309)  LC_2 Logic Functioning bit
 (41 5)  (857 309)  (857 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (43 5)  (859 309)  (859 309)  LC_2 Logic Functioning bit
 (10 6)  (826 310)  (826 310)  routing T_16_19.sp4_v_b_11 <X> T_16_19.sp4_h_l_41
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 310)  (840 310)  routing T_16_19.bot_op_7 <X> T_16_19.lc_trk_g1_7
 (25 6)  (841 310)  (841 310)  routing T_16_19.sp4_h_l_11 <X> T_16_19.lc_trk_g1_6
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 310)  (846 310)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (41 6)  (857 310)  (857 310)  LC_3 Logic Functioning bit
 (43 6)  (859 310)  (859 310)  LC_3 Logic Functioning bit
 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (839 311)  (839 311)  routing T_16_19.sp4_h_l_11 <X> T_16_19.lc_trk_g1_6
 (24 7)  (840 311)  (840 311)  routing T_16_19.sp4_h_l_11 <X> T_16_19.lc_trk_g1_6
 (25 7)  (841 311)  (841 311)  routing T_16_19.sp4_h_l_11 <X> T_16_19.lc_trk_g1_6
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (41 7)  (857 311)  (857 311)  LC_3 Logic Functioning bit
 (43 7)  (859 311)  (859 311)  LC_3 Logic Functioning bit
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (43 10)  (859 314)  (859 314)  LC_5 Logic Functioning bit
 (45 10)  (861 314)  (861 314)  LC_5 Logic Functioning bit
 (14 11)  (830 315)  (830 315)  routing T_16_19.sp12_v_b_20 <X> T_16_19.lc_trk_g2_4
 (16 11)  (832 315)  (832 315)  routing T_16_19.sp12_v_b_20 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (840 315)  (840 315)  routing T_16_19.tnl_op_6 <X> T_16_19.lc_trk_g2_6
 (25 11)  (841 315)  (841 315)  routing T_16_19.tnl_op_6 <X> T_16_19.lc_trk_g2_6
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 315)  (852 315)  LC_5 Logic Functioning bit
 (38 11)  (854 315)  (854 315)  LC_5 Logic Functioning bit
 (41 11)  (857 315)  (857 315)  LC_5 Logic Functioning bit
 (43 11)  (859 315)  (859 315)  LC_5 Logic Functioning bit
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 316)  (843 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 316)  (846 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (851 316)  (851 316)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.input_2_6
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 317)  (846 317)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 317)  (847 317)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (850 317)  (850 317)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.input_2_6
 (35 13)  (851 317)  (851 317)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.input_2_6
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (48 13)  (864 317)  (864 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 318)  (839 318)  routing T_16_19.sp12_v_b_23 <X> T_16_19.lc_trk_g3_7
 (21 15)  (837 319)  (837 319)  routing T_16_19.sp12_v_b_23 <X> T_16_19.lc_trk_g3_7
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (840 319)  (840 319)  routing T_16_19.tnl_op_6 <X> T_16_19.lc_trk_g3_6
 (25 15)  (841 319)  (841 319)  routing T_16_19.tnl_op_6 <X> T_16_19.lc_trk_g3_6


LogicTile_17_19

 (6 0)  (880 304)  (880 304)  routing T_17_19.sp4_v_t_44 <X> T_17_19.sp4_v_b_0
 (22 0)  (896 304)  (896 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 304)  (898 304)  routing T_17_19.bot_op_3 <X> T_17_19.lc_trk_g0_3
 (5 1)  (879 305)  (879 305)  routing T_17_19.sp4_v_t_44 <X> T_17_19.sp4_v_b_0
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.bot_op_2 <X> T_17_19.lc_trk_g0_2
 (22 3)  (896 307)  (896 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 307)  (898 307)  routing T_17_19.bot_op_6 <X> T_17_19.lc_trk_g0_6
 (15 4)  (889 308)  (889 308)  routing T_17_19.bot_op_1 <X> T_17_19.lc_trk_g1_1
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (8 5)  (882 309)  (882 309)  routing T_17_19.sp4_v_t_36 <X> T_17_19.sp4_v_b_4
 (10 5)  (884 309)  (884 309)  routing T_17_19.sp4_v_t_36 <X> T_17_19.sp4_v_b_4
 (5 6)  (879 310)  (879 310)  routing T_17_19.sp4_v_b_3 <X> T_17_19.sp4_h_l_38
 (15 6)  (889 310)  (889 310)  routing T_17_19.bot_op_5 <X> T_17_19.lc_trk_g1_5
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 310)  (908 310)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 310)  (909 310)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.input_2_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (43 6)  (917 310)  (917 310)  LC_3 Logic Functioning bit
 (15 7)  (889 311)  (889 311)  routing T_17_19.bot_op_4 <X> T_17_19.lc_trk_g1_4
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (900 311)  (900 311)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 311)  (906 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (908 311)  (908 311)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.input_2_3
 (37 7)  (911 311)  (911 311)  LC_3 Logic Functioning bit
 (47 7)  (921 311)  (921 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 314)  (904 314)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (914 314)  (914 314)  LC_5 Logic Functioning bit
 (42 10)  (916 314)  (916 314)  LC_5 Logic Functioning bit
 (46 10)  (920 314)  (920 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (30 11)  (904 315)  (904 315)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (40 11)  (914 315)  (914 315)  LC_5 Logic Functioning bit
 (42 11)  (916 315)  (916 315)  LC_5 Logic Functioning bit


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (22 10)  (950 314)  (950 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 314)  (951 314)  routing T_18_19.sp12_v_b_23 <X> T_18_19.lc_trk_g2_7
 (21 11)  (949 315)  (949 315)  routing T_18_19.sp12_v_b_23 <X> T_18_19.lc_trk_g2_7
 (26 12)  (954 316)  (954 316)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (959 316)  (959 316)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 316)  (961 316)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (965 316)  (965 316)  LC_6 Logic Functioning bit
 (39 12)  (967 316)  (967 316)  LC_6 Logic Functioning bit
 (41 12)  (969 316)  (969 316)  LC_6 Logic Functioning bit
 (43 12)  (971 316)  (971 316)  LC_6 Logic Functioning bit
 (27 13)  (955 317)  (955 317)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 317)  (956 317)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 317)  (959 317)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 317)  (964 317)  LC_6 Logic Functioning bit
 (38 13)  (966 317)  (966 317)  LC_6 Logic Functioning bit
 (40 13)  (968 317)  (968 317)  LC_6 Logic Functioning bit
 (42 13)  (970 317)  (970 317)  LC_6 Logic Functioning bit
 (17 14)  (945 318)  (945 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (946 319)  (946 319)  routing T_18_19.sp4_r_v_b_45 <X> T_18_19.lc_trk_g3_5


LogicTile_19_19

 (22 2)  (1004 306)  (1004 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1006 306)  (1006 306)  routing T_19_19.bot_op_7 <X> T_19_19.lc_trk_g0_7
 (26 2)  (1008 306)  (1008 306)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (32 2)  (1014 306)  (1014 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 306)  (1016 306)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 306)  (1018 306)  LC_1 Logic Functioning bit
 (39 2)  (1021 306)  (1021 306)  LC_1 Logic Functioning bit
 (28 3)  (1010 307)  (1010 307)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 307)  (1013 307)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 307)  (1014 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1015 307)  (1015 307)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.input_2_1
 (34 3)  (1016 307)  (1016 307)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.input_2_1
 (35 3)  (1017 307)  (1017 307)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.input_2_1
 (37 3)  (1019 307)  (1019 307)  LC_1 Logic Functioning bit
 (38 3)  (1020 307)  (1020 307)  LC_1 Logic Functioning bit
 (21 4)  (1003 308)  (1003 308)  routing T_19_19.sp4_h_r_11 <X> T_19_19.lc_trk_g1_3
 (22 4)  (1004 308)  (1004 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1005 308)  (1005 308)  routing T_19_19.sp4_h_r_11 <X> T_19_19.lc_trk_g1_3
 (24 4)  (1006 308)  (1006 308)  routing T_19_19.sp4_h_r_11 <X> T_19_19.lc_trk_g1_3
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 308)  (1012 308)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 308)  (1013 308)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 308)  (1016 308)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (39 4)  (1021 308)  (1021 308)  LC_2 Logic Functioning bit
 (40 4)  (1022 308)  (1022 308)  LC_2 Logic Functioning bit
 (50 4)  (1032 308)  (1032 308)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (1034 308)  (1034 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (1008 309)  (1008 309)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 309)  (1009 309)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 309)  (1010 309)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 309)  (1011 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 309)  (1012 309)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (1022 309)  (1022 309)  LC_2 Logic Functioning bit
 (14 6)  (996 310)  (996 310)  routing T_19_19.wire_logic_cluster/lc_4/out <X> T_19_19.lc_trk_g1_4
 (25 6)  (1007 310)  (1007 310)  routing T_19_19.lft_op_6 <X> T_19_19.lc_trk_g1_6
 (17 7)  (999 311)  (999 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1004 311)  (1004 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1006 311)  (1006 311)  routing T_19_19.lft_op_6 <X> T_19_19.lc_trk_g1_6
 (11 8)  (993 312)  (993 312)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_b_8
 (17 8)  (999 312)  (999 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 312)  (1000 312)  routing T_19_19.wire_logic_cluster/lc_1/out <X> T_19_19.lc_trk_g2_1
 (27 8)  (1009 312)  (1009 312)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 312)  (1010 312)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 312)  (1015 312)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 312)  (1016 312)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 312)  (1018 312)  LC_4 Logic Functioning bit
 (38 8)  (1020 312)  (1020 312)  LC_4 Logic Functioning bit
 (41 8)  (1023 312)  (1023 312)  LC_4 Logic Functioning bit
 (43 8)  (1025 312)  (1025 312)  LC_4 Logic Functioning bit
 (26 9)  (1008 313)  (1008 313)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 313)  (1009 313)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 313)  (1013 313)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 313)  (1019 313)  LC_4 Logic Functioning bit
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (15 10)  (997 314)  (997 314)  routing T_19_19.sp4_v_t_32 <X> T_19_19.lc_trk_g2_5
 (16 10)  (998 314)  (998 314)  routing T_19_19.sp4_v_t_32 <X> T_19_19.lc_trk_g2_5
 (17 10)  (999 314)  (999 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (1009 314)  (1009 314)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 314)  (1010 314)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 314)  (1013 314)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 314)  (1015 314)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 314)  (1016 314)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (1022 314)  (1022 314)  LC_5 Logic Functioning bit
 (50 10)  (1032 314)  (1032 314)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (1034 314)  (1034 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (28 11)  (1010 315)  (1010 315)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 315)  (1011 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 315)  (1012 315)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (41 11)  (1023 315)  (1023 315)  LC_5 Logic Functioning bit
 (43 11)  (1025 315)  (1025 315)  LC_5 Logic Functioning bit
 (12 12)  (994 316)  (994 316)  routing T_19_19.sp4_h_l_45 <X> T_19_19.sp4_h_r_11
 (21 12)  (1003 316)  (1003 316)  routing T_19_19.sp4_v_t_14 <X> T_19_19.lc_trk_g3_3
 (22 12)  (1004 316)  (1004 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 316)  (1005 316)  routing T_19_19.sp4_v_t_14 <X> T_19_19.lc_trk_g3_3
 (13 13)  (995 317)  (995 317)  routing T_19_19.sp4_h_l_45 <X> T_19_19.sp4_h_r_11
 (15 13)  (997 317)  (997 317)  routing T_19_19.sp4_v_t_29 <X> T_19_19.lc_trk_g3_0
 (16 13)  (998 317)  (998 317)  routing T_19_19.sp4_v_t_29 <X> T_19_19.lc_trk_g3_0
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (1004 317)  (1004 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1005 317)  (1005 317)  routing T_19_19.sp4_v_b_42 <X> T_19_19.lc_trk_g3_2
 (24 13)  (1006 317)  (1006 317)  routing T_19_19.sp4_v_b_42 <X> T_19_19.lc_trk_g3_2
 (15 14)  (997 318)  (997 318)  routing T_19_19.rgt_op_5 <X> T_19_19.lc_trk_g3_5
 (17 14)  (999 318)  (999 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1000 318)  (1000 318)  routing T_19_19.rgt_op_5 <X> T_19_19.lc_trk_g3_5
 (27 14)  (1009 318)  (1009 318)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 318)  (1010 318)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 318)  (1016 318)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 318)  (1017 318)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.input_2_7
 (38 14)  (1020 318)  (1020 318)  LC_7 Logic Functioning bit
 (39 14)  (1021 318)  (1021 318)  LC_7 Logic Functioning bit
 (27 15)  (1009 319)  (1009 319)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 319)  (1010 319)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 319)  (1012 319)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 319)  (1013 319)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 319)  (1014 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1016 319)  (1016 319)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.input_2_7
 (35 15)  (1017 319)  (1017 319)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.input_2_7
 (36 15)  (1018 319)  (1018 319)  LC_7 Logic Functioning bit
 (38 15)  (1020 319)  (1020 319)  LC_7 Logic Functioning bit
 (39 15)  (1021 319)  (1021 319)  LC_7 Logic Functioning bit


LogicTile_20_19

 (3 1)  (1039 305)  (1039 305)  routing T_20_19.sp12_h_l_23 <X> T_20_19.sp12_v_b_0
 (14 10)  (1050 314)  (1050 314)  routing T_20_19.sp4_v_b_36 <X> T_20_19.lc_trk_g2_4
 (22 10)  (1058 314)  (1058 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1059 314)  (1059 314)  routing T_20_19.sp12_v_b_23 <X> T_20_19.lc_trk_g2_7
 (26 10)  (1062 314)  (1062 314)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 314)  (1063 314)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 314)  (1064 314)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 314)  (1065 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 314)  (1067 314)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 314)  (1068 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 314)  (1069 314)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (14 11)  (1050 315)  (1050 315)  routing T_20_19.sp4_v_b_36 <X> T_20_19.lc_trk_g2_4
 (16 11)  (1052 315)  (1052 315)  routing T_20_19.sp4_v_b_36 <X> T_20_19.lc_trk_g2_4
 (17 11)  (1053 315)  (1053 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (1057 315)  (1057 315)  routing T_20_19.sp12_v_b_23 <X> T_20_19.lc_trk_g2_7
 (26 11)  (1062 315)  (1062 315)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 315)  (1064 315)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 315)  (1065 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (1072 315)  (1072 315)  LC_5 Logic Functioning bit
 (38 11)  (1074 315)  (1074 315)  LC_5 Logic Functioning bit
 (16 12)  (1052 316)  (1052 316)  routing T_20_19.sp4_v_t_12 <X> T_20_19.lc_trk_g3_1
 (17 12)  (1053 316)  (1053 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1054 316)  (1054 316)  routing T_20_19.sp4_v_t_12 <X> T_20_19.lc_trk_g3_1
 (19 15)  (1055 319)  (1055 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


LogicTile_7_18

 (19 0)  (361 288)  (361 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


RAM_Tile_8_18

 (5 1)  (401 289)  (401 289)  routing T_8_18.sp4_h_r_0 <X> T_8_18.sp4_v_b_0
 (2 8)  (398 296)  (398 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_18

 (31 8)  (523 296)  (523 296)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 296)  (526 296)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (532 296)  (532 296)  LC_4 Logic Functioning bit
 (41 8)  (533 296)  (533 296)  LC_4 Logic Functioning bit
 (42 8)  (534 296)  (534 296)  LC_4 Logic Functioning bit
 (43 8)  (535 296)  (535 296)  LC_4 Logic Functioning bit
 (46 8)  (538 296)  (538 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (31 9)  (523 297)  (523 297)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (40 9)  (532 297)  (532 297)  LC_4 Logic Functioning bit
 (41 9)  (533 297)  (533 297)  LC_4 Logic Functioning bit
 (42 9)  (534 297)  (534 297)  LC_4 Logic Functioning bit
 (43 9)  (535 297)  (535 297)  LC_4 Logic Functioning bit
 (25 14)  (517 302)  (517 302)  routing T_10_18.sp4_v_b_38 <X> T_10_18.lc_trk_g3_6
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (515 303)  (515 303)  routing T_10_18.sp4_v_b_38 <X> T_10_18.lc_trk_g3_6
 (25 15)  (517 303)  (517 303)  routing T_10_18.sp4_v_b_38 <X> T_10_18.lc_trk_g3_6


LogicTile_11_18

 (5 0)  (551 288)  (551 288)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_h_r_0
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 288)  (576 288)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (38 0)  (584 288)  (584 288)  LC_0 Logic Functioning bit
 (44 0)  (590 288)  (590 288)  LC_0 Logic Functioning bit
 (47 0)  (593 288)  (593 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (550 289)  (550 289)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_h_r_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (48 1)  (594 289)  (594 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (50 1)  (596 289)  (596 289)  Carry_In_Mux bit 

 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 290)  (561 290)  routing T_11_18.sp4_h_r_5 <X> T_11_18.lc_trk_g0_5
 (16 2)  (562 290)  (562 290)  routing T_11_18.sp4_h_r_5 <X> T_11_18.lc_trk_g0_5
 (17 2)  (563 290)  (563 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (572 290)  (572 290)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 290)  (574 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (44 2)  (590 290)  (590 290)  LC_1 Logic Functioning bit
 (45 2)  (591 290)  (591 290)  LC_1 Logic Functioning bit
 (18 3)  (564 291)  (564 291)  routing T_11_18.sp4_h_r_5 <X> T_11_18.lc_trk_g0_5
 (28 3)  (574 291)  (574 291)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (587 291)  (587 291)  LC_1 Logic Functioning bit
 (43 3)  (589 291)  (589 291)  LC_1 Logic Functioning bit
 (47 3)  (593 291)  (593 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (594 291)  (594 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (597 291)  (597 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (546 292)  (546 292)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (1 4)  (547 292)  (547 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (567 292)  (567 292)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g1_3
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 292)  (576 292)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (37 4)  (583 292)  (583 292)  LC_2 Logic Functioning bit
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (39 4)  (585 292)  (585 292)  LC_2 Logic Functioning bit
 (44 4)  (590 292)  (590 292)  LC_2 Logic Functioning bit
 (1 5)  (547 293)  (547 293)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (40 5)  (586 293)  (586 293)  LC_2 Logic Functioning bit
 (41 5)  (587 293)  (587 293)  LC_2 Logic Functioning bit
 (42 5)  (588 293)  (588 293)  LC_2 Logic Functioning bit
 (43 5)  (589 293)  (589 293)  LC_2 Logic Functioning bit
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 294)  (564 294)  routing T_11_18.wire_logic_cluster/lc_5/out <X> T_11_18.lc_trk_g1_5
 (25 6)  (571 294)  (571 294)  routing T_11_18.wire_logic_cluster/lc_6/out <X> T_11_18.lc_trk_g1_6
 (26 6)  (572 294)  (572 294)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 294)  (573 294)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (44 6)  (590 294)  (590 294)  LC_3 Logic Functioning bit
 (45 6)  (591 294)  (591 294)  LC_3 Logic Functioning bit
 (22 7)  (568 295)  (568 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (41 7)  (587 295)  (587 295)  LC_3 Logic Functioning bit
 (43 7)  (589 295)  (589 295)  LC_3 Logic Functioning bit
 (46 7)  (592 295)  (592 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (594 295)  (594 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (571 296)  (571 296)  routing T_11_18.rgt_op_2 <X> T_11_18.lc_trk_g2_2
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 296)  (573 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 296)  (574 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 296)  (576 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (583 296)  (583 296)  LC_4 Logic Functioning bit
 (39 8)  (585 296)  (585 296)  LC_4 Logic Functioning bit
 (44 8)  (590 296)  (590 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (22 9)  (568 297)  (568 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (570 297)  (570 297)  routing T_11_18.rgt_op_2 <X> T_11_18.lc_trk_g2_2
 (27 9)  (573 297)  (573 297)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 297)  (574 297)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (587 297)  (587 297)  LC_4 Logic Functioning bit
 (43 9)  (589 297)  (589 297)  LC_4 Logic Functioning bit
 (15 10)  (561 298)  (561 298)  routing T_11_18.rgt_op_5 <X> T_11_18.lc_trk_g2_5
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 298)  (564 298)  routing T_11_18.rgt_op_5 <X> T_11_18.lc_trk_g2_5
 (21 10)  (567 298)  (567 298)  routing T_11_18.wire_logic_cluster/lc_7/out <X> T_11_18.lc_trk_g2_7
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (572 298)  (572 298)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 298)  (573 298)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 298)  (576 298)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (583 298)  (583 298)  LC_5 Logic Functioning bit
 (39 10)  (585 298)  (585 298)  LC_5 Logic Functioning bit
 (44 10)  (590 298)  (590 298)  LC_5 Logic Functioning bit
 (45 10)  (591 298)  (591 298)  LC_5 Logic Functioning bit
 (28 11)  (574 299)  (574 299)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (587 299)  (587 299)  LC_5 Logic Functioning bit
 (43 11)  (589 299)  (589 299)  LC_5 Logic Functioning bit
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g3_1
 (26 12)  (572 300)  (572 300)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 300)  (573 300)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 300)  (576 300)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (39 12)  (585 300)  (585 300)  LC_6 Logic Functioning bit
 (44 12)  (590 300)  (590 300)  LC_6 Logic Functioning bit
 (45 12)  (591 300)  (591 300)  LC_6 Logic Functioning bit
 (14 13)  (560 301)  (560 301)  routing T_11_18.sp4_r_v_b_40 <X> T_11_18.lc_trk_g3_0
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 301)  (574 301)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 301)  (576 301)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (41 13)  (587 301)  (587 301)  LC_6 Logic Functioning bit
 (43 13)  (589 301)  (589 301)  LC_6 Logic Functioning bit
 (14 14)  (560 302)  (560 302)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g3_4
 (15 14)  (561 302)  (561 302)  routing T_11_18.rgt_op_5 <X> T_11_18.lc_trk_g3_5
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 302)  (564 302)  routing T_11_18.rgt_op_5 <X> T_11_18.lc_trk_g3_5
 (25 14)  (571 302)  (571 302)  routing T_11_18.rgt_op_6 <X> T_11_18.lc_trk_g3_6
 (26 14)  (572 302)  (572 302)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 302)  (573 302)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 302)  (574 302)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 302)  (576 302)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (583 302)  (583 302)  LC_7 Logic Functioning bit
 (39 14)  (585 302)  (585 302)  LC_7 Logic Functioning bit
 (45 14)  (591 302)  (591 302)  LC_7 Logic Functioning bit
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (568 303)  (568 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 303)  (570 303)  routing T_11_18.rgt_op_6 <X> T_11_18.lc_trk_g3_6
 (26 15)  (572 303)  (572 303)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 303)  (574 303)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (586 303)  (586 303)  LC_7 Logic Functioning bit
 (42 15)  (588 303)  (588 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (10 0)  (610 288)  (610 288)  routing T_12_18.sp4_v_t_45 <X> T_12_18.sp4_h_r_1
 (15 0)  (615 288)  (615 288)  routing T_12_18.sp4_h_l_4 <X> T_12_18.lc_trk_g0_1
 (16 0)  (616 288)  (616 288)  routing T_12_18.sp4_h_l_4 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (618 288)  (618 288)  routing T_12_18.sp4_h_l_4 <X> T_12_18.lc_trk_g0_1
 (21 0)  (621 288)  (621 288)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g0_3
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 288)  (624 288)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g0_3
 (25 0)  (625 288)  (625 288)  routing T_12_18.lft_op_2 <X> T_12_18.lc_trk_g0_2
 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (43 0)  (643 288)  (643 288)  LC_0 Logic Functioning bit
 (45 0)  (645 288)  (645 288)  LC_0 Logic Functioning bit
 (46 0)  (646 288)  (646 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (648 288)  (648 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (13 1)  (613 289)  (613 289)  routing T_12_18.sp4_v_t_44 <X> T_12_18.sp4_h_r_2
 (18 1)  (618 289)  (618 289)  routing T_12_18.sp4_h_l_4 <X> T_12_18.lc_trk_g0_1
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 289)  (624 289)  routing T_12_18.lft_op_2 <X> T_12_18.lc_trk_g0_2
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 289)  (633 289)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.input_2_0
 (34 1)  (634 289)  (634 289)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (40 1)  (640 289)  (640 289)  LC_0 Logic Functioning bit
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (616 290)  (616 290)  routing T_12_18.sp12_h_r_13 <X> T_12_18.lc_trk_g0_5
 (17 2)  (617 290)  (617 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 290)  (624 290)  routing T_12_18.bot_op_7 <X> T_12_18.lc_trk_g0_7
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 291)  (624 291)  routing T_12_18.bot_op_6 <X> T_12_18.lc_trk_g0_6
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (0 4)  (600 292)  (600 292)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (1 4)  (601 292)  (601 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (2 4)  (602 292)  (602 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 4)  (615 292)  (615 292)  routing T_12_18.bot_op_1 <X> T_12_18.lc_trk_g1_1
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.bot_op_3 <X> T_12_18.lc_trk_g1_3
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 292)  (633 292)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (37 4)  (637 292)  (637 292)  LC_2 Logic Functioning bit
 (38 4)  (638 292)  (638 292)  LC_2 Logic Functioning bit
 (39 4)  (639 292)  (639 292)  LC_2 Logic Functioning bit
 (40 4)  (640 292)  (640 292)  LC_2 Logic Functioning bit
 (41 4)  (641 292)  (641 292)  LC_2 Logic Functioning bit
 (42 4)  (642 292)  (642 292)  LC_2 Logic Functioning bit
 (43 4)  (643 292)  (643 292)  LC_2 Logic Functioning bit
 (50 4)  (650 292)  (650 292)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (601 293)  (601 293)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (26 5)  (626 293)  (626 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 293)  (627 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 293)  (628 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (38 5)  (638 293)  (638 293)  LC_2 Logic Functioning bit
 (39 5)  (639 293)  (639 293)  LC_2 Logic Functioning bit
 (40 5)  (640 293)  (640 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (42 5)  (642 293)  (642 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (14 6)  (614 294)  (614 294)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g1_4
 (21 6)  (621 294)  (621 294)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g1_7
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 294)  (625 294)  routing T_12_18.sp4_h_r_14 <X> T_12_18.lc_trk_g1_6
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 294)  (633 294)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 294)  (635 294)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (623 295)  (623 295)  routing T_12_18.sp4_h_r_14 <X> T_12_18.lc_trk_g1_6
 (24 7)  (624 295)  (624 295)  routing T_12_18.sp4_h_r_14 <X> T_12_18.lc_trk_g1_6
 (26 7)  (626 295)  (626 295)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (633 295)  (633 295)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_3
 (35 7)  (635 295)  (635 295)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_3
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (4 8)  (604 296)  (604 296)  routing T_12_18.sp4_h_l_37 <X> T_12_18.sp4_v_b_6
 (5 8)  (605 296)  (605 296)  routing T_12_18.sp4_v_b_0 <X> T_12_18.sp4_h_r_6
 (6 8)  (606 296)  (606 296)  routing T_12_18.sp4_h_l_37 <X> T_12_18.sp4_v_b_6
 (14 8)  (614 296)  (614 296)  routing T_12_18.wire_logic_cluster/lc_0/out <X> T_12_18.lc_trk_g2_0
 (22 8)  (622 296)  (622 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (624 296)  (624 296)  routing T_12_18.tnl_op_3 <X> T_12_18.lc_trk_g2_3
 (25 8)  (625 296)  (625 296)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g2_2
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 296)  (630 296)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (41 8)  (641 296)  (641 296)  LC_4 Logic Functioning bit
 (42 8)  (642 296)  (642 296)  LC_4 Logic Functioning bit
 (43 8)  (643 296)  (643 296)  LC_4 Logic Functioning bit
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (604 297)  (604 297)  routing T_12_18.sp4_v_b_0 <X> T_12_18.sp4_h_r_6
 (5 9)  (605 297)  (605 297)  routing T_12_18.sp4_h_l_37 <X> T_12_18.sp4_v_b_6
 (6 9)  (606 297)  (606 297)  routing T_12_18.sp4_v_b_0 <X> T_12_18.sp4_h_r_6
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (621 297)  (621 297)  routing T_12_18.tnl_op_3 <X> T_12_18.lc_trk_g2_3
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 297)  (626 297)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (38 9)  (638 297)  (638 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (40 9)  (640 297)  (640 297)  LC_4 Logic Functioning bit
 (42 9)  (642 297)  (642 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (14 10)  (614 298)  (614 298)  routing T_12_18.sp4_h_r_36 <X> T_12_18.lc_trk_g2_4
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 298)  (618 298)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g2_5
 (21 10)  (621 298)  (621 298)  routing T_12_18.sp4_v_t_26 <X> T_12_18.lc_trk_g2_7
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 298)  (623 298)  routing T_12_18.sp4_v_t_26 <X> T_12_18.lc_trk_g2_7
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (640 298)  (640 298)  LC_5 Logic Functioning bit
 (50 10)  (650 298)  (650 298)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (615 299)  (615 299)  routing T_12_18.sp4_h_r_36 <X> T_12_18.lc_trk_g2_4
 (16 11)  (616 299)  (616 299)  routing T_12_18.sp4_h_r_36 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (621 299)  (621 299)  routing T_12_18.sp4_v_t_26 <X> T_12_18.lc_trk_g2_7
 (26 11)  (626 299)  (626 299)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 299)  (630 299)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 299)  (631 299)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 299)  (640 299)  LC_5 Logic Functioning bit
 (41 11)  (641 299)  (641 299)  LC_5 Logic Functioning bit
 (12 12)  (612 300)  (612 300)  routing T_12_18.sp4_v_t_46 <X> T_12_18.sp4_h_r_11
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g3_1
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 300)  (623 300)  routing T_12_18.sp4_h_r_27 <X> T_12_18.lc_trk_g3_3
 (24 12)  (624 300)  (624 300)  routing T_12_18.sp4_h_r_27 <X> T_12_18.lc_trk_g3_3
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (41 12)  (641 300)  (641 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (50 12)  (650 300)  (650 300)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (615 301)  (615 301)  routing T_12_18.tnr_op_0 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (621 301)  (621 301)  routing T_12_18.sp4_h_r_27 <X> T_12_18.lc_trk_g3_3
 (26 13)  (626 301)  (626 301)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (42 13)  (642 301)  (642 301)  LC_6 Logic Functioning bit
 (46 13)  (646 301)  (646 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (653 301)  (653 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (3 14)  (603 302)  (603 302)  routing T_12_18.sp12_h_r_1 <X> T_12_18.sp12_v_t_22
 (15 14)  (615 302)  (615 302)  routing T_12_18.sp4_v_t_32 <X> T_12_18.lc_trk_g3_5
 (16 14)  (616 302)  (616 302)  routing T_12_18.sp4_v_t_32 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (624 302)  (624 302)  routing T_12_18.tnl_op_7 <X> T_12_18.lc_trk_g3_7
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 302)  (628 302)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (41 14)  (641 302)  (641 302)  LC_7 Logic Functioning bit
 (43 14)  (643 302)  (643 302)  LC_7 Logic Functioning bit
 (3 15)  (603 303)  (603 303)  routing T_12_18.sp12_h_r_1 <X> T_12_18.sp12_v_t_22
 (21 15)  (621 303)  (621 303)  routing T_12_18.tnl_op_7 <X> T_12_18.lc_trk_g3_7
 (26 15)  (626 303)  (626 303)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0


LogicTile_13_18

 (9 0)  (663 288)  (663 288)  routing T_13_18.sp4_h_l_47 <X> T_13_18.sp4_h_r_1
 (10 0)  (664 288)  (664 288)  routing T_13_18.sp4_h_l_47 <X> T_13_18.sp4_h_r_1
 (14 0)  (668 288)  (668 288)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g0_0
 (15 0)  (669 288)  (669 288)  routing T_13_18.sp4_h_r_1 <X> T_13_18.lc_trk_g0_1
 (16 0)  (670 288)  (670 288)  routing T_13_18.sp4_h_r_1 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (675 288)  (675 288)  routing T_13_18.sp12_h_r_3 <X> T_13_18.lc_trk_g0_3
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (678 288)  (678 288)  routing T_13_18.sp12_h_r_3 <X> T_13_18.lc_trk_g0_3
 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (13 1)  (667 289)  (667 289)  routing T_13_18.sp4_v_t_44 <X> T_13_18.sp4_h_r_2
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (672 289)  (672 289)  routing T_13_18.sp4_h_r_1 <X> T_13_18.lc_trk_g0_1
 (21 1)  (675 289)  (675 289)  routing T_13_18.sp12_h_r_3 <X> T_13_18.lc_trk_g0_3
 (30 1)  (684 289)  (684 289)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (662 290)  (662 290)  routing T_13_18.sp4_h_r_1 <X> T_13_18.sp4_h_l_36
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (14 4)  (668 292)  (668 292)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g1_0
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 292)  (678 292)  routing T_13_18.top_op_3 <X> T_13_18.lc_trk_g1_3
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (50 4)  (704 292)  (704 292)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (669 293)  (669 293)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (675 293)  (675 293)  routing T_13_18.top_op_3 <X> T_13_18.lc_trk_g1_3
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (1 6)  (655 294)  (655 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (3 6)  (657 294)  (657 294)  routing T_13_18.sp12_h_r_0 <X> T_13_18.sp12_v_t_23
 (25 6)  (679 294)  (679 294)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (1 7)  (655 295)  (655 295)  routing T_13_18.glb_netwk_4 <X> T_13_18.glb2local_0
 (3 7)  (657 295)  (657 295)  routing T_13_18.sp12_h_r_0 <X> T_13_18.sp12_v_t_23
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 295)  (678 295)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 295)  (686 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (687 295)  (687 295)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.input_2_3
 (34 7)  (688 295)  (688 295)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.input_2_3
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (672 296)  (672 296)  routing T_13_18.bnl_op_1 <X> T_13_18.lc_trk_g2_1
 (21 8)  (675 296)  (675 296)  routing T_13_18.sp4_v_t_14 <X> T_13_18.lc_trk_g2_3
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 296)  (677 296)  routing T_13_18.sp4_v_t_14 <X> T_13_18.lc_trk_g2_3
 (25 8)  (679 296)  (679 296)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g2_2
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (40 8)  (694 296)  (694 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (47 8)  (701 296)  (701 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (18 9)  (672 297)  (672 297)  routing T_13_18.bnl_op_1 <X> T_13_18.lc_trk_g2_1
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 297)  (678 297)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g2_2
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (15 10)  (669 298)  (669 298)  routing T_13_18.tnl_op_5 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 298)  (677 298)  routing T_13_18.sp4_v_b_47 <X> T_13_18.lc_trk_g2_7
 (24 10)  (678 298)  (678 298)  routing T_13_18.sp4_v_b_47 <X> T_13_18.lc_trk_g2_7
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (694 298)  (694 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (52 10)  (706 298)  (706 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (672 299)  (672 299)  routing T_13_18.tnl_op_5 <X> T_13_18.lc_trk_g2_5
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 299)  (677 299)  routing T_13_18.sp4_h_r_30 <X> T_13_18.lc_trk_g2_6
 (24 11)  (678 299)  (678 299)  routing T_13_18.sp4_h_r_30 <X> T_13_18.lc_trk_g2_6
 (25 11)  (679 299)  (679 299)  routing T_13_18.sp4_h_r_30 <X> T_13_18.lc_trk_g2_6
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (689 299)  (689 299)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.input_2_5
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (40 11)  (694 299)  (694 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (15 12)  (669 300)  (669 300)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g3_1
 (16 12)  (670 300)  (670 300)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g3_1
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (675 300)  (675 300)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g3_3
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (679 300)  (679 300)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g3_2
 (26 12)  (680 300)  (680 300)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 300)  (682 300)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (5 13)  (659 301)  (659 301)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_v_b_9
 (15 13)  (669 301)  (669 301)  routing T_13_18.sp4_v_t_29 <X> T_13_18.lc_trk_g3_0
 (16 13)  (670 301)  (670 301)  routing T_13_18.sp4_v_t_29 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (672 301)  (672 301)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g3_1
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 301)  (682 301)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (687 301)  (687 301)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.input_2_6
 (34 13)  (688 301)  (688 301)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.input_2_6
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (38 13)  (692 301)  (692 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (15 14)  (669 302)  (669 302)  routing T_13_18.sp4_h_l_16 <X> T_13_18.lc_trk_g3_5
 (16 14)  (670 302)  (670 302)  routing T_13_18.sp4_h_l_16 <X> T_13_18.lc_trk_g3_5
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (42 14)  (696 302)  (696 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (50 14)  (704 302)  (704 302)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (669 303)  (669 303)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g3_4
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (672 303)  (672 303)  routing T_13_18.sp4_h_l_16 <X> T_13_18.lc_trk_g3_5
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (678 303)  (678 303)  routing T_13_18.tnl_op_6 <X> T_13_18.lc_trk_g3_6
 (25 15)  (679 303)  (679 303)  routing T_13_18.tnl_op_6 <X> T_13_18.lc_trk_g3_6
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (42 15)  (696 303)  (696 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit
 (48 15)  (702 303)  (702 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_18

 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 288)  (736 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 288)  (743 288)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_0
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (4 1)  (712 289)  (712 289)  routing T_14_18.sp4_v_t_42 <X> T_14_18.sp4_h_r_0
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 289)  (736 289)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 289)  (741 289)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_0
 (35 1)  (743 289)  (743 289)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_0
 (51 1)  (759 289)  (759 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 290)  (748 290)  LC_1 Logic Functioning bit
 (42 2)  (750 290)  (750 290)  LC_1 Logic Functioning bit
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 291)  (732 291)  routing T_14_18.top_op_6 <X> T_14_18.lc_trk_g0_6
 (25 3)  (733 291)  (733 291)  routing T_14_18.top_op_6 <X> T_14_18.lc_trk_g0_6
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (748 291)  (748 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (51 3)  (759 291)  (759 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (722 292)  (722 292)  routing T_14_18.lft_op_0 <X> T_14_18.lc_trk_g1_0
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (46 4)  (754 292)  (754 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (755 292)  (755 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (756 292)  (756 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (758 292)  (758 292)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (759 292)  (759 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (761 292)  (761 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (708 293)  (708 293)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (1 5)  (709 293)  (709 293)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (15 5)  (723 293)  (723 293)  routing T_14_18.lft_op_0 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (52 5)  (760 293)  (760 293)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (5 6)  (713 294)  (713 294)  routing T_14_18.sp4_v_t_44 <X> T_14_18.sp4_h_l_38
 (15 6)  (723 294)  (723 294)  routing T_14_18.top_op_5 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 294)  (741 294)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (4 7)  (712 295)  (712 295)  routing T_14_18.sp4_v_t_44 <X> T_14_18.sp4_h_l_38
 (6 7)  (714 295)  (714 295)  routing T_14_18.sp4_v_t_44 <X> T_14_18.sp4_h_l_38
 (14 7)  (722 295)  (722 295)  routing T_14_18.top_op_4 <X> T_14_18.lc_trk_g1_4
 (15 7)  (723 295)  (723 295)  routing T_14_18.top_op_4 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (726 295)  (726 295)  routing T_14_18.top_op_5 <X> T_14_18.lc_trk_g1_5
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (47 7)  (755 295)  (755 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (1 8)  (709 296)  (709 296)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (41 8)  (749 296)  (749 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (46 8)  (754 296)  (754 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (760 296)  (760 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (1 9)  (709 297)  (709 297)  routing T_14_18.glb_netwk_4 <X> T_14_18.glb2local_1
 (14 9)  (722 297)  (722 297)  routing T_14_18.tnl_op_0 <X> T_14_18.lc_trk_g2_0
 (15 9)  (723 297)  (723 297)  routing T_14_18.tnl_op_0 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 297)  (731 297)  routing T_14_18.sp4_h_l_15 <X> T_14_18.lc_trk_g2_2
 (24 9)  (732 297)  (732 297)  routing T_14_18.sp4_h_l_15 <X> T_14_18.lc_trk_g2_2
 (25 9)  (733 297)  (733 297)  routing T_14_18.sp4_h_l_15 <X> T_14_18.lc_trk_g2_2
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 298)  (743 298)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.input_2_5
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 299)  (731 299)  routing T_14_18.sp4_h_r_30 <X> T_14_18.lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.sp4_h_r_30 <X> T_14_18.lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.sp4_h_r_30 <X> T_14_18.lc_trk_g2_6
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.input_2_5
 (34 11)  (742 299)  (742 299)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (21 12)  (729 300)  (729 300)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (731 300)  (731 300)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (25 12)  (733 300)  (733 300)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g3_2
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (42 12)  (750 300)  (750 300)  LC_6 Logic Functioning bit
 (43 12)  (751 300)  (751 300)  LC_6 Logic Functioning bit
 (50 12)  (758 300)  (758 300)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (722 301)  (722 301)  routing T_14_18.tnl_op_0 <X> T_14_18.lc_trk_g3_0
 (15 13)  (723 301)  (723 301)  routing T_14_18.tnl_op_0 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (729 301)  (729 301)  routing T_14_18.sp4_h_r_43 <X> T_14_18.lc_trk_g3_3
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (42 13)  (750 301)  (750 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (47 13)  (755 301)  (755 301)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 302)  (722 302)  routing T_14_18.sp4_h_r_36 <X> T_14_18.lc_trk_g3_4
 (15 15)  (723 303)  (723 303)  routing T_14_18.sp4_h_r_36 <X> T_14_18.lc_trk_g3_4
 (16 15)  (724 303)  (724 303)  routing T_14_18.sp4_h_r_36 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_15_18

 (4 0)  (766 288)  (766 288)  routing T_15_18.sp4_h_l_37 <X> T_15_18.sp4_v_b_0
 (21 0)  (783 288)  (783 288)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (5 1)  (767 289)  (767 289)  routing T_15_18.sp4_h_l_37 <X> T_15_18.sp4_v_b_0
 (14 1)  (776 289)  (776 289)  routing T_15_18.sp12_h_r_16 <X> T_15_18.lc_trk_g0_0
 (16 1)  (778 289)  (778 289)  routing T_15_18.sp12_h_r_16 <X> T_15_18.lc_trk_g0_0
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 289)  (786 289)  routing T_15_18.top_op_2 <X> T_15_18.lc_trk_g0_2
 (25 1)  (787 289)  (787 289)  routing T_15_18.top_op_2 <X> T_15_18.lc_trk_g0_2
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (785 290)  (785 290)  routing T_15_18.sp4_h_r_7 <X> T_15_18.lc_trk_g0_7
 (24 2)  (786 290)  (786 290)  routing T_15_18.sp4_h_r_7 <X> T_15_18.lc_trk_g0_7
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (48 2)  (810 290)  (810 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (14 3)  (776 291)  (776 291)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g0_4
 (15 3)  (777 291)  (777 291)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g0_4
 (16 3)  (778 291)  (778 291)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (783 291)  (783 291)  routing T_15_18.sp4_h_r_7 <X> T_15_18.lc_trk_g0_7
 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 291)  (789 291)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (795 291)  (795 291)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.input_2_1
 (34 3)  (796 291)  (796 291)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.input_2_1
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (43 3)  (805 291)  (805 291)  LC_1 Logic Functioning bit
 (4 4)  (766 292)  (766 292)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (6 4)  (768 292)  (768 292)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (9 4)  (771 292)  (771 292)  routing T_15_18.sp4_h_l_36 <X> T_15_18.sp4_h_r_4
 (10 4)  (772 292)  (772 292)  routing T_15_18.sp4_h_l_36 <X> T_15_18.sp4_h_r_4
 (12 4)  (774 292)  (774 292)  routing T_15_18.sp4_v_b_11 <X> T_15_18.sp4_h_r_5
 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (5 5)  (767 293)  (767 293)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (10 5)  (772 293)  (772 293)  routing T_15_18.sp4_h_r_11 <X> T_15_18.sp4_v_b_4
 (11 5)  (773 293)  (773 293)  routing T_15_18.sp4_v_b_11 <X> T_15_18.sp4_h_r_5
 (13 5)  (775 293)  (775 293)  routing T_15_18.sp4_v_b_11 <X> T_15_18.sp4_h_r_5
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (38 5)  (800 293)  (800 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (8 6)  (770 294)  (770 294)  routing T_15_18.sp4_v_t_47 <X> T_15_18.sp4_h_l_41
 (9 6)  (771 294)  (771 294)  routing T_15_18.sp4_v_t_47 <X> T_15_18.sp4_h_l_41
 (10 6)  (772 294)  (772 294)  routing T_15_18.sp4_v_t_47 <X> T_15_18.sp4_h_l_41
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (43 6)  (805 294)  (805 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (50 6)  (812 294)  (812 294)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (814 294)  (814 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (40 7)  (802 295)  (802 295)  LC_3 Logic Functioning bit
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (10 8)  (772 296)  (772 296)  routing T_15_18.sp4_v_t_39 <X> T_15_18.sp4_h_r_7
 (15 8)  (777 296)  (777 296)  routing T_15_18.sp12_v_b_1 <X> T_15_18.lc_trk_g2_1
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (780 296)  (780 296)  routing T_15_18.sp12_v_b_1 <X> T_15_18.lc_trk_g2_1
 (8 9)  (770 297)  (770 297)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_7
 (9 9)  (771 297)  (771 297)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_7
 (18 9)  (780 297)  (780 297)  routing T_15_18.sp12_v_b_1 <X> T_15_18.lc_trk_g2_1
 (14 10)  (776 298)  (776 298)  routing T_15_18.sp4_h_r_36 <X> T_15_18.lc_trk_g2_4
 (21 10)  (783 298)  (783 298)  routing T_15_18.sp4_h_r_39 <X> T_15_18.lc_trk_g2_7
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (785 298)  (785 298)  routing T_15_18.sp4_h_r_39 <X> T_15_18.lc_trk_g2_7
 (24 10)  (786 298)  (786 298)  routing T_15_18.sp4_h_r_39 <X> T_15_18.lc_trk_g2_7
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (38 10)  (800 298)  (800 298)  LC_5 Logic Functioning bit
 (39 10)  (801 298)  (801 298)  LC_5 Logic Functioning bit
 (48 10)  (810 298)  (810 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (15 11)  (777 299)  (777 299)  routing T_15_18.sp4_h_r_36 <X> T_15_18.lc_trk_g2_4
 (16 11)  (778 299)  (778 299)  routing T_15_18.sp4_h_r_36 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (40 11)  (802 299)  (802 299)  LC_5 Logic Functioning bit
 (41 11)  (803 299)  (803 299)  LC_5 Logic Functioning bit
 (42 11)  (804 299)  (804 299)  LC_5 Logic Functioning bit
 (43 11)  (805 299)  (805 299)  LC_5 Logic Functioning bit
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g3_1
 (15 13)  (777 301)  (777 301)  routing T_15_18.sp4_v_t_29 <X> T_15_18.lc_trk_g3_0
 (16 13)  (778 301)  (778 301)  routing T_15_18.sp4_v_t_29 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp4_h_l_15 <X> T_15_18.lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.sp4_h_l_15 <X> T_15_18.lc_trk_g3_2
 (25 13)  (787 301)  (787 301)  routing T_15_18.sp4_h_l_15 <X> T_15_18.lc_trk_g3_2
 (0 14)  (762 302)  (762 302)  routing T_15_18.glb_netwk_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 302)  (776 302)  routing T_15_18.sp4_v_b_36 <X> T_15_18.lc_trk_g3_4
 (15 14)  (777 302)  (777 302)  routing T_15_18.tnl_op_5 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (783 302)  (783 302)  routing T_15_18.wire_logic_cluster/lc_7/out <X> T_15_18.lc_trk_g3_7
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (787 302)  (787 302)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g3_6
 (26 14)  (788 302)  (788 302)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 302)  (793 302)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 302)  (795 302)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 302)  (796 302)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 302)  (797 302)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.input_2_7
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (37 14)  (799 302)  (799 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (39 14)  (801 302)  (801 302)  LC_7 Logic Functioning bit
 (40 14)  (802 302)  (802 302)  LC_7 Logic Functioning bit
 (42 14)  (804 302)  (804 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (47 14)  (809 302)  (809 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (776 303)  (776 303)  routing T_15_18.sp4_v_b_36 <X> T_15_18.lc_trk_g3_4
 (16 15)  (778 303)  (778 303)  routing T_15_18.sp4_v_b_36 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (780 303)  (780 303)  routing T_15_18.tnl_op_5 <X> T_15_18.lc_trk_g3_5
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 303)  (785 303)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g3_6
 (24 15)  (786 303)  (786 303)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g3_6
 (25 15)  (787 303)  (787 303)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g3_6
 (27 15)  (789 303)  (789 303)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 303)  (790 303)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 303)  (792 303)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 303)  (794 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (797 303)  (797 303)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.input_2_7
 (36 15)  (798 303)  (798 303)  LC_7 Logic Functioning bit
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (38 15)  (800 303)  (800 303)  LC_7 Logic Functioning bit
 (42 15)  (804 303)  (804 303)  LC_7 Logic Functioning bit
 (44 15)  (806 303)  (806 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (8 0)  (824 288)  (824 288)  routing T_16_18.sp4_h_l_36 <X> T_16_18.sp4_h_r_1
 (26 0)  (842 288)  (842 288)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 288)  (843 288)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 288)  (844 288)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 288)  (847 288)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 288)  (849 288)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 288)  (850 288)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 288)  (851 288)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_0
 (38 0)  (854 288)  (854 288)  LC_0 Logic Functioning bit
 (39 0)  (855 288)  (855 288)  LC_0 Logic Functioning bit
 (41 0)  (857 288)  (857 288)  LC_0 Logic Functioning bit
 (52 0)  (868 288)  (868 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (830 289)  (830 289)  routing T_16_18.top_op_0 <X> T_16_18.lc_trk_g0_0
 (15 1)  (831 289)  (831 289)  routing T_16_18.top_op_0 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 289)  (840 289)  routing T_16_18.top_op_2 <X> T_16_18.lc_trk_g0_2
 (25 1)  (841 289)  (841 289)  routing T_16_18.top_op_2 <X> T_16_18.lc_trk_g0_2
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 289)  (846 289)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (849 289)  (849 289)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_0
 (34 1)  (850 289)  (850 289)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_0
 (35 1)  (851 289)  (851 289)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_0
 (38 1)  (854 289)  (854 289)  LC_0 Logic Functioning bit
 (39 1)  (855 289)  (855 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 290)  (830 290)  routing T_16_18.sp4_h_l_1 <X> T_16_18.lc_trk_g0_4
 (26 2)  (842 290)  (842 290)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (31 2)  (847 290)  (847 290)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 290)  (852 290)  LC_1 Logic Functioning bit
 (38 2)  (854 290)  (854 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (15 3)  (831 291)  (831 291)  routing T_16_18.sp4_h_l_1 <X> T_16_18.lc_trk_g0_4
 (16 3)  (832 291)  (832 291)  routing T_16_18.sp4_h_l_1 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (842 291)  (842 291)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 291)  (844 291)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 291)  (853 291)  LC_1 Logic Functioning bit
 (39 3)  (855 291)  (855 291)  LC_1 Logic Functioning bit
 (14 4)  (830 292)  (830 292)  routing T_16_18.sp4_h_r_8 <X> T_16_18.lc_trk_g1_0
 (15 4)  (831 292)  (831 292)  routing T_16_18.top_op_1 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (19 4)  (835 292)  (835 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (842 292)  (842 292)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 292)  (844 292)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 292)  (846 292)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (43 4)  (859 292)  (859 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (15 5)  (831 293)  (831 293)  routing T_16_18.sp4_h_r_8 <X> T_16_18.lc_trk_g1_0
 (16 5)  (832 293)  (832 293)  routing T_16_18.sp4_h_r_8 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (834 293)  (834 293)  routing T_16_18.top_op_1 <X> T_16_18.lc_trk_g1_1
 (26 5)  (842 293)  (842 293)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 293)  (843 293)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 293)  (846 293)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 293)  (848 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 293)  (851 293)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.input_2_2
 (36 5)  (852 293)  (852 293)  LC_2 Logic Functioning bit
 (15 6)  (831 294)  (831 294)  routing T_16_18.top_op_5 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (837 294)  (837 294)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (18 7)  (834 295)  (834 295)  routing T_16_18.top_op_5 <X> T_16_18.lc_trk_g1_5
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (48 7)  (864 295)  (864 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (820 296)  (820 296)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_6
 (6 8)  (822 296)  (822 296)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_6
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g2_1
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 296)  (844 296)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 296)  (846 296)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 296)  (849 296)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (5 9)  (821 297)  (821 297)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_6
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 297)  (846 297)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 297)  (848 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (850 297)  (850 297)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.input_2_4
 (36 9)  (852 297)  (852 297)  LC_4 Logic Functioning bit
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (839 298)  (839 298)  routing T_16_18.sp12_v_b_23 <X> T_16_18.lc_trk_g2_7
 (25 10)  (841 298)  (841 298)  routing T_16_18.wire_logic_cluster/lc_6/out <X> T_16_18.lc_trk_g2_6
 (26 10)  (842 298)  (842 298)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 298)  (847 298)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 298)  (850 298)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (45 10)  (861 298)  (861 298)  LC_5 Logic Functioning bit
 (21 11)  (837 299)  (837 299)  routing T_16_18.sp12_v_b_23 <X> T_16_18.lc_trk_g2_7
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 299)  (842 299)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 299)  (844 299)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 299)  (848 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (849 299)  (849 299)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.input_2_5
 (34 11)  (850 299)  (850 299)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.input_2_5
 (28 12)  (844 300)  (844 300)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 300)  (846 300)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (38 12)  (854 300)  (854 300)  LC_6 Logic Functioning bit
 (45 12)  (861 300)  (861 300)  LC_6 Logic Functioning bit
 (14 13)  (830 301)  (830 301)  routing T_16_18.sp4_h_r_24 <X> T_16_18.lc_trk_g3_0
 (15 13)  (831 301)  (831 301)  routing T_16_18.sp4_h_r_24 <X> T_16_18.lc_trk_g3_0
 (16 13)  (832 301)  (832 301)  routing T_16_18.sp4_h_r_24 <X> T_16_18.lc_trk_g3_0
 (17 13)  (833 301)  (833 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 301)  (841 301)  routing T_16_18.sp4_r_v_b_42 <X> T_16_18.lc_trk_g3_2
 (30 13)  (846 301)  (846 301)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (14 14)  (830 302)  (830 302)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g3_4
 (21 14)  (837 302)  (837 302)  routing T_16_18.sp4_v_t_26 <X> T_16_18.lc_trk_g3_7
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (839 302)  (839 302)  routing T_16_18.sp4_v_t_26 <X> T_16_18.lc_trk_g3_7
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (14 15)  (830 303)  (830 303)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g3_4
 (15 15)  (831 303)  (831 303)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g3_4
 (16 15)  (832 303)  (832 303)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (837 303)  (837 303)  routing T_16_18.sp4_v_t_26 <X> T_16_18.lc_trk_g3_7
 (26 15)  (842 303)  (842 303)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (39 15)  (855 303)  (855 303)  LC_7 Logic Functioning bit
 (51 15)  (867 303)  (867 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_18

 (27 0)  (901 288)  (901 288)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 288)  (902 288)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (37 0)  (911 288)  (911 288)  LC_0 Logic Functioning bit
 (38 0)  (912 288)  (912 288)  LC_0 Logic Functioning bit
 (39 0)  (913 288)  (913 288)  LC_0 Logic Functioning bit
 (44 0)  (918 288)  (918 288)  LC_0 Logic Functioning bit
 (45 0)  (919 288)  (919 288)  LC_0 Logic Functioning bit
 (40 1)  (914 289)  (914 289)  LC_0 Logic Functioning bit
 (41 1)  (915 289)  (915 289)  LC_0 Logic Functioning bit
 (42 1)  (916 289)  (916 289)  LC_0 Logic Functioning bit
 (43 1)  (917 289)  (917 289)  LC_0 Logic Functioning bit
 (45 1)  (919 289)  (919 289)  LC_0 Logic Functioning bit
 (50 1)  (924 289)  (924 289)  Carry_In_Mux bit 

 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (901 290)  (901 290)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 290)  (902 290)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (37 2)  (911 290)  (911 290)  LC_1 Logic Functioning bit
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (39 2)  (913 290)  (913 290)  LC_1 Logic Functioning bit
 (44 2)  (918 290)  (918 290)  LC_1 Logic Functioning bit
 (45 2)  (919 290)  (919 290)  LC_1 Logic Functioning bit
 (0 3)  (874 291)  (874 291)  routing T_17_18.glb_netwk_1 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (40 3)  (914 291)  (914 291)  LC_1 Logic Functioning bit
 (41 3)  (915 291)  (915 291)  LC_1 Logic Functioning bit
 (42 3)  (916 291)  (916 291)  LC_1 Logic Functioning bit
 (43 3)  (917 291)  (917 291)  LC_1 Logic Functioning bit
 (45 3)  (919 291)  (919 291)  LC_1 Logic Functioning bit
 (21 4)  (895 292)  (895 292)  routing T_17_18.wire_logic_cluster/lc_3/out <X> T_17_18.lc_trk_g1_3
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 292)  (899 292)  routing T_17_18.wire_logic_cluster/lc_2/out <X> T_17_18.lc_trk_g1_2
 (27 4)  (901 292)  (901 292)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (44 4)  (918 292)  (918 292)  LC_2 Logic Functioning bit
 (45 4)  (919 292)  (919 292)  LC_2 Logic Functioning bit
 (12 5)  (886 293)  (886 293)  routing T_17_18.sp4_h_r_5 <X> T_17_18.sp4_v_b_5
 (22 5)  (896 293)  (896 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 293)  (904 293)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (40 5)  (914 293)  (914 293)  LC_2 Logic Functioning bit
 (41 5)  (915 293)  (915 293)  LC_2 Logic Functioning bit
 (42 5)  (916 293)  (916 293)  LC_2 Logic Functioning bit
 (43 5)  (917 293)  (917 293)  LC_2 Logic Functioning bit
 (45 5)  (919 293)  (919 293)  LC_2 Logic Functioning bit
 (17 6)  (891 294)  (891 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 294)  (892 294)  routing T_17_18.wire_logic_cluster/lc_5/out <X> T_17_18.lc_trk_g1_5
 (21 6)  (895 294)  (895 294)  routing T_17_18.wire_logic_cluster/lc_7/out <X> T_17_18.lc_trk_g1_7
 (22 6)  (896 294)  (896 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (899 294)  (899 294)  routing T_17_18.wire_logic_cluster/lc_6/out <X> T_17_18.lc_trk_g1_6
 (27 6)  (901 294)  (901 294)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (44 6)  (918 294)  (918 294)  LC_3 Logic Functioning bit
 (45 6)  (919 294)  (919 294)  LC_3 Logic Functioning bit
 (22 7)  (896 295)  (896 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (904 295)  (904 295)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (914 295)  (914 295)  LC_3 Logic Functioning bit
 (41 7)  (915 295)  (915 295)  LC_3 Logic Functioning bit
 (42 7)  (916 295)  (916 295)  LC_3 Logic Functioning bit
 (43 7)  (917 295)  (917 295)  LC_3 Logic Functioning bit
 (45 7)  (919 295)  (919 295)  LC_3 Logic Functioning bit
 (27 8)  (901 296)  (901 296)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 296)  (902 296)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 296)  (904 296)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (39 8)  (913 296)  (913 296)  LC_4 Logic Functioning bit
 (44 8)  (918 296)  (918 296)  LC_4 Logic Functioning bit
 (45 8)  (919 296)  (919 296)  LC_4 Logic Functioning bit
 (40 9)  (914 297)  (914 297)  LC_4 Logic Functioning bit
 (41 9)  (915 297)  (915 297)  LC_4 Logic Functioning bit
 (42 9)  (916 297)  (916 297)  LC_4 Logic Functioning bit
 (43 9)  (917 297)  (917 297)  LC_4 Logic Functioning bit
 (45 9)  (919 297)  (919 297)  LC_4 Logic Functioning bit
 (27 10)  (901 298)  (901 298)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 298)  (904 298)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (37 10)  (911 298)  (911 298)  LC_5 Logic Functioning bit
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (39 10)  (913 298)  (913 298)  LC_5 Logic Functioning bit
 (44 10)  (918 298)  (918 298)  LC_5 Logic Functioning bit
 (45 10)  (919 298)  (919 298)  LC_5 Logic Functioning bit
 (40 11)  (914 299)  (914 299)  LC_5 Logic Functioning bit
 (41 11)  (915 299)  (915 299)  LC_5 Logic Functioning bit
 (42 11)  (916 299)  (916 299)  LC_5 Logic Functioning bit
 (43 11)  (917 299)  (917 299)  LC_5 Logic Functioning bit
 (45 11)  (919 299)  (919 299)  LC_5 Logic Functioning bit
 (14 12)  (888 300)  (888 300)  routing T_17_18.wire_logic_cluster/lc_0/out <X> T_17_18.lc_trk_g3_0
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 300)  (892 300)  routing T_17_18.wire_logic_cluster/lc_1/out <X> T_17_18.lc_trk_g3_1
 (27 12)  (901 300)  (901 300)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 300)  (904 300)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 300)  (910 300)  LC_6 Logic Functioning bit
 (37 12)  (911 300)  (911 300)  LC_6 Logic Functioning bit
 (38 12)  (912 300)  (912 300)  LC_6 Logic Functioning bit
 (39 12)  (913 300)  (913 300)  LC_6 Logic Functioning bit
 (44 12)  (918 300)  (918 300)  LC_6 Logic Functioning bit
 (45 12)  (919 300)  (919 300)  LC_6 Logic Functioning bit
 (17 13)  (891 301)  (891 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (904 301)  (904 301)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (914 301)  (914 301)  LC_6 Logic Functioning bit
 (41 13)  (915 301)  (915 301)  LC_6 Logic Functioning bit
 (42 13)  (916 301)  (916 301)  LC_6 Logic Functioning bit
 (43 13)  (917 301)  (917 301)  LC_6 Logic Functioning bit
 (45 13)  (919 301)  (919 301)  LC_6 Logic Functioning bit
 (0 14)  (874 302)  (874 302)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 302)  (888 302)  routing T_17_18.wire_logic_cluster/lc_4/out <X> T_17_18.lc_trk_g3_4
 (15 14)  (889 302)  (889 302)  routing T_17_18.sp4_h_l_16 <X> T_17_18.lc_trk_g3_5
 (16 14)  (890 302)  (890 302)  routing T_17_18.sp4_h_l_16 <X> T_17_18.lc_trk_g3_5
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (901 302)  (901 302)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 302)  (903 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 302)  (904 302)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (911 302)  (911 302)  LC_7 Logic Functioning bit
 (39 14)  (913 302)  (913 302)  LC_7 Logic Functioning bit
 (41 14)  (915 302)  (915 302)  LC_7 Logic Functioning bit
 (43 14)  (917 302)  (917 302)  LC_7 Logic Functioning bit
 (45 14)  (919 302)  (919 302)  LC_7 Logic Functioning bit
 (0 15)  (874 303)  (874 303)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 303)  (875 303)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (17 15)  (891 303)  (891 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (892 303)  (892 303)  routing T_17_18.sp4_h_l_16 <X> T_17_18.lc_trk_g3_5
 (30 15)  (904 303)  (904 303)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (37 15)  (911 303)  (911 303)  LC_7 Logic Functioning bit
 (39 15)  (913 303)  (913 303)  LC_7 Logic Functioning bit
 (41 15)  (915 303)  (915 303)  LC_7 Logic Functioning bit
 (43 15)  (917 303)  (917 303)  LC_7 Logic Functioning bit
 (45 15)  (919 303)  (919 303)  LC_7 Logic Functioning bit
 (48 15)  (922 303)  (922 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_18

 (2 0)  (930 288)  (930 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (27 0)  (955 288)  (955 288)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 288)  (956 288)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 288)  (959 288)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 288)  (961 288)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 288)  (964 288)  LC_0 Logic Functioning bit
 (38 0)  (966 288)  (966 288)  LC_0 Logic Functioning bit
 (45 0)  (973 288)  (973 288)  LC_0 Logic Functioning bit
 (36 1)  (964 289)  (964 289)  LC_0 Logic Functioning bit
 (38 1)  (966 289)  (966 289)  LC_0 Logic Functioning bit
 (47 1)  (975 289)  (975 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (949 292)  (949 292)  routing T_18_18.bnr_op_3 <X> T_18_18.lc_trk_g1_3
 (22 4)  (950 292)  (950 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (21 5)  (949 293)  (949 293)  routing T_18_18.bnr_op_3 <X> T_18_18.lc_trk_g1_3
 (19 8)  (947 296)  (947 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (17 10)  (945 298)  (945 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 298)  (946 298)  routing T_18_18.wire_logic_cluster/lc_5/out <X> T_18_18.lc_trk_g2_5
 (19 10)  (947 298)  (947 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 298)  (962 298)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 298)  (964 298)  LC_5 Logic Functioning bit
 (38 10)  (966 298)  (966 298)  LC_5 Logic Functioning bit
 (45 10)  (973 298)  (973 298)  LC_5 Logic Functioning bit
 (27 11)  (955 299)  (955 299)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 299)  (956 299)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 299)  (959 299)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 299)  (965 299)  LC_5 Logic Functioning bit
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (14 13)  (942 301)  (942 301)  routing T_18_18.sp4_r_v_b_40 <X> T_18_18.lc_trk_g3_0
 (17 13)  (945 301)  (945 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_19_18

 (8 2)  (990 290)  (990 290)  routing T_19_18.sp4_h_r_1 <X> T_19_18.sp4_h_l_36
 (15 4)  (997 292)  (997 292)  routing T_19_18.sp4_h_r_1 <X> T_19_18.lc_trk_g1_1
 (16 4)  (998 292)  (998 292)  routing T_19_18.sp4_h_r_1 <X> T_19_18.lc_trk_g1_1
 (17 4)  (999 292)  (999 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (1007 292)  (1007 292)  routing T_19_18.sp4_h_r_10 <X> T_19_18.lc_trk_g1_2
 (5 5)  (987 293)  (987 293)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_v_b_3
 (18 5)  (1000 293)  (1000 293)  routing T_19_18.sp4_h_r_1 <X> T_19_18.lc_trk_g1_1
 (22 5)  (1004 293)  (1004 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1005 293)  (1005 293)  routing T_19_18.sp4_h_r_10 <X> T_19_18.lc_trk_g1_2
 (24 5)  (1006 293)  (1006 293)  routing T_19_18.sp4_h_r_10 <X> T_19_18.lc_trk_g1_2
 (22 6)  (1004 294)  (1004 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1005 294)  (1005 294)  routing T_19_18.sp12_h_r_23 <X> T_19_18.lc_trk_g1_7
 (21 7)  (1003 295)  (1003 295)  routing T_19_18.sp12_h_r_23 <X> T_19_18.lc_trk_g1_7
 (26 8)  (1008 296)  (1008 296)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 296)  (1009 296)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 296)  (1013 296)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 296)  (1015 296)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 296)  (1016 296)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 296)  (1017 296)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.input_2_4
 (37 8)  (1019 296)  (1019 296)  LC_4 Logic Functioning bit
 (42 8)  (1024 296)  (1024 296)  LC_4 Logic Functioning bit
 (43 8)  (1025 296)  (1025 296)  LC_4 Logic Functioning bit
 (26 9)  (1008 297)  (1008 297)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 297)  (1010 297)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 297)  (1012 297)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 297)  (1013 297)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 297)  (1014 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1016 297)  (1016 297)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.input_2_4
 (35 9)  (1017 297)  (1017 297)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.input_2_4
 (42 9)  (1024 297)  (1024 297)  LC_4 Logic Functioning bit
 (43 9)  (1025 297)  (1025 297)  LC_4 Logic Functioning bit
 (25 10)  (1007 298)  (1007 298)  routing T_19_18.sp4_v_b_38 <X> T_19_18.lc_trk_g2_6
 (14 11)  (996 299)  (996 299)  routing T_19_18.sp4_r_v_b_36 <X> T_19_18.lc_trk_g2_4
 (17 11)  (999 299)  (999 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1004 299)  (1004 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 299)  (1005 299)  routing T_19_18.sp4_v_b_38 <X> T_19_18.lc_trk_g2_6
 (25 11)  (1007 299)  (1007 299)  routing T_19_18.sp4_v_b_38 <X> T_19_18.lc_trk_g2_6
 (10 12)  (992 300)  (992 300)  routing T_19_18.sp4_v_t_40 <X> T_19_18.sp4_h_r_10
 (14 14)  (996 302)  (996 302)  routing T_19_18.sp4_h_r_36 <X> T_19_18.lc_trk_g3_4
 (26 14)  (1008 302)  (1008 302)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 302)  (1009 302)  routing T_19_18.lc_trk_g1_1 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 302)  (1013 302)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 302)  (1015 302)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (11 15)  (993 303)  (993 303)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_h_l_46
 (13 15)  (995 303)  (995 303)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_h_l_46
 (15 15)  (997 303)  (997 303)  routing T_19_18.sp4_h_r_36 <X> T_19_18.lc_trk_g3_4
 (16 15)  (998 303)  (998 303)  routing T_19_18.sp4_h_r_36 <X> T_19_18.lc_trk_g3_4
 (17 15)  (999 303)  (999 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (1004 303)  (1004 303)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1006 303)  (1006 303)  routing T_19_18.tnl_op_6 <X> T_19_18.lc_trk_g3_6
 (25 15)  (1007 303)  (1007 303)  routing T_19_18.tnl_op_6 <X> T_19_18.lc_trk_g3_6
 (27 15)  (1009 303)  (1009 303)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 303)  (1010 303)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (40 15)  (1022 303)  (1022 303)  LC_7 Logic Functioning bit
 (42 15)  (1024 303)  (1024 303)  LC_7 Logic Functioning bit


LogicTile_20_18

 (8 0)  (1044 288)  (1044 288)  routing T_20_18.sp4_h_l_36 <X> T_20_18.sp4_h_r_1
 (15 0)  (1051 288)  (1051 288)  routing T_20_18.sp4_h_r_1 <X> T_20_18.lc_trk_g0_1
 (16 0)  (1052 288)  (1052 288)  routing T_20_18.sp4_h_r_1 <X> T_20_18.lc_trk_g0_1
 (17 0)  (1053 288)  (1053 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (28 0)  (1064 288)  (1064 288)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 288)  (1065 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 288)  (1066 288)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 288)  (1068 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 288)  (1069 288)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 288)  (1070 288)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 288)  (1071 288)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.input_2_0
 (37 0)  (1073 288)  (1073 288)  LC_0 Logic Functioning bit
 (39 0)  (1075 288)  (1075 288)  LC_0 Logic Functioning bit
 (40 0)  (1076 288)  (1076 288)  LC_0 Logic Functioning bit
 (42 0)  (1078 288)  (1078 288)  LC_0 Logic Functioning bit
 (52 0)  (1088 288)  (1088 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (1054 289)  (1054 289)  routing T_20_18.sp4_h_r_1 <X> T_20_18.lc_trk_g0_1
 (27 1)  (1063 289)  (1063 289)  routing T_20_18.lc_trk_g1_1 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 289)  (1065 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 289)  (1066 289)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 289)  (1068 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1069 289)  (1069 289)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.input_2_0
 (37 1)  (1073 289)  (1073 289)  LC_0 Logic Functioning bit
 (39 1)  (1075 289)  (1075 289)  LC_0 Logic Functioning bit
 (42 1)  (1078 289)  (1078 289)  LC_0 Logic Functioning bit
 (14 2)  (1050 290)  (1050 290)  routing T_20_18.lft_op_4 <X> T_20_18.lc_trk_g0_4
 (8 3)  (1044 291)  (1044 291)  routing T_20_18.sp4_h_l_36 <X> T_20_18.sp4_v_t_36
 (15 3)  (1051 291)  (1051 291)  routing T_20_18.lft_op_4 <X> T_20_18.lc_trk_g0_4
 (17 3)  (1053 291)  (1053 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (15 4)  (1051 292)  (1051 292)  routing T_20_18.sp4_h_r_1 <X> T_20_18.lc_trk_g1_1
 (16 4)  (1052 292)  (1052 292)  routing T_20_18.sp4_h_r_1 <X> T_20_18.lc_trk_g1_1
 (17 4)  (1053 292)  (1053 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (1054 293)  (1054 293)  routing T_20_18.sp4_h_r_1 <X> T_20_18.lc_trk_g1_1
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 294)  (1066 294)  routing T_20_18.lc_trk_g0_4 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 294)  (1067 294)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 294)  (1069 294)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 294)  (1073 294)  LC_3 Logic Functioning bit
 (39 6)  (1075 294)  (1075 294)  LC_3 Logic Functioning bit
 (40 6)  (1076 294)  (1076 294)  LC_3 Logic Functioning bit
 (42 6)  (1078 294)  (1078 294)  LC_3 Logic Functioning bit
 (29 7)  (1065 295)  (1065 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 295)  (1068 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1069 295)  (1069 295)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.input_2_3
 (34 7)  (1070 295)  (1070 295)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.input_2_3
 (37 7)  (1073 295)  (1073 295)  LC_3 Logic Functioning bit
 (40 7)  (1076 295)  (1076 295)  LC_3 Logic Functioning bit
 (42 7)  (1078 295)  (1078 295)  LC_3 Logic Functioning bit
 (52 7)  (1088 295)  (1088 295)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (19 8)  (1055 296)  (1055 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (14 10)  (1050 298)  (1050 298)  routing T_20_18.sp4_v_b_36 <X> T_20_18.lc_trk_g2_4
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1060 298)  (1060 298)  routing T_20_18.tnl_op_7 <X> T_20_18.lc_trk_g2_7
 (14 11)  (1050 299)  (1050 299)  routing T_20_18.sp4_v_b_36 <X> T_20_18.lc_trk_g2_4
 (16 11)  (1052 299)  (1052 299)  routing T_20_18.sp4_v_b_36 <X> T_20_18.lc_trk_g2_4
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (1057 299)  (1057 299)  routing T_20_18.tnl_op_7 <X> T_20_18.lc_trk_g2_7
 (14 13)  (1050 301)  (1050 301)  routing T_20_18.sp4_r_v_b_40 <X> T_20_18.lc_trk_g3_0
 (17 13)  (1053 301)  (1053 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (19 13)  (1055 301)  (1055 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (1055 303)  (1055 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_24_18

 (3 2)  (1255 290)  (1255 290)  routing T_24_18.sp12_v_t_23 <X> T_24_18.sp12_h_l_23


LogicTile_26_18

 (3 2)  (1351 290)  (1351 290)  routing T_26_18.sp12_v_t_23 <X> T_26_18.sp12_h_l_23


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23


LogicTile_32_18

 (3 2)  (1675 290)  (1675 290)  routing T_32_18.sp12_v_t_23 <X> T_32_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (17 5)  (0 277)  (0 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (6 13)  (11 285)  (11 285)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (3 1)  (183 273)  (183 273)  routing T_4_17.sp12_h_l_23 <X> T_4_17.sp12_v_b_0
 (9 6)  (189 278)  (189 278)  routing T_4_17.sp4_h_r_1 <X> T_4_17.sp4_h_l_41
 (10 6)  (190 278)  (190 278)  routing T_4_17.sp4_h_r_1 <X> T_4_17.sp4_h_l_41


LogicTile_7_17

 (17 2)  (359 274)  (359 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (28 4)  (370 276)  (370 276)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 276)  (371 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 276)  (372 276)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 276)  (373 276)  routing T_7_17.lc_trk_g0_5 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 276)  (374 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (378 276)  (378 276)  LC_2 Logic Functioning bit
 (37 4)  (379 276)  (379 276)  LC_2 Logic Functioning bit
 (38 4)  (380 276)  (380 276)  LC_2 Logic Functioning bit
 (39 4)  (381 276)  (381 276)  LC_2 Logic Functioning bit
 (41 4)  (383 276)  (383 276)  LC_2 Logic Functioning bit
 (43 4)  (385 276)  (385 276)  LC_2 Logic Functioning bit
 (36 5)  (378 277)  (378 277)  LC_2 Logic Functioning bit
 (37 5)  (379 277)  (379 277)  LC_2 Logic Functioning bit
 (38 5)  (380 277)  (380 277)  LC_2 Logic Functioning bit
 (39 5)  (381 277)  (381 277)  LC_2 Logic Functioning bit
 (41 5)  (383 277)  (383 277)  LC_2 Logic Functioning bit
 (43 5)  (385 277)  (385 277)  LC_2 Logic Functioning bit
 (47 5)  (389 277)  (389 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (1 8)  (343 280)  (343 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (343 281)  (343 281)  routing T_7_17.glb_netwk_4 <X> T_7_17.glb2local_1
 (17 10)  (359 282)  (359 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5


LogicTile_10_17

 (3 5)  (495 277)  (495 277)  routing T_10_17.sp12_h_l_23 <X> T_10_17.sp12_h_r_0


LogicTile_11_17

 (3 0)  (549 272)  (549 272)  routing T_11_17.sp12_h_r_0 <X> T_11_17.sp12_v_b_0
 (15 0)  (561 272)  (561 272)  routing T_11_17.top_op_1 <X> T_11_17.lc_trk_g0_1
 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 272)  (579 272)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 272)  (582 272)  LC_0 Logic Functioning bit
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (41 0)  (587 272)  (587 272)  LC_0 Logic Functioning bit
 (43 0)  (589 272)  (589 272)  LC_0 Logic Functioning bit
 (3 1)  (549 273)  (549 273)  routing T_11_17.sp12_h_r_0 <X> T_11_17.sp12_v_b_0
 (18 1)  (564 273)  (564 273)  routing T_11_17.top_op_1 <X> T_11_17.lc_trk_g0_1
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 273)  (574 273)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (40 1)  (586 273)  (586 273)  LC_0 Logic Functioning bit
 (42 1)  (588 273)  (588 273)  LC_0 Logic Functioning bit
 (53 1)  (599 273)  (599 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (571 274)  (571 274)  routing T_11_17.sp4_h_r_14 <X> T_11_17.lc_trk_g0_6
 (26 2)  (572 274)  (572 274)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 274)  (579 274)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (569 275)  (569 275)  routing T_11_17.sp4_h_r_14 <X> T_11_17.lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.sp4_h_r_14 <X> T_11_17.lc_trk_g0_6
 (27 3)  (573 275)  (573 275)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (39 3)  (585 275)  (585 275)  LC_1 Logic Functioning bit
 (15 4)  (561 276)  (561 276)  routing T_11_17.top_op_1 <X> T_11_17.lc_trk_g1_1
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 276)  (570 276)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g1_3
 (28 4)  (574 276)  (574 276)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 276)  (579 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (40 4)  (586 276)  (586 276)  LC_2 Logic Functioning bit
 (45 4)  (591 276)  (591 276)  LC_2 Logic Functioning bit
 (50 4)  (596 276)  (596 276)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (564 277)  (564 277)  routing T_11_17.top_op_1 <X> T_11_17.lc_trk_g1_1
 (21 5)  (567 277)  (567 277)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g1_3
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 277)  (576 277)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (39 5)  (585 277)  (585 277)  LC_2 Logic Functioning bit
 (53 5)  (599 277)  (599 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (567 278)  (567 278)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g1_7
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 7)  (560 279)  (560 279)  routing T_11_17.sp4_h_r_4 <X> T_11_17.lc_trk_g1_4
 (15 7)  (561 279)  (561 279)  routing T_11_17.sp4_h_r_4 <X> T_11_17.lc_trk_g1_4
 (16 7)  (562 279)  (562 279)  routing T_11_17.sp4_h_r_4 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 280)  (574 280)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 280)  (577 280)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (42 8)  (588 280)  (588 280)  LC_4 Logic Functioning bit
 (48 8)  (594 280)  (594 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (14 9)  (560 281)  (560 281)  routing T_11_17.sp4_r_v_b_32 <X> T_11_17.lc_trk_g2_0
 (17 9)  (563 281)  (563 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (567 281)  (567 281)  routing T_11_17.sp4_r_v_b_35 <X> T_11_17.lc_trk_g2_3
 (26 9)  (572 281)  (572 281)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 281)  (573 281)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 281)  (578 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (580 281)  (580 281)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.input_2_4
 (38 9)  (584 281)  (584 281)  LC_4 Logic Functioning bit
 (42 9)  (588 281)  (588 281)  LC_4 Logic Functioning bit
 (53 9)  (599 281)  (599 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 11)  (561 283)  (561 283)  routing T_11_17.sp4_v_t_33 <X> T_11_17.lc_trk_g2_4
 (16 11)  (562 283)  (562 283)  routing T_11_17.sp4_v_t_33 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (15 12)  (561 284)  (561 284)  routing T_11_17.rgt_op_1 <X> T_11_17.lc_trk_g3_1
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 284)  (564 284)  routing T_11_17.rgt_op_1 <X> T_11_17.lc_trk_g3_1
 (25 12)  (571 284)  (571 284)  routing T_11_17.wire_logic_cluster/lc_2/out <X> T_11_17.lc_trk_g3_2
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 284)  (573 284)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 284)  (581 284)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.input_2_6
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (38 12)  (584 284)  (584 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (15 13)  (561 285)  (561 285)  routing T_11_17.tnr_op_0 <X> T_11_17.lc_trk_g3_0
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (574 285)  (574 285)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 285)  (578 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 285)  (581 285)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.input_2_6
 (28 14)  (574 286)  (574 286)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 286)  (577 286)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 286)  (580 286)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (38 14)  (584 286)  (584 286)  LC_7 Logic Functioning bit
 (39 14)  (585 286)  (585 286)  LC_7 Logic Functioning bit
 (40 14)  (586 286)  (586 286)  LC_7 Logic Functioning bit
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (50 14)  (596 286)  (596 286)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (597 286)  (597 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (554 287)  (554 287)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_47
 (9 15)  (555 287)  (555 287)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_47
 (10 15)  (556 287)  (556 287)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_47
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (570 287)  (570 287)  routing T_11_17.tnr_op_6 <X> T_11_17.lc_trk_g3_6
 (26 15)  (572 287)  (572 287)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 287)  (577 287)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 287)  (582 287)  LC_7 Logic Functioning bit
 (38 15)  (584 287)  (584 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (3 0)  (603 272)  (603 272)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_b_0
 (11 0)  (611 272)  (611 272)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_v_b_2
 (14 0)  (614 272)  (614 272)  routing T_12_17.sp4_h_r_8 <X> T_12_17.lc_trk_g0_0
 (15 0)  (615 272)  (615 272)  routing T_12_17.top_op_1 <X> T_12_17.lc_trk_g0_1
 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (626 272)  (626 272)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_b_0
 (15 1)  (615 273)  (615 273)  routing T_12_17.sp4_h_r_8 <X> T_12_17.lc_trk_g0_0
 (16 1)  (616 273)  (616 273)  routing T_12_17.sp4_h_r_8 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (618 273)  (618 273)  routing T_12_17.top_op_1 <X> T_12_17.lc_trk_g0_1
 (26 1)  (626 273)  (626 273)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 273)  (630 273)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 273)  (633 273)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.input_2_0
 (34 1)  (634 273)  (634 273)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.input_2_0
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (50 2)  (650 274)  (650 274)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g0_6
 (25 3)  (625 275)  (625 275)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g0_6
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (38 3)  (638 275)  (638 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (51 3)  (651 275)  (651 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (653 275)  (653 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (617 276)  (617 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 276)  (618 276)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g1_1
 (25 4)  (625 276)  (625 276)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g1_2
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (40 4)  (640 276)  (640 276)  LC_2 Logic Functioning bit
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (14 5)  (614 277)  (614 277)  routing T_12_17.top_op_0 <X> T_12_17.lc_trk_g1_0
 (15 5)  (615 277)  (615 277)  routing T_12_17.top_op_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (634 277)  (634 277)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.input_2_2
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (40 5)  (640 277)  (640 277)  LC_2 Logic Functioning bit
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (50 6)  (650 278)  (650 278)  Cascade bit: LH_LC03_inmux02_5

 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (5 8)  (605 280)  (605 280)  routing T_12_17.sp4_v_t_43 <X> T_12_17.sp4_h_r_6
 (10 8)  (610 280)  (610 280)  routing T_12_17.sp4_v_t_39 <X> T_12_17.sp4_h_r_7
 (21 8)  (621 280)  (621 280)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g2_3
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 280)  (633 280)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (10 9)  (610 281)  (610 281)  routing T_12_17.sp4_h_r_2 <X> T_12_17.sp4_v_b_7
 (26 9)  (626 281)  (626 281)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 281)  (632 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (634 281)  (634 281)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.input_2_4
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (13 10)  (613 282)  (613 282)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_v_t_45
 (21 10)  (621 282)  (621 282)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 282)  (634 282)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (641 282)  (641 282)  LC_5 Logic Functioning bit
 (43 10)  (643 282)  (643 282)  LC_5 Logic Functioning bit
 (12 11)  (612 283)  (612 283)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_v_t_45
 (41 11)  (641 283)  (641 283)  LC_5 Logic Functioning bit
 (43 11)  (643 283)  (643 283)  LC_5 Logic Functioning bit
 (51 11)  (651 283)  (651 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (615 284)  (615 284)  routing T_12_17.tnl_op_1 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.tnl_op_3 <X> T_12_17.lc_trk_g3_3
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (38 12)  (638 284)  (638 284)  LC_6 Logic Functioning bit
 (41 12)  (641 284)  (641 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (18 13)  (618 285)  (618 285)  routing T_12_17.tnl_op_1 <X> T_12_17.lc_trk_g3_1
 (21 13)  (621 285)  (621 285)  routing T_12_17.tnl_op_3 <X> T_12_17.lc_trk_g3_3
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (623 285)  (623 285)  routing T_12_17.sp4_v_b_42 <X> T_12_17.lc_trk_g3_2
 (24 13)  (624 285)  (624 285)  routing T_12_17.sp4_v_b_42 <X> T_12_17.lc_trk_g3_2
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (37 13)  (637 285)  (637 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (39 13)  (639 285)  (639 285)  LC_6 Logic Functioning bit
 (41 13)  (641 285)  (641 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit
 (4 14)  (604 286)  (604 286)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_v_t_44
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 286)  (633 286)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 286)  (634 286)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (41 14)  (641 286)  (641 286)  LC_7 Logic Functioning bit
 (43 14)  (643 286)  (643 286)  LC_7 Logic Functioning bit
 (52 14)  (652 286)  (652 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (605 287)  (605 287)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_v_t_44
 (31 15)  (631 287)  (631 287)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (41 15)  (641 287)  (641 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit
 (51 15)  (651 287)  (651 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (653 287)  (653 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_17

 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (675 272)  (675 272)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 272)  (679 272)  routing T_13_17.sp4_h_l_7 <X> T_13_17.lc_trk_g0_2
 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 272)  (684 272)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (13 1)  (667 273)  (667 273)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_h_r_2
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 273)  (677 273)  routing T_13_17.sp4_h_l_7 <X> T_13_17.lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.sp4_h_l_7 <X> T_13_17.lc_trk_g0_2
 (25 1)  (679 273)  (679 273)  routing T_13_17.sp4_h_l_7 <X> T_13_17.lc_trk_g0_2
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.input_2_0
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (53 1)  (707 273)  (707 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (658 274)  (658 274)  routing T_13_17.sp4_h_r_0 <X> T_13_17.sp4_v_t_37
 (15 2)  (669 274)  (669 274)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g0_5
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 274)  (672 274)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g0_5
 (25 2)  (679 274)  (679 274)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g0_6
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (5 3)  (659 275)  (659 275)  routing T_13_17.sp4_h_r_0 <X> T_13_17.sp4_v_t_37
 (14 3)  (668 275)  (668 275)  routing T_13_17.sp12_h_r_20 <X> T_13_17.lc_trk_g0_4
 (16 3)  (670 275)  (670 275)  routing T_13_17.sp12_h_r_20 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (51 3)  (705 275)  (705 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (675 276)  (675 276)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 276)  (680 276)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 277)  (677 277)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g1_2
 (25 5)  (679 277)  (679 277)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g1_2
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (11 6)  (665 278)  (665 278)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_v_t_40
 (13 6)  (667 278)  (667 278)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_v_t_40
 (14 6)  (668 278)  (668 278)  routing T_13_17.lft_op_4 <X> T_13_17.lc_trk_g1_4
 (21 6)  (675 278)  (675 278)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 278)  (679 278)  routing T_13_17.sp12_h_l_5 <X> T_13_17.lc_trk_g1_6
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (50 6)  (704 278)  (704 278)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (666 279)  (666 279)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_v_t_40
 (15 7)  (669 279)  (669 279)  routing T_13_17.lft_op_4 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.sp12_h_l_5 <X> T_13_17.lc_trk_g1_6
 (25 7)  (679 279)  (679 279)  routing T_13_17.sp12_h_l_5 <X> T_13_17.lc_trk_g1_6
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (42 7)  (696 279)  (696 279)  LC_3 Logic Functioning bit
 (47 7)  (701 279)  (701 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (705 279)  (705 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (656 280)  (656 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (14 9)  (668 281)  (668 281)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g2_0
 (15 9)  (669 281)  (669 281)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (675 281)  (675 281)  routing T_13_17.sp4_r_v_b_35 <X> T_13_17.lc_trk_g2_3
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (14 11)  (668 283)  (668 283)  routing T_13_17.sp4_r_v_b_36 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 283)  (677 283)  routing T_13_17.sp4_v_b_46 <X> T_13_17.lc_trk_g2_6
 (24 11)  (678 283)  (678 283)  routing T_13_17.sp4_v_b_46 <X> T_13_17.lc_trk_g2_6
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 283)  (682 283)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (14 12)  (668 284)  (668 284)  routing T_13_17.sp4_v_t_21 <X> T_13_17.lc_trk_g3_0
 (15 12)  (669 284)  (669 284)  routing T_13_17.tnr_op_1 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.tnr_op_3 <X> T_13_17.lc_trk_g3_3
 (26 12)  (680 284)  (680 284)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (47 12)  (701 284)  (701 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (704 284)  (704 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 285)  (668 285)  routing T_13_17.sp4_v_t_21 <X> T_13_17.lc_trk_g3_0
 (16 13)  (670 285)  (670 285)  routing T_13_17.sp4_v_t_21 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (38 13)  (692 285)  (692 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (41 13)  (695 285)  (695 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (44 13)  (698 285)  (698 285)  LC_6 Logic Functioning bit
 (46 13)  (700 285)  (700 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (52 14)  (706 286)  (706 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (662 287)  (662 287)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_47
 (9 15)  (663 287)  (663 287)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_47
 (10 15)  (664 287)  (664 287)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_47
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (678 287)  (678 287)  routing T_13_17.tnl_op_6 <X> T_13_17.lc_trk_g3_6
 (25 15)  (679 287)  (679 287)  routing T_13_17.tnl_op_6 <X> T_13_17.lc_trk_g3_6
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit
 (44 15)  (698 287)  (698 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (48 1)  (756 273)  (756 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (27 3)  (735 275)  (735 275)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (0 4)  (708 276)  (708 276)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (1 4)  (709 276)  (709 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (45 4)  (753 276)  (753 276)  LC_2 Logic Functioning bit
 (0 5)  (708 277)  (708 277)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (1 5)  (709 277)  (709 277)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (16 5)  (724 277)  (724 277)  routing T_14_17.sp12_h_r_8 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (53 5)  (761 277)  (761 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (42 7)  (750 279)  (750 279)  LC_3 Logic Functioning bit
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (731 282)  (731 282)  routing T_14_17.sp12_v_b_23 <X> T_14_17.lc_trk_g2_7
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (45 10)  (753 282)  (753 282)  LC_5 Logic Functioning bit
 (14 11)  (722 283)  (722 283)  routing T_14_17.sp4_r_v_b_36 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (729 283)  (729 283)  routing T_14_17.sp12_v_b_23 <X> T_14_17.lc_trk_g2_7
 (27 11)  (735 283)  (735 283)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 283)  (736 283)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (40 11)  (748 283)  (748 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 284)  (731 284)  routing T_14_17.sp12_v_b_11 <X> T_14_17.lc_trk_g3_3
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (14 13)  (722 285)  (722 285)  routing T_14_17.sp12_v_b_16 <X> T_14_17.lc_trk_g3_0
 (16 13)  (724 285)  (724 285)  routing T_14_17.sp12_v_b_16 <X> T_14_17.lc_trk_g3_0
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (48 13)  (756 285)  (756 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (722 287)  (722 287)  routing T_14_17.sp4_r_v_b_44 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 287)  (731 287)  routing T_14_17.sp4_h_r_30 <X> T_14_17.lc_trk_g3_6
 (24 15)  (732 287)  (732 287)  routing T_14_17.sp4_h_r_30 <X> T_14_17.lc_trk_g3_6
 (25 15)  (733 287)  (733 287)  routing T_14_17.sp4_h_r_30 <X> T_14_17.lc_trk_g3_6


LogicTile_15_17

 (8 1)  (770 273)  (770 273)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_1
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 273)  (785 273)  routing T_15_17.sp4_v_b_18 <X> T_15_17.lc_trk_g0_2
 (24 1)  (786 273)  (786 273)  routing T_15_17.sp4_v_b_18 <X> T_15_17.lc_trk_g0_2
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (776 275)  (776 275)  routing T_15_17.sp4_r_v_b_28 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (0 4)  (762 276)  (762 276)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (1 4)  (763 276)  (763 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 277)  (762 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (1 5)  (763 277)  (763 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (10 5)  (772 277)  (772 277)  routing T_15_17.sp4_h_r_11 <X> T_15_17.sp4_v_b_4
 (9 6)  (771 278)  (771 278)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_41
 (10 6)  (772 278)  (772 278)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_41
 (11 6)  (773 278)  (773 278)  routing T_15_17.sp4_h_r_11 <X> T_15_17.sp4_v_t_40
 (13 6)  (775 278)  (775 278)  routing T_15_17.sp4_h_r_11 <X> T_15_17.sp4_v_t_40
 (12 7)  (774 279)  (774 279)  routing T_15_17.sp4_h_r_11 <X> T_15_17.sp4_v_t_40
 (22 8)  (784 280)  (784 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 280)  (785 280)  routing T_15_17.sp4_v_t_30 <X> T_15_17.lc_trk_g2_3
 (24 8)  (786 280)  (786 280)  routing T_15_17.sp4_v_t_30 <X> T_15_17.lc_trk_g2_3
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (38 8)  (800 280)  (800 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 281)  (793 281)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (43 9)  (805 281)  (805 281)  LC_4 Logic Functioning bit
 (21 10)  (783 282)  (783 282)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (762 286)  (762 286)  routing T_15_17.glb_netwk_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (766 286)  (766 286)  routing T_15_17.sp4_v_b_1 <X> T_15_17.sp4_v_t_44
 (6 14)  (768 286)  (768 286)  routing T_15_17.sp4_v_b_1 <X> T_15_17.sp4_v_t_44
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (37 14)  (799 286)  (799 286)  LC_7 Logic Functioning bit
 (38 14)  (800 286)  (800 286)  LC_7 Logic Functioning bit
 (39 14)  (801 286)  (801 286)  LC_7 Logic Functioning bit
 (45 14)  (807 286)  (807 286)  LC_7 Logic Functioning bit
 (31 15)  (793 287)  (793 287)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (38 15)  (800 287)  (800 287)  LC_7 Logic Functioning bit
 (39 15)  (801 287)  (801 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (8 0)  (824 272)  (824 272)  routing T_16_17.sp4_h_l_36 <X> T_16_17.sp4_h_r_1
 (19 0)  (835 272)  (835 272)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (27 0)  (843 272)  (843 272)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 272)  (846 272)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g0_5 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 272)  (851 272)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.input_2_0
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 273)  (840 273)  routing T_16_17.top_op_2 <X> T_16_17.lc_trk_g0_2
 (25 1)  (841 273)  (841 273)  routing T_16_17.top_op_2 <X> T_16_17.lc_trk_g0_2
 (26 1)  (842 273)  (842 273)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (850 273)  (850 273)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.input_2_0
 (35 1)  (851 273)  (851 273)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.input_2_0
 (12 2)  (828 274)  (828 274)  routing T_16_17.sp4_v_t_39 <X> T_16_17.sp4_h_l_39
 (15 2)  (831 274)  (831 274)  routing T_16_17.top_op_5 <X> T_16_17.lc_trk_g0_5
 (17 2)  (833 274)  (833 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (11 3)  (827 275)  (827 275)  routing T_16_17.sp4_v_t_39 <X> T_16_17.sp4_h_l_39
 (18 3)  (834 275)  (834 275)  routing T_16_17.top_op_5 <X> T_16_17.lc_trk_g0_5
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (22 6)  (838 278)  (838 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 278)  (840 278)  routing T_16_17.top_op_7 <X> T_16_17.lc_trk_g1_7
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (14 7)  (830 279)  (830 279)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g1_4
 (15 7)  (831 279)  (831 279)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (837 279)  (837 279)  routing T_16_17.top_op_7 <X> T_16_17.lc_trk_g1_7
 (12 10)  (828 282)  (828 282)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_h_l_45
 (11 11)  (827 283)  (827 283)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_h_l_45
 (2 12)  (818 284)  (818 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_17

 (0 0)  (874 272)  (874 272)  Negative Clock bit

 (17 0)  (891 272)  (891 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (10 1)  (884 273)  (884 273)  routing T_17_17.sp4_h_r_8 <X> T_17_17.sp4_v_b_1
 (18 1)  (892 273)  (892 273)  routing T_17_17.sp4_r_v_b_34 <X> T_17_17.lc_trk_g0_1
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 273)  (897 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (24 1)  (898 273)  (898 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (25 1)  (899 273)  (899 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (5 2)  (879 274)  (879 274)  routing T_17_17.sp4_v_b_0 <X> T_17_17.sp4_h_l_37
 (0 3)  (874 275)  (874 275)  routing T_17_17.glb_netwk_1 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23
 (1 4)  (875 276)  (875 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 277)  (874 277)  routing T_17_17.glb_netwk_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (9 6)  (883 278)  (883 278)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_h_l_41
 (10 6)  (884 278)  (884 278)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_h_l_41
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 278)  (902 278)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 278)  (907 278)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (43 6)  (917 278)  (917 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (47 6)  (921 278)  (921 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (901 279)  (901 279)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (14 9)  (888 281)  (888 281)  routing T_17_17.sp4_r_v_b_32 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 281)  (899 281)  routing T_17_17.sp4_r_v_b_34 <X> T_17_17.lc_trk_g2_2
 (14 10)  (888 282)  (888 282)  routing T_17_17.sp4_v_b_36 <X> T_17_17.lc_trk_g2_4
 (28 10)  (902 282)  (902 282)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 282)  (904 282)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (45 10)  (919 282)  (919 282)  LC_5 Logic Functioning bit
 (51 10)  (925 282)  (925 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (882 283)  (882 283)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_t_42
 (9 11)  (883 283)  (883 283)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_t_42
 (10 11)  (884 283)  (884 283)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_t_42
 (14 11)  (888 283)  (888 283)  routing T_17_17.sp4_v_b_36 <X> T_17_17.lc_trk_g2_4
 (16 11)  (890 283)  (890 283)  routing T_17_17.sp4_v_b_36 <X> T_17_17.lc_trk_g2_4
 (17 11)  (891 283)  (891 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 283)  (905 283)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 283)  (910 283)  LC_5 Logic Functioning bit
 (37 11)  (911 283)  (911 283)  LC_5 Logic Functioning bit
 (38 11)  (912 283)  (912 283)  LC_5 Logic Functioning bit
 (39 11)  (913 283)  (913 283)  LC_5 Logic Functioning bit
 (41 11)  (915 283)  (915 283)  LC_5 Logic Functioning bit
 (43 11)  (917 283)  (917 283)  LC_5 Logic Functioning bit
 (6 12)  (880 284)  (880 284)  routing T_17_17.sp4_v_t_43 <X> T_17_17.sp4_v_b_9
 (5 13)  (879 285)  (879 285)  routing T_17_17.sp4_v_t_43 <X> T_17_17.sp4_v_b_9
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 15)  (885 287)  (885 287)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_h_l_46
 (13 15)  (887 287)  (887 287)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_h_l_46
 (15 15)  (889 287)  (889 287)  routing T_17_17.sp4_v_t_33 <X> T_17_17.lc_trk_g3_4
 (16 15)  (890 287)  (890 287)  routing T_17_17.sp4_v_t_33 <X> T_17_17.lc_trk_g3_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_18_17

 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_7 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_7 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (3 2)  (931 274)  (931 274)  routing T_18_17.sp12_v_t_23 <X> T_18_17.sp12_h_l_23
 (0 3)  (928 275)  (928 275)  routing T_18_17.glb_netwk_7 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (27 4)  (955 276)  (955 276)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 276)  (956 276)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 276)  (959 276)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 276)  (961 276)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 276)  (962 276)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 276)  (964 276)  LC_2 Logic Functioning bit
 (38 4)  (966 276)  (966 276)  LC_2 Logic Functioning bit
 (45 4)  (973 276)  (973 276)  LC_2 Logic Functioning bit
 (47 4)  (975 276)  (975 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (928 277)  (928 277)  routing T_18_17.glb_netwk_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (28 5)  (956 277)  (956 277)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (964 277)  (964 277)  LC_2 Logic Functioning bit
 (37 5)  (965 277)  (965 277)  LC_2 Logic Functioning bit
 (38 5)  (966 277)  (966 277)  LC_2 Logic Functioning bit
 (39 5)  (967 277)  (967 277)  LC_2 Logic Functioning bit
 (41 5)  (969 277)  (969 277)  LC_2 Logic Functioning bit
 (43 5)  (971 277)  (971 277)  LC_2 Logic Functioning bit
 (14 9)  (942 281)  (942 281)  routing T_18_17.sp12_v_b_16 <X> T_18_17.lc_trk_g2_0
 (16 9)  (944 281)  (944 281)  routing T_18_17.sp12_v_b_16 <X> T_18_17.lc_trk_g2_0
 (17 9)  (945 281)  (945 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (16 13)  (944 285)  (944 285)  routing T_18_17.sp12_v_b_8 <X> T_18_17.lc_trk_g3_0
 (17 13)  (945 285)  (945 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (928 286)  (928 286)  routing T_18_17.glb_netwk_4 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 286)  (929 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 15)  (944 287)  (944 287)  routing T_18_17.sp12_v_b_12 <X> T_18_17.lc_trk_g3_4
 (17 15)  (945 287)  (945 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (19 15)  (947 287)  (947 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_17

 (3 0)  (985 272)  (985 272)  routing T_19_17.sp12_v_t_23 <X> T_19_17.sp12_v_b_0
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (990 274)  (990 274)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_h_l_36
 (10 2)  (992 274)  (992 274)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_h_l_36
 (12 5)  (994 277)  (994 277)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_v_b_5
 (13 6)  (995 278)  (995 278)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_v_t_40
 (15 6)  (997 278)  (997 278)  routing T_19_17.bot_op_5 <X> T_19_17.lc_trk_g1_5
 (17 6)  (999 278)  (999 278)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (1003 278)  (1003 278)  routing T_19_17.sp12_h_l_4 <X> T_19_17.lc_trk_g1_7
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1006 278)  (1006 278)  routing T_19_17.sp12_h_l_4 <X> T_19_17.lc_trk_g1_7
 (27 6)  (1009 278)  (1009 278)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 278)  (1012 278)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 278)  (1013 278)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 278)  (1016 278)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (38 6)  (1020 278)  (1020 278)  LC_3 Logic Functioning bit
 (45 6)  (1027 278)  (1027 278)  LC_3 Logic Functioning bit
 (12 7)  (994 279)  (994 279)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_v_t_40
 (21 7)  (1003 279)  (1003 279)  routing T_19_17.sp12_h_l_4 <X> T_19_17.lc_trk_g1_7
 (30 7)  (1012 279)  (1012 279)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (38 7)  (1020 279)  (1020 279)  LC_3 Logic Functioning bit
 (6 12)  (988 284)  (988 284)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_9
 (5 13)  (987 285)  (987 285)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_9


LogicTile_20_17

 (2 0)  (1038 272)  (1038 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 3)  (1044 275)  (1044 275)  routing T_20_17.sp4_h_l_36 <X> T_20_17.sp4_v_t_36


LogicTile_21_17

 (8 2)  (1098 274)  (1098 274)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_36
 (10 2)  (1100 274)  (1100 274)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_36
 (12 2)  (1102 274)  (1102 274)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_l_39
 (11 3)  (1101 275)  (1101 275)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_l_39
 (13 3)  (1103 275)  (1103 275)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_l_39
 (13 6)  (1103 278)  (1103 278)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_t_40
 (12 7)  (1102 279)  (1102 279)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_t_40
 (12 10)  (1102 282)  (1102 282)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_l_45
 (11 11)  (1101 283)  (1101 283)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_l_45


LogicTile_22_17

 (2 0)  (1146 272)  (1146 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (14 13)  (1740 285)  (1740 285)  routing T_33_17.span4_vert_t_15 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (6 4)  (11 260)  (11 260)  routing T_0_16.span12_horz_13 <X> T_0_16.lc_trk_g0_5
 (7 4)  (10 260)  (10 260)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_13 lc_trk_g0_5
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g0_5 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 7)  (183 263)  (183 263)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_v_t_23


LogicTile_6_16

 (3 10)  (291 266)  (291 266)  routing T_6_16.sp12_h_r_1 <X> T_6_16.sp12_h_l_22
 (3 11)  (291 267)  (291 267)  routing T_6_16.sp12_h_r_1 <X> T_6_16.sp12_h_l_22


LogicTile_10_16

 (2 12)  (494 268)  (494 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_16

 (26 2)  (572 258)  (572 258)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (37 2)  (583 258)  (583 258)  LC_1 Logic Functioning bit
 (39 2)  (585 258)  (585 258)  LC_1 Logic Functioning bit
 (40 2)  (586 258)  (586 258)  LC_1 Logic Functioning bit
 (42 2)  (588 258)  (588 258)  LC_1 Logic Functioning bit
 (47 2)  (593 258)  (593 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (572 259)  (572 259)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 259)  (574 259)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 259)  (582 259)  LC_1 Logic Functioning bit
 (38 3)  (584 259)  (584 259)  LC_1 Logic Functioning bit
 (41 3)  (587 259)  (587 259)  LC_1 Logic Functioning bit
 (43 3)  (589 259)  (589 259)  LC_1 Logic Functioning bit
 (10 4)  (556 260)  (556 260)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_h_r_4
 (4 9)  (550 265)  (550 265)  routing T_11_16.sp4_v_t_36 <X> T_11_16.sp4_h_r_6
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7


LogicTile_12_16

 (5 0)  (605 256)  (605 256)  routing T_12_16.sp4_v_t_37 <X> T_12_16.sp4_h_r_0
 (22 1)  (622 257)  (622 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (625 257)  (625 257)  routing T_12_16.sp4_r_v_b_33 <X> T_12_16.lc_trk_g0_2
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (600 260)  (600 260)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 4)  (601 260)  (601 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (614 260)  (614 260)  routing T_12_16.sp4_h_r_8 <X> T_12_16.lc_trk_g1_0
 (1 5)  (601 261)  (601 261)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (13 5)  (613 261)  (613 261)  routing T_12_16.sp4_v_t_37 <X> T_12_16.sp4_h_r_5
 (15 5)  (615 261)  (615 261)  routing T_12_16.sp4_h_r_8 <X> T_12_16.lc_trk_g1_0
 (16 5)  (616 261)  (616 261)  routing T_12_16.sp4_h_r_8 <X> T_12_16.lc_trk_g1_0
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (15 6)  (615 262)  (615 262)  routing T_12_16.sp4_h_r_13 <X> T_12_16.lc_trk_g1_5
 (16 6)  (616 262)  (616 262)  routing T_12_16.sp4_h_r_13 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.sp4_h_r_13 <X> T_12_16.lc_trk_g1_5
 (25 6)  (625 262)  (625 262)  routing T_12_16.sp12_h_l_5 <X> T_12_16.lc_trk_g1_6
 (26 6)  (626 262)  (626 262)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 262)  (628 262)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (51 6)  (651 262)  (651 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (624 263)  (624 263)  routing T_12_16.sp12_h_l_5 <X> T_12_16.lc_trk_g1_6
 (25 7)  (625 263)  (625 263)  routing T_12_16.sp12_h_l_5 <X> T_12_16.lc_trk_g1_6
 (28 7)  (628 263)  (628 263)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 263)  (632 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (633 263)  (633 263)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.input_2_3
 (34 7)  (634 263)  (634 263)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.input_2_3
 (35 7)  (635 263)  (635 263)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.input_2_3
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (40 7)  (640 263)  (640 263)  LC_3 Logic Functioning bit
 (2 8)  (602 264)  (602 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (25 8)  (625 264)  (625 264)  routing T_12_16.sp4_h_r_42 <X> T_12_16.lc_trk_g2_2
 (14 9)  (614 265)  (614 265)  routing T_12_16.sp12_v_b_16 <X> T_12_16.lc_trk_g2_0
 (16 9)  (616 265)  (616 265)  routing T_12_16.sp12_v_b_16 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 265)  (623 265)  routing T_12_16.sp4_h_r_42 <X> T_12_16.lc_trk_g2_2
 (24 9)  (624 265)  (624 265)  routing T_12_16.sp4_h_r_42 <X> T_12_16.lc_trk_g2_2
 (25 9)  (625 265)  (625 265)  routing T_12_16.sp4_h_r_42 <X> T_12_16.lc_trk_g2_2
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (626 266)  (626 266)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 266)  (628 266)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 266)  (634 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (38 10)  (638 266)  (638 266)  LC_5 Logic Functioning bit
 (39 10)  (639 266)  (639 266)  LC_5 Logic Functioning bit
 (41 10)  (641 266)  (641 266)  LC_5 Logic Functioning bit
 (43 10)  (643 266)  (643 266)  LC_5 Logic Functioning bit
 (18 11)  (618 267)  (618 267)  routing T_12_16.sp4_r_v_b_37 <X> T_12_16.lc_trk_g2_5
 (28 11)  (628 267)  (628 267)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (38 11)  (638 267)  (638 267)  LC_5 Logic Functioning bit
 (15 12)  (615 268)  (615 268)  routing T_12_16.rgt_op_1 <X> T_12_16.lc_trk_g3_1
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.rgt_op_1 <X> T_12_16.lc_trk_g3_1
 (21 12)  (621 268)  (621 268)  routing T_12_16.sp12_v_t_0 <X> T_12_16.lc_trk_g3_3
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 268)  (624 268)  routing T_12_16.sp12_v_t_0 <X> T_12_16.lc_trk_g3_3
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 268)  (631 268)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (37 12)  (637 268)  (637 268)  LC_6 Logic Functioning bit
 (39 12)  (639 268)  (639 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (50 12)  (650 268)  (650 268)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (621 269)  (621 269)  routing T_12_16.sp12_v_t_0 <X> T_12_16.lc_trk_g3_3
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (624 269)  (624 269)  routing T_12_16.tnl_op_2 <X> T_12_16.lc_trk_g3_2
 (25 13)  (625 269)  (625 269)  routing T_12_16.tnl_op_2 <X> T_12_16.lc_trk_g3_2
 (26 13)  (626 269)  (626 269)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 269)  (631 269)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 269)  (636 269)  LC_6 Logic Functioning bit
 (37 13)  (637 269)  (637 269)  LC_6 Logic Functioning bit
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (43 13)  (643 269)  (643 269)  LC_6 Logic Functioning bit
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (627 270)  (627 270)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 270)  (628 270)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 270)  (633 270)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (38 14)  (638 270)  (638 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (48 14)  (648 270)  (648 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (650 270)  (650 270)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (627 271)  (627 271)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 271)  (631 271)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (43 15)  (643 271)  (643 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (14 0)  (668 256)  (668 256)  routing T_13_16.sp4_h_r_8 <X> T_13_16.lc_trk_g0_0
 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 256)  (672 256)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g0_1
 (25 0)  (679 256)  (679 256)  routing T_13_16.sp4_v_b_2 <X> T_13_16.lc_trk_g0_2
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (41 0)  (695 256)  (695 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (15 1)  (669 257)  (669 257)  routing T_13_16.sp4_h_r_8 <X> T_13_16.lc_trk_g0_0
 (16 1)  (670 257)  (670 257)  routing T_13_16.sp4_h_r_8 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 257)  (677 257)  routing T_13_16.sp4_v_b_2 <X> T_13_16.lc_trk_g0_2
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (14 3)  (668 259)  (668 259)  routing T_13_16.sp4_r_v_b_28 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (41 3)  (695 259)  (695 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (48 3)  (702 259)  (702 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (665 260)  (665 260)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_5
 (13 4)  (667 260)  (667 260)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_5
 (15 4)  (669 260)  (669 260)  routing T_13_16.sp4_h_r_1 <X> T_13_16.lc_trk_g1_1
 (16 4)  (670 260)  (670 260)  routing T_13_16.sp4_h_r_1 <X> T_13_16.lc_trk_g1_1
 (17 4)  (671 260)  (671 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (27 4)  (681 260)  (681 260)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 260)  (684 260)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 260)  (685 260)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 260)  (687 260)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (40 4)  (694 260)  (694 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (42 4)  (696 260)  (696 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (50 4)  (704 260)  (704 260)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (666 261)  (666 261)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_5
 (18 5)  (672 261)  (672 261)  routing T_13_16.sp4_h_r_1 <X> T_13_16.lc_trk_g1_1
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (40 5)  (694 261)  (694 261)  LC_2 Logic Functioning bit
 (41 5)  (695 261)  (695 261)  LC_2 Logic Functioning bit
 (42 5)  (696 261)  (696 261)  LC_2 Logic Functioning bit
 (43 5)  (697 261)  (697 261)  LC_2 Logic Functioning bit
 (14 7)  (668 263)  (668 263)  routing T_13_16.sp4_r_v_b_28 <X> T_13_16.lc_trk_g1_4
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (15 8)  (669 264)  (669 264)  routing T_13_16.tnr_op_1 <X> T_13_16.lc_trk_g2_1
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.tnr_op_3 <X> T_13_16.lc_trk_g2_3
 (28 8)  (682 264)  (682 264)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (41 8)  (695 264)  (695 264)  LC_4 Logic Functioning bit
 (43 8)  (697 264)  (697 264)  LC_4 Logic Functioning bit
 (3 9)  (657 265)  (657 265)  routing T_13_16.sp12_h_l_22 <X> T_13_16.sp12_v_b_1
 (26 9)  (680 265)  (680 265)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (39 9)  (693 265)  (693 265)  LC_4 Logic Functioning bit
 (41 9)  (695 265)  (695 265)  LC_4 Logic Functioning bit
 (43 9)  (697 265)  (697 265)  LC_4 Logic Functioning bit
 (8 10)  (662 266)  (662 266)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_h_l_42
 (10 10)  (664 266)  (664 266)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_h_l_42
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 266)  (690 266)  LC_5 Logic Functioning bit
 (37 10)  (691 266)  (691 266)  LC_5 Logic Functioning bit
 (39 10)  (693 266)  (693 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (50 10)  (704 266)  (704 266)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (668 267)  (668 267)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g2_4
 (15 11)  (669 267)  (669 267)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g2_4
 (16 11)  (670 267)  (670 267)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (675 267)  (675 267)  routing T_13_16.sp4_r_v_b_39 <X> T_13_16.lc_trk_g2_7
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 267)  (677 267)  routing T_13_16.sp4_h_r_30 <X> T_13_16.lc_trk_g2_6
 (24 11)  (678 267)  (678 267)  routing T_13_16.sp4_h_r_30 <X> T_13_16.lc_trk_g2_6
 (25 11)  (679 267)  (679 267)  routing T_13_16.sp4_h_r_30 <X> T_13_16.lc_trk_g2_6
 (26 11)  (680 267)  (680 267)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 267)  (682 267)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 267)  (690 267)  LC_5 Logic Functioning bit
 (37 11)  (691 267)  (691 267)  LC_5 Logic Functioning bit
 (42 11)  (696 267)  (696 267)  LC_5 Logic Functioning bit
 (43 11)  (697 267)  (697 267)  LC_5 Logic Functioning bit
 (26 12)  (680 268)  (680 268)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 268)  (681 268)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 268)  (684 268)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 268)  (691 268)  LC_6 Logic Functioning bit
 (39 12)  (693 268)  (693 268)  LC_6 Logic Functioning bit
 (40 12)  (694 268)  (694 268)  LC_6 Logic Functioning bit
 (41 12)  (695 268)  (695 268)  LC_6 Logic Functioning bit
 (42 12)  (696 268)  (696 268)  LC_6 Logic Functioning bit
 (43 12)  (697 268)  (697 268)  LC_6 Logic Functioning bit
 (12 13)  (666 269)  (666 269)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_v_b_11
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (677 269)  (677 269)  routing T_13_16.sp4_h_l_15 <X> T_13_16.lc_trk_g3_2
 (24 13)  (678 269)  (678 269)  routing T_13_16.sp4_h_l_15 <X> T_13_16.lc_trk_g3_2
 (25 13)  (679 269)  (679 269)  routing T_13_16.sp4_h_l_15 <X> T_13_16.lc_trk_g3_2
 (28 13)  (682 269)  (682 269)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (40 13)  (694 269)  (694 269)  LC_6 Logic Functioning bit
 (41 13)  (695 269)  (695 269)  LC_6 Logic Functioning bit
 (42 13)  (696 269)  (696 269)  LC_6 Logic Functioning bit
 (43 13)  (697 269)  (697 269)  LC_6 Logic Functioning bit
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (689 270)  (689 270)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.input_2_7
 (39 14)  (693 270)  (693 270)  LC_7 Logic Functioning bit
 (40 14)  (694 270)  (694 270)  LC_7 Logic Functioning bit
 (43 14)  (697 270)  (697 270)  LC_7 Logic Functioning bit
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (677 271)  (677 271)  routing T_13_16.sp4_h_r_30 <X> T_13_16.lc_trk_g3_6
 (24 15)  (678 271)  (678 271)  routing T_13_16.sp4_h_r_30 <X> T_13_16.lc_trk_g3_6
 (25 15)  (679 271)  (679 271)  routing T_13_16.sp4_h_r_30 <X> T_13_16.lc_trk_g3_6
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 271)  (686 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 271)  (687 271)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.input_2_7
 (35 15)  (689 271)  (689 271)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.input_2_7
 (38 15)  (692 271)  (692 271)  LC_7 Logic Functioning bit
 (41 15)  (695 271)  (695 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (26 0)  (734 256)  (734 256)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (41 0)  (749 256)  (749 256)  LC_0 Logic Functioning bit
 (43 0)  (751 256)  (751 256)  LC_0 Logic Functioning bit
 (26 1)  (734 257)  (734 257)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 257)  (736 257)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (40 1)  (748 257)  (748 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (47 1)  (755 257)  (755 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (756 257)  (756 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (28 3)  (736 259)  (736 259)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (741 259)  (741 259)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.input_2_1
 (35 3)  (743 259)  (743 259)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.input_2_1
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (53 3)  (761 259)  (761 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 4)  (733 260)  (733 260)  routing T_14_16.sp4_h_l_7 <X> T_14_16.lc_trk_g1_2
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 260)  (741 260)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 260)  (748 260)  LC_2 Logic Functioning bit
 (50 4)  (758 260)  (758 260)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 261)  (731 261)  routing T_14_16.sp4_h_l_7 <X> T_14_16.lc_trk_g1_2
 (24 5)  (732 261)  (732 261)  routing T_14_16.sp4_h_l_7 <X> T_14_16.lc_trk_g1_2
 (25 5)  (733 261)  (733 261)  routing T_14_16.sp4_h_l_7 <X> T_14_16.lc_trk_g1_2
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 261)  (735 261)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 261)  (748 261)  LC_2 Logic Functioning bit
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (3 6)  (711 262)  (711 262)  routing T_14_16.sp12_v_b_0 <X> T_14_16.sp12_v_t_23
 (15 6)  (723 262)  (723 262)  routing T_14_16.top_op_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (37 6)  (745 262)  (745 262)  LC_3 Logic Functioning bit
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (39 6)  (747 262)  (747 262)  LC_3 Logic Functioning bit
 (42 6)  (750 262)  (750 262)  LC_3 Logic Functioning bit
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (46 6)  (754 262)  (754 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (758 262)  (758 262)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (726 263)  (726 263)  routing T_14_16.top_op_5 <X> T_14_16.lc_trk_g1_5
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (42 7)  (750 263)  (750 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (15 8)  (723 264)  (723 264)  routing T_14_16.sp4_h_r_41 <X> T_14_16.lc_trk_g2_1
 (16 8)  (724 264)  (724 264)  routing T_14_16.sp4_h_r_41 <X> T_14_16.lc_trk_g2_1
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 264)  (726 264)  routing T_14_16.sp4_h_r_41 <X> T_14_16.lc_trk_g2_1
 (21 8)  (729 264)  (729 264)  routing T_14_16.sp4_h_r_43 <X> T_14_16.lc_trk_g2_3
 (22 8)  (730 264)  (730 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (731 264)  (731 264)  routing T_14_16.sp4_h_r_43 <X> T_14_16.lc_trk_g2_3
 (24 8)  (732 264)  (732 264)  routing T_14_16.sp4_h_r_43 <X> T_14_16.lc_trk_g2_3
 (26 8)  (734 264)  (734 264)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 264)  (743 264)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_4
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (51 8)  (759 264)  (759 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (722 265)  (722 265)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g2_0
 (15 9)  (723 265)  (723 265)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g2_0
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (726 265)  (726 265)  routing T_14_16.sp4_h_r_41 <X> T_14_16.lc_trk_g2_1
 (21 9)  (729 265)  (729 265)  routing T_14_16.sp4_h_r_43 <X> T_14_16.lc_trk_g2_3
 (28 9)  (736 265)  (736 265)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 265)  (738 265)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 265)  (741 265)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_4
 (34 9)  (742 265)  (742 265)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_4
 (40 9)  (748 265)  (748 265)  LC_4 Logic Functioning bit
 (1 10)  (709 266)  (709 266)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (15 10)  (723 266)  (723 266)  routing T_14_16.sp4_h_l_16 <X> T_14_16.lc_trk_g2_5
 (16 10)  (724 266)  (724 266)  routing T_14_16.sp4_h_l_16 <X> T_14_16.lc_trk_g2_5
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (731 266)  (731 266)  routing T_14_16.sp12_v_t_12 <X> T_14_16.lc_trk_g2_7
 (26 10)  (734 266)  (734 266)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 266)  (735 266)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 266)  (738 266)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 266)  (741 266)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (43 10)  (751 266)  (751 266)  LC_5 Logic Functioning bit
 (1 11)  (709 267)  (709 267)  routing T_14_16.glb_netwk_4 <X> T_14_16.glb2local_2
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (726 267)  (726 267)  routing T_14_16.sp4_h_l_16 <X> T_14_16.lc_trk_g2_5
 (26 11)  (734 267)  (734 267)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (41 11)  (749 267)  (749 267)  LC_5 Logic Functioning bit
 (43 11)  (751 267)  (751 267)  LC_5 Logic Functioning bit
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 268)  (738 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (37 12)  (745 268)  (745 268)  LC_6 Logic Functioning bit
 (39 12)  (747 268)  (747 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (50 12)  (758 268)  (758 268)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 269)  (733 269)  routing T_14_16.sp4_r_v_b_42 <X> T_14_16.lc_trk_g3_2
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 269)  (735 269)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 269)  (739 269)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (42 13)  (750 269)  (750 269)  LC_6 Logic Functioning bit
 (43 13)  (751 269)  (751 269)  LC_6 Logic Functioning bit
 (14 14)  (722 270)  (722 270)  routing T_14_16.sp4_v_t_17 <X> T_14_16.lc_trk_g3_4
 (15 14)  (723 270)  (723 270)  routing T_14_16.rgt_op_5 <X> T_14_16.lc_trk_g3_5
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 270)  (726 270)  routing T_14_16.rgt_op_5 <X> T_14_16.lc_trk_g3_5
 (21 14)  (729 270)  (729 270)  routing T_14_16.sp4_v_t_26 <X> T_14_16.lc_trk_g3_7
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 270)  (731 270)  routing T_14_16.sp4_v_t_26 <X> T_14_16.lc_trk_g3_7
 (16 15)  (724 271)  (724 271)  routing T_14_16.sp4_v_t_17 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (729 271)  (729 271)  routing T_14_16.sp4_v_t_26 <X> T_14_16.lc_trk_g3_7
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 271)  (731 271)  routing T_14_16.sp4_h_r_30 <X> T_14_16.lc_trk_g3_6
 (24 15)  (732 271)  (732 271)  routing T_14_16.sp4_h_r_30 <X> T_14_16.lc_trk_g3_6
 (25 15)  (733 271)  (733 271)  routing T_14_16.sp4_h_r_30 <X> T_14_16.lc_trk_g3_6


LogicTile_15_16

 (4 0)  (766 256)  (766 256)  routing T_15_16.sp4_h_l_43 <X> T_15_16.sp4_v_b_0
 (6 0)  (768 256)  (768 256)  routing T_15_16.sp4_h_l_43 <X> T_15_16.sp4_v_b_0
 (5 1)  (767 257)  (767 257)  routing T_15_16.sp4_h_l_43 <X> T_15_16.sp4_v_b_0
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (5 2)  (767 258)  (767 258)  routing T_15_16.sp4_v_t_37 <X> T_15_16.sp4_h_l_37
 (25 2)  (787 258)  (787 258)  routing T_15_16.sp4_h_r_14 <X> T_15_16.lc_trk_g0_6
 (6 3)  (768 259)  (768 259)  routing T_15_16.sp4_v_t_37 <X> T_15_16.sp4_h_l_37
 (13 3)  (775 259)  (775 259)  routing T_15_16.sp4_v_b_9 <X> T_15_16.sp4_h_l_39
 (14 3)  (776 259)  (776 259)  routing T_15_16.top_op_4 <X> T_15_16.lc_trk_g0_4
 (15 3)  (777 259)  (777 259)  routing T_15_16.top_op_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 259)  (785 259)  routing T_15_16.sp4_h_r_14 <X> T_15_16.lc_trk_g0_6
 (24 3)  (786 259)  (786 259)  routing T_15_16.sp4_h_r_14 <X> T_15_16.lc_trk_g0_6
 (4 4)  (766 260)  (766 260)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_3
 (6 4)  (768 260)  (768 260)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_3
 (15 4)  (777 260)  (777 260)  routing T_15_16.sp4_h_r_9 <X> T_15_16.lc_trk_g1_1
 (16 4)  (778 260)  (778 260)  routing T_15_16.sp4_h_r_9 <X> T_15_16.lc_trk_g1_1
 (17 4)  (779 260)  (779 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (780 260)  (780 260)  routing T_15_16.sp4_h_r_9 <X> T_15_16.lc_trk_g1_1
 (26 4)  (788 260)  (788 260)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 260)  (790 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 260)  (792 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (41 4)  (803 260)  (803 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (43 4)  (805 260)  (805 260)  LC_2 Logic Functioning bit
 (5 5)  (767 261)  (767 261)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_3
 (12 5)  (774 261)  (774 261)  routing T_15_16.sp4_h_r_5 <X> T_15_16.sp4_v_b_5
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 261)  (793 261)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 261)  (796 261)  routing T_15_16.lc_trk_g1_1 <X> T_15_16.input_2_2
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (9 8)  (771 264)  (771 264)  routing T_15_16.sp4_h_l_41 <X> T_15_16.sp4_h_r_7
 (10 8)  (772 264)  (772 264)  routing T_15_16.sp4_h_l_41 <X> T_15_16.sp4_h_r_7
 (15 9)  (777 265)  (777 265)  routing T_15_16.tnr_op_0 <X> T_15_16.lc_trk_g2_0
 (17 9)  (779 265)  (779 265)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp4_v_b_42 <X> T_15_16.lc_trk_g2_2
 (24 9)  (786 265)  (786 265)  routing T_15_16.sp4_v_b_42 <X> T_15_16.lc_trk_g2_2
 (15 10)  (777 266)  (777 266)  routing T_15_16.sp4_v_t_32 <X> T_15_16.lc_trk_g2_5
 (16 10)  (778 266)  (778 266)  routing T_15_16.sp4_v_t_32 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (787 266)  (787 266)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g2_6
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 266)  (795 266)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (41 10)  (803 266)  (803 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 267)  (785 267)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g2_6
 (25 11)  (787 267)  (787 267)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g2_6
 (26 11)  (788 267)  (788 267)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 267)  (789 267)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 267)  (790 267)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (25 12)  (787 268)  (787 268)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g3_2
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 268)  (790 268)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 268)  (792 268)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 269)  (785 269)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g3_2
 (24 13)  (786 269)  (786 269)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g3_2
 (25 13)  (787 269)  (787 269)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g3_2
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (43 13)  (805 269)  (805 269)  LC_6 Logic Functioning bit
 (25 14)  (787 270)  (787 270)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g3_6
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (37 14)  (799 270)  (799 270)  LC_7 Logic Functioning bit
 (39 14)  (801 270)  (801 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (50 14)  (812 270)  (812 270)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (776 271)  (776 271)  routing T_15_16.tnl_op_4 <X> T_15_16.lc_trk_g3_4
 (15 15)  (777 271)  (777 271)  routing T_15_16.tnl_op_4 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 271)  (785 271)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g3_6
 (25 15)  (787 271)  (787 271)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g3_6
 (28 15)  (790 271)  (790 271)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit
 (43 15)  (805 271)  (805 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (0 0)  (816 256)  (816 256)  Negative Clock bit

 (2 0)  (818 256)  (818 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (816 259)  (816 259)  routing T_16_16.glb_netwk_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 4)  (817 260)  (817 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 260)  (844 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (39 4)  (855 260)  (855 260)  LC_2 Logic Functioning bit
 (41 4)  (857 260)  (857 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (45 4)  (861 260)  (861 260)  LC_2 Logic Functioning bit
 (0 5)  (816 261)  (816 261)  routing T_16_16.glb_netwk_3 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (27 5)  (843 261)  (843 261)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 261)  (844 261)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 261)  (846 261)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (39 5)  (855 261)  (855 261)  LC_2 Logic Functioning bit
 (47 5)  (863 261)  (863 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (26 6)  (842 262)  (842 262)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (47 6)  (863 262)  (863 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (843 263)  (843 263)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 263)  (844 263)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 263)  (848 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (849 263)  (849 263)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.input_2_3
 (34 7)  (850 263)  (850 263)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.input_2_3
 (35 7)  (851 263)  (851 263)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.input_2_3
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (5 10)  (821 266)  (821 266)  routing T_16_16.sp4_v_t_43 <X> T_16_16.sp4_h_l_43
 (8 10)  (824 266)  (824 266)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_l_42
 (9 10)  (825 266)  (825 266)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_l_42
 (10 10)  (826 266)  (826 266)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_l_42
 (6 11)  (822 267)  (822 267)  routing T_16_16.sp4_v_t_43 <X> T_16_16.sp4_h_l_43
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (11 12)  (827 268)  (827 268)  routing T_16_16.sp4_h_l_40 <X> T_16_16.sp4_v_b_11
 (13 12)  (829 268)  (829 268)  routing T_16_16.sp4_h_l_40 <X> T_16_16.sp4_v_b_11
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (12 13)  (828 269)  (828 269)  routing T_16_16.sp4_h_l_40 <X> T_16_16.sp4_v_b_11
 (18 13)  (834 269)  (834 269)  routing T_16_16.sp4_r_v_b_41 <X> T_16_16.lc_trk_g3_1
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_17_16

 (0 0)  (874 256)  (874 256)  Negative Clock bit

 (19 0)  (893 256)  (893 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_1 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 4)  (875 260)  (875 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (897 260)  (897 260)  routing T_17_16.sp12_h_r_11 <X> T_17_16.lc_trk_g1_3
 (0 5)  (874 261)  (874 261)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (5 5)  (879 261)  (879 261)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_b_3
 (8 5)  (882 261)  (882 261)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_v_b_4
 (10 5)  (884 261)  (884 261)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_v_b_4
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (26 7)  (900 263)  (900 263)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 263)  (902 263)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (40 7)  (914 263)  (914 263)  LC_3 Logic Functioning bit
 (42 7)  (916 263)  (916 263)  LC_3 Logic Functioning bit
 (47 7)  (921 263)  (921 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (8 9)  (882 265)  (882 265)  routing T_17_16.sp4_h_r_7 <X> T_17_16.sp4_v_b_7
 (8 10)  (882 266)  (882 266)  routing T_17_16.sp4_v_t_42 <X> T_17_16.sp4_h_l_42
 (9 10)  (883 266)  (883 266)  routing T_17_16.sp4_v_t_42 <X> T_17_16.sp4_h_l_42
 (12 10)  (886 266)  (886 266)  routing T_17_16.sp4_v_b_8 <X> T_17_16.sp4_h_l_45
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (897 266)  (897 266)  routing T_17_16.sp4_v_b_47 <X> T_17_16.lc_trk_g2_7
 (24 10)  (898 266)  (898 266)  routing T_17_16.sp4_v_b_47 <X> T_17_16.lc_trk_g2_7
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (878 270)  (878 270)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_t_44
 (6 14)  (880 270)  (880 270)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_t_44
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (5 15)  (879 271)  (879 271)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_t_44
 (21 15)  (895 271)  (895 271)  routing T_17_16.sp4_r_v_b_47 <X> T_17_16.lc_trk_g3_7


LogicTile_18_16

 (0 0)  (928 256)  (928 256)  Negative Clock bit

 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (19 2)  (947 258)  (947 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_1 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (2 4)  (930 260)  (930 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (0 5)  (928 261)  (928 261)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (22 10)  (950 266)  (950 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (951 266)  (951 266)  routing T_18_16.sp4_v_b_47 <X> T_18_16.lc_trk_g2_7
 (24 10)  (952 266)  (952 266)  routing T_18_16.sp4_v_b_47 <X> T_18_16.lc_trk_g2_7
 (26 12)  (954 268)  (954 268)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 268)  (956 268)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 268)  (958 268)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 268)  (961 268)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 268)  (962 268)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 268)  (964 268)  LC_6 Logic Functioning bit
 (38 12)  (966 268)  (966 268)  LC_6 Logic Functioning bit
 (45 12)  (973 268)  (973 268)  LC_6 Logic Functioning bit
 (3 13)  (931 269)  (931 269)  routing T_18_16.sp12_h_l_22 <X> T_18_16.sp12_h_r_1
 (16 13)  (944 269)  (944 269)  routing T_18_16.sp12_v_b_8 <X> T_18_16.lc_trk_g3_0
 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (26 13)  (954 269)  (954 269)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 269)  (955 269)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 269)  (956 269)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 269)  (958 269)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 269)  (964 269)  LC_6 Logic Functioning bit
 (37 13)  (965 269)  (965 269)  LC_6 Logic Functioning bit
 (38 13)  (966 269)  (966 269)  LC_6 Logic Functioning bit
 (39 13)  (967 269)  (967 269)  LC_6 Logic Functioning bit
 (40 13)  (968 269)  (968 269)  LC_6 Logic Functioning bit
 (42 13)  (970 269)  (970 269)  LC_6 Logic Functioning bit
 (47 13)  (975 269)  (975 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (928 270)  (928 270)  routing T_18_16.glb_netwk_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (949 270)  (949 270)  routing T_18_16.sp12_v_b_7 <X> T_18_16.lc_trk_g3_7
 (22 14)  (950 270)  (950 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (952 270)  (952 270)  routing T_18_16.sp12_v_b_7 <X> T_18_16.lc_trk_g3_7
 (19 15)  (947 271)  (947 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (949 271)  (949 271)  routing T_18_16.sp12_v_b_7 <X> T_18_16.lc_trk_g3_7


LogicTile_19_16

 (15 1)  (997 257)  (997 257)  routing T_19_16.sp4_v_t_5 <X> T_19_16.lc_trk_g0_0
 (16 1)  (998 257)  (998 257)  routing T_19_16.sp4_v_t_5 <X> T_19_16.lc_trk_g0_0
 (17 1)  (999 257)  (999 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 8)  (998 264)  (998 264)  routing T_19_16.sp4_v_b_33 <X> T_19_16.lc_trk_g2_1
 (17 8)  (999 264)  (999 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1000 264)  (1000 264)  routing T_19_16.sp4_v_b_33 <X> T_19_16.lc_trk_g2_1
 (8 9)  (990 265)  (990 265)  routing T_19_16.sp4_h_l_42 <X> T_19_16.sp4_v_b_7
 (9 9)  (991 265)  (991 265)  routing T_19_16.sp4_h_l_42 <X> T_19_16.sp4_v_b_7
 (18 9)  (1000 265)  (1000 265)  routing T_19_16.sp4_v_b_33 <X> T_19_16.lc_trk_g2_1
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 266)  (1013 266)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 266)  (1015 266)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 266)  (1016 266)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (41 10)  (1023 266)  (1023 266)  LC_5 Logic Functioning bit
 (43 10)  (1025 266)  (1025 266)  LC_5 Logic Functioning bit
 (45 10)  (1027 266)  (1027 266)  LC_5 Logic Functioning bit
 (28 11)  (1010 267)  (1010 267)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (1018 267)  (1018 267)  LC_5 Logic Functioning bit
 (38 11)  (1020 267)  (1020 267)  LC_5 Logic Functioning bit
 (17 14)  (999 270)  (999 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (1000 271)  (1000 271)  routing T_19_16.sp4_r_v_b_45 <X> T_19_16.lc_trk_g3_5


LogicTile_24_16

 (3 2)  (1255 258)  (1255 258)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23
 (3 3)  (1255 259)  (1255 259)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_v_t_23 <X> T_28_16.sp12_h_l_23


LogicTile_30_16

 (3 15)  (1567 271)  (1567 271)  routing T_30_16.sp12_h_l_22 <X> T_30_16.sp12_v_t_22


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (17 5)  (1743 261)  (1743 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 263)  (1734 263)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_12_15

 (26 12)  (626 252)  (626 252)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 252)  (634 252)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 252)  (640 252)  LC_6 Logic Functioning bit
 (42 12)  (642 252)  (642 252)  LC_6 Logic Functioning bit
 (52 12)  (652 252)  (652 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (626 253)  (626 253)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 253)  (627 253)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 253)  (628 253)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (43 13)  (643 253)  (643 253)  LC_6 Logic Functioning bit
 (21 14)  (621 254)  (621 254)  routing T_12_15.sp4_v_t_18 <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (623 254)  (623 254)  routing T_12_15.sp4_v_t_18 <X> T_12_15.lc_trk_g3_7
 (14 15)  (614 255)  (614 255)  routing T_12_15.sp4_r_v_b_44 <X> T_12_15.lc_trk_g3_4
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_13_15

 (14 0)  (668 240)  (668 240)  routing T_13_15.sp4_v_b_8 <X> T_13_15.lc_trk_g0_0
 (15 0)  (669 240)  (669 240)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (14 1)  (668 241)  (668 241)  routing T_13_15.sp4_v_b_8 <X> T_13_15.lc_trk_g0_0
 (16 1)  (670 241)  (670 241)  routing T_13_15.sp4_v_b_8 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (672 241)  (672 241)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 241)  (678 241)  routing T_13_15.top_op_2 <X> T_13_15.lc_trk_g0_2
 (25 1)  (679 241)  (679 241)  routing T_13_15.top_op_2 <X> T_13_15.lc_trk_g0_2
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 242)  (669 242)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 242)  (678 242)  routing T_13_15.top_op_7 <X> T_13_15.lc_trk_g0_7
 (25 2)  (679 242)  (679 242)  routing T_13_15.bnr_op_6 <X> T_13_15.lc_trk_g0_6
 (18 3)  (672 243)  (672 243)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g0_5
 (21 3)  (675 243)  (675 243)  routing T_13_15.top_op_7 <X> T_13_15.lc_trk_g0_7
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 243)  (679 243)  routing T_13_15.bnr_op_6 <X> T_13_15.lc_trk_g0_6
 (0 4)  (654 244)  (654 244)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (1 4)  (655 244)  (655 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (51 4)  (705 244)  (705 244)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (654 245)  (654 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (1 5)  (655 245)  (655 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (14 5)  (668 245)  (668 245)  routing T_13_15.top_op_0 <X> T_13_15.lc_trk_g1_0
 (15 5)  (669 245)  (669 245)  routing T_13_15.top_op_0 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (11 8)  (665 248)  (665 248)  routing T_13_15.sp4_v_t_37 <X> T_13_15.sp4_v_b_8
 (13 8)  (667 248)  (667 248)  routing T_13_15.sp4_v_t_37 <X> T_13_15.sp4_v_b_8
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 252)  (678 252)  routing T_13_15.tnr_op_3 <X> T_13_15.lc_trk_g3_3
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (40 12)  (694 252)  (694 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (52 12)  (706 252)  (706 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 253)  (686 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (40 13)  (694 253)  (694 253)  LC_6 Logic Functioning bit
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_15

 (15 0)  (723 240)  (723 240)  routing T_14_15.sp4_h_r_1 <X> T_14_15.lc_trk_g0_1
 (16 0)  (724 240)  (724 240)  routing T_14_15.sp4_h_r_1 <X> T_14_15.lc_trk_g0_1
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 240)  (732 240)  routing T_14_15.bot_op_3 <X> T_14_15.lc_trk_g0_3
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (47 0)  (755 240)  (755 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (722 241)  (722 241)  routing T_14_15.top_op_0 <X> T_14_15.lc_trk_g0_0
 (15 1)  (723 241)  (723 241)  routing T_14_15.top_op_0 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (726 241)  (726 241)  routing T_14_15.sp4_h_r_1 <X> T_14_15.lc_trk_g0_1
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 241)  (738 241)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (741 241)  (741 241)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_0
 (34 1)  (742 241)  (742 241)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_0
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (729 242)  (729 242)  routing T_14_15.sp4_h_l_2 <X> T_14_15.lc_trk_g0_7
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 242)  (731 242)  routing T_14_15.sp4_h_l_2 <X> T_14_15.lc_trk_g0_7
 (24 2)  (732 242)  (732 242)  routing T_14_15.sp4_h_l_2 <X> T_14_15.lc_trk_g0_7
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 242)  (741 242)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 242)  (743 242)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.input_2_1
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (47 2)  (755 242)  (755 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 243)  (731 243)  routing T_14_15.sp4_h_r_6 <X> T_14_15.lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.sp4_h_r_6 <X> T_14_15.lc_trk_g0_6
 (25 3)  (733 243)  (733 243)  routing T_14_15.sp4_h_r_6 <X> T_14_15.lc_trk_g0_6
 (28 3)  (736 243)  (736 243)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 243)  (740 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (743 243)  (743 243)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.input_2_1
 (37 3)  (745 243)  (745 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (1 4)  (709 244)  (709 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (723 244)  (723 244)  routing T_14_15.sp12_h_r_1 <X> T_14_15.lc_trk_g1_1
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (726 244)  (726 244)  routing T_14_15.sp12_h_r_1 <X> T_14_15.lc_trk_g1_1
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 244)  (732 244)  routing T_14_15.top_op_3 <X> T_14_15.lc_trk_g1_3
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (47 4)  (755 244)  (755 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (708 245)  (708 245)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (1 5)  (709 245)  (709 245)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (15 5)  (723 245)  (723 245)  routing T_14_15.bot_op_0 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (726 245)  (726 245)  routing T_14_15.sp12_h_r_1 <X> T_14_15.lc_trk_g1_1
 (21 5)  (729 245)  (729 245)  routing T_14_15.top_op_3 <X> T_14_15.lc_trk_g1_3
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 245)  (739 245)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 245)  (741 245)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_2
 (34 5)  (742 245)  (742 245)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_2
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (14 6)  (722 246)  (722 246)  routing T_14_15.sp4_h_l_1 <X> T_14_15.lc_trk_g1_4
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 246)  (739 246)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (52 6)  (760 246)  (760 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (723 247)  (723 247)  routing T_14_15.sp4_h_l_1 <X> T_14_15.lc_trk_g1_4
 (16 7)  (724 247)  (724 247)  routing T_14_15.sp4_h_l_1 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 247)  (732 247)  routing T_14_15.top_op_6 <X> T_14_15.lc_trk_g1_6
 (25 7)  (733 247)  (733 247)  routing T_14_15.top_op_6 <X> T_14_15.lc_trk_g1_6
 (28 7)  (736 247)  (736 247)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 247)  (740 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 247)  (742 247)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.input_2_3
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (15 8)  (723 248)  (723 248)  routing T_14_15.tnl_op_1 <X> T_14_15.lc_trk_g2_1
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (43 8)  (751 248)  (751 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (48 8)  (756 248)  (756 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (12 9)  (720 249)  (720 249)  routing T_14_15.sp4_h_r_8 <X> T_14_15.sp4_v_b_8
 (18 9)  (726 249)  (726 249)  routing T_14_15.tnl_op_1 <X> T_14_15.lc_trk_g2_1
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (732 249)  (732 249)  routing T_14_15.tnr_op_2 <X> T_14_15.lc_trk_g2_2
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 249)  (739 249)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 249)  (740 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (741 249)  (741 249)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_4
 (34 9)  (742 249)  (742 249)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_4
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (732 250)  (732 250)  routing T_14_15.tnr_op_7 <X> T_14_15.lc_trk_g2_7
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (45 10)  (753 250)  (753 250)  LC_5 Logic Functioning bit
 (48 10)  (756 250)  (756 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 251)  (735 251)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 251)  (740 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (741 251)  (741 251)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.input_2_5
 (34 11)  (742 251)  (742 251)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.input_2_5
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (38 11)  (746 251)  (746 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (15 12)  (723 252)  (723 252)  routing T_14_15.tnl_op_1 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (733 252)  (733 252)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (14 13)  (722 253)  (722 253)  routing T_14_15.sp4_r_v_b_40 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (726 253)  (726 253)  routing T_14_15.tnl_op_1 <X> T_14_15.lc_trk_g3_1
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 253)  (731 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (24 13)  (732 253)  (732 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (25 13)  (733 253)  (733 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 255)  (732 255)  routing T_14_15.tnl_op_6 <X> T_14_15.lc_trk_g3_6
 (25 15)  (733 255)  (733 255)  routing T_14_15.tnl_op_6 <X> T_14_15.lc_trk_g3_6


LogicTile_15_15

 (0 0)  (762 240)  (762 240)  Negative Clock bit

 (26 0)  (788 240)  (788 240)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (38 0)  (800 240)  (800 240)  LC_0 Logic Functioning bit
 (45 0)  (807 240)  (807 240)  LC_0 Logic Functioning bit
 (15 1)  (777 241)  (777 241)  routing T_15_15.sp4_v_t_5 <X> T_15_15.lc_trk_g0_0
 (16 1)  (778 241)  (778 241)  routing T_15_15.sp4_v_t_5 <X> T_15_15.lc_trk_g0_0
 (17 1)  (779 241)  (779 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (788 241)  (788 241)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 241)  (789 241)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 241)  (798 241)  LC_0 Logic Functioning bit
 (37 1)  (799 241)  (799 241)  LC_0 Logic Functioning bit
 (38 1)  (800 241)  (800 241)  LC_0 Logic Functioning bit
 (39 1)  (801 241)  (801 241)  LC_0 Logic Functioning bit
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (783 242)  (783 242)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g0_7
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (785 242)  (785 242)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g0_7
 (24 2)  (786 242)  (786 242)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g0_7
 (0 3)  (762 243)  (762 243)  routing T_15_15.glb_netwk_1 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (21 3)  (783 243)  (783 243)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g0_7
 (1 4)  (763 244)  (763 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (766 244)  (766 244)  routing T_15_15.sp4_v_t_38 <X> T_15_15.sp4_v_b_3
 (14 4)  (776 244)  (776 244)  routing T_15_15.sp4_h_r_8 <X> T_15_15.lc_trk_g1_0
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (0 5)  (762 245)  (762 245)  routing T_15_15.glb_netwk_3 <X> T_15_15.wire_logic_cluster/lc_7/cen
 (15 5)  (777 245)  (777 245)  routing T_15_15.sp4_h_r_8 <X> T_15_15.lc_trk_g1_0
 (16 5)  (778 245)  (778 245)  routing T_15_15.sp4_h_r_8 <X> T_15_15.lc_trk_g1_0
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (40 5)  (802 245)  (802 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (48 5)  (810 245)  (810 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (783 246)  (783 246)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g1_7
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (785 246)  (785 246)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g1_7
 (24 6)  (786 246)  (786 246)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g1_7
 (21 7)  (783 247)  (783 247)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g1_7
 (15 8)  (777 248)  (777 248)  routing T_15_15.sp4_v_t_28 <X> T_15_15.lc_trk_g2_1
 (16 8)  (778 248)  (778 248)  routing T_15_15.sp4_v_t_28 <X> T_15_15.lc_trk_g2_1
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (8 10)  (770 250)  (770 250)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_h_l_42
 (10 10)  (772 250)  (772 250)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_h_l_42
 (14 13)  (776 253)  (776 253)  routing T_15_15.sp4_h_r_24 <X> T_15_15.lc_trk_g3_0
 (15 13)  (777 253)  (777 253)  routing T_15_15.sp4_h_r_24 <X> T_15_15.lc_trk_g3_0
 (16 13)  (778 253)  (778 253)  routing T_15_15.sp4_h_r_24 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (762 254)  (762 254)  routing T_15_15.glb_netwk_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_15

 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (37 0)  (853 240)  (853 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (39 0)  (855 240)  (855 240)  LC_0 Logic Functioning bit
 (41 0)  (857 240)  (857 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (45 0)  (861 240)  (861 240)  LC_0 Logic Functioning bit
 (26 1)  (842 241)  (842 241)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 241)  (847 241)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (39 1)  (855 241)  (855 241)  LC_0 Logic Functioning bit
 (47 1)  (863 241)  (863 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (830 242)  (830 242)  routing T_16_15.sp12_h_l_3 <X> T_16_15.lc_trk_g0_4
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (14 3)  (830 243)  (830 243)  routing T_16_15.sp12_h_l_3 <X> T_16_15.lc_trk_g0_4
 (15 3)  (831 243)  (831 243)  routing T_16_15.sp12_h_l_3 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (837 243)  (837 243)  routing T_16_15.sp4_r_v_b_31 <X> T_16_15.lc_trk_g0_7
 (1 4)  (817 244)  (817 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (842 244)  (842 244)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 244)  (846 244)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 244)  (849 244)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (41 4)  (857 244)  (857 244)  LC_2 Logic Functioning bit
 (43 4)  (859 244)  (859 244)  LC_2 Logic Functioning bit
 (45 4)  (861 244)  (861 244)  LC_2 Logic Functioning bit
 (0 5)  (816 245)  (816 245)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (18 5)  (834 245)  (834 245)  routing T_16_15.sp4_r_v_b_25 <X> T_16_15.lc_trk_g1_1
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 245)  (846 245)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (47 5)  (863 245)  (863 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (831 246)  (831 246)  routing T_16_15.sp4_h_r_21 <X> T_16_15.lc_trk_g1_5
 (16 6)  (832 246)  (832 246)  routing T_16_15.sp4_h_r_21 <X> T_16_15.lc_trk_g1_5
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (834 246)  (834 246)  routing T_16_15.sp4_h_r_21 <X> T_16_15.lc_trk_g1_5
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 246)  (851 246)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (46 6)  (862 246)  (862 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (834 247)  (834 247)  routing T_16_15.sp4_h_r_21 <X> T_16_15.lc_trk_g1_5
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 247)  (848 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (851 247)  (851 247)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_3
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (38 7)  (854 247)  (854 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (17 8)  (833 248)  (833 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (837 248)  (837 248)  routing T_16_15.sp4_h_r_35 <X> T_16_15.lc_trk_g2_3
 (22 8)  (838 248)  (838 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 248)  (839 248)  routing T_16_15.sp4_h_r_35 <X> T_16_15.lc_trk_g2_3
 (24 8)  (840 248)  (840 248)  routing T_16_15.sp4_h_r_35 <X> T_16_15.lc_trk_g2_3
 (18 9)  (834 249)  (834 249)  routing T_16_15.sp4_r_v_b_33 <X> T_16_15.lc_trk_g2_1
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (45 10)  (861 250)  (861 250)  LC_5 Logic Functioning bit
 (51 10)  (867 250)  (867 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 251)  (852 251)  LC_5 Logic Functioning bit
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (38 11)  (854 251)  (854 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (41 11)  (857 251)  (857 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (14 13)  (830 253)  (830 253)  routing T_16_15.sp4_r_v_b_40 <X> T_16_15.lc_trk_g3_0
 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (847 254)  (847 254)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (851 254)  (851 254)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_7
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (38 14)  (854 254)  (854 254)  LC_7 Logic Functioning bit
 (39 14)  (855 254)  (855 254)  LC_7 Logic Functioning bit
 (43 14)  (859 254)  (859 254)  LC_7 Logic Functioning bit
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (46 14)  (862 254)  (862 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (842 255)  (842 255)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 255)  (843 255)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 255)  (844 255)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 255)  (848 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (851 255)  (851 255)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_7
 (37 15)  (853 255)  (853 255)  LC_7 Logic Functioning bit
 (38 15)  (854 255)  (854 255)  LC_7 Logic Functioning bit
 (39 15)  (855 255)  (855 255)  LC_7 Logic Functioning bit
 (42 15)  (858 255)  (858 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (4 0)  (878 240)  (878 240)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_v_b_0
 (22 1)  (896 241)  (896 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_7 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_7 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (886 242)  (886 242)  routing T_17_15.sp4_h_r_11 <X> T_17_15.sp4_h_l_39
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_7 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (4 3)  (878 243)  (878 243)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_h_l_37
 (6 3)  (880 243)  (880 243)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_h_l_37
 (13 3)  (887 243)  (887 243)  routing T_17_15.sp4_h_r_11 <X> T_17_15.sp4_h_l_39
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (28 4)  (902 244)  (902 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 244)  (904 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 244)  (908 244)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 244)  (910 244)  LC_2 Logic Functioning bit
 (37 4)  (911 244)  (911 244)  LC_2 Logic Functioning bit
 (38 4)  (912 244)  (912 244)  LC_2 Logic Functioning bit
 (39 4)  (913 244)  (913 244)  LC_2 Logic Functioning bit
 (41 4)  (915 244)  (915 244)  LC_2 Logic Functioning bit
 (43 4)  (917 244)  (917 244)  LC_2 Logic Functioning bit
 (45 4)  (919 244)  (919 244)  LC_2 Logic Functioning bit
 (0 5)  (874 245)  (874 245)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (22 5)  (896 245)  (896 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 245)  (897 245)  routing T_17_15.sp4_v_b_18 <X> T_17_15.lc_trk_g1_2
 (24 5)  (898 245)  (898 245)  routing T_17_15.sp4_v_b_18 <X> T_17_15.lc_trk_g1_2
 (26 5)  (900 245)  (900 245)  routing T_17_15.lc_trk_g0_2 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 245)  (904 245)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 245)  (905 245)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 245)  (911 245)  LC_2 Logic Functioning bit
 (39 5)  (913 245)  (913 245)  LC_2 Logic Functioning bit
 (47 5)  (921 245)  (921 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (8 9)  (882 249)  (882 249)  routing T_17_15.sp4_v_t_41 <X> T_17_15.sp4_v_b_7
 (10 9)  (884 249)  (884 249)  routing T_17_15.sp4_v_t_41 <X> T_17_15.sp4_v_b_7
 (21 10)  (895 250)  (895 250)  routing T_17_15.sp4_v_t_18 <X> T_17_15.lc_trk_g2_7
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (897 250)  (897 250)  routing T_17_15.sp4_v_t_18 <X> T_17_15.lc_trk_g2_7
 (3 13)  (877 253)  (877 253)  routing T_17_15.sp12_h_l_22 <X> T_17_15.sp12_h_r_1
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 15)  (882 255)  (882 255)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_v_t_47
 (9 15)  (883 255)  (883 255)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_v_t_47
 (10 15)  (884 255)  (884 255)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_v_t_47


LogicTile_18_15

 (25 0)  (953 240)  (953 240)  routing T_18_15.sp4_h_r_10 <X> T_18_15.lc_trk_g0_2
 (10 1)  (938 241)  (938 241)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_v_b_1
 (22 1)  (950 241)  (950 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (951 241)  (951 241)  routing T_18_15.sp4_h_r_10 <X> T_18_15.lc_trk_g0_2
 (24 1)  (952 241)  (952 241)  routing T_18_15.sp4_h_r_10 <X> T_18_15.lc_trk_g0_2
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 245)  (928 245)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (3 5)  (931 245)  (931 245)  routing T_18_15.sp12_h_l_23 <X> T_18_15.sp12_h_r_0
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 246)  (961 246)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 246)  (962 246)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (37 6)  (965 246)  (965 246)  LC_3 Logic Functioning bit
 (38 6)  (966 246)  (966 246)  LC_3 Logic Functioning bit
 (39 6)  (967 246)  (967 246)  LC_3 Logic Functioning bit
 (41 6)  (969 246)  (969 246)  LC_3 Logic Functioning bit
 (43 6)  (971 246)  (971 246)  LC_3 Logic Functioning bit
 (45 6)  (973 246)  (973 246)  LC_3 Logic Functioning bit
 (46 6)  (974 246)  (974 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (956 247)  (956 247)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 247)  (957 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 247)  (958 247)  routing T_18_15.lc_trk_g0_2 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 247)  (959 247)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 247)  (965 247)  LC_3 Logic Functioning bit
 (39 7)  (967 247)  (967 247)  LC_3 Logic Functioning bit
 (12 8)  (940 248)  (940 248)  routing T_18_15.sp4_v_t_45 <X> T_18_15.sp4_h_r_8
 (17 8)  (945 248)  (945 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (946 249)  (946 249)  routing T_18_15.sp4_r_v_b_33 <X> T_18_15.lc_trk_g2_1
 (9 12)  (937 252)  (937 252)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_r_10
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (951 252)  (951 252)  routing T_18_15.sp12_v_b_11 <X> T_18_15.lc_trk_g3_3
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 254)  (936 254)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_h_l_47
 (12 14)  (940 254)  (940 254)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_h_l_46
 (13 15)  (941 255)  (941 255)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_h_l_46


LogicTile_19_15

 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 242)  (1008 242)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 242)  (1009 242)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 242)  (1012 242)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 242)  (1013 242)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 242)  (1015 242)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 242)  (1018 242)  LC_1 Logic Functioning bit
 (38 2)  (1020 242)  (1020 242)  LC_1 Logic Functioning bit
 (45 2)  (1027 242)  (1027 242)  LC_1 Logic Functioning bit
 (47 2)  (1029 242)  (1029 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (27 3)  (1009 243)  (1009 243)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 243)  (1010 243)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 243)  (1012 243)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 243)  (1013 243)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 243)  (1018 243)  LC_1 Logic Functioning bit
 (37 3)  (1019 243)  (1019 243)  LC_1 Logic Functioning bit
 (38 3)  (1020 243)  (1020 243)  LC_1 Logic Functioning bit
 (39 3)  (1021 243)  (1021 243)  LC_1 Logic Functioning bit
 (40 3)  (1022 243)  (1022 243)  LC_1 Logic Functioning bit
 (42 3)  (1024 243)  (1024 243)  LC_1 Logic Functioning bit
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 245)  (982 245)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (21 6)  (1003 246)  (1003 246)  routing T_19_15.sp4_h_l_10 <X> T_19_15.lc_trk_g1_7
 (22 6)  (1004 246)  (1004 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1005 246)  (1005 246)  routing T_19_15.sp4_h_l_10 <X> T_19_15.lc_trk_g1_7
 (24 6)  (1006 246)  (1006 246)  routing T_19_15.sp4_h_l_10 <X> T_19_15.lc_trk_g1_7
 (21 7)  (1003 247)  (1003 247)  routing T_19_15.sp4_h_l_10 <X> T_19_15.lc_trk_g1_7
 (12 10)  (994 250)  (994 250)  routing T_19_15.sp4_v_t_45 <X> T_19_15.sp4_h_l_45
 (25 10)  (1007 250)  (1007 250)  routing T_19_15.sp4_v_b_38 <X> T_19_15.lc_trk_g2_6
 (11 11)  (993 251)  (993 251)  routing T_19_15.sp4_v_t_45 <X> T_19_15.sp4_h_l_45
 (22 11)  (1004 251)  (1004 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 251)  (1005 251)  routing T_19_15.sp4_v_b_38 <X> T_19_15.lc_trk_g2_6
 (25 11)  (1007 251)  (1007 251)  routing T_19_15.sp4_v_b_38 <X> T_19_15.lc_trk_g2_6
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 15)  (997 255)  (997 255)  routing T_19_15.sp4_v_t_33 <X> T_19_15.lc_trk_g3_4
 (16 15)  (998 255)  (998 255)  routing T_19_15.sp4_v_t_33 <X> T_19_15.lc_trk_g3_4
 (17 15)  (999 255)  (999 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_20_15

 (3 1)  (1039 241)  (1039 241)  routing T_20_15.sp12_h_l_23 <X> T_20_15.sp12_v_b_0
 (3 6)  (1039 246)  (1039 246)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_v_t_23
 (3 7)  (1039 247)  (1039 247)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_v_t_23


LogicTile_21_15

 (9 6)  (1099 246)  (1099 246)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_41
 (10 6)  (1100 246)  (1100 246)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_41
 (3 9)  (1093 249)  (1093 249)  routing T_21_15.sp12_h_l_22 <X> T_21_15.sp12_v_b_1


LogicTile_22_15

 (3 1)  (1147 241)  (1147 241)  routing T_22_15.sp12_h_l_23 <X> T_22_15.sp12_v_b_0
 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_29_15

 (3 9)  (1513 249)  (1513 249)  routing T_29_15.sp12_h_l_22 <X> T_29_15.sp12_v_b_1


LogicTile_30_15

 (3 1)  (1567 241)  (1567 241)  routing T_30_15.sp12_h_l_23 <X> T_30_15.sp12_v_b_0


LogicTile_32_15

 (3 2)  (1675 242)  (1675 242)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 3)  (1675 243)  (1675 243)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 241)  (1743 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_12_14

 (17 2)  (617 226)  (617 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (618 227)  (618 227)  routing T_12_14.sp4_r_v_b_29 <X> T_12_14.lc_trk_g0_5
 (14 6)  (614 230)  (614 230)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g1_4
 (14 7)  (614 231)  (614 231)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g1_4
 (15 7)  (615 231)  (615 231)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g1_4
 (16 7)  (616 231)  (616 231)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g1_4
 (17 7)  (617 231)  (617 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (3 8)  (603 232)  (603 232)  routing T_12_14.sp12_h_r_1 <X> T_12_14.sp12_v_b_1
 (5 8)  (605 232)  (605 232)  routing T_12_14.sp4_v_t_43 <X> T_12_14.sp4_h_r_6
 (3 9)  (603 233)  (603 233)  routing T_12_14.sp12_h_r_1 <X> T_12_14.sp12_v_b_1
 (26 10)  (626 234)  (626 234)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 234)  (631 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 234)  (633 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 234)  (634 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (41 10)  (641 234)  (641 234)  LC_5 Logic Functioning bit
 (43 10)  (643 234)  (643 234)  LC_5 Logic Functioning bit
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 235)  (630 235)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (21 12)  (621 236)  (621 236)  routing T_12_14.sp4_h_r_35 <X> T_12_14.lc_trk_g3_3
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp4_h_r_35 <X> T_12_14.lc_trk_g3_3
 (24 12)  (624 236)  (624 236)  routing T_12_14.sp4_h_r_35 <X> T_12_14.lc_trk_g3_3
 (26 12)  (626 236)  (626 236)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 236)  (628 236)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 236)  (634 236)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (43 12)  (643 236)  (643 236)  LC_6 Logic Functioning bit
 (50 12)  (650 236)  (650 236)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (627 237)  (627 237)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 237)  (628 237)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (37 13)  (637 237)  (637 237)  LC_6 Logic Functioning bit
 (42 13)  (642 237)  (642 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (14 15)  (614 239)  (614 239)  routing T_12_14.sp4_h_l_17 <X> T_12_14.lc_trk_g3_4
 (15 15)  (615 239)  (615 239)  routing T_12_14.sp4_h_l_17 <X> T_12_14.lc_trk_g3_4
 (16 15)  (616 239)  (616 239)  routing T_12_14.sp4_h_l_17 <X> T_12_14.lc_trk_g3_4
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_13_14

 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (679 226)  (679 226)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g0_6
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 227)  (678 227)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g0_6
 (0 4)  (654 228)  (654 228)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (654 229)  (654 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 5)  (655 229)  (655 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (37 10)  (691 234)  (691 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (45 10)  (699 234)  (699 234)  LC_5 Logic Functioning bit
 (47 10)  (701 234)  (701 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 235)  (686 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (687 235)  (687 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.input_2_5
 (34 11)  (688 235)  (688 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.input_2_5
 (35 11)  (689 235)  (689 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.input_2_5
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (21 12)  (675 236)  (675 236)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g3_3
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g3_3
 (14 13)  (668 237)  (668 237)  routing T_13_14.sp4_r_v_b_40 <X> T_13_14.lc_trk_g3_0
 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (675 237)  (675 237)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g3_3
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 237)  (677 237)  routing T_13_14.sp4_v_b_42 <X> T_13_14.lc_trk_g3_2
 (24 13)  (678 237)  (678 237)  routing T_13_14.sp4_v_b_42 <X> T_13_14.lc_trk_g3_2
 (0 14)  (654 238)  (654 238)  routing T_13_14.glb_netwk_4 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_14_14

 (26 0)  (734 224)  (734 224)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (27 1)  (735 225)  (735 225)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 225)  (742 225)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (26 2)  (734 226)  (734 226)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 226)  (738 226)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 227)  (731 227)  routing T_14_14.sp4_h_r_6 <X> T_14_14.lc_trk_g0_6
 (24 3)  (732 227)  (732 227)  routing T_14_14.sp4_h_r_6 <X> T_14_14.lc_trk_g0_6
 (25 3)  (733 227)  (733 227)  routing T_14_14.sp4_h_r_6 <X> T_14_14.lc_trk_g0_6
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 227)  (738 227)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (43 3)  (751 227)  (751 227)  LC_1 Logic Functioning bit
 (17 4)  (725 228)  (725 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 228)  (726 228)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g1_1
 (28 4)  (736 228)  (736 228)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 228)  (738 228)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 228)  (739 228)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 228)  (741 228)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 229)  (735 229)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 229)  (736 229)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (8 6)  (716 230)  (716 230)  routing T_14_14.sp4_v_t_41 <X> T_14_14.sp4_h_l_41
 (9 6)  (717 230)  (717 230)  routing T_14_14.sp4_v_t_41 <X> T_14_14.sp4_h_l_41
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 230)  (736 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 230)  (738 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (50 6)  (758 230)  (758 230)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (735 231)  (735 231)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (15 8)  (723 232)  (723 232)  routing T_14_14.sp4_h_r_25 <X> T_14_14.lc_trk_g2_1
 (16 8)  (724 232)  (724 232)  routing T_14_14.sp4_h_r_25 <X> T_14_14.lc_trk_g2_1
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (4 9)  (712 233)  (712 233)  routing T_14_14.sp4_v_t_36 <X> T_14_14.sp4_h_r_6
 (16 9)  (724 233)  (724 233)  routing T_14_14.sp12_v_b_8 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (726 233)  (726 233)  routing T_14_14.sp4_h_r_25 <X> T_14_14.lc_trk_g2_1
 (16 10)  (724 234)  (724 234)  routing T_14_14.sp12_v_t_10 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (729 234)  (729 234)  routing T_14_14.sp4_h_r_39 <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (731 234)  (731 234)  routing T_14_14.sp4_h_r_39 <X> T_14_14.lc_trk_g2_7
 (24 10)  (732 234)  (732 234)  routing T_14_14.sp4_h_r_39 <X> T_14_14.lc_trk_g2_7
 (3 12)  (711 236)  (711 236)  routing T_14_14.sp12_v_t_22 <X> T_14_14.sp12_h_r_1
 (15 12)  (723 236)  (723 236)  routing T_14_14.rgt_op_1 <X> T_14_14.lc_trk_g3_1
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.rgt_op_1 <X> T_14_14.lc_trk_g3_1
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (41 12)  (749 236)  (749 236)  LC_6 Logic Functioning bit
 (43 12)  (751 236)  (751 236)  LC_6 Logic Functioning bit
 (15 13)  (723 237)  (723 237)  routing T_14_14.tnr_op_0 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (729 237)  (729 237)  routing T_14_14.sp4_r_v_b_43 <X> T_14_14.lc_trk_g3_3
 (28 13)  (736 237)  (736 237)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 237)  (745 237)  LC_6 Logic Functioning bit
 (39 13)  (747 237)  (747 237)  LC_6 Logic Functioning bit
 (12 14)  (720 238)  (720 238)  routing T_14_14.sp4_v_t_40 <X> T_14_14.sp4_h_l_46
 (16 14)  (724 238)  (724 238)  routing T_14_14.sp12_v_t_10 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (729 238)  (729 238)  routing T_14_14.sp12_v_b_7 <X> T_14_14.lc_trk_g3_7
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (732 238)  (732 238)  routing T_14_14.sp12_v_b_7 <X> T_14_14.lc_trk_g3_7
 (11 15)  (719 239)  (719 239)  routing T_14_14.sp4_v_t_40 <X> T_14_14.sp4_h_l_46
 (13 15)  (721 239)  (721 239)  routing T_14_14.sp4_v_t_40 <X> T_14_14.sp4_h_l_46
 (16 15)  (724 239)  (724 239)  routing T_14_14.sp12_v_b_12 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (729 239)  (729 239)  routing T_14_14.sp12_v_b_7 <X> T_14_14.lc_trk_g3_7


LogicTile_15_14

 (0 0)  (762 224)  (762 224)  Negative Clock bit

 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (12 2)  (774 226)  (774 226)  routing T_15_14.sp4_v_t_39 <X> T_15_14.sp4_h_l_39
 (27 2)  (789 226)  (789 226)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 226)  (795 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (43 2)  (805 226)  (805 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (0 3)  (762 227)  (762 227)  routing T_15_14.glb_netwk_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (11 3)  (773 227)  (773 227)  routing T_15_14.sp4_v_t_39 <X> T_15_14.sp4_h_l_39
 (28 3)  (790 227)  (790 227)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 227)  (792 227)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 227)  (794 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (795 227)  (795 227)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.input_2_1
 (35 3)  (797 227)  (797 227)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.input_2_1
 (38 3)  (800 227)  (800 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (785 228)  (785 228)  routing T_15_14.sp4_h_r_3 <X> T_15_14.lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.sp4_h_r_3 <X> T_15_14.lc_trk_g1_3
 (21 5)  (783 229)  (783 229)  routing T_15_14.sp4_h_r_3 <X> T_15_14.lc_trk_g1_3
 (15 8)  (777 232)  (777 232)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g2_1
 (16 8)  (778 232)  (778 232)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (783 232)  (783 232)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g2_3
 (22 8)  (784 232)  (784 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (785 232)  (785 232)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g2_3
 (24 8)  (786 232)  (786 232)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g2_3
 (21 9)  (783 233)  (783 233)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g2_3
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 236)  (780 236)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g3_1
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 15)  (766 239)  (766 239)  routing T_15_14.sp4_h_r_1 <X> T_15_14.sp4_h_l_44
 (6 15)  (768 239)  (768 239)  routing T_15_14.sp4_h_r_1 <X> T_15_14.sp4_h_l_44


LogicTile_16_14

 (0 0)  (816 224)  (816 224)  Negative Clock bit

 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (8 2)  (824 226)  (824 226)  routing T_16_14.sp4_v_t_42 <X> T_16_14.sp4_h_l_36
 (9 2)  (825 226)  (825 226)  routing T_16_14.sp4_v_t_42 <X> T_16_14.sp4_h_l_36
 (10 2)  (826 226)  (826 226)  routing T_16_14.sp4_v_t_42 <X> T_16_14.sp4_h_l_36
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_1 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 229)  (816 229)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (843 236)  (843 236)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 236)  (844 236)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 236)  (847 236)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 236)  (852 236)  LC_6 Logic Functioning bit
 (38 12)  (854 236)  (854 236)  LC_6 Logic Functioning bit
 (45 12)  (861 236)  (861 236)  LC_6 Logic Functioning bit
 (18 13)  (834 237)  (834 237)  routing T_16_14.sp4_r_v_b_41 <X> T_16_14.lc_trk_g3_1
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (843 237)  (843 237)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 237)  (846 237)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 237)  (852 237)  LC_6 Logic Functioning bit
 (37 13)  (853 237)  (853 237)  LC_6 Logic Functioning bit
 (38 13)  (854 237)  (854 237)  LC_6 Logic Functioning bit
 (39 13)  (855 237)  (855 237)  LC_6 Logic Functioning bit
 (41 13)  (857 237)  (857 237)  LC_6 Logic Functioning bit
 (43 13)  (859 237)  (859 237)  LC_6 Logic Functioning bit
 (46 13)  (862 237)  (862 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (816 238)  (816 238)  routing T_16_14.glb_netwk_4 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_14

 (26 0)  (900 224)  (900 224)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 224)  (901 224)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 224)  (910 224)  LC_0 Logic Functioning bit
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (41 0)  (915 224)  (915 224)  LC_0 Logic Functioning bit
 (43 0)  (917 224)  (917 224)  LC_0 Logic Functioning bit
 (45 0)  (919 224)  (919 224)  LC_0 Logic Functioning bit
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 225)  (904 225)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 225)  (905 225)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (51 1)  (925 225)  (925 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 229)  (874 229)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (22 5)  (896 229)  (896 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 229)  (897 229)  routing T_17_14.sp4_v_b_18 <X> T_17_14.lc_trk_g1_2
 (24 5)  (898 229)  (898 229)  routing T_17_14.sp4_v_b_18 <X> T_17_14.lc_trk_g1_2
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 13)  (896 237)  (896 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 237)  (897 237)  routing T_17_14.sp4_v_b_42 <X> T_17_14.lc_trk_g3_2
 (24 13)  (898 237)  (898 237)  routing T_17_14.sp4_v_b_42 <X> T_17_14.lc_trk_g3_2
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_14

 (31 0)  (959 224)  (959 224)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (37 0)  (965 224)  (965 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (39 0)  (967 224)  (967 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (52 0)  (980 224)  (980 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (959 225)  (959 225)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (37 1)  (965 225)  (965 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (39 1)  (967 225)  (967 225)  LC_0 Logic Functioning bit
 (44 1)  (972 225)  (972 225)  LC_0 Logic Functioning bit
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (950 226)  (950 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (949 227)  (949 227)  routing T_18_14.sp4_r_v_b_31 <X> T_18_14.lc_trk_g0_7
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_14

 (5 6)  (987 230)  (987 230)  routing T_19_14.sp4_v_t_38 <X> T_19_14.sp4_h_l_38
 (6 7)  (988 231)  (988 231)  routing T_19_14.sp4_v_t_38 <X> T_19_14.sp4_h_l_38
 (4 14)  (986 238)  (986 238)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_v_t_44
 (6 14)  (988 238)  (988 238)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_v_t_44
 (5 15)  (987 239)  (987 239)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_v_t_44


LogicTile_20_14

 (3 0)  (1039 224)  (1039 224)  routing T_20_14.sp12_v_t_23 <X> T_20_14.sp12_v_b_0
 (19 15)  (1055 239)  (1055 239)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_14

 (9 8)  (1099 232)  (1099 232)  routing T_21_14.sp4_v_t_42 <X> T_21_14.sp4_h_r_7


RAM_Tile_25_14

 (8 8)  (1314 232)  (1314 232)  routing T_25_14.sp4_h_l_42 <X> T_25_14.sp4_h_r_7


LogicTile_26_14

 (3 9)  (1351 233)  (1351 233)  routing T_26_14.sp12_h_l_22 <X> T_26_14.sp12_v_b_1


LogicTile_29_14

 (8 1)  (1518 225)  (1518 225)  routing T_29_14.sp4_h_l_42 <X> T_29_14.sp4_v_b_1
 (9 1)  (1519 225)  (1519 225)  routing T_29_14.sp4_h_l_42 <X> T_29_14.sp4_v_b_1
 (10 1)  (1520 225)  (1520 225)  routing T_29_14.sp4_h_l_42 <X> T_29_14.sp4_v_b_1


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_11_13

 (5 8)  (551 216)  (551 216)  routing T_11_13.sp4_v_b_0 <X> T_11_13.sp4_h_r_6
 (4 9)  (550 217)  (550 217)  routing T_11_13.sp4_v_b_0 <X> T_11_13.sp4_h_r_6
 (6 9)  (552 217)  (552 217)  routing T_11_13.sp4_v_b_0 <X> T_11_13.sp4_h_r_6


LogicTile_15_13

 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (793 212)  (793 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (47 4)  (809 212)  (809 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (38 5)  (800 213)  (800 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (44 5)  (806 213)  (806 213)  LC_2 Logic Functioning bit
 (16 10)  (778 218)  (778 218)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 218)  (780 218)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (5 11)  (767 219)  (767 219)  routing T_15_13.sp4_h_l_43 <X> T_15_13.sp4_v_t_43
 (18 11)  (780 219)  (780 219)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (0 14)  (762 222)  (762 222)  routing T_15_13.glb_netwk_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_13

 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 11)  (838 219)  (838 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 219)  (839 219)  routing T_16_13.sp4_v_b_46 <X> T_16_13.lc_trk_g2_6
 (24 11)  (840 219)  (840 219)  routing T_16_13.sp4_v_b_46 <X> T_16_13.lc_trk_g2_6
 (0 14)  (816 222)  (816 222)  routing T_16_13.glb_netwk_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (847 222)  (847 222)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 222)  (849 222)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 222)  (852 222)  LC_7 Logic Functioning bit
 (37 14)  (853 222)  (853 222)  LC_7 Logic Functioning bit
 (38 14)  (854 222)  (854 222)  LC_7 Logic Functioning bit
 (39 14)  (855 222)  (855 222)  LC_7 Logic Functioning bit
 (45 14)  (861 222)  (861 222)  LC_7 Logic Functioning bit
 (52 14)  (868 222)  (868 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (31 15)  (847 223)  (847 223)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 223)  (852 223)  LC_7 Logic Functioning bit
 (37 15)  (853 223)  (853 223)  LC_7 Logic Functioning bit
 (38 15)  (854 223)  (854 223)  LC_7 Logic Functioning bit
 (39 15)  (855 223)  (855 223)  LC_7 Logic Functioning bit
 (44 15)  (860 223)  (860 223)  LC_7 Logic Functioning bit


LogicTile_17_13

 (9 6)  (883 214)  (883 214)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_h_l_41
 (10 6)  (884 214)  (884 214)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_h_l_41
 (8 7)  (882 215)  (882 215)  routing T_17_13.sp4_h_l_41 <X> T_17_13.sp4_v_t_41
 (8 11)  (882 219)  (882 219)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_42
 (9 11)  (883 219)  (883 219)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_42
 (10 11)  (884 219)  (884 219)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_42


LogicTile_18_13

 (19 13)  (947 221)  (947 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_13

 (3 1)  (1093 209)  (1093 209)  routing T_21_13.sp12_h_l_23 <X> T_21_13.sp12_v_b_0


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 200)  (1 200)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_2_12

 (3 5)  (75 197)  (75 197)  routing T_2_12.sp12_h_l_23 <X> T_2_12.sp12_h_r_0


LogicTile_10_12

 (2 8)  (494 200)  (494 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_12

 (3 5)  (603 197)  (603 197)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_h_r_0
 (3 7)  (603 199)  (603 199)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_v_t_23


LogicTile_13_12

 (11 2)  (665 194)  (665 194)  routing T_13_12.sp4_h_l_44 <X> T_13_12.sp4_v_t_39
 (3 8)  (657 200)  (657 200)  routing T_13_12.sp12_v_t_22 <X> T_13_12.sp12_v_b_1


LogicTile_14_12

 (3 7)  (711 199)  (711 199)  routing T_14_12.sp12_h_l_23 <X> T_14_12.sp12_v_t_23


LogicTile_15_12

 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (793 196)  (793 196)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 196)  (795 196)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (37 4)  (799 196)  (799 196)  LC_2 Logic Functioning bit
 (38 4)  (800 196)  (800 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (51 4)  (813 196)  (813 196)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (31 5)  (793 197)  (793 197)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (37 5)  (799 197)  (799 197)  LC_2 Logic Functioning bit
 (38 5)  (800 197)  (800 197)  LC_2 Logic Functioning bit
 (39 5)  (801 197)  (801 197)  LC_2 Logic Functioning bit
 (44 5)  (806 197)  (806 197)  LC_2 Logic Functioning bit
 (0 14)  (762 206)  (762 206)  routing T_15_12.glb_netwk_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (787 206)  (787 206)  routing T_15_12.sp4_v_b_38 <X> T_15_12.lc_trk_g3_6
 (22 15)  (784 207)  (784 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 207)  (785 207)  routing T_15_12.sp4_v_b_38 <X> T_15_12.lc_trk_g3_6
 (25 15)  (787 207)  (787 207)  routing T_15_12.sp4_v_b_38 <X> T_15_12.lc_trk_g3_6


LogicTile_19_12

 (3 12)  (985 204)  (985 204)  routing T_19_12.sp12_v_t_22 <X> T_19_12.sp12_h_r_1


LogicTile_24_12

 (3 7)  (1255 199)  (1255 199)  routing T_24_12.sp12_h_l_23 <X> T_24_12.sp12_v_t_23


LogicTile_31_12

 (3 9)  (1621 201)  (1621 201)  routing T_31_12.sp12_h_l_22 <X> T_31_12.sp12_v_b_1


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 184)  (1 184)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_2_11

 (3 5)  (75 181)  (75 181)  routing T_2_11.sp12_h_l_23 <X> T_2_11.sp12_h_r_0


LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_14_11

 (3 7)  (711 183)  (711 183)  routing T_14_11.sp12_h_l_23 <X> T_14_11.sp12_v_t_23


LogicTile_16_11

 (3 7)  (819 183)  (819 183)  routing T_16_11.sp12_h_l_23 <X> T_16_11.sp12_v_t_23


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_18_10

 (3 4)  (931 164)  (931 164)  routing T_18_10.sp12_v_t_23 <X> T_18_10.sp12_h_r_0


LogicTile_29_10

 (9 0)  (1519 160)  (1519 160)  routing T_29_10.sp4_v_t_36 <X> T_29_10.sp4_h_r_1


LogicTile_30_10

 (3 1)  (1567 161)  (1567 161)  routing T_30_10.sp12_h_l_23 <X> T_30_10.sp12_v_b_0


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 172)  (1730 172)  routing T_33_10.span4_horz_36 <X> T_33_10.lc_trk_g1_4
 (5 13)  (1731 173)  (1731 173)  routing T_33_10.span4_horz_36 <X> T_33_10.lc_trk_g1_4
 (6 13)  (1732 173)  (1732 173)  routing T_33_10.span4_horz_36 <X> T_33_10.lc_trk_g1_4
 (7 13)  (1733 173)  (1733 173)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (6 2)  (552 146)  (552 146)  routing T_11_9.sp4_v_b_9 <X> T_11_9.sp4_v_t_37
 (5 3)  (551 147)  (551 147)  routing T_11_9.sp4_v_b_9 <X> T_11_9.sp4_v_t_37


LogicTile_12_9

 (3 0)  (603 144)  (603 144)  routing T_12_9.sp12_v_t_23 <X> T_12_9.sp12_v_b_0
 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (3 4)  (657 148)  (657 148)  routing T_13_9.sp12_v_t_23 <X> T_13_9.sp12_h_r_0
 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (36 2)  (798 146)  (798 146)  LC_1 Logic Functioning bit
 (37 2)  (799 146)  (799 146)  LC_1 Logic Functioning bit
 (38 2)  (800 146)  (800 146)  LC_1 Logic Functioning bit
 (39 2)  (801 146)  (801 146)  LC_1 Logic Functioning bit
 (40 2)  (802 146)  (802 146)  LC_1 Logic Functioning bit
 (41 2)  (803 146)  (803 146)  LC_1 Logic Functioning bit
 (42 2)  (804 146)  (804 146)  LC_1 Logic Functioning bit
 (43 2)  (805 146)  (805 146)  LC_1 Logic Functioning bit
 (52 2)  (814 146)  (814 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (36 3)  (798 147)  (798 147)  LC_1 Logic Functioning bit
 (37 3)  (799 147)  (799 147)  LC_1 Logic Functioning bit
 (38 3)  (800 147)  (800 147)  LC_1 Logic Functioning bit
 (39 3)  (801 147)  (801 147)  LC_1 Logic Functioning bit
 (40 3)  (802 147)  (802 147)  LC_1 Logic Functioning bit
 (41 3)  (803 147)  (803 147)  LC_1 Logic Functioning bit
 (42 3)  (804 147)  (804 147)  LC_1 Logic Functioning bit
 (43 3)  (805 147)  (805 147)  LC_1 Logic Functioning bit
 (53 3)  (815 147)  (815 147)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (7 8)  (769 152)  (769 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 8)  (823 152)  (823 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (823 158)  (823 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (881 158)  (881 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_18_9

 (7 8)  (935 152)  (935 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (3 5)  (1309 149)  (1309 149)  routing T_25_9.sp12_h_l_23 <X> T_25_9.sp12_h_r_0


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (19 7)  (1529 151)  (1529 151)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_30_9



LogicTile_31_9

 (2 4)  (1620 148)  (1620 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 147)  (1739 147)  routing T_33_9.span4_horz_31 <X> T_33_9.span4_vert_b_1
 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8

 (3 0)  (237 128)  (237 128)  routing T_5_8.sp12_v_t_23 <X> T_5_8.sp12_v_b_0


LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8

 (7 15)  (445 143)  (445 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (3 12)  (819 140)  (819 140)  routing T_16_8.sp12_v_t_22 <X> T_16_8.sp12_h_r_1


LogicTile_17_8

 (3 4)  (877 132)  (877 132)  routing T_17_8.sp12_v_t_23 <X> T_17_8.sp12_h_r_0


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8

 (1 3)  (1091 131)  (1091 131)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (8 13)  (1260 141)  (1260 141)  routing T_24_8.sp4_h_l_41 <X> T_24_8.sp4_v_b_10
 (9 13)  (1261 141)  (1261 141)  routing T_24_8.sp4_h_l_41 <X> T_24_8.sp4_v_b_10
 (10 13)  (1262 141)  (1262 141)  routing T_24_8.sp4_h_l_41 <X> T_24_8.sp4_v_b_10


RAM_Tile_25_8



LogicTile_26_8

 (19 7)  (1367 135)  (1367 135)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (3 1)  (1513 129)  (1513 129)  routing T_29_8.sp12_h_l_23 <X> T_29_8.sp12_v_b_0


LogicTile_30_8

 (19 6)  (1583 134)  (1583 134)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_7_7

 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23
 (10 9)  (352 121)  (352 121)  routing T_7_7.sp4_h_r_2 <X> T_7_7.sp4_v_b_7


LogicTile_9_7

 (17 3)  (455 115)  (455 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (438 118)  (438 118)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0
 (1 6)  (439 118)  (439 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (439 119)  (439 119)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0
 (31 10)  (469 122)  (469 122)  routing T_9_7.lc_trk_g0_4 <X> T_9_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 122)  (470 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (478 122)  (478 122)  LC_5 Logic Functioning bit
 (41 10)  (479 122)  (479 122)  LC_5 Logic Functioning bit
 (42 10)  (480 122)  (480 122)  LC_5 Logic Functioning bit
 (43 10)  (481 122)  (481 122)  LC_5 Logic Functioning bit
 (46 10)  (484 122)  (484 122)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (40 11)  (478 123)  (478 123)  LC_5 Logic Functioning bit
 (41 11)  (479 123)  (479 123)  LC_5 Logic Functioning bit
 (42 11)  (480 123)  (480 123)  LC_5 Logic Functioning bit
 (43 11)  (481 123)  (481 123)  LC_5 Logic Functioning bit


LogicTile_12_7

 (3 12)  (603 124)  (603 124)  routing T_12_7.sp12_v_t_22 <X> T_12_7.sp12_h_r_1


LogicTile_16_7

 (10 4)  (826 116)  (826 116)  routing T_16_7.sp4_v_t_46 <X> T_16_7.sp4_h_r_4


LogicTile_20_7

 (3 4)  (1039 116)  (1039 116)  routing T_20_7.sp12_v_t_23 <X> T_20_7.sp12_h_r_0
 (8 5)  (1044 117)  (1044 117)  routing T_20_7.sp4_h_l_41 <X> T_20_7.sp4_v_b_4
 (9 5)  (1045 117)  (1045 117)  routing T_20_7.sp4_h_l_41 <X> T_20_7.sp4_v_b_4


LogicTile_24_7

 (3 9)  (1255 121)  (1255 121)  routing T_24_7.sp12_h_l_22 <X> T_24_7.sp12_v_b_1


LogicTile_28_7

 (2 8)  (1458 120)  (1458 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_31_7

 (5 0)  (1623 112)  (1623 112)  routing T_31_7.sp4_h_l_44 <X> T_31_7.sp4_h_r_0
 (4 1)  (1622 113)  (1622 113)  routing T_31_7.sp4_h_l_44 <X> T_31_7.sp4_h_r_0


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 119)  (1739 119)  routing T_33_7.span4_horz_13 <X> T_33_7.span4_vert_b_2
 (14 7)  (1740 119)  (1740 119)  routing T_33_7.span4_horz_13 <X> T_33_7.span4_vert_b_2


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_11_6

 (19 10)  (565 106)  (565 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_13_6

 (19 7)  (673 103)  (673 103)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (19 10)  (673 106)  (673 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_14_6

 (3 7)  (711 103)  (711 103)  routing T_14_6.sp12_h_l_23 <X> T_14_6.sp12_v_t_23


LogicTile_16_6

 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_v_t_23


LogicTile_19_6

 (19 10)  (1001 106)  (1001 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_21_6

 (19 6)  (1109 102)  (1109 102)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_29_6

 (9 8)  (1519 104)  (1519 104)  routing T_29_6.sp4_v_t_42 <X> T_29_6.sp4_h_r_7


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 98)  (1730 98)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (4 3)  (1730 99)  (1730 99)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (5 3)  (1731 99)  (1731 99)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (6 3)  (1732 99)  (1732 99)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (7 3)  (1733 99)  (1733 99)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_2 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit
 (4 15)  (1730 111)  (1730 111)  routing T_33_6.span4_vert_b_6 <X> T_33_6.lc_trk_g1_6
 (5 15)  (1731 111)  (1731 111)  routing T_33_6.span4_vert_b_6 <X> T_33_6.lc_trk_g1_6
 (7 15)  (1733 111)  (1733 111)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_2_5

 (3 5)  (75 85)  (75 85)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_h_r_0


LogicTile_4_5

 (3 4)  (183 84)  (183 84)  routing T_4_5.sp12_v_t_23 <X> T_4_5.sp12_h_r_0


RAM_Tile_8_5

 (2 8)  (398 88)  (398 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_10_5

 (2 4)  (494 84)  (494 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_5

 (5 15)  (551 95)  (551 95)  routing T_11_5.sp4_h_l_44 <X> T_11_5.sp4_v_t_44


LogicTile_13_5

 (8 9)  (662 89)  (662 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7
 (9 9)  (663 89)  (663 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7


LogicTile_14_5

 (3 7)  (711 87)  (711 87)  routing T_14_5.sp12_h_l_23 <X> T_14_5.sp12_v_t_23


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


LogicTile_26_5

 (4 1)  (1352 81)  (1352 81)  routing T_26_5.sp4_v_t_42 <X> T_26_5.sp4_h_r_0


LogicTile_30_5

 (5 4)  (1569 84)  (1569 84)  routing T_30_5.sp4_h_l_37 <X> T_30_5.sp4_h_r_3
 (4 5)  (1568 85)  (1568 85)  routing T_30_5.sp4_h_l_37 <X> T_30_5.sp4_h_r_3
 (13 13)  (1577 93)  (1577 93)  routing T_30_5.sp4_v_t_43 <X> T_30_5.sp4_h_r_11


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 82)  (1731 82)  routing T_33_5.span4_horz_35 <X> T_33_5.lc_trk_g0_3
 (6 2)  (1732 82)  (1732 82)  routing T_33_5.span4_horz_35 <X> T_33_5.lc_trk_g0_3
 (7 2)  (1733 82)  (1733 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_35 lc_trk_g0_3
 (8 2)  (1734 82)  (1734 82)  routing T_33_5.span4_horz_35 <X> T_33_5.lc_trk_g0_3
 (14 3)  (1740 83)  (1740 83)  routing T_33_5.span4_vert_t_13 <X> T_33_5.span4_vert_b_1
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 90)  (1731 90)  routing T_33_5.span4_horz_27 <X> T_33_5.lc_trk_g1_3
 (6 10)  (1732 90)  (1732 90)  routing T_33_5.span4_horz_27 <X> T_33_5.lc_trk_g1_3
 (7 10)  (1733 90)  (1733 90)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_27 lc_trk_g1_3
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (8 11)  (1734 91)  (1734 91)  routing T_33_5.span4_horz_27 <X> T_33_5.lc_trk_g1_3
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_3 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 72)  (1 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_2_4

 (3 5)  (75 69)  (75 69)  routing T_2_4.sp12_h_l_23 <X> T_2_4.sp12_h_r_0


LogicTile_4_4

 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23


LogicTile_13_4

 (3 12)  (657 76)  (657 76)  routing T_13_4.sp12_v_t_22 <X> T_13_4.sp12_h_r_1


LogicTile_14_4

 (3 7)  (711 71)  (711 71)  routing T_14_4.sp12_h_l_23 <X> T_14_4.sp12_v_t_23


LogicTile_15_4

 (12 1)  (774 65)  (774 65)  routing T_15_4.sp4_h_r_2 <X> T_15_4.sp4_v_b_2


LogicTile_16_4

 (19 14)  (835 78)  (835 78)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_24_4

 (9 13)  (1261 77)  (1261 77)  routing T_24_4.sp4_v_t_47 <X> T_24_4.sp4_v_b_10


LogicTile_31_4

 (19 9)  (1637 73)  (1637 73)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


IO_Tile_33_4

 (5 0)  (1731 64)  (1731 64)  routing T_33_4.span4_vert_b_1 <X> T_33_4.lc_trk_g0_1
 (7 0)  (1733 64)  (1733 64)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_1 lc_trk_g0_1
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 65)  (1734 65)  routing T_33_4.span4_vert_b_1 <X> T_33_4.lc_trk_g0_1
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 77)  (1734 77)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g1_5
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_7_3

 (9 9)  (351 57)  (351 57)  routing T_7_3.sp4_v_t_42 <X> T_7_3.sp4_v_b_7


LogicTile_11_3

 (8 1)  (554 49)  (554 49)  routing T_11_3.sp4_v_t_47 <X> T_11_3.sp4_v_b_1
 (10 1)  (556 49)  (556 49)  routing T_11_3.sp4_v_t_47 <X> T_11_3.sp4_v_b_1


LogicTile_13_3

 (8 1)  (662 49)  (662 49)  routing T_13_3.sp4_v_t_47 <X> T_13_3.sp4_v_b_1
 (10 1)  (664 49)  (664 49)  routing T_13_3.sp4_v_t_47 <X> T_13_3.sp4_v_b_1
 (9 9)  (663 57)  (663 57)  routing T_13_3.sp4_v_t_42 <X> T_13_3.sp4_v_b_7


LogicTile_19_3

 (8 1)  (990 49)  (990 49)  routing T_19_3.sp4_v_t_47 <X> T_19_3.sp4_v_b_1
 (10 1)  (992 49)  (992 49)  routing T_19_3.sp4_v_t_47 <X> T_19_3.sp4_v_b_1


LogicTile_20_3

 (4 0)  (1040 48)  (1040 48)  routing T_20_3.sp4_v_t_41 <X> T_20_3.sp4_v_b_0
 (6 0)  (1042 48)  (1042 48)  routing T_20_3.sp4_v_t_41 <X> T_20_3.sp4_v_b_0
 (3 4)  (1039 52)  (1039 52)  routing T_20_3.sp12_v_t_23 <X> T_20_3.sp12_h_r_0


LogicTile_21_3

 (5 8)  (1095 56)  (1095 56)  routing T_21_3.sp4_v_t_43 <X> T_21_3.sp4_h_r_6
 (3 12)  (1093 60)  (1093 60)  routing T_21_3.sp12_v_t_22 <X> T_21_3.sp12_h_r_1


LogicTile_22_3

 (3 4)  (1147 52)  (1147 52)  routing T_22_3.sp12_v_t_23 <X> T_22_3.sp12_h_r_0


RAM_Tile_25_3

 (4 0)  (1310 48)  (1310 48)  routing T_25_3.sp4_h_l_43 <X> T_25_3.sp4_v_b_0
 (6 0)  (1312 48)  (1312 48)  routing T_25_3.sp4_h_l_43 <X> T_25_3.sp4_v_b_0
 (5 1)  (1311 49)  (1311 49)  routing T_25_3.sp4_h_l_43 <X> T_25_3.sp4_v_b_0


LogicTile_26_3

 (2 4)  (1350 52)  (1350 52)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_28_3

 (2 4)  (1458 52)  (1458 52)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_3

 (8 9)  (1518 57)  (1518 57)  routing T_29_3.sp4_h_l_42 <X> T_29_3.sp4_v_b_7
 (9 9)  (1519 57)  (1519 57)  routing T_29_3.sp4_h_l_42 <X> T_29_3.sp4_v_b_7


LogicTile_30_3

 (19 6)  (1583 54)  (1583 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_31_3

 (8 9)  (1626 57)  (1626 57)  routing T_31_3.sp4_h_l_42 <X> T_31_3.sp4_v_b_7
 (9 9)  (1627 57)  (1627 57)  routing T_31_3.sp4_h_l_42 <X> T_31_3.sp4_v_b_7


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit
 (4 15)  (1730 63)  (1730 63)  routing T_33_3.span12_horz_22 <X> T_33_3.lc_trk_g1_6
 (6 15)  (1732 63)  (1732 63)  routing T_33_3.span12_horz_22 <X> T_33_3.lc_trk_g1_6
 (7 15)  (1733 63)  (1733 63)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_22 lc_trk_g1_6


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_12_2

 (3 12)  (603 44)  (603 44)  routing T_12_2.sp12_v_t_22 <X> T_12_2.sp12_h_r_1


LogicTile_15_2

 (3 4)  (765 36)  (765 36)  routing T_15_2.sp12_v_t_23 <X> T_15_2.sp12_h_r_0


LogicTile_19_2

 (2 6)  (984 38)  (984 38)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_20_2

 (3 4)  (1039 36)  (1039 36)  routing T_20_2.sp12_v_t_23 <X> T_20_2.sp12_h_r_0


LogicTile_22_2

 (4 8)  (1148 40)  (1148 40)  routing T_22_2.sp4_h_l_43 <X> T_22_2.sp4_v_b_6
 (5 9)  (1149 41)  (1149 41)  routing T_22_2.sp4_h_l_43 <X> T_22_2.sp4_v_b_6


RAM_Tile_25_2

 (2 12)  (1308 44)  (1308 44)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_28_2

 (13 12)  (1469 44)  (1469 44)  routing T_28_2.sp4_h_l_46 <X> T_28_2.sp4_v_b_11
 (12 13)  (1468 45)  (1468 45)  routing T_28_2.sp4_h_l_46 <X> T_28_2.sp4_v_b_11


LogicTile_30_2

 (2 12)  (1566 44)  (1566 44)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


IO_Tile_33_2

 (5 0)  (1731 32)  (1731 32)  routing T_33_2.span4_vert_b_1 <X> T_33_2.lc_trk_g0_1
 (7 0)  (1733 32)  (1733 32)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_1 lc_trk_g0_1
 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (8 1)  (1734 33)  (1734 33)  routing T_33_2.span4_vert_b_1 <X> T_33_2.lc_trk_g0_1
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (4 6)  (1730 38)  (1730 38)  routing T_33_2.span4_horz_46 <X> T_33_2.lc_trk_g0_6
 (4 7)  (1730 39)  (1730 39)  routing T_33_2.span4_horz_46 <X> T_33_2.lc_trk_g0_6
 (5 7)  (1731 39)  (1731 39)  routing T_33_2.span4_horz_46 <X> T_33_2.lc_trk_g0_6
 (6 7)  (1732 39)  (1732 39)  routing T_33_2.span4_horz_46 <X> T_33_2.lc_trk_g0_6
 (7 7)  (1733 39)  (1733 39)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_46 lc_trk_g0_6
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_5_1

 (19 6)  (253 22)  (253 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_13_1

 (4 4)  (658 20)  (658 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3
 (6 4)  (660 20)  (660 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3


LogicTile_31_1

 (13 1)  (1631 17)  (1631 17)  routing T_31_1.sp4_v_t_44 <X> T_31_1.sp4_h_r_2


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (6 6)  (1732 22)  (1732 22)  routing T_33_1.span4_horz_15 <X> T_33_1.lc_trk_g0_7
 (7 6)  (1733 22)  (1733 22)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_15 lc_trk_g0_7
 (8 6)  (1734 22)  (1734 22)  routing T_33_1.span4_horz_15 <X> T_33_1.lc_trk_g0_7
 (8 7)  (1734 23)  (1734 23)  routing T_33_1.span4_horz_15 <X> T_33_1.lc_trk_g0_7
 (5 10)  (1731 26)  (1731 26)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g1_3
 (7 10)  (1733 26)  (1733 26)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 26)  (1734 26)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g1_3
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (5 4)  (197 11)  (197 11)  routing T_4_0.span4_horz_r_5 <X> T_4_0.lc_trk_g0_5
 (7 4)  (199 11)  (199 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (8 5)  (200 10)  (200 10)  routing T_4_0.span4_horz_r_5 <X> T_4_0.lc_trk_g0_5
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (13 10)  (215 4)  (215 4)  routing T_4_0.lc_trk_g0_5 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0

 (13 13)  (269 2)  (269 2)  routing T_5_0.span4_vert_19 <X> T_5_0.span4_horz_r_3
 (14 13)  (270 2)  (270 2)  routing T_5_0.span4_vert_19 <X> T_5_0.span4_horz_r_3


IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (10 10)  (320 4)  (320 4)  routing T_6_0.lc_trk_g1_7 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (321 4)  (321 4)  routing T_6_0.lc_trk_g1_7 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (10 11)  (320 5)  (320 5)  routing T_6_0.lc_trk_g1_7 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (321 5)  (321 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (5 14)  (305 0)  (305 0)  routing T_6_0.span4_horz_r_7 <X> T_6_0.lc_trk_g1_7
 (7 14)  (307 0)  (307 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit
 (8 15)  (308 1)  (308 1)  routing T_6_0.span4_horz_r_7 <X> T_6_0.lc_trk_g1_7


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (12 2)  (376 12)  (376 12)  routing T_7_0.span4_vert_31 <X> T_7_0.span4_horz_l_13
 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g0_4 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (4 5)  (412 10)  (412 10)  routing T_8_0.span4_horz_r_4 <X> T_8_0.lc_trk_g0_4
 (5 5)  (413 10)  (413 10)  routing T_8_0.span4_horz_r_4 <X> T_8_0.lc_trk_g0_4
 (7 5)  (415 10)  (415 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (5 0)  (563 15)  (563 15)  routing T_11_0.span4_horz_r_9 <X> T_11_0.lc_trk_g0_1
 (7 0)  (565 15)  (565 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (566 15)  (566 15)  routing T_11_0.span4_horz_r_9 <X> T_11_0.lc_trk_g0_1
 (12 0)  (580 15)  (580 15)  routing T_11_0.span4_vert_25 <X> T_11_0.span4_horz_l_12
 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (4 1)  (616 14)  (616 14)  routing T_12_0.span12_vert_16 <X> T_12_0.lc_trk_g0_0
 (6 1)  (618 14)  (618 14)  routing T_12_0.span12_vert_16 <X> T_12_0.lc_trk_g0_0
 (7 1)  (619 14)  (619 14)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_16 lc_trk_g0_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (616 2)  (616 2)  routing T_12_0.span4_horz_r_4 <X> T_12_0.lc_trk_g1_4
 (5 13)  (617 2)  (617 2)  routing T_12_0.span4_horz_r_4 <X> T_12_0.lc_trk_g1_4
 (7 13)  (619 2)  (619 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (689 14)  (689 14)  routing T_13_0.span4_vert_25 <X> T_13_0.span4_horz_r_0
 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (12 2)  (688 12)  (688 12)  routing T_13_0.span4_vert_31 <X> T_13_0.span4_horz_l_13
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (11 0)  (795 15)  (795 15)  routing T_15_0.span4_horz_r_0 <X> T_15_0.span4_horz_l_12
 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (5 6)  (779 8)  (779 8)  routing T_15_0.span4_vert_39 <X> T_15_0.lc_trk_g0_7
 (6 6)  (780 8)  (780 8)  routing T_15_0.span4_vert_39 <X> T_15_0.lc_trk_g0_7
 (7 6)  (781 8)  (781 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (782 8)  (782 8)  routing T_15_0.span4_vert_39 <X> T_15_0.lc_trk_g0_7
 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g0_7 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g0_7 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (4 4)  (832 11)  (832 11)  routing T_16_0.span4_horz_r_12 <X> T_16_0.lc_trk_g0_4
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_4 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (5 5)  (833 10)  (833 10)  routing T_16_0.span4_horz_r_12 <X> T_16_0.lc_trk_g0_4
 (7 5)  (835 10)  (835 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (12 0)  (1016 15)  (1016 15)  routing T_19_0.span4_vert_25 <X> T_19_0.span4_horz_l_12
 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 9)  (1052 6)  (1052 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (5 9)  (1053 6)  (1053 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_19 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_19 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 6)  (1269 8)  (1269 8)  routing T_24_0.span4_vert_47 <X> T_24_0.lc_trk_g0_7
 (6 6)  (1270 8)  (1270 8)  routing T_24_0.span4_vert_47 <X> T_24_0.lc_trk_g0_7
 (7 6)  (1271 8)  (1271 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (1272 8)  (1272 8)  routing T_24_0.span4_vert_47 <X> T_24_0.lc_trk_g0_7
 (8 7)  (1272 9)  (1272 9)  routing T_24_0.span4_vert_47 <X> T_24_0.lc_trk_g0_7
 (13 10)  (1287 4)  (1287 4)  routing T_24_0.lc_trk_g0_7 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (12 11)  (1286 5)  (1286 5)  routing T_24_0.lc_trk_g0_7 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1270 3)  (1270 3)  routing T_24_0.span12_vert_13 <X> T_24_0.lc_trk_g1_5
 (7 12)  (1271 3)  (1271 3)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_13 lc_trk_g1_5
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (4 1)  (1322 14)  (1322 14)  routing T_25_0.span4_vert_24 <X> T_25_0.lc_trk_g0_0
 (5 1)  (1323 14)  (1323 14)  routing T_25_0.span4_vert_24 <X> T_25_0.lc_trk_g0_0
 (6 1)  (1324 14)  (1324 14)  routing T_25_0.span4_vert_24 <X> T_25_0.lc_trk_g0_0
 (7 1)  (1325 14)  (1325 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (13 4)  (1491 11)  (1491 11)  routing T_28_0.lc_trk_g0_6 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (12 5)  (1490 10)  (1490 10)  routing T_28_0.lc_trk_g0_6 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (5 7)  (1473 9)  (1473 9)  routing T_28_0.span4_vert_22 <X> T_28_0.lc_trk_g0_6
 (6 7)  (1474 9)  (1474 9)  routing T_28_0.span4_vert_22 <X> T_28_0.lc_trk_g0_6
 (7 7)  (1475 9)  (1475 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_22 lc_trk_g0_6


IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (13 3)  (1545 13)  (1545 13)  routing T_29_0.span4_vert_31 <X> T_29_0.span4_horz_r_1
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (10 10)  (1542 4)  (1542 4)  routing T_29_0.lc_trk_g1_7 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1543 4)  (1543 4)  routing T_29_0.lc_trk_g1_7 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (10 11)  (1542 5)  (1542 5)  routing T_29_0.lc_trk_g1_7 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1543 5)  (1543 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (6 14)  (1528 0)  (1528 0)  routing T_29_0.span12_vert_15 <X> T_29_0.lc_trk_g1_7
 (7 14)  (1529 0)  (1529 0)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_15 lc_trk_g1_7
 (17 14)  (1515 0)  (1515 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0

 (13 13)  (1599 2)  (1599 2)  routing T_30_0.span4_vert_43 <X> T_30_0.span4_horz_r_3


IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (13 3)  (1653 13)  (1653 13)  routing T_31_0.span4_vert_31 <X> T_31_0.span4_horz_r_1
 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


