

================================================================
== Vitis HLS Report for 'histogram_Pipeline_loop_4'
================================================================
* Date:           Sun Jun 23 03:44:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.735 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8194|     8194|  40.970 us|  40.970 us|  8194|  8194|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_4  |     8192|     8192|         3|          2|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90]   --->   Operation 6 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %results_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %array_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln90 = store i13 0, i13 %i_4" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90]   --->   Operation 9 'store' 'store_ln90' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body169"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i13 %i_4" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.02ns)   --->   "%icmp_ln90 = icmp_eq  i13 %i, i13 4096" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90]   --->   Operation 12 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.02ns)   --->   "%add_ln90 = add i13 %i, i13 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90]   --->   Operation 13 'add' 'add_ln90' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.body169.split, void %for.body214.preheader.exitStub" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90]   --->   Operation 14 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i13 %i" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90]   --->   Operation 15 'zext' 'zext_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%array_4_addr = getelementptr i32 %array_4, i64 0, i64 %zext_ln90" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:91]   --->   Operation 16 'getelementptr' 'array_4_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.29ns)   --->   "%num = load i12 %array_4_addr" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:91]   --->   Operation 17 'load' 'num' <Predicate = (!icmp_ln90)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln90 = store i13 %add_ln90, i13 %i_4" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90]   --->   Operation 18 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.body169" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90]   --->   Operation 19 'br' 'br_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%results_4_addr = getelementptr i32 %results_4, i64 0, i64 0" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:93]   --->   Operation 20 'getelementptr' 'results_4_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%results_4_addr_1 = getelementptr i32 %results_4, i64 0, i64 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:95]   --->   Operation 21 'getelementptr' 'results_4_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%results_4_addr_2 = getelementptr i32 %results_4, i64 0, i64 2" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:97]   --->   Operation 22 'getelementptr' 'results_4_addr_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%results_4_addr_3 = getelementptr i32 %results_4, i64 0, i64 3" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:99]   --->   Operation 23 'getelementptr' 'results_4_addr_3' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%results_4_addr_4 = getelementptr i32 %results_4, i64 0, i64 4" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:101]   --->   Operation 24 'getelementptr' 'results_4_addr_4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90]   --->   Operation 25 'specpipeline' 'specpipeline_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90]   --->   Operation 27 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.29ns)   --->   "%num = load i12 %array_4_addr" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:91]   --->   Operation 28 'load' 'num' <Predicate = (!icmp_ln90)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 29 [1/1] (1.14ns)   --->   "%icmp_ln92 = icmp_sgt  i32 %num, i32 0" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:92]   --->   Operation 29 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln90)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.14ns)   --->   "%icmp_ln92_1 = icmp_slt  i32 %num, i32 21" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:92]   --->   Operation 30 'icmp' 'icmp_ln92_1' <Predicate = (!icmp_ln90)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.14ns)   --->   "%and_ln92 = and i1 %icmp_ln92, i1 %icmp_ln92_1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:92]   --->   Operation 31 'and' 'and_ln92' <Predicate = (!icmp_ln90)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %and_ln92, void %if.else179, void %if.then176" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:92]   --->   Operation 32 'br' 'br_ln92' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.14ns)   --->   "%icmp_ln94 = icmp_sgt  i32 %num, i32 20" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:94]   --->   Operation 33 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln90 & !and_ln92)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.14ns)   --->   "%icmp_ln94_1 = icmp_slt  i32 %num, i32 41" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:94]   --->   Operation 34 'icmp' 'icmp_ln94_1' <Predicate = (!icmp_ln90 & !and_ln92)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.14ns)   --->   "%and_ln94 = and i1 %icmp_ln94, i1 %icmp_ln94_1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:94]   --->   Operation 35 'and' 'and_ln94' <Predicate = (!icmp_ln90 & !and_ln92)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln94, void %if.else186, void %if.then183" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:94]   --->   Operation 36 'br' 'br_ln94' <Predicate = (!icmp_ln90 & !and_ln92)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.14ns)   --->   "%icmp_ln96 = icmp_sgt  i32 %num, i32 40" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:96]   --->   Operation 37 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln94)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.14ns)   --->   "%icmp_ln96_1 = icmp_slt  i32 %num, i32 61" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:96]   --->   Operation 38 'icmp' 'icmp_ln96_1' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln94)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.14ns)   --->   "%and_ln96 = and i1 %icmp_ln96, i1 %icmp_ln96_1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:96]   --->   Operation 39 'and' 'and_ln96' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln94)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %and_ln96, void %if.else193, void %if.then190" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:96]   --->   Operation 40 'br' 'br_ln96' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln94)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.14ns)   --->   "%icmp_ln98 = icmp_sgt  i32 %num, i32 60" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:98]   --->   Operation 41 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln94 & !and_ln96)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.14ns)   --->   "%icmp_ln98_1 = icmp_slt  i32 %num, i32 81" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:98]   --->   Operation 42 'icmp' 'icmp_ln98_1' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln94 & !and_ln96)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.14ns)   --->   "%and_ln98 = and i1 %icmp_ln98, i1 %icmp_ln98_1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:98]   --->   Operation 43 'and' 'and_ln98' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln94 & !and_ln96)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %and_ln98, void %if.else200, void %if.then197" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:98]   --->   Operation 44 'br' 'br_ln98' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln94 & !and_ln96)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (0.73ns)   --->   "%results_4_load_4 = load i3 %results_4_addr_4" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:101]   --->   Operation 45 'load' 'results_4_load_4' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln94 & !and_ln96 & !and_ln98)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 46 [2/2] (0.73ns)   --->   "%results_4_load_3 = load i3 %results_4_addr_3" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:99]   --->   Operation 46 'load' 'results_4_load_3' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln94 & !and_ln96 & and_ln98)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end204"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln94 & !and_ln96)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (0.73ns)   --->   "%results_4_load_2 = load i3 %results_4_addr_2" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:97]   --->   Operation 48 'load' 'results_4_load_2' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln94 & and_ln96)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end205"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln94)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (0.73ns)   --->   "%results_4_load_1 = load i3 %results_4_addr_1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:95]   --->   Operation 50 'load' 'results_4_load_1' <Predicate = (!icmp_ln90 & !and_ln92 & and_ln94)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc207"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!icmp_ln90 & !and_ln92)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (0.73ns)   --->   "%results_4_load = load i3 %results_4_addr" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:93]   --->   Operation 52 'load' 'results_4_load' <Predicate = (!icmp_ln90 & and_ln92)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 2.60>
ST_3 : Operation 53 [1/2] (0.73ns)   --->   "%results_4_load_4 = load i3 %results_4_addr_4" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:101]   --->   Operation 53 'load' 'results_4_load_4' <Predicate = (!and_ln92 & !and_ln94 & !and_ln96 & !and_ln98)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 54 [1/1] (1.14ns)   --->   "%add_ln101 = add i32 %results_4_load_4, i32 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:101]   --->   Operation 54 'add' 'add_ln101' <Predicate = (!and_ln92 & !and_ln94 & !and_ln96 & !and_ln98)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.73ns)   --->   "%store_ln101 = store i32 %add_ln101, i3 %results_4_addr_4" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:101]   --->   Operation 55 'store' 'store_ln101' <Predicate = (!and_ln92 & !and_ln94 & !and_ln96 & !and_ln98)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end203"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!and_ln92 & !and_ln94 & !and_ln96 & !and_ln98)> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (0.73ns)   --->   "%results_4_load_3 = load i3 %results_4_addr_3" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:99]   --->   Operation 57 'load' 'results_4_load_3' <Predicate = (!and_ln92 & !and_ln94 & !and_ln96 & and_ln98)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 58 [1/1] (1.14ns)   --->   "%add_ln99 = add i32 %results_4_load_3, i32 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:99]   --->   Operation 58 'add' 'add_ln99' <Predicate = (!and_ln92 & !and_ln94 & !and_ln96 & and_ln98)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.73ns)   --->   "%store_ln99 = store i32 %add_ln99, i3 %results_4_addr_3" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:99]   --->   Operation 59 'store' 'store_ln99' <Predicate = (!and_ln92 & !and_ln94 & !and_ln96 & and_ln98)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln100 = br void %if.end203" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:100]   --->   Operation 60 'br' 'br_ln100' <Predicate = (!and_ln92 & !and_ln94 & !and_ln96 & and_ln98)> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (0.73ns)   --->   "%results_4_load_2 = load i3 %results_4_addr_2" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:97]   --->   Operation 61 'load' 'results_4_load_2' <Predicate = (!and_ln92 & !and_ln94 & and_ln96)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 62 [1/1] (1.14ns)   --->   "%add_ln97 = add i32 %results_4_load_2, i32 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:97]   --->   Operation 62 'add' 'add_ln97' <Predicate = (!and_ln92 & !and_ln94 & and_ln96)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.73ns)   --->   "%store_ln97 = store i32 %add_ln97, i3 %results_4_addr_2" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:97]   --->   Operation 63 'store' 'store_ln97' <Predicate = (!and_ln92 & !and_ln94 & and_ln96)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln98 = br void %if.end204" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:98]   --->   Operation 64 'br' 'br_ln98' <Predicate = (!and_ln92 & !and_ln94 & and_ln96)> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (0.73ns)   --->   "%results_4_load_1 = load i3 %results_4_addr_1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:95]   --->   Operation 65 'load' 'results_4_load_1' <Predicate = (!and_ln92 & and_ln94)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 66 [1/1] (1.14ns)   --->   "%add_ln95 = add i32 %results_4_load_1, i32 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:95]   --->   Operation 66 'add' 'add_ln95' <Predicate = (!and_ln92 & and_ln94)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.73ns)   --->   "%store_ln95 = store i32 %add_ln95, i3 %results_4_addr_1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:95]   --->   Operation 67 'store' 'store_ln95' <Predicate = (!and_ln92 & and_ln94)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln96 = br void %if.end205" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:96]   --->   Operation 68 'br' 'br_ln96' <Predicate = (!and_ln92 & and_ln94)> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (0.73ns)   --->   "%results_4_load = load i3 %results_4_addr" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:93]   --->   Operation 69 'load' 'results_4_load' <Predicate = (and_ln92)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 70 [1/1] (1.14ns)   --->   "%add_ln93 = add i32 %results_4_load, i32 1" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:93]   --->   Operation 70 'add' 'add_ln93' <Predicate = (and_ln92)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.73ns)   --->   "%store_ln93 = store i32 %add_ln93, i3 %results_4_addr" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:93]   --->   Operation 71 'store' 'store_ln93' <Predicate = (and_ln92)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.inc207" [HLS-benchmarks/Inter-Block/histogram/histogram.cpp:94]   --->   Operation 72 'br' 'br_ln94' <Predicate = (and_ln92)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.947ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln90', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90) of constant 0 on local variable 'i', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90 [6]  (0.460 ns)
	'load' operation 13 bit ('i', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90) on local variable 'i', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90 [9]  (0.000 ns)
	'add' operation 13 bit ('add_ln90', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90) [11]  (1.027 ns)
	'store' operation 0 bit ('store_ln90', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90) of variable 'add_ln90', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90 on local variable 'i', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:90 [76]  (0.460 ns)

 <State 2>: 2.735ns
The critical path consists of the following:
	'load' operation 32 bit ('num', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:91) on array 'array_4' [24]  (1.297 ns)
	'icmp' operation 1 bit ('icmp_ln96', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:96) [35]  (1.142 ns)
	'and' operation 1 bit ('and_ln96', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:96) [37]  (0.148 ns)
	blocking operation 0.148 ns on control path)

 <State 3>: 2.602ns
The critical path consists of the following:
	'load' operation 32 bit ('results_4_load_3', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:99) on array 'results_4' [50]  (0.730 ns)
	'add' operation 32 bit ('add_ln99', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:99) [51]  (1.142 ns)
	'store' operation 0 bit ('store_ln99', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:99) of variable 'add_ln99', HLS-benchmarks/Inter-Block/histogram/histogram.cpp:99 on array 'results_4' [52]  (0.730 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
