{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1754150776436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1754150776436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 02 21:36:16 2025 " "Processing started: Sat Aug 02 21:36:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1754150776436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1754150776436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM_LED_Dimming -c PWM_LED_Dimming " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM_LED_Dimming -c PWM_LED_Dimming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1754150776436 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1754150776686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_led_dimming.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pwm_led_dimming.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_LED_Dimming " "Found entity 1: PWM_LED_Dimming" {  } { { "PWM_LED_Dimming.bdf" "" { Schematic "C:/altera projects/PWM_LED_Dimming/PWM_LED_Dimming.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754150776733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754150776733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_led_dimming.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_led_dimming.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_led_fade " "Found entity 1: pwm_led_fade" {  } { { "PWM_LED_Dimming.v" "" { Text "C:/altera projects/PWM_LED_Dimming/PWM_LED_Dimming.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754150776733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754150776733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM_LED_Dimming " "Elaborating entity \"PWM_LED_Dimming\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1754150776764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_led_fade pwm_led_fade:inst " "Elaborating entity \"pwm_led_fade\" for hierarchy \"pwm_led_fade:inst\"" {  } { { "PWM_LED_Dimming.bdf" "inst" { Schematic "C:/altera projects/PWM_LED_Dimming/PWM_LED_Dimming.bdf" { { 104 472 600 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754150776764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM_LED_Dimming.v(15) " "Verilog HDL assignment warning at PWM_LED_Dimming.v(15): truncated value with size 32 to match size of target (8)" {  } { { "PWM_LED_Dimming.v" "" { Text "C:/altera projects/PWM_LED_Dimming/PWM_LED_Dimming.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1754150776764 "|PWM_LED_Dimming|pwm_led_fade:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 PWM_LED_Dimming.v(20) " "Verilog HDL assignment warning at PWM_LED_Dimming.v(20): truncated value with size 32 to match size of target (21)" {  } { { "PWM_LED_Dimming.v" "" { Text "C:/altera projects/PWM_LED_Dimming/PWM_LED_Dimming.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1754150776764 "|PWM_LED_Dimming|pwm_led_fade:inst"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1754150777092 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1754150777092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1754150777092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1754150777092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1754150777170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 02 21:36:17 2025 " "Processing ended: Sat Aug 02 21:36:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1754150777170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1754150777170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1754150777170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1754150777170 ""}
