Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed May 22 23:17:02 2024
| Host         : ee25 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_drc -file LED_drc_routed.rpt -pb LED_drc_routed.pb -rpx LED_drc_routed.rpx
| Design       : LED
| Device       : xczu5eg-sfvc784-1-e
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net d_clk is a gated clock net sourced by a combinational pin state[2]_i_2/O, cell state[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT state[2]_i_2 is driving clock pin of 11 cells. This could lead to large hold time violations. Involved cells are:
led_reg[0], led_reg[1], led_reg[2], led_reg[3], led_seq_reg[0],
led_seq_reg[1], led_seq_reg[2], led_seq_reg[3], state_reg[0], state_reg[1]
state_reg[2]
Related violations: <none>


