 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : ics_top
Version: O-2018.06-SP1
Date   : Wed Jun 18 14:03:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1v25c   Library: tcbn28hpcplusbwp40p140hvttt1v25c_ccs
Wire Load Model Mode: segmented

  Startpoint: ics_part0_l_size[0]
              (input port clocked by clk)
  Endpoint: combine_top_inst/u_mux/u_cal_top/u_c_0__u_cal/u_serial_divider_1/divisor_reg_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_LINENUM11_DP_OP_1012_125_5001_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM10_DP_OP_1012_129_222_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM9_DP_OP_1012_133_5332_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM8_DP_OP_1012_137_1236_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM7_DP_OP_1012_141_9291_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM6_DP_OP_1012_145_6561_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM5_DP_OP_1012_149_8882_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM4_DP_OP_1012_153_4786_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM3_DP_OP_1012_157_7107_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM2_DP_OP_1012_161_5878_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM1_DP_OP_1012_165_8199_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM0_DP_OP_1012_169_4103_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  mux_DP_OP_1550_172_4690_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_70  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_67  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_64  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_61  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_58  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_55  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_52  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_49  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_46  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_43  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_40  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_37  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_34  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_31  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_28  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_25  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_22  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_19  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_16  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_13  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_10  ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_7   ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_4   ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  serial_divider_1   ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM11      ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM10      ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM9       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM8       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM7       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM6       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM5       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM4       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM3       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM2       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM1       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_LINENUM0       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  cal_top            ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  mux                ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  combine_top_DEPTH240_RDW_A52_RDW_B20_RDW_C8_RDW_D3
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  ics_top            ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.21       0.21
  input external delay                                    0.00       0.21 f
  ics_part0_l_size[0] (in)                                0.00       0.21 f
  combine_top_inst/l_0[0] (combine_top_DEPTH240_RDW_A52_RDW_B20_RDW_C8_RDW_D3)
                                                          0.00       0.21 f
  combine_top_inst/u_mux/l_0[0] (mux)                     0.00       0.21 f
  combine_top_inst/u_mux/u_cal_top/l_0[0] (cal_top)       0.00       0.21 f
  combine_top_inst/u_mux/u_cal_top/u_c_0__u_cal/l_0[0] (cal_LINENUM0)
                                                          0.00       0.21 f
  combine_top_inst/u_mux/u_cal_top/u_c_0__u_cal/u_serial_divider_1/divisor[0] (serial_divider_70)
                                                          0.00       0.21 f
  combine_top_inst/u_mux/u_cal_top/u_c_0__u_cal/u_serial_divider_1/divisor_reg_reg_0_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.21       0.21
  clock uncertainty                                       0.11       0.32
  combine_top_inst/u_mux/u_cal_top/u_c_0__u_cal/u_serial_divider_1/divisor_reg_reg_0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       0.32 r
  library hold time                                       0.00       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


1
