<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="First_MicroBlaze.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCD_Counter_7Segment.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BCD_Counter_7Segment.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="BCD_Counter_7Segment.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BCD_Counter_7Segment.xst"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="MicroBalze_Core.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MicroBalze_Core.ngc" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_MHS" xil_pn:name="MicroBalze_Core/MicroBalze_Core.mhs" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITINIT_OPT" xil_pn:name="MicroBalze_Core/__xps/bitinit.opt" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPS_SIM" xil_pn:name="MicroBalze_Core/__xps/ise/MicroBalze_Core.xpssim" xil_pn:origination="imported" xil_pn:subbranch="Par">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_SYN" xil_pn:name="MicroBalze_Core/__xps/ise/MicroBalze_Core.xpssyn" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UPB" xil_pn:name="MicroBalze_Core/__xps/ise/MicroBalze_Core.xpsupb" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PLATGEN_OPT" xil_pn:name="MicroBalze_Core/__xps/platgen.opt" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UCF" xil_pn:name="MicroBalze_Core/data/MicroBalze_Core.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="MicroBalze_Core_axi4lite_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MicroBalze_Core_axi4lite_0_wrapper.ngc" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="MicroBalze_Core_clock_generator_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MicroBalze_Core_clock_generator_0_wrapper.ngc" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MicroBalze_Core_debug_module_wrapper.ngc" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MicroBalze_Core_leds_wrapper.ngc" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MicroBalze_Core_microblaze_0_bram_block_wrapper.ngc" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MicroBalze_Core_microblaze_0_d_bram_ctrl_wrapper.ngc" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="MicroBalze_Core_microblaze_0_dlmb_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MicroBalze_Core_microblaze_0_dlmb_wrapper.ngc" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MicroBalze_Core_microblaze_0_i_bram_ctrl_wrapper.ngc" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="MicroBalze_Core_microblaze_0_ilmb_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MicroBalze_Core_microblaze_0_ilmb_wrapper.ngc" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="MicroBalze_Core_microblaze_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MicroBalze_Core_microblaze_0_wrapper.ngc" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MicroBalze_Core_proc_sys_reset_0_wrapper.ngc" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="MicroBalze_Core_rs232_wrapper.ngc" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MicroBalze_Core_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MicroBalze_Core_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MicroBalze_Core_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MicroBalze_Core_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MicroBalze_Core_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MicroBalze_Core_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MicroBalze_Core_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MicroBalze_Core_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MicroBalze_Core_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MicroBalze_Core_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MicroBalze_Core_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MicroBalze_Core_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MicroBalze_Core_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MicroBalze_Core_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MicroBalze_Core_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MicroBalze_Core_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MicroBalze_Core_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MicroBalze_Core_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MicroBalze_Core_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MicroBalze_Core_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MicroBalze_Core_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MicroBalze_Core_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MicroBalze_Core_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MicroBalze_Core_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MicroBalze_Core_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MicroBalze_Core_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MicroBalze_Core_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MicroBalze_Core_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MicroBalze_Core_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MicroBalze_Core_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MicroBalze_Core_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MicroBalze_Core_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MicroBalze_Core_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MicroBalze_Core_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MicroBalze_Core_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="microbalze_core_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="microbalze_core_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="microbalze_core_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1746191227" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1746191227">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1746191227" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4869890703496204567" xil_pn:start_ts="1746191227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746191227" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5399769084680537446" xil_pn:start_ts="1746191227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746191227" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1746191227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746191227" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8744507756632725785" xil_pn:start_ts="1746191227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746191227" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1746191227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746191246" xil_pn:in_ck="-6399566214265134641" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1677087634861401904" xil_pn:start_ts="1746191227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MicroBalze_Core.ngc"/>
      <outfile xil_pn:name="MicroBalze_Core_axi4lite_0_wrapper.ncf"/>
      <outfile xil_pn:name="MicroBalze_Core_axi4lite_0_wrapper.ngc"/>
      <outfile xil_pn:name="MicroBalze_Core_clock_generator_0_wrapper.ncf"/>
      <outfile xil_pn:name="MicroBalze_Core_clock_generator_0_wrapper.ngc"/>
      <outfile xil_pn:name="MicroBalze_Core_debug_module_wrapper.ngc"/>
      <outfile xil_pn:name="MicroBalze_Core_leds_wrapper.ngc"/>
      <outfile xil_pn:name="MicroBalze_Core_microblaze_0_bram_block_wrapper.ngc"/>
      <outfile xil_pn:name="MicroBalze_Core_microblaze_0_d_bram_ctrl_wrapper.ngc"/>
      <outfile xil_pn:name="MicroBalze_Core_microblaze_0_dlmb_wrapper.ncf"/>
      <outfile xil_pn:name="MicroBalze_Core_microblaze_0_dlmb_wrapper.ngc"/>
      <outfile xil_pn:name="MicroBalze_Core_microblaze_0_i_bram_ctrl_wrapper.ngc"/>
      <outfile xil_pn:name="MicroBalze_Core_microblaze_0_ilmb_wrapper.ncf"/>
      <outfile xil_pn:name="MicroBalze_Core_microblaze_0_ilmb_wrapper.ngc"/>
      <outfile xil_pn:name="MicroBalze_Core_microblaze_0_wrapper.ncf"/>
      <outfile xil_pn:name="MicroBalze_Core_microblaze_0_wrapper.ngc"/>
      <outfile xil_pn:name="MicroBalze_Core_proc_sys_reset_0_wrapper.ngc"/>
      <outfile xil_pn:name="MicroBalze_Core_rs232_wrapper.ngc"/>
    </transform>
    <transform xil_pn:end_ts="1746198948" xil_pn:in_ck="6276272524973445874" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="9206961366574118847" xil_pn:start_ts="1746198939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MicroBalze_Core_top.lso"/>
      <outfile xil_pn:name="MicroBalze_Core_top.ngc"/>
      <outfile xil_pn:name="MicroBalze_Core_top.ngr"/>
      <outfile xil_pn:name="MicroBalze_Core_top.prj"/>
      <outfile xil_pn:name="MicroBalze_Core_top.stx"/>
      <outfile xil_pn:name="MicroBalze_Core_top.syr"/>
      <outfile xil_pn:name="MicroBalze_Core_top.xst"/>
      <outfile xil_pn:name="MicroBalze_Core_top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1746198573" xil_pn:in_ck="7771163448791910596" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7294598755407556818" xil_pn:start_ts="1746198573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746198972" xil_pn:in_ck="-706229644550119884" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4983324442946986737" xil_pn:start_ts="1746198948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MicroBalze_Core.ncf"/>
      <outfile xil_pn:name="MicroBalze_Core_top.bld"/>
      <outfile xil_pn:name="MicroBalze_Core_top.ngd"/>
      <outfile xil_pn:name="MicroBalze_Core_top_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1746198980" xil_pn:in_ck="-2918098000515746131" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1746198972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MicroBalze_Core_top.pcf"/>
      <outfile xil_pn:name="MicroBalze_Core_top_map.map"/>
      <outfile xil_pn:name="MicroBalze_Core_top_map.mrp"/>
      <outfile xil_pn:name="MicroBalze_Core_top_map.ncd"/>
      <outfile xil_pn:name="MicroBalze_Core_top_map.ngm"/>
      <outfile xil_pn:name="MicroBalze_Core_top_map.xrpt"/>
      <outfile xil_pn:name="MicroBalze_Core_top_summary.xml"/>
      <outfile xil_pn:name="MicroBalze_Core_top_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1746198993" xil_pn:in_ck="-6063895561781275578" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1746198980">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MicroBalze_Core_top.ncd"/>
      <outfile xil_pn:name="MicroBalze_Core_top.pad"/>
      <outfile xil_pn:name="MicroBalze_Core_top.par"/>
      <outfile xil_pn:name="MicroBalze_Core_top.ptwx"/>
      <outfile xil_pn:name="MicroBalze_Core_top.unroutes"/>
      <outfile xil_pn:name="MicroBalze_Core_top.xpi"/>
      <outfile xil_pn:name="MicroBalze_Core_top_pad.csv"/>
      <outfile xil_pn:name="MicroBalze_Core_top_pad.txt"/>
      <outfile xil_pn:name="MicroBalze_Core_top_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1746199021" xil_pn:in_ck="1206074997655693797" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1746198993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MicroBalze_Core_top.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="microbalze_core_top.bgn"/>
      <outfile xil_pn:name="microbalze_core_top.bit"/>
      <outfile xil_pn:name="microbalze_core_top.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1746199188" xil_pn:in_ck="-2899518023910883948" xil_pn:name="TRAN_exportToSDK" xil_pn:prop_ck="4296800" xil_pn:start_ts="1746199184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1746193869" xil_pn:in_ck="-6833730646987046897" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1746193868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1746198993" xil_pn:in_ck="-2918098000515746263" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1746198989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MicroBalze_Core_top.twr"/>
      <outfile xil_pn:name="MicroBalze_Core_top.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:name="TRAN_exportToSDKnobit">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
