INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/mtrxmlt_vrlg/mtrxmlt_vrlg.srcs/sources_1/ip/matrix_out/sim/matrix_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/mtrxmlt_vrlg/mtrxmlt_vrlg.srcs/sources_1/ip/Matrix_B/sim/Matrix_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/mtrxmlt_vrlg/mtrxmlt_vrlg.srcs/sources_1/ip/Matrix_A_1/sim/Matrix_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/mtrxmlt_vrlg/mtrxmlt_vrlg.srcs/sources_1/new/matrix_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/mtrxmlt_vrlg/mtrxmlt_vrlg.srcs/sources_1/imports/mtrxmlt_vrlg/qadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/mtrxmlt_vrlg/mtrxmlt_vrlg.srcs/sources_1/imports/mtrxmlt_vrlg/qmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qmult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/mtrxmlt_vrlg/mtrxmlt_vrlg.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
