reg[9:0] SW;
reg[3:0] KEY;
reg CLOCK_50;

wire[9:0] LEDR;
wire[6:0] HEX0;
wire[6:0] HEX1;
wire[6:0] HEX2;
wire[6:0] HEX3;
wire[6:0] HEX4;
wire[6:0] HEX5;
wire VGA_CLK;
wire VGA_HS;
wire VGA_VS;
wire VGA_BLANK_N;
wire VGA_SYNC_N;
wire[9:0]	VGA_R;
wire[9:0]	VGA_G;
wire[9:0]	VGA_B;

fpga_top F(
  .SW(SW), .KEY(KEY), .CLOCK_50(CLOCK_50),
  .LEDR(LEDR), .HEX0(HEX0), .HEX1(HEX1), .HEX2(HEX2),
  .HEX3(HEX3), .HEX4(HEX4), .HEX5(HEX5),
  .VGA_CLK(VGA_CLK), .VGA_HS(VGA_HS), .VGA_BLANK_N(VGA_BLANK_N),
  .VGA_SYNC_N(VGA_SYNC_N), .VGA_R(VGA_R), .VGA_G(VGA_G), .VGA_B(VGA_B));

always begin
  CLOCK_50 = 1'b0; #2; CLOCK_50 = 1'b1; #2;
end
