Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Wed May 20 15:28:48 2015
| Host              : KASPER-PC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file MotorCtrl_timing_summary_routed.rpt -rpx MotorCtrl_timing_summary_routed.rpx
| Design            : MotorCtrl
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.144        0.000                      0                   84        0.129        0.000                      0                   84        3.475        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.144        0.000                      0                   84        0.129        0.000                      0                   84        3.475        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 2.283ns (59.194%)  route 1.574ns (40.806%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 9.481 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           1.656     1.656    grp_MotorCtrl_clockDividerThread_fu_88/clk
    SLICE_X23Y50                                                      r  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.419     2.075 f  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/Q
                         net (fo=36, routed)          1.573     3.648    grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135
    SLICE_X22Y46         LUT3 (Prop_lut3_I1_O)        0.296     3.944 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.944    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.494 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.608 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.837    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.951 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.951    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.065 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.065    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.179 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.179    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[24]_i_1
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.513 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.513    n_30_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y53         FDRE                                         r  MotorCtrl_dividerCount_V_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=51, unset)           1.481     9.481    clk
    SLICE_X22Y53                                                      r  MotorCtrl_dividerCount_V_reg[29]/C
                         clock pessimism              0.149     9.630    
                         clock uncertainty           -0.035     9.595    
    SLICE_X22Y53         FDRE (Setup_fdre_C_D)        0.062     9.657    MotorCtrl_dividerCount_V_reg[29]
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 2.260ns (58.949%)  route 1.574ns (41.051%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 9.481 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           1.656     1.656    grp_MotorCtrl_clockDividerThread_fu_88/clk
    SLICE_X23Y50                                                      r  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.419     2.075 f  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/Q
                         net (fo=36, routed)          1.573     3.648    grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135
    SLICE_X22Y46         LUT3 (Prop_lut3_I1_O)        0.296     3.944 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.944    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.494 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.608 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.837    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.951 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.951    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.065 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.065    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.179 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.179    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[24]_i_1
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     5.490 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.490    n_28_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y53         FDRE                                         r  MotorCtrl_dividerCount_V_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=51, unset)           1.481     9.481    clk
    SLICE_X22Y53                                                      r  MotorCtrl_dividerCount_V_reg[31]/C
                         clock pessimism              0.149     9.630    
                         clock uncertainty           -0.035     9.595    
    SLICE_X22Y53         FDRE (Setup_fdre_C_D)        0.062     9.657    MotorCtrl_dividerCount_V_reg[31]
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 2.188ns (58.163%)  route 1.574ns (41.837%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 9.481 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           1.656     1.656    grp_MotorCtrl_clockDividerThread_fu_88/clk
    SLICE_X23Y50                                                      r  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.419     2.075 f  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/Q
                         net (fo=36, routed)          1.573     3.648    grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135
    SLICE_X22Y46         LUT3 (Prop_lut3_I1_O)        0.296     3.944 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.944    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.494 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.608 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.837    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.951 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.951    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.065 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.065    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.179 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.179    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[24]_i_1
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.418 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.418    n_29_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y53         FDRE                                         r  MotorCtrl_dividerCount_V_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=51, unset)           1.481     9.481    clk
    SLICE_X22Y53                                                      r  MotorCtrl_dividerCount_V_reg[30]/C
                         clock pessimism              0.149     9.630    
                         clock uncertainty           -0.035     9.595    
    SLICE_X22Y53         FDRE (Setup_fdre_C_D)        0.062     9.657    MotorCtrl_dividerCount_V_reg[30]
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 2.172ns (57.984%)  route 1.574ns (42.016%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 9.481 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           1.656     1.656    grp_MotorCtrl_clockDividerThread_fu_88/clk
    SLICE_X23Y50                                                      r  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.419     2.075 f  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/Q
                         net (fo=36, routed)          1.573     3.648    grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135
    SLICE_X22Y46         LUT3 (Prop_lut3_I1_O)        0.296     3.944 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.944    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.494 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.608 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.837    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.951 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.951    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.065 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.065    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.179 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.179    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[24]_i_1
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.402 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.402    n_31_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y53         FDRE                                         r  MotorCtrl_dividerCount_V_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=51, unset)           1.481     9.481    clk
    SLICE_X22Y53                                                      r  MotorCtrl_dividerCount_V_reg[28]/C
                         clock pessimism              0.149     9.630    
                         clock uncertainty           -0.035     9.595    
    SLICE_X22Y53         FDRE (Setup_fdre_C_D)        0.062     9.657    MotorCtrl_dividerCount_V_reg[28]
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 2.169ns (57.951%)  route 1.574ns (42.049%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           1.656     1.656    grp_MotorCtrl_clockDividerThread_fu_88/clk
    SLICE_X23Y50                                                      r  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.419     2.075 f  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/Q
                         net (fo=36, routed)          1.573     3.648    grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135
    SLICE_X22Y46         LUT3 (Prop_lut3_I1_O)        0.296     3.944 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.944    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.494 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.608 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.837    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.951 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.951    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.065 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.065    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.399 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.399    n_26_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y52         FDRE                                         r  MotorCtrl_dividerCount_V_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=51, unset)           1.482     9.482    clk
    SLICE_X22Y52                                                      r  MotorCtrl_dividerCount_V_reg[25]/C
                         clock pessimism              0.149     9.631    
                         clock uncertainty           -0.035     9.596    
    SLICE_X22Y52         FDRE (Setup_fdre_C_D)        0.062     9.658    MotorCtrl_dividerCount_V_reg[25]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 2.146ns (57.691%)  route 1.574ns (42.309%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           1.656     1.656    grp_MotorCtrl_clockDividerThread_fu_88/clk
    SLICE_X23Y50                                                      r  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.419     2.075 f  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/Q
                         net (fo=36, routed)          1.573     3.648    grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135
    SLICE_X22Y46         LUT3 (Prop_lut3_I1_O)        0.296     3.944 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.944    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.494 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.608 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.837    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.951 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.951    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.065 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.065    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     5.376 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.376    n_24_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y52         FDRE                                         r  MotorCtrl_dividerCount_V_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=51, unset)           1.482     9.482    clk
    SLICE_X22Y52                                                      r  MotorCtrl_dividerCount_V_reg[27]/C
                         clock pessimism              0.149     9.631    
                         clock uncertainty           -0.035     9.596    
    SLICE_X22Y52         FDRE (Setup_fdre_C_D)        0.062     9.658    MotorCtrl_dividerCount_V_reg[27]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 2.074ns (56.856%)  route 1.574ns (43.144%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           1.656     1.656    grp_MotorCtrl_clockDividerThread_fu_88/clk
    SLICE_X23Y50                                                      r  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.419     2.075 f  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/Q
                         net (fo=36, routed)          1.573     3.648    grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135
    SLICE_X22Y46         LUT3 (Prop_lut3_I1_O)        0.296     3.944 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.944    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.494 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.608 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.837    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.951 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.951    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.065 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.065    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.304 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.304    n_25_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y52         FDRE                                         r  MotorCtrl_dividerCount_V_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=51, unset)           1.482     9.482    clk
    SLICE_X22Y52                                                      r  MotorCtrl_dividerCount_V_reg[26]/C
                         clock pessimism              0.149     9.631    
                         clock uncertainty           -0.035     9.596    
    SLICE_X22Y52         FDRE (Setup_fdre_C_D)        0.062     9.658    MotorCtrl_dividerCount_V_reg[26]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 2.058ns (56.666%)  route 1.574ns (43.334%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           1.656     1.656    grp_MotorCtrl_clockDividerThread_fu_88/clk
    SLICE_X23Y50                                                      r  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.419     2.075 f  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/Q
                         net (fo=36, routed)          1.573     3.648    grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135
    SLICE_X22Y46         LUT3 (Prop_lut3_I1_O)        0.296     3.944 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.944    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.494 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.608 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.837    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.951 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.951    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.065 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.065    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.288 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.288    n_27_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y52         FDRE                                         r  MotorCtrl_dividerCount_V_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=51, unset)           1.482     9.482    clk
    SLICE_X22Y52                                                      r  MotorCtrl_dividerCount_V_reg[24]/C
                         clock pessimism              0.149     9.631    
                         clock uncertainty           -0.035     9.596    
    SLICE_X22Y52         FDRE (Setup_fdre_C_D)        0.062     9.658    MotorCtrl_dividerCount_V_reg[24]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 2.055ns (56.630%)  route 1.574ns (43.370%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           1.656     1.656    grp_MotorCtrl_clockDividerThread_fu_88/clk
    SLICE_X23Y50                                                      r  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.419     2.075 f  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/Q
                         net (fo=36, routed)          1.573     3.648    grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135
    SLICE_X22Y46         LUT3 (Prop_lut3_I1_O)        0.296     3.944 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.944    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.494 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.608 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.837    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.951 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.951    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.285 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.285    n_22_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y51         FDRE                                         r  MotorCtrl_dividerCount_V_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=51, unset)           1.482     9.482    clk
    SLICE_X22Y51                                                      r  MotorCtrl_dividerCount_V_reg[21]/C
                         clock pessimism              0.149     9.631    
                         clock uncertainty           -0.035     9.596    
    SLICE_X22Y51         FDRE (Setup_fdre_C_D)        0.062     9.658    MotorCtrl_dividerCount_V_reg[21]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 2.032ns (56.353%)  route 1.574ns (43.647%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           1.656     1.656    grp_MotorCtrl_clockDividerThread_fu_88/clk
    SLICE_X23Y50                                                      r  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.419     2.075 f  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/Q
                         net (fo=36, routed)          1.573     3.648    grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135
    SLICE_X22Y46         LUT3 (Prop_lut3_I1_O)        0.296     3.944 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, routed)           0.000     3.944    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[0]_i_6
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.494 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.494    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.608 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.837    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.951 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.951    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     5.262 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.262    n_20_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y51         FDRE                                         r  MotorCtrl_dividerCount_V_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=51, unset)           1.482     9.482    clk
    SLICE_X22Y51                                                      r  MotorCtrl_dividerCount_V_reg[23]/C
                         clock pessimism              0.149     9.631    
                         clock uncertainty           -0.035     9.596    
    SLICE_X22Y51         FDRE (Setup_fdre_C_D)        0.062     9.658    MotorCtrl_dividerCount_V_reg[23]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  4.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 grp_MotorCtrl_pwmThread_fu_116/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_MotorCtrl_pwmThread_fu_116/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.556     0.556    grp_MotorCtrl_pwmThread_fu_116/clk
    SLICE_X25Y50                                                      r  grp_MotorCtrl_pwmThread_fu_116/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  grp_MotorCtrl_pwmThread_fu_116/ap_CS_fsm_reg[2]/Q
                         net (fo=3, routed)           0.079     0.776    grp_MotorCtrl_pwmThread_fu_116/ap_sig_bdd_31
    SLICE_X25Y50         FDRE                                         r  grp_MotorCtrl_pwmThread_fu_116/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.825     0.825    grp_MotorCtrl_pwmThread_fu_116/clk
    SLICE_X25Y50                                                      r  grp_MotorCtrl_pwmThread_fu_116/ap_CS_fsm_reg[3]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.075     0.647    grp_MotorCtrl_pwmThread_fu_116/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 DIR2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DIR2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.556     0.556    clk
    SLICE_X23Y50                                                      r  DIR2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  DIR2_reg/Q
                         net (fo=1, routed)           0.105     0.802    grp_MotorCtrl_pwmThread_fu_116/DIR2
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.045     0.847 r  grp_MotorCtrl_pwmThread_fu_116/DIR2_i_1/O
                         net (fo=1, routed)           0.000     0.847    n_2_grp_MotorCtrl_pwmThread_fu_116
    SLICE_X23Y50         FDRE                                         r  DIR2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.825     0.825    clk
    SLICE_X23Y50                                                      r  DIR2_reg/C
                         clock pessimism             -0.253     0.572    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.091     0.663    DIR2_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 MotorCtrl_dividerCount_V_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.393ns (67.943%)  route 0.185ns (32.057%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.562     0.562    clk
    SLICE_X22Y49                                                      r  MotorCtrl_dividerCount_V_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MotorCtrl_dividerCount_V_reg[12]/Q
                         net (fo=2, routed)           0.185     0.888    grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]
    SLICE_X22Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.933 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[12]_i_5/O
                         net (fo=1, routed)           0.000     0.933    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[12]_i_5
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.085 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.085    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.140 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.140    n_19_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y50         FDRE                                         r  MotorCtrl_dividerCount_V_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.825     0.825    clk
    SLICE_X22Y50                                                      r  MotorCtrl_dividerCount_V_reg[16]/C
                         clock pessimism              0.000     0.825    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     0.930    MotorCtrl_dividerCount_V_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 MotorCtrl_dividerCount_V_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.403ns (68.488%)  route 0.185ns (31.512%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.562     0.562    clk
    SLICE_X22Y49                                                      r  MotorCtrl_dividerCount_V_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MotorCtrl_dividerCount_V_reg[12]/Q
                         net (fo=2, routed)           0.185     0.888    grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]
    SLICE_X22Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.933 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[12]_i_5/O
                         net (fo=1, routed)           0.000     0.933    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[12]_i_5
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.085 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.085    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.150 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.150    n_17_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y50         FDRE                                         r  MotorCtrl_dividerCount_V_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.825     0.825    clk
    SLICE_X22Y50                                                      r  MotorCtrl_dividerCount_V_reg[18]/C
                         clock pessimism              0.000     0.825    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     0.930    MotorCtrl_dividerCount_V_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.291ns (48.317%)  route 0.311ns (51.683%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.556     0.556    grp_MotorCtrl_clockDividerThread_fu_88/clk
    SLICE_X23Y50                                                      r  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.128     0.684 f  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/Q
                         net (fo=36, routed)          0.311     0.995    grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135
    SLICE_X22Y49         LUT3 (Prop_lut3_I1_O)        0.098     1.093 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[12]_i_4/O
                         net (fo=1, routed)           0.000     1.093    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[12]_i_4
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.158 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.158    n_14_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y49         FDRE                                         r  MotorCtrl_dividerCount_V_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.831     0.831    clk
    SLICE_X22Y49                                                      r  MotorCtrl_dividerCount_V_reg[13]/C
                         clock pessimism              0.000     0.831    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.105     0.936    MotorCtrl_dividerCount_V_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.296ns (48.662%)  route 0.312ns (51.338%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.556     0.556    grp_MotorCtrl_clockDividerThread_fu_88/clk
    SLICE_X23Y50                                                      r  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.128     0.684 f  grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135_reg[0]/Q
                         net (fo=36, routed)          0.312     0.996    grp_MotorCtrl_clockDividerThread_fu_88/tmp_7_reg_135
    SLICE_X22Y49         LUT3 (Prop_lut3_I1_O)        0.098     1.094 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[12]_i_5/O
                         net (fo=1, routed)           0.000     1.094    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[12]_i_5
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.164 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.164    n_15_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y49         FDRE                                         r  MotorCtrl_dividerCount_V_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.831     0.831    clk
    SLICE_X22Y49                                                      r  MotorCtrl_dividerCount_V_reg[12]/C
                         clock pessimism              0.000     0.831    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.105     0.936    MotorCtrl_dividerCount_V_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MotorCtrl_dividerCount_V_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.428ns (69.772%)  route 0.185ns (30.228%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.562     0.562    clk
    SLICE_X22Y49                                                      r  MotorCtrl_dividerCount_V_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MotorCtrl_dividerCount_V_reg[12]/Q
                         net (fo=2, routed)           0.185     0.888    grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]
    SLICE_X22Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.933 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[12]_i_5/O
                         net (fo=1, routed)           0.000     0.933    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[12]_i_5
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.085 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.085    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.175 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.175    n_18_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y50         FDRE                                         r  MotorCtrl_dividerCount_V_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.825     0.825    clk
    SLICE_X22Y50                                                      r  MotorCtrl_dividerCount_V_reg[17]/C
                         clock pessimism              0.000     0.825    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     0.930    MotorCtrl_dividerCount_V_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MotorCtrl_dividerCount_V_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.428ns (69.772%)  route 0.185ns (30.228%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.562     0.562    clk
    SLICE_X22Y49                                                      r  MotorCtrl_dividerCount_V_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MotorCtrl_dividerCount_V_reg[12]/Q
                         net (fo=2, routed)           0.185     0.888    grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]
    SLICE_X22Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.933 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[12]_i_5/O
                         net (fo=1, routed)           0.000     0.933    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[12]_i_5
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.085 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.085    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.175 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.175    n_16_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y50         FDRE                                         r  MotorCtrl_dividerCount_V_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.825     0.825    clk
    SLICE_X22Y50                                                      r  MotorCtrl_dividerCount_V_reg[19]/C
                         clock pessimism              0.000     0.825    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     0.930    MotorCtrl_dividerCount_V_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 MotorCtrl_dividerCount_V_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.432ns (69.968%)  route 0.185ns (30.032%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.562     0.562    clk
    SLICE_X22Y49                                                      r  MotorCtrl_dividerCount_V_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MotorCtrl_dividerCount_V_reg[12]/Q
                         net (fo=2, routed)           0.185     0.888    grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]
    SLICE_X22Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.933 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[12]_i_5/O
                         net (fo=1, routed)           0.000     0.933    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[12]_i_5
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.085 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.085    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.124 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.124    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.179 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.179    n_23_grp_MotorCtrl_clockDividerThread_fu_88
    SLICE_X22Y51         FDRE                                         r  MotorCtrl_dividerCount_V_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.825     0.825    clk
    SLICE_X22Y51                                                      r  MotorCtrl_dividerCount_V_reg[20]/C
                         clock pessimism              0.000     0.825    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.105     0.930    MotorCtrl_dividerCount_V_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 EN1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EN1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.559     0.559    clk
    SLICE_X26Y50                                                      r  EN1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  EN1_reg/Q
                         net (fo=1, routed)           0.173     0.873    grp_MotorCtrl_pwmThread_fu_116/EN1
    SLICE_X26Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.918 r  grp_MotorCtrl_pwmThread_fu_116/EN1_i_1/O
                         net (fo=1, routed)           0.000     0.918    n_0_grp_MotorCtrl_pwmThread_fu_116
    SLICE_X26Y50         FDRE                                         r  EN1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           0.828     0.828    clk
    SLICE_X26Y50                                                      r  EN1_reg/C
                         clock pessimism             -0.254     0.574    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.091     0.665    EN1_reg
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location      Pin                                 
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X24Y50  DIR1_reg/C                          
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X23Y50  DIR2_reg/C                          
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X26Y50  EN1_reg/C                           
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X23Y49  EN2_reg/C                           
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X22Y46  MotorCtrl_dividerCount_V_reg[0]/C   
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X22Y48  MotorCtrl_dividerCount_V_reg[10]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X22Y48  MotorCtrl_dividerCount_V_reg[11]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X22Y49  MotorCtrl_dividerCount_V_reg[12]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X22Y49  MotorCtrl_dividerCount_V_reg[13]/C  
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X22Y49  MotorCtrl_dividerCount_V_reg[14]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X26Y50  EN1_reg/C                           
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X24Y50  DIR1_reg/C                          
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y50  DIR2_reg/C                          
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y49  EN2_reg/C                           
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X22Y46  MotorCtrl_dividerCount_V_reg[0]/C   
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X22Y48  MotorCtrl_dividerCount_V_reg[10]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X22Y48  MotorCtrl_dividerCount_V_reg[11]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X22Y49  MotorCtrl_dividerCount_V_reg[12]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X22Y49  MotorCtrl_dividerCount_V_reg[13]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X22Y49  MotorCtrl_dividerCount_V_reg[14]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X22Y53  MotorCtrl_dividerCount_V_reg[28]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X22Y53  MotorCtrl_dividerCount_V_reg[29]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X22Y53  MotorCtrl_dividerCount_V_reg[30]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X22Y53  MotorCtrl_dividerCount_V_reg[31]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X24Y50  DIR1_reg/C                          
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y50  DIR2_reg/C                          
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X26Y50  EN1_reg/C                           
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X23Y49  EN2_reg/C                           
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X22Y46  MotorCtrl_dividerCount_V_reg[0]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X22Y48  MotorCtrl_dividerCount_V_reg[10]/C  



