INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/sumator/project_1.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/sumator/project_1.srcs/sources_1/new/sum_16A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_16A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/sumator/project_1.srcs/sources_1/new/sum_16B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_16B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/sumator/project_1.srcs/sources_1/new/sum_4B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_4B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/VMLabCN/sumator/project_1.srcs/sim_1/new/simulare_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare_16
