// Seed: 2945340461
module module_0 (
    input  tri1 id_0,
    input  tri1 id_1,
    output wire id_2,
    output tri1 id_3
);
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wand id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri1 id_7,
    output tri id_8,
    output wor id_9,
    input tri1 id_10,
    input supply1 id_11,
    output tri1 id_12,
    input uwire id_13
    , id_59,
    input supply1 id_14,
    input tri1 id_15,
    input uwire id_16,
    input tri0 id_17,
    output wire id_18,
    input tri id_19,
    input wor id_20,
    output tri0 id_21
    , id_60,
    output uwire id_22,
    input tri1 id_23,
    input supply0 id_24,
    output wire id_25,
    input wand id_26,
    input supply0 id_27,
    input supply1 id_28,
    output uwire id_29,
    input wand id_30,
    input wor id_31,
    input tri0 id_32,
    input wand id_33,
    output wire id_34,
    output uwire id_35,
    output uwire id_36,
    input tri1 id_37,
    output tri id_38,
    output supply0 id_39,
    input tri0 id_40,
    input supply1 id_41,
    input tri1 id_42,
    input supply0 id_43,
    input wor id_44,
    output logic id_45,
    output wor id_46,
    input supply0 id_47,
    input wor id_48,
    input wor id_49,
    output wire id_50,
    input tri0 id_51,
    input wand id_52,
    input wor id_53,
    output tri0 id_54,
    output tri0 id_55,
    output tri0 id_56,
    output wand id_57
);
  wire id_61;
  module_0 modCall_1 (
      id_40,
      id_51,
      id_9,
      id_36
  );
  assign modCall_1.id_1 = 0;
  assign id_34 = id_7 ? 1'h0 - id_15 : id_59;
  wire id_62;
  always @(1) begin : LABEL_0
    $unsigned(93);
    ;
    if (-1)
      assert (1);
      else begin : LABEL_1
        if (1) id_45 <= 1;
        else disable id_63;
      end
  end
endmodule
