# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/ALU.vhd" \
"../../../../project_2.srcs/sources_1/imports/src/Arith_Unit.vhd" \
"../../../../project_2.srcs/sources_1/new/comparator_unit.vhd" \
"../../../../project_2.srcs/sources_1/new/logic_unit.vhd" \
"../../../../project_2.srcs/sources_1/new/shifter_unit.vhd" \
"../../../../project_2.srcs/sim_1/new/full_ALU_TB.vhd" \

# Do not sort compile order
nosort
