`timescale 1ns / 1ps

module test_sign( );
wire [3:0]out;
assign out = 4'b0010 - 4'b0100;
endmodule
