
build/RM18A.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <_vectors>:
 8000000:	20000400 	.word	0x20000400
 8000004:	08000305 	.word	0x08000305
 8000008:	08000307 	.word	0x08000307
 800000c:	08000307 	.word	0x08000307
 8000010:	08000307 	.word	0x08000307
 8000014:	08000307 	.word	0x08000307
 8000018:	08000307 	.word	0x08000307
 800001c:	08000307 	.word	0x08000307
 8000020:	08000307 	.word	0x08000307
 8000024:	08000307 	.word	0x08000307
 8000028:	08000307 	.word	0x08000307
 800002c:	08005969 	.word	0x08005969
 8000030:	08000307 	.word	0x08000307
 8000034:	08000307 	.word	0x08000307
 8000038:	08000307 	.word	0x08000307
 800003c:	08000307 	.word	0x08000307
 8000040:	08000307 	.word	0x08000307
 8000044:	08000307 	.word	0x08000307
 8000048:	08000307 	.word	0x08000307
 800004c:	08000307 	.word	0x08000307
 8000050:	08000307 	.word	0x08000307
 8000054:	08000307 	.word	0x08000307
 8000058:	080018e1 	.word	0x080018e1
 800005c:	08001921 	.word	0x08001921
 8000060:	08001965 	.word	0x08001965
 8000064:	080019a9 	.word	0x080019a9
 8000068:	080019ed 	.word	0x080019ed
 800006c:	080023dd 	.word	0x080023dd
 8000070:	08002405 	.word	0x08002405
 8000074:	08002431 	.word	0x08002431
 8000078:	0800245d 	.word	0x0800245d
 800007c:	08002489 	.word	0x08002489
 8000080:	080024b1 	.word	0x080024b1
 8000084:	080024dd 	.word	0x080024dd
 8000088:	08001dfd 	.word	0x08001dfd
 800008c:	08001f0d 	.word	0x08001f0d
 8000090:	08002005 	.word	0x08002005
 8000094:	08002059 	.word	0x08002059
 8000098:	080020ad 	.word	0x080020ad
 800009c:	08001a31 	.word	0x08001a31
 80000a0:	08000307 	.word	0x08000307
 80000a4:	08004371 	.word	0x08004371
 80000a8:	08000307 	.word	0x08000307
 80000ac:	080043d5 	.word	0x080043d5
 80000b0:	08004185 	.word	0x08004185
 80000b4:	08004439 	.word	0x08004439
 80000b8:	08004205 	.word	0x08004205
 80000bc:	08000307 	.word	0x08000307
 80000c0:	08000307 	.word	0x08000307
 80000c4:	08000307 	.word	0x08000307
 80000c8:	08000307 	.word	0x08000307
 80000cc:	08000307 	.word	0x08000307
 80000d0:	08000307 	.word	0x08000307
 80000d4:	080047fd 	.word	0x080047fd
 80000d8:	08000307 	.word	0x08000307
 80000dc:	08000307 	.word	0x08000307
 80000e0:	08001b19 	.word	0x08001b19
 80000e4:	08000307 	.word	0x08000307
 80000e8:	08000307 	.word	0x08000307
 80000ec:	0800449d 	.word	0x0800449d
 80000f0:	08000307 	.word	0x08000307
 80000f4:	08000307 	.word	0x08000307
 80000f8:	08000307 	.word	0x08000307
 80000fc:	08002509 	.word	0x08002509
 8000100:	08000307 	.word	0x08000307
 8000104:	08000307 	.word	0x08000307
 8000108:	080042a5 	.word	0x080042a5
 800010c:	08000307 	.word	0x08000307
 8000110:	08000307 	.word	0x08000307
 8000114:	08000307 	.word	0x08000307
 8000118:	08000307 	.word	0x08000307
 800011c:	08000307 	.word	0x08000307
 8000120:	08002535 	.word	0x08002535
 8000124:	0800255d 	.word	0x0800255d
 8000128:	08002589 	.word	0x08002589
 800012c:	080025b5 	.word	0x080025b5
 8000130:	080025e1 	.word	0x080025e1
 8000134:	08000307 	.word	0x08000307
 8000138:	08000307 	.word	0x08000307
 800013c:	080020f1 	.word	0x080020f1
 8000140:	080021e9 	.word	0x080021e9
 8000144:	0800223d 	.word	0x0800223d
 8000148:	08002291 	.word	0x08002291
 800014c:	080029fd 	.word	0x080029fd
 8000150:	08002609 	.word	0x08002609
 8000154:	08002635 	.word	0x08002635
 8000158:	08002661 	.word	0x08002661
 800015c:	08004959 	.word	0x08004959
 8000160:	08000307 	.word	0x08000307
 8000164:	08000307 	.word	0x08000307
 8000168:	08000307 	.word	0x08000307
 800016c:	08000307 	.word	0x08000307
 8000170:	08000307 	.word	0x08000307
 8000174:	08000307 	.word	0x08000307
 8000178:	08000307 	.word	0x08000307
 800017c:	08000307 	.word	0x08000307
 8000180:	08000307 	.word	0x08000307
 8000184:	08000307 	.word	0x08000307
 8000188:	0800455d 	.word	0x0800455d
 800018c:	08004ab5 	.word	0x08004ab5
 8000190:	08000307 	.word	0x08000307
 8000194:	08000307 	.word	0x08000307
 8000198:	08000307 	.word	0x08000307
 800019c:	08000307 	.word	0x08000307
 80001a0:	08000307 	.word	0x08000307
 80001a4:	08000307 	.word	0x08000307
 80001a8:	08000307 	.word	0x08000307
 80001ac:	08000307 	.word	0x08000307
 80001b0:	08000307 	.word	0x08000307
 80001b4:	08000307 	.word	0x08000307
 80001b8:	08000307 	.word	0x08000307
 80001bc:	08000307 	.word	0x08000307
 80001c0:	08000307 	.word	0x08000307
 80001c4:	08000307 	.word	0x08000307
 80001c8:	08000307 	.word	0x08000307
 80001cc:	08000307 	.word	0x08000307
 80001d0:	08000307 	.word	0x08000307
 80001d4:	08000307 	.word	0x08000307
 80001d8:	08000307 	.word	0x08000307
 80001dc:	08000307 	.word	0x08000307

Disassembly of section .text:

080001e4 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80001e4:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80001e6:	4839      	ldr	r0, [pc, #228]	; (80002cc <endfiniloop+0x6>)
                msr     MSP, r0
 80001e8:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80001ec:	4838      	ldr	r0, [pc, #224]	; (80002d0 <endfiniloop+0xa>)
                msr     PSP, r0
 80001ee:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                ldr     r0, =_vectors
 80001f2:	4838      	ldr	r0, [pc, #224]	; (80002d4 <endfiniloop+0xe>)
                movw    r1, #SCB_VTOR & 0xFFFF
 80001f4:	f64e 5108 	movw	r1, #60680	; 0xed08
                movt    r1, #SCB_VTOR >> 16
 80001f8:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 80001fc:	6008      	str	r0, [r1, #0]
#endif

#if CRT0_INIT_FPU == TRUE
                /* FPU FPCCR initialization.*/
                movw    r0, #CRT0_FPCCR_INIT & 0xFFFF
 80001fe:	f240 0000 	movw	r0, #0
                movt    r0, #CRT0_FPCCR_INIT >> 16
 8000202:	f2cc 0000 	movt	r0, #49152	; 0xc000
                movw    r1, #SCB_FPCCR & 0xFFFF
 8000206:	f64e 7134 	movw	r1, #61236	; 0xef34
                movt    r1, #SCB_FPCCR >> 16
 800020a:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 800020e:	6008      	str	r0, [r1, #0]
                dsb
 8000210:	f3bf 8f4f 	dsb	sy
                isb
 8000214:	f3bf 8f6f 	isb	sy

                /* CPACR initialization.*/
                movw    r0, #CRT0_CPACR_INIT & 0xFFFF
 8000218:	f240 0000 	movw	r0, #0
                movt    r0, #CRT0_CPACR_INIT >> 16
 800021c:	f2c0 00f0 	movt	r0, #240	; 0xf0
                movw    r1, #SCB_CPACR & 0xFFFF
 8000220:	f64e 5188 	movw	r1, #60808	; 0xed88
                movt    r1, #SCB_CPACR >> 16
 8000224:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 8000228:	6008      	str	r0, [r1, #0]
                dsb
 800022a:	f3bf 8f4f 	dsb	sy
                isb
 800022e:	f3bf 8f6f 	isb	sy

                /* FPU FPSCR initially cleared.*/
                mov     r0, #0
 8000232:	f04f 0000 	mov.w	r0, #0
                vmsr    FPSCR, r0
 8000236:	eee1 0a10 	vmsr	fpscr, r0

                /* FPU FPDSCR initially cleared.*/
                movw    r1, #SCB_FPDSCR & 0xFFFF
 800023a:	f64e 713c 	movw	r1, #61244	; 0xef3c
                movt    r1, #SCB_FPDSCR >> 16
 800023e:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 8000242:	6008      	str	r0, [r1, #0]

                /* Enforcing FPCA bit in the CONTROL register.*/
                movs    r0, #CRT0_CONTROL_INIT | CONTROL_FPCA
 8000244:	2006      	movs	r0, #6
#else
                movs    r0, #CRT0_CONTROL_INIT
#endif

                /* CONTROL register initialization as configured.*/
                msr     CONTROL, r0
 8000246:	f380 8814 	msr	CONTROL, r0
                isb
 800024a:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __core_init
 800024e:	f000 f975 	bl	800053c <__core_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000252:	f000 f873 	bl	800033c <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000256:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800025a:	491f      	ldr	r1, [pc, #124]	; (80002d8 <endfiniloop+0x12>)
                ldr     r2, =__main_stack_end__
 800025c:	4a1b      	ldr	r2, [pc, #108]	; (80002cc <endfiniloop+0x6>)

0800025e <msloop>:
msloop:
                cmp     r1, r2
 800025e:	4291      	cmp	r1, r2
                itt     lo
 8000260:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000262:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     msloop
 8000266:	e7fa      	bcc.n	800025e <msloop>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000268:	491c      	ldr	r1, [pc, #112]	; (80002dc <endfiniloop+0x16>)
                ldr     r2, =__process_stack_end__
 800026a:	4a19      	ldr	r2, [pc, #100]	; (80002d0 <endfiniloop+0xa>)

0800026c <psloop>:
psloop:
                cmp     r1, r2
 800026c:	4291      	cmp	r1, r2
                itt     lo
 800026e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000270:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     psloop
 8000274:	e7fa      	bcc.n	800026c <psloop>
#endif

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                ldr     r1, =_textdata_start
 8000276:	491a      	ldr	r1, [pc, #104]	; (80002e0 <endfiniloop+0x1a>)
                ldr     r2, =_data_start
 8000278:	4a1a      	ldr	r2, [pc, #104]	; (80002e4 <endfiniloop+0x1e>)
                ldr     r3, =_data_end
 800027a:	4b1b      	ldr	r3, [pc, #108]	; (80002e8 <endfiniloop+0x22>)

0800027c <dloop>:
dloop:
                cmp     r2, r3
 800027c:	429a      	cmp	r2, r3
                ittt    lo
 800027e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000280:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000284:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     dloop
 8000288:	e7f8      	bcc.n	800027c <dloop>
#endif

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                movs    r0, #0
 800028a:	2000      	movs	r0, #0
                ldr     r1, =_bss_start
 800028c:	4917      	ldr	r1, [pc, #92]	; (80002ec <endfiniloop+0x26>)
                ldr     r2, =_bss_end
 800028e:	4a18      	ldr	r2, [pc, #96]	; (80002f0 <endfiniloop+0x2a>)

08000290 <bloop>:
bloop:
                cmp     r1, r2
 8000290:	4291      	cmp	r1, r2
                itt     lo
 8000292:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000294:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     bloop
 8000298:	e7fa      	bcc.n	8000290 <bloop>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800029a:	f000 f955 	bl	8000548 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800029e:	f000 f94f 	bl	8000540 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_start
 80002a2:	4c14      	ldr	r4, [pc, #80]	; (80002f4 <endfiniloop+0x2e>)
                ldr     r5, =__init_array_end
 80002a4:	4d14      	ldr	r5, [pc, #80]	; (80002f8 <endfiniloop+0x32>)

080002a6 <initloop>:
initloop:
                cmp     r4, r5
 80002a6:	42ac      	cmp	r4, r5
                bge     endinitloop
 80002a8:	da03      	bge.n	80002b2 <endinitloop>
                ldr     r1, [r4], #4
 80002aa:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 80002ae:	4788      	blx	r1
                b       initloop
 80002b0:	e7f9      	b.n	80002a6 <initloop>

080002b2 <endinitloop>:
endinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 80002b2:	f006 f8eb 	bl	800648c <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_start
 80002b6:	4c11      	ldr	r4, [pc, #68]	; (80002fc <endfiniloop+0x36>)
                ldr     r5, =__fini_array_end
 80002b8:	4d11      	ldr	r5, [pc, #68]	; (8000300 <endfiniloop+0x3a>)

080002ba <finiloop>:
finiloop:
                cmp     r4, r5
 80002ba:	42ac      	cmp	r4, r5
                bge     endfiniloop
 80002bc:	da03      	bge.n	80002c6 <endfiniloop>
                ldr     r1, [r4], #4
 80002be:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 80002c2:	4788      	blx	r1
                b       finiloop
 80002c4:	e7f9      	b.n	80002ba <finiloop>

080002c6 <endfiniloop>:
endfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 80002c6:	f000 b93d 	b.w	8000544 <__default_exit>
 80002ca:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 80002cc:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 80002d0:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 80002d4:	08000000 	.word	0x08000000
                ldr     r1, =__main_stack_base__
 80002d8:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 80002dc:	20000400 	.word	0x20000400
                ldr     r1, =_textdata_start
 80002e0:	080068f4 	.word	0x080068f4
                ldr     r2, =_data_start
 80002e4:	20000800 	.word	0x20000800
                ldr     r3, =_data_end
 80002e8:	2000084c 	.word	0x2000084c
                ldr     r1, =_bss_start
 80002ec:	20000850 	.word	0x20000850
                ldr     r2, =_bss_end
 80002f0:	2000192c 	.word	0x2000192c
                ldr     r4, =__init_array_start
 80002f4:	080001e0 	.word	0x080001e0
                ldr     r5, =__init_array_end
 80002f8:	080001e4 	.word	0x080001e4
                ldr     r4, =__fini_array_start
 80002fc:	080001e4 	.word	0x080001e4
                ldr     r5, =__fini_array_end
 8000300:	080001e4 	.word	0x080001e4

08000304 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 8000304:	e76e      	b.n	80001e4 <_crt0_entry>

08000306 <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 8000306:	f000 f800 	bl	800030a <_unhandled_exception>

0800030a <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 800030a:	e7fe      	b.n	800030a <_unhandled_exception>

0800030c <_port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  _port_switch
_port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 800030c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if CORTEX_USE_FPU
                vpush   {s16-s31}
 8000310:	ed2d 8a10 	vpush	{s16-s31}
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 8000314:	f8c1 d00c 	str.w	sp, [r1, #12]
#if (CORTEX_SIMPLIFIED_PRIORITY == FALSE) &&                                \
    ((CORTEX_MODEL == 3) || (CORTEX_MODEL == 4))
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
 8000318:	68c3      	ldr	r3, [r0, #12]
                mov     sp, r3
 800031a:	469d      	mov	sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
#endif

#if CORTEX_USE_FPU
                vpop    {s16-s31}
 800031c:	ecbd 8a10 	vpop	{s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 8000320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000324 <_port_thread_start>:
                bl      _stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 8000324:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 8000326:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 800032a:	4628      	mov	r0, r5
                blx     r4
 800032c:	47a0      	blx	r4
#if defined(_CHIBIOS_RT_CONF_)
                movs    r0, #0              /* MSG_OK */
 800032e:	2000      	movs	r0, #0
                bl      chThdExit
 8000330:	f005 f896 	bl	8005460 <chThdExit>

08000334 <_port_switch_from_isr>:
                bl      _stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      _dbg_check_lock
#endif
                bl      chSchDoReschedule
 8000334:	f004 ffda 	bl	80052ec <chSchDoReschedule>

08000338 <_port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 8000338:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 800033a:	e7fe      	b.n	800033a <_port_exit_from_isr+0x2>

0800033c <__early_init>:

static void stm32_gpio_init(void) {

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  rccResetAHB1(STM32_GPIO_EN_MASK);
 800033c:	4a4d      	ldr	r2, [pc, #308]	; (8000474 <__early_init+0x138>)
  gpiop->OTYPER  = config->otyper;
 800033e:	484e      	ldr	r0, [pc, #312]	; (8000478 <__early_init+0x13c>)
  rccResetAHB1(STM32_GPIO_EN_MASK);
 8000340:	6913      	ldr	r3, [r2, #16]
 8000342:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000346:	430b      	orrs	r3, r1
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 8000348:	b470      	push	{r4, r5, r6}
  rccResetAHB1(STM32_GPIO_EN_MASK);
 800034a:	6113      	str	r3, [r2, #16]
 800034c:	6913      	ldr	r3, [r2, #16]
  gpiop->OTYPER  = config->otyper;
 800034e:	4d4b      	ldr	r5, [pc, #300]	; (800047c <__early_init+0x140>)
  gpiop->OSPEEDR = config->ospeedr;
 8000350:	4e4b      	ldr	r6, [pc, #300]	; (8000480 <__early_init+0x144>)
  gpiop->OTYPER  = config->otyper;
 8000352:	4c4c      	ldr	r4, [pc, #304]	; (8000484 <__early_init+0x148>)
  rccResetAHB1(STM32_GPIO_EN_MASK);
 8000354:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8000358:	f023 0301 	bic.w	r3, r3, #1
 800035c:	6113      	str	r3, [r2, #16]
 800035e:	6913      	ldr	r3, [r2, #16]
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
 8000360:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000362:	430b      	orrs	r3, r1
 8000364:	6313      	str	r3, [r2, #48]	; 0x30
 8000366:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8000368:	430b      	orrs	r3, r1
 800036a:	6513      	str	r3, [r2, #80]	; 0x50
  gpiop->OTYPER  = config->otyper;
 800036c:	2300      	movs	r3, #0
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
 800036e:	6d12      	ldr	r2, [r2, #80]	; 0x50
  gpiop->OTYPER  = config->otyper;
 8000370:	606b      	str	r3, [r5, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8000372:	60ae      	str	r6, [r5, #8]
  gpiop->PUPDR   = config->pupdr;
 8000374:	f04f 5610 	mov.w	r6, #603979776	; 0x24000000
 8000378:	60ee      	str	r6, [r5, #12]
  gpiop->AFRH    = config->afrh;
 800037a:	4a43      	ldr	r2, [pc, #268]	; (8000488 <__early_init+0x14c>)
  gpiop->OTYPER  = config->otyper;
 800037c:	4943      	ldr	r1, [pc, #268]	; (800048c <__early_init+0x150>)
  gpiop->ODR     = config->odr;
 800037e:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8000382:	616e      	str	r6, [r5, #20]
  gpiop->AFRL    = config->afrl;
 8000384:	622b      	str	r3, [r5, #32]
  gpiop->AFRH    = config->afrh;
 8000386:	626a      	str	r2, [r5, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8000388:	4a41      	ldr	r2, [pc, #260]	; (8000490 <__early_init+0x154>)
 800038a:	602a      	str	r2, [r5, #0]
  gpiop->OSPEEDR = config->ospeedr;
 800038c:	4d41      	ldr	r5, [pc, #260]	; (8000494 <__early_init+0x158>)
  gpiop->OTYPER  = config->otyper;
 800038e:	6063      	str	r3, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8000390:	60a5      	str	r5, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 8000392:	f244 0520 	movw	r5, #16416	; 0x4020
 8000396:	60e5      	str	r5, [r4, #12]
  gpiop->ODR     = config->odr;
 8000398:	f64f 75df 	movw	r5, #65503	; 0xffdf
 800039c:	6165      	str	r5, [r4, #20]
  gpiop->AFRL    = config->afrl;
 800039e:	f04f 45e0 	mov.w	r5, #1879048192	; 0x70000000
 80003a2:	6225      	str	r5, [r4, #32]
  gpiop->AFRH    = config->afrh;
 80003a4:	f44f 0519 	mov.w	r5, #10027008	; 0x990000
 80003a8:	6265      	str	r5, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80003aa:	4d3b      	ldr	r5, [pc, #236]	; (8000498 <__early_init+0x15c>)
 80003ac:	6025      	str	r5, [r4, #0]
  gpiop->AFRH    = config->afrh;
 80003ae:	4d3b      	ldr	r5, [pc, #236]	; (800049c <__early_init+0x160>)
  gpiop->OTYPER  = config->otyper;
 80003b0:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80003b2:	6083      	str	r3, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 80003b4:	60c3      	str	r3, [r0, #12]
  gpiop->ODR     = config->odr;
 80003b6:	6146      	str	r6, [r0, #20]
  gpiop->AFRL    = config->afrl;
 80003b8:	6203      	str	r3, [r0, #32]
  gpiop->AFRH    = config->afrh;
 80003ba:	6245      	str	r5, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80003bc:	4d38      	ldr	r5, [pc, #224]	; (80004a0 <__early_init+0x164>)
 80003be:	6005      	str	r5, [r0, #0]
  gpiop->OSPEEDR = config->ospeedr;
 80003c0:	253f      	movs	r5, #63	; 0x3f
  gpiop->OTYPER  = config->otyper;
 80003c2:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80003c4:	608d      	str	r5, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 80003c6:	4d37      	ldr	r5, [pc, #220]	; (80004a4 <__early_init+0x168>)
 80003c8:	60cd      	str	r5, [r1, #12]
  gpiop->AFRL    = config->afrl;
 80003ca:	4d37      	ldr	r5, [pc, #220]	; (80004a8 <__early_init+0x16c>)
  gpiop->ODR     = config->odr;
 80003cc:	614e      	str	r6, [r1, #20]
  gpiop->OTYPER  = config->otyper;
 80003ce:	f102 52ab 	add.w	r2, r2, #358612992	; 0x15600000
  gpiop->AFRL    = config->afrl;
 80003d2:	620d      	str	r5, [r1, #32]
  gpiop->AFRH    = config->afrh;
 80003d4:	2577      	movs	r5, #119	; 0x77
 80003d6:	624d      	str	r5, [r1, #36]	; 0x24
  gpiop->OTYPER  = config->otyper;
 80003d8:	f502 32e8 	add.w	r2, r2, #118784	; 0x1d000
  gpiop->MODER   = config->moder;
 80003dc:	4d33      	ldr	r5, [pc, #204]	; (80004ac <__early_init+0x170>)
 80003de:	600d      	str	r5, [r1, #0]
  gpiop->OTYPER  = config->otyper;
 80003e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
  gpiop->PUPDR   = config->pupdr;
 80003e4:	4d32      	ldr	r5, [pc, #200]	; (80004b0 <__early_init+0x174>)
  gpiop->OTYPER  = config->otyper;
 80003e6:	6051      	str	r1, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80003e8:	6093      	str	r3, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 80003ea:	60d5      	str	r5, [r2, #12]
  gpiop->ODR     = config->odr;
 80003ec:	f24f 75ff 	movw	r5, #63487	; 0xf7ff
 80003f0:	6155      	str	r5, [r2, #20]
  gpiop->AFRL    = config->afrl;
 80003f2:	4d30      	ldr	r5, [pc, #192]	; (80004b4 <__early_init+0x178>)
 80003f4:	6215      	str	r5, [r2, #32]
  gpiop->AFRH    = config->afrh;
 80003f6:	2508      	movs	r5, #8
 80003f8:	6255      	str	r5, [r2, #36]	; 0x24
  gpiop->OTYPER  = config->otyper;
 80003fa:	f504 5480 	add.w	r4, r4, #4096	; 0x1000
  gpiop->MODER   = config->moder;
 80003fe:	4d2e      	ldr	r5, [pc, #184]	; (80004b8 <__early_init+0x17c>)
 8000400:	6015      	str	r5, [r2, #0]
  gpiop->OTYPER  = config->otyper;
 8000402:	f244 0203 	movw	r2, #16387	; 0x4003
  gpiop->ODR     = config->odr;
 8000406:	f64b 75ff 	movw	r5, #49151	; 0xbfff
  gpiop->OTYPER  = config->otyper;
 800040a:	6062      	str	r2, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800040c:	60a3      	str	r3, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 800040e:	60e3      	str	r3, [r4, #12]
  gpiop->ODR     = config->odr;
 8000410:	6165      	str	r5, [r4, #20]
  gpiop->AFRL    = config->afrl;
 8000412:	f04f 45aa 	mov.w	r5, #1426063360	; 0x55000000
 8000416:	6225      	str	r5, [r4, #32]
  gpiop->AFRH    = config->afrh;
 8000418:	2555      	movs	r5, #85	; 0x55
 800041a:	6265      	str	r5, [r4, #36]	; 0x24
  gpiop->OTYPER  = config->otyper;
 800041c:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  gpiop->MODER   = config->moder;
 8000420:	4d26      	ldr	r5, [pc, #152]	; (80004bc <__early_init+0x180>)
 8000422:	6025      	str	r5, [r4, #0]
  gpiop->OTYPER  = config->otyper;
 8000424:	f44f 74ff 	mov.w	r4, #510	; 0x1fe
 8000428:	6044      	str	r4, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800042a:	f04f 6440 	mov.w	r4, #201326592	; 0xc000000
 800042e:	6084      	str	r4, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 8000430:	4c23      	ldr	r4, [pc, #140]	; (80004c0 <__early_init+0x184>)
 8000432:	60c4      	str	r4, [r0, #12]
  gpiop->ODR     = config->odr;
 8000434:	f64f 6401 	movw	r4, #65025	; 0xfe01
 8000438:	6144      	str	r4, [r0, #20]
  gpiop->AFRH    = config->afrh;
 800043a:	4c22      	ldr	r4, [pc, #136]	; (80004c4 <__early_init+0x188>)
  gpiop->AFRL    = config->afrl;
 800043c:	6203      	str	r3, [r0, #32]
  gpiop->OTYPER  = config->otyper;
 800043e:	4922      	ldr	r1, [pc, #136]	; (80004c8 <__early_init+0x18c>)
  gpiop->AFRH    = config->afrh;
 8000440:	6244      	str	r4, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8000442:	4c22      	ldr	r4, [pc, #136]	; (80004cc <__early_init+0x190>)
 8000444:	6004      	str	r4, [r0, #0]
  gpiop->OTYPER  = config->otyper;
 8000446:	4a22      	ldr	r2, [pc, #136]	; (80004d0 <__early_init+0x194>)
 8000448:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800044a:	200f      	movs	r0, #15
 800044c:	6088      	str	r0, [r1, #8]
  gpiop->AFRL    = config->afrl;
 800044e:	f04f 6410 	mov.w	r4, #150994944	; 0x9000000
  gpiop->MODER   = config->moder;
 8000452:	f242 5050 	movw	r0, #9552	; 0x2550
  gpiop->PUPDR   = config->pupdr;
 8000456:	60cb      	str	r3, [r1, #12]
  gpiop->ODR     = config->odr;
 8000458:	614e      	str	r6, [r1, #20]
  gpiop->AFRL    = config->afrl;
 800045a:	620c      	str	r4, [r1, #32]
  gpiop->AFRH    = config->afrh;
 800045c:	624b      	str	r3, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800045e:	6008      	str	r0, [r1, #0]
  gpiop->OTYPER  = config->otyper;
 8000460:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8000462:	6093      	str	r3, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 8000464:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 8000466:	6156      	str	r6, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8000468:	6213      	str	r3, [r2, #32]

  stm32_gpio_init();
  stm32_clock_init();
}
 800046a:	bc70      	pop	{r4, r5, r6}
  gpiop->AFRH    = config->afrh;
 800046c:	6253      	str	r3, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800046e:	6013      	str	r3, [r2, #0]
  stm32_clock_init();
 8000470:	f001 bc4a 	b.w	8001d08 <stm32_clock_init>
 8000474:	40023800 	.word	0x40023800
 8000478:	40020800 	.word	0x40020800
 800047c:	40020000 	.word	0x40020000
 8000480:	3ffcc0c0 	.word	0x3ffcc0c0
 8000484:	40020400 	.word	0x40020400
 8000488:	000aaa00 	.word	0x000aaa00
 800048c:	40020c00 	.word	0x40020c00
 8000490:	2aa04000 	.word	0x2aa04000
 8000494:	0f3fc0c0 	.word	0x0f3fc0c0
 8000498:	0a148440 	.word	0x0a148440
 800049c:	000ccccc 	.word	0x000ccccc
 80004a0:	02aa0000 	.word	0x02aa0000
 80004a4:	00051400 	.word	0x00051400
 80004a8:	07700c99 	.word	0x07700c99
 80004ac:	000a282a 	.word	0x000a282a
 80004b0:	00014005 	.word	0x00014005
 80004b4:	80000088 	.word	0x80000088
 80004b8:	0042800a 	.word	0x0042800a
 80004bc:	100aa000 	.word	0x100aa000
 80004c0:	10040000 	.word	0x10040000
 80004c4:	08000080 	.word	0x08000080
 80004c8:	40021c00 	.word	0x40021c00
 80004cc:	24095554 	.word	0x24095554
 80004d0:	40022000 	.word	0x40022000

080004d4 <boardInit>:
 * @brief   Board-specific initialization code.
 * @todo    Add your board-specific code, if any.
 */
void boardInit(void) {

}
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <board_setup_all>:
    // enable interrupt from the user button (normal high)
    // palEnableLineEvent(LINE_USER_BUTTON, PAL_EVENT_MODE_FALLING_EDGE);
};

void board_setup_all(void)
{
 80004d8:	b508      	push	{r3, lr}
     */
    static inline void CRC32_init(void)
    {
//enable CRC clock
#ifdef STM32F4XX
        RCC->AHB1ENR |= RCC_AHB1ENR_CRCEN_Msk;
 80004da:	4b11      	ldr	r3, [pc, #68]	; (8000520 <board_setup_all+0x48>)
        (void)RCC->APB1ENR;
        CRC_CR |= CRC_CR_RESET;
 80004dc:	4911      	ldr	r1, [pc, #68]	; (8000524 <board_setup_all+0x4c>)
        RCC->AHB1ENR |= RCC_AHB1ENR_CRCEN_Msk;
 80004de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    CRC32_init();
    DR16_initDBus(&UARTD1);
 80004e0:	4811      	ldr	r0, [pc, #68]	; (8000528 <board_setup_all+0x50>)
 80004e2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80004e6:	631a      	str	r2, [r3, #48]	; 0x30
        (void)RCC->APB1ENR;
 80004e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        CRC_CR |= CRC_CR_RESET;
 80004ea:	680b      	ldr	r3, [r1, #0]
 80004ec:	f043 0301 	orr.w	r3, r3, #1
 80004f0:	600b      	str	r3, [r1, #0]
 80004f2:	f005 fa7b 	bl	80059ec <DR16_initDBus>
    palSetLineMode(LINE_OLED_5_SCLK, PAL_MODE_ALTERNATE(5));
 80004f6:	f240 2282 	movw	r2, #642	; 0x282
 80004fa:	2108      	movs	r1, #8
 80004fc:	480b      	ldr	r0, [pc, #44]	; (800052c <board_setup_all+0x54>)
 80004fe:	f002 fa0f 	bl	8002920 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_OLED_6_MOSI, PAL_MODE_ALTERNATE(5));
 8000502:	f240 2282 	movw	r2, #642	; 0x282
 8000506:	2180      	movs	r1, #128	; 0x80
 8000508:	4809      	ldr	r0, [pc, #36]	; (8000530 <board_setup_all+0x58>)
 800050a:	f002 fa09 	bl	8002920 <_pal_lld_setgroupmode>
    spiStart(&SPID1, &SPI1_Config);
 800050e:	4909      	ldr	r1, [pc, #36]	; (8000534 <board_setup_all+0x5c>)
 8000510:	4809      	ldr	r0, [pc, #36]	; (8000538 <board_setup_all+0x60>)
 8000512:	f000 fe8f 	bl	8001234 <spiStart>
    setup_SPI1();

#ifndef SHELL_SD
    setup_USB();
#endif //SHELL_USE_USB
};
 8000516:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    setup_USB();
 800051a:	f005 bad3 	b.w	8005ac4 <setup_USB>
 800051e:	bf00      	nop
 8000520:	40023800 	.word	0x40023800
 8000524:	40023008 	.word	0x40023008
 8000528:	20000c38 	.word	0x20000c38
 800052c:	40020400 	.word	0x40020400
 8000530:	40020000 	.word	0x40020000
 8000534:	08006558 	.word	0x08006558
 8000538:	20000ad8 	.word	0x20000ad8

0800053c <__core_init>:

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <__late_init>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 8000544:	e7fe      	b.n	8000544 <__default_exit>
 8000546:	bf00      	nop

08000548 <__init_ram_areas>:
}

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	4d13      	ldr	r5, [pc, #76]	; (8000598 <__init_ram_areas+0x50>)
 800054c:	f105 0680 	add.w	r6, r5, #128	; 0x80
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 8000550:	e955 0403 	ldrd	r0, r4, [r5, #-12]
 8000554:	42a0      	cmp	r0, r4
    uint32_t *tp = rap->init_text_area;
 8000556:	f855 2c10 	ldr.w	r2, [r5, #-16]
    while (p < rap->clear_area) {
 800055a:	d20d      	bcs.n	8000578 <__init_ram_areas+0x30>
 800055c:	3a04      	subs	r2, #4
 800055e:	4603      	mov	r3, r0
      *p = *tp;
 8000560:	f852 1f04 	ldr.w	r1, [r2, #4]!
 8000564:	f843 1b04 	str.w	r1, [r3], #4
    while (p < rap->clear_area) {
 8000568:	42a3      	cmp	r3, r4
 800056a:	d3f9      	bcc.n	8000560 <__init_ram_areas+0x18>
 800056c:	43c3      	mvns	r3, r0
 800056e:	441c      	add	r4, r3
 8000570:	f024 0403 	bic.w	r4, r4, #3
 8000574:	3404      	adds	r4, #4
 8000576:	4420      	add	r0, r4
      p++;
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 8000578:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800057c:	4283      	cmp	r3, r0
 800057e:	d907      	bls.n	8000590 <__init_ram_areas+0x48>
      *p = 0;
 8000580:	43c2      	mvns	r2, r0
 8000582:	441a      	add	r2, r3
 8000584:	f022 0203 	bic.w	r2, r2, #3
 8000588:	3204      	adds	r2, #4
 800058a:	2100      	movs	r1, #0
 800058c:	f005 ffdb 	bl	8006546 <memset>
 8000590:	3510      	adds	r5, #16
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT1_AREAS_NUMBER]);
 8000592:	42b5      	cmp	r5, r6
 8000594:	d1dc      	bne.n	8000550 <__init_ram_areas+0x8>
#endif
}
 8000596:	bd70      	pop	{r4, r5, r6, pc}
 8000598:	08006578 	.word	0x08006578

0800059c <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 800059c:	b508      	push	{r3, lr}

  /* Initializes the OS Abstraction Layer.*/
  osalInit();

  /* Platform low level initializations.*/
  hal_lld_init();
 800059e:	f001 fb69 	bl	8001c74 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 80005a2:	f002 f957 	bl	8002854 <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 80005a6:	f000 fbb7 	bl	8000d18 <adcInit>
#endif
#if (HAL_USE_CAN == TRUE) || defined(__DOXYGEN__)
  canInit();
 80005aa:	f000 fbc3 	bl	8000d34 <canInit>
#endif
#if (HAL_USE_GPT == TRUE) || defined(__DOXYGEN__)
  gptInit();
#endif
#if (HAL_USE_I2C == TRUE) || defined(__DOXYGEN__)
  i2cInit();
 80005ae:	f000 fbd7 	bl	8000d60 <i2cInit>
#endif
#if (HAL_USE_I2S == TRUE) || defined(__DOXYGEN__)
  i2sInit();
#endif
#if (HAL_USE_ICU == TRUE) || defined(__DOXYGEN__)
  icuInit();
 80005b2:	f000 fbd7 	bl	8000d64 <icuInit>
#endif
#if (HAL_USE_MAC == TRUE) || defined(__DOXYGEN__)
  macInit();
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
 80005b6:	f000 fbdd 	bl	8000d74 <pwmInit>
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 80005ba:	f000 fc0f 	bl	8000ddc <sdInit>
#endif
#if (HAL_USE_SDC == TRUE) || defined(__DOXYGEN__)
  sdcInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 80005be:	f000 fe31 	bl	8001224 <spiInit>
#endif
#if (HAL_USE_TRNG == TRUE) || defined(__DOXYGEN__)
  trngInit();
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
 80005c2:	f000 fe45 	bl	8001250 <uartInit>
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 80005c6:	f000 fe5d 	bl	8001284 <usbInit>
#endif
#if (HAL_USE_MMC_SPI == TRUE) || defined(__DOXYGEN__)
  mmcInit();
#endif
#if (HAL_USE_SERIAL_USB == TRUE) || defined(__DOXYGEN__)
  sduInit();
 80005ca:	f000 fcb9 	bl	8000f40 <sduInit>
  halCommunityInit();
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 80005ce:	f7ff ff81 	bl	80004d4 <boardInit>
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
#endif
}
 80005d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stInit();
 80005d6:	f000 b801 	b.w	80005dc <stInit>
 80005da:	bf00      	nop

080005dc <stInit>:
 *
 * @init
 */
void stInit(void) {

  st_lld_init();
 80005dc:	f003 bde8 	b.w	80041b0 <st_lld_init>

080005e0 <stStartAlarm>:
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 80005e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->SR     = 0;
 80005e4:	2100      	movs	r1, #0
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80005e6:	2202      	movs	r2, #2
  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 80005e8:	6358      	str	r0, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 80005ea:	6119      	str	r1, [r3, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80005ec:	60da      	str	r2, [r3, #12]
void stStartAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
}
 80005ee:	4770      	bx	lr

080005f0 <stStopAlarm>:
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

  STM32_ST_TIM->DIER = 0;
 80005f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005f4:	2200      	movs	r2, #0
 80005f6:	60da      	str	r2, [r3, #12]
 * @api
 */
void stStopAlarm(void) {

  st_lld_stop_alarm();
}
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <stSetAlarm>:
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 80005fc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000600:	6358      	str	r0, [r3, #52]	; 0x34
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
}
 8000602:	4770      	bx	lr

08000604 <ibqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void ibqObjectInit(input_buffers_queue_t *ibqp, bool suspended, uint8_t *bp,
                   size_t size, size_t n, bqnotify_t infy, void *link) {
 8000604:	b470      	push	{r4, r5, r6}
 8000606:	e9dd 5403 	ldrd	r5, r4, [sp, #12]
  osalThreadQueueObjectInit(&ibqp->waiting);
  ibqp->suspended = suspended;
  ibqp->bcounter  = 0;
  ibqp->brdptr    = bp;
  ibqp->bwrptr    = bp;
  ibqp->btop      = bp + ((size + sizeof (size_t)) * n);
 800060a:	3304      	adds	r3, #4
  ibqp->suspended = suspended;
 800060c:	7201      	strb	r1, [r0, #8]
                   size_t size, size_t n, bqnotify_t infy, void *link) {
 800060e:	9905      	ldr	r1, [sp, #20]
  ibqp->bsize     = size + sizeof (size_t);
 8000610:	61c3      	str	r3, [r0, #28]
  ibqp->btop      = bp + ((size + sizeof (size_t)) * n);
 8000612:	fb05 2603 	mla	r6, r5, r3, r2
  ibqp->bcounter  = 0;
 8000616:	2300      	movs	r3, #0
  ibqp->btop      = bp + ((size + sizeof (size_t)) * n);
 8000618:	6186      	str	r6, [r0, #24]
  ibqp->bn        = n;
 800061a:	6205      	str	r5, [r0, #32]
  ibqp->buffers   = bp;
  ibqp->ptr       = NULL;
  ibqp->top       = NULL;
  ibqp->notify    = infy;
  ibqp->link      = link;
 800061c:	e9c0 410c 	strd	r4, r1, [r0, #48]	; 0x30
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->next = (thread_t *)tqp;
  tqp->prev = (thread_t *)tqp;
 8000620:	e9c0 0000 	strd	r0, r0, [r0]
  ibqp->bwrptr    = bp;
 8000624:	e9c0 2204 	strd	r2, r2, [r0, #16]
  ibqp->buffers   = bp;
 8000628:	6242      	str	r2, [r0, #36]	; 0x24
  ibqp->bcounter  = 0;
 800062a:	60c3      	str	r3, [r0, #12]
  ibqp->top       = NULL;
 800062c:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
}
 8000630:	bc70      	pop	{r4, r5, r6}
 8000632:	4770      	bx	lr

08000634 <ibqResetI>:
void ibqResetI(input_buffers_queue_t *ibqp) {

  osalDbgCheckClassI();

  ibqp->bcounter  = 0;
  ibqp->brdptr    = ibqp->buffers;
 8000634:	6a41      	ldr	r1, [r0, #36]	; 0x24
  ibqp->bcounter  = 0;
 8000636:	2200      	movs	r2, #0
  ibqp->bwrptr    = ibqp->buffers;
 8000638:	e9c0 1104 	strd	r1, r1, [r0, #16]
  ibqp->bcounter  = 0;
 800063c:	60c2      	str	r2, [r0, #12]
  ibqp->ptr       = NULL;
  ibqp->top       = NULL;
 800063e:	e9c0 220a 	strd	r2, r2, [r0, #40]	; 0x28
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 8000642:	f06f 0101 	mvn.w	r1, #1
 8000646:	f004 bf6d 	b.w	8005524 <chThdDequeueAllI>
 800064a:	bf00      	nop

0800064c <ibqGetEmptyBufferI>:
 */
uint8_t *ibqGetEmptyBufferI(input_buffers_queue_t *ibqp) {

  osalDbgCheckClassI();

  if (ibqIsFullI(ibqp)) {
 800064c:	e9d0 3204 	ldrd	r3, r2, [r0, #16]
 8000650:	4293      	cmp	r3, r2
 8000652:	d001      	beq.n	8000658 <ibqGetEmptyBufferI+0xc>
    return NULL;
  }

  return ibqp->bwrptr + sizeof (size_t);
 8000654:	1d18      	adds	r0, r3, #4
}
 8000656:	4770      	bx	lr
  if (ibqIsFullI(ibqp)) {
 8000658:	68c2      	ldr	r2, [r0, #12]
 800065a:	2a00      	cmp	r2, #0
 800065c:	d0fa      	beq.n	8000654 <ibqGetEmptyBufferI+0x8>
    return NULL;
 800065e:	2000      	movs	r0, #0
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop

08000664 <ibqPostFullBufferI>:

  osalDbgCheck((size > 0U) && (size <= (ibqp->bsize - sizeof (size_t))));
  osalDbgAssert(!ibqIsFullI(ibqp), "buffers queue full");

  /* Writing size field in the buffer.*/
  *((size_t *)ibqp->bwrptr) = size;
 8000664:	6903      	ldr	r3, [r0, #16]
void ibqPostFullBufferI(input_buffers_queue_t *ibqp, size_t size) {
 8000666:	b410      	push	{r4}

  /* Posting the buffer in the queue.*/
  ibqp->bcounter++;
  ibqp->bwrptr += ibqp->bsize;
  if (ibqp->bwrptr >= ibqp->btop) {
 8000668:	6984      	ldr	r4, [r0, #24]
  *((size_t *)ibqp->bwrptr) = size;
 800066a:	6019      	str	r1, [r3, #0]
  ibqp->bwrptr += ibqp->bsize;
 800066c:	69c1      	ldr	r1, [r0, #28]
  ibqp->bcounter++;
 800066e:	68c2      	ldr	r2, [r0, #12]
  ibqp->bwrptr += ibqp->bsize;
 8000670:	440b      	add	r3, r1
  if (ibqp->bwrptr >= ibqp->btop) {
 8000672:	42a3      	cmp	r3, r4
  ibqp->bwrptr += ibqp->bsize;
 8000674:	6103      	str	r3, [r0, #16]
  ibqp->bcounter++;
 8000676:	f102 0201 	add.w	r2, r2, #1
    ibqp->bwrptr = ibqp->buffers;
 800067a:	bf28      	it	cs
 800067c:	6a43      	ldrcs	r3, [r0, #36]	; 0x24
  ibqp->bcounter++;
 800067e:	60c2      	str	r2, [r0, #12]
    ibqp->bwrptr = ibqp->buffers;
 8000680:	bf28      	it	cs
 8000682:	6103      	strcs	r3, [r0, #16]
  chThdDequeueNextI(tqp, msg);
 8000684:	2100      	movs	r1, #0
  }

  /* Waking up one waiting thread, if any.*/
  osalThreadDequeueNextI(&ibqp->waiting, MSG_OK);
}
 8000686:	f85d 4b04 	ldr.w	r4, [sp], #4
 800068a:	f004 bf3b 	b.w	8005504 <chThdDequeueNextI>
 800068e:	bf00      	nop

08000690 <ibqGetTimeout>:
 * @retval MSG_RESET    if the queue has been reset or has been put in
 *                      suspended state.
 *
 * @api
 */
msg_t ibqGetTimeout(input_buffers_queue_t *ibqp, sysinterval_t timeout) {
 8000690:	b570      	push	{r4, r5, r6, lr}
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000692:	2320      	movs	r3, #32
 8000694:	4604      	mov	r4, r0
 8000696:	f383 8811 	msr	BASEPRI, r3
  msg_t msg;

  osalSysLock();

  /* This condition indicates that a new buffer must be acquired.*/
  if (ibqp->ptr == NULL) {
 800069a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800069c:	b1e3      	cbz	r3, 80006d8 <ibqGetTimeout+0x48>
 800069e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
      return msg;
    }
  }

  /* Next byte from the buffer.*/
  msg = (msg_t)*ibqp->ptr;
 80006a0:	f813 5b01 	ldrb.w	r5, [r3], #1
  ibqp->ptr++;
 80006a4:	62a3      	str	r3, [r4, #40]	; 0x28

  /* If the current buffer has been fully read then it is returned as
     empty in the queue.*/
  if (ibqp->ptr >= ibqp->top) {
 80006a6:	4293      	cmp	r3, r2
 80006a8:	d311      	bcc.n	80006ce <ibqGetTimeout+0x3e>
  if (ibqp->brdptr >= ibqp->btop) {
 80006aa:	e9d4 1006 	ldrd	r1, r0, [r4, #24]
  ibqp->brdptr += ibqp->bsize;
 80006ae:	6963      	ldr	r3, [r4, #20]
  ibqp->bcounter--;
 80006b0:	68e2      	ldr	r2, [r4, #12]
  ibqp->brdptr += ibqp->bsize;
 80006b2:	4403      	add	r3, r0
  if (ibqp->brdptr >= ibqp->btop) {
 80006b4:	428b      	cmp	r3, r1
  ibqp->brdptr += ibqp->bsize;
 80006b6:	6163      	str	r3, [r4, #20]
    ibqp->brdptr = ibqp->buffers;
 80006b8:	bf24      	itt	cs
 80006ba:	6a63      	ldrcs	r3, [r4, #36]	; 0x24
 80006bc:	6163      	strcs	r3, [r4, #20]
  ibqp->bcounter--;
 80006be:	3a01      	subs	r2, #1
  if (ibqp->notify != NULL) {
 80006c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
  ibqp->bcounter--;
 80006c2:	60e2      	str	r2, [r4, #12]
  ibqp->ptr = NULL;
 80006c4:	2200      	movs	r2, #0
 80006c6:	62a2      	str	r2, [r4, #40]	; 0x28
  if (ibqp->notify != NULL) {
 80006c8:	b10b      	cbz	r3, 80006ce <ibqGetTimeout+0x3e>
    ibqp->notify(ibqp);
 80006ca:	4620      	mov	r0, r4
 80006cc:	4798      	blx	r3
 80006ce:	2300      	movs	r3, #0
 80006d0:	f383 8811 	msr	BASEPRI, r3
    ibqReleaseEmptyBufferS(ibqp);
  }

  osalSysUnlock();
  return msg;
}
 80006d4:	4628      	mov	r0, r5
 80006d6:	bd70      	pop	{r4, r5, r6, pc}
 80006d8:	460e      	mov	r6, r1
 80006da:	e005      	b.n	80006e8 <ibqGetTimeout+0x58>
    if (ibqp->suspended) {
 80006dc:	7a23      	ldrb	r3, [r4, #8]
 80006de:	b97b      	cbnz	r3, 8000700 <ibqGetTimeout+0x70>
  return chThdEnqueueTimeoutS(tqp, timeout);
 80006e0:	f004 fefc 	bl	80054dc <chThdEnqueueTimeoutS>
    if (msg < MSG_OK) {
 80006e4:	1e05      	subs	r5, r0, #0
 80006e6:	dbf2      	blt.n	80006ce <ibqGetTimeout+0x3e>
  while (ibqIsEmptyI(ibqp)) {
 80006e8:	68e3      	ldr	r3, [r4, #12]
 80006ea:	4631      	mov	r1, r6
 80006ec:	4620      	mov	r0, r4
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0f4      	beq.n	80006dc <ibqGetTimeout+0x4c>
  ibqp->ptr = ibqp->brdptr + sizeof (size_t);
 80006f2:	6963      	ldr	r3, [r4, #20]
  ibqp->top = ibqp->ptr + *((size_t *)ibqp->brdptr);
 80006f4:	681a      	ldr	r2, [r3, #0]
  ibqp->ptr = ibqp->brdptr + sizeof (size_t);
 80006f6:	3304      	adds	r3, #4
  ibqp->top = ibqp->ptr + *((size_t *)ibqp->brdptr);
 80006f8:	441a      	add	r2, r3
  ibqp->ptr = ibqp->brdptr + sizeof (size_t);
 80006fa:	e9c4 320a 	strd	r3, r2, [r4, #40]	; 0x28
 80006fe:	e7cf      	b.n	80006a0 <ibqGetTimeout+0x10>
      return MSG_RESET;
 8000700:	f06f 0501 	mvn.w	r5, #1
 8000704:	e7e3      	b.n	80006ce <ibqGetTimeout+0x3e>
 8000706:	bf00      	nop

08000708 <ibqReadTimeout>:
 * @retval 0            if a timeout occurred.
 *
 * @api
 */
size_t ibqReadTimeout(input_buffers_queue_t *ibqp, uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 8000708:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800070c:	4604      	mov	r4, r0
 800070e:	460e      	mov	r6, r1
 8000710:	4617      	mov	r7, r2
 8000712:	4699      	mov	r9, r3
 8000714:	f04f 0a20 	mov.w	sl, #32
 8000718:	f38a 8811 	msr	BASEPRI, sl
  size_t r = 0;
 800071c:	2500      	movs	r5, #0
  ibqp->ptr = NULL;
 800071e:	46a8      	mov	r8, r5

  while (true) {
    size_t size;

    /* This condition indicates that a new buffer must be acquired.*/
    if (ibqp->ptr == NULL) {
 8000720:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000722:	2900      	cmp	r1, #0
 8000724:	d046      	beq.n	80007b4 <ibqReadTimeout+0xac>
 8000726:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
      }
    }

    /* Size of the data chunk present in the current buffer.*/
    size = (size_t)ibqp->top - (size_t)ibqp->ptr;
    if (size > (n - r)) {
 8000728:	eba7 0b05 	sub.w	fp, r7, r5
    size = (size_t)ibqp->top - (size_t)ibqp->ptr;
 800072c:	1a5b      	subs	r3, r3, r1
 800072e:	459b      	cmp	fp, r3
 8000730:	bf28      	it	cs
 8000732:	469b      	movcs	fp, r3
      size = n - r;
    }

    /* Smaller chunks in order to not make the critical zone too long,
       this impacts throughput however.*/
    if (size > (size_t)BUFFERS_CHUNKS_SIZE) {
 8000734:	f1bb 0f40 	cmp.w	fp, #64	; 0x40
 8000738:	d948      	bls.n	80007cc <ibqReadTimeout+0xc4>
      /* Giving the compiler a chance to optimize for a fixed size move.*/
      memcpy(bp, ibqp->ptr, BUFFERS_CHUNKS_SIZE);
 800073a:	f101 0240 	add.w	r2, r1, #64	; 0x40
 800073e:	4633      	mov	r3, r6
 8000740:	f8d1 e000 	ldr.w	lr, [r1]
 8000744:	f8d1 c004 	ldr.w	ip, [r1, #4]
 8000748:	6888      	ldr	r0, [r1, #8]
 800074a:	f8d1 b00c 	ldr.w	fp, [r1, #12]
 800074e:	f8c3 b00c 	str.w	fp, [r3, #12]
 8000752:	3110      	adds	r1, #16
 8000754:	4291      	cmp	r1, r2
 8000756:	f8c3 e000 	str.w	lr, [r3]
 800075a:	f8c3 c004 	str.w	ip, [r3, #4]
 800075e:	6098      	str	r0, [r3, #8]
 8000760:	f103 0310 	add.w	r3, r3, #16
 8000764:	d1ec      	bne.n	8000740 <ibqReadTimeout+0x38>
      bp        += (size_t)BUFFERS_CHUNKS_SIZE;
      ibqp->ptr += (size_t)BUFFERS_CHUNKS_SIZE;
 8000766:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000768:	3340      	adds	r3, #64	; 0x40
      bp        += (size_t)BUFFERS_CHUNKS_SIZE;
 800076a:	3640      	adds	r6, #64	; 0x40
      r         += (size_t)BUFFERS_CHUNKS_SIZE;
 800076c:	3540      	adds	r5, #64	; 0x40
      ibqp->ptr += (size_t)BUFFERS_CHUNKS_SIZE;
 800076e:	62a3      	str	r3, [r4, #40]	; 0x28
      ibqp->ptr += size;
      r         += size;
    }

    /* Has the current data buffer been finished? if so then release it.*/
    if (ibqp->ptr >= ibqp->top) {
 8000770:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000772:	429a      	cmp	r2, r3
 8000774:	d811      	bhi.n	800079a <ibqReadTimeout+0x92>
  if (ibqp->brdptr >= ibqp->btop) {
 8000776:	e9d4 1006 	ldrd	r1, r0, [r4, #24]
  ibqp->brdptr += ibqp->bsize;
 800077a:	6963      	ldr	r3, [r4, #20]
  ibqp->bcounter--;
 800077c:	68e2      	ldr	r2, [r4, #12]
  ibqp->ptr = NULL;
 800077e:	f8c4 8028 	str.w	r8, [r4, #40]	; 0x28
  ibqp->brdptr += ibqp->bsize;
 8000782:	4403      	add	r3, r0
  if (ibqp->brdptr >= ibqp->btop) {
 8000784:	428b      	cmp	r3, r1
  ibqp->brdptr += ibqp->bsize;
 8000786:	6163      	str	r3, [r4, #20]
    ibqp->brdptr = ibqp->buffers;
 8000788:	bf24      	itt	cs
 800078a:	6a63      	ldrcs	r3, [r4, #36]	; 0x24
 800078c:	6163      	strcs	r3, [r4, #20]
  if (ibqp->notify != NULL) {
 800078e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  ibqp->bcounter--;
 8000790:	3a01      	subs	r2, #1
 8000792:	60e2      	str	r2, [r4, #12]
  if (ibqp->notify != NULL) {
 8000794:	b10b      	cbz	r3, 800079a <ibqReadTimeout+0x92>
    ibqp->notify(ibqp);
 8000796:	4620      	mov	r0, r4
 8000798:	4798      	blx	r3
 800079a:	f388 8811 	msr	BASEPRI, r8
      ibqReleaseEmptyBufferS(ibqp);
    }

    /* Giving a preemption chance.*/
    osalSysUnlock();
    if (r >= n) {
 800079e:	42bd      	cmp	r5, r7
 80007a0:	d221      	bcs.n	80007e6 <ibqReadTimeout+0xde>
 80007a2:	f38a 8811 	msr	BASEPRI, sl
 80007a6:	e7bb      	b.n	8000720 <ibqReadTimeout+0x18>
    if (ibqp->suspended) {
 80007a8:	7a23      	ldrb	r3, [r4, #8]
 80007aa:	b9cb      	cbnz	r3, 80007e0 <ibqReadTimeout+0xd8>
 80007ac:	f004 fe96 	bl	80054dc <chThdEnqueueTimeoutS>
    if (msg < MSG_OK) {
 80007b0:	2800      	cmp	r0, #0
 80007b2:	db15      	blt.n	80007e0 <ibqReadTimeout+0xd8>
  while (ibqIsEmptyI(ibqp)) {
 80007b4:	68e3      	ldr	r3, [r4, #12]
 80007b6:	4649      	mov	r1, r9
 80007b8:	4620      	mov	r0, r4
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d0f4      	beq.n	80007a8 <ibqReadTimeout+0xa0>
  ibqp->ptr = ibqp->brdptr + sizeof (size_t);
 80007be:	6961      	ldr	r1, [r4, #20]
  ibqp->top = ibqp->ptr + *((size_t *)ibqp->brdptr);
 80007c0:	680b      	ldr	r3, [r1, #0]
  ibqp->ptr = ibqp->brdptr + sizeof (size_t);
 80007c2:	3104      	adds	r1, #4
  ibqp->top = ibqp->ptr + *((size_t *)ibqp->brdptr);
 80007c4:	440b      	add	r3, r1
  ibqp->ptr = ibqp->brdptr + sizeof (size_t);
 80007c6:	e9c4 130a 	strd	r1, r3, [r4, #40]	; 0x28
 80007ca:	e7ad      	b.n	8000728 <ibqReadTimeout+0x20>
      memcpy(bp, ibqp->ptr, size);
 80007cc:	4630      	mov	r0, r6
 80007ce:	465a      	mov	r2, fp
 80007d0:	f005 feae 	bl	8006530 <memcpy>
      ibqp->ptr += size;
 80007d4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80007d6:	445b      	add	r3, fp
      r         += size;
 80007d8:	445d      	add	r5, fp
      bp        += size;
 80007da:	445e      	add	r6, fp
      ibqp->ptr += size;
 80007dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80007de:	e7c7      	b.n	8000770 <ibqReadTimeout+0x68>
 80007e0:	2300      	movs	r3, #0
 80007e2:	f383 8811 	msr	BASEPRI, r3
      return r;
    }
    osalSysLock();
  }
}
 80007e6:	4628      	mov	r0, r5
 80007e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080007ec <obqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void obqObjectInit(output_buffers_queue_t *obqp, bool suspended, uint8_t *bp,
                   size_t size, size_t n, bqnotify_t onfy, void *link) {
 80007ec:	b470      	push	{r4, r5, r6}
 80007ee:	e9dd 4503 	ldrd	r4, r5, [sp, #12]
  osalThreadQueueObjectInit(&obqp->waiting);
  obqp->suspended = suspended;
  obqp->bcounter  = n;
  obqp->brdptr    = bp;
  obqp->bwrptr    = bp;
  obqp->btop      = bp + ((size + sizeof (size_t)) * n);
 80007f2:	3304      	adds	r3, #4
  obqp->suspended = suspended;
 80007f4:	7201      	strb	r1, [r0, #8]
                   size_t size, size_t n, bqnotify_t onfy, void *link) {
 80007f6:	9905      	ldr	r1, [sp, #20]
  obqp->bsize     = size + sizeof (size_t);
 80007f8:	61c3      	str	r3, [r0, #28]
  obqp->btop      = bp + ((size + sizeof (size_t)) * n);
 80007fa:	fb04 2603 	mla	r6, r4, r3, r2
  obqp->bn        = n;
  obqp->buffers   = bp;
  obqp->ptr       = NULL;
 80007fe:	2300      	movs	r3, #0
  obqp->btop      = bp + ((size + sizeof (size_t)) * n);
 8000800:	6186      	str	r6, [r0, #24]
  obqp->bcounter  = n;
 8000802:	60c4      	str	r4, [r0, #12]
  obqp->bn        = n;
 8000804:	6204      	str	r4, [r0, #32]
  obqp->top       = NULL;
  obqp->notify    = onfy;
  obqp->link      = link;
 8000806:	e9c0 510c 	strd	r5, r1, [r0, #48]	; 0x30
 800080a:	e9c0 0000 	strd	r0, r0, [r0]
  obqp->bwrptr    = bp;
 800080e:	e9c0 2204 	strd	r2, r2, [r0, #16]
  obqp->buffers   = bp;
 8000812:	6242      	str	r2, [r0, #36]	; 0x24
  obqp->top       = NULL;
 8000814:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
}
 8000818:	bc70      	pop	{r4, r5, r6}
 800081a:	4770      	bx	lr

0800081c <obqResetI>:
 *
 * @param[in] obqp      pointer to the @p output_buffers_queue_t object
 *
 * @iclass
 */
void obqResetI(output_buffers_queue_t *obqp) {
 800081c:	b410      	push	{r4}

  osalDbgCheckClassI();

  obqp->bcounter  = bqSizeX(obqp);
  obqp->brdptr    = obqp->buffers;
 800081e:	e9d0 4108 	ldrd	r4, r1, [r0, #32]
  obqp->bwrptr    = obqp->buffers;
  obqp->ptr       = NULL;
 8000822:	2200      	movs	r2, #0
  obqp->bcounter  = bqSizeX(obqp);
 8000824:	60c4      	str	r4, [r0, #12]
  obqp->bwrptr    = obqp->buffers;
 8000826:	e9c0 1104 	strd	r1, r1, [r0, #16]
  obqp->top       = NULL;
 800082a:	e9c0 220a 	strd	r2, r2, [r0, #40]	; 0x28
  chThdDequeueAllI(tqp, msg);
 800082e:	f06f 0101 	mvn.w	r1, #1
  osalThreadDequeueAllI(&obqp->waiting, MSG_RESET);
}
 8000832:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000836:	f004 be75 	b.w	8005524 <chThdDequeueAllI>
 800083a:	bf00      	nop

0800083c <obqGetFullBufferI>:
uint8_t *obqGetFullBufferI(output_buffers_queue_t *obqp,
                           size_t *sizep) {

  osalDbgCheckClassI();

  if (obqIsEmptyI(obqp)) {
 800083c:	e9d0 2304 	ldrd	r2, r3, [r0, #16]
 8000840:	429a      	cmp	r2, r3
 8000842:	d004      	beq.n	800084e <obqGetFullBufferI+0x12>
    return NULL;
  }

  /* Buffer size.*/
  *sizep = *((size_t *)obqp->brdptr);
 8000844:	4618      	mov	r0, r3
 8000846:	f850 3b04 	ldr.w	r3, [r0], #4
 800084a:	600b      	str	r3, [r1, #0]

  return obqp->brdptr + sizeof (size_t);
}
 800084c:	4770      	bx	lr
  if (obqIsEmptyI(obqp)) {
 800084e:	68c2      	ldr	r2, [r0, #12]
 8000850:	2a00      	cmp	r2, #0
 8000852:	d0f7      	beq.n	8000844 <obqGetFullBufferI+0x8>
    return NULL;
 8000854:	2000      	movs	r0, #0
 8000856:	4770      	bx	lr

08000858 <obqReleaseEmptyBufferI>:
 *
 * @param[in] obqp      pointer to the @p output_buffers_queue_t object
 *
 * @iclass
 */
void obqReleaseEmptyBufferI(output_buffers_queue_t *obqp) {
 8000858:	b410      	push	{r4}
  osalDbgAssert(!obqIsEmptyI(obqp), "buffers queue empty");

  /* Freeing a buffer slot in the queue.*/
  obqp->bcounter++;
  obqp->brdptr += obqp->bsize;
  if (obqp->brdptr >= obqp->btop) {
 800085a:	e9d0 1406 	ldrd	r1, r4, [r0, #24]
  obqp->brdptr += obqp->bsize;
 800085e:	6943      	ldr	r3, [r0, #20]
  obqp->bcounter++;
 8000860:	68c2      	ldr	r2, [r0, #12]
  obqp->brdptr += obqp->bsize;
 8000862:	4423      	add	r3, r4
  if (obqp->brdptr >= obqp->btop) {
 8000864:	428b      	cmp	r3, r1
  obqp->brdptr += obqp->bsize;
 8000866:	6143      	str	r3, [r0, #20]
  obqp->bcounter++;
 8000868:	f102 0201 	add.w	r2, r2, #1
    obqp->brdptr = obqp->buffers;
 800086c:	bf28      	it	cs
 800086e:	6a43      	ldrcs	r3, [r0, #36]	; 0x24
  obqp->bcounter++;
 8000870:	60c2      	str	r2, [r0, #12]
    obqp->brdptr = obqp->buffers;
 8000872:	bf28      	it	cs
 8000874:	6143      	strcs	r3, [r0, #20]
  chThdDequeueNextI(tqp, msg);
 8000876:	2100      	movs	r1, #0
  }

  /* Waking up one waiting thread, if any.*/
  osalThreadDequeueNextI(&obqp->waiting, MSG_OK);
}
 8000878:	f85d 4b04 	ldr.w	r4, [sp], #4
 800087c:	f004 be42 	b.w	8005504 <chThdDequeueNextI>

08000880 <obqPutTimeout>:
 *                      suspended state.
 *
 * @api
 */
msg_t obqPutTimeout(output_buffers_queue_t *obqp, uint8_t b,
                    sysinterval_t timeout) {
 8000880:	b570      	push	{r4, r5, r6, lr}
 8000882:	2320      	movs	r3, #32
 8000884:	4604      	mov	r4, r0
 8000886:	460e      	mov	r6, r1
 8000888:	f383 8811 	msr	BASEPRI, r3
  msg_t msg;

  osalSysLock();

  /* This condition indicates that a new buffer must be acquired.*/
  if (obqp->ptr == NULL) {
 800088c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800088e:	b1fb      	cbz	r3, 80008d0 <obqPutTimeout+0x50>
      return msg;
    }
  }

  /* Writing the byte to the buffer.*/
  *obqp->ptr = b;
 8000890:	701e      	strb	r6, [r3, #0]
  obqp->ptr++;

  /* If the current buffer has been fully written then it is posted as
     full in the queue.*/
  if (obqp->ptr >= obqp->top) {
 8000892:	e9d4 320a 	ldrd	r3, r2, [r4, #40]	; 0x28
  obqp->ptr++;
 8000896:	3301      	adds	r3, #1
  if (obqp->ptr >= obqp->top) {
 8000898:	4293      	cmp	r3, r2
  obqp->ptr++;
 800089a:	62a3      	str	r3, [r4, #40]	; 0x28
  if (obqp->ptr >= obqp->top) {
 800089c:	d314      	bcc.n	80008c8 <obqPutTimeout+0x48>
    obqPostFullBufferS(obqp, obqp->bsize - sizeof (size_t));
 800089e:	69e2      	ldr	r2, [r4, #28]
  *((size_t *)obqp->bwrptr) = size;
 80008a0:	6923      	ldr	r3, [r4, #16]
  if (obqp->bwrptr >= obqp->btop) {
 80008a2:	69a1      	ldr	r1, [r4, #24]
    obqPostFullBufferS(obqp, obqp->bsize - sizeof (size_t));
 80008a4:	3a04      	subs	r2, #4
  *((size_t *)obqp->bwrptr) = size;
 80008a6:	601a      	str	r2, [r3, #0]
  obqp->bwrptr += obqp->bsize;
 80008a8:	69e0      	ldr	r0, [r4, #28]
  obqp->bcounter--;
 80008aa:	68e2      	ldr	r2, [r4, #12]
  obqp->bwrptr += obqp->bsize;
 80008ac:	4403      	add	r3, r0
  if (obqp->bwrptr >= obqp->btop) {
 80008ae:	428b      	cmp	r3, r1
  obqp->bwrptr += obqp->bsize;
 80008b0:	6123      	str	r3, [r4, #16]
    obqp->bwrptr = obqp->buffers;
 80008b2:	bf24      	itt	cs
 80008b4:	6a63      	ldrcs	r3, [r4, #36]	; 0x24
 80008b6:	6123      	strcs	r3, [r4, #16]
  obqp->bcounter--;
 80008b8:	3a01      	subs	r2, #1
  if (obqp->notify != NULL) {
 80008ba:	6b23      	ldr	r3, [r4, #48]	; 0x30
  obqp->bcounter--;
 80008bc:	60e2      	str	r2, [r4, #12]
  obqp->ptr = NULL;
 80008be:	2200      	movs	r2, #0
 80008c0:	62a2      	str	r2, [r4, #40]	; 0x28
  if (obqp->notify != NULL) {
 80008c2:	b10b      	cbz	r3, 80008c8 <obqPutTimeout+0x48>
    obqp->notify(obqp);
 80008c4:	4620      	mov	r0, r4
 80008c6:	4798      	blx	r3
 80008c8:	2000      	movs	r0, #0
 80008ca:	f380 8811 	msr	BASEPRI, r0
  }

  osalSysUnlock();
  return MSG_OK;
}
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	4615      	mov	r5, r2
 80008d2:	e005      	b.n	80008e0 <obqPutTimeout+0x60>
    if (obqp->suspended) {
 80008d4:	7a23      	ldrb	r3, [r4, #8]
 80008d6:	b97b      	cbnz	r3, 80008f8 <obqPutTimeout+0x78>
  return chThdEnqueueTimeoutS(tqp, timeout);
 80008d8:	f004 fe00 	bl	80054dc <chThdEnqueueTimeoutS>
    if (msg < MSG_OK) {
 80008dc:	2800      	cmp	r0, #0
 80008de:	db0d      	blt.n	80008fc <obqPutTimeout+0x7c>
  while (obqIsFullI(obqp)) {
 80008e0:	68e3      	ldr	r3, [r4, #12]
 80008e2:	4629      	mov	r1, r5
 80008e4:	4620      	mov	r0, r4
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d0f4      	beq.n	80008d4 <obqPutTimeout+0x54>
  obqp->ptr = obqp->bwrptr + sizeof (size_t);
 80008ea:	6922      	ldr	r2, [r4, #16]
  obqp->top = obqp->bwrptr + obqp->bsize;
 80008ec:	69e1      	ldr	r1, [r4, #28]
  obqp->ptr = obqp->bwrptr + sizeof (size_t);
 80008ee:	1d13      	adds	r3, r2, #4
  obqp->top = obqp->bwrptr + obqp->bsize;
 80008f0:	440a      	add	r2, r1
 80008f2:	e9c4 320a 	strd	r3, r2, [r4, #40]	; 0x28
 80008f6:	e7cb      	b.n	8000890 <obqPutTimeout+0x10>
      return MSG_RESET;
 80008f8:	f06f 0001 	mvn.w	r0, #1
 80008fc:	2300      	movs	r3, #0
 80008fe:	f383 8811 	msr	BASEPRI, r3
}
 8000902:	bd70      	pop	{r4, r5, r6, pc}

08000904 <obqWriteTimeout>:
 * @retval 0            if a timeout occurred.
 *
 * @api
 */
size_t obqWriteTimeout(output_buffers_queue_t *obqp, const uint8_t *bp,
                       size_t n, sysinterval_t timeout) {
 8000904:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000908:	4604      	mov	r4, r0
 800090a:	460d      	mov	r5, r1
 800090c:	4617      	mov	r7, r2
 800090e:	4699      	mov	r9, r3
 8000910:	f04f 0a20 	mov.w	sl, #32
 8000914:	f38a 8811 	msr	BASEPRI, sl
  size_t w = 0;
 8000918:	2600      	movs	r6, #0
  obqp->ptr = NULL;
 800091a:	46b0      	mov	r8, r6

  while (true) {
    size_t size;

    /* This condition indicates that a new buffer must be acquired.*/
    if (obqp->ptr == NULL) {
 800091c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800091e:	2800      	cmp	r0, #0
 8000920:	d045      	beq.n	80009ae <obqWriteTimeout+0xaa>
 8000922:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
      }
    }

    /* Size of the space available in the current buffer.*/
    size = (size_t)obqp->top - (size_t)obqp->ptr;
    if (size > (n - w)) {
 8000924:	eba7 0b06 	sub.w	fp, r7, r6
    size = (size_t)obqp->top - (size_t)obqp->ptr;
 8000928:	1a1b      	subs	r3, r3, r0
 800092a:	459b      	cmp	fp, r3
 800092c:	bf28      	it	cs
 800092e:	469b      	movcs	fp, r3
      size = n - w;
    }

    /* Smaller chunks in order to not make the critical zone too long,
       this impacts throughput however.*/
    if (size > (size_t)BUFFERS_CHUNKS_SIZE) {
 8000930:	f1bb 0f40 	cmp.w	fp, #64	; 0x40
 8000934:	d947      	bls.n	80009c6 <obqWriteTimeout+0xc2>
      /* Giving the compiler a chance to optimize for a fixed size move.*/
      memcpy(obqp->ptr, bp, (size_t)BUFFERS_CHUNKS_SIZE);
 8000936:	f105 0340 	add.w	r3, r5, #64	; 0x40
 800093a:	f8d5 c000 	ldr.w	ip, [r5]
 800093e:	6869      	ldr	r1, [r5, #4]
 8000940:	68aa      	ldr	r2, [r5, #8]
 8000942:	f8d5 e00c 	ldr.w	lr, [r5, #12]
 8000946:	f8c0 e00c 	str.w	lr, [r0, #12]
 800094a:	3510      	adds	r5, #16
 800094c:	429d      	cmp	r5, r3
 800094e:	f8c0 c000 	str.w	ip, [r0]
 8000952:	6041      	str	r1, [r0, #4]
 8000954:	6082      	str	r2, [r0, #8]
 8000956:	f100 0010 	add.w	r0, r0, #16
 800095a:	d1ee      	bne.n	800093a <obqWriteTimeout+0x36>
      bp        += (size_t)BUFFERS_CHUNKS_SIZE;
      obqp->ptr += (size_t)BUFFERS_CHUNKS_SIZE;
 800095c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800095e:	3340      	adds	r3, #64	; 0x40
      w         += (size_t)BUFFERS_CHUNKS_SIZE;
 8000960:	3640      	adds	r6, #64	; 0x40
      obqp->ptr += (size_t)BUFFERS_CHUNKS_SIZE;
 8000962:	62a3      	str	r3, [r4, #40]	; 0x28
      obqp->ptr += size;
      w         += size;
    }

    /* Has the current data buffer been finished? if so then release it.*/
    if (obqp->ptr >= obqp->top) {
 8000964:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000966:	429a      	cmp	r2, r3
 8000968:	d814      	bhi.n	8000994 <obqWriteTimeout+0x90>
      obqPostFullBufferS(obqp, obqp->bsize - sizeof (size_t));
 800096a:	69e2      	ldr	r2, [r4, #28]
  *((size_t *)obqp->bwrptr) = size;
 800096c:	6923      	ldr	r3, [r4, #16]
  if (obqp->bwrptr >= obqp->btop) {
 800096e:	69a1      	ldr	r1, [r4, #24]
      obqPostFullBufferS(obqp, obqp->bsize - sizeof (size_t));
 8000970:	3a04      	subs	r2, #4
  *((size_t *)obqp->bwrptr) = size;
 8000972:	601a      	str	r2, [r3, #0]
  obqp->bwrptr += obqp->bsize;
 8000974:	69e0      	ldr	r0, [r4, #28]
  obqp->bcounter--;
 8000976:	68e2      	ldr	r2, [r4, #12]
  obqp->ptr = NULL;
 8000978:	f8c4 8028 	str.w	r8, [r4, #40]	; 0x28
  obqp->bwrptr += obqp->bsize;
 800097c:	4403      	add	r3, r0
  if (obqp->bwrptr >= obqp->btop) {
 800097e:	428b      	cmp	r3, r1
  obqp->bwrptr += obqp->bsize;
 8000980:	6123      	str	r3, [r4, #16]
    obqp->bwrptr = obqp->buffers;
 8000982:	bf24      	itt	cs
 8000984:	6a63      	ldrcs	r3, [r4, #36]	; 0x24
 8000986:	6123      	strcs	r3, [r4, #16]
  if (obqp->notify != NULL) {
 8000988:	6b23      	ldr	r3, [r4, #48]	; 0x30
  obqp->bcounter--;
 800098a:	3a01      	subs	r2, #1
 800098c:	60e2      	str	r2, [r4, #12]
  if (obqp->notify != NULL) {
 800098e:	b10b      	cbz	r3, 8000994 <obqWriteTimeout+0x90>
    obqp->notify(obqp);
 8000990:	4620      	mov	r0, r4
 8000992:	4798      	blx	r3
 8000994:	f388 8811 	msr	BASEPRI, r8
    }

    /* Giving a preemption chance.*/
    osalSysUnlock();
    if (w >= n) {
 8000998:	42be      	cmp	r6, r7
 800099a:	d221      	bcs.n	80009e0 <obqWriteTimeout+0xdc>
 800099c:	f38a 8811 	msr	BASEPRI, sl
 80009a0:	e7bc      	b.n	800091c <obqWriteTimeout+0x18>
    if (obqp->suspended) {
 80009a2:	7a23      	ldrb	r3, [r4, #8]
 80009a4:	b9cb      	cbnz	r3, 80009da <obqWriteTimeout+0xd6>
 80009a6:	f004 fd99 	bl	80054dc <chThdEnqueueTimeoutS>
    if (msg < MSG_OK) {
 80009aa:	2800      	cmp	r0, #0
 80009ac:	db15      	blt.n	80009da <obqWriteTimeout+0xd6>
  while (obqIsFullI(obqp)) {
 80009ae:	68e3      	ldr	r3, [r4, #12]
 80009b0:	4649      	mov	r1, r9
 80009b2:	4620      	mov	r0, r4
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d0f4      	beq.n	80009a2 <obqWriteTimeout+0x9e>
  obqp->ptr = obqp->bwrptr + sizeof (size_t);
 80009b8:	6923      	ldr	r3, [r4, #16]
  obqp->top = obqp->bwrptr + obqp->bsize;
 80009ba:	69e2      	ldr	r2, [r4, #28]
  obqp->ptr = obqp->bwrptr + sizeof (size_t);
 80009bc:	1d18      	adds	r0, r3, #4
  obqp->top = obqp->bwrptr + obqp->bsize;
 80009be:	4413      	add	r3, r2
 80009c0:	e9c4 030a 	strd	r0, r3, [r4, #40]	; 0x28
 80009c4:	e7ae      	b.n	8000924 <obqWriteTimeout+0x20>
      memcpy(obqp->ptr, bp, size);
 80009c6:	4629      	mov	r1, r5
 80009c8:	465a      	mov	r2, fp
 80009ca:	f005 fdb1 	bl	8006530 <memcpy>
      obqp->ptr += size;
 80009ce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80009d0:	445b      	add	r3, fp
      w         += size;
 80009d2:	445e      	add	r6, fp
      bp        += size;
 80009d4:	445d      	add	r5, fp
      obqp->ptr += size;
 80009d6:	62a3      	str	r3, [r4, #40]	; 0x28
 80009d8:	e7c4      	b.n	8000964 <obqWriteTimeout+0x60>
 80009da:	2300      	movs	r3, #0
 80009dc:	f383 8811 	msr	BASEPRI, r3
      return w;
    }
    osalSysLock();
  }
}
 80009e0:	4630      	mov	r0, r6
 80009e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80009e6:	bf00      	nop

080009e8 <obqTryFlushI>:

  osalDbgCheckClassI();

  /* If queue is empty and there is a buffer partially filled and
     it is not being written.*/
  if (obqIsEmptyI(obqp) && (obqp->ptr != NULL)) {
 80009e8:	e9d0 2304 	ldrd	r2, r3, [r0, #16]
 80009ec:	429a      	cmp	r2, r3
 80009ee:	d001      	beq.n	80009f4 <obqTryFlushI+0xc>
      obqp->ptr = NULL;

      return true;
    }
  }
  return false;
 80009f0:	2000      	movs	r0, #0
 80009f2:	4770      	bx	lr
  if (obqIsEmptyI(obqp) && (obqp->ptr != NULL)) {
 80009f4:	68c3      	ldr	r3, [r0, #12]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d0fa      	beq.n	80009f0 <obqTryFlushI+0x8>
 80009fa:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d0f7      	beq.n	80009f0 <obqTryFlushI+0x8>
    size_t size = (size_t)obqp->ptr - ((size_t)obqp->bwrptr + sizeof (size_t));
 8000a00:	3b04      	subs	r3, #4
    if (size > 0U) {
 8000a02:	1a9b      	subs	r3, r3, r2
 8000a04:	d0f4      	beq.n	80009f0 <obqTryFlushI+0x8>
bool obqTryFlushI(output_buffers_queue_t *obqp) {
 8000a06:	b410      	push	{r4}
      *((size_t *)obqp->bwrptr) = size;
 8000a08:	6013      	str	r3, [r2, #0]
      if (obqp->bwrptr >= obqp->btop) {
 8000a0a:	e9d0 1406 	ldrd	r1, r4, [r0, #24]
      obqp->bcounter--;
 8000a0e:	68c3      	ldr	r3, [r0, #12]
      obqp->bwrptr += obqp->bsize;
 8000a10:	4422      	add	r2, r4
      obqp->bcounter--;
 8000a12:	3b01      	subs	r3, #1
      if (obqp->bwrptr >= obqp->btop) {
 8000a14:	428a      	cmp	r2, r1
      obqp->bcounter--;
 8000a16:	60c3      	str	r3, [r0, #12]
        obqp->bwrptr = obqp->buffers;
 8000a18:	bf28      	it	cs
 8000a1a:	6a43      	ldrcs	r3, [r0, #36]	; 0x24
      obqp->bwrptr += obqp->bsize;
 8000a1c:	6102      	str	r2, [r0, #16]
        obqp->bwrptr = obqp->buffers;
 8000a1e:	bf28      	it	cs
 8000a20:	6103      	strcs	r3, [r0, #16]
      obqp->ptr = NULL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	6283      	str	r3, [r0, #40]	; 0x28
}
 8000a26:	f85d 4b04 	ldr.w	r4, [sp], #4
      return true;
 8000a2a:	2001      	movs	r0, #1
}
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 8000a30:	b430      	push	{r4, r5}
 8000a32:	9c02      	ldr	r4, [sp, #8]
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
  iqp->q_notify  = infy;
  iqp->q_link    = link;
 8000a34:	6204      	str	r4, [r0, #32]
  iqp->q_counter = 0;
 8000a36:	2500      	movs	r5, #0
  iqp->q_top     = bp + size;
 8000a38:	440a      	add	r2, r1
  iqp->q_counter = 0;
 8000a3a:	6085      	str	r5, [r0, #8]
  iqp->q_top     = bp + size;
 8000a3c:	6102      	str	r2, [r0, #16]
 8000a3e:	e9c0 0000 	strd	r0, r0, [r0]
  iqp->q_buffer  = bp;
 8000a42:	60c1      	str	r1, [r0, #12]
  iqp->q_wrptr   = bp;
 8000a44:	e9c0 1105 	strd	r1, r1, [r0, #20]
  iqp->q_notify  = infy;
 8000a48:	61c3      	str	r3, [r0, #28]
}
 8000a4a:	bc30      	pop	{r4, r5}
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop

08000a50 <iqPutI>:
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 8000a50:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d011      	beq.n	8000a7c <iqPutI+0x2c>
    iqp->q_counter++;
 8000a58:	6882      	ldr	r2, [r0, #8]
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 8000a5a:	b510      	push	{r4, lr}
    iqp->q_counter++;
 8000a5c:	3201      	adds	r2, #1
    *iqp->q_wrptr++ = b;
 8000a5e:	1c5c      	adds	r4, r3, #1
    iqp->q_counter++;
 8000a60:	6082      	str	r2, [r0, #8]
    *iqp->q_wrptr++ = b;
 8000a62:	6144      	str	r4, [r0, #20]
 8000a64:	7019      	strb	r1, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 8000a66:	e9d0 3204 	ldrd	r3, r2, [r0, #16]
 8000a6a:	429a      	cmp	r2, r3
 8000a6c:	d301      	bcc.n	8000a72 <iqPutI+0x22>
      iqp->q_wrptr = iqp->q_buffer;
 8000a6e:	68c3      	ldr	r3, [r0, #12]
 8000a70:	6143      	str	r3, [r0, #20]
  chThdDequeueNextI(tqp, msg);
 8000a72:	2100      	movs	r1, #0
 8000a74:	f004 fd46 	bl	8005504 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);

    return MSG_OK;
 8000a78:	2000      	movs	r0, #0
  }

  return MSG_TIMEOUT;
}
 8000a7a:	bd10      	pop	{r4, pc}
  if (!iqIsFullI(iqp)) {
 8000a7c:	6882      	ldr	r2, [r0, #8]
 8000a7e:	2a00      	cmp	r2, #0
 8000a80:	d0ea      	beq.n	8000a58 <iqPutI+0x8>
  return MSG_TIMEOUT;
 8000a82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8000a86:	4770      	bx	lr

08000a88 <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8000a88:	b570      	push	{r4, r5, r6, lr}
 8000a8a:	2320      	movs	r3, #32
 8000a8c:	4604      	mov	r4, r0
 8000a8e:	460e      	mov	r6, r1
 8000a90:	f383 8811 	msr	BASEPRI, r3
 8000a94:	e003      	b.n	8000a9e <iqGetTimeout+0x16>
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000a96:	f004 fd21 	bl	80054dc <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 8000a9a:	2800      	cmp	r0, #0
 8000a9c:	db1a      	blt.n	8000ad4 <iqGetTimeout+0x4c>
  while (iqIsEmptyI(iqp)) {
 8000a9e:	68a5      	ldr	r5, [r4, #8]
 8000aa0:	4631      	mov	r1, r6
 8000aa2:	4620      	mov	r0, r4
 8000aa4:	2d00      	cmp	r5, #0
 8000aa6:	d0f6      	beq.n	8000a96 <iqGetTimeout+0xe>
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 8000aa8:	69a1      	ldr	r1, [r4, #24]
  iqp->q_counter--;
 8000aaa:	68a3      	ldr	r3, [r4, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
 8000aac:	6920      	ldr	r0, [r4, #16]
  b = *iqp->q_rdptr++;
 8000aae:	1c4a      	adds	r2, r1, #1
  iqp->q_counter--;
 8000ab0:	3b01      	subs	r3, #1
  if (iqp->q_rdptr >= iqp->q_top) {
 8000ab2:	4282      	cmp	r2, r0
  iqp->q_counter--;
 8000ab4:	60a3      	str	r3, [r4, #8]
  b = *iqp->q_rdptr++;
 8000ab6:	61a2      	str	r2, [r4, #24]
    iqp->q_rdptr = iqp->q_buffer;
 8000ab8:	bf28      	it	cs
 8000aba:	68e3      	ldrcs	r3, [r4, #12]
  b = *iqp->q_rdptr++;
 8000abc:	780d      	ldrb	r5, [r1, #0]
    iqp->q_rdptr = iqp->q_buffer;
 8000abe:	bf28      	it	cs
 8000ac0:	61a3      	strcs	r3, [r4, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8000ac2:	69e3      	ldr	r3, [r4, #28]
 8000ac4:	b10b      	cbz	r3, 8000aca <iqGetTimeout+0x42>
    iqp->q_notify(iqp);
 8000ac6:	4620      	mov	r0, r4
 8000ac8:	4798      	blx	r3
 8000aca:	2300      	movs	r3, #0
 8000acc:	f383 8811 	msr	BASEPRI, r3
  }

  osalSysUnlock();

  return (msg_t)b;
 8000ad0:	4628      	mov	r0, r5
}
 8000ad2:	bd70      	pop	{r4, r5, r6, pc}
 8000ad4:	f385 8811 	msr	BASEPRI, r5
 8000ad8:	bd70      	pop	{r4, r5, r6, pc}
 8000ada:	bf00      	nop

08000adc <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 8000adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ae0:	b085      	sub	sp, #20
 8000ae2:	e9cd 3202 	strd	r3, r2, [sp, #8]
  qnotify_t nfy = iqp->q_notify;
 8000ae6:	f8d0 901c 	ldr.w	r9, [r0, #28]
 8000aea:	f04f 0a20 	mov.w	sl, #32
 8000aee:	f38a 8811 	msr	BASEPRI, sl

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 8000af2:	b33a      	cbz	r2, 8000b44 <iqReadTimeout+0x68>
 8000af4:	4604      	mov	r4, r0
 8000af6:	460f      	mov	r7, r1
 8000af8:	4616      	mov	r6, r2
 8000afa:	f04f 0b00 	mov.w	fp, #0
  if (n > iqGetFullI(iqp)) {
 8000afe:	68a2      	ldr	r2, [r4, #8]
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8000b00:	69a1      	ldr	r1, [r4, #24]
  if (n > iqGetFullI(iqp)) {
 8000b02:	4296      	cmp	r6, r2
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8000b04:	6922      	ldr	r2, [r4, #16]
    n = iqGetFullI(iqp);
 8000b06:	bf8c      	ite	hi
 8000b08:	68a5      	ldrhi	r5, [r4, #8]
  if (n > iqGetFullI(iqp)) {
 8000b0a:	4635      	movls	r5, r6
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8000b0c:	eba2 0801 	sub.w	r8, r2, r1
  if (n < s1) {
 8000b10:	45a8      	cmp	r8, r5
 8000b12:	d840      	bhi.n	8000b96 <iqReadTimeout+0xba>
  else if (n > s1) {
 8000b14:	d32b      	bcc.n	8000b6e <iqReadTimeout+0x92>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8000b16:	462a      	mov	r2, r5
 8000b18:	4638      	mov	r0, r7
 8000b1a:	f005 fd09 	bl	8006530 <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 8000b1e:	68e2      	ldr	r2, [r4, #12]
 8000b20:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
 8000b22:	68a2      	ldr	r2, [r4, #8]
 8000b24:	1b52      	subs	r2, r2, r5
 8000b26:	60a2      	str	r2, [r4, #8]
    size_t done;

    done = iq_read(iqp, bp, n);
    if (done == (size_t)0) {
 8000b28:	b19d      	cbz	r5, 8000b52 <iqReadTimeout+0x76>
      }
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
 8000b2a:	f1b9 0f00 	cmp.w	r9, #0
 8000b2e:	d001      	beq.n	8000b34 <iqReadTimeout+0x58>
        nfy(iqp);
 8000b30:	4620      	mov	r0, r4
 8000b32:	47c8      	blx	r9
 8000b34:	f38b 8811 	msr	BASEPRI, fp
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 8000b38:	1b76      	subs	r6, r6, r5
      bp += done;
 8000b3a:	442f      	add	r7, r5
 8000b3c:	f38a 8811 	msr	BASEPRI, sl
  while (n > 0U) {
 8000b40:	2e00      	cmp	r6, #0
 8000b42:	d1dc      	bne.n	8000afe <iqReadTimeout+0x22>
  if (n > iqGetFullI(iqp)) {
 8000b44:	9803      	ldr	r0, [sp, #12]
 8000b46:	2300      	movs	r3, #0
 8000b48:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 8000b4c:	b005      	add	sp, #20
 8000b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b52:	9902      	ldr	r1, [sp, #8]
 8000b54:	4620      	mov	r0, r4
 8000b56:	f004 fcc1 	bl	80054dc <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 8000b5a:	2800      	cmp	r0, #0
 8000b5c:	d0cf      	beq.n	8000afe <iqReadTimeout+0x22>
 8000b5e:	9b03      	ldr	r3, [sp, #12]
 8000b60:	1b98      	subs	r0, r3, r6
 8000b62:	2300      	movs	r3, #0
 8000b64:	f383 8811 	msr	BASEPRI, r3
}
 8000b68:	b005      	add	sp, #20
 8000b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    s2 = n - s1;
 8000b6e:	eba5 0308 	sub.w	r3, r5, r8
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 8000b72:	4642      	mov	r2, r8
 8000b74:	4638      	mov	r0, r7
    s2 = n - s1;
 8000b76:	9301      	str	r3, [sp, #4]
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 8000b78:	f005 fcda 	bl	8006530 <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 8000b7c:	eb07 0008 	add.w	r0, r7, r8
 8000b80:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8000b84:	68e1      	ldr	r1, [r4, #12]
 8000b86:	4642      	mov	r2, r8
 8000b88:	f005 fcd2 	bl	8006530 <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8000b8c:	68e2      	ldr	r2, [r4, #12]
 8000b8e:	4643      	mov	r3, r8
 8000b90:	18d3      	adds	r3, r2, r3
 8000b92:	61a3      	str	r3, [r4, #24]
 8000b94:	e7c5      	b.n	8000b22 <iqReadTimeout+0x46>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8000b96:	462a      	mov	r2, r5
 8000b98:	4638      	mov	r0, r7
 8000b9a:	f005 fcc9 	bl	8006530 <memcpy>
    iqp->q_rdptr += n;
 8000b9e:	69a2      	ldr	r2, [r4, #24]
 8000ba0:	442a      	add	r2, r5
 8000ba2:	61a2      	str	r2, [r4, #24]
 8000ba4:	e7bd      	b.n	8000b22 <iqReadTimeout+0x46>
 8000ba6:	bf00      	nop

08000ba8 <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 8000ba8:	b430      	push	{r4, r5}
 8000baa:	9c02      	ldr	r4, [sp, #8]

  osalThreadQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
 8000bac:	6082      	str	r2, [r0, #8]
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
 8000bae:	188d      	adds	r5, r1, r2
  oqp->q_buffer  = bp;
 8000bb0:	e9c0 1503 	strd	r1, r5, [r0, #12]
  oqp->q_notify  = onfy;
  oqp->q_link    = link;
 8000bb4:	e9c0 3407 	strd	r3, r4, [r0, #28]
 8000bb8:	e9c0 0000 	strd	r0, r0, [r0]
  oqp->q_wrptr   = bp;
 8000bbc:	e9c0 1105 	strd	r1, r1, [r0, #20]
}
 8000bc0:	bc30      	pop	{r4, r5}
 8000bc2:	4770      	bx	lr

08000bc4 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8000bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bc6:	4604      	mov	r4, r0
 8000bc8:	460f      	mov	r7, r1
 8000bca:	4616      	mov	r6, r2
 8000bcc:	2320      	movs	r3, #32
 8000bce:	f383 8811 	msr	BASEPRI, r3
 8000bd2:	e003      	b.n	8000bdc <oqPutTimeout+0x18>
 8000bd4:	f004 fc82 	bl	80054dc <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 8000bd8:	2800      	cmp	r0, #0
 8000bda:	db18      	blt.n	8000c0e <oqPutTimeout+0x4a>
  while (oqIsFullI(oqp)) {
 8000bdc:	68a5      	ldr	r5, [r4, #8]
 8000bde:	4631      	mov	r1, r6
 8000be0:	4620      	mov	r0, r4
 8000be2:	2d00      	cmp	r5, #0
 8000be4:	d0f6      	beq.n	8000bd4 <oqPutTimeout+0x10>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 8000be6:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
 8000be8:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 8000bea:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
 8000bec:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 8000bee:	6161      	str	r1, [r4, #20]
  oqp->q_counter--;
 8000bf0:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 8000bf2:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 8000bf4:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8000bf8:	429a      	cmp	r2, r3
    oqp->q_wrptr = oqp->q_buffer;
 8000bfa:	bf24      	itt	cs
 8000bfc:	68e3      	ldrcs	r3, [r4, #12]
 8000bfe:	6163      	strcs	r3, [r4, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 8000c00:	69e3      	ldr	r3, [r4, #28]
 8000c02:	b103      	cbz	r3, 8000c06 <oqPutTimeout+0x42>
    oqp->q_notify(oqp);
 8000c04:	4798      	blx	r3
 8000c06:	2000      	movs	r0, #0
 8000c08:	f380 8811 	msr	BASEPRI, r0
  }

  osalSysUnlock();

  return MSG_OK;
}
 8000c0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c0e:	f385 8811 	msr	BASEPRI, r5
 8000c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000c14 <oqGetI>:
 * @return              The byte value from the queue.
 * @retval MSG_TIMEOUT  if the queue is empty.
 *
 * @iclass
 */
msg_t oqGetI(output_queue_t *oqp) {
 8000c14:	b538      	push	{r3, r4, r5, lr}

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 8000c16:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	d00f      	beq.n	8000c3e <oqGetI+0x2a>
    uint8_t b;

    oqp->q_counter++;
 8000c1e:	6882      	ldr	r2, [r0, #8]
    b = *oqp->q_rdptr++;
    if (oqp->q_rdptr >= oqp->q_top) {
 8000c20:	6905      	ldr	r5, [r0, #16]
    b = *oqp->q_rdptr++;
 8000c22:	1c59      	adds	r1, r3, #1
    oqp->q_counter++;
 8000c24:	3201      	adds	r2, #1
 8000c26:	6082      	str	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 8000c28:	6181      	str	r1, [r0, #24]
    if (oqp->q_rdptr >= oqp->q_top) {
 8000c2a:	42a9      	cmp	r1, r5
    b = *oqp->q_rdptr++;
 8000c2c:	781c      	ldrb	r4, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
 8000c2e:	d301      	bcc.n	8000c34 <oqGetI+0x20>
      oqp->q_rdptr = oqp->q_buffer;
 8000c30:	68c3      	ldr	r3, [r0, #12]
 8000c32:	6183      	str	r3, [r0, #24]
  chThdDequeueNextI(tqp, msg);
 8000c34:	2100      	movs	r1, #0
 8000c36:	f004 fc65 	bl	8005504 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);

    return (msg_t)b;
 8000c3a:	4620      	mov	r0, r4
  }

  return MSG_TIMEOUT;
}
 8000c3c:	bd38      	pop	{r3, r4, r5, pc}
  if (!oqIsEmptyI(oqp)) {
 8000c3e:	6882      	ldr	r2, [r0, #8]
 8000c40:	2a00      	cmp	r2, #0
 8000c42:	d0ec      	beq.n	8000c1e <oqGetI+0xa>
  return MSG_TIMEOUT;
 8000c44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8000c48:	bd38      	pop	{r3, r4, r5, pc}
 8000c4a:	bf00      	nop

08000c4c <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 8000c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c50:	b085      	sub	sp, #20
 8000c52:	e9cd 3202 	strd	r3, r2, [sp, #8]
  qnotify_t nfy = oqp->q_notify;
 8000c56:	f8d0 901c 	ldr.w	r9, [r0, #28]
 8000c5a:	f04f 0a20 	mov.w	sl, #32
 8000c5e:	f38a 8811 	msr	BASEPRI, sl

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 8000c62:	b33a      	cbz	r2, 8000cb4 <oqWriteTimeout+0x68>
 8000c64:	4604      	mov	r4, r0
 8000c66:	460f      	mov	r7, r1
 8000c68:	4616      	mov	r6, r2
 8000c6a:	f04f 0b00 	mov.w	fp, #0
  if (n > oqGetEmptyI(oqp)) {
 8000c6e:	68a2      	ldr	r2, [r4, #8]
 8000c70:	4296      	cmp	r6, r2
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8000c72:	e9d4 2004 	ldrd	r2, r0, [r4, #16]
    n = oqGetEmptyI(oqp);
 8000c76:	bf8c      	ite	hi
 8000c78:	68a5      	ldrhi	r5, [r4, #8]
  if (n > oqGetEmptyI(oqp)) {
 8000c7a:	4635      	movls	r5, r6
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8000c7c:	eba2 0800 	sub.w	r8, r2, r0
  if (n < s1) {
 8000c80:	45a8      	cmp	r8, r5
 8000c82:	d840      	bhi.n	8000d06 <oqWriteTimeout+0xba>
  else if (n > s1) {
 8000c84:	d32b      	bcc.n	8000cde <oqWriteTimeout+0x92>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8000c86:	462a      	mov	r2, r5
 8000c88:	4639      	mov	r1, r7
 8000c8a:	f005 fc51 	bl	8006530 <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8000c8e:	68e2      	ldr	r2, [r4, #12]
 8000c90:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
 8000c92:	68a2      	ldr	r2, [r4, #8]
 8000c94:	1b52      	subs	r2, r2, r5
 8000c96:	60a2      	str	r2, [r4, #8]
    size_t done;

    done = oq_write(oqp, bp, n);
    if (done == (size_t)0) {
 8000c98:	b19d      	cbz	r5, 8000cc2 <oqWriteTimeout+0x76>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 8000c9a:	f1b9 0f00 	cmp.w	r9, #0
 8000c9e:	d001      	beq.n	8000ca4 <oqWriteTimeout+0x58>
        nfy(oqp);
 8000ca0:	4620      	mov	r0, r4
 8000ca2:	47c8      	blx	r9
 8000ca4:	f38b 8811 	msr	BASEPRI, fp
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 8000ca8:	1b76      	subs	r6, r6, r5
      bp += done;
 8000caa:	442f      	add	r7, r5
 8000cac:	f38a 8811 	msr	BASEPRI, sl
  while (n > 0U) {
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d1dc      	bne.n	8000c6e <oqWriteTimeout+0x22>
  if (n > oqGetEmptyI(oqp)) {
 8000cb4:	9803      	ldr	r0, [sp, #12]
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 8000cbc:	b005      	add	sp, #20
 8000cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000cc2:	9902      	ldr	r1, [sp, #8]
 8000cc4:	4620      	mov	r0, r4
 8000cc6:	f004 fc09 	bl	80054dc <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 8000cca:	2800      	cmp	r0, #0
 8000ccc:	d0cf      	beq.n	8000c6e <oqWriteTimeout+0x22>
 8000cce:	9b03      	ldr	r3, [sp, #12]
 8000cd0:	1b98      	subs	r0, r3, r6
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	f383 8811 	msr	BASEPRI, r3
}
 8000cd8:	b005      	add	sp, #20
 8000cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    s2 = n - s1;
 8000cde:	eba5 0308 	sub.w	r3, r5, r8
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 8000ce2:	4642      	mov	r2, r8
 8000ce4:	4639      	mov	r1, r7
    s2 = n - s1;
 8000ce6:	9301      	str	r3, [sp, #4]
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 8000ce8:	f005 fc22 	bl	8006530 <memcpy>
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 8000cec:	eb07 0108 	add.w	r1, r7, r8
 8000cf0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8000cf4:	68e0      	ldr	r0, [r4, #12]
 8000cf6:	4642      	mov	r2, r8
 8000cf8:	f005 fc1a 	bl	8006530 <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 8000cfc:	68e2      	ldr	r2, [r4, #12]
 8000cfe:	4643      	mov	r3, r8
 8000d00:	18d3      	adds	r3, r2, r3
 8000d02:	6163      	str	r3, [r4, #20]
 8000d04:	e7c5      	b.n	8000c92 <oqWriteTimeout+0x46>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8000d06:	462a      	mov	r2, r5
 8000d08:	4639      	mov	r1, r7
 8000d0a:	f005 fc11 	bl	8006530 <memcpy>
    oqp->q_wrptr += n;
 8000d0e:	6962      	ldr	r2, [r4, #20]
 8000d10:	442a      	add	r2, r5
 8000d12:	6162      	str	r2, [r4, #20]
 8000d14:	e7bd      	b.n	8000c92 <oqWriteTimeout+0x46>
 8000d16:	bf00      	nop

08000d18 <adcInit>:
 *
 * @init
 */
void adcInit(void) {

  adc_lld_init();
 8000d18:	f001 b8e0 	b.w	8001edc <adc_lld_init>

08000d1c <adcObjectInit>:
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {

  adcp->state    = ADC_STOP;
  adcp->config   = NULL;
 8000d1c:	2300      	movs	r3, #0
  adcp->state    = ADC_STOP;
 8000d1e:	2201      	movs	r2, #1
 8000d20:	7002      	strb	r2, [r0, #0]
  adcp->samples  = NULL;
 8000d22:	e9c0 3301 	strd	r3, r3, [r0, #4]
  adcp->depth    = 0;
  adcp->grpp     = NULL;
 8000d26:	e9c0 3303 	strd	r3, r3, [r0, #12]
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 8000d2a:	6143      	str	r3, [r0, #20]
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 8000d2c:	3018      	adds	r0, #24
 8000d2e:	f004 bc4f 	b.w	80055d0 <chMtxObjectInit>
 8000d32:	bf00      	nop

08000d34 <canInit>:
 *
 * @init
 */
void canInit(void) {

  can_lld_init();
 8000d34:	f001 bace 	b.w	80022d4 <can_lld_init>

08000d38 <canObjectInit>:
 * @init
 */
void canObjectInit(CANDriver *canp) {

  canp->state       = CAN_STOP;
  canp->config      = NULL;
 8000d38:	2300      	movs	r3, #0
void canObjectInit(CANDriver *canp) {
 8000d3a:	b410      	push	{r4}
  osalThreadQueueObjectInit(&canp->txqueue);
 8000d3c:	f100 0108 	add.w	r1, r0, #8
  canp->state       = CAN_STOP;
 8000d40:	2401      	movs	r4, #1
  osalThreadQueueObjectInit(&canp->rxqueue);
 8000d42:	f100 0210 	add.w	r2, r0, #16
  canp->state       = CAN_STOP;
 8000d46:	7004      	strb	r4, [r0, #0]
 8000d48:	e9c0 1102 	strd	r1, r1, [r0, #8]
 8000d4c:	e9c0 2204 	strd	r2, r2, [r0, #16]
  canp->config      = NULL;
 8000d50:	6043      	str	r3, [r0, #4]
  osalEventObjectInit(&canp->sleep_event);
  osalEventObjectInit(&canp->wakeup_event);
#endif
#else /* CAN_ENFORCE_USE_CALLBACKS == TRUE */
  canp->rxfull_cb   = NULL;
  canp->txempty_cb  = NULL;
 8000d52:	e9c0 3306 	strd	r3, r3, [r0, #24]
  canp->error_cb    = NULL;
#if CAN_USE_SLEEP_MODE == TRUE
  canp->wakeup_cb   = NULL;
 8000d56:	e9c0 3308 	strd	r3, r3, [r0, #32]
#endif
#endif /* CAN_ENFORCE_USE_CALLBACKS == TRUE */
}
 8000d5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <i2cInit>:
 *
 * @init
 */
void i2cInit(void) {

  i2c_lld_init();
 8000d60:	f001 be4a 	b.w	80029f8 <i2c_lld_init>

08000d64 <icuInit>:
 *
 * @init
 */
void icuInit(void) {

  icu_lld_init();
 8000d64:	f003 baee 	b.w	8004344 <icu_lld_init>

08000d68 <icuObjectInit>:
 *
 * @init
 */
void icuObjectInit(ICUDriver *icup) {

  icup->state  = ICU_STOP;
 8000d68:	2201      	movs	r2, #1
  icup->config = NULL;
 8000d6a:	2300      	movs	r3, #0
  icup->state  = ICU_STOP;
 8000d6c:	7002      	strb	r2, [r0, #0]
  icup->config = NULL;
 8000d6e:	6043      	str	r3, [r0, #4]
}
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop

08000d74 <pwmInit>:
 *
 * @init
 */
void pwmInit(void) {

  pwm_lld_init();
 8000d74:	f003 bbc4 	b.w	8004500 <pwm_lld_init>

08000d78 <pwmObjectInit>:
 * @init
 */
void pwmObjectInit(PWMDriver *pwmp) {

  pwmp->state    = PWM_STOP;
  pwmp->config   = NULL;
 8000d78:	2300      	movs	r3, #0
  pwmp->state    = PWM_STOP;
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	7002      	strb	r2, [r0, #0]
  pwmp->config   = NULL;
 8000d7e:	6043      	str	r3, [r0, #4]
  pwmp->enabled  = 0;
 8000d80:	60c3      	str	r3, [r0, #12]
  pwmp->channels = 0;
 8000d82:	7403      	strb	r3, [r0, #16]
#if defined(PWM_DRIVER_EXT_INIT_HOOK)
  PWM_DRIVER_EXT_INIT_HOOK(pwmp);
#endif
}
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop

08000d88 <_readt>:
}

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8000d88:	300c      	adds	r0, #12
 8000d8a:	f7ff bea7 	b.w	8000adc <iqReadTimeout>
 8000d8e:	bf00      	nop

08000d90 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8000d90:	300c      	adds	r0, #12
 8000d92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d96:	f7ff bea1 	b.w	8000adc <iqReadTimeout>
 8000d9a:	bf00      	nop

08000d9c <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8000d9c:	3030      	adds	r0, #48	; 0x30
 8000d9e:	f7ff bf55 	b.w	8000c4c <oqWriteTimeout>
 8000da2:	bf00      	nop

08000da4 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8000da4:	3030      	adds	r0, #48	; 0x30
 8000da6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000daa:	f7ff bf4f 	b.w	8000c4c <oqWriteTimeout>
 8000dae:	bf00      	nop

08000db0 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8000db0:	300c      	adds	r0, #12
 8000db2:	f7ff be69 	b.w	8000a88 <iqGetTimeout>
 8000db6:	bf00      	nop

08000db8 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8000db8:	300c      	adds	r0, #12
 8000dba:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000dbe:	f7ff be63 	b.w	8000a88 <iqGetTimeout>
 8000dc2:	bf00      	nop

08000dc4 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8000dc4:	3030      	adds	r0, #48	; 0x30
 8000dc6:	f7ff befd 	b.w	8000bc4 <oqPutTimeout>
 8000dca:	bf00      	nop

08000dcc <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8000dcc:	3030      	adds	r0, #48	; 0x30
 8000dce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000dd2:	f7ff bef7 	b.w	8000bc4 <oqPutTimeout>
 8000dd6:	bf00      	nop

08000dd8 <_ctl>:
 8000dd8:	2000      	movs	r0, #0
 8000dda:	4770      	bx	lr

08000ddc <sdInit>:
 *
 * @init
 */
void sdInit(void) {

  sd_lld_init();
 8000ddc:	f003 bc76 	b.w	80046cc <sd_lld_init>

08000de0 <sdObjectInit>:
 * @init
 */
#if !defined(SERIAL_ADVANCED_BUFFERING_SUPPORT) ||                          \
    (SERIAL_ADVANCED_BUFFERING_SUPPORT == FALSE) ||                         \
    defined(__DOXYGEN__)
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {
 8000de0:	b570      	push	{r4, r5, r6, lr}

  sdp->vmt = &vmt;
 8000de2:	4b0e      	ldr	r3, [pc, #56]	; (8000e1c <sdObjectInit+0x3c>)
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {
 8000de4:	4604      	mov	r4, r0
 8000de6:	b082      	sub	sp, #8
  sdp->vmt = &vmt;
 8000de8:	f840 3b04 	str.w	r3, [r0], #4
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 8000dec:	2601      	movs	r6, #1
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
 8000dee:	9400      	str	r4, [sp, #0]
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {
 8000df0:	4615      	mov	r5, r2
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
 8000df2:	460b      	mov	r3, r1
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
 8000df4:	6060      	str	r0, [r4, #4]
 8000df6:	f104 0154 	add.w	r1, r4, #84	; 0x54
 8000dfa:	f104 000c 	add.w	r0, r4, #12
  sdp->state = SD_STOP;
 8000dfe:	7226      	strb	r6, [r4, #8]
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
 8000e00:	2210      	movs	r2, #16
 8000e02:	f7ff fe15 	bl	8000a30 <iqObjectInit>
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
 8000e06:	9400      	str	r4, [sp, #0]
 8000e08:	462b      	mov	r3, r5
 8000e0a:	f104 0164 	add.w	r1, r4, #100	; 0x64
 8000e0e:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8000e12:	2210      	movs	r2, #16
 8000e14:	f7ff fec8 	bl	8000ba8 <oqObjectInit>
}
 8000e18:	b002      	add	sp, #8
 8000e1a:	bd70      	pop	{r4, r5, r6, pc}
 8000e1c:	080065e8 	.word	0x080065e8

08000e20 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8000e20:	b538      	push	{r3, r4, r5, lr}

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8000e22:	6943      	ldr	r3, [r0, #20]
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8000e24:	4604      	mov	r4, r0
 8000e26:	460d      	mov	r5, r1
  if (iqIsEmptyI(&sdp->iqueue))
 8000e28:	b13b      	cbz	r3, 8000e3a <sdIncomingDataI+0x1a>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8000e2a:	4629      	mov	r1, r5
 8000e2c:	f104 000c 	add.w	r0, r4, #12
 8000e30:	f7ff fe0e 	bl	8000a50 <iqPutI>
 8000e34:	2800      	cmp	r0, #0
 8000e36:	db0b      	blt.n	8000e50 <sdIncomingDataI+0x30>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
}
 8000e38:	bd38      	pop	{r3, r4, r5, pc}
  chEvtBroadcastFlagsI(esp, flags);
 8000e3a:	2104      	movs	r1, #4
 8000e3c:	4408      	add	r0, r1
 8000e3e:	f004 fc79 	bl	8005734 <chEvtBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8000e42:	4629      	mov	r1, r5
 8000e44:	f104 000c 	add.w	r0, r4, #12
 8000e48:	f7ff fe02 	bl	8000a50 <iqPutI>
 8000e4c:	2800      	cmp	r0, #0
 8000e4e:	daf3      	bge.n	8000e38 <sdIncomingDataI+0x18>
 8000e50:	1d20      	adds	r0, r4, #4
 8000e52:	f44f 6180 	mov.w	r1, #1024	; 0x400
}
 8000e56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000e5a:	f004 bc6b 	b.w	8005734 <chEvtBroadcastFlagsI>
 8000e5e:	bf00      	nop

08000e60 <obnotify>:
/**
 * @brief   Notification of filled buffer inserted into the output buffers queue.
 *
 * @param[in] bqp       the buffers queue pointer.
 */
static void obnotify(io_buffers_queue_t *bqp) {
 8000e60:	b510      	push	{r4, lr}
  size_t n;
  SerialUSBDriver *sdup = bqGetLinkX(bqp);
 8000e62:	6b44      	ldr	r4, [r0, #52]	; 0x34

  /* If the USB driver is not in the appropriate state then transactions
     must not be started.*/
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 8000e64:	f8d4 248c 	ldr.w	r2, [r4, #1164]	; 0x48c
 8000e68:	6813      	ldr	r3, [r2, #0]
 8000e6a:	7819      	ldrb	r1, [r3, #0]
 8000e6c:	2904      	cmp	r1, #4
static void obnotify(io_buffers_queue_t *bqp) {
 8000e6e:	b082      	sub	sp, #8
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 8000e70:	d001      	beq.n	8000e76 <obnotify+0x16>
       callback is invoked when one has been inserted.*/
    uint8_t *buf = obqGetFullBufferI(&sdup->obqueue, &n);
    osalDbgAssert(buf != NULL, "buffer not found");
    usbStartTransmitI(sdup->config->usbp, sdup->config->bulk_in, buf, n);
  }
}
 8000e72:	b002      	add	sp, #8
 8000e74:	bd10      	pop	{r4, pc}
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 8000e76:	7a21      	ldrb	r1, [r4, #8]
 8000e78:	2902      	cmp	r1, #2
 8000e7a:	d1fa      	bne.n	8000e72 <obnotify+0x12>
  if (!usbGetTransmitStatusI(sdup->config->usbp, sdup->config->bulk_in)) {
 8000e7c:	7911      	ldrb	r1, [r2, #4]
 8000e7e:	891a      	ldrh	r2, [r3, #8]
 8000e80:	2301      	movs	r3, #1
 8000e82:	408b      	lsls	r3, r1
 8000e84:	4213      	tst	r3, r2
 8000e86:	d1f4      	bne.n	8000e72 <obnotify+0x12>
    uint8_t *buf = obqGetFullBufferI(&sdup->obqueue, &n);
 8000e88:	a901      	add	r1, sp, #4
 8000e8a:	f104 0044 	add.w	r0, r4, #68	; 0x44
 8000e8e:	f7ff fcd5 	bl	800083c <obqGetFullBufferI>
    usbStartTransmitI(sdup->config->usbp, sdup->config->bulk_in, buf, n);
 8000e92:	f8d4 448c 	ldr.w	r4, [r4, #1164]	; 0x48c
 8000e96:	9b01      	ldr	r3, [sp, #4]
 8000e98:	7921      	ldrb	r1, [r4, #4]
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	6820      	ldr	r0, [r4, #0]
 8000e9e:	f000 fa3b 	bl	8001318 <usbStartTransmitI>
 8000ea2:	e7e6      	b.n	8000e72 <obnotify+0x12>

08000ea4 <_readt>:
  return ibqReadTimeout(&((SerialUSBDriver *)ip)->ibqueue, bp, n, timeout);
 8000ea4:	300c      	adds	r0, #12
 8000ea6:	f7ff bc2f 	b.w	8000708 <ibqReadTimeout>
 8000eaa:	bf00      	nop

08000eac <_read>:
  return ibqReadTimeout(&((SerialUSBDriver *)ip)->ibqueue, bp,
 8000eac:	300c      	adds	r0, #12
 8000eae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000eb2:	f7ff bc29 	b.w	8000708 <ibqReadTimeout>
 8000eb6:	bf00      	nop

08000eb8 <_writet>:
  return obqWriteTimeout(&((SerialUSBDriver *)ip)->obqueue, bp, n, timeout);
 8000eb8:	3044      	adds	r0, #68	; 0x44
 8000eba:	f7ff bd23 	b.w	8000904 <obqWriteTimeout>
 8000ebe:	bf00      	nop

08000ec0 <_write>:
  return obqWriteTimeout(&((SerialUSBDriver *)ip)->obqueue, bp,
 8000ec0:	3044      	adds	r0, #68	; 0x44
 8000ec2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ec6:	f7ff bd1d 	b.w	8000904 <obqWriteTimeout>
 8000eca:	bf00      	nop

08000ecc <_gett>:
  return ibqGetTimeout(&((SerialUSBDriver *)ip)->ibqueue, timeout);
 8000ecc:	300c      	adds	r0, #12
 8000ece:	f7ff bbdf 	b.w	8000690 <ibqGetTimeout>
 8000ed2:	bf00      	nop

08000ed4 <_get>:
  return ibqGetTimeout(&((SerialUSBDriver *)ip)->ibqueue, TIME_INFINITE);
 8000ed4:	300c      	adds	r0, #12
 8000ed6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000eda:	f7ff bbd9 	b.w	8000690 <ibqGetTimeout>
 8000ede:	bf00      	nop

08000ee0 <_putt>:
  return obqPutTimeout(&((SerialUSBDriver *)ip)->obqueue, b, timeout);
 8000ee0:	3044      	adds	r0, #68	; 0x44
 8000ee2:	f7ff bccd 	b.w	8000880 <obqPutTimeout>
 8000ee6:	bf00      	nop

08000ee8 <_put>:
  return obqPutTimeout(&((SerialUSBDriver *)ip)->obqueue, b, TIME_INFINITE);
 8000ee8:	3044      	adds	r0, #68	; 0x44
 8000eea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000eee:	f7ff bcc7 	b.w	8000880 <obqPutTimeout>
 8000ef2:	bf00      	nop

08000ef4 <_ctl>:
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	4770      	bx	lr

08000ef8 <ibnotify>:
static void ibnotify(io_buffers_queue_t *bqp) {
 8000ef8:	b510      	push	{r4, lr}
  SerialUSBDriver *sdup = bqGetLinkX(bqp);
 8000efa:	6b44      	ldr	r4, [r0, #52]	; 0x34
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 8000efc:	f8d4 248c 	ldr.w	r2, [r4, #1164]	; 0x48c
 8000f00:	6813      	ldr	r3, [r2, #0]
 8000f02:	7819      	ldrb	r1, [r3, #0]
 8000f04:	2904      	cmp	r1, #4
 8000f06:	d000      	beq.n	8000f0a <ibnotify+0x12>
}
 8000f08:	bd10      	pop	{r4, pc}
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 8000f0a:	7a21      	ldrb	r1, [r4, #8]
 8000f0c:	2902      	cmp	r1, #2
 8000f0e:	d1fb      	bne.n	8000f08 <ibnotify+0x10>
  if (usbGetReceiveStatusI(sdup->config->usbp, sdup->config->bulk_in)) {
 8000f10:	7911      	ldrb	r1, [r2, #4]
 8000f12:	895a      	ldrh	r2, [r3, #10]
 8000f14:	2301      	movs	r3, #1
 8000f16:	408b      	lsls	r3, r1
 8000f18:	4213      	tst	r3, r2
 8000f1a:	d1f5      	bne.n	8000f08 <ibnotify+0x10>
  buf = ibqGetEmptyBufferI(&sdup->ibqueue);
 8000f1c:	f104 000c 	add.w	r0, r4, #12
 8000f20:	f7ff fb94 	bl	800064c <ibqGetEmptyBufferI>
  if (buf == NULL) {
 8000f24:	2800      	cmp	r0, #0
 8000f26:	d0ef      	beq.n	8000f08 <ibnotify+0x10>
  usbStartReceiveI(sdup->config->usbp, sdup->config->bulk_out,
 8000f28:	f8d4 348c 	ldr.w	r3, [r4, #1164]	; 0x48c
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	7959      	ldrb	r1, [r3, #5]
 8000f30:	6818      	ldr	r0, [r3, #0]
}
 8000f32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  usbStartReceiveI(sdup->config->usbp, sdup->config->bulk_out,
 8000f36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f3a:	f000 b9d9 	b.w	80012f0 <usbStartReceiveI>
 8000f3e:	bf00      	nop

08000f40 <sduInit>:
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void sduInit(void) {
}
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <sduObjectInit>:
 *
 * @param[out] sdup     pointer to a @p SerialUSBDriver structure
 *
 * @init
 */
void sduObjectInit(SerialUSBDriver *sdup) {
 8000f44:	b5f0      	push	{r4, r5, r6, r7, lr}

  sdup->vmt = &vmt;
 8000f46:	4603      	mov	r3, r0
 8000f48:	4a11      	ldr	r2, [pc, #68]	; (8000f90 <sduObjectInit+0x4c>)
 8000f4a:	f843 2b04 	str.w	r2, [r3], #4
void sduObjectInit(SerialUSBDriver *sdup) {
 8000f4e:	b085      	sub	sp, #20
  osalEventObjectInit(&sdup->event);
  sdup->state = SDU_STOP;
  ibqObjectInit(&sdup->ibqueue, true, sdup->ib,
 8000f50:	4f10      	ldr	r7, [pc, #64]	; (8000f94 <sduObjectInit+0x50>)
 8000f52:	9002      	str	r0, [sp, #8]
  sdup->state = SDU_STOP;
 8000f54:	2501      	movs	r5, #1
  ibqObjectInit(&sdup->ibqueue, true, sdup->ib,
 8000f56:	2602      	movs	r6, #2
void sduObjectInit(SerialUSBDriver *sdup) {
 8000f58:	4604      	mov	r4, r0
 8000f5a:	6043      	str	r3, [r0, #4]
  sdup->state = SDU_STOP;
 8000f5c:	7205      	strb	r5, [r0, #8]
  ibqObjectInit(&sdup->ibqueue, true, sdup->ib,
 8000f5e:	f100 027c 	add.w	r2, r0, #124	; 0x7c
 8000f62:	4629      	mov	r1, r5
 8000f64:	300c      	adds	r0, #12
 8000f66:	e9cd 6700 	strd	r6, r7, [sp]
 8000f6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f6e:	f7ff fb49 	bl	8000604 <ibqObjectInit>
                SERIAL_USB_BUFFERS_SIZE, SERIAL_USB_BUFFERS_NUMBER,
                ibnotify, sdup);
  obqObjectInit(&sdup->obqueue, true, sdup->ob,
 8000f72:	4b09      	ldr	r3, [pc, #36]	; (8000f98 <sduObjectInit+0x54>)
 8000f74:	9301      	str	r3, [sp, #4]
 8000f76:	9402      	str	r4, [sp, #8]
 8000f78:	9600      	str	r6, [sp, #0]
 8000f7a:	4629      	mov	r1, r5
 8000f7c:	f504 7221 	add.w	r2, r4, #644	; 0x284
 8000f80:	f104 0044 	add.w	r0, r4, #68	; 0x44
 8000f84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f88:	f7ff fc30 	bl	80007ec <obqObjectInit>
                SERIAL_USB_BUFFERS_SIZE, SERIAL_USB_BUFFERS_NUMBER,
                obnotify, sdup);
}
 8000f8c:	b005      	add	sp, #20
 8000f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f90:	08006610 	.word	0x08006610
 8000f94:	08000ef9 	.word	0x08000ef9
 8000f98:	08000e61 	.word	0x08000e61

08000f9c <sduStart>:
 * @param[in] config    the serial over USB driver configuration
 *
 * @api
 */
void sduStart(SerialUSBDriver *sdup, const SerialUSBConfig *config) {
  USBDriver *usbp = config->usbp;
 8000f9c:	680b      	ldr	r3, [r1, #0]
 8000f9e:	2220      	movs	r2, #32
 8000fa0:	f382 8811 	msr	BASEPRI, r2
  osalDbgCheck(sdup != NULL);

  osalSysLock();
  osalDbgAssert((sdup->state == SDU_STOP) || (sdup->state == SDU_READY),
                "invalid state");
  usbp->in_params[config->bulk_in - 1U]   = sdup;
 8000fa4:	790a      	ldrb	r2, [r1, #4]
 8000fa6:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8000faa:	6190      	str	r0, [r2, #24]
  usbp->out_params[config->bulk_out - 1U] = sdup;
 8000fac:	794a      	ldrb	r2, [r1, #5]
 8000fae:	3209      	adds	r2, #9
 8000fb0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  if (config->int_in > 0U) {
 8000fb4:	798a      	ldrb	r2, [r1, #6]
 8000fb6:	b112      	cbz	r2, 8000fbe <sduStart+0x22>
    usbp->in_params[config->int_in - 1U]  = sdup;
 8000fb8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8000fbc:	6198      	str	r0, [r3, #24]
  }
  sdup->config = config;
  sdup->state = SDU_READY;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	7203      	strb	r3, [r0, #8]
  sdup->config = config;
 8000fc2:	f8c0 148c 	str.w	r1, [r0, #1164]	; 0x48c
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	f383 8811 	msr	BASEPRI, r3
  osalSysUnlock();
}
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop

08000fd0 <sduSuspendHookI>:
 *
 * @param[in] sdup      pointer to a @p SerialUSBDriver object
 *
 * @iclass
 */
void sduSuspendHookI(SerialUSBDriver *sdup) {
 8000fd0:	b538      	push	{r3, r4, r5, lr}

  /* Avoiding events spam.*/
  if(bqIsSuspendedX(&sdup->ibqueue) && bqIsSuspendedX(&sdup->obqueue)) {
 8000fd2:	7d03      	ldrb	r3, [r0, #20]
 8000fd4:	b113      	cbz	r3, 8000fdc <sduSuspendHookI+0xc>
 8000fd6:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 8000fda:	b9b3      	cbnz	r3, 800100a <sduSuspendHookI+0x3a>
 8000fdc:	4604      	mov	r4, r0
    return;
  }
  chnAddFlagsI(sdup, CHN_DISCONNECTED);
  bqSuspendI(&sdup->ibqueue);
 8000fde:	2501      	movs	r5, #1
 8000fe0:	2102      	movs	r1, #2
 8000fe2:	3004      	adds	r0, #4
 8000fe4:	f004 fba6 	bl	8005734 <chEvtBroadcastFlagsI>
  chThdDequeueAllI(tqp, msg);
 8000fe8:	f104 000c 	add.w	r0, r4, #12
 8000fec:	7525      	strb	r5, [r4, #20]
 8000fee:	f06f 0101 	mvn.w	r1, #1
 8000ff2:	f004 fa97 	bl	8005524 <chThdDequeueAllI>
  bqSuspendI(&sdup->obqueue);
 8000ff6:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
 8000ffa:	f104 0044 	add.w	r0, r4, #68	; 0x44
 8000ffe:	f06f 0101 	mvn.w	r1, #1
}
 8001002:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001006:	f004 ba8d 	b.w	8005524 <chThdDequeueAllI>
 800100a:	bd38      	pop	{r3, r4, r5, pc}

0800100c <sduWakeupHookI>:
 *
 * @param[in] sdup      pointer to a @p SerialUSBDriver object
 *
 * @iclass
 */
void sduWakeupHookI(SerialUSBDriver *sdup) {
 800100c:	b510      	push	{r4, lr}
  chEvtBroadcastFlagsI(esp, flags);
 800100e:	2101      	movs	r1, #1
 8001010:	4604      	mov	r4, r0
 8001012:	3004      	adds	r0, #4
 8001014:	f004 fb8e 	bl	8005734 <chEvtBroadcastFlagsI>

  chnAddFlagsI(sdup, CHN_CONNECTED);
  bqResumeX(&sdup->ibqueue);
 8001018:	2300      	movs	r3, #0
 800101a:	7523      	strb	r3, [r4, #20]
  bqResumeX(&sdup->obqueue);
 800101c:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
}
 8001020:	bd10      	pop	{r4, pc}
 8001022:	bf00      	nop

08001024 <sduConfigureHookI>:
 *
 * @param[in] sdup      pointer to a @p SerialUSBDriver object
 *
 * @iclass
 */
void sduConfigureHookI(SerialUSBDriver *sdup) {
 8001024:	b570      	push	{r4, r5, r6, lr}
 8001026:	4604      	mov	r4, r0

  ibqResetI(&sdup->ibqueue);
 8001028:	f100 060c 	add.w	r6, r0, #12
 800102c:	4630      	mov	r0, r6
  bqResumeX(&sdup->ibqueue);
 800102e:	2500      	movs	r5, #0
  ibqResetI(&sdup->ibqueue);
 8001030:	f7ff fb00 	bl	8000634 <ibqResetI>
  obqResetI(&sdup->obqueue);
 8001034:	f104 0044 	add.w	r0, r4, #68	; 0x44
  bqResumeX(&sdup->ibqueue);
 8001038:	7525      	strb	r5, [r4, #20]
  obqResetI(&sdup->obqueue);
 800103a:	f7ff fbef 	bl	800081c <obqResetI>
 800103e:	2101      	movs	r1, #1
  bqResumeX(&sdup->obqueue);
 8001040:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
 8001044:	1d20      	adds	r0, r4, #4
 8001046:	f004 fb75 	bl	8005734 <chEvtBroadcastFlagsI>
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 800104a:	f8d4 248c 	ldr.w	r2, [r4, #1164]	; 0x48c
 800104e:	6813      	ldr	r3, [r2, #0]
 8001050:	7819      	ldrb	r1, [r3, #0]
 8001052:	2904      	cmp	r1, #4
 8001054:	d000      	beq.n	8001058 <sduConfigureHookI+0x34>
  chnAddFlagsI(sdup, CHN_CONNECTED);
  (void) sdu_start_receive(sdup);
}
 8001056:	bd70      	pop	{r4, r5, r6, pc}
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 8001058:	7a21      	ldrb	r1, [r4, #8]
 800105a:	2902      	cmp	r1, #2
 800105c:	d1fb      	bne.n	8001056 <sduConfigureHookI+0x32>
  if (usbGetReceiveStatusI(sdup->config->usbp, sdup->config->bulk_in)) {
 800105e:	7911      	ldrb	r1, [r2, #4]
 8001060:	895a      	ldrh	r2, [r3, #10]
 8001062:	2301      	movs	r3, #1
 8001064:	408b      	lsls	r3, r1
 8001066:	4213      	tst	r3, r2
 8001068:	d1f5      	bne.n	8001056 <sduConfigureHookI+0x32>
  buf = ibqGetEmptyBufferI(&sdup->ibqueue);
 800106a:	4630      	mov	r0, r6
 800106c:	f7ff faee 	bl	800064c <ibqGetEmptyBufferI>
  if (buf == NULL) {
 8001070:	2800      	cmp	r0, #0
 8001072:	d0f0      	beq.n	8001056 <sduConfigureHookI+0x32>
  usbStartReceiveI(sdup->config->usbp, sdup->config->bulk_out,
 8001074:	f8d4 348c 	ldr.w	r3, [r4, #1164]	; 0x48c
 8001078:	4602      	mov	r2, r0
 800107a:	7959      	ldrb	r1, [r3, #5]
 800107c:	6818      	ldr	r0, [r3, #0]
}
 800107e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  usbStartReceiveI(sdup->config->usbp, sdup->config->bulk_out,
 8001082:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001086:	f000 b933 	b.w	80012f0 <usbStartReceiveI>
 800108a:	bf00      	nop

0800108c <sduRequestsHook>:
 * @retval true         Message handled internally.
 * @retval false        Message not handled.
 */
bool sduRequestsHook(USBDriver *usbp) {

  if ((usbp->setup[0] & USB_RTYPE_TYPE_MASK) == USB_RTYPE_TYPE_CLASS) {
 800108c:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8001090:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8001094:	2b20      	cmp	r3, #32
 8001096:	d001      	beq.n	800109c <sduRequestsHook+0x10>
    case CDC_SET_CONTROL_LINE_STATE:
      /* Nothing to do, there are no control lines.*/
      usbSetupTransfer(usbp, NULL, 0, NULL);
      return true;
    default:
      return false;
 8001098:	2000      	movs	r0, #0
    }
  }
  return false;
}
 800109a:	4770      	bx	lr
    switch (usbp->setup[1]) {
 800109c:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 80010a0:	2b20      	cmp	r3, #32
 80010a2:	d3f9      	bcc.n	8001098 <sduRequestsHook+0xc>
 80010a4:	2b21      	cmp	r3, #33	; 0x21
 80010a6:	d807      	bhi.n	80010b8 <sduRequestsHook+0x2c>
      usbSetupTransfer(usbp, (uint8_t *)&linecoding, sizeof(linecoding), NULL);
 80010a8:	4b07      	ldr	r3, [pc, #28]	; (80010c8 <sduRequestsHook+0x3c>)
 80010aa:	6383      	str	r3, [r0, #56]	; 0x38
 80010ac:	2207      	movs	r2, #7
 80010ae:	2300      	movs	r3, #0
 80010b0:	e9c0 230f 	strd	r2, r3, [r0, #60]	; 0x3c
      return true;
 80010b4:	2001      	movs	r0, #1
 80010b6:	4770      	bx	lr
    switch (usbp->setup[1]) {
 80010b8:	2b22      	cmp	r3, #34	; 0x22
 80010ba:	d1ed      	bne.n	8001098 <sduRequestsHook+0xc>
      usbSetupTransfer(usbp, NULL, 0, NULL);
 80010bc:	2300      	movs	r3, #0
 80010be:	e9c0 330e 	strd	r3, r3, [r0, #56]	; 0x38
 80010c2:	6403      	str	r3, [r0, #64]	; 0x40
      return true;
 80010c4:	2001      	movs	r0, #1
 80010c6:	4770      	bx	lr
 80010c8:	20000800 	.word	0x20000800

080010cc <sduSOFHookI>:
 */
void sduSOFHookI(SerialUSBDriver *sdup) {

  /* If the USB driver is not in the appropriate state then transactions
     must not be started.*/
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 80010cc:	f8d0 248c 	ldr.w	r2, [r0, #1164]	; 0x48c
 80010d0:	6813      	ldr	r3, [r2, #0]
 80010d2:	7819      	ldrb	r1, [r3, #0]
 80010d4:	2904      	cmp	r1, #4
 80010d6:	d000      	beq.n	80010da <sduSOFHookI+0xe>
 80010d8:	4770      	bx	lr
 80010da:	7a01      	ldrb	r1, [r0, #8]
 80010dc:	2902      	cmp	r1, #2
 80010de:	d1fb      	bne.n	80010d8 <sduSOFHookI+0xc>
    return;
  }

  /* If there is already a transaction ongoing then another one cannot be
     started.*/
  if (usbGetTransmitStatusI(sdup->config->usbp, sdup->config->bulk_in)) {
 80010e0:	7911      	ldrb	r1, [r2, #4]
 80010e2:	891a      	ldrh	r2, [r3, #8]
 80010e4:	2301      	movs	r3, #1
 80010e6:	408b      	lsls	r3, r1
 80010e8:	4213      	tst	r3, r2
 80010ea:	d1f5      	bne.n	80010d8 <sduSOFHookI+0xc>
void sduSOFHookI(SerialUSBDriver *sdup) {
 80010ec:	b530      	push	{r4, r5, lr}
    return;
  }

  /* Checking if there only a buffer partially filled, if so then it is
     enforced in the queue and transmitted.*/
  if (obqTryFlushI(&sdup->obqueue)) {
 80010ee:	f100 0544 	add.w	r5, r0, #68	; 0x44
void sduSOFHookI(SerialUSBDriver *sdup) {
 80010f2:	b083      	sub	sp, #12
 80010f4:	4604      	mov	r4, r0
  if (obqTryFlushI(&sdup->obqueue)) {
 80010f6:	4628      	mov	r0, r5
 80010f8:	f7ff fc76 	bl	80009e8 <obqTryFlushI>
 80010fc:	b908      	cbnz	r0, 8001102 <sduSOFHookI+0x36>

    osalDbgAssert(buf != NULL, "queue is empty");

    usbStartTransmitI(sdup->config->usbp, sdup->config->bulk_in, buf, n);
  }
}
 80010fe:	b003      	add	sp, #12
 8001100:	bd30      	pop	{r4, r5, pc}
    uint8_t *buf = obqGetFullBufferI(&sdup->obqueue, &n);
 8001102:	a901      	add	r1, sp, #4
 8001104:	4628      	mov	r0, r5
 8001106:	f7ff fb99 	bl	800083c <obqGetFullBufferI>
    usbStartTransmitI(sdup->config->usbp, sdup->config->bulk_in, buf, n);
 800110a:	f8d4 448c 	ldr.w	r4, [r4, #1164]	; 0x48c
 800110e:	9b01      	ldr	r3, [sp, #4]
 8001110:	7921      	ldrb	r1, [r4, #4]
 8001112:	4602      	mov	r2, r0
 8001114:	6820      	ldr	r0, [r4, #0]
 8001116:	f000 f8ff 	bl	8001318 <usbStartTransmitI>
 800111a:	e7f0      	b.n	80010fe <sduSOFHookI+0x32>

0800111c <sduDataTransmitted>:
 *          data endpoint.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        IN endpoint number
 */
void sduDataTransmitted(USBDriver *usbp, usbep_t ep) {
 800111c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t *buf;
  size_t n;
  SerialUSBDriver *sdup = usbp->in_params[ep - 1U];
 800111e:	eb00 0381 	add.w	r3, r0, r1, lsl #2
void sduDataTransmitted(USBDriver *usbp, usbep_t ep) {
 8001122:	b083      	sub	sp, #12
  SerialUSBDriver *sdup = usbp->in_params[ep - 1U];
 8001124:	699c      	ldr	r4, [r3, #24]

  if (sdup == NULL) {
 8001126:	b1ec      	cbz	r4, 8001164 <sduDataTransmitted+0x48>
 8001128:	460e      	mov	r6, r1
 800112a:	4605      	mov	r5, r0
 800112c:	2320      	movs	r3, #32
 800112e:	f383 8811 	msr	BASEPRI, r3
 8001132:	eb00 0781 	add.w	r7, r0, r1, lsl #2
 8001136:	1d20      	adds	r0, r4, #4
 8001138:	2108      	movs	r1, #8
 800113a:	f004 fafb 	bl	8005734 <chEvtBroadcastFlagsI>

  /* Signaling that space is available in the output queue.*/
  chnAddFlagsI(sdup, CHN_OUTPUT_EMPTY);

  /* Freeing the buffer just transmitted, if it was not a zero size packet.*/
  if (usbp->epc[ep]->in_state->txsize > 0U) {
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	695b      	ldr	r3, [r3, #20]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	3444      	adds	r4, #68	; 0x44
 8001146:	b9fb      	cbnz	r3, 8001188 <sduDataTransmitted+0x6c>
    obqReleaseEmptyBufferI(&sdup->obqueue);
  }

  /* Checking if there is a buffer ready for transmission.*/
  buf = obqGetFullBufferI(&sdup->obqueue, &n);
 8001148:	4620      	mov	r0, r4
 800114a:	a901      	add	r1, sp, #4
 800114c:	f7ff fb76 	bl	800083c <obqGetFullBufferI>

  if (buf != NULL) {
 8001150:	b150      	cbz	r0, 8001168 <sduDataTransmitted+0x4c>
    /* The endpoint cannot be busy, we are in the context of the callback,
       so it is safe to transmit without a check.*/
    usbStartTransmitI(usbp, ep, buf, n);
 8001152:	4602      	mov	r2, r0
 8001154:	4631      	mov	r1, r6
 8001156:	4628      	mov	r0, r5
 8001158:	9b01      	ldr	r3, [sp, #4]
 800115a:	f000 f8dd 	bl	8001318 <usbStartTransmitI>
 800115e:	2300      	movs	r3, #0
 8001160:	f383 8811 	msr	BASEPRI, r3
  else {
    /* Nothing to transmit.*/
  }

  osalSysUnlockFromISR();
}
 8001164:	b003      	add	sp, #12
 8001166:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if ((usbp->epc[ep]->in_state->txsize > 0U) &&
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	695a      	ldr	r2, [r3, #20]
 800116c:	6812      	ldr	r2, [r2, #0]
 800116e:	2a00      	cmp	r2, #0
 8001170:	d0f5      	beq.n	800115e <sduDataTransmitted+0x42>
            ((size_t)usbp->epc[ep]->in_maxsize - 1U)) == 0U)) {
 8001172:	8a1b      	ldrh	r3, [r3, #16]
 8001174:	3b01      	subs	r3, #1
  else if ((usbp->epc[ep]->in_state->txsize > 0U) &&
 8001176:	4013      	ands	r3, r2
 8001178:	d1f1      	bne.n	800115e <sduDataTransmitted+0x42>
    usbStartTransmitI(usbp, ep, usbp->setup, 0);
 800117a:	4631      	mov	r1, r6
 800117c:	f105 0244 	add.w	r2, r5, #68	; 0x44
 8001180:	4628      	mov	r0, r5
 8001182:	f000 f8c9 	bl	8001318 <usbStartTransmitI>
 8001186:	e7ea      	b.n	800115e <sduDataTransmitted+0x42>
    obqReleaseEmptyBufferI(&sdup->obqueue);
 8001188:	4620      	mov	r0, r4
 800118a:	f7ff fb65 	bl	8000858 <obqReleaseEmptyBufferI>
  buf = obqGetFullBufferI(&sdup->obqueue, &n);
 800118e:	4620      	mov	r0, r4
 8001190:	a901      	add	r1, sp, #4
 8001192:	f7ff fb53 	bl	800083c <obqGetFullBufferI>
  if (buf != NULL) {
 8001196:	2800      	cmp	r0, #0
 8001198:	d1db      	bne.n	8001152 <sduDataTransmitted+0x36>
 800119a:	e7e5      	b.n	8001168 <sduDataTransmitted+0x4c>

0800119c <sduDataReceived>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        OUT endpoint number
 */
void sduDataReceived(USBDriver *usbp, usbep_t ep) {
  size_t size;
  SerialUSBDriver *sdup = usbp->out_params[ep - 1U];
 800119c:	3109      	adds	r1, #9
void sduDataReceived(USBDriver *usbp, usbep_t ep) {
 800119e:	b538      	push	{r3, r4, r5, lr}
  SerialUSBDriver *sdup = usbp->out_params[ep - 1U];
 80011a0:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]

  if (sdup == NULL) {
 80011a4:	b194      	cbz	r4, 80011cc <sduDataReceived+0x30>
 80011a6:	2320      	movs	r3, #32
 80011a8:	f383 8811 	msr	BASEPRI, r3
  }

  osalSysLockFromISR();

  /* Checking for zero-size transactions.*/
  size = usbGetReceiveTransactionSizeX(sdup->config->usbp,
 80011ac:	f8d4 248c 	ldr.w	r2, [r4, #1164]	; 0x48c
 80011b0:	6811      	ldr	r1, [r2, #0]
 80011b2:	7953      	ldrb	r3, [r2, #5]
 80011b4:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80011b8:	68db      	ldr	r3, [r3, #12]
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	685d      	ldr	r5, [r3, #4]
                                       sdup->config->bulk_out);
  if (size > (size_t)0) {
 80011be:	b9fd      	cbnz	r5, 8001200 <sduDataReceived+0x64>
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 80011c0:	780b      	ldrb	r3, [r1, #0]
 80011c2:	2b04      	cmp	r3, #4
 80011c4:	d003      	beq.n	80011ce <sduDataReceived+0x32>
 80011c6:	2300      	movs	r3, #0
 80011c8:	f383 8811 	msr	BASEPRI, r3
     so a packet is in the buffer for sure. Trying to get a free buffer
     for the next transaction.*/
  (void) sdu_start_receive(sdup);

  osalSysUnlockFromISR();
}
 80011cc:	bd38      	pop	{r3, r4, r5, pc}
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 80011ce:	7a23      	ldrb	r3, [r4, #8]
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d1f8      	bne.n	80011c6 <sduDataReceived+0x2a>
  if (usbGetReceiveStatusI(sdup->config->usbp, sdup->config->bulk_in)) {
 80011d4:	7910      	ldrb	r0, [r2, #4]
 80011d6:	894a      	ldrh	r2, [r1, #10]
 80011d8:	2301      	movs	r3, #1
 80011da:	4083      	lsls	r3, r0
 80011dc:	4213      	tst	r3, r2
 80011de:	d1f2      	bne.n	80011c6 <sduDataReceived+0x2a>
  buf = ibqGetEmptyBufferI(&sdup->ibqueue);
 80011e0:	f104 000c 	add.w	r0, r4, #12
 80011e4:	f7ff fa32 	bl	800064c <ibqGetEmptyBufferI>
  if (buf == NULL) {
 80011e8:	2800      	cmp	r0, #0
 80011ea:	d0ec      	beq.n	80011c6 <sduDataReceived+0x2a>
  usbStartReceiveI(sdup->config->usbp, sdup->config->bulk_out,
 80011ec:	f8d4 348c 	ldr.w	r3, [r4, #1164]	; 0x48c
 80011f0:	4602      	mov	r2, r0
 80011f2:	7959      	ldrb	r1, [r3, #5]
 80011f4:	6818      	ldr	r0, [r3, #0]
 80011f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011fa:	f000 f879 	bl	80012f0 <usbStartReceiveI>
 80011fe:	e7e2      	b.n	80011c6 <sduDataReceived+0x2a>
 8001200:	2104      	movs	r1, #4
 8001202:	1860      	adds	r0, r4, r1
 8001204:	f004 fa96 	bl	8005734 <chEvtBroadcastFlagsI>
    ibqPostFullBufferI(&sdup->ibqueue, size);
 8001208:	4629      	mov	r1, r5
 800120a:	f104 000c 	add.w	r0, r4, #12
 800120e:	f7ff fa29 	bl	8000664 <ibqPostFullBufferI>
 8001212:	f8d4 248c 	ldr.w	r2, [r4, #1164]	; 0x48c
 8001216:	6811      	ldr	r1, [r2, #0]
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 8001218:	780b      	ldrb	r3, [r1, #0]
 800121a:	2b04      	cmp	r3, #4
 800121c:	d1d3      	bne.n	80011c6 <sduDataReceived+0x2a>
 800121e:	e7d6      	b.n	80011ce <sduDataReceived+0x32>

08001220 <sduInterruptTransmitted>:
 */
void sduInterruptTransmitted(USBDriver *usbp, usbep_t ep) {

  (void)usbp;
  (void)ep;
}
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop

08001224 <spiInit>:
 *
 * @init
 */
void spiInit(void) {

  spi_lld_init();
 8001224:	f002 bed0 	b.w	8003fc8 <spi_lld_init>

08001228 <spiObjectInit>:
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {

  spip->state = SPI_STOP;
 8001228:	2201      	movs	r2, #1
  spip->config = NULL;
 800122a:	2300      	movs	r3, #0
  spip->state = SPI_STOP;
 800122c:	7002      	strb	r2, [r0, #0]
#if SPI_USE_WAIT == TRUE
  spip->thread = NULL;
 800122e:	e9c0 3301 	strd	r3, r3, [r0, #4]
  osalMutexObjectInit(&spip->mutex);
#endif
#if defined(SPI_DRIVER_EXT_INIT_HOOK)
  SPI_DRIVER_EXT_INIT_HOOK(spip);
#endif
}
 8001232:	4770      	bx	lr

08001234 <spiStart>:
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] config    pointer to the @p SPIConfig object
 *
 * @api
 */
void spiStart(SPIDriver *spip, const SPIConfig *config) {
 8001234:	b510      	push	{r4, lr}
 8001236:	2320      	movs	r3, #32
 8001238:	4604      	mov	r4, r0
 800123a:	f383 8811 	msr	BASEPRI, r3
  osalDbgCheck((spip != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
                "invalid state");
  spip->config = config;
 800123e:	6041      	str	r1, [r0, #4]
  spi_lld_start(spip);
 8001240:	f002 ff02 	bl	8004048 <spi_lld_start>
  spip->state = SPI_READY;
 8001244:	2302      	movs	r3, #2
 8001246:	7023      	strb	r3, [r4, #0]
 8001248:	2300      	movs	r3, #0
 800124a:	f383 8811 	msr	BASEPRI, r3
  osalSysUnlock();
}
 800124e:	bd10      	pop	{r4, pc}

08001250 <uartInit>:
 *
 * @init
 */
void uartInit(void) {

  uart_lld_init();
 8001250:	f003 bcde 	b.w	8004c10 <uart_lld_init>

08001254 <uartObjectInit>:
 * @init
 */
void uartObjectInit(UARTDriver *uartp) {

  uartp->state      = UART_STOP;
  uartp->txstate    = UART_TX_IDLE;
 8001254:	2300      	movs	r3, #0
  uartp->state      = UART_STOP;
 8001256:	2201      	movs	r2, #1
 8001258:	7002      	strb	r2, [r0, #0]
  uartp->txstate    = UART_TX_IDLE;
 800125a:	7043      	strb	r3, [r0, #1]
  uartp->rxstate    = UART_RX_IDLE;
 800125c:	7083      	strb	r3, [r0, #2]
  uartp->config     = NULL;
 800125e:	6043      	str	r3, [r0, #4]
#if UART_USE_WAIT == TRUE
  uartp->early      = false;
 8001260:	7203      	strb	r3, [r0, #8]
  uartp->threadrx   = NULL;
  uartp->threadtx   = NULL;
 8001262:	e9c0 3303 	strd	r3, r3, [r0, #12]

  /* Optional, user-defined initializer.*/
#if defined(UART_DRIVER_EXT_INIT_HOOK)
  UART_DRIVER_EXT_INIT_HOOK(uartp);
#endif
}
 8001266:	4770      	bx	lr

08001268 <uartStart>:
 * @param[in] uartp     pointer to the @p UARTDriver object
 * @param[in] config    pointer to the @p UARTConfig object
 *
 * @api
 */
void uartStart(UARTDriver *uartp, const UARTConfig *config) {
 8001268:	b510      	push	{r4, lr}
 800126a:	2320      	movs	r3, #32
 800126c:	4604      	mov	r4, r0
 800126e:	f383 8811 	msr	BASEPRI, r3

  osalSysLock();
  osalDbgAssert((uartp->state == UART_STOP) || (uartp->state == UART_READY),
                "invalid state");

  uartp->config = config;
 8001272:	6041      	str	r1, [r0, #4]
  uart_lld_start(uartp);
 8001274:	f003 fcfa 	bl	8004c6c <uart_lld_start>
  uartp->state = UART_READY;
 8001278:	2302      	movs	r3, #2
 800127a:	7023      	strb	r3, [r4, #0]
 800127c:	2300      	movs	r3, #0
 800127e:	f383 8811 	msr	BASEPRI, r3
  osalSysUnlock();
}
 8001282:	bd10      	pop	{r4, pc}

08001284 <usbInit>:
 *
 * @init
 */
void usbInit(void) {

  usb_lld_init();
 8001284:	f002 b92e 	b.w	80034e4 <usb_lld_init>

08001288 <usbObjectInit>:
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
 8001288:	2300      	movs	r3, #0
  usbp->state        = USB_STOP;
 800128a:	2201      	movs	r2, #1
 800128c:	7002      	strb	r2, [r0, #0]
  usbp->config       = NULL;
 800128e:	6043      	str	r3, [r0, #4]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 8001290:	61c3      	str	r3, [r0, #28]
    usbp->out_params[i] = NULL;
 8001292:	6283      	str	r3, [r0, #40]	; 0x28
    usbp->in_params[i]  = NULL;
 8001294:	6203      	str	r3, [r0, #32]
    usbp->out_params[i] = NULL;
 8001296:	62c3      	str	r3, [r0, #44]	; 0x2c
    usbp->in_params[i]  = NULL;
 8001298:	6243      	str	r3, [r0, #36]	; 0x24
    usbp->out_params[i] = NULL;
 800129a:	6303      	str	r3, [r0, #48]	; 0x30
  }
  usbp->transmitting = 0;
 800129c:	6083      	str	r3, [r0, #8]
  usbp->receiving    = 0;
}
 800129e:	4770      	bx	lr

080012a0 <usbStart>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] config    pointer to the @p USBConfig object
 *
 * @api
 */
void usbStart(USBDriver *usbp, const USBConfig *config) {
 80012a0:	b538      	push	{r3, r4, r5, lr}
 80012a2:	4604      	mov	r4, r0
 80012a4:	2320      	movs	r3, #32
 80012a6:	f383 8811 	msr	BASEPRI, r3
  osalSysLock();
  osalDbgAssert((usbp->state == USB_STOP) || (usbp->state == USB_READY),
                "invalid state");
  usbp->config = config;
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 80012aa:	2500      	movs	r5, #0
  usbp->config = config;
 80012ac:	6041      	str	r1, [r0, #4]
    usbp->epc[i] = NULL;
 80012ae:	e9c0 5503 	strd	r5, r5, [r0, #12]
 80012b2:	e9c0 5505 	strd	r5, r5, [r0, #20]
  }
  usb_lld_start(usbp);
 80012b6:	f002 f925 	bl	8003504 <usb_lld_start>
  usbp->state = USB_READY;
 80012ba:	2302      	movs	r3, #2
 80012bc:	7023      	strb	r3, [r4, #0]
 80012be:	f385 8811 	msr	BASEPRI, r5
  osalSysUnlock();
}
 80012c2:	bd38      	pop	{r3, r4, r5, pc}

080012c4 <usbInitEndpointI>:
 * @param[in] epcp      the endpoint configuration
 *
 * @iclass
 */
void usbInitEndpointI(USBDriver *usbp, usbep_t ep,
                      const USBEndpointConfig *epcp) {
 80012c4:	b410      	push	{r4}

  /* Logically enabling the endpoint in the USBDriver structure.*/
  usbp->epc[ep] = epcp;

  /* Clearing the state structures, custom fields as well.*/
  if (epcp->in_state != NULL) {
 80012c6:	6953      	ldr	r3, [r2, #20]
  usbp->epc[ep] = epcp;
 80012c8:	eb00 0481 	add.w	r4, r0, r1, lsl #2
 80012cc:	60e2      	str	r2, [r4, #12]
  if (epcp->in_state != NULL) {
 80012ce:	b123      	cbz	r3, 80012da <usbInitEndpointI+0x16>
    memset(epcp->in_state, 0, sizeof(USBInEndpointState));
 80012d0:	2400      	movs	r4, #0
 80012d2:	601c      	str	r4, [r3, #0]
 80012d4:	605c      	str	r4, [r3, #4]
 80012d6:	609c      	str	r4, [r3, #8]
 80012d8:	60dc      	str	r4, [r3, #12]
  }
  if (epcp->out_state != NULL) {
 80012da:	6993      	ldr	r3, [r2, #24]
 80012dc:	b123      	cbz	r3, 80012e8 <usbInitEndpointI+0x24>
    memset(epcp->out_state, 0, sizeof(USBOutEndpointState));
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	60da      	str	r2, [r3, #12]
  }

  /* Low level endpoint activation.*/
  usb_lld_init_endpoint(usbp, ep);
}
 80012e8:	f85d 4b04 	ldr.w	r4, [sp], #4
  usb_lld_init_endpoint(usbp, ep);
 80012ec:	f002 bb5c 	b.w	80039a8 <usb_lld_init_endpoint>

080012f0 <usbStartReceiveI>:
 *                      the packet size because the excess is discarded.
 *
 * @iclass
 */
void usbStartReceiveI(USBDriver *usbp, usbep_t ep,
                      uint8_t *buf, size_t n) {
 80012f0:	b4f0      	push	{r4, r5, r6, r7}
  /* Marking the endpoint as active.*/
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  osp = usbp->epc[ep]->out_state;
 80012f2:	eb00 0481 	add.w	r4, r0, r1, lsl #2
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80012f6:	8947      	ldrh	r7, [r0, #10]
  osp = usbp->epc[ep]->out_state;
 80012f8:	f8d4 c00c 	ldr.w	ip, [r4, #12]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80012fc:	2401      	movs	r4, #1
  osp = usbp->epc[ep]->out_state;
 80012fe:	f8dc 5018 	ldr.w	r5, [ip, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001302:	408c      	lsls	r4, r1
 8001304:	433c      	orrs	r4, r7
  /*lint -restore*/
  osp->rxbuf  = buf;
  osp->rxsize = n;
  osp->rxcnt  = 0;
 8001306:	2700      	movs	r7, #0
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001308:	8144      	strh	r4, [r0, #10]
  osp->rxbuf  = buf;
 800130a:	60aa      	str	r2, [r5, #8]
  osp->rxcnt  = 0;
 800130c:	e9c5 3700 	strd	r3, r7, [r5]
  osp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_out(usbp, ep);
}
 8001310:	bcf0      	pop	{r4, r5, r6, r7}
  usb_lld_start_out(usbp, ep);
 8001312:	f002 bd15 	b.w	8003d40 <usb_lld_start_out>
 8001316:	bf00      	nop

08001318 <usbStartTransmitI>:
 * @param[in] n         transaction size
 *
 * @iclass
 */
void usbStartTransmitI(USBDriver *usbp, usbep_t ep,
                       const uint8_t *buf, size_t n) {
 8001318:	b4f0      	push	{r4, r5, r6, r7}
  /* Marking the endpoint as active.*/
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  isp = usbp->epc[ep]->in_state;
 800131a:	eb00 0481 	add.w	r4, r0, r1, lsl #2
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800131e:	8907      	ldrh	r7, [r0, #8]
  isp = usbp->epc[ep]->in_state;
 8001320:	f8d4 c00c 	ldr.w	ip, [r4, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001324:	2401      	movs	r4, #1
  isp = usbp->epc[ep]->in_state;
 8001326:	f8dc 5014 	ldr.w	r5, [ip, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800132a:	408c      	lsls	r4, r1
 800132c:	433c      	orrs	r4, r7
  /*lint -restore*/
  isp->txbuf  = buf;
  isp->txsize = n;
  isp->txcnt  = 0;
 800132e:	2700      	movs	r7, #0
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001330:	8104      	strh	r4, [r0, #8]
  isp->txbuf  = buf;
 8001332:	60aa      	str	r2, [r5, #8]
  isp->txcnt  = 0;
 8001334:	e9c5 3700 	strd	r3, r7, [r5]
  isp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_in(usbp, ep);
}
 8001338:	bcf0      	pop	{r4, r5, r6, r7}
  usb_lld_start_in(usbp, ep);
 800133a:	f002 bd41 	b.w	8003dc0 <usb_lld_start_in>
 800133e:	bf00      	nop

08001340 <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 8001340:	b570      	push	{r4, r5, r6, lr}
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 8001342:	2302      	movs	r3, #2

  /* Resetting internal state.*/
  usbp->status        = 0;
 8001344:	2500      	movs	r5, #0
void _usb_reset(USBDriver *usbp) {
 8001346:	4604      	mov	r4, r0
  usbp->state         = USB_READY;
 8001348:	7003      	strb	r3, [r0, #0]
  usbp->status        = 0;
 800134a:	64c5      	str	r5, [r0, #76]	; 0x4c
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 800134c:	e9c0 5502 	strd	r5, r5, [r0, #8]
 8001350:	e9c0 5504 	strd	r5, r5, [r0, #16]
 8001354:	6185      	str	r5, [r0, #24]
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;
 8001356:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34

  /* Low level reset.*/
  usb_lld_reset(usbp);
 800135a:	f002 fa29 	bl	80037b0 <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 800135e:	6863      	ldr	r3, [r4, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	b123      	cbz	r3, 800136e <_usb_reset+0x2e>
 8001364:	4629      	mov	r1, r5
 8001366:	4620      	mov	r0, r4
}
 8001368:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 800136c:	4718      	bx	r3
}
 800136e:	bd70      	pop	{r4, r5, r6, pc}

08001370 <_usb_suspend>:
  /* State transition.*/
  usbp->saved_state = usbp->state;
  usbp->state       = USB_SUSPENDED;

  /* Notification of suspend event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8001370:	6842      	ldr	r2, [r0, #4]
 8001372:	6812      	ldr	r2, [r2, #0]
void _usb_suspend(USBDriver *usbp) {
 8001374:	b410      	push	{r4}
  usbp->state       = USB_SUSPENDED;
 8001376:	2105      	movs	r1, #5
  usbp->saved_state = usbp->state;
 8001378:	7804      	ldrb	r4, [r0, #0]
 800137a:	f880 4050 	strb.w	r4, [r0, #80]	; 0x50
  usbp->state       = USB_SUSPENDED;
 800137e:	7001      	strb	r1, [r0, #0]
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8001380:	b11a      	cbz	r2, 800138a <_usb_suspend+0x1a>
 8001382:	2104      	movs	r1, #4
        osalSysUnlockFromISR();
      }
    }
  }
#endif
}
 8001384:	f85d 4b04 	ldr.w	r4, [sp], #4
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8001388:	4710      	bx	r2
}
 800138a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800138e:	4770      	bx	lr

08001390 <_usb_wakeup>:

  /* State transition, returning to the previous state.*/
  usbp->state = usbp->saved_state;

  /* Notification of suspend event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 8001390:	6842      	ldr	r2, [r0, #4]
  usbp->state = usbp->saved_state;
 8001392:	f890 1050 	ldrb.w	r1, [r0, #80]	; 0x50
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 8001396:	6812      	ldr	r2, [r2, #0]
  usbp->state = usbp->saved_state;
 8001398:	7001      	strb	r1, [r0, #0]
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 800139a:	b10a      	cbz	r2, 80013a0 <_usb_wakeup+0x10>
 800139c:	2105      	movs	r1, #5
 800139e:	4710      	bx	r2
}
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop

080013a4 <_usb_ep0setup>:
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 80013a4:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 80013a8:	b570      	push	{r4, r5, r6, lr}
 80013aa:	4604      	mov	r4, r0
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 80013ac:	b113      	cbz	r3, 80013b4 <_usb_ep0setup+0x10>
    /* This is unexpected could require handling with a warning event.*/
    /* TODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 80013ae:	2300      	movs	r3, #0
 80013b0:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 80013b4:	f104 0244 	add.w	r2, r4, #68	; 0x44
 80013b8:	4620      	mov	r0, r4
 80013ba:	f002 fcb7 	bl	8003d2c <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 80013be:	6863      	ldr	r3, [r4, #4]
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	b363      	cbz	r3, 800141e <_usb_ep0setup+0x7a>
      !(usbp->config->requests_hook_cb(usbp))) {
 80013c4:	4620      	mov	r0, r4
 80013c6:	4798      	blx	r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 80013c8:	b348      	cbz	r0, 800141e <_usb_ep0setup+0x7a>
 80013ca:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80013cc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
  hw |= (uint16_t)*p << 8U;
 80013d0:	f894 004b 	ldrb.w	r0, [r4, #75]	; 0x4b
 80013d4:	f894 204a 	ldrb.w	r2, [r4, #74]	; 0x4a
  }
#endif
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
 80013d8:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 80013dc:	428a      	cmp	r2, r1
 80013de:	bf2c      	ite	cs
 80013e0:	460a      	movcs	r2, r1
    usbp->ep0n = max;
 80013e2:	63e2      	strcc	r2, [r4, #60]	; 0x3c
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80013e4:	0619      	lsls	r1, r3, #24
 80013e6:	f100 808a 	bmi.w	80014fe <_usb_ep0setup+0x15a>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 80013ea:	2a00      	cmp	r2, #0
 80013ec:	d05a      	beq.n	80014a4 <_usb_ep0setup+0x100>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 80013ee:	2315      	movs	r3, #21
 80013f0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80013f4:	2320      	movs	r3, #32
 80013f6:	f383 8811 	msr	BASEPRI, r3
  osp = usbp->epc[ep]->out_state;
 80013fa:	68e3      	ldr	r3, [r4, #12]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80013fc:	8962      	ldrh	r2, [r4, #10]
  osp = usbp->epc[ep]->out_state;
 80013fe:	699b      	ldr	r3, [r3, #24]
      osalSysLockFromISR();
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 8001400:	e9d4 610e 	ldrd	r6, r1, [r4, #56]	; 0x38
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001404:	f042 0201 	orr.w	r2, r2, #1
  osp->rxcnt  = 0;
 8001408:	2500      	movs	r5, #0
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800140a:	8162      	strh	r2, [r4, #10]
  usb_lld_start_out(usbp, ep);
 800140c:	4620      	mov	r0, r4
  osp->rxcnt  = 0;
 800140e:	e883 0062 	stmia.w	r3, {r1, r5, r6}
  usb_lld_start_out(usbp, ep);
 8001412:	4629      	mov	r1, r5
 8001414:	f002 fc94 	bl	8003d40 <usb_lld_start_out>
 8001418:	f385 8811 	msr	BASEPRI, r5
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 800141c:	bd70      	pop	{r4, r5, r6, pc}
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 800141e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8001422:	f013 0560 	ands.w	r5, r3, #96	; 0x60
 8001426:	4618      	mov	r0, r3
 8001428:	d011      	beq.n	800144e <_usb_ep0setup+0xaa>
      usb_lld_stall_in(usbp, 0);
 800142a:	2100      	movs	r1, #0
 800142c:	4620      	mov	r0, r4
 800142e:	f002 fd25 	bl	8003e7c <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 8001432:	2100      	movs	r1, #0
 8001434:	4620      	mov	r0, r4
 8001436:	f002 fd17 	bl	8003e68 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800143a:	6863      	ldr	r3, [r4, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	b113      	cbz	r3, 8001446 <_usb_ep0setup+0xa2>
 8001440:	2106      	movs	r1, #6
 8001442:	4620      	mov	r0, r4
 8001444:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 8001446:	2306      	movs	r3, #6
 8001448:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 800144c:	bd70      	pop	{r4, r5, r6, pc}
           ((uint32_t)usbp->setup[1] << 8U))) {
 800144e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001452:	f003 027f 	and.w	r2, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
 8001456:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800145a:	f240 3102 	movw	r1, #770	; 0x302
 800145e:	428a      	cmp	r2, r1
 8001460:	f000 80f1 	beq.w	8001646 <_usb_ep0setup+0x2a2>
 8001464:	d835      	bhi.n	80014d2 <_usb_ep0setup+0x12e>
 8001466:	2a02      	cmp	r2, #2
 8001468:	f000 80d6 	beq.w	8001618 <_usb_ep0setup+0x274>
 800146c:	f240 80af 	bls.w	80015ce <_usb_ep0setup+0x22a>
 8001470:	f5b2 7f81 	cmp.w	r2, #258	; 0x102
 8001474:	f000 80b3 	beq.w	80015de <_usb_ep0setup+0x23a>
 8001478:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800147c:	f000 8087 	beq.w	800158e <_usb_ep0setup+0x1ea>
 8001480:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001484:	d1d1      	bne.n	800142a <_usb_ep0setup+0x86>
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001486:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800148a:	2b01      	cmp	r3, #1
 800148c:	d1cd      	bne.n	800142a <_usb_ep0setup+0x86>
      usbp->status &= ~2U;
 800148e:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001492:	63a5      	str	r5, [r4, #56]	; 0x38
 8001494:	e9c4 550f 	strd	r5, r5, [r4, #60]	; 0x3c
      usbp->status &= ~2U;
 8001498:	f023 0302 	bic.w	r3, r3, #2
 800149c:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80014a0:	0603      	lsls	r3, r0, #24
 80014a2:	d445      	bmi.n	8001530 <_usb_ep0setup+0x18c>
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 80014a4:	230b      	movs	r3, #11
 80014a6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80014aa:	2320      	movs	r3, #32
 80014ac:	f383 8811 	msr	BASEPRI, r3
  isp = usbp->epc[ep]->in_state;
 80014b0:	68e3      	ldr	r3, [r4, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80014b2:	8922      	ldrh	r2, [r4, #8]
  isp = usbp->epc[ep]->in_state;
 80014b4:	695b      	ldr	r3, [r3, #20]
  isp->txbuf  = buf;
 80014b6:	2500      	movs	r5, #0
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80014b8:	f042 0201 	orr.w	r2, r2, #1
 80014bc:	8122      	strh	r2, [r4, #8]
  usb_lld_start_in(usbp, ep);
 80014be:	4620      	mov	r0, r4
  isp->txbuf  = buf;
 80014c0:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 80014c2:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 80014c6:	4629      	mov	r1, r5
 80014c8:	f002 fc7a 	bl	8003dc0 <usb_lld_start_in>
 80014cc:	f385 8811 	msr	BASEPRI, r5
}
 80014d0:	bd70      	pop	{r4, r5, r6, pc}
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 80014d2:	f240 6101 	movw	r1, #1537	; 0x601
 80014d6:	428a      	cmp	r2, r1
 80014d8:	d968      	bls.n	80015ac <_usb_ep0setup+0x208>
 80014da:	f5b2 6f10 	cmp.w	r2, #2304	; 0x900
 80014de:	d03e      	beq.n	800155e <_usb_ep0setup+0x1ba>
 80014e0:	f640 4102 	movw	r1, #3074	; 0xc02
 80014e4:	428a      	cmp	r2, r1
 80014e6:	f000 8090 	beq.w	800160a <_usb_ep0setup+0x266>
 80014ea:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80014ee:	d19c      	bne.n	800142a <_usb_ep0setup+0x86>
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 80014f0:	f104 024f 	add.w	r2, r4, #79	; 0x4f
 80014f4:	2101      	movs	r1, #1
 80014f6:	6425      	str	r5, [r4, #64]	; 0x40
 80014f8:	e9c4 210e 	strd	r2, r1, [r4, #56]	; 0x38
 80014fc:	e768      	b.n	80013d0 <_usb_ep0setup+0x2c>
    if (usbp->ep0n != 0U) {
 80014fe:	b1ba      	cbz	r2, 8001530 <_usb_ep0setup+0x18c>
      usbp->ep0state = USB_EP0_IN_TX;
 8001500:	2309      	movs	r3, #9
 8001502:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8001506:	2320      	movs	r3, #32
 8001508:	f383 8811 	msr	BASEPRI, r3
  isp = usbp->epc[ep]->in_state;
 800150c:	68e3      	ldr	r3, [r4, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800150e:	8922      	ldrh	r2, [r4, #8]
  isp = usbp->epc[ep]->in_state;
 8001510:	695b      	ldr	r3, [r3, #20]
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 8001512:	e9d4 610e 	ldrd	r6, r1, [r4, #56]	; 0x38
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001516:	f042 0201 	orr.w	r2, r2, #1
  isp->txcnt  = 0;
 800151a:	2500      	movs	r5, #0
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800151c:	8122      	strh	r2, [r4, #8]
  usb_lld_start_in(usbp, ep);
 800151e:	4620      	mov	r0, r4
  isp->txcnt  = 0;
 8001520:	e883 0062 	stmia.w	r3, {r1, r5, r6}
  usb_lld_start_in(usbp, ep);
 8001524:	4629      	mov	r1, r5
 8001526:	f002 fc4b 	bl	8003dc0 <usb_lld_start_in>
 800152a:	f385 8811 	msr	BASEPRI, r5
}
 800152e:	bd70      	pop	{r4, r5, r6, pc}
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 8001530:	2314      	movs	r3, #20
 8001532:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8001536:	2320      	movs	r3, #32
 8001538:	f383 8811 	msr	BASEPRI, r3
  osp = usbp->epc[ep]->out_state;
 800153c:	68e3      	ldr	r3, [r4, #12]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800153e:	8962      	ldrh	r2, [r4, #10]
  osp = usbp->epc[ep]->out_state;
 8001540:	699b      	ldr	r3, [r3, #24]
  osp->rxbuf  = buf;
 8001542:	2500      	movs	r5, #0
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001544:	f042 0201 	orr.w	r2, r2, #1
 8001548:	8162      	strh	r2, [r4, #10]
  usb_lld_start_out(usbp, ep);
 800154a:	4620      	mov	r0, r4
  osp->rxbuf  = buf;
 800154c:	609d      	str	r5, [r3, #8]
  osp->rxcnt  = 0;
 800154e:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_out(usbp, ep);
 8001552:	4629      	mov	r1, r5
 8001554:	f002 fbf4 	bl	8003d40 <usb_lld_start_out>
 8001558:	f385 8811 	msr	BASEPRI, r5
}
 800155c:	bd70      	pop	{r4, r5, r6, pc}
      if (usbp->state == USB_ACTIVE) {
 800155e:	7823      	ldrb	r3, [r4, #0]
 8001560:	2b04      	cmp	r3, #4
 8001562:	f000 80b3 	beq.w	80016cc <_usb_ep0setup+0x328>
      if (usbp->setup[2] != 0U) {
 8001566:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800156a:	b14b      	cbz	r3, 8001580 <_usb_ep0setup+0x1dc>
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 800156c:	6862      	ldr	r2, [r4, #4]
        usbp->configuration = usbp->setup[2];
 800156e:	f884 304f 	strb.w	r3, [r4, #79]	; 0x4f
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8001572:	6813      	ldr	r3, [r2, #0]
        usbp->state = USB_ACTIVE;
 8001574:	2204      	movs	r2, #4
 8001576:	7022      	strb	r2, [r4, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8001578:	b113      	cbz	r3, 8001580 <_usb_ep0setup+0x1dc>
 800157a:	2102      	movs	r1, #2
 800157c:	4620      	mov	r0, r4
 800157e:	4798      	blx	r3
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001580:	2300      	movs	r3, #0
 8001582:	e9c4 330e 	strd	r3, r3, [r4, #56]	; 0x38
 8001586:	6423      	str	r3, [r4, #64]	; 0x40
 8001588:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 800158c:	e788      	b.n	80014a0 <_usb_ep0setup+0xfc>
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 800158e:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8001592:	2b01      	cmp	r3, #1
 8001594:	f47f af49 	bne.w	800142a <_usb_ep0setup+0x86>
      usbp->status |= 2U;
 8001598:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800159c:	63a5      	str	r5, [r4, #56]	; 0x38
      usbp->status |= 2U;
 800159e:	f043 0302 	orr.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 80015a2:	e9c4 550f 	strd	r5, r5, [r4, #60]	; 0x3c
      usbp->status |= 2U;
 80015a6:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
 80015aa:	e779      	b.n	80014a0 <_usb_ep0setup+0xfc>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 80015ac:	f5b2 6fc0 	cmp.w	r2, #1536	; 0x600
 80015b0:	d25b      	bcs.n	800166a <_usb_ep0setup+0x2c6>
 80015b2:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 80015b6:	f47f af38 	bne.w	800142a <_usb_ep0setup+0x86>
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 80015ba:	f8b4 3044 	ldrh.w	r3, [r4, #68]	; 0x44
 80015be:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80015c2:	d071      	beq.n	80016a8 <_usb_ep0setup+0x304>
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80015c4:	2300      	movs	r3, #0
 80015c6:	e9c4 330e 	strd	r3, r3, [r4, #56]	; 0x38
 80015ca:	6423      	str	r3, [r4, #64]	; 0x40
 80015cc:	e768      	b.n	80014a0 <_usb_ep0setup+0xfc>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 80015ce:	b9ca      	cbnz	r2, 8001604 <_usb_ep0setup+0x260>
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 80015d0:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 80015d4:	2102      	movs	r1, #2
 80015d6:	6422      	str	r2, [r4, #64]	; 0x40
 80015d8:	e9c4 010e 	strd	r0, r1, [r4, #56]	; 0x38
 80015dc:	e6f8      	b.n	80013d0 <_usb_ep0setup+0x2c>
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 80015de:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	f47f af21 	bne.w	800142a <_usb_ep0setup+0x86>
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 80015e8:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 80015ec:	f013 010f 	ands.w	r1, r3, #15
 80015f0:	d0e8      	beq.n	80015c4 <_usb_ep0setup+0x220>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80015f2:	061e      	lsls	r6, r3, #24
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 80015f4:	4620      	mov	r0, r4
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80015f6:	f100 8088 	bmi.w	800170a <_usb_ep0setup+0x366>
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 80015fa:	f002 fc49 	bl	8003e90 <usb_lld_clear_out>
 80015fe:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 8001602:	e7df      	b.n	80015c4 <_usb_ep0setup+0x220>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001604:	2a01      	cmp	r2, #1
 8001606:	f47f af10 	bne.w	800142a <_usb_ep0setup+0x86>
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 800160a:	4a45      	ldr	r2, [pc, #276]	; (8001720 <_usb_ep0setup+0x37c>)
 800160c:	63a2      	str	r2, [r4, #56]	; 0x38
 800160e:	2102      	movs	r1, #2
 8001610:	2200      	movs	r2, #0
 8001612:	e9c4 120f 	strd	r1, r2, [r4, #60]	; 0x3c
 8001616:	e6db      	b.n	80013d0 <_usb_ep0setup+0x2c>
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8001618:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 800161c:	f003 010f 	and.w	r1, r3, #15
 8001620:	061b      	lsls	r3, r3, #24
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 8001622:	4620      	mov	r0, r4
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8001624:	d43a      	bmi.n	800169c <_usb_ep0setup+0x2f8>
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 8001626:	f002 fb65 	bl	8003cf4 <usb_lld_get_status_out>
 800162a:	2801      	cmp	r0, #1
 800162c:	d03a      	beq.n	80016a4 <_usb_ep0setup+0x300>
 800162e:	2802      	cmp	r0, #2
 8001630:	f47f aefb 	bne.w	800142a <_usb_ep0setup+0x86>
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 8001634:	4b3b      	ldr	r3, [pc, #236]	; (8001724 <_usb_ep0setup+0x380>)
 8001636:	63a3      	str	r3, [r4, #56]	; 0x38
 8001638:	2102      	movs	r1, #2
 800163a:	2300      	movs	r3, #0
 800163c:	e9c4 130f 	strd	r1, r3, [r4, #60]	; 0x3c
 8001640:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8001644:	e6c4      	b.n	80013d0 <_usb_ep0setup+0x2c>
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8001646:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800164a:	2b00      	cmp	r3, #0
 800164c:	f47f aeed 	bne.w	800142a <_usb_ep0setup+0x86>
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 8001650:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8001654:	f013 010f 	ands.w	r1, r3, #15
 8001658:	d0b4      	beq.n	80015c4 <_usb_ep0setup+0x220>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800165a:	061d      	lsls	r5, r3, #24
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 800165c:	4620      	mov	r0, r4
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800165e:	d459      	bmi.n	8001714 <_usb_ep0setup+0x370>
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 8001660:	f002 fc02 	bl	8003e68 <usb_lld_stall_out>
 8001664:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 8001668:	e7ac      	b.n	80015c4 <_usb_ep0setup+0x220>
  hw |= (uint16_t)*p << 8U;
 800166a:	f894 0049 	ldrb.w	r0, [r4, #73]	; 0x49
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 800166e:	6861      	ldr	r1, [r4, #4]
  hw |= (uint16_t)*p << 8U;
 8001670:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 8001674:	684e      	ldr	r6, [r1, #4]
 8001676:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 800167a:	f894 1047 	ldrb.w	r1, [r4, #71]	; 0x47
 800167e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001682:	4620      	mov	r0, r4
 8001684:	47b0      	blx	r6
    if (dp == NULL) {
 8001686:	2800      	cmp	r0, #0
 8001688:	f43f aecf 	beq.w	800142a <_usb_ep0setup+0x86>
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 800168c:	e9d0 1300 	ldrd	r1, r3, [r0]
 8001690:	6425      	str	r5, [r4, #64]	; 0x40
 8001692:	e9c4 310e 	strd	r3, r1, [r4, #56]	; 0x38
 8001696:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800169a:	e699      	b.n	80013d0 <_usb_ep0setup+0x2c>
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 800169c:	f002 fb38 	bl	8003d10 <usb_lld_get_status_in>
 80016a0:	2801      	cmp	r0, #1
 80016a2:	d1c4      	bne.n	800162e <_usb_ep0setup+0x28a>
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 80016a4:	4b20      	ldr	r3, [pc, #128]	; (8001728 <_usb_ep0setup+0x384>)
 80016a6:	e7c6      	b.n	8001636 <_usb_ep0setup+0x292>
  usbp->address = usbp->setup[2];
 80016a8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80016ac:	f884 304e 	strb.w	r3, [r4, #78]	; 0x4e
  usb_lld_set_address(usbp);
 80016b0:	4620      	mov	r0, r4
 80016b2:	f002 f96d 	bl	8003990 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 80016b6:	6863      	ldr	r3, [r4, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	b113      	cbz	r3, 80016c2 <_usb_ep0setup+0x31e>
 80016bc:	2101      	movs	r1, #1
 80016be:	4620      	mov	r0, r4
 80016c0:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 80016c2:	2303      	movs	r3, #3
 80016c4:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 80016c8:	7023      	strb	r3, [r4, #0]
 80016ca:	e77b      	b.n	80015c4 <_usb_ep0setup+0x220>
 80016cc:	2320      	movs	r3, #32
 80016ce:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting &= 1U;
 80016d2:	8922      	ldrh	r2, [r4, #8]
  usbp->receiving    &= 1U;
 80016d4:	8963      	ldrh	r3, [r4, #10]
    usbp->epc[i] = NULL;
 80016d6:	6125      	str	r5, [r4, #16]
  usbp->transmitting &= 1U;
 80016d8:	f002 0201 	and.w	r2, r2, #1
  usbp->receiving    &= 1U;
 80016dc:	f003 0301 	and.w	r3, r3, #1
    usbp->epc[i] = NULL;
 80016e0:	e9c4 5505 	strd	r5, r5, [r4, #20]
  usbp->transmitting &= 1U;
 80016e4:	8122      	strh	r2, [r4, #8]
  usbp->receiving    &= 1U;
 80016e6:	8163      	strh	r3, [r4, #10]
  usb_lld_disable_endpoints(usbp);
 80016e8:	4620      	mov	r0, r4
 80016ea:	f002 fa0f 	bl	8003b0c <usb_lld_disable_endpoints>
 80016ee:	f385 8811 	msr	BASEPRI, r5
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 80016f2:	6863      	ldr	r3, [r4, #4]
        usbp->configuration = 0U;
 80016f4:	f884 504f 	strb.w	r5, [r4, #79]	; 0x4f
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 80016f8:	681b      	ldr	r3, [r3, #0]
        usbp->state = USB_SELECTED;
 80016fa:	2103      	movs	r1, #3
 80016fc:	7021      	strb	r1, [r4, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f43f af31 	beq.w	8001566 <_usb_ep0setup+0x1c2>
 8001704:	4620      	mov	r0, r4
 8001706:	4798      	blx	r3
 8001708:	e72d      	b.n	8001566 <_usb_ep0setup+0x1c2>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 800170a:	f002 fbcb 	bl	8003ea4 <usb_lld_clear_in>
 800170e:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 8001712:	e757      	b.n	80015c4 <_usb_ep0setup+0x220>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 8001714:	f002 fbb2 	bl	8003e7c <usb_lld_stall_in>
 8001718:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 800171c:	e752      	b.n	80015c4 <_usb_ep0setup+0x220>
 800171e:	bf00      	nop
 8001720:	08006640 	.word	0x08006640
 8001724:	08006638 	.word	0x08006638
 8001728:	0800663c 	.word	0x0800663c

0800172c <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 800172c:	b538      	push	{r3, r4, r5, lr}
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 800172e:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8001732:	4604      	mov	r4, r0
  switch (usbp->ep0state) {
 8001734:	2b15      	cmp	r3, #21
 8001736:	d81c      	bhi.n	8001772 <_usb_ep0in+0x46>
 8001738:	e8df f003 	tbb	[pc, r3]
 800173c:	1b1b1b0b 	.word	0x1b1b1b0b
 8001740:	1b0b1b1b 	.word	0x1b0b1b1b
 8001744:	432c1c1b 	.word	0x432c1c1b
 8001748:	1b1b1b1b 	.word	0x1b1b1b1b
 800174c:	1b1b1b1b 	.word	0x1b1b1b1b
 8001750:	0b0b      	.short	0x0b0b
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 8001752:	2100      	movs	r1, #0
 8001754:	f002 fb92 	bl	8003e7c <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8001758:	2100      	movs	r1, #0
 800175a:	4620      	mov	r0, r4
 800175c:	f002 fb84 	bl	8003e68 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8001760:	6863      	ldr	r3, [r4, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	b113      	cbz	r3, 800176c <_usb_ep0in+0x40>
 8001766:	2106      	movs	r1, #6
 8001768:	4620      	mov	r0, r4
 800176a:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800176c:	2306      	movs	r3, #6
 800176e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return;
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 8001772:	bd38      	pop	{r3, r4, r5, pc}
  hw |= (uint16_t)*p << 8U;
 8001774:	f890 104b 	ldrb.w	r1, [r0, #75]	; 0x4b
 8001778:	f890 304a 	ldrb.w	r3, [r0, #74]	; 0x4a
    if ((usbp->ep0n < max) &&
 800177c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
    max = (size_t)get_hword(&usbp->setup[6]);
 800177e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
    if ((usbp->ep0n < max) &&
 8001782:	429a      	cmp	r2, r3
 8001784:	d206      	bcs.n	8001794 <_usb_ep0in+0x68>
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 8001786:	68c3      	ldr	r3, [r0, #12]
 8001788:	8a1b      	ldrh	r3, [r3, #16]
 800178a:	fbb2 f5f3 	udiv	r5, r2, r3
 800178e:	fb03 2515 	mls	r5, r3, r5, r2
    if ((usbp->ep0n < max) &&
 8001792:	b1ed      	cbz	r5, 80017d0 <_usb_ep0in+0xa4>
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 8001794:	2314      	movs	r3, #20
 8001796:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800179a:	2320      	movs	r3, #32
 800179c:	f383 8811 	msr	BASEPRI, r3
  osp = usbp->epc[ep]->out_state;
 80017a0:	68e3      	ldr	r3, [r4, #12]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80017a2:	8962      	ldrh	r2, [r4, #10]
  osp = usbp->epc[ep]->out_state;
 80017a4:	699b      	ldr	r3, [r3, #24]
  osp->rxbuf  = buf;
 80017a6:	2500      	movs	r5, #0
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80017a8:	f042 0201 	orr.w	r2, r2, #1
 80017ac:	8162      	strh	r2, [r4, #10]
  usb_lld_start_out(usbp, ep);
 80017ae:	4620      	mov	r0, r4
  osp->rxbuf  = buf;
 80017b0:	609d      	str	r5, [r3, #8]
  osp->rxcnt  = 0;
 80017b2:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_out(usbp, ep);
 80017b6:	4629      	mov	r1, r5
 80017b8:	f002 fac2 	bl	8003d40 <usb_lld_start_out>
 80017bc:	f385 8811 	msr	BASEPRI, r5
}
 80017c0:	bd38      	pop	{r3, r4, r5, pc}
    if (usbp->ep0endcb != NULL) {
 80017c2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80017c4:	b103      	cbz	r3, 80017c8 <_usb_ep0in+0x9c>
      usbp->ep0endcb(usbp);
 80017c6:	4798      	blx	r3
    usbp->ep0state = USB_EP0_STP_WAITING;
 80017c8:	2300      	movs	r3, #0
 80017ca:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 80017ce:	bd38      	pop	{r3, r4, r5, pc}
 80017d0:	2320      	movs	r3, #32
 80017d2:	f383 8811 	msr	BASEPRI, r3
  isp = usbp->epc[ep]->in_state;
 80017d6:	68c3      	ldr	r3, [r0, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80017d8:	8902      	ldrh	r2, [r0, #8]
  isp = usbp->epc[ep]->in_state;
 80017da:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80017dc:	f042 0201 	orr.w	r2, r2, #1
 80017e0:	8102      	strh	r2, [r0, #8]
  usb_lld_start_in(usbp, ep);
 80017e2:	4629      	mov	r1, r5
  isp->txbuf  = buf;
 80017e4:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 80017e6:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 80017ea:	f002 fae9 	bl	8003dc0 <usb_lld_start_in>
 80017ee:	f385 8811 	msr	BASEPRI, r5
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 80017f2:	230a      	movs	r3, #10
 80017f4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 80017f8:	bd38      	pop	{r3, r4, r5, pc}
 80017fa:	bf00      	nop

080017fc <_usb_ep0out>:
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {

  (void)ep;
  switch (usbp->ep0state) {
 80017fc:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
 8001800:	2a15      	cmp	r2, #21
 8001802:	d815      	bhi.n	8001830 <_usb_ep0out+0x34>
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 8001804:	b538      	push	{r3, r4, r5, lr}
 8001806:	2301      	movs	r3, #1
 8001808:	4093      	lsls	r3, r2
 800180a:	f640 6241 	movw	r2, #3649	; 0xe41
 800180e:	4213      	tst	r3, r2
 8001810:	4604      	mov	r4, r0
 8001812:	d125      	bne.n	8001860 <_usb_ep0out+0x64>
 8001814:	f413 1580 	ands.w	r5, r3, #1048576	; 0x100000
 8001818:	d00b      	beq.n	8001832 <_usb_ep0out+0x36>
    return;
  case USB_EP0_OUT_WAITING_STS:
    /* Status packet received, it must be zero sized, invoking the callback
       if defined.*/
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 800181a:	68c3      	ldr	r3, [r0, #12]
 800181c:	699b      	ldr	r3, [r3, #24]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	b92b      	cbnz	r3, 800182e <_usb_ep0out+0x32>
      break;
    }
#endif
    if (usbp->ep0endcb != NULL) {
 8001822:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001824:	b103      	cbz	r3, 8001828 <_usb_ep0out+0x2c>
      usbp->ep0endcb(usbp);
 8001826:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 8001828:	2300      	movs	r3, #0
 800182a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    usbp->ep0state = USB_EP0_ERROR;
    return;
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 800182e:	bd38      	pop	{r3, r4, r5, pc}
 8001830:	4770      	bx	lr
 8001832:	029b      	lsls	r3, r3, #10
 8001834:	d5fb      	bpl.n	800182e <_usb_ep0out+0x32>
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8001836:	230b      	movs	r3, #11
 8001838:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
 800183c:	2320      	movs	r3, #32
 800183e:	f383 8811 	msr	BASEPRI, r3
  isp = usbp->epc[ep]->in_state;
 8001842:	68c3      	ldr	r3, [r0, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001844:	8902      	ldrh	r2, [r0, #8]
  isp = usbp->epc[ep]->in_state;
 8001846:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001848:	f042 0201 	orr.w	r2, r2, #1
 800184c:	8102      	strh	r2, [r0, #8]
  usb_lld_start_in(usbp, ep);
 800184e:	4629      	mov	r1, r5
  isp->txbuf  = buf;
 8001850:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 8001852:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 8001856:	f002 fab3 	bl	8003dc0 <usb_lld_start_in>
 800185a:	f385 8811 	msr	BASEPRI, r5
}
 800185e:	bd38      	pop	{r3, r4, r5, pc}
    usb_lld_stall_in(usbp, 0);
 8001860:	2100      	movs	r1, #0
 8001862:	f002 fb0b 	bl	8003e7c <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8001866:	2100      	movs	r1, #0
 8001868:	4620      	mov	r0, r4
 800186a:	f002 fafd 	bl	8003e68 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800186e:	6863      	ldr	r3, [r4, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	b113      	cbz	r3, 800187a <_usb_ep0out+0x7e>
 8001874:	2106      	movs	r1, #6
 8001876:	4620      	mov	r0, r4
 8001878:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800187a:	2306      	movs	r3, #6
 800187c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8001880:	bd38      	pop	{r3, r4, r5, pc}
 8001882:	bf00      	nop

08001884 <nvicEnableVector>:
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001884:	0943      	lsrs	r3, r0, #5
void nvicEnableVector(uint32_t n, uint32_t prio) {
 8001886:	b410      	push	{r4}
 8001888:	009b      	lsls	r3, r3, #2
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 800188a:	f100 4460 	add.w	r4, r0, #3758096384	; 0xe0000000
 800188e:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
 8001892:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001896:	0109      	lsls	r1, r1, #4
 8001898:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800189c:	f000 001f 	and.w	r0, r0, #31
 80018a0:	2201      	movs	r2, #1
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
 80018a2:	b2c9      	uxtb	r1, r1
 80018a4:	f884 1300 	strb.w	r1, [r4, #768]	; 0x300
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80018a8:	fa02 f000 	lsl.w	r0, r2, r0
 80018ac:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
}
 80018b0:	f85d 4b04 	ldr.w	r4, [sp], #4
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
 80018b4:	6018      	str	r0, [r3, #0]
}
 80018b6:	4770      	bx	lr

080018b8 <nvicDisableVector>:
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {

  NVIC->ICER[n >> 5U] = 1U << (n & 0x1FU);
 80018b8:	4908      	ldr	r1, [pc, #32]	; (80018dc <nvicDisableVector+0x24>)
 80018ba:	0943      	lsrs	r3, r0, #5
void nvicDisableVector(uint32_t n) {
 80018bc:	b410      	push	{r4}
  NVIC->ICER[n >> 5U] = 1U << (n & 0x1FU);
 80018be:	3320      	adds	r3, #32
 80018c0:	f000 041f 	and.w	r4, r0, #31
 80018c4:	2201      	movs	r2, #1
#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = 0U;
 80018c6:	4408      	add	r0, r1
  NVIC->ICER[n >> 5U] = 1U << (n & 0x1FU);
 80018c8:	40a2      	lsls	r2, r4
  NVIC->IP[n] = 0U;
 80018ca:	2400      	movs	r4, #0
  NVIC->ICER[n >> 5U] = 1U << (n & 0x1FU);
 80018cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->IP[n] = 0U;
 80018d0:	f880 4300 	strb.w	r4, [r0, #768]	; 0x300
#endif
}
 80018d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	e000e100 	.word	0xe000e100

080018e0 <Vector58>:
OSAL_IRQ_HANDLER(Vector58) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  pr = EXTI->PR;
 80018e0:	4a0d      	ldr	r2, [pc, #52]	; (8001918 <Vector58+0x38>)
OSAL_IRQ_HANDLER(Vector58) {
 80018e2:	b508      	push	{r3, lr}
  pr = EXTI->PR;
 80018e4:	6951      	ldr	r1, [r2, #20]
  pr &= EXTI->IMR & (1U << 0);
 80018e6:	6813      	ldr	r3, [r2, #0]
 80018e8:	400b      	ands	r3, r1
 80018ea:	f003 0301 	and.w	r3, r3, #1
  EXTI->PR = pr;
 80018ee:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 0);
 80018f0:	b173      	cbz	r3, 8001910 <Vector58+0x30>
 80018f2:	4a0a      	ldr	r2, [pc, #40]	; (800191c <Vector58+0x3c>)
 80018f4:	6893      	ldr	r3, [r2, #8]
 80018f6:	b10b      	cbz	r3, 80018fc <Vector58+0x1c>
 80018f8:	68d0      	ldr	r0, [r2, #12]
 80018fa:	4798      	blx	r3
 80018fc:	2320      	movs	r3, #32
 80018fe:	f383 8811 	msr	BASEPRI, r3
  chThdDequeueAllI(tqp, msg);
 8001902:	2100      	movs	r1, #0
 8001904:	4805      	ldr	r0, [pc, #20]	; (800191c <Vector58+0x3c>)
 8001906:	f003 fe0d 	bl	8005524 <chThdDequeueAllI>
 800190a:	2300      	movs	r3, #0
 800190c:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8001910:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001914:	f004 b838 	b.w	8005988 <_port_irq_epilogue>
 8001918:	40013c00 	.word	0x40013c00
 800191c:	20000960 	.word	0x20000960

08001920 <Vector5C>:
OSAL_IRQ_HANDLER(Vector5C) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  pr = EXTI->PR;
 8001920:	4a0d      	ldr	r2, [pc, #52]	; (8001958 <Vector5C+0x38>)
OSAL_IRQ_HANDLER(Vector5C) {
 8001922:	b508      	push	{r3, lr}
  pr = EXTI->PR;
 8001924:	6951      	ldr	r1, [r2, #20]
  pr &= EXTI->IMR & (1U << 1);
 8001926:	6813      	ldr	r3, [r2, #0]
 8001928:	400b      	ands	r3, r1
 800192a:	f003 0302 	and.w	r3, r3, #2
  EXTI->PR = pr;
 800192e:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 1);
 8001930:	b173      	cbz	r3, 8001950 <Vector5C+0x30>
 8001932:	4a0a      	ldr	r2, [pc, #40]	; (800195c <Vector5C+0x3c>)
 8001934:	6993      	ldr	r3, [r2, #24]
 8001936:	b10b      	cbz	r3, 800193c <Vector5C+0x1c>
 8001938:	69d0      	ldr	r0, [r2, #28]
 800193a:	4798      	blx	r3
 800193c:	2320      	movs	r3, #32
 800193e:	f383 8811 	msr	BASEPRI, r3
 8001942:	2100      	movs	r1, #0
 8001944:	4806      	ldr	r0, [pc, #24]	; (8001960 <Vector5C+0x40>)
 8001946:	f003 fded 	bl	8005524 <chThdDequeueAllI>
 800194a:	2300      	movs	r3, #0
 800194c:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8001950:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001954:	f004 b818 	b.w	8005988 <_port_irq_epilogue>
 8001958:	40013c00 	.word	0x40013c00
 800195c:	20000960 	.word	0x20000960
 8001960:	20000970 	.word	0x20000970

08001964 <Vector60>:
OSAL_IRQ_HANDLER(Vector60) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  pr = EXTI->PR;
 8001964:	4a0d      	ldr	r2, [pc, #52]	; (800199c <Vector60+0x38>)
OSAL_IRQ_HANDLER(Vector60) {
 8001966:	b508      	push	{r3, lr}
  pr = EXTI->PR;
 8001968:	6951      	ldr	r1, [r2, #20]
  pr &= EXTI->IMR & (1U << 2);
 800196a:	6813      	ldr	r3, [r2, #0]
 800196c:	400b      	ands	r3, r1
 800196e:	f003 0304 	and.w	r3, r3, #4
  EXTI->PR = pr;
 8001972:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 2);
 8001974:	b173      	cbz	r3, 8001994 <Vector60+0x30>
 8001976:	4a0a      	ldr	r2, [pc, #40]	; (80019a0 <Vector60+0x3c>)
 8001978:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800197a:	b10b      	cbz	r3, 8001980 <Vector60+0x1c>
 800197c:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 800197e:	4798      	blx	r3
 8001980:	2320      	movs	r3, #32
 8001982:	f383 8811 	msr	BASEPRI, r3
 8001986:	2100      	movs	r1, #0
 8001988:	4806      	ldr	r0, [pc, #24]	; (80019a4 <Vector60+0x40>)
 800198a:	f003 fdcb 	bl	8005524 <chThdDequeueAllI>
 800198e:	2300      	movs	r3, #0
 8001990:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8001994:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001998:	f003 bff6 	b.w	8005988 <_port_irq_epilogue>
 800199c:	40013c00 	.word	0x40013c00
 80019a0:	20000960 	.word	0x20000960
 80019a4:	20000980 	.word	0x20000980

080019a8 <Vector64>:
OSAL_IRQ_HANDLER(Vector64) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  pr = EXTI->PR;
 80019a8:	4a0d      	ldr	r2, [pc, #52]	; (80019e0 <Vector64+0x38>)
OSAL_IRQ_HANDLER(Vector64) {
 80019aa:	b508      	push	{r3, lr}
  pr = EXTI->PR;
 80019ac:	6951      	ldr	r1, [r2, #20]
  pr &= EXTI->IMR & (1U << 3);
 80019ae:	6813      	ldr	r3, [r2, #0]
 80019b0:	400b      	ands	r3, r1
 80019b2:	f003 0308 	and.w	r3, r3, #8
  EXTI->PR = pr;
 80019b6:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 3);
 80019b8:	b173      	cbz	r3, 80019d8 <Vector64+0x30>
 80019ba:	4a0a      	ldr	r2, [pc, #40]	; (80019e4 <Vector64+0x3c>)
 80019bc:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80019be:	b10b      	cbz	r3, 80019c4 <Vector64+0x1c>
 80019c0:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
 80019c2:	4798      	blx	r3
 80019c4:	2320      	movs	r3, #32
 80019c6:	f383 8811 	msr	BASEPRI, r3
 80019ca:	2100      	movs	r1, #0
 80019cc:	4806      	ldr	r0, [pc, #24]	; (80019e8 <Vector64+0x40>)
 80019ce:	f003 fda9 	bl	8005524 <chThdDequeueAllI>
 80019d2:	2300      	movs	r3, #0
 80019d4:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 80019d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 80019dc:	f003 bfd4 	b.w	8005988 <_port_irq_epilogue>
 80019e0:	40013c00 	.word	0x40013c00
 80019e4:	20000960 	.word	0x20000960
 80019e8:	20000990 	.word	0x20000990

080019ec <Vector68>:
OSAL_IRQ_HANDLER(Vector68) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  pr = EXTI->PR;
 80019ec:	4a0d      	ldr	r2, [pc, #52]	; (8001a24 <Vector68+0x38>)
OSAL_IRQ_HANDLER(Vector68) {
 80019ee:	b508      	push	{r3, lr}
  pr = EXTI->PR;
 80019f0:	6951      	ldr	r1, [r2, #20]
  pr &= EXTI->IMR & (1U << 4);
 80019f2:	6813      	ldr	r3, [r2, #0]
 80019f4:	400b      	ands	r3, r1
 80019f6:	f003 0310 	and.w	r3, r3, #16
  EXTI->PR = pr;
 80019fa:	6153      	str	r3, [r2, #20]

  exti_serve_irq(pr, 4);
 80019fc:	b173      	cbz	r3, 8001a1c <Vector68+0x30>
 80019fe:	4a0a      	ldr	r2, [pc, #40]	; (8001a28 <Vector68+0x3c>)
 8001a00:	6c93      	ldr	r3, [r2, #72]	; 0x48
 8001a02:	b10b      	cbz	r3, 8001a08 <Vector68+0x1c>
 8001a04:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
 8001a06:	4798      	blx	r3
 8001a08:	2320      	movs	r3, #32
 8001a0a:	f383 8811 	msr	BASEPRI, r3
 8001a0e:	2100      	movs	r1, #0
 8001a10:	4806      	ldr	r0, [pc, #24]	; (8001a2c <Vector68+0x40>)
 8001a12:	f003 fd87 	bl	8005524 <chThdDequeueAllI>
 8001a16:	2300      	movs	r3, #0
 8001a18:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8001a1c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001a20:	f003 bfb2 	b.w	8005988 <_port_irq_epilogue>
 8001a24:	40013c00 	.word	0x40013c00
 8001a28:	20000960 	.word	0x20000960
 8001a2c:	200009a0 	.word	0x200009a0

08001a30 <Vector9C>:
OSAL_IRQ_HANDLER(Vector9C) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  pr = EXTI->PR;
 8001a30:	4b32      	ldr	r3, [pc, #200]	; (8001afc <Vector9C+0xcc>)
OSAL_IRQ_HANDLER(Vector9C) {
 8001a32:	b510      	push	{r4, lr}
  pr = EXTI->PR;
 8001a34:	695a      	ldr	r2, [r3, #20]
  pr &= EXTI->IMR & ((1U << 5) | (1U << 6) | (1U << 7) | (1U << 8) |
 8001a36:	681c      	ldr	r4, [r3, #0]
 8001a38:	4014      	ands	r4, r2
 8001a3a:	f404 7278 	and.w	r2, r4, #992	; 0x3e0
                     (1U << 9));
  EXTI->PR = pr;
 8001a3e:	615a      	str	r2, [r3, #20]

  exti_serve_irq(pr, 5);
 8001a40:	06a3      	lsls	r3, r4, #26
 8001a42:	d50e      	bpl.n	8001a62 <Vector9C+0x32>
 8001a44:	4a2e      	ldr	r2, [pc, #184]	; (8001b00 <Vector9C+0xd0>)
 8001a46:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001a48:	b10b      	cbz	r3, 8001a4e <Vector9C+0x1e>
 8001a4a:	6dd0      	ldr	r0, [r2, #92]	; 0x5c
 8001a4c:	4798      	blx	r3
 8001a4e:	2320      	movs	r3, #32
 8001a50:	f383 8811 	msr	BASEPRI, r3
 8001a54:	2100      	movs	r1, #0
 8001a56:	482b      	ldr	r0, [pc, #172]	; (8001b04 <Vector9C+0xd4>)
 8001a58:	f003 fd64 	bl	8005524 <chThdDequeueAllI>
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	f383 8811 	msr	BASEPRI, r3
  exti_serve_irq(pr, 6);
 8001a62:	0660      	lsls	r0, r4, #25
 8001a64:	d50e      	bpl.n	8001a84 <Vector9C+0x54>
 8001a66:	4a26      	ldr	r2, [pc, #152]	; (8001b00 <Vector9C+0xd0>)
 8001a68:	6e93      	ldr	r3, [r2, #104]	; 0x68
 8001a6a:	b10b      	cbz	r3, 8001a70 <Vector9C+0x40>
 8001a6c:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8001a6e:	4798      	blx	r3
 8001a70:	2320      	movs	r3, #32
 8001a72:	f383 8811 	msr	BASEPRI, r3
 8001a76:	2100      	movs	r1, #0
 8001a78:	4823      	ldr	r0, [pc, #140]	; (8001b08 <Vector9C+0xd8>)
 8001a7a:	f003 fd53 	bl	8005524 <chThdDequeueAllI>
 8001a7e:	2300      	movs	r3, #0
 8001a80:	f383 8811 	msr	BASEPRI, r3
  exti_serve_irq(pr, 7);
 8001a84:	0621      	lsls	r1, r4, #24
 8001a86:	d50e      	bpl.n	8001aa6 <Vector9C+0x76>
 8001a88:	4a1d      	ldr	r2, [pc, #116]	; (8001b00 <Vector9C+0xd0>)
 8001a8a:	6f93      	ldr	r3, [r2, #120]	; 0x78
 8001a8c:	b10b      	cbz	r3, 8001a92 <Vector9C+0x62>
 8001a8e:	6fd0      	ldr	r0, [r2, #124]	; 0x7c
 8001a90:	4798      	blx	r3
 8001a92:	2320      	movs	r3, #32
 8001a94:	f383 8811 	msr	BASEPRI, r3
 8001a98:	2100      	movs	r1, #0
 8001a9a:	481c      	ldr	r0, [pc, #112]	; (8001b0c <Vector9C+0xdc>)
 8001a9c:	f003 fd42 	bl	8005524 <chThdDequeueAllI>
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	f383 8811 	msr	BASEPRI, r3
  exti_serve_irq(pr, 8);
 8001aa6:	05e2      	lsls	r2, r4, #23
 8001aa8:	d510      	bpl.n	8001acc <Vector9C+0x9c>
 8001aaa:	4a15      	ldr	r2, [pc, #84]	; (8001b00 <Vector9C+0xd0>)
 8001aac:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001ab0:	b113      	cbz	r3, 8001ab8 <Vector9C+0x88>
 8001ab2:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
 8001ab6:	4798      	blx	r3
 8001ab8:	2320      	movs	r3, #32
 8001aba:	f383 8811 	msr	BASEPRI, r3
 8001abe:	2100      	movs	r1, #0
 8001ac0:	4813      	ldr	r0, [pc, #76]	; (8001b10 <Vector9C+0xe0>)
 8001ac2:	f003 fd2f 	bl	8005524 <chThdDequeueAllI>
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	f383 8811 	msr	BASEPRI, r3
  exti_serve_irq(pr, 9);
 8001acc:	05a3      	lsls	r3, r4, #22
 8001ace:	d510      	bpl.n	8001af2 <Vector9C+0xc2>
 8001ad0:	4a0b      	ldr	r2, [pc, #44]	; (8001b00 <Vector9C+0xd0>)
 8001ad2:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8001ad6:	b113      	cbz	r3, 8001ade <Vector9C+0xae>
 8001ad8:	f8d2 009c 	ldr.w	r0, [r2, #156]	; 0x9c
 8001adc:	4798      	blx	r3
 8001ade:	2320      	movs	r3, #32
 8001ae0:	f383 8811 	msr	BASEPRI, r3
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	480b      	ldr	r0, [pc, #44]	; (8001b14 <Vector9C+0xe4>)
 8001ae8:	f003 fd1c 	bl	8005524 <chThdDequeueAllI>
 8001aec:	2300      	movs	r3, #0
 8001aee:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8001af2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001af6:	f003 bf47 	b.w	8005988 <_port_irq_epilogue>
 8001afa:	bf00      	nop
 8001afc:	40013c00 	.word	0x40013c00
 8001b00:	20000960 	.word	0x20000960
 8001b04:	200009b0 	.word	0x200009b0
 8001b08:	200009c0 	.word	0x200009c0
 8001b0c:	200009d0 	.word	0x200009d0
 8001b10:	200009e0 	.word	0x200009e0
 8001b14:	200009f0 	.word	0x200009f0

08001b18 <VectorE0>:
OSAL_IRQ_HANDLER(VectorE0) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  pr = EXTI->PR;
 8001b18:	4b3e      	ldr	r3, [pc, #248]	; (8001c14 <VectorE0+0xfc>)
OSAL_IRQ_HANDLER(VectorE0) {
 8001b1a:	b510      	push	{r4, lr}
  pr = EXTI->PR;
 8001b1c:	695a      	ldr	r2, [r3, #20]
  pr &= EXTI->IMR & ((1U << 10) | (1U << 11) | (1U << 12) | (1U << 13) |
 8001b1e:	681c      	ldr	r4, [r3, #0]
 8001b20:	4014      	ands	r4, r2
 8001b22:	f404 427c 	and.w	r2, r4, #64512	; 0xfc00
                     (1U << 14) | (1U << 15));
  EXTI->PR = pr;
 8001b26:	615a      	str	r2, [r3, #20]

  exti_serve_irq(pr, 10);
 8001b28:	0562      	lsls	r2, r4, #21
 8001b2a:	d510      	bpl.n	8001b4e <VectorE0+0x36>
 8001b2c:	4a3a      	ldr	r2, [pc, #232]	; (8001c18 <VectorE0+0x100>)
 8001b2e:	f8d2 30a8 	ldr.w	r3, [r2, #168]	; 0xa8
 8001b32:	b113      	cbz	r3, 8001b3a <VectorE0+0x22>
 8001b34:	f8d2 00ac 	ldr.w	r0, [r2, #172]	; 0xac
 8001b38:	4798      	blx	r3
 8001b3a:	2320      	movs	r3, #32
 8001b3c:	f383 8811 	msr	BASEPRI, r3
 8001b40:	2100      	movs	r1, #0
 8001b42:	4836      	ldr	r0, [pc, #216]	; (8001c1c <VectorE0+0x104>)
 8001b44:	f003 fcee 	bl	8005524 <chThdDequeueAllI>
 8001b48:	2300      	movs	r3, #0
 8001b4a:	f383 8811 	msr	BASEPRI, r3
  exti_serve_irq(pr, 11);
 8001b4e:	0523      	lsls	r3, r4, #20
 8001b50:	d510      	bpl.n	8001b74 <VectorE0+0x5c>
 8001b52:	4a31      	ldr	r2, [pc, #196]	; (8001c18 <VectorE0+0x100>)
 8001b54:	f8d2 30b8 	ldr.w	r3, [r2, #184]	; 0xb8
 8001b58:	b113      	cbz	r3, 8001b60 <VectorE0+0x48>
 8001b5a:	f8d2 00bc 	ldr.w	r0, [r2, #188]	; 0xbc
 8001b5e:	4798      	blx	r3
 8001b60:	2320      	movs	r3, #32
 8001b62:	f383 8811 	msr	BASEPRI, r3
 8001b66:	2100      	movs	r1, #0
 8001b68:	482d      	ldr	r0, [pc, #180]	; (8001c20 <VectorE0+0x108>)
 8001b6a:	f003 fcdb 	bl	8005524 <chThdDequeueAllI>
 8001b6e:	2300      	movs	r3, #0
 8001b70:	f383 8811 	msr	BASEPRI, r3
  exti_serve_irq(pr, 12);
 8001b74:	04e0      	lsls	r0, r4, #19
 8001b76:	d510      	bpl.n	8001b9a <VectorE0+0x82>
 8001b78:	4a27      	ldr	r2, [pc, #156]	; (8001c18 <VectorE0+0x100>)
 8001b7a:	f8d2 30c8 	ldr.w	r3, [r2, #200]	; 0xc8
 8001b7e:	b113      	cbz	r3, 8001b86 <VectorE0+0x6e>
 8001b80:	f8d2 00cc 	ldr.w	r0, [r2, #204]	; 0xcc
 8001b84:	4798      	blx	r3
 8001b86:	2320      	movs	r3, #32
 8001b88:	f383 8811 	msr	BASEPRI, r3
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	4825      	ldr	r0, [pc, #148]	; (8001c24 <VectorE0+0x10c>)
 8001b90:	f003 fcc8 	bl	8005524 <chThdDequeueAllI>
 8001b94:	2300      	movs	r3, #0
 8001b96:	f383 8811 	msr	BASEPRI, r3
  exti_serve_irq(pr, 13);
 8001b9a:	04a1      	lsls	r1, r4, #18
 8001b9c:	d510      	bpl.n	8001bc0 <VectorE0+0xa8>
 8001b9e:	4a1e      	ldr	r2, [pc, #120]	; (8001c18 <VectorE0+0x100>)
 8001ba0:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
 8001ba4:	b113      	cbz	r3, 8001bac <VectorE0+0x94>
 8001ba6:	f8d2 00dc 	ldr.w	r0, [r2, #220]	; 0xdc
 8001baa:	4798      	blx	r3
 8001bac:	2320      	movs	r3, #32
 8001bae:	f383 8811 	msr	BASEPRI, r3
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	481c      	ldr	r0, [pc, #112]	; (8001c28 <VectorE0+0x110>)
 8001bb6:	f003 fcb5 	bl	8005524 <chThdDequeueAllI>
 8001bba:	2300      	movs	r3, #0
 8001bbc:	f383 8811 	msr	BASEPRI, r3
  exti_serve_irq(pr, 14);
 8001bc0:	0462      	lsls	r2, r4, #17
 8001bc2:	d510      	bpl.n	8001be6 <VectorE0+0xce>
 8001bc4:	4a14      	ldr	r2, [pc, #80]	; (8001c18 <VectorE0+0x100>)
 8001bc6:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 8001bca:	b113      	cbz	r3, 8001bd2 <VectorE0+0xba>
 8001bcc:	f8d2 00ec 	ldr.w	r0, [r2, #236]	; 0xec
 8001bd0:	4798      	blx	r3
 8001bd2:	2320      	movs	r3, #32
 8001bd4:	f383 8811 	msr	BASEPRI, r3
 8001bd8:	2100      	movs	r1, #0
 8001bda:	4814      	ldr	r0, [pc, #80]	; (8001c2c <VectorE0+0x114>)
 8001bdc:	f003 fca2 	bl	8005524 <chThdDequeueAllI>
 8001be0:	2300      	movs	r3, #0
 8001be2:	f383 8811 	msr	BASEPRI, r3
  exti_serve_irq(pr, 15);
 8001be6:	0423      	lsls	r3, r4, #16
 8001be8:	d510      	bpl.n	8001c0c <VectorE0+0xf4>
 8001bea:	4a0b      	ldr	r2, [pc, #44]	; (8001c18 <VectorE0+0x100>)
 8001bec:	f8d2 30f8 	ldr.w	r3, [r2, #248]	; 0xf8
 8001bf0:	b113      	cbz	r3, 8001bf8 <VectorE0+0xe0>
 8001bf2:	f8d2 00fc 	ldr.w	r0, [r2, #252]	; 0xfc
 8001bf6:	4798      	blx	r3
 8001bf8:	2320      	movs	r3, #32
 8001bfa:	f383 8811 	msr	BASEPRI, r3
 8001bfe:	2100      	movs	r1, #0
 8001c00:	480b      	ldr	r0, [pc, #44]	; (8001c30 <VectorE0+0x118>)
 8001c02:	f003 fc8f 	bl	8005524 <chThdDequeueAllI>
 8001c06:	2300      	movs	r3, #0
 8001c08:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8001c0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001c10:	f003 beba 	b.w	8005988 <_port_irq_epilogue>
 8001c14:	40013c00 	.word	0x40013c00
 8001c18:	20000960 	.word	0x20000960
 8001c1c:	20000a00 	.word	0x20000a00
 8001c20:	20000a10 	.word	0x20000a10
 8001c24:	20000a20 	.word	0x20000a20
 8001c28:	20000a30 	.word	0x20000a30
 8001c2c:	20000a40 	.word	0x20000a40
 8001c30:	20000a50 	.word	0x20000a50

08001c34 <irqInit>:
 * @notapi
 */
void irqInit(void) {

#if HAL_USE_PAL
  nvicEnableVector(EXTI0_IRQn, STM32_IRQ_EXTI0_PRIORITY);
 8001c34:	2106      	movs	r1, #6
void irqInit(void) {
 8001c36:	b508      	push	{r3, lr}
  nvicEnableVector(EXTI0_IRQn, STM32_IRQ_EXTI0_PRIORITY);
 8001c38:	4608      	mov	r0, r1
 8001c3a:	f7ff fe23 	bl	8001884 <nvicEnableVector>
  nvicEnableVector(EXTI1_IRQn, STM32_IRQ_EXTI1_PRIORITY);
 8001c3e:	2106      	movs	r1, #6
 8001c40:	2007      	movs	r0, #7
 8001c42:	f7ff fe1f 	bl	8001884 <nvicEnableVector>
  nvicEnableVector(EXTI2_IRQn, STM32_IRQ_EXTI2_PRIORITY);
 8001c46:	2106      	movs	r1, #6
 8001c48:	2008      	movs	r0, #8
 8001c4a:	f7ff fe1b 	bl	8001884 <nvicEnableVector>
  nvicEnableVector(EXTI3_IRQn, STM32_IRQ_EXTI3_PRIORITY);
 8001c4e:	2106      	movs	r1, #6
 8001c50:	2009      	movs	r0, #9
 8001c52:	f7ff fe17 	bl	8001884 <nvicEnableVector>
  nvicEnableVector(EXTI4_IRQn, STM32_IRQ_EXTI4_PRIORITY);
 8001c56:	2106      	movs	r1, #6
 8001c58:	200a      	movs	r0, #10
 8001c5a:	f7ff fe13 	bl	8001884 <nvicEnableVector>
  nvicEnableVector(EXTI9_5_IRQn, STM32_IRQ_EXTI5_9_PRIORITY);
 8001c5e:	2106      	movs	r1, #6
 8001c60:	2017      	movs	r0, #23
 8001c62:	f7ff fe0f 	bl	8001884 <nvicEnableVector>
  nvicEnableVector(EXTI15_10_IRQn, STM32_IRQ_EXTI10_15_PRIORITY);
 8001c66:	2106      	movs	r1, #6
 8001c68:	2028      	movs	r0, #40	; 0x28
#endif
}
 8001c6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  nvicEnableVector(EXTI15_10_IRQn, STM32_IRQ_EXTI10_15_PRIORITY);
 8001c6e:	f7ff be09 	b.w	8001884 <nvicEnableVector>
 8001c72:	bf00      	nop

08001c74 <hal_lld_init>:

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).
     Note, GPIOs are not reset because initialized before this point in
     board files.*/
  rccResetAHB1(~STM32_GPIO_EN_MASK);
 8001c74:	4b22      	ldr	r3, [pc, #136]	; (8001d00 <hal_lld_init+0x8c>)
  PWR->CR |= PWR_CR_DBP;
 8001c76:	4823      	ldr	r0, [pc, #140]	; (8001d04 <hal_lld_init+0x90>)
  rccResetAHB1(~STM32_GPIO_EN_MASK);
 8001c78:	691a      	ldr	r2, [r3, #16]
 8001c7a:	ea6f 52c2 	mvn.w	r2, r2, lsl #23
 8001c7e:	ea6f 52d2 	mvn.w	r2, r2, lsr #23
void hal_lld_init(void) {
 8001c82:	b510      	push	{r4, lr}
  rccResetAHB1(~STM32_GPIO_EN_MASK);
 8001c84:	611a      	str	r2, [r3, #16]
 8001c86:	691a      	ldr	r2, [r3, #16]
 8001c88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c8c:	611a      	str	r2, [r3, #16]
#if !defined(STM32F410xx)
  rccResetAHB2(~0);
 8001c8e:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
  rccResetAHB1(~STM32_GPIO_EN_MASK);
 8001c92:	691a      	ldr	r2, [r3, #16]
  rccResetAHB2(~0);
 8001c94:	695a      	ldr	r2, [r3, #20]
 8001c96:	615c      	str	r4, [r3, #20]
 8001c98:	2100      	movs	r1, #0
 8001c9a:	695a      	ldr	r2, [r3, #20]
 8001c9c:	6159      	str	r1, [r3, #20]
 8001c9e:	695a      	ldr	r2, [r3, #20]
#endif
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 8001ca0:	6a1a      	ldr	r2, [r3, #32]
 8001ca2:	f062 5280 	orn	r2, r2, #268435456	; 0x10000000
 8001ca6:	621a      	str	r2, [r3, #32]
 8001ca8:	6a1a      	ldr	r2, [r3, #32]
 8001caa:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8001cae:	621a      	str	r2, [r3, #32]
 8001cb0:	6a1a      	ldr	r2, [r3, #32]
  rccResetAPB2(~0);
 8001cb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cb4:	625c      	str	r4, [r3, #36]	; 0x24
 8001cb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cb8:	6259      	str	r1, [r3, #36]	; 0x24
 8001cba:	6a5a      	ldr	r2, [r3, #36]	; 0x24

  /* PWR clock enabled.*/
  rccEnablePWRInterface(true);
 8001cbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cbe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001cc2:	641a      	str	r2, [r3, #64]	; 0x40
 8001cc4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001cc6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001cca:	661a      	str	r2, [r3, #96]	; 0x60
 8001ccc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  PWR->CR |= PWR_CR_DBP;
 8001cce:	6802      	ldr	r2, [r0, #0]
 8001cd0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cd4:	6002      	str	r2, [r0, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8001cd6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001cd8:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001cdc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001ce0:	d003      	beq.n	8001cea <hal_lld_init+0x76>
    RCC->BDCR = RCC_BDCR_BDRST;
 8001ce2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ce6:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 8001ce8:	6719      	str	r1, [r3, #112]	; 0x70
  PWR->CSR &= ~PWR_CSR_BRE;
 8001cea:	4a06      	ldr	r2, [pc, #24]	; (8001d04 <hal_lld_init+0x90>)
 8001cec:	6853      	ldr	r3, [r2, #4]
 8001cee:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001cf2:	6053      	str	r3, [r2, #4]
  /* Initializes the backup domain.*/
  hal_lld_backup_domain_init();

  /* DMA subsystems initialization.*/
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 8001cf4:	f000 fcca 	bl	800268c <dmaInit>

  /* Programmable voltage detector enable.*/
#if STM32_PVD_ENABLE
  PWR->CR |= PWR_CR_PVDE | (STM32_PLS & STM32_PLS_MASK);
#endif /* STM32_PVD_ENABLE */
}
 8001cf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  irqInit();
 8001cfc:	f7ff bf9a 	b.w	8001c34 <irqInit>
 8001d00:	40023800 	.word	0x40023800
 8001d04:	40007000 	.word	0x40007000

08001d08 <stm32_clock_init>:
#if !STM32_NO_INIT
  /* PWR clock enable.*/
#if defined(HAL_USE_RTC) && defined(RCC_APB1ENR_RTCAPBEN)
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCAPBEN;
#else
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 8001d08:	4b33      	ldr	r3, [pc, #204]	; (8001dd8 <stm32_clock_init+0xd0>)
#endif

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 8001d0a:	4a34      	ldr	r2, [pc, #208]	; (8001ddc <stm32_clock_init+0xd4>)
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 8001d0c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
  PWR->CR = STM32_VOS;
 8001d10:	f44f 4140 	mov.w	r1, #49152	; 0xc000
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 8001d14:	6418      	str	r0, [r3, #64]	; 0x40
  PWR->CR = STM32_VOS;
 8001d16:	6011      	str	r1, [r2, #0]
  PWR->CR = 0;
#endif

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	f042 0201 	orr.w	r2, r2, #1
 8001d1e:	601a      	str	r2, [r3, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	0792      	lsls	r2, r2, #30
 8001d24:	d5fc      	bpl.n	8001d20 <stm32_clock_init+0x18>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
 8001d26:	6899      	ldr	r1, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001d28:	4a2b      	ldr	r2, [pc, #172]	; (8001dd8 <stm32_clock_init+0xd0>)
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
 8001d2a:	f021 0103 	bic.w	r1, r1, #3
 8001d2e:	6099      	str	r1, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001d30:	6893      	ldr	r3, [r2, #8]
 8001d32:	f013 030c 	ands.w	r3, r3, #12
 8001d36:	d1fb      	bne.n	8001d30 <stm32_clock_init+0x28>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 8001d38:	6810      	ldr	r0, [r2, #0]
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  /* No HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON;
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8001d3a:	4927      	ldr	r1, [pc, #156]	; (8001dd8 <stm32_clock_init+0xd0>)
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 8001d3c:	f000 00f9 	and.w	r0, r0, #249	; 0xf9
 8001d40:	6010      	str	r0, [r2, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 8001d42:	6093      	str	r3, [r2, #8]
  RCC->CR |= RCC_CR_HSEON;
 8001d44:	6813      	ldr	r3, [r2, #0]
 8001d46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d4a:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8001d4c:	680b      	ldr	r3, [r1, #0]
 8001d4e:	0398      	lsls	r0, r3, #14
 8001d50:	d5fc      	bpl.n	8001d4c <stm32_clock_init+0x44>
    ;                           /* Waits until HSE is stable.               */
#endif

#if STM32_LSI_ENABLED
  /* LSI activation.*/
  RCC->CSR |= RCC_CSR_LSION;
 8001d52:	6f4b      	ldr	r3, [r1, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 8001d54:	4a20      	ldr	r2, [pc, #128]	; (8001dd8 <stm32_clock_init+0xd0>)
  RCC->CSR |= RCC_CSR_LSION;
 8001d56:	f043 0301 	orr.w	r3, r3, #1
 8001d5a:	674b      	str	r3, [r1, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 8001d5c:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8001d5e:	0799      	lsls	r1, r3, #30
 8001d60:	d5fc      	bpl.n	8001d5c <stm32_clock_init+0x54>
    ;                           /* Waits until LSI is stable.               */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
 8001d62:	4b1f      	ldr	r3, [pc, #124]	; (8001de0 <stm32_clock_init+0xd8>)
 8001d64:	6053      	str	r3, [r2, #4]
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 8001d66:	6813      	ldr	r3, [r2, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 8001d68:	491c      	ldr	r1, [pc, #112]	; (8001ddc <stm32_clock_init+0xd4>)
  RCC->CR |= RCC_CR_PLLON;
 8001d6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d6e:	6013      	str	r3, [r2, #0]
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 8001d70:	684b      	ldr	r3, [r1, #4]
 8001d72:	045a      	lsls	r2, r3, #17
 8001d74:	d5fc      	bpl.n	8001d70 <stm32_clock_init+0x68>
      ;
#endif /* STM32_OVERDRIVE_REQUIRED */
#endif /* defined(STM32F4XX) */

  /* Waiting for PLL lock.*/
  while (!(RCC->CR & RCC_CR_PLLRDY))
 8001d76:	4a18      	ldr	r2, [pc, #96]	; (8001dd8 <stm32_clock_init+0xd0>)
 8001d78:	6813      	ldr	r3, [r2, #0]
 8001d7a:	019b      	lsls	r3, r3, #6
 8001d7c:	d5fc      	bpl.n	8001d78 <stm32_clock_init+0x70>
    ;
#endif /* STM32_ACTIVATE_PLLSAI */

  /* Other clock-related settings (dividers, MCO etc).*/
#if !defined(STM32F413xx)
  RCC->CFGR = STM32_MCO2PRE | STM32_MCO2SEL | STM32_MCO1PRE | STM32_MCO1SEL |
 8001d7e:	4919      	ldr	r1, [pc, #100]	; (8001de4 <stm32_clock_init+0xdc>)
 8001d80:	6091      	str	r1, [r2, #8]

  /* Flash setup.*/
#if !defined(STM32_REMOVE_REVISION_A_FIX)
  /* Some old revisions of F4x MCUs randomly crashes with compiler
     optimizations enabled AND flash caches enabled. */
  if ((DBGMCU->IDCODE == 0x20006411) && (SCB->CPUID == 0x410FC241))
 8001d82:	4b19      	ldr	r3, [pc, #100]	; (8001de8 <stm32_clock_init+0xe0>)
    RCC->DCKCFGR = dckcfgr |
 8001d84:	2103      	movs	r1, #3
 8001d86:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  if ((DBGMCU->IDCODE == 0x20006411) && (SCB->CPUID == 0x410FC241))
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	4b17      	ldr	r3, [pc, #92]	; (8001dec <stm32_clock_init+0xe4>)
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d017      	beq.n	8001dc2 <stm32_clock_init+0xba>
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 8001d92:	4b17      	ldr	r3, [pc, #92]	; (8001df0 <stm32_clock_init+0xe8>)
 8001d94:	f240 7205 	movw	r2, #1797	; 0x705
 8001d98:	601a      	str	r2, [r3, #0]
               FLASH_ACR_DCEN | STM32_FLASHBITS;
#endif

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 8001d9a:	4a0f      	ldr	r2, [pc, #60]	; (8001dd8 <stm32_clock_init+0xd0>)
 8001d9c:	6893      	ldr	r3, [r2, #8]
 8001d9e:	f043 0302 	orr.w	r3, r3, #2
 8001da2:	6093      	str	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 8001da4:	6893      	ldr	r3, [r2, #8]
 8001da6:	f003 030c 	and.w	r3, r3, #12
 8001daa:	2b08      	cmp	r3, #8
 8001dac:	d1fa      	bne.n	8001da4 <stm32_clock_init+0x9c>
#endif
#endif /* STM32_NO_INIT */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, true);
 8001dae:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8001db0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001db4:	6453      	str	r3, [r2, #68]	; 0x44
 8001db6:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8001db8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dbc:	6653      	str	r3, [r2, #100]	; 0x64
 8001dbe:	6e53      	ldr	r3, [r2, #100]	; 0x64
}
 8001dc0:	4770      	bx	lr
  if ((DBGMCU->IDCODE == 0x20006411) && (SCB->CPUID == 0x410FC241))
 8001dc2:	4a0c      	ldr	r2, [pc, #48]	; (8001df4 <stm32_clock_init+0xec>)
 8001dc4:	4b0c      	ldr	r3, [pc, #48]	; (8001df8 <stm32_clock_init+0xf0>)
 8001dc6:	6812      	ldr	r2, [r2, #0]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d1e2      	bne.n	8001d92 <stm32_clock_init+0x8a>
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
 8001dcc:	4b08      	ldr	r3, [pc, #32]	; (8001df0 <stm32_clock_init+0xe8>)
 8001dce:	f240 1205 	movw	r2, #261	; 0x105
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	e7e1      	b.n	8001d9a <stm32_clock_init+0x92>
 8001dd6:	bf00      	nop
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	40007000 	.word	0x40007000
 8001de0:	0740540c 	.word	0x0740540c
 8001de4:	38889400 	.word	0x38889400
 8001de8:	e0042000 	.word	0xe0042000
 8001dec:	20006411 	.word	0x20006411
 8001df0:	40023c00 	.word	0x40023c00
 8001df4:	e000ed00 	.word	0xe000ed00
 8001df8:	410fc241 	.word	0x410fc241

08001dfc <Vector88>:
  uint32_t sr;

  OSAL_IRQ_PROLOGUE();

#if STM32_ADC_USE_ADC1
  sr = ADC1->SR;
 8001dfc:	4a34      	ldr	r2, [pc, #208]	; (8001ed0 <Vector88+0xd4>)
OSAL_IRQ_HANDLER(STM32_ADC_HANDLER) {
 8001dfe:	b570      	push	{r4, r5, r6, lr}
  sr = ADC1->SR;
 8001e00:	6815      	ldr	r5, [r2, #0]
  ADC1->SR = 0;
 8001e02:	2100      	movs	r1, #0
  /* Note, an overflow may occur after the conversion ended before the driver
     is able to stop the ADC, this is why the DMA channel is checked too.*/
    if ((sr & ADC_SR_OVR) && (dmaStreamGetTransactionSize(ADCD1.dmastp) > 0)) {
 8001e04:	06ab      	lsls	r3, r5, #26
  ADC1->SR = 0;
 8001e06:	6011      	str	r1, [r2, #0]
    if ((sr & ADC_SR_OVR) && (dmaStreamGetTransactionSize(ADCD1.dmastp) > 0)) {
 8001e08:	d42c      	bmi.n	8001e64 <Vector88+0x68>
 8001e0a:	f005 0501 	and.w	r5, r5, #1
      /* ADC overflow condition, this could happen only if the DMA is unable
        to read data fast enough.*/
      if (ADCD1.grpp != NULL)
        _adc_isr_error_code(&ADCD1, ADC_ERR_OVERFLOW);
    }
  if (sr & ADC_SR_AWD) {
 8001e0e:	b32d      	cbz	r5, 8001e5c <Vector88+0x60>
    if (ADCD1.grpp != NULL) {
 8001e10:	4c30      	ldr	r4, [pc, #192]	; (8001ed4 <Vector88+0xd8>)
 8001e12:	6922      	ldr	r2, [r4, #16]
 8001e14:	b312      	cbz	r2, 8001e5c <Vector88+0x60>

  if (adcp->config->useDMA)
  {
  // dmaStreamDisable(adcp->dmastp);
  }
  adcp->adc->CR1 = 0;
 8001e16:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      _adc_isr_error_code(&ADCD1, ADC_ERR_WATCHDOG);
 8001e18:	6895      	ldr	r5, [r2, #8]
  adcp->adc->CR1 = 0;
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	605a      	str	r2, [r3, #4]
  /* Because ticket #822, preserving injected conversions.*/
  adcp->adc->CR2 &= ~(ADC_CR2_SWSTART);
 8001e1e:	689a      	ldr	r2, [r3, #8]
  adcp->adc->CR2 = ADC_CR2_ADON;
 8001e20:	2101      	movs	r1, #1
  adcp->adc->CR2 &= ~(ADC_CR2_SWSTART);
 8001e22:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8001e26:	609a      	str	r2, [r3, #8]
  adcp->adc->CR2 = ADC_CR2_ADON;
 8001e28:	6099      	str	r1, [r3, #8]
      _adc_isr_error_code(&ADCD1, ADC_ERR_WATCHDOG);
 8001e2a:	2d00      	cmp	r5, #0
 8001e2c:	d048      	beq.n	8001ec0 <Vector88+0xc4>
 8001e2e:	2305      	movs	r3, #5
 8001e30:	7023      	strb	r3, [r4, #0]
 8001e32:	2102      	movs	r1, #2
 8001e34:	4620      	mov	r0, r4
 8001e36:	47a8      	blx	r5
 8001e38:	7823      	ldrb	r3, [r4, #0]
 8001e3a:	2b05      	cmp	r3, #5
 8001e3c:	bf04      	itt	eq
 8001e3e:	2302      	moveq	r3, #2
 8001e40:	7023      	strbeq	r3, [r4, #0]
 8001e42:	2300      	movs	r3, #0
 8001e44:	6123      	str	r3, [r4, #16]
 8001e46:	2320      	movs	r3, #32
 8001e48:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8001e4c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e50:	4821      	ldr	r0, [pc, #132]	; (8001ed8 <Vector88+0xdc>)
 8001e52:	f003 fb39 	bl	80054c8 <chThdResumeI>
 8001e56:	2300      	movs	r3, #0
 8001e58:	f383 8811 	msr	BASEPRI, r3
}
 8001e5c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8001e60:	f003 bd92 	b.w	8005988 <_port_irq_epilogue>
    if ((sr & ADC_SR_OVR) && (dmaStreamGetTransactionSize(ADCD1.dmastp) > 0)) {
 8001e64:	4c1b      	ldr	r4, [pc, #108]	; (8001ed4 <Vector88+0xd8>)
 8001e66:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001e68:	6812      	ldr	r2, [r2, #0]
 8001e6a:	6852      	ldr	r2, [r2, #4]
 8001e6c:	f005 0501 	and.w	r5, r5, #1
 8001e70:	2a00      	cmp	r2, #0
 8001e72:	d0cc      	beq.n	8001e0e <Vector88+0x12>
      if (ADCD1.grpp != NULL)
 8001e74:	6922      	ldr	r2, [r4, #16]
 8001e76:	2a00      	cmp	r2, #0
 8001e78:	d0f0      	beq.n	8001e5c <Vector88+0x60>
  adcp->adc->CR1 = 0;
 8001e7a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        _adc_isr_error_code(&ADCD1, ADC_ERR_OVERFLOW);
 8001e7c:	6896      	ldr	r6, [r2, #8]
  adcp->adc->CR1 = 0;
 8001e7e:	6059      	str	r1, [r3, #4]
  adcp->adc->CR2 &= ~(ADC_CR2_SWSTART);
 8001e80:	689a      	ldr	r2, [r3, #8]
  adcp->adc->CR2 = ADC_CR2_ADON;
 8001e82:	2101      	movs	r1, #1
  adcp->adc->CR2 &= ~(ADC_CR2_SWSTART);
 8001e84:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8001e88:	609a      	str	r2, [r3, #8]
  adcp->adc->CR2 = ADC_CR2_ADON;
 8001e8a:	6099      	str	r1, [r3, #8]
        _adc_isr_error_code(&ADCD1, ADC_ERR_OVERFLOW);
 8001e8c:	b1e6      	cbz	r6, 8001ec8 <Vector88+0xcc>
 8001e8e:	2305      	movs	r3, #5
 8001e90:	7023      	strb	r3, [r4, #0]
 8001e92:	4620      	mov	r0, r4
 8001e94:	47b0      	blx	r6
 8001e96:	7823      	ldrb	r3, [r4, #0]
 8001e98:	2b05      	cmp	r3, #5
 8001e9a:	bf04      	itt	eq
 8001e9c:	2302      	moveq	r3, #2
 8001e9e:	7023      	strbeq	r3, [r4, #0]
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	6123      	str	r3, [r4, #16]
 8001ea4:	2320      	movs	r3, #32
 8001ea6:	f383 8811 	msr	BASEPRI, r3
 8001eaa:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001eae:	480a      	ldr	r0, [pc, #40]	; (8001ed8 <Vector88+0xdc>)
 8001eb0:	f003 fb0a 	bl	80054c8 <chThdResumeI>
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	f383 8811 	msr	BASEPRI, r3
  if (sr & ADC_SR_AWD) {
 8001eba:	2d00      	cmp	r5, #0
 8001ebc:	d1a8      	bne.n	8001e10 <Vector88+0x14>
 8001ebe:	e7cd      	b.n	8001e5c <Vector88+0x60>
      _adc_isr_error_code(&ADCD1, ADC_ERR_WATCHDOG);
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	6125      	str	r5, [r4, #16]
 8001ec4:	7023      	strb	r3, [r4, #0]
 8001ec6:	e7be      	b.n	8001e46 <Vector88+0x4a>
        _adc_isr_error_code(&ADCD1, ADC_ERR_OVERFLOW);
 8001ec8:	2302      	movs	r3, #2
 8001eca:	6126      	str	r6, [r4, #16]
 8001ecc:	7023      	strb	r3, [r4, #0]
 8001ece:	e7e9      	b.n	8001ea4 <Vector88+0xa8>
 8001ed0:	40012000 	.word	0x40012000
 8001ed4:	20000850 	.word	0x20000850
 8001ed8:	20000864 	.word	0x20000864

08001edc <adc_lld_init>:
void adc_lld_init(void) {
 8001edc:	b510      	push	{r4, lr}
  adcObjectInit(&ADCD1);
 8001ede:	4c08      	ldr	r4, [pc, #32]	; (8001f00 <adc_lld_init+0x24>)
 8001ee0:	4620      	mov	r0, r4
 8001ee2:	f7fe ff1b 	bl	8000d1c <adcObjectInit>
  ADCD1.adc     = ADC1;
 8001ee6:	4a07      	ldr	r2, [pc, #28]	; (8001f04 <adc_lld_init+0x28>)
  ADCD1.dmamode = STM32_DMA_CR_CHSEL(ADC1_DMA_CHANNEL) |
 8001ee8:	4b07      	ldr	r3, [pc, #28]	; (8001f08 <adc_lld_init+0x2c>)
  ADCD1.adc     = ADC1;
 8001eea:	62a2      	str	r2, [r4, #40]	; 0x28
  ADCD1.dmastp  = NULL;
 8001eec:	2200      	movs	r2, #0
  ADCD1.dmamode = STM32_DMA_CR_CHSEL(ADC1_DMA_CHANNEL) |
 8001eee:	e9c4 230b 	strd	r2, r3, [r4, #44]	; 0x2c
  nvicEnableVector(STM32_ADC_NUMBER, STM32_ADC_IRQ_PRIORITY);
 8001ef2:	2106      	movs	r1, #6
 8001ef4:	2012      	movs	r0, #18
}
 8001ef6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  nvicEnableVector(STM32_ADC_NUMBER, STM32_ADC_IRQ_PRIORITY);
 8001efa:	f7ff bcc3 	b.w	8001884 <nvicEnableVector>
 8001efe:	bf00      	nop
 8001f00:	20000850 	.word	0x20000850
 8001f04:	40012000 	.word	0x40012000
 8001f08:	00022c16 	.word	0x00022c16

08001f0c <Vector8C>:
static void can_lld_tx_handler(CANDriver *canp) {
  uint32_t tsr;
  eventflags_t flags;

  /* Clearing IRQ sources.*/
  tsr = canp->can->TSR;
 8001f0c:	4a2f      	ldr	r2, [pc, #188]	; (8001fcc <Vector8C+0xc0>)
 8001f0e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001f10:	688b      	ldr	r3, [r1, #8]
/**
 * @brief   CAN1 TX interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_TX_HANDLER) {
 8001f12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  canp->can->TSR = tsr;
 8001f16:	608b      	str	r3, [r1, #8]
  if ((tsr & CAN_TSR_RQCP0) != 0U) {
 8001f18:	f013 0101 	ands.w	r1, r3, #1
 8001f1c:	d045      	beq.n	8001faa <Vector8C+0x9e>
    if ((tsr & (CAN_TSR_ALST0 | CAN_TSR_TERR0)) != 0U) {
 8001f1e:	f003 0c0c 	and.w	ip, r3, #12
 8001f22:	492b      	ldr	r1, [pc, #172]	; (8001fd0 <Vector8C+0xc4>)
 8001f24:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8001ff0 <Vector8C+0xe4>
 8001f28:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 8001ff4 <Vector8C+0xe8>
 8001f2c:	4e29      	ldr	r6, [pc, #164]	; (8001fd4 <Vector8C+0xc8>)
 8001f2e:	f8df e0c8 	ldr.w	lr, [pc, #200]	; 8001ff8 <Vector8C+0xec>
 8001f32:	4829      	ldr	r0, [pc, #164]	; (8001fd8 <Vector8C+0xcc>)
 8001f34:	4c29      	ldr	r4, [pc, #164]	; (8001fdc <Vector8C+0xd0>)
 8001f36:	4f2a      	ldr	r7, [pc, #168]	; (8001fe0 <Vector8C+0xd4>)
 8001f38:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8001ffc <Vector8C+0xf0>
 8001f3c:	4d29      	ldr	r5, [pc, #164]	; (8001fe4 <Vector8C+0xd8>)
 8001f3e:	f1bc 0f00 	cmp.w	ip, #0
 8001f42:	bf01      	itttt	eq
 8001f44:	468c      	moveq	ip, r1
 8001f46:	4656      	moveq	r6, sl
 8001f48:	46ce      	moveq	lr, r9
 8001f4a:	2005      	moveq	r0, #5
 8001f4c:	bf15      	itete	ne
 8001f4e:	f44f 24a0 	movne.w	r4, #327680	; 0x50000
 8001f52:	2707      	moveq	r7, #7
 8001f54:	f44f 28e0 	movne.w	r8, #458752	; 0x70000
 8001f58:	2503      	moveq	r5, #3
 8001f5a:	bf16      	itet	ne
 8001f5c:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
 8001f60:	2101      	moveq	r1, #1
 8001f62:	f44f 3180 	movne.w	r1, #65536	; 0x10000
  if ((tsr & CAN_TSR_RQCP1) != 0U) {
 8001f66:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001f6a:	d005      	beq.n	8001f78 <Vector8C+0x6c>
    if ((tsr & (CAN_TSR_ALST1 | CAN_TSR_TERR1)) != 0U) {
 8001f6c:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8001f70:	d028      	beq.n	8001fc4 <Vector8C+0xb8>
 8001f72:	4670      	mov	r0, lr
 8001f74:	4644      	mov	r4, r8
      flags |= CAN_MAILBOX_TO_MASK(2U) << 16U;
 8001f76:	4661      	mov	r1, ip
  if ((tsr & CAN_TSR_RQCP2) != 0U) {
 8001f78:	03dd      	lsls	r5, r3, #15
 8001f7a:	d504      	bpl.n	8001f86 <Vector8C+0x7a>
      flags |= CAN_MAILBOX_TO_MASK(3U);
 8001f7c:	f413 2f40 	tst.w	r3, #786432	; 0xc0000
 8001f80:	bf14      	ite	ne
 8001f82:	4621      	movne	r1, r4
 8001f84:	4601      	moveq	r1, r0
  _can_tx_empty_isr(canp, flags);
 8001f86:	69d3      	ldr	r3, [r2, #28]
 8001f88:	b10b      	cbz	r3, 8001f8e <Vector8C+0x82>
 8001f8a:	4810      	ldr	r0, [pc, #64]	; (8001fcc <Vector8C+0xc0>)
 8001f8c:	4798      	blx	r3
 8001f8e:	2320      	movs	r3, #32
 8001f90:	f383 8811 	msr	BASEPRI, r3
  chThdDequeueAllI(tqp, msg);
 8001f94:	2100      	movs	r1, #0
 8001f96:	4814      	ldr	r0, [pc, #80]	; (8001fe8 <Vector8C+0xdc>)
 8001f98:	f003 fac4 	bl	8005524 <chThdDequeueAllI>
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_tx_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 8001fa2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  OSAL_IRQ_EPILOGUE();
 8001fa6:	f003 bcef 	b.w	8005988 <_port_irq_epilogue>
  if ((tsr & CAN_TSR_RQCP0) != 0U) {
 8001faa:	4e10      	ldr	r6, [pc, #64]	; (8001fec <Vector8C+0xe0>)
 8001fac:	f8df e050 	ldr.w	lr, [pc, #80]	; 8002000 <Vector8C+0xf4>
 8001fb0:	2004      	movs	r0, #4
 8001fb2:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8001fb6:	2706      	movs	r7, #6
 8001fb8:	f44f 28c0 	mov.w	r8, #393216	; 0x60000
 8001fbc:	2502      	movs	r5, #2
 8001fbe:	f44f 3c00 	mov.w	ip, #131072	; 0x20000
 8001fc2:	e7d0      	b.n	8001f66 <Vector8C+0x5a>
    if ((tsr & (CAN_TSR_ALST1 | CAN_TSR_TERR1)) != 0U) {
 8001fc4:	4638      	mov	r0, r7
 8001fc6:	4634      	mov	r4, r6
      flags |= CAN_MAILBOX_TO_MASK(2U);
 8001fc8:	4629      	mov	r1, r5
 8001fca:	e7d5      	b.n	8001f78 <Vector8C+0x6c>
 8001fcc:	20000884 	.word	0x20000884
 8001fd0:	00020001 	.word	0x00020001
 8001fd4:	00050002 	.word	0x00050002
 8001fd8:	00010004 	.word	0x00010004
 8001fdc:	00040001 	.word	0x00040001
 8001fe0:	00010006 	.word	0x00010006
 8001fe4:	00010002 	.word	0x00010002
 8001fe8:	2000088c 	.word	0x2000088c
 8001fec:	00040002 	.word	0x00040002
 8001ff0:	00040003 	.word	0x00040003
 8001ff4:	00020005 	.word	0x00020005
 8001ff8:	00030004 	.word	0x00030004
 8001ffc:	00060001 	.word	0x00060001
 8002000:	00020004 	.word	0x00020004

08002004 <Vector90>:
/**
 * @brief   CAN1 RX0 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_RX0_HANDLER) {
 8002004:	b570      	push	{r4, r5, r6, lr}
  rf0r = canp->can->RF0R;
 8002006:	4c12      	ldr	r4, [pc, #72]	; (8002050 <Vector90+0x4c>)
 8002008:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800200a:	68dd      	ldr	r5, [r3, #12]
  if ((rf0r & CAN_RF0R_FMP0) > 0) {
 800200c:	07aa      	lsls	r2, r5, #30
 800200e:	d012      	beq.n	8002036 <Vector90+0x32>
    canp->can->IER &= ~CAN_IER_FMPIE0;
 8002010:	695a      	ldr	r2, [r3, #20]
    _can_rx_full_isr(canp, CAN_MAILBOX_TO_MASK(1U));
 8002012:	69a6      	ldr	r6, [r4, #24]
    canp->can->IER &= ~CAN_IER_FMPIE0;
 8002014:	f022 0202 	bic.w	r2, r2, #2
 8002018:	615a      	str	r2, [r3, #20]
    _can_rx_full_isr(canp, CAN_MAILBOX_TO_MASK(1U));
 800201a:	b116      	cbz	r6, 8002022 <Vector90+0x1e>
 800201c:	2101      	movs	r1, #1
 800201e:	4620      	mov	r0, r4
 8002020:	47b0      	blx	r6
 8002022:	2320      	movs	r3, #32
 8002024:	f383 8811 	msr	BASEPRI, r3
 8002028:	2100      	movs	r1, #0
 800202a:	480a      	ldr	r0, [pc, #40]	; (8002054 <Vector90+0x50>)
 800202c:	f003 fa7a 	bl	8005524 <chThdDequeueAllI>
 8002030:	2300      	movs	r3, #0
 8002032:	f383 8811 	msr	BASEPRI, r3
  if ((rf0r & CAN_RF0R_FOVR0) > 0) {
 8002036:	06eb      	lsls	r3, r5, #27
 8002038:	d506      	bpl.n	8002048 <Vector90+0x44>
    canp->can->RF0R = CAN_RF0R_FOVR0;
 800203a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    _can_error_isr(canp, CAN_OVERFLOW_ERROR);
 800203c:	6a23      	ldr	r3, [r4, #32]
    canp->can->RF0R = CAN_RF0R_FOVR0;
 800203e:	2110      	movs	r1, #16
 8002040:	60d1      	str	r1, [r2, #12]
    _can_error_isr(canp, CAN_OVERFLOW_ERROR);
 8002042:	b10b      	cbz	r3, 8002048 <Vector90+0x44>
 8002044:	4802      	ldr	r0, [pc, #8]	; (8002050 <Vector90+0x4c>)
 8002046:	4798      	blx	r3
  OSAL_IRQ_PROLOGUE();

  can_lld_rx0_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 8002048:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 800204c:	f003 bc9c 	b.w	8005988 <_port_irq_epilogue>
 8002050:	20000884 	.word	0x20000884
 8002054:	20000894 	.word	0x20000894

08002058 <Vector94>:
/**
 * @brief   CAN1 RX1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_RX1_HANDLER) {
 8002058:	b570      	push	{r4, r5, r6, lr}
  rf1r = canp->can->RF1R;
 800205a:	4c12      	ldr	r4, [pc, #72]	; (80020a4 <Vector94+0x4c>)
 800205c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800205e:	691d      	ldr	r5, [r3, #16]
  if ((rf1r & CAN_RF1R_FMP1) > 0) {
 8002060:	07aa      	lsls	r2, r5, #30
 8002062:	d012      	beq.n	800208a <Vector94+0x32>
    canp->can->IER &= ~CAN_IER_FMPIE1;
 8002064:	695a      	ldr	r2, [r3, #20]
    _can_rx_full_isr(canp, CAN_MAILBOX_TO_MASK(2U));
 8002066:	69a6      	ldr	r6, [r4, #24]
    canp->can->IER &= ~CAN_IER_FMPIE1;
 8002068:	f022 0210 	bic.w	r2, r2, #16
 800206c:	615a      	str	r2, [r3, #20]
    _can_rx_full_isr(canp, CAN_MAILBOX_TO_MASK(2U));
 800206e:	b116      	cbz	r6, 8002076 <Vector94+0x1e>
 8002070:	2102      	movs	r1, #2
 8002072:	4620      	mov	r0, r4
 8002074:	47b0      	blx	r6
 8002076:	2320      	movs	r3, #32
 8002078:	f383 8811 	msr	BASEPRI, r3
 800207c:	2100      	movs	r1, #0
 800207e:	480a      	ldr	r0, [pc, #40]	; (80020a8 <Vector94+0x50>)
 8002080:	f003 fa50 	bl	8005524 <chThdDequeueAllI>
 8002084:	2300      	movs	r3, #0
 8002086:	f383 8811 	msr	BASEPRI, r3
  if ((rf1r & CAN_RF1R_FOVR1) > 0) {
 800208a:	06eb      	lsls	r3, r5, #27
 800208c:	d506      	bpl.n	800209c <Vector94+0x44>
    canp->can->RF1R = CAN_RF1R_FOVR1;
 800208e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    _can_error_isr(canp, CAN_OVERFLOW_ERROR);
 8002090:	6a23      	ldr	r3, [r4, #32]
    canp->can->RF1R = CAN_RF1R_FOVR1;
 8002092:	2110      	movs	r1, #16
 8002094:	6111      	str	r1, [r2, #16]
    _can_error_isr(canp, CAN_OVERFLOW_ERROR);
 8002096:	b10b      	cbz	r3, 800209c <Vector94+0x44>
 8002098:	4802      	ldr	r0, [pc, #8]	; (80020a4 <Vector94+0x4c>)
 800209a:	4798      	blx	r3
  OSAL_IRQ_PROLOGUE();

  can_lld_rx1_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 800209c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 80020a0:	f003 bc72 	b.w	8005988 <_port_irq_epilogue>
 80020a4:	20000884 	.word	0x20000884
 80020a8:	20000894 	.word	0x20000894

080020ac <Vector98>:
/**
 * @brief   CAN1 SCE interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_SCE_HANDLER) {
 80020ac:	b570      	push	{r4, r5, r6, lr}
  msr = canp->can->MSR;
 80020ae:	4c0f      	ldr	r4, [pc, #60]	; (80020ec <Vector98+0x40>)
 80020b0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80020b2:	685d      	ldr	r5, [r3, #4]
  canp->can->MSR = msr;
 80020b4:	605d      	str	r5, [r3, #4]
  if (msr & CAN_MSR_WKUI) {
 80020b6:	072a      	lsls	r2, r5, #28
 80020b8:	d50a      	bpl.n	80020d0 <Vector98+0x24>
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 80020ba:	681a      	ldr	r2, [r3, #0]
    _can_wakeup_isr(canp);
 80020bc:	6a66      	ldr	r6, [r4, #36]	; 0x24
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 80020be:	f022 0202 	bic.w	r2, r2, #2
    canp->state = CAN_READY;
 80020c2:	2103      	movs	r1, #3
 80020c4:	7021      	strb	r1, [r4, #0]
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 80020c6:	601a      	str	r2, [r3, #0]
    _can_wakeup_isr(canp);
 80020c8:	b116      	cbz	r6, 80020d0 <Vector98+0x24>
 80020ca:	2100      	movs	r1, #0
 80020cc:	4620      	mov	r0, r4
 80020ce:	47b0      	blx	r6
  if (msr & CAN_MSR_ERRI) {
 80020d0:	076b      	lsls	r3, r5, #29
 80020d2:	d506      	bpl.n	80020e2 <Vector98+0x36>
    uint32_t esr = canp->can->ESR;
 80020d4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    _can_error_isr(canp, flags | (eventflags_t)(esr << 16U));
 80020d6:	6a23      	ldr	r3, [r4, #32]
    uint32_t esr = canp->can->ESR;
 80020d8:	6991      	ldr	r1, [r2, #24]
    _can_error_isr(canp, flags | (eventflags_t)(esr << 16U));
 80020da:	b113      	cbz	r3, 80020e2 <Vector98+0x36>
 80020dc:	0409      	lsls	r1, r1, #16
 80020de:	4803      	ldr	r0, [pc, #12]	; (80020ec <Vector98+0x40>)
 80020e0:	4798      	blx	r3
  OSAL_IRQ_PROLOGUE();

  can_lld_sce_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 80020e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 80020e6:	f003 bc4f 	b.w	8005988 <_port_irq_epilogue>
 80020ea:	bf00      	nop
 80020ec:	20000884 	.word	0x20000884

080020f0 <Vector13C>:
  tsr = canp->can->TSR;
 80020f0:	4a2f      	ldr	r2, [pc, #188]	; (80021b0 <Vector13C+0xc0>)
 80020f2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80020f4:	688b      	ldr	r3, [r1, #8]
/**
 * @brief   CAN2 TX interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN2_TX_HANDLER) {
 80020f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  canp->can->TSR = tsr;
 80020fa:	608b      	str	r3, [r1, #8]
  if ((tsr & CAN_TSR_RQCP0) != 0U) {
 80020fc:	f013 0101 	ands.w	r1, r3, #1
 8002100:	d045      	beq.n	800218e <Vector13C+0x9e>
    if ((tsr & (CAN_TSR_ALST0 | CAN_TSR_TERR0)) != 0U) {
 8002102:	f003 0c0c 	and.w	ip, r3, #12
 8002106:	492b      	ldr	r1, [pc, #172]	; (80021b4 <Vector13C+0xc4>)
 8002108:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80021d4 <Vector13C+0xe4>
 800210c:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 80021d8 <Vector13C+0xe8>
 8002110:	4e29      	ldr	r6, [pc, #164]	; (80021b8 <Vector13C+0xc8>)
 8002112:	f8df e0c8 	ldr.w	lr, [pc, #200]	; 80021dc <Vector13C+0xec>
 8002116:	4829      	ldr	r0, [pc, #164]	; (80021bc <Vector13C+0xcc>)
 8002118:	4c29      	ldr	r4, [pc, #164]	; (80021c0 <Vector13C+0xd0>)
 800211a:	4f2a      	ldr	r7, [pc, #168]	; (80021c4 <Vector13C+0xd4>)
 800211c:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 80021e0 <Vector13C+0xf0>
 8002120:	4d29      	ldr	r5, [pc, #164]	; (80021c8 <Vector13C+0xd8>)
 8002122:	f1bc 0f00 	cmp.w	ip, #0
 8002126:	bf01      	itttt	eq
 8002128:	468c      	moveq	ip, r1
 800212a:	4656      	moveq	r6, sl
 800212c:	46ce      	moveq	lr, r9
 800212e:	2005      	moveq	r0, #5
 8002130:	bf15      	itete	ne
 8002132:	f44f 24a0 	movne.w	r4, #327680	; 0x50000
 8002136:	2707      	moveq	r7, #7
 8002138:	f44f 28e0 	movne.w	r8, #458752	; 0x70000
 800213c:	2503      	moveq	r5, #3
 800213e:	bf16      	itet	ne
 8002140:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
 8002144:	2101      	moveq	r1, #1
 8002146:	f44f 3180 	movne.w	r1, #65536	; 0x10000
  if ((tsr & CAN_TSR_RQCP1) != 0U) {
 800214a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800214e:	d005      	beq.n	800215c <Vector13C+0x6c>
    if ((tsr & (CAN_TSR_ALST1 | CAN_TSR_TERR1)) != 0U) {
 8002150:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8002154:	d028      	beq.n	80021a8 <Vector13C+0xb8>
 8002156:	4670      	mov	r0, lr
 8002158:	4644      	mov	r4, r8
      flags |= CAN_MAILBOX_TO_MASK(2U) << 16U;
 800215a:	4661      	mov	r1, ip
  if ((tsr & CAN_TSR_RQCP2) != 0U) {
 800215c:	03dd      	lsls	r5, r3, #15
 800215e:	d504      	bpl.n	800216a <Vector13C+0x7a>
      flags |= CAN_MAILBOX_TO_MASK(3U);
 8002160:	f413 2f40 	tst.w	r3, #786432	; 0xc0000
 8002164:	bf14      	ite	ne
 8002166:	4621      	movne	r1, r4
 8002168:	4601      	moveq	r1, r0
  _can_tx_empty_isr(canp, flags);
 800216a:	69d3      	ldr	r3, [r2, #28]
 800216c:	b10b      	cbz	r3, 8002172 <Vector13C+0x82>
 800216e:	4810      	ldr	r0, [pc, #64]	; (80021b0 <Vector13C+0xc0>)
 8002170:	4798      	blx	r3
 8002172:	2320      	movs	r3, #32
 8002174:	f383 8811 	msr	BASEPRI, r3
 8002178:	2100      	movs	r1, #0
 800217a:	4814      	ldr	r0, [pc, #80]	; (80021cc <Vector13C+0xdc>)
 800217c:	f003 f9d2 	bl	8005524 <chThdDequeueAllI>
 8002180:	2300      	movs	r3, #0
 8002182:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_tx_handler(&CAND2);

  OSAL_IRQ_EPILOGUE();
}
 8002186:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  OSAL_IRQ_EPILOGUE();
 800218a:	f003 bbfd 	b.w	8005988 <_port_irq_epilogue>
  if ((tsr & CAN_TSR_RQCP0) != 0U) {
 800218e:	4e10      	ldr	r6, [pc, #64]	; (80021d0 <Vector13C+0xe0>)
 8002190:	f8df e050 	ldr.w	lr, [pc, #80]	; 80021e4 <Vector13C+0xf4>
 8002194:	2004      	movs	r0, #4
 8002196:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800219a:	2706      	movs	r7, #6
 800219c:	f44f 28c0 	mov.w	r8, #393216	; 0x60000
 80021a0:	2502      	movs	r5, #2
 80021a2:	f44f 3c00 	mov.w	ip, #131072	; 0x20000
 80021a6:	e7d0      	b.n	800214a <Vector13C+0x5a>
    if ((tsr & (CAN_TSR_ALST1 | CAN_TSR_TERR1)) != 0U) {
 80021a8:	4638      	mov	r0, r7
 80021aa:	4634      	mov	r4, r6
      flags |= CAN_MAILBOX_TO_MASK(2U);
 80021ac:	4629      	mov	r1, r5
 80021ae:	e7d5      	b.n	800215c <Vector13C+0x6c>
 80021b0:	200008b0 	.word	0x200008b0
 80021b4:	00020001 	.word	0x00020001
 80021b8:	00050002 	.word	0x00050002
 80021bc:	00010004 	.word	0x00010004
 80021c0:	00040001 	.word	0x00040001
 80021c4:	00010006 	.word	0x00010006
 80021c8:	00010002 	.word	0x00010002
 80021cc:	200008b8 	.word	0x200008b8
 80021d0:	00040002 	.word	0x00040002
 80021d4:	00040003 	.word	0x00040003
 80021d8:	00020005 	.word	0x00020005
 80021dc:	00030004 	.word	0x00030004
 80021e0:	00060001 	.word	0x00060001
 80021e4:	00020004 	.word	0x00020004

080021e8 <Vector140>:
/**
 * @brief   CAN2 RX0 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN2_RX0_HANDLER) {
 80021e8:	b570      	push	{r4, r5, r6, lr}
  rf0r = canp->can->RF0R;
 80021ea:	4c12      	ldr	r4, [pc, #72]	; (8002234 <Vector140+0x4c>)
 80021ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80021ee:	68dd      	ldr	r5, [r3, #12]
  if ((rf0r & CAN_RF0R_FMP0) > 0) {
 80021f0:	07aa      	lsls	r2, r5, #30
 80021f2:	d012      	beq.n	800221a <Vector140+0x32>
    canp->can->IER &= ~CAN_IER_FMPIE0;
 80021f4:	695a      	ldr	r2, [r3, #20]
    _can_rx_full_isr(canp, CAN_MAILBOX_TO_MASK(1U));
 80021f6:	69a6      	ldr	r6, [r4, #24]
    canp->can->IER &= ~CAN_IER_FMPIE0;
 80021f8:	f022 0202 	bic.w	r2, r2, #2
 80021fc:	615a      	str	r2, [r3, #20]
    _can_rx_full_isr(canp, CAN_MAILBOX_TO_MASK(1U));
 80021fe:	b116      	cbz	r6, 8002206 <Vector140+0x1e>
 8002200:	2101      	movs	r1, #1
 8002202:	4620      	mov	r0, r4
 8002204:	47b0      	blx	r6
 8002206:	2320      	movs	r3, #32
 8002208:	f383 8811 	msr	BASEPRI, r3
 800220c:	2100      	movs	r1, #0
 800220e:	480a      	ldr	r0, [pc, #40]	; (8002238 <Vector140+0x50>)
 8002210:	f003 f988 	bl	8005524 <chThdDequeueAllI>
 8002214:	2300      	movs	r3, #0
 8002216:	f383 8811 	msr	BASEPRI, r3
  if ((rf0r & CAN_RF0R_FOVR0) > 0) {
 800221a:	06eb      	lsls	r3, r5, #27
 800221c:	d506      	bpl.n	800222c <Vector140+0x44>
    canp->can->RF0R = CAN_RF0R_FOVR0;
 800221e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    _can_error_isr(canp, CAN_OVERFLOW_ERROR);
 8002220:	6a23      	ldr	r3, [r4, #32]
    canp->can->RF0R = CAN_RF0R_FOVR0;
 8002222:	2110      	movs	r1, #16
 8002224:	60d1      	str	r1, [r2, #12]
    _can_error_isr(canp, CAN_OVERFLOW_ERROR);
 8002226:	b10b      	cbz	r3, 800222c <Vector140+0x44>
 8002228:	4802      	ldr	r0, [pc, #8]	; (8002234 <Vector140+0x4c>)
 800222a:	4798      	blx	r3
  OSAL_IRQ_PROLOGUE();

  can_lld_rx0_handler(&CAND2);

  OSAL_IRQ_EPILOGUE();
}
 800222c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8002230:	f003 bbaa 	b.w	8005988 <_port_irq_epilogue>
 8002234:	200008b0 	.word	0x200008b0
 8002238:	200008c0 	.word	0x200008c0

0800223c <Vector144>:
/**
 * @brief   CAN2 RX1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN2_RX1_HANDLER) {
 800223c:	b570      	push	{r4, r5, r6, lr}
  rf1r = canp->can->RF1R;
 800223e:	4c12      	ldr	r4, [pc, #72]	; (8002288 <Vector144+0x4c>)
 8002240:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002242:	691d      	ldr	r5, [r3, #16]
  if ((rf1r & CAN_RF1R_FMP1) > 0) {
 8002244:	07aa      	lsls	r2, r5, #30
 8002246:	d012      	beq.n	800226e <Vector144+0x32>
    canp->can->IER &= ~CAN_IER_FMPIE1;
 8002248:	695a      	ldr	r2, [r3, #20]
    _can_rx_full_isr(canp, CAN_MAILBOX_TO_MASK(2U));
 800224a:	69a6      	ldr	r6, [r4, #24]
    canp->can->IER &= ~CAN_IER_FMPIE1;
 800224c:	f022 0210 	bic.w	r2, r2, #16
 8002250:	615a      	str	r2, [r3, #20]
    _can_rx_full_isr(canp, CAN_MAILBOX_TO_MASK(2U));
 8002252:	b116      	cbz	r6, 800225a <Vector144+0x1e>
 8002254:	2102      	movs	r1, #2
 8002256:	4620      	mov	r0, r4
 8002258:	47b0      	blx	r6
 800225a:	2320      	movs	r3, #32
 800225c:	f383 8811 	msr	BASEPRI, r3
 8002260:	2100      	movs	r1, #0
 8002262:	480a      	ldr	r0, [pc, #40]	; (800228c <Vector144+0x50>)
 8002264:	f003 f95e 	bl	8005524 <chThdDequeueAllI>
 8002268:	2300      	movs	r3, #0
 800226a:	f383 8811 	msr	BASEPRI, r3
  if ((rf1r & CAN_RF1R_FOVR1) > 0) {
 800226e:	06eb      	lsls	r3, r5, #27
 8002270:	d506      	bpl.n	8002280 <Vector144+0x44>
    canp->can->RF1R = CAN_RF1R_FOVR1;
 8002272:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    _can_error_isr(canp, CAN_OVERFLOW_ERROR);
 8002274:	6a23      	ldr	r3, [r4, #32]
    canp->can->RF1R = CAN_RF1R_FOVR1;
 8002276:	2110      	movs	r1, #16
 8002278:	6111      	str	r1, [r2, #16]
    _can_error_isr(canp, CAN_OVERFLOW_ERROR);
 800227a:	b10b      	cbz	r3, 8002280 <Vector144+0x44>
 800227c:	4802      	ldr	r0, [pc, #8]	; (8002288 <Vector144+0x4c>)
 800227e:	4798      	blx	r3
  OSAL_IRQ_PROLOGUE();

  can_lld_rx1_handler(&CAND2);

  OSAL_IRQ_EPILOGUE();
}
 8002280:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8002284:	f003 bb80 	b.w	8005988 <_port_irq_epilogue>
 8002288:	200008b0 	.word	0x200008b0
 800228c:	200008c0 	.word	0x200008c0

08002290 <Vector148>:
/**
 * @brief   CAN2 SCE interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN2_SCE_HANDLER) {
 8002290:	b570      	push	{r4, r5, r6, lr}
  msr = canp->can->MSR;
 8002292:	4c0f      	ldr	r4, [pc, #60]	; (80022d0 <Vector148+0x40>)
 8002294:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002296:	685d      	ldr	r5, [r3, #4]
  canp->can->MSR = msr;
 8002298:	605d      	str	r5, [r3, #4]
  if (msr & CAN_MSR_WKUI) {
 800229a:	072a      	lsls	r2, r5, #28
 800229c:	d50a      	bpl.n	80022b4 <Vector148+0x24>
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 800229e:	681a      	ldr	r2, [r3, #0]
    _can_wakeup_isr(canp);
 80022a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 80022a2:	f022 0202 	bic.w	r2, r2, #2
    canp->state = CAN_READY;
 80022a6:	2103      	movs	r1, #3
 80022a8:	7021      	strb	r1, [r4, #0]
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 80022aa:	601a      	str	r2, [r3, #0]
    _can_wakeup_isr(canp);
 80022ac:	b116      	cbz	r6, 80022b4 <Vector148+0x24>
 80022ae:	2100      	movs	r1, #0
 80022b0:	4620      	mov	r0, r4
 80022b2:	47b0      	blx	r6
  if (msr & CAN_MSR_ERRI) {
 80022b4:	076b      	lsls	r3, r5, #29
 80022b6:	d506      	bpl.n	80022c6 <Vector148+0x36>
    uint32_t esr = canp->can->ESR;
 80022b8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    _can_error_isr(canp, flags | (eventflags_t)(esr << 16U));
 80022ba:	6a23      	ldr	r3, [r4, #32]
    uint32_t esr = canp->can->ESR;
 80022bc:	6991      	ldr	r1, [r2, #24]
    _can_error_isr(canp, flags | (eventflags_t)(esr << 16U));
 80022be:	b113      	cbz	r3, 80022c6 <Vector148+0x36>
 80022c0:	0409      	lsls	r1, r1, #16
 80022c2:	4803      	ldr	r0, [pc, #12]	; (80022d0 <Vector148+0x40>)
 80022c4:	4798      	blx	r3
  OSAL_IRQ_PROLOGUE();

  can_lld_sce_handler(&CAND2);

  OSAL_IRQ_EPILOGUE();
}
 80022c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 80022ca:	f003 bb5d 	b.w	8005988 <_port_irq_epilogue>
 80022ce:	bf00      	nop
 80022d0:	200008b0 	.word	0x200008b0

080022d4 <can_lld_init>:
/**
 * @brief   Low level CAN driver initialization.
 *
 * @notapi
 */
void can_lld_init(void) {
 80022d4:	b538      	push	{r3, r4, r5, lr}

#if STM32_CAN_USE_CAN1
  /* Driver initialization.*/
  canObjectInit(&CAND1);
 80022d6:	4c3b      	ldr	r4, [pc, #236]	; (80023c4 <can_lld_init+0xf0>)
#endif
#endif

#if STM32_CAN_USE_CAN2
  /* Driver initialization.*/
  canObjectInit(&CAND2);
 80022d8:	4d3b      	ldr	r5, [pc, #236]	; (80023c8 <can_lld_init+0xf4>)
  canObjectInit(&CAND1);
 80022da:	4620      	mov	r0, r4
 80022dc:	f7fe fd2c 	bl	8000d38 <canObjectInit>
  CAND1.can = CAN1;
 80022e0:	4b3a      	ldr	r3, [pc, #232]	; (80023cc <can_lld_init+0xf8>)
 80022e2:	62a3      	str	r3, [r4, #40]	; 0x28
    nvicEnableVector(STM32_CAN1_TX_NUMBER, STM32_CAN_CAN1_IRQ_PRIORITY);
 80022e4:	210b      	movs	r1, #11
 80022e6:	2013      	movs	r0, #19
 80022e8:	f7ff facc 	bl	8001884 <nvicEnableVector>
    nvicEnableVector(STM32_CAN1_RX0_NUMBER, STM32_CAN_CAN1_IRQ_PRIORITY);
 80022ec:	210b      	movs	r1, #11
 80022ee:	2014      	movs	r0, #20
 80022f0:	f7ff fac8 	bl	8001884 <nvicEnableVector>
    nvicEnableVector(STM32_CAN1_RX1_NUMBER, STM32_CAN_CAN1_IRQ_PRIORITY);
 80022f4:	210b      	movs	r1, #11
 80022f6:	2015      	movs	r0, #21
 80022f8:	f7ff fac4 	bl	8001884 <nvicEnableVector>
    nvicEnableVector(STM32_CAN1_SCE_NUMBER, STM32_CAN_CAN1_IRQ_PRIORITY);
 80022fc:	210b      	movs	r1, #11
 80022fe:	2016      	movs	r0, #22
 8002300:	f7ff fac0 	bl	8001884 <nvicEnableVector>
  canObjectInit(&CAND2);
 8002304:	4628      	mov	r0, r5
 8002306:	f7fe fd17 	bl	8000d38 <canObjectInit>
  CAND2.can = CAN2;
 800230a:	4b31      	ldr	r3, [pc, #196]	; (80023d0 <can_lld_init+0xfc>)
 800230c:	62ab      	str	r3, [r5, #40]	; 0x28
#if defined(STM32_CAN2_UNIFIED_NUMBER)
    nvicEnableVector(STM32_CAN2_UNIFIED_NUMBER, STM32_CAN_CAN2_IRQ_PRIORITY);
#else
    nvicEnableVector(STM32_CAN2_TX_NUMBER, STM32_CAN_CAN2_IRQ_PRIORITY);
 800230e:	210b      	movs	r1, #11
 8002310:	203f      	movs	r0, #63	; 0x3f
 8002312:	f7ff fab7 	bl	8001884 <nvicEnableVector>
    nvicEnableVector(STM32_CAN2_RX0_NUMBER, STM32_CAN_CAN2_IRQ_PRIORITY);
 8002316:	210b      	movs	r1, #11
 8002318:	2040      	movs	r0, #64	; 0x40
 800231a:	f7ff fab3 	bl	8001884 <nvicEnableVector>
    nvicEnableVector(STM32_CAN2_RX1_NUMBER, STM32_CAN_CAN2_IRQ_PRIORITY);
 800231e:	210b      	movs	r1, #11
 8002320:	2041      	movs	r0, #65	; 0x41
 8002322:	f7ff faaf 	bl	8001884 <nvicEnableVector>
    nvicEnableVector(STM32_CAN2_SCE_NUMBER, STM32_CAN_CAN2_IRQ_PRIORITY);
 8002326:	210b      	movs	r1, #11
 8002328:	2042      	movs	r0, #66	; 0x42
 800232a:	f7ff faab 	bl	8001884 <nvicEnableVector>
    rccEnableCAN1(true);
 800232e:	4a29      	ldr	r2, [pc, #164]	; (80023d4 <can_lld_init+0x100>)
    canp->can->FMR = (canp->can->FMR & 0xFFFF0000) | CAN_FMR_FINIT;
 8002330:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    rccEnableCAN1(true);
 8002332:	6c10      	ldr	r0, [r2, #64]	; 0x40
    canp->can->FMR = (canp->can->FMR & 0xFFFF0000) | CAN_FMR_FINIT;
 8002334:	4c28      	ldr	r4, [pc, #160]	; (80023d8 <can_lld_init+0x104>)
    rccEnableCAN1(true);
 8002336:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 800233a:	6410      	str	r0, [r2, #64]	; 0x40
 800233c:	6e10      	ldr	r0, [r2, #96]	; 0x60
 800233e:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8002342:	6610      	str	r0, [r2, #96]	; 0x60
 8002344:	6e11      	ldr	r1, [r2, #96]	; 0x60
    canp->can->FMR = (canp->can->FMR & 0xFFFF0000) | CAN_FMR_FINIT;
 8002346:	f8d3 0200 	ldr.w	r0, [r3, #512]	; 0x200
 800234a:	4020      	ands	r0, r4
 800234c:	f040 0001 	orr.w	r0, r0, #1
 8002350:	f8c3 0200 	str.w	r0, [r3, #512]	; 0x200
    canp->can->FMR = (canp->can->FMR & 0xFFFF0000) | (can2sb << 8) | CAN_FMR_FINIT;
 8002354:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 8002358:	4021      	ands	r1, r4
 800235a:	f441 6160 	orr.w	r1, r1, #3584	; 0xe00
    canp->can->sFilterRegister[0].FR1 = 0;
 800235e:	2000      	movs	r0, #0
    canp->can->FMR = (canp->can->FMR & 0xFFFF0000) | (can2sb << 8) | CAN_FMR_FINIT;
 8002360:	f041 0101 	orr.w	r1, r1, #1
    canp->can->FS1R = 1;
 8002364:	2401      	movs	r4, #1
    canp->can->FMR = (canp->can->FMR & 0xFFFF0000) | (can2sb << 8) | CAN_FMR_FINIT;
 8002366:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
    canp->can->sFilterRegister[0].FR1 = 0;
 800236a:	f8c3 0240 	str.w	r0, [r3, #576]	; 0x240
    canp->can->sFilterRegister[0].FR2 = 0;
 800236e:	f8c3 0244 	str.w	r0, [r3, #580]	; 0x244
      canp->can->sFilterRegister[can2sb].FR1 = 0;
 8002372:	f8c3 02b0 	str.w	r0, [r3, #688]	; 0x2b0
      canp->can->sFilterRegister[can2sb].FR2 = 0;
 8002376:	f8c3 02b4 	str.w	r0, [r3, #692]	; 0x2b4
    canp->can->FM1R = 0;
 800237a:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    canp->can->FFA1R = 0;
 800237e:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
    canp->can->FS1R = 1;
 8002382:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c
    canp->can->FA1R = 1;
 8002386:	f8c3 421c 	str.w	r4, [r3, #540]	; 0x21c
      canp->can->FS1R |= 1 << can2sb;
 800238a:	f8d3 120c 	ldr.w	r1, [r3, #524]	; 0x20c
 800238e:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8002392:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
      canp->can->FA1R |= 1 << can2sb;
 8002396:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 800239a:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800239e:	f8c3 121c 	str.w	r1, [r3, #540]	; 0x21c
  canp->can->FMR &= ~CAN_FMR_FINIT;
 80023a2:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 80023a6:	f021 0101 	bic.w	r1, r1, #1
 80023aa:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
    rccDisableCAN1();
 80023ae:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80023b0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80023b4:	6413      	str	r3, [r2, #64]	; 0x40
 80023b6:	6e13      	ldr	r3, [r2, #96]	; 0x60
 80023b8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80023bc:	6613      	str	r3, [r2, #96]	; 0x60
 80023be:	6e13      	ldr	r3, [r2, #96]	; 0x60
#if STM32_HAS_CAN3
#if STM32_CAN_USE_CAN3
  can_lld_set_filters(&CAND3, STM32_CAN3_MAX_FILTERS, 0, NULL);
#endif
#endif
}
 80023c0:	bd38      	pop	{r3, r4, r5, pc}
 80023c2:	bf00      	nop
 80023c4:	20000884 	.word	0x20000884
 80023c8:	200008b0 	.word	0x200008b0
 80023cc:	40006400 	.word	0x40006400
 80023d0:	40006800 	.word	0x40006800
 80023d4:	40023800 	.word	0x40023800
 80023d8:	ffff0000 	.word	0xffff0000

080023dc <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 80023dc:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80023de:	4b07      	ldr	r3, [pc, #28]	; (80023fc <Vector6C+0x20>)
  DMA1->LIFCR = flags << 0U;
  if (dma.streams[0].func)
 80023e0:	4807      	ldr	r0, [pc, #28]	; (8002400 <Vector6C+0x24>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80023e2:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
 80023e4:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80023e6:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
 80023ea:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
 80023ec:	b10a      	cbz	r2, 80023f2 <Vector6C+0x16>
    dma.streams[0].func(dma.streams[0].param, flags);
 80023ee:	6880      	ldr	r0, [r0, #8]
 80023f0:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 80023f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 80023f6:	f003 bac7 	b.w	8005988 <_port_irq_epilogue>
 80023fa:	bf00      	nop
 80023fc:	40026000 	.word	0x40026000
 8002400:	200008dc 	.word	0x200008dc

08002404 <Vector70>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002404:	4b08      	ldr	r3, [pc, #32]	; (8002428 <Vector70+0x24>)
  DMA1->LIFCR = flags << 6U;
  if (dma.streams[1].func)
 8002406:	4809      	ldr	r0, [pc, #36]	; (800242c <Vector70+0x28>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002408:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[1].func)
 800240a:	68c2      	ldr	r2, [r0, #12]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 800240c:	0989      	lsrs	r1, r1, #6
 800240e:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8002412:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 6U;
 8002414:	018c      	lsls	r4, r1, #6
 8002416:	609c      	str	r4, [r3, #8]
  if (dma.streams[1].func)
 8002418:	b10a      	cbz	r2, 800241e <Vector70+0x1a>
    dma.streams[1].func(dma.streams[1].param, flags);
 800241a:	6900      	ldr	r0, [r0, #16]
 800241c:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800241e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002422:	f003 bab1 	b.w	8005988 <_port_irq_epilogue>
 8002426:	bf00      	nop
 8002428:	40026000 	.word	0x40026000
 800242c:	200008dc 	.word	0x200008dc

08002430 <Vector74>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002430:	4b08      	ldr	r3, [pc, #32]	; (8002454 <Vector74+0x24>)
  DMA1->LIFCR = flags << 16U;
  if (dma.streams[2].func)
 8002432:	4809      	ldr	r0, [pc, #36]	; (8002458 <Vector74+0x28>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002434:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[2].func)
 8002436:	6942      	ldr	r2, [r0, #20]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002438:	0c09      	lsrs	r1, r1, #16
 800243a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 800243e:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 16U;
 8002440:	040c      	lsls	r4, r1, #16
 8002442:	609c      	str	r4, [r3, #8]
  if (dma.streams[2].func)
 8002444:	b10a      	cbz	r2, 800244a <Vector74+0x1a>
    dma.streams[2].func(dma.streams[2].param, flags);
 8002446:	6980      	ldr	r0, [r0, #24]
 8002448:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800244a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800244e:	f003 ba9b 	b.w	8005988 <_port_irq_epilogue>
 8002452:	bf00      	nop
 8002454:	40026000 	.word	0x40026000
 8002458:	200008dc 	.word	0x200008dc

0800245c <Vector78>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 800245c:	4b08      	ldr	r3, [pc, #32]	; (8002480 <Vector78+0x24>)
  DMA1->LIFCR = flags << 22U;
  if (dma.streams[3].func)
 800245e:	4809      	ldr	r0, [pc, #36]	; (8002484 <Vector78+0x28>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002460:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[3].func)
 8002462:	69c2      	ldr	r2, [r0, #28]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002464:	0d89      	lsrs	r1, r1, #22
 8002466:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 800246a:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 22U;
 800246c:	058c      	lsls	r4, r1, #22
 800246e:	609c      	str	r4, [r3, #8]
  if (dma.streams[3].func)
 8002470:	b10a      	cbz	r2, 8002476 <Vector78+0x1a>
    dma.streams[3].func(dma.streams[3].param, flags);
 8002472:	6a00      	ldr	r0, [r0, #32]
 8002474:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 8002476:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800247a:	f003 ba85 	b.w	8005988 <_port_irq_epilogue>
 800247e:	bf00      	nop
 8002480:	40026000 	.word	0x40026000
 8002484:	200008dc 	.word	0x200008dc

08002488 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8002488:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800248a:	4b07      	ldr	r3, [pc, #28]	; (80024a8 <Vector7C+0x20>)
  DMA1->HIFCR = flags << 0U;
  if (dma.streams[4].func)
 800248c:	4807      	ldr	r0, [pc, #28]	; (80024ac <Vector7C+0x24>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800248e:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
 8002490:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002492:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
 8002496:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
 8002498:	b10a      	cbz	r2, 800249e <Vector7C+0x16>
    dma.streams[4].func(dma.streams[4].param, flags);
 800249a:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800249c:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800249e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 80024a2:	f003 ba71 	b.w	8005988 <_port_irq_epilogue>
 80024a6:	bf00      	nop
 80024a8:	40026000 	.word	0x40026000
 80024ac:	200008dc 	.word	0x200008dc

080024b0 <Vector80>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80024b0:	4b08      	ldr	r3, [pc, #32]	; (80024d4 <Vector80+0x24>)
  DMA1->HIFCR = flags << 6U;
  if (dma.streams[5].func)
 80024b2:	4809      	ldr	r0, [pc, #36]	; (80024d8 <Vector80+0x28>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80024b4:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[5].func)
 80024b6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80024b8:	0989      	lsrs	r1, r1, #6
 80024ba:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 80024be:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 6U;
 80024c0:	018c      	lsls	r4, r1, #6
 80024c2:	60dc      	str	r4, [r3, #12]
  if (dma.streams[5].func)
 80024c4:	b10a      	cbz	r2, 80024ca <Vector80+0x1a>
    dma.streams[5].func(dma.streams[5].param, flags);
 80024c6:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80024c8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 80024ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80024ce:	f003 ba5b 	b.w	8005988 <_port_irq_epilogue>
 80024d2:	bf00      	nop
 80024d4:	40026000 	.word	0x40026000
 80024d8:	200008dc 	.word	0x200008dc

080024dc <Vector84>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80024dc:	4b08      	ldr	r3, [pc, #32]	; (8002500 <Vector84+0x24>)
  DMA1->HIFCR = flags << 16U;
  if (dma.streams[6].func)
 80024de:	4809      	ldr	r0, [pc, #36]	; (8002504 <Vector84+0x28>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80024e0:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[6].func)
 80024e2:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80024e4:	0c09      	lsrs	r1, r1, #16
 80024e6:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 80024ea:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 16U;
 80024ec:	040c      	lsls	r4, r1, #16
 80024ee:	60dc      	str	r4, [r3, #12]
  if (dma.streams[6].func)
 80024f0:	b10a      	cbz	r2, 80024f6 <Vector84+0x1a>
    dma.streams[6].func(dma.streams[6].param, flags);
 80024f2:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80024f4:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 80024f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80024fa:	f003 ba45 	b.w	8005988 <_port_irq_epilogue>
 80024fe:	bf00      	nop
 8002500:	40026000 	.word	0x40026000
 8002504:	200008dc 	.word	0x200008dc

08002508 <VectorFC>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002508:	4b08      	ldr	r3, [pc, #32]	; (800252c <VectorFC+0x24>)
  DMA1->HIFCR = flags << 22U;
  if (dma.streams[7].func)
 800250a:	4809      	ldr	r0, [pc, #36]	; (8002530 <VectorFC+0x28>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 800250c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[7].func)
 800250e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002510:	0d89      	lsrs	r1, r1, #22
 8002512:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8002516:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 22U;
 8002518:	058c      	lsls	r4, r1, #22
 800251a:	60dc      	str	r4, [r3, #12]
  if (dma.streams[7].func)
 800251c:	b10a      	cbz	r2, 8002522 <VectorFC+0x1a>
    dma.streams[7].func(dma.streams[7].param, flags);
 800251e:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8002520:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 8002522:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002526:	f003 ba2f 	b.w	8005988 <_port_irq_epilogue>
 800252a:	bf00      	nop
 800252c:	40026000 	.word	0x40026000
 8002530:	200008dc 	.word	0x200008dc

08002534 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8002534:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002536:	4b07      	ldr	r3, [pc, #28]	; (8002554 <Vector120+0x20>)
  DMA2->LIFCR = flags << 0U;
  if (dma.streams[8].func)
 8002538:	4807      	ldr	r0, [pc, #28]	; (8002558 <Vector120+0x24>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 800253a:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
 800253c:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 800253e:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
 8002542:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
 8002544:	b10a      	cbz	r2, 800254a <Vector120+0x16>
    dma.streams[8].func(dma.streams[8].param, flags);
 8002546:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8002548:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800254a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 800254e:	f003 ba1b 	b.w	8005988 <_port_irq_epilogue>
 8002552:	bf00      	nop
 8002554:	40026400 	.word	0x40026400
 8002558:	200008dc 	.word	0x200008dc

0800255c <Vector124>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 800255c:	4b08      	ldr	r3, [pc, #32]	; (8002580 <Vector124+0x24>)
  DMA2->LIFCR = flags << 6U;
  if (dma.streams[9].func)
 800255e:	4809      	ldr	r0, [pc, #36]	; (8002584 <Vector124+0x28>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002560:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[9].func)
 8002562:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002564:	0989      	lsrs	r1, r1, #6
 8002566:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 800256a:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 6U;
 800256c:	018c      	lsls	r4, r1, #6
 800256e:	609c      	str	r4, [r3, #8]
  if (dma.streams[9].func)
 8002570:	b10a      	cbz	r2, 8002576 <Vector124+0x1a>
    dma.streams[9].func(dma.streams[9].param, flags);
 8002572:	6d00      	ldr	r0, [r0, #80]	; 0x50
 8002574:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 8002576:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800257a:	f003 ba05 	b.w	8005988 <_port_irq_epilogue>
 800257e:	bf00      	nop
 8002580:	40026400 	.word	0x40026400
 8002584:	200008dc 	.word	0x200008dc

08002588 <Vector128>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002588:	4b08      	ldr	r3, [pc, #32]	; (80025ac <Vector128+0x24>)
  DMA2->LIFCR = flags << 16U;
  if (dma.streams[10].func)
 800258a:	4809      	ldr	r0, [pc, #36]	; (80025b0 <Vector128+0x28>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 800258c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[10].func)
 800258e:	6d42      	ldr	r2, [r0, #84]	; 0x54
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002590:	0c09      	lsrs	r1, r1, #16
 8002592:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 8002596:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 16U;
 8002598:	040c      	lsls	r4, r1, #16
 800259a:	609c      	str	r4, [r3, #8]
  if (dma.streams[10].func)
 800259c:	b10a      	cbz	r2, 80025a2 <Vector128+0x1a>
    dma.streams[10].func(dma.streams[10].param, flags);
 800259e:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80025a0:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 80025a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80025a6:	f003 b9ef 	b.w	8005988 <_port_irq_epilogue>
 80025aa:	bf00      	nop
 80025ac:	40026400 	.word	0x40026400
 80025b0:	200008dc 	.word	0x200008dc

080025b4 <Vector12C>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80025b4:	4b08      	ldr	r3, [pc, #32]	; (80025d8 <Vector12C+0x24>)
  DMA2->LIFCR = flags << 22U;
  if (dma.streams[11].func)
 80025b6:	4809      	ldr	r0, [pc, #36]	; (80025dc <Vector12C+0x28>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80025b8:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[11].func)
 80025ba:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80025bc:	0d89      	lsrs	r1, r1, #22
 80025be:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 80025c2:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 22U;
 80025c4:	058c      	lsls	r4, r1, #22
 80025c6:	609c      	str	r4, [r3, #8]
  if (dma.streams[11].func)
 80025c8:	b10a      	cbz	r2, 80025ce <Vector12C+0x1a>
    dma.streams[11].func(dma.streams[11].param, flags);
 80025ca:	6e00      	ldr	r0, [r0, #96]	; 0x60
 80025cc:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 80025ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80025d2:	f003 b9d9 	b.w	8005988 <_port_irq_epilogue>
 80025d6:	bf00      	nop
 80025d8:	40026400 	.word	0x40026400
 80025dc:	200008dc 	.word	0x200008dc

080025e0 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 80025e0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80025e2:	4b07      	ldr	r3, [pc, #28]	; (8002600 <Vector130+0x20>)
  DMA2->HIFCR = flags << 0U;
  if (dma.streams[12].func)
 80025e4:	4807      	ldr	r0, [pc, #28]	; (8002604 <Vector130+0x24>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80025e6:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
 80025e8:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80025ea:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
 80025ee:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
 80025f0:	b10a      	cbz	r2, 80025f6 <Vector130+0x16>
    dma.streams[12].func(dma.streams[12].param, flags);
 80025f2:	6e80      	ldr	r0, [r0, #104]	; 0x68
 80025f4:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 80025f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 80025fa:	f003 b9c5 	b.w	8005988 <_port_irq_epilogue>
 80025fe:	bf00      	nop
 8002600:	40026400 	.word	0x40026400
 8002604:	200008dc 	.word	0x200008dc

08002608 <Vector150>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002608:	4b08      	ldr	r3, [pc, #32]	; (800262c <Vector150+0x24>)
  DMA2->HIFCR = flags << 6U;
  if (dma.streams[13].func)
 800260a:	4809      	ldr	r0, [pc, #36]	; (8002630 <Vector150+0x28>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 800260c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[13].func)
 800260e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002610:	0989      	lsrs	r1, r1, #6
 8002612:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8002616:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 6U;
 8002618:	018c      	lsls	r4, r1, #6
 800261a:	60dc      	str	r4, [r3, #12]
  if (dma.streams[13].func)
 800261c:	b10a      	cbz	r2, 8002622 <Vector150+0x1a>
    dma.streams[13].func(dma.streams[13].param, flags);
 800261e:	6f00      	ldr	r0, [r0, #112]	; 0x70
 8002620:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 8002622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002626:	f003 b9af 	b.w	8005988 <_port_irq_epilogue>
 800262a:	bf00      	nop
 800262c:	40026400 	.word	0x40026400
 8002630:	200008dc 	.word	0x200008dc

08002634 <Vector154>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002634:	4b08      	ldr	r3, [pc, #32]	; (8002658 <Vector154+0x24>)
  DMA2->HIFCR = flags << 16U;
  if (dma.streams[14].func)
 8002636:	4809      	ldr	r0, [pc, #36]	; (800265c <Vector154+0x28>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002638:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[14].func)
 800263a:	6f42      	ldr	r2, [r0, #116]	; 0x74
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 800263c:	0c09      	lsrs	r1, r1, #16
 800263e:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8002642:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 16U;
 8002644:	040c      	lsls	r4, r1, #16
 8002646:	60dc      	str	r4, [r3, #12]
  if (dma.streams[14].func)
 8002648:	b10a      	cbz	r2, 800264e <Vector154+0x1a>
    dma.streams[14].func(dma.streams[14].param, flags);
 800264a:	6f80      	ldr	r0, [r0, #120]	; 0x78
 800264c:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800264e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002652:	f003 b999 	b.w	8005988 <_port_irq_epilogue>
 8002656:	bf00      	nop
 8002658:	40026400 	.word	0x40026400
 800265c:	200008dc 	.word	0x200008dc

08002660 <Vector158>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002660:	4b08      	ldr	r3, [pc, #32]	; (8002684 <Vector158+0x24>)
  DMA2->HIFCR = flags << 22U;
  if (dma.streams[15].func)
 8002662:	4809      	ldr	r0, [pc, #36]	; (8002688 <Vector158+0x28>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002664:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[15].func)
 8002666:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002668:	0d89      	lsrs	r1, r1, #22
 800266a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 800266e:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 22U;
 8002670:	058c      	lsls	r4, r1, #22
 8002672:	60dc      	str	r4, [r3, #12]
  if (dma.streams[15].func)
 8002674:	b112      	cbz	r2, 800267c <Vector158+0x1c>
    dma.streams[15].func(dma.streams[15].param, flags);
 8002676:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 800267a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800267c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002680:	f003 b982 	b.w	8005988 <_port_irq_epilogue>
 8002684:	40026400 	.word	0x40026400
 8002688:	200008dc 	.word	0x200008dc

0800268c <dmaInit>:
/**
 * @brief   STM32 DMA helper initialization.
 *
 * @init
 */
void dmaInit(void) {
 800268c:	b4f0      	push	{r4, r5, r6, r7}
  unsigned i;

  dma.allocated_mask = 0U;
 800268e:	4a1e      	ldr	r2, [pc, #120]	; (8002708 <dmaInit+0x7c>)
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 8002690:	4c1e      	ldr	r4, [pc, #120]	; (800270c <dmaInit+0x80>)
 8002692:	491f      	ldr	r1, [pc, #124]	; (8002710 <dmaInit+0x84>)
 8002694:	4d1f      	ldr	r5, [pc, #124]	; (8002714 <dmaInit+0x88>)
 8002696:	4820      	ldr	r0, [pc, #128]	; (8002718 <dmaInit+0x8c>)
 8002698:	4f20      	ldr	r7, [pc, #128]	; (800271c <dmaInit+0x90>)
 800269a:	4e21      	ldr	r6, [pc, #132]	; (8002720 <dmaInit+0x94>)
  dma.allocated_mask = 0U;
 800269c:	2300      	movs	r3, #0
    dma.streams[i].func = NULL;
 800269e:	e9c2 3300 	strd	r3, r3, [r2]
 80026a2:	60d3      	str	r3, [r2, #12]
 80026a4:	6153      	str	r3, [r2, #20]
 80026a6:	61d3      	str	r3, [r2, #28]
 80026a8:	6253      	str	r3, [r2, #36]	; 0x24
 80026aa:	62d3      	str	r3, [r2, #44]	; 0x2c
 80026ac:	6353      	str	r3, [r2, #52]	; 0x34
 80026ae:	63d3      	str	r3, [r2, #60]	; 0x3c
 80026b0:	6453      	str	r3, [r2, #68]	; 0x44
 80026b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026b4:	6553      	str	r3, [r2, #84]	; 0x54
 80026b6:	65d3      	str	r3, [r2, #92]	; 0x5c
 80026b8:	6653      	str	r3, [r2, #100]	; 0x64
 80026ba:	66d3      	str	r3, [r2, #108]	; 0x6c
 80026bc:	6753      	str	r3, [r2, #116]	; 0x74
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 80026be:	3c70      	subs	r4, #112	; 0x70
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 80026c0:	603b      	str	r3, [r7, #0]
 80026c2:	6033      	str	r3, [r6, #0]
 80026c4:	600b      	str	r3, [r1, #0]
 80026c6:	602b      	str	r3, [r5, #0]
 80026c8:	6723      	str	r3, [r4, #112]	; 0x70
 80026ca:	6003      	str	r3, [r0, #0]
 80026cc:	660b      	str	r3, [r1, #96]	; 0x60
 80026ce:	662b      	str	r3, [r5, #96]	; 0x60
 80026d0:	f8c4 3410 	str.w	r3, [r4, #1040]	; 0x410
 80026d4:	f8c0 33a0 	str.w	r3, [r0, #928]	; 0x3a0
 80026d8:	f8c1 3400 	str.w	r3, [r1, #1024]	; 0x400
 80026dc:	f8c5 3400 	str.w	r3, [r5, #1024]	; 0x400
 80026e0:	f8c4 3470 	str.w	r3, [r4, #1136]	; 0x470
 80026e4:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
 80026e8:	f8c1 3460 	str.w	r3, [r1, #1120]	; 0x460
  DMA1->LIFCR = 0xFFFFFFFFU;
 80026ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 80026f0:	f8c5 3460 	str.w	r3, [r5, #1120]	; 0x460
    dma.streams[i].func = NULL;
 80026f4:	67d3      	str	r3, [r2, #124]	; 0x7c
  DMA1->LIFCR = 0xFFFFFFFFU;
 80026f6:	60a1      	str	r1, [r4, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 80026f8:	60e1      	str	r1, [r4, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 80026fa:	f8c0 1380 	str.w	r1, [r0, #896]	; 0x380
  DMA2->HIFCR = 0xFFFFFFFFU;
}
 80026fe:	bcf0      	pop	{r4, r5, r6, r7}
  DMA2->HIFCR = 0xFFFFFFFFU;
 8002700:	f8c0 1384 	str.w	r1, [r0, #900]	; 0x384
}
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	200008dc 	.word	0x200008dc
 800270c:	40026070 	.word	0x40026070
 8002710:	40026040 	.word	0x40026040
 8002714:	40026058 	.word	0x40026058
 8002718:	40026088 	.word	0x40026088
 800271c:	40026010 	.word	0x40026010
 8002720:	40026028 	.word	0x40026028

08002724 <dmaStreamAllocI>:
    osalDbgCheck(false);
  }

  for (i = startid; i <= endid; i++) {
    uint32_t mask = (1U << i);
    if ((dma.allocated_mask & mask) == 0U) {
 8002724:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 80027ec <dmaStreamAllocI+0xc8>
  if (id < STM32_DMA_STREAMS) {
 8002728:	280f      	cmp	r0, #15
                                          void *param) {
 800272a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (id < STM32_DMA_STREAMS) {
 800272c:	bf98      	it	ls
 800272e:	4607      	movls	r7, r0
    if ((dma.allocated_mask & mask) == 0U) {
 8002730:	f8dc 0000 	ldr.w	r0, [ip]
  if (id < STM32_DMA_STREAMS) {
 8002734:	bf98      	it	ls
 8002736:	463c      	movls	r4, r7
    uint32_t mask = (1U << i);
 8002738:	2601      	movs	r6, #1
 800273a:	fa06 f504 	lsl.w	r5, r6, r4
    if ((dma.allocated_mask & mask) == 0U) {
 800273e:	4228      	tst	r0, r5
 8002740:	d005      	beq.n	800274e <dmaStreamAllocI+0x2a>
  for (i = startid; i <= endid; i++) {
 8002742:	3401      	adds	r4, #1
 8002744:	42a7      	cmp	r7, r4
 8002746:	d2f8      	bcs.n	800273a <dmaStreamAllocI+0x16>

      return dmastp;
    }
  }

  return NULL;
 8002748:	2700      	movs	r7, #0
}
 800274a:	4638      	mov	r0, r7
 800274c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      dma.allocated_mask  |= mask;
 800274e:	4328      	orrs	r0, r5
      dma.streams[i].func  = func;
 8002750:	eb0c 07c4 	add.w	r7, ip, r4, lsl #3
      dma.allocated_mask  |= mask;
 8002754:	f8cc 0000 	str.w	r0, [ip]
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 8002758:	4e22      	ldr	r6, [pc, #136]	; (80027e4 <dmaStreamAllocI+0xc0>)
 800275a:	ea4f 0c44 	mov.w	ip, r4, lsl #1
      dma.streams[i].param = param;
 800275e:	e9c7 2301 	strd	r2, r3, [r7, #4]
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 8002762:	f015 0fff 	tst.w	r5, #255	; 0xff
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 8002766:	eb0c 0704 	add.w	r7, ip, r4
 800276a:	eb06 0787 	add.w	r7, r6, r7, lsl #2
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 800276e:	d009      	beq.n	8002784 <dmaStreamAllocI+0x60>
        rccEnableDMA1(true);
 8002770:	4b1d      	ldr	r3, [pc, #116]	; (80027e8 <dmaStreamAllocI+0xc4>)
 8002772:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002774:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
 8002778:	6318      	str	r0, [r3, #48]	; 0x30
 800277a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800277c:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
 8002780:	6518      	str	r0, [r3, #80]	; 0x50
 8002782:	6d1b      	ldr	r3, [r3, #80]	; 0x50
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 8002784:	f415 4f7f 	tst.w	r5, #65280	; 0xff00
 8002788:	d009      	beq.n	800279e <dmaStreamAllocI+0x7a>
        rccEnableDMA2(true);
 800278a:	4b17      	ldr	r3, [pc, #92]	; (80027e8 <dmaStreamAllocI+0xc4>)
 800278c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800278e:	f440 0080 	orr.w	r0, r0, #4194304	; 0x400000
 8002792:	6318      	str	r0, [r3, #48]	; 0x30
 8002794:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8002796:	f440 0080 	orr.w	r0, r0, #4194304	; 0x400000
 800279a:	6518      	str	r0, [r3, #80]	; 0x50
 800279c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
      dmaStreamDisable(dmastp);
 800279e:	eb0c 0304 	add.w	r3, ip, r4
 80027a2:	f856 0023 	ldr.w	r0, [r6, r3, lsl #2]
 80027a6:	6803      	ldr	r3, [r0, #0]
 80027a8:	f023 031f 	bic.w	r3, r3, #31
 80027ac:	6003      	str	r3, [r0, #0]
 80027ae:	6803      	ldr	r3, [r0, #0]
 80027b0:	f013 0301 	ands.w	r3, r3, #1
 80027b4:	d1fb      	bne.n	80027ae <dmaStreamAllocI+0x8a>
 80027b6:	4464      	add	r4, ip
 80027b8:	eb06 0684 	add.w	r6, r6, r4, lsl #2
 80027bc:	243d      	movs	r4, #61	; 0x3d
 80027be:	f896 c009 	ldrb.w	ip, [r6, #9]
 80027c2:	6875      	ldr	r5, [r6, #4]
 80027c4:	fa04 f40c 	lsl.w	r4, r4, ip
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 80027c8:	f04f 0c21 	mov.w	ip, #33	; 0x21
      dmaStreamDisable(dmastp);
 80027cc:	602c      	str	r4, [r5, #0]
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 80027ce:	6003      	str	r3, [r0, #0]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 80027d0:	f8c0 c014 	str.w	ip, [r0, #20]
      if (func != NULL) {
 80027d4:	2a00      	cmp	r2, #0
 80027d6:	d0b8      	beq.n	800274a <dmaStreamAllocI+0x26>
        nvicEnableVector(dmastp->vector, priority);
 80027d8:	7af0      	ldrb	r0, [r6, #11]
 80027da:	f7ff f853 	bl	8001884 <nvicEnableVector>
}
 80027de:	4638      	mov	r0, r7
 80027e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027e2:	bf00      	nop
 80027e4:	08006644 	.word	0x08006644
 80027e8:	40023800 	.word	0x40023800
 80027ec:	200008dc 	.word	0x200008dc

080027f0 <dmaStreamFree>:
 *
 * @param[in] dmastp    pointer to a stm32_dma_stream_t structure
 *
 * @api
 */
void dmaStreamFree(const stm32_dma_stream_t *dmastp) {
 80027f0:	b510      	push	{r4, lr}
 80027f2:	2320      	movs	r3, #32
 80027f4:	4604      	mov	r4, r0
 80027f6:	f383 8811 	msr	BASEPRI, r3
  nvicDisableVector(dmastp->vector);
 80027fa:	7ac0      	ldrb	r0, [r0, #11]
 80027fc:	f7ff f85c 	bl	80018b8 <nvicDisableVector>
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 8002800:	4912      	ldr	r1, [pc, #72]	; (800284c <dmaStreamFree+0x5c>)
 8002802:	7aa0      	ldrb	r0, [r4, #10]
 8002804:	680b      	ldr	r3, [r1, #0]
 8002806:	2201      	movs	r2, #1
 8002808:	4082      	lsls	r2, r0
 800280a:	ea23 0302 	bic.w	r3, r3, r2
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 800280e:	f013 0fff 	tst.w	r3, #255	; 0xff
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 8002812:	600b      	str	r3, [r1, #0]
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 8002814:	d109      	bne.n	800282a <dmaStreamFree+0x3a>
    rccDisableDMA1();
 8002816:	4a0e      	ldr	r2, [pc, #56]	; (8002850 <dmaStreamFree+0x60>)
 8002818:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800281a:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
 800281e:	6311      	str	r1, [r2, #48]	; 0x30
 8002820:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8002822:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
 8002826:	6511      	str	r1, [r2, #80]	; 0x50
 8002828:	6d12      	ldr	r2, [r2, #80]	; 0x50
  if ((dma.allocated_mask & STM32_DMA2_STREAMS_MASK) == 0U) {
 800282a:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
 800282e:	d109      	bne.n	8002844 <dmaStreamFree+0x54>
    rccDisableDMA2();
 8002830:	4b07      	ldr	r3, [pc, #28]	; (8002850 <dmaStreamFree+0x60>)
 8002832:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002834:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8002838:	631a      	str	r2, [r3, #48]	; 0x30
 800283a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800283c:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8002840:	651a      	str	r2, [r3, #80]	; 0x50
 8002842:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002844:	2300      	movs	r3, #0
 8002846:	f383 8811 	msr	BASEPRI, r3

  osalSysLock();
  dmaStreamFreeI(dmastp);
  osalSysUnlock();
}
 800284a:	bd10      	pop	{r4, pc}
 800284c:	200008dc 	.word	0x200008dc
 8002850:	40023800 	.word	0x40023800

08002854 <_pal_lld_init>:
  tqp->next = (thread_t *)tqp;
 8002854:	4b31      	ldr	r3, [pc, #196]	; (800291c <_pal_lld_init+0xc8>)
/**
 * @brief   PAL driver initialization.
 *
 * @notapi
 */
void _pal_lld_init(void) {
 8002856:	b470      	push	{r4, r5, r6}
 8002858:	f103 0110 	add.w	r1, r3, #16
 800285c:	f103 0520 	add.w	r5, r3, #32
 8002860:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8002864:	f103 0040 	add.w	r0, r3, #64	; 0x40
  tqp->prev = (thread_t *)tqp;
 8002868:	e9c3 1104 	strd	r1, r1, [r3, #16]
  tqp->next = (thread_t *)tqp;
 800286c:	f103 0150 	add.w	r1, r3, #80	; 0x50

#if PAL_USE_CALLBACKS || PAL_USE_WAIT || defined(__DOXYGEN__)
  unsigned i;

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
 8002870:	2200      	movs	r2, #0
  tqp->prev = (thread_t *)tqp;
 8002872:	e9c3 5508 	strd	r5, r5, [r3, #32]
 8002876:	e9c3 440c 	strd	r4, r4, [r3, #48]	; 0x30
  tqp->next = (thread_t *)tqp;
 800287a:	f103 0560 	add.w	r5, r3, #96	; 0x60
 800287e:	f103 0470 	add.w	r4, r3, #112	; 0x70
  tqp->prev = (thread_t *)tqp;
 8002882:	e9c3 0010 	strd	r0, r0, [r3, #64]	; 0x40
 8002886:	e9c3 1114 	strd	r1, r1, [r3, #80]	; 0x50
  tqp->next = (thread_t *)tqp;
 800288a:	f103 0080 	add.w	r0, r3, #128	; 0x80
 800288e:	f103 0190 	add.w	r1, r3, #144	; 0x90
  tqp->prev = (thread_t *)tqp;
 8002892:	e9c3 5518 	strd	r5, r5, [r3, #96]	; 0x60
  tqp->next = (thread_t *)tqp;
 8002896:	f103 06a0 	add.w	r6, r3, #160	; 0xa0
  tqp->prev = (thread_t *)tqp;
 800289a:	e9c3 441c 	strd	r4, r4, [r3, #112]	; 0x70
  tqp->next = (thread_t *)tqp;
 800289e:	f103 05b0 	add.w	r5, r3, #176	; 0xb0
 80028a2:	e9c3 2202 	strd	r2, r2, [r3, #8]
 80028a6:	e9c3 2206 	strd	r2, r2, [r3, #24]
 80028aa:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
 80028ae:	e9c3 220e 	strd	r2, r2, [r3, #56]	; 0x38
 80028b2:	e9c3 2212 	strd	r2, r2, [r3, #72]	; 0x48
 80028b6:	e9c3 2216 	strd	r2, r2, [r3, #88]	; 0x58
 80028ba:	e9c3 221a 	strd	r2, r2, [r3, #104]	; 0x68
 80028be:	f103 04c0 	add.w	r4, r3, #192	; 0xc0
  tqp->prev = (thread_t *)tqp;
 80028c2:	e9c3 3300 	strd	r3, r3, [r3]
 80028c6:	e9c3 221e 	strd	r2, r2, [r3, #120]	; 0x78
 80028ca:	e9c3 0020 	strd	r0, r0, [r3, #128]	; 0x80
 80028ce:	e9c3 2222 	strd	r2, r2, [r3, #136]	; 0x88
 80028d2:	e9c3 2226 	strd	r2, r2, [r3, #152]	; 0x98
 80028d6:	e9c3 222a 	strd	r2, r2, [r3, #168]	; 0xa8
 80028da:	e9c3 222e 	strd	r2, r2, [r3, #184]	; 0xb8
 80028de:	e9c3 2232 	strd	r2, r2, [r3, #200]	; 0xc8
 80028e2:	e9c3 2236 	strd	r2, r2, [r3, #216]	; 0xd8
 80028e6:	e9c3 223a 	strd	r2, r2, [r3, #232]	; 0xe8
 80028ea:	e9c3 223e 	strd	r2, r2, [r3, #248]	; 0xf8
 80028ee:	e9c3 1124 	strd	r1, r1, [r3, #144]	; 0x90
  tqp->next = (thread_t *)tqp;
 80028f2:	f103 00d0 	add.w	r0, r3, #208	; 0xd0
 80028f6:	f103 01e0 	add.w	r1, r3, #224	; 0xe0
 80028fa:	f103 02f0 	add.w	r2, r3, #240	; 0xf0
  tqp->prev = (thread_t *)tqp;
 80028fe:	e9c3 6628 	strd	r6, r6, [r3, #160]	; 0xa0
 8002902:	e9c3 552c 	strd	r5, r5, [r3, #176]	; 0xb0
 8002906:	e9c3 4430 	strd	r4, r4, [r3, #192]	; 0xc0
 800290a:	e9c3 0034 	strd	r0, r0, [r3, #208]	; 0xd0
 800290e:	e9c3 1138 	strd	r1, r1, [r3, #224]	; 0xe0
 8002912:	e9c3 223c 	strd	r2, r2, [r3, #240]	; 0xf0
  }
#endif
}
 8002916:	bc70      	pop	{r4, r5, r6}
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	20000960 	.word	0x20000960

08002920 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 8002920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8002924:	f002 0903 	and.w	r9, r2, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 8002928:	f3c2 0e80 	ubfx	lr, r2, #2, #1
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 800292c:	f3c2 0cc1 	ubfx	ip, r2, #3, #2
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
 8002930:	f3c2 1741 	ubfx	r7, r2, #5, #2
  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8002934:	46c8      	mov	r8, r9
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 8002936:	f3c2 12c3 	ubfx	r2, r2, #7, #4
  uint32_t bit     = 0;
 800293a:	2600      	movs	r6, #0
  while (true) {
    if ((mask & 1) != 0) {
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m1 = 1 << bit;
 800293c:	f04f 0a01 	mov.w	sl, #1
 8002940:	e016      	b.n	8002970 <_pal_lld_setgroupmode+0x50>
        port->MODER   = (port->MODER & ~m2) | moder;
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
 8002942:	f8d0 b000 	ldr.w	fp, [r0]
 8002946:	ea03 030b 	and.w	r3, r3, fp
 800294a:	ea43 0308 	orr.w	r3, r3, r8
        if (bit < 8)
 800294e:	2e07      	cmp	r6, #7
        port->MODER   = (port->MODER & ~m2) | moder;
 8002950:	6003      	str	r3, [r0, #0]
        if (bit < 8)
 8002952:	d844      	bhi.n	80029de <_pal_lld_setgroupmode+0xbe>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8002954:	6a03      	ldr	r3, [r0, #32]
 8002956:	401d      	ands	r5, r3
 8002958:	432c      	orrs	r4, r5
 800295a:	6204      	str	r4, [r0, #32]
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
      }
    }
    mask >>= 1;
    if (!mask)
 800295c:	0849      	lsrs	r1, r1, #1
 800295e:	d03c      	beq.n	80029da <_pal_lld_setgroupmode+0xba>
      return;
    otyper <<= 1;
 8002960:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
    ospeedr <<= 2;
 8002964:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
    pupdr <<= 2;
 8002968:	00bf      	lsls	r7, r7, #2
    moder <<= 2;
 800296a:	ea4f 0888 	mov.w	r8, r8, lsl #2
    bit++;
 800296e:	3601      	adds	r6, #1
    if ((mask & 1) != 0) {
 8002970:	07cb      	lsls	r3, r1, #31
 8002972:	d5f3      	bpl.n	800295c <_pal_lld_setgroupmode+0x3c>
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8002974:	6843      	ldr	r3, [r0, #4]
      m1 = 1 << bit;
 8002976:	fa0a f406 	lsl.w	r4, sl, r6
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 800297a:	ea23 0304 	bic.w	r3, r3, r4
 800297e:	ea43 030e 	orr.w	r3, r3, lr
 8002982:	6043      	str	r3, [r0, #4]
      m2 = 3 << (bit * 2);
 8002984:	2503      	movs	r5, #3
 8002986:	0073      	lsls	r3, r6, #1
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8002988:	6884      	ldr	r4, [r0, #8]
      m2 = 3 << (bit * 2);
 800298a:	fa05 f303 	lsl.w	r3, r5, r3
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 800298e:	43db      	mvns	r3, r3
 8002990:	401c      	ands	r4, r3
 8002992:	ea44 040c 	orr.w	r4, r4, ip
 8002996:	6084      	str	r4, [r0, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8002998:	68c5      	ldr	r5, [r0, #12]
      altrmask = altr << ((bit & 7) * 4);
 800299a:	f006 0407 	and.w	r4, r6, #7
 800299e:	00a4      	lsls	r4, r4, #2
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 80029a0:	401d      	ands	r5, r3
      m4 = 15 << ((bit & 7) * 4);
 80029a2:	f04f 0b0f 	mov.w	fp, #15
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 80029a6:	433d      	orrs	r5, r7
      m4 = 15 << ((bit & 7) * 4);
 80029a8:	fa0b fb04 	lsl.w	fp, fp, r4
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 80029ac:	f1b9 0f02 	cmp.w	r9, #2
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 80029b0:	60c5      	str	r5, [r0, #12]
      altrmask = altr << ((bit & 7) * 4);
 80029b2:	fa02 f404 	lsl.w	r4, r2, r4
 80029b6:	ea6f 050b 	mvn.w	r5, fp
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 80029ba:	d1c2      	bne.n	8002942 <_pal_lld_setgroupmode+0x22>
        if (bit < 8)
 80029bc:	2e07      	cmp	r6, #7
 80029be:	d813      	bhi.n	80029e8 <_pal_lld_setgroupmode+0xc8>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 80029c0:	f8d0 b020 	ldr.w	fp, [r0, #32]
 80029c4:	ea0b 0505 	and.w	r5, fp, r5
 80029c8:	432c      	orrs	r4, r5
 80029ca:	6204      	str	r4, [r0, #32]
        port->MODER   = (port->MODER & ~m2) | moder;
 80029cc:	6804      	ldr	r4, [r0, #0]
 80029ce:	4023      	ands	r3, r4
 80029d0:	ea43 0308 	orr.w	r3, r3, r8
    if (!mask)
 80029d4:	0849      	lsrs	r1, r1, #1
        port->MODER   = (port->MODER & ~m2) | moder;
 80029d6:	6003      	str	r3, [r0, #0]
    if (!mask)
 80029d8:	d1c2      	bne.n	8002960 <_pal_lld_setgroupmode+0x40>
  }
}
 80029da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 80029de:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80029e0:	401d      	ands	r5, r3
 80029e2:	432c      	orrs	r4, r5
 80029e4:	6244      	str	r4, [r0, #36]	; 0x24
 80029e6:	e7b9      	b.n	800295c <_pal_lld_setgroupmode+0x3c>
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 80029e8:	f8d0 b024 	ldr.w	fp, [r0, #36]	; 0x24
 80029ec:	ea0b 0505 	and.w	r5, fp, r5
 80029f0:	432c      	orrs	r4, r5
 80029f2:	6244      	str	r4, [r0, #36]	; 0x24
 80029f4:	e7ea      	b.n	80029cc <_pal_lld_setgroupmode+0xac>
 80029f6:	bf00      	nop

080029f8 <i2c_lld_init>:
  i2cObjectInit(&I2CD3);
#endif
#if SW_I2C_USE_I2C4
  i2cObjectInit(&I2CD4);
#endif
}
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop

080029fc <Vector14C>:
/**
 * @brief   OTG1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 80029fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  stm32_otg_t *otgp = usbp->otg;
 8002a00:	4cba      	ldr	r4, [pc, #744]	; (8002cec <Vector14C+0x2f0>)
 8002a02:	f8d4 a054 	ldr.w	sl, [r4, #84]	; 0x54
  sts  = otgp->GINTSTS;
 8002a06:	f8da 2014 	ldr.w	r2, [sl, #20]
  sts &= otgp->GINTMSK;
 8002a0a:	f8da 3018 	ldr.w	r3, [sl, #24]
 8002a0e:	ea02 0b03 	and.w	fp, r2, r3
  if (sts & GINTSTS_USBRST) {
 8002a12:	f41b 5580 	ands.w	r5, fp, #4096	; 0x1000
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 8002a16:	b085      	sub	sp, #20
  otgp->GINTSTS = sts;
 8002a18:	f8ca b014 	str.w	fp, [sl, #20]
  if (sts & GINTSTS_USBRST) {
 8002a1c:	f040 815e 	bne.w	8002cdc <Vector14C+0x2e0>
  if (sts & GINTSTS_WKUPINT) {
 8002a20:	f1bb 0f00 	cmp.w	fp, #0
 8002a24:	db4c      	blt.n	8002ac0 <Vector14C+0xc4>
  if (sts & GINTSTS_USBSUSP) {
 8002a26:	f41b 6f00 	tst.w	fp, #2048	; 0x800
 8002a2a:	f040 8123 	bne.w	8002c74 <Vector14C+0x278>
  if (sts & GINTSTS_ENUMDNE) {
 8002a2e:	f41b 5f00 	tst.w	fp, #8192	; 0x2000
 8002a32:	d00e      	beq.n	8002a52 <Vector14C+0x56>
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 8002a34:	f8da 3808 	ldr.w	r3, [sl, #2056]	; 0x808
 8002a38:	f013 0f06 	tst.w	r3, #6
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 8002a3c:	f8da 300c 	ldr.w	r3, [sl, #12]
 8002a40:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8002a44:	bf0c      	ite	eq
 8002a46:	f443 5310 	orreq.w	r3, r3, #9216	; 0x2400
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 8002a4a:	f443 53a0 	orrne.w	r3, r3, #5120	; 0x1400
 8002a4e:	f8ca 300c 	str.w	r3, [sl, #12]
  if (sts & GINTSTS_SOF) {
 8002a52:	f01b 0f08 	tst.w	fp, #8
 8002a56:	d004      	beq.n	8002a62 <Vector14C+0x66>
    _usb_isr_invoke_sof_cb(usbp);
 8002a58:	6863      	ldr	r3, [r4, #4]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	b10b      	cbz	r3, 8002a62 <Vector14C+0x66>
 8002a5e:	48a3      	ldr	r0, [pc, #652]	; (8002cec <Vector14C+0x2f0>)
 8002a60:	4798      	blx	r3
  if (sts & GINTSTS_IISOIXFR) {
 8002a62:	f41b 1f80 	tst.w	fp, #1048576	; 0x100000
 8002a66:	d179      	bne.n	8002b5c <Vector14C+0x160>
  if (sts & GINTSTS_IISOOXFR) {
 8002a68:	f41b 1f00 	tst.w	fp, #2097152	; 0x200000
 8002a6c:	f040 810a 	bne.w	8002c84 <Vector14C+0x288>
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 8002a70:	f01b 0f10 	tst.w	fp, #16
 8002a74:	d13b      	bne.n	8002aee <Vector14C+0xf2>
  if (sts & GINTSTS_OEPINT) {
 8002a76:	f41b 2f00 	tst.w	fp, #524288	; 0x80000
  src = otgp->DAINT;
 8002a7a:	f8da 5818 	ldr.w	r5, [sl, #2072]	; 0x818
  if (sts & GINTSTS_OEPINT) {
 8002a7e:	d00b      	beq.n	8002a98 <Vector14C+0x9c>
    if (src & (1 << 16))
 8002a80:	03e9      	lsls	r1, r5, #15
 8002a82:	f100 8360 	bmi.w	8003146 <Vector14C+0x74a>
    if (src & (1 << 17))
 8002a86:	03a9      	lsls	r1, r5, #14
 8002a88:	f100 8338 	bmi.w	80030fc <Vector14C+0x700>
    if (src & (1 << 18))
 8002a8c:	0369      	lsls	r1, r5, #13
 8002a8e:	f100 8310 	bmi.w	80030b2 <Vector14C+0x6b6>
    if (src & (1 << 19))
 8002a92:	0329      	lsls	r1, r5, #12
 8002a94:	f100 818b 	bmi.w	8002dae <Vector14C+0x3b2>
  if (sts & GINTSTS_IEPINT) {
 8002a98:	f41b 2f80 	tst.w	fp, #262144	; 0x40000
 8002a9c:	d00b      	beq.n	8002ab6 <Vector14C+0xba>
    if (src & (1 << 0))
 8002a9e:	07e9      	lsls	r1, r5, #31
 8002aa0:	f100 823f 	bmi.w	8002f22 <Vector14C+0x526>
    if (src & (1 << 1))
 8002aa4:	07a9      	lsls	r1, r5, #30
 8002aa6:	f100 81d9 	bmi.w	8002e5c <Vector14C+0x460>
    if (src & (1 << 2))
 8002aaa:	0769      	lsls	r1, r5, #29
 8002aac:	f100 829e 	bmi.w	8002fec <Vector14C+0x5f0>
    if (src & (1 << 3))
 8002ab0:	072d      	lsls	r5, r5, #28
 8002ab2:	f100 811d 	bmi.w	8002cf0 <Vector14C+0x2f4>
  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
}
 8002ab6:	b005      	add	sp, #20
 8002ab8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8002abc:	f002 bf64 	b.w	8005988 <_port_irq_epilogue>
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 8002ac0:	f8da 3e00 	ldr.w	r3, [sl, #3584]	; 0xe00
 8002ac4:	079a      	lsls	r2, r3, #30
 8002ac6:	d005      	beq.n	8002ad4 <Vector14C+0xd8>
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8002ac8:	f8da 3e00 	ldr.w	r3, [sl, #3584]	; 0xe00
 8002acc:	f023 0303 	bic.w	r3, r3, #3
 8002ad0:	f8ca 3e00 	str.w	r3, [sl, #3584]	; 0xe00
    otgp->DCTL &= ~DCTL_RWUSIG;
 8002ad4:	f8da 3804 	ldr.w	r3, [sl, #2052]	; 0x804
    _usb_wakeup(usbp);
 8002ad8:	4884      	ldr	r0, [pc, #528]	; (8002cec <Vector14C+0x2f0>)
    otgp->DCTL &= ~DCTL_RWUSIG;
 8002ada:	f023 0301 	bic.w	r3, r3, #1
 8002ade:	f8ca 3804 	str.w	r3, [sl, #2052]	; 0x804
    _usb_wakeup(usbp);
 8002ae2:	f7fe fc55 	bl	8001390 <_usb_wakeup>
  if (sts & GINTSTS_USBSUSP) {
 8002ae6:	f41b 6f00 	tst.w	fp, #2048	; 0x800
 8002aea:	d0a0      	beq.n	8002a2e <Vector14C+0x32>
 8002aec:	e0c2      	b.n	8002c74 <Vector14C+0x278>
  sts = usbp->otg->GRXSTSP;
 8002aee:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8002af0:	6a2b      	ldr	r3, [r5, #32]
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 8002af2:	f403 11f0 	and.w	r1, r3, #1966080	; 0x1e0000
 8002af6:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
  cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
 8002afa:	f3c3 120a 	ubfx	r2, r3, #4, #11
  ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 8002afe:	f003 030f 	and.w	r3, r3, #15
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 8002b02:	f000 8179 	beq.w	8002df8 <Vector14C+0x3fc>
 8002b06:	f5b1 2f40 	cmp.w	r1, #786432	; 0xc0000
 8002b0a:	d1b4      	bne.n	8002a76 <Vector14C+0x7a>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 8002b0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	6a1e      	ldr	r6, [r3, #32]
  while (i < n) {
 8002b14:	2a00      	cmp	r2, #0
 8002b16:	d0ae      	beq.n	8002a76 <Vector14C+0x7a>
 8002b18:	1e53      	subs	r3, r2, #1
 8002b1a:	2b07      	cmp	r3, #7
 8002b1c:	bf28      	it	cs
 8002b1e:	2307      	movcs	r3, #7
  uint32_t w = 0;
 8002b20:	2000      	movs	r0, #0
 8002b22:	3301      	adds	r3, #1
  size_t i = 0;
 8002b24:	4601      	mov	r1, r0
      w = *fifop;
 8002b26:	f505 5780 	add.w	r7, r5, #4096	; 0x1000
    if ((i & 3) == 0){
 8002b2a:	f011 0f03 	tst.w	r1, #3
 8002b2e:	f040 8185 	bne.w	8002e3c <Vector14C+0x440>
      w = *fifop;
 8002b32:	6838      	ldr	r0, [r7, #0]
      *buf++ = (uint8_t)w;
 8002b34:	f806 0b01 	strb.w	r0, [r6], #1
    i++;
 8002b38:	3101      	adds	r1, #1
  while (i < n) {
 8002b3a:	428b      	cmp	r3, r1
      w >>= 8;
 8002b3c:	ea4f 2010 	mov.w	r0, r0, lsr #8
  while (i < n) {
 8002b40:	d1f3      	bne.n	8002b2a <Vector14C+0x12e>
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d997      	bls.n	8002a76 <Vector14C+0x7a>
      w = *fifop;
 8002b46:	f505 5580 	add.w	r5, r5, #4096	; 0x1000
    if ((i & 3) == 0){
 8002b4a:	f013 0f03 	tst.w	r3, #3
    i++;
 8002b4e:	f103 0301 	add.w	r3, r3, #1
      w = *fifop;
 8002b52:	bf08      	it	eq
 8002b54:	6829      	ldreq	r1, [r5, #0]
  while (i < n) {
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d1f7      	bne.n	8002b4a <Vector14C+0x14e>
 8002b5a:	e78c      	b.n	8002a76 <Vector14C+0x7a>
  stm32_otg_t *otgp = usbp->otg;
 8002b5c:	f8d4 8054 	ldr.w	r8, [r4, #84]	; 0x54
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002b60:	f04f 0900 	mov.w	r9, #0
      _usb_isr_invoke_in_cb(usbp, ep);
 8002b64:	e9cd ab00 	strd	sl, fp, [sp]
 8002b68:	e009      	b.n	8002b7e <Vector14C+0x182>
 8002b6a:	f109 0c01 	add.w	ip, r9, #1
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002b6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	fa5f f98c 	uxtb.w	r9, ip
 8002b76:	4599      	cmp	r9, r3
 8002b78:	464d      	mov	r5, r9
 8002b7a:	f200 8168 	bhi.w	8002e4e <Vector14C+0x452>
 8002b7e:	eb08 1249 	add.w	r2, r8, r9, lsl #5
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 8002b82:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002b86:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002b8a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002b8e:	d1ec      	bne.n	8002b6a <Vector14C+0x16e>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 8002b90:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	dae8      	bge.n	8002b6a <Vector14C+0x16e>
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 8002b98:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002b9c:	f043 4390 	orr.w	r3, r3, #1207959552	; 0x48000000
 8002ba0:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 8002ba4:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	dbfb      	blt.n	8002ba4 <Vector14C+0x1a8>
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8002bac:	01ad      	lsls	r5, r5, #6
      otg_txfifo_flush(usbp, ep);
 8002bae:	6d62      	ldr	r2, [r4, #84]	; 0x54
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8002bb0:	f045 0520 	orr.w	r5, r5, #32
 8002bb4:	6115      	str	r5, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8002bb6:	6913      	ldr	r3, [r2, #16]
 8002bb8:	069b      	lsls	r3, r3, #26
 8002bba:	d4fc      	bmi.n	8002bb6 <Vector14C+0x1ba>
      _usb_isr_invoke_in_cb(usbp, ep);
 8002bbc:	f109 0502 	add.w	r5, r9, #2
 8002bc0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  chSysPolledDelayX(cycles);
 8002bc4:	2012      	movs	r0, #18
 8002bc6:	f002 f9fb 	bl	8004fc0 <chSysPolledDelayX>
 8002bca:	686b      	ldr	r3, [r5, #4]
 8002bcc:	8921      	ldrh	r1, [r4, #8]
 8002bce:	689e      	ldr	r6, [r3, #8]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	fa02 f209 	lsl.w	r2, r2, r9
 8002bd6:	ea21 0202 	bic.w	r2, r1, r2
 8002bda:	8122      	strh	r2, [r4, #8]
 8002bdc:	b11e      	cbz	r6, 8002be6 <Vector14C+0x1ea>
 8002bde:	4649      	mov	r1, r9
 8002be0:	4842      	ldr	r0, [pc, #264]	; (8002cec <Vector14C+0x2f0>)
 8002be2:	47b0      	blx	r6
 8002be4:	686b      	ldr	r3, [r5, #4]
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002be6:	f8d3 e014 	ldr.w	lr, [r3, #20]
 8002bea:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002bec:	9202      	str	r2, [sp, #8]
 8002bee:	e9de a700 	ldrd	sl, r7, [lr]
 8002bf2:	4557      	cmp	r7, sl
 8002bf4:	bf28      	it	cs
 8002bf6:	f109 0c01 	addcs.w	ip, r9, #1
 8002bfa:	f080 82f8 	bcs.w	80031ee <Vector14C+0x7f2>
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002bfe:	eb02 1249 	add.w	r2, r2, r9, lsl #5
    if (n > usbp->epc[ep]->in_maxsize)
 8002c02:	f8b3 b010 	ldrh.w	fp, [r3, #16]
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002c06:	f8d2 3918 	ldr.w	r3, [r2, #2328]	; 0x918
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8002c0a:	ebaa 0007 	sub.w	r0, sl, r7
 8002c0e:	4558      	cmp	r0, fp
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	bf28      	it	cs
 8002c14:	4658      	movcs	r0, fp
 8002c16:	ebb0 0f83 	cmp.w	r0, r3, lsl #2
 8002c1a:	f109 0c01 	add.w	ip, r9, #1
 8002c1e:	d8a6      	bhi.n	8002b6e <Vector14C+0x172>
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8002c20:	9b02      	ldr	r3, [sp, #8]
 8002c22:	f8de 6008 	ldr.w	r6, [lr, #8]
 8002c26:	f8cd 900c 	str.w	r9, [sp, #12]
 8002c2a:	eb03 350c 	add.w	r5, r3, ip, lsl #12
 8002c2e:	4691      	mov	r9, r2
    *fifop = *((uint32_t *)buf);
 8002c30:	6833      	ldr	r3, [r6, #0]
 8002c32:	602b      	str	r3, [r5, #0]
    if (n <= 4) {
 8002c34:	2804      	cmp	r0, #4
 8002c36:	d90a      	bls.n	8002c4e <Vector14C+0x252>
 8002c38:	1f42      	subs	r2, r0, #5
 8002c3a:	f022 0203 	bic.w	r2, r2, #3
 8002c3e:	3204      	adds	r2, #4
 8002c40:	4432      	add	r2, r6
 8002c42:	4633      	mov	r3, r6
    *fifop = *((uint32_t *)buf);
 8002c44:	f853 1f04 	ldr.w	r1, [r3, #4]!
 8002c48:	6029      	str	r1, [r5, #0]
    if (n <= 4) {
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d1fa      	bne.n	8002c44 <Vector14C+0x248>
    usbp->epc[ep]->in_state->txcnt += n;
 8002c4e:	4407      	add	r7, r0
    usbp->epc[ep]->in_state->txbuf += n;
 8002c50:	4406      	add	r6, r0
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002c52:	4557      	cmp	r7, sl
    usbp->epc[ep]->in_state->txcnt += n;
 8002c54:	e9ce 7601 	strd	r7, r6, [lr, #4]
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002c58:	f080 82c7 	bcs.w	80031ea <Vector14C+0x7ee>
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8002c5c:	ebaa 0007 	sub.w	r0, sl, r7
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002c60:	f8d9 3918 	ldr.w	r3, [r9, #2328]	; 0x918
 8002c64:	4558      	cmp	r0, fp
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	bf28      	it	cs
 8002c6a:	4658      	movcs	r0, fp
 8002c6c:	ebb0 0f83 	cmp.w	r0, r3, lsl #2
 8002c70:	d9de      	bls.n	8002c30 <Vector14C+0x234>
 8002c72:	e77c      	b.n	8002b6e <Vector14C+0x172>
    _usb_suspend(usbp);
 8002c74:	481d      	ldr	r0, [pc, #116]	; (8002cec <Vector14C+0x2f0>)
 8002c76:	f7fe fb7b 	bl	8001370 <_usb_suspend>
  if (sts & GINTSTS_ENUMDNE) {
 8002c7a:	f41b 5f00 	tst.w	fp, #8192	; 0x2000
 8002c7e:	f43f aee8 	beq.w	8002a52 <Vector14C+0x56>
 8002c82:	e6d7      	b.n	8002a34 <Vector14C+0x38>
  stm32_otg_t *otgp = usbp->otg;
 8002c84:	6d66      	ldr	r6, [r4, #84]	; 0x54
      _usb_isr_invoke_out_cb(usbp, ep);
 8002c86:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8002cec <Vector14C+0x2f0>
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002c8a:	2500      	movs	r5, #0
      _usb_isr_invoke_out_cb(usbp, ep);
 8002c8c:	2701      	movs	r7, #1
 8002c8e:	e006      	b.n	8002c9e <Vector14C+0x2a2>
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002c90:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002c92:	3501      	adds	r5, #1
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	b2ed      	uxtb	r5, r5
 8002c98:	429d      	cmp	r5, r3
 8002c9a:	f63f aee9 	bhi.w	8002a70 <Vector14C+0x74>
 8002c9e:	eb06 1245 	add.w	r2, r6, r5, lsl #5
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 8002ca2:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8002ca6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002caa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002cae:	d1ef      	bne.n	8002c90 <Vector14C+0x294>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 8002cb0:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	daeb      	bge.n	8002c90 <Vector14C+0x294>
      _usb_isr_invoke_out_cb(usbp, ep);
 8002cb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8002cbc:	8962      	ldrh	r2, [r4, #10]
 8002cbe:	68d9      	ldr	r1, [r3, #12]
 8002cc0:	fa07 f305 	lsl.w	r3, r7, r5
 8002cc4:	f8d1 900c 	ldr.w	r9, [r1, #12]
 8002cc8:	ea22 0303 	bic.w	r3, r2, r3
 8002ccc:	4629      	mov	r1, r5
 8002cce:	4640      	mov	r0, r8
 8002cd0:	8163      	strh	r3, [r4, #10]
 8002cd2:	f1b9 0f00 	cmp.w	r9, #0
 8002cd6:	d0db      	beq.n	8002c90 <Vector14C+0x294>
 8002cd8:	47c8      	blx	r9
 8002cda:	e7d9      	b.n	8002c90 <Vector14C+0x294>
    _usb_reset(usbp);
 8002cdc:	4620      	mov	r0, r4
 8002cde:	f7fe fb2f 	bl	8001340 <_usb_reset>
}
 8002ce2:	b005      	add	sp, #20
 8002ce4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8002ce8:	f002 be4e 	b.w	8005988 <_port_irq_epilogue>
 8002cec:	20000a60 	.word	0x20000a60
  stm32_otg_t *otgp = usbp->otg;
 8002cf0:	6d65      	ldr	r5, [r4, #84]	; 0x54
  uint32_t epint = otgp->ie[ep].DIEPINT;
 8002cf2:	f8d5 6968 	ldr.w	r6, [r5, #2408]	; 0x968
  otgp->ie[ep].DIEPINT = epint;
 8002cf6:	f8c5 6968 	str.w	r6, [r5, #2408]	; 0x968
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 8002cfa:	07f0      	lsls	r0, r6, #31
 8002cfc:	d513      	bpl.n	8002d26 <Vector14C+0x32a>
 8002cfe:	f8d5 3810 	ldr.w	r3, [r5, #2064]	; 0x810
 8002d02:	07d9      	lsls	r1, r3, #31
 8002d04:	d50f      	bpl.n	8002d26 <Vector14C+0x32a>
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002d06:	69a1      	ldr	r1, [r4, #24]
 8002d08:	694b      	ldr	r3, [r1, #20]
    if (isp->txsize < isp->totsize) {
 8002d0a:	6818      	ldr	r0, [r3, #0]
 8002d0c:	68da      	ldr	r2, [r3, #12]
 8002d0e:	4290      	cmp	r0, r2
 8002d10:	f0c0 8296 	bcc.w	8003240 <Vector14C+0x844>
      _usb_isr_invoke_in_cb(usbp, ep);
 8002d14:	8923      	ldrh	r3, [r4, #8]
 8002d16:	688a      	ldr	r2, [r1, #8]
 8002d18:	f023 0308 	bic.w	r3, r3, #8
 8002d1c:	8123      	strh	r3, [r4, #8]
 8002d1e:	b112      	cbz	r2, 8002d26 <Vector14C+0x32a>
 8002d20:	2103      	movs	r1, #3
 8002d22:	48b1      	ldr	r0, [pc, #708]	; (8002fe8 <Vector14C+0x5ec>)
 8002d24:	4790      	blx	r2
  if ((epint & DIEPINT_TXFE) &&
 8002d26:	0632      	lsls	r2, r6, #24
 8002d28:	f57f aec5 	bpl.w	8002ab6 <Vector14C+0xba>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 8002d2c:	f8d5 3834 	ldr.w	r3, [r5, #2100]	; 0x834
  if ((epint & DIEPINT_TXFE) &&
 8002d30:	071b      	lsls	r3, r3, #28
 8002d32:	f57f aec0 	bpl.w	8002ab6 <Vector14C+0xba>
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002d36:	69a3      	ldr	r3, [r4, #24]
 8002d38:	f8d4 c054 	ldr.w	ip, [r4, #84]	; 0x54
 8002d3c:	695e      	ldr	r6, [r3, #20]
 8002d3e:	e9d6 7500 	ldrd	r7, r5, [r6]
 8002d42:	42af      	cmp	r7, r5
 8002d44:	f240 825d 	bls.w	8003202 <Vector14C+0x806>
    if (n > usbp->epc[ep]->in_maxsize)
 8002d48:	f8b3 e010 	ldrh.w	lr, [r3, #16]
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002d4c:	f8dc 3978 	ldr.w	r3, [ip, #2424]	; 0x978
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8002d50:	1b79      	subs	r1, r7, r5
 8002d52:	4571      	cmp	r1, lr
 8002d54:	bf28      	it	cs
 8002d56:	4671      	movcs	r1, lr
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	ebb1 0f83 	cmp.w	r1, r3, lsl #2
 8002d5e:	f63f aeaa 	bhi.w	8002ab6 <Vector14C+0xba>
 8002d62:	68b4      	ldr	r4, [r6, #8]
 8002d64:	f50c 4080 	add.w	r0, ip, #16384	; 0x4000
 8002d68:	46b8      	mov	r8, r7
    *fifop = *((uint32_t *)buf);
 8002d6a:	6823      	ldr	r3, [r4, #0]
 8002d6c:	6003      	str	r3, [r0, #0]
    if (n <= 4) {
 8002d6e:	2904      	cmp	r1, #4
 8002d70:	d90a      	bls.n	8002d88 <Vector14C+0x38c>
 8002d72:	1f4a      	subs	r2, r1, #5
 8002d74:	f022 0203 	bic.w	r2, r2, #3
 8002d78:	3204      	adds	r2, #4
 8002d7a:	4422      	add	r2, r4
 8002d7c:	4623      	mov	r3, r4
    *fifop = *((uint32_t *)buf);
 8002d7e:	f853 7f04 	ldr.w	r7, [r3, #4]!
 8002d82:	6007      	str	r7, [r0, #0]
    if (n <= 4) {
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d1fa      	bne.n	8002d7e <Vector14C+0x382>
    usbp->epc[ep]->in_state->txcnt += n;
 8002d88:	440d      	add	r5, r1
    usbp->epc[ep]->in_state->txbuf += n;
 8002d8a:	440c      	add	r4, r1
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002d8c:	45a8      	cmp	r8, r5
    usbp->epc[ep]->in_state->txcnt += n;
 8002d8e:	e9c6 5401 	strd	r5, r4, [r6, #4]
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002d92:	f240 8236 	bls.w	8003202 <Vector14C+0x806>
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8002d96:	eba8 0105 	sub.w	r1, r8, r5
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002d9a:	f8dc 3978 	ldr.w	r3, [ip, #2424]	; 0x978
 8002d9e:	4571      	cmp	r1, lr
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	bf28      	it	cs
 8002da4:	4671      	movcs	r1, lr
 8002da6:	ebb1 0f83 	cmp.w	r1, r3, lsl #2
 8002daa:	d9de      	bls.n	8002d6a <Vector14C+0x36e>
 8002dac:	e683      	b.n	8002ab6 <Vector14C+0xba>
  stm32_otg_t *otgp = usbp->otg;
 8002dae:	6d66      	ldr	r6, [r4, #84]	; 0x54
  uint32_t epint = otgp->oe[ep].DOEPINT;
 8002db0:	f8d6 7b68 	ldr.w	r7, [r6, #2920]	; 0xb68
  otgp->oe[ep].DOEPINT = epint;
 8002db4:	f8c6 7b68 	str.w	r7, [r6, #2920]	; 0xb68
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 8002db8:	073a      	lsls	r2, r7, #28
 8002dba:	d508      	bpl.n	8002dce <Vector14C+0x3d2>
 8002dbc:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 8002dc0:	071b      	lsls	r3, r3, #28
 8002dc2:	d504      	bpl.n	8002dce <Vector14C+0x3d2>
    _usb_isr_invoke_setup_cb(usbp, ep);
 8002dc4:	69a3      	ldr	r3, [r4, #24]
 8002dc6:	4888      	ldr	r0, [pc, #544]	; (8002fe8 <Vector14C+0x5ec>)
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2103      	movs	r1, #3
 8002dcc:	4798      	blx	r3
  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 8002dce:	07ff      	lsls	r7, r7, #31
 8002dd0:	f57f ae62 	bpl.w	8002a98 <Vector14C+0x9c>
 8002dd4:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 8002dd8:	07d8      	lsls	r0, r3, #31
 8002dda:	f57f ae5d 	bpl.w	8002a98 <Vector14C+0x9c>
    osp = usbp->epc[ep]->out_state;
 8002dde:	69a2      	ldr	r2, [r4, #24]
    _usb_isr_invoke_out_cb(usbp, ep);
 8002de0:	8963      	ldrh	r3, [r4, #10]
 8002de2:	68d2      	ldr	r2, [r2, #12]
 8002de4:	f023 0308 	bic.w	r3, r3, #8
 8002de8:	8163      	strh	r3, [r4, #10]
 8002dea:	2a00      	cmp	r2, #0
 8002dec:	f43f ae54 	beq.w	8002a98 <Vector14C+0x9c>
 8002df0:	2103      	movs	r1, #3
 8002df2:	487d      	ldr	r0, [pc, #500]	; (8002fe8 <Vector14C+0x5ec>)
 8002df4:	4790      	blx	r2
 8002df6:	e64f      	b.n	8002a98 <Vector14C+0x9c>
                            usbp->epc[ep]->out_state->rxbuf,
 8002df8:	1c98      	adds	r0, r3, #2
 8002dfa:	eb04 0380 	add.w	r3, r4, r0, lsl #2
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	6999      	ldr	r1, [r3, #24]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8002e02:	e9d1 3700 	ldrd	r3, r7, [r1]
 8002e06:	688e      	ldr	r6, [r1, #8]
 8002e08:	1bdb      	subs	r3, r3, r7
  while (i < n) {
 8002e0a:	b192      	cbz	r2, 8002e32 <Vector14C+0x436>
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	f040 81cc 	bne.w	80031aa <Vector14C+0x7ae>
      w = *fifop;
 8002e12:	f505 5580 	add.w	r5, r5, #4096	; 0x1000
    if ((i & 3) == 0){
 8002e16:	f013 0f03 	tst.w	r3, #3
    i++;
 8002e1a:	f103 0301 	add.w	r3, r3, #1
      w = *fifop;
 8002e1e:	bf08      	it	eq
 8002e20:	6829      	ldreq	r1, [r5, #0]
  while (i < n) {
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d8f7      	bhi.n	8002e16 <Vector14C+0x41a>
 8002e26:	eb04 0380 	add.w	r3, r4, r0, lsl #2
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	6999      	ldr	r1, [r3, #24]
 8002e2e:	e9d1 7601 	ldrd	r7, r6, [r1, #4]
    usbp->epc[ep]->out_state->rxbuf += cnt;
 8002e32:	4416      	add	r6, r2
    usbp->epc[ep]->out_state->rxcnt += cnt;
 8002e34:	443a      	add	r2, r7
 8002e36:	e9c1 2601 	strd	r2, r6, [r1, #4]
 8002e3a:	e61c      	b.n	8002a76 <Vector14C+0x7a>
    i++;
 8002e3c:	3101      	adds	r1, #1
  while (i < n) {
 8002e3e:	4299      	cmp	r1, r3
      *buf++ = (uint8_t)w;
 8002e40:	f806 0b01 	strb.w	r0, [r6], #1
      w >>= 8;
 8002e44:	ea4f 2010 	mov.w	r0, r0, lsr #8
  while (i < n) {
 8002e48:	f47f ae6f 	bne.w	8002b2a <Vector14C+0x12e>
 8002e4c:	e679      	b.n	8002b42 <Vector14C+0x146>
 8002e4e:	e9dd ab00 	ldrd	sl, fp, [sp]
  if (sts & GINTSTS_IISOOXFR) {
 8002e52:	f41b 1f00 	tst.w	fp, #2097152	; 0x200000
 8002e56:	f43f ae0b 	beq.w	8002a70 <Vector14C+0x74>
 8002e5a:	e713      	b.n	8002c84 <Vector14C+0x288>
  stm32_otg_t *otgp = usbp->otg;
 8002e5c:	6d66      	ldr	r6, [r4, #84]	; 0x54
  uint32_t epint = otgp->ie[ep].DIEPINT;
 8002e5e:	f8d6 7928 	ldr.w	r7, [r6, #2344]	; 0x928
  otgp->ie[ep].DIEPINT = epint;
 8002e62:	f8c6 7928 	str.w	r7, [r6, #2344]	; 0x928
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 8002e66:	07fa      	lsls	r2, r7, #31
 8002e68:	d513      	bpl.n	8002e92 <Vector14C+0x496>
 8002e6a:	f8d6 3810 	ldr.w	r3, [r6, #2064]	; 0x810
 8002e6e:	07db      	lsls	r3, r3, #31
 8002e70:	d50f      	bpl.n	8002e92 <Vector14C+0x496>
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002e72:	6921      	ldr	r1, [r4, #16]
 8002e74:	694b      	ldr	r3, [r1, #20]
    if (isp->txsize < isp->totsize) {
 8002e76:	6818      	ldr	r0, [r3, #0]
 8002e78:	68da      	ldr	r2, [r3, #12]
 8002e7a:	4290      	cmp	r0, r2
 8002e7c:	f0c0 8280 	bcc.w	8003380 <Vector14C+0x984>
      _usb_isr_invoke_in_cb(usbp, ep);
 8002e80:	8923      	ldrh	r3, [r4, #8]
 8002e82:	688a      	ldr	r2, [r1, #8]
 8002e84:	f023 0302 	bic.w	r3, r3, #2
 8002e88:	8123      	strh	r3, [r4, #8]
 8002e8a:	b112      	cbz	r2, 8002e92 <Vector14C+0x496>
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	4856      	ldr	r0, [pc, #344]	; (8002fe8 <Vector14C+0x5ec>)
 8002e90:	4790      	blx	r2
  if ((epint & DIEPINT_TXFE) &&
 8002e92:	063f      	lsls	r7, r7, #24
 8002e94:	f57f ae09 	bpl.w	8002aaa <Vector14C+0xae>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 8002e98:	f8d6 3834 	ldr.w	r3, [r6, #2100]	; 0x834
  if ((epint & DIEPINT_TXFE) &&
 8002e9c:	0798      	lsls	r0, r3, #30
 8002e9e:	f57f ae04 	bpl.w	8002aaa <Vector14C+0xae>
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002ea2:	6923      	ldr	r3, [r4, #16]
 8002ea4:	f8d4 8054 	ldr.w	r8, [r4, #84]	; 0x54
 8002ea8:	f8d3 c014 	ldr.w	ip, [r3, #20]
 8002eac:	e9dc e700 	ldrd	lr, r7, [ip]
 8002eb0:	45be      	cmp	lr, r7
 8002eb2:	f240 81ae 	bls.w	8003212 <Vector14C+0x816>
    if (n > usbp->epc[ep]->in_maxsize)
 8002eb6:	f8b3 9010 	ldrh.w	r9, [r3, #16]
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002eba:	f8d8 3938 	ldr.w	r3, [r8, #2360]	; 0x938
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8002ebe:	ebae 0107 	sub.w	r1, lr, r7
 8002ec2:	4549      	cmp	r1, r9
 8002ec4:	bf28      	it	cs
 8002ec6:	4649      	movcs	r1, r9
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	ebb1 0f83 	cmp.w	r1, r3, lsl #2
 8002ece:	f63f adec 	bhi.w	8002aaa <Vector14C+0xae>
 8002ed2:	f8dc 6008 	ldr.w	r6, [ip, #8]
 8002ed6:	f508 5000 	add.w	r0, r8, #8192	; 0x2000
 8002eda:	46aa      	mov	sl, r5
    *fifop = *((uint32_t *)buf);
 8002edc:	6833      	ldr	r3, [r6, #0]
 8002ede:	6003      	str	r3, [r0, #0]
    if (n <= 4) {
 8002ee0:	2904      	cmp	r1, #4
 8002ee2:	d90a      	bls.n	8002efa <Vector14C+0x4fe>
 8002ee4:	1f4a      	subs	r2, r1, #5
 8002ee6:	f022 0203 	bic.w	r2, r2, #3
 8002eea:	3204      	adds	r2, #4
 8002eec:	4432      	add	r2, r6
 8002eee:	4633      	mov	r3, r6
    *fifop = *((uint32_t *)buf);
 8002ef0:	f853 5f04 	ldr.w	r5, [r3, #4]!
 8002ef4:	6005      	str	r5, [r0, #0]
    if (n <= 4) {
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d1fa      	bne.n	8002ef0 <Vector14C+0x4f4>
    usbp->epc[ep]->in_state->txcnt += n;
 8002efa:	440f      	add	r7, r1
    usbp->epc[ep]->in_state->txbuf += n;
 8002efc:	440e      	add	r6, r1
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002efe:	4577      	cmp	r7, lr
    usbp->epc[ep]->in_state->txcnt += n;
 8002f00:	e9cc 7601 	strd	r7, r6, [ip, #4]
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002f04:	f080 8184 	bcs.w	8003210 <Vector14C+0x814>
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8002f08:	ebae 0107 	sub.w	r1, lr, r7
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002f0c:	f8d8 3938 	ldr.w	r3, [r8, #2360]	; 0x938
 8002f10:	4549      	cmp	r1, r9
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	bf28      	it	cs
 8002f16:	4649      	movcs	r1, r9
 8002f18:	ebb1 0f83 	cmp.w	r1, r3, lsl #2
 8002f1c:	d9de      	bls.n	8002edc <Vector14C+0x4e0>
 8002f1e:	4655      	mov	r5, sl
 8002f20:	e5c3      	b.n	8002aaa <Vector14C+0xae>
  stm32_otg_t *otgp = usbp->otg;
 8002f22:	6d66      	ldr	r6, [r4, #84]	; 0x54
  uint32_t epint = otgp->ie[ep].DIEPINT;
 8002f24:	f8d6 7908 	ldr.w	r7, [r6, #2312]	; 0x908
  otgp->ie[ep].DIEPINT = epint;
 8002f28:	f8c6 7908 	str.w	r7, [r6, #2312]	; 0x908
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 8002f2c:	07fa      	lsls	r2, r7, #31
 8002f2e:	d513      	bpl.n	8002f58 <Vector14C+0x55c>
 8002f30:	f8d6 3810 	ldr.w	r3, [r6, #2064]	; 0x810
 8002f34:	07db      	lsls	r3, r3, #31
 8002f36:	d50f      	bpl.n	8002f58 <Vector14C+0x55c>
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002f38:	68e1      	ldr	r1, [r4, #12]
 8002f3a:	694b      	ldr	r3, [r1, #20]
    if (isp->txsize < isp->totsize) {
 8002f3c:	6818      	ldr	r0, [r3, #0]
 8002f3e:	68da      	ldr	r2, [r3, #12]
 8002f40:	4290      	cmp	r0, r2
 8002f42:	f0c0 81e9 	bcc.w	8003318 <Vector14C+0x91c>
      _usb_isr_invoke_in_cb(usbp, ep);
 8002f46:	8923      	ldrh	r3, [r4, #8]
 8002f48:	688a      	ldr	r2, [r1, #8]
 8002f4a:	f023 0301 	bic.w	r3, r3, #1
 8002f4e:	8123      	strh	r3, [r4, #8]
 8002f50:	b112      	cbz	r2, 8002f58 <Vector14C+0x55c>
 8002f52:	2100      	movs	r1, #0
 8002f54:	4824      	ldr	r0, [pc, #144]	; (8002fe8 <Vector14C+0x5ec>)
 8002f56:	4790      	blx	r2
  if ((epint & DIEPINT_TXFE) &&
 8002f58:	063f      	lsls	r7, r7, #24
 8002f5a:	f57f ada3 	bpl.w	8002aa4 <Vector14C+0xa8>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 8002f5e:	f8d6 3834 	ldr.w	r3, [r6, #2100]	; 0x834
  if ((epint & DIEPINT_TXFE) &&
 8002f62:	07d8      	lsls	r0, r3, #31
 8002f64:	f57f ad9e 	bpl.w	8002aa4 <Vector14C+0xa8>
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002f68:	68e3      	ldr	r3, [r4, #12]
 8002f6a:	f8d4 8054 	ldr.w	r8, [r4, #84]	; 0x54
 8002f6e:	f8d3 c014 	ldr.w	ip, [r3, #20]
 8002f72:	e9dc e700 	ldrd	lr, r7, [ip]
 8002f76:	4577      	cmp	r7, lr
 8002f78:	f080 8153 	bcs.w	8003222 <Vector14C+0x826>
    if (n > usbp->epc[ep]->in_maxsize)
 8002f7c:	f8b3 9010 	ldrh.w	r9, [r3, #16]
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002f80:	f8d8 3918 	ldr.w	r3, [r8, #2328]	; 0x918
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8002f84:	ebae 0107 	sub.w	r1, lr, r7
 8002f88:	4549      	cmp	r1, r9
 8002f8a:	bf28      	it	cs
 8002f8c:	4649      	movcs	r1, r9
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	ebb1 0f83 	cmp.w	r1, r3, lsl #2
 8002f94:	f63f ad86 	bhi.w	8002aa4 <Vector14C+0xa8>
 8002f98:	f8dc 6008 	ldr.w	r6, [ip, #8]
 8002f9c:	f508 5080 	add.w	r0, r8, #4096	; 0x1000
 8002fa0:	46aa      	mov	sl, r5
    *fifop = *((uint32_t *)buf);
 8002fa2:	6833      	ldr	r3, [r6, #0]
 8002fa4:	6003      	str	r3, [r0, #0]
    if (n <= 4) {
 8002fa6:	2904      	cmp	r1, #4
 8002fa8:	d90a      	bls.n	8002fc0 <Vector14C+0x5c4>
 8002faa:	1f4a      	subs	r2, r1, #5
 8002fac:	f022 0203 	bic.w	r2, r2, #3
 8002fb0:	3204      	adds	r2, #4
 8002fb2:	4432      	add	r2, r6
 8002fb4:	4633      	mov	r3, r6
    *fifop = *((uint32_t *)buf);
 8002fb6:	f853 5f04 	ldr.w	r5, [r3, #4]!
 8002fba:	6005      	str	r5, [r0, #0]
    if (n <= 4) {
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d1fa      	bne.n	8002fb6 <Vector14C+0x5ba>
    usbp->epc[ep]->in_state->txcnt += n;
 8002fc0:	440f      	add	r7, r1
    usbp->epc[ep]->in_state->txbuf += n;
 8002fc2:	440e      	add	r6, r1
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002fc4:	4577      	cmp	r7, lr
    usbp->epc[ep]->in_state->txcnt += n;
 8002fc6:	e9cc 7601 	strd	r7, r6, [ip, #4]
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002fca:	f080 8129 	bcs.w	8003220 <Vector14C+0x824>
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8002fce:	ebae 0107 	sub.w	r1, lr, r7
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002fd2:	f8d8 3918 	ldr.w	r3, [r8, #2328]	; 0x918
 8002fd6:	4549      	cmp	r1, r9
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	bf28      	it	cs
 8002fdc:	4649      	movcs	r1, r9
 8002fde:	ebb1 0f83 	cmp.w	r1, r3, lsl #2
 8002fe2:	d9de      	bls.n	8002fa2 <Vector14C+0x5a6>
 8002fe4:	4655      	mov	r5, sl
 8002fe6:	e55d      	b.n	8002aa4 <Vector14C+0xa8>
 8002fe8:	20000a60 	.word	0x20000a60
  stm32_otg_t *otgp = usbp->otg;
 8002fec:	6d66      	ldr	r6, [r4, #84]	; 0x54
  uint32_t epint = otgp->ie[ep].DIEPINT;
 8002fee:	f8d6 7948 	ldr.w	r7, [r6, #2376]	; 0x948
  otgp->ie[ep].DIEPINT = epint;
 8002ff2:	f8c6 7948 	str.w	r7, [r6, #2376]	; 0x948
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 8002ff6:	07fa      	lsls	r2, r7, #31
 8002ff8:	d513      	bpl.n	8003022 <Vector14C+0x626>
 8002ffa:	f8d6 3810 	ldr.w	r3, [r6, #2064]	; 0x810
 8002ffe:	07db      	lsls	r3, r3, #31
 8003000:	d50f      	bpl.n	8003022 <Vector14C+0x626>
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8003002:	6961      	ldr	r1, [r4, #20]
 8003004:	694b      	ldr	r3, [r1, #20]
    if (isp->txsize < isp->totsize) {
 8003006:	6818      	ldr	r0, [r3, #0]
 8003008:	68da      	ldr	r2, [r3, #12]
 800300a:	4290      	cmp	r0, r2
 800300c:	f0c0 814d 	bcc.w	80032aa <Vector14C+0x8ae>
      _usb_isr_invoke_in_cb(usbp, ep);
 8003010:	8923      	ldrh	r3, [r4, #8]
 8003012:	688a      	ldr	r2, [r1, #8]
 8003014:	f023 0304 	bic.w	r3, r3, #4
 8003018:	8123      	strh	r3, [r4, #8]
 800301a:	b112      	cbz	r2, 8003022 <Vector14C+0x626>
 800301c:	2102      	movs	r1, #2
 800301e:	48bd      	ldr	r0, [pc, #756]	; (8003314 <Vector14C+0x918>)
 8003020:	4790      	blx	r2
  if ((epint & DIEPINT_TXFE) &&
 8003022:	063f      	lsls	r7, r7, #24
 8003024:	f57f ad44 	bpl.w	8002ab0 <Vector14C+0xb4>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 8003028:	f8d6 3834 	ldr.w	r3, [r6, #2100]	; 0x834
  if ((epint & DIEPINT_TXFE) &&
 800302c:	075e      	lsls	r6, r3, #29
 800302e:	f57f ad3f 	bpl.w	8002ab0 <Vector14C+0xb4>
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8003032:	6963      	ldr	r3, [r4, #20]
 8003034:	f8d4 8054 	ldr.w	r8, [r4, #84]	; 0x54
 8003038:	f8d3 c014 	ldr.w	ip, [r3, #20]
 800303c:	e9dc e700 	ldrd	lr, r7, [ip]
 8003040:	45be      	cmp	lr, r7
 8003042:	f240 80f6 	bls.w	8003232 <Vector14C+0x836>
    if (n > usbp->epc[ep]->in_maxsize)
 8003046:	f8b3 9010 	ldrh.w	r9, [r3, #16]
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800304a:	f8d8 3958 	ldr.w	r3, [r8, #2392]	; 0x958
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 800304e:	ebae 0107 	sub.w	r1, lr, r7
 8003052:	4549      	cmp	r1, r9
 8003054:	bf28      	it	cs
 8003056:	4649      	movcs	r1, r9
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8003058:	b29b      	uxth	r3, r3
 800305a:	ebb1 0f83 	cmp.w	r1, r3, lsl #2
 800305e:	f63f ad27 	bhi.w	8002ab0 <Vector14C+0xb4>
 8003062:	f8dc 6008 	ldr.w	r6, [ip, #8]
 8003066:	f508 5040 	add.w	r0, r8, #12288	; 0x3000
 800306a:	46aa      	mov	sl, r5
    *fifop = *((uint32_t *)buf);
 800306c:	6833      	ldr	r3, [r6, #0]
 800306e:	6003      	str	r3, [r0, #0]
    if (n <= 4) {
 8003070:	2904      	cmp	r1, #4
 8003072:	d90a      	bls.n	800308a <Vector14C+0x68e>
 8003074:	1f4a      	subs	r2, r1, #5
 8003076:	f022 0203 	bic.w	r2, r2, #3
 800307a:	3204      	adds	r2, #4
 800307c:	4432      	add	r2, r6
 800307e:	4633      	mov	r3, r6
    *fifop = *((uint32_t *)buf);
 8003080:	f853 5f04 	ldr.w	r5, [r3, #4]!
 8003084:	6005      	str	r5, [r0, #0]
    if (n <= 4) {
 8003086:	4293      	cmp	r3, r2
 8003088:	d1fa      	bne.n	8003080 <Vector14C+0x684>
    usbp->epc[ep]->in_state->txcnt += n;
 800308a:	440f      	add	r7, r1
    usbp->epc[ep]->in_state->txbuf += n;
 800308c:	440e      	add	r6, r1
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 800308e:	4577      	cmp	r7, lr
    usbp->epc[ep]->in_state->txcnt += n;
 8003090:	e9cc 7601 	strd	r7, r6, [ip, #4]
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8003094:	f080 80cc 	bcs.w	8003230 <Vector14C+0x834>
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8003098:	ebae 0107 	sub.w	r1, lr, r7
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800309c:	f8d8 3958 	ldr.w	r3, [r8, #2392]	; 0x958
 80030a0:	4549      	cmp	r1, r9
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	bf28      	it	cs
 80030a6:	4649      	movcs	r1, r9
 80030a8:	ebb1 0f83 	cmp.w	r1, r3, lsl #2
 80030ac:	d9de      	bls.n	800306c <Vector14C+0x670>
 80030ae:	4655      	mov	r5, sl
 80030b0:	e4fe      	b.n	8002ab0 <Vector14C+0xb4>
  stm32_otg_t *otgp = usbp->otg;
 80030b2:	6d66      	ldr	r6, [r4, #84]	; 0x54
  uint32_t epint = otgp->oe[ep].DOEPINT;
 80030b4:	f8d6 7b48 	ldr.w	r7, [r6, #2888]	; 0xb48
  otgp->oe[ep].DOEPINT = epint;
 80030b8:	f8c6 7b48 	str.w	r7, [r6, #2888]	; 0xb48
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 80030bc:	073a      	lsls	r2, r7, #28
 80030be:	d508      	bpl.n	80030d2 <Vector14C+0x6d6>
 80030c0:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 80030c4:	071b      	lsls	r3, r3, #28
 80030c6:	d504      	bpl.n	80030d2 <Vector14C+0x6d6>
    _usb_isr_invoke_setup_cb(usbp, ep);
 80030c8:	6963      	ldr	r3, [r4, #20]
 80030ca:	4892      	ldr	r0, [pc, #584]	; (8003314 <Vector14C+0x918>)
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	2102      	movs	r1, #2
 80030d0:	4798      	blx	r3
  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 80030d2:	07ff      	lsls	r7, r7, #31
 80030d4:	f57f acdd 	bpl.w	8002a92 <Vector14C+0x96>
 80030d8:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 80030dc:	07d8      	lsls	r0, r3, #31
 80030de:	f57f acd8 	bpl.w	8002a92 <Vector14C+0x96>
    osp = usbp->epc[ep]->out_state;
 80030e2:	6962      	ldr	r2, [r4, #20]
    _usb_isr_invoke_out_cb(usbp, ep);
 80030e4:	8963      	ldrh	r3, [r4, #10]
 80030e6:	68d2      	ldr	r2, [r2, #12]
 80030e8:	f023 0304 	bic.w	r3, r3, #4
 80030ec:	8163      	strh	r3, [r4, #10]
 80030ee:	2a00      	cmp	r2, #0
 80030f0:	f43f accf 	beq.w	8002a92 <Vector14C+0x96>
 80030f4:	2102      	movs	r1, #2
 80030f6:	4887      	ldr	r0, [pc, #540]	; (8003314 <Vector14C+0x918>)
 80030f8:	4790      	blx	r2
 80030fa:	e4ca      	b.n	8002a92 <Vector14C+0x96>
  stm32_otg_t *otgp = usbp->otg;
 80030fc:	6d66      	ldr	r6, [r4, #84]	; 0x54
  uint32_t epint = otgp->oe[ep].DOEPINT;
 80030fe:	f8d6 7b28 	ldr.w	r7, [r6, #2856]	; 0xb28
  otgp->oe[ep].DOEPINT = epint;
 8003102:	f8c6 7b28 	str.w	r7, [r6, #2856]	; 0xb28
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 8003106:	073a      	lsls	r2, r7, #28
 8003108:	d508      	bpl.n	800311c <Vector14C+0x720>
 800310a:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 800310e:	071b      	lsls	r3, r3, #28
 8003110:	d504      	bpl.n	800311c <Vector14C+0x720>
    _usb_isr_invoke_setup_cb(usbp, ep);
 8003112:	6923      	ldr	r3, [r4, #16]
 8003114:	487f      	ldr	r0, [pc, #508]	; (8003314 <Vector14C+0x918>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	2101      	movs	r1, #1
 800311a:	4798      	blx	r3
  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 800311c:	07ff      	lsls	r7, r7, #31
 800311e:	f57f acb5 	bpl.w	8002a8c <Vector14C+0x90>
 8003122:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 8003126:	07d8      	lsls	r0, r3, #31
 8003128:	f57f acb0 	bpl.w	8002a8c <Vector14C+0x90>
    osp = usbp->epc[ep]->out_state;
 800312c:	6922      	ldr	r2, [r4, #16]
    _usb_isr_invoke_out_cb(usbp, ep);
 800312e:	8963      	ldrh	r3, [r4, #10]
 8003130:	68d2      	ldr	r2, [r2, #12]
 8003132:	f023 0302 	bic.w	r3, r3, #2
 8003136:	8163      	strh	r3, [r4, #10]
 8003138:	2a00      	cmp	r2, #0
 800313a:	f43f aca7 	beq.w	8002a8c <Vector14C+0x90>
 800313e:	2101      	movs	r1, #1
 8003140:	4874      	ldr	r0, [pc, #464]	; (8003314 <Vector14C+0x918>)
 8003142:	4790      	blx	r2
 8003144:	e4a2      	b.n	8002a8c <Vector14C+0x90>
  stm32_otg_t *otgp = usbp->otg;
 8003146:	6d66      	ldr	r6, [r4, #84]	; 0x54
  uint32_t epint = otgp->oe[ep].DOEPINT;
 8003148:	f8d6 7b08 	ldr.w	r7, [r6, #2824]	; 0xb08
  otgp->oe[ep].DOEPINT = epint;
 800314c:	f8c6 7b08 	str.w	r7, [r6, #2824]	; 0xb08
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 8003150:	073a      	lsls	r2, r7, #28
 8003152:	d508      	bpl.n	8003166 <Vector14C+0x76a>
 8003154:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 8003158:	071b      	lsls	r3, r3, #28
 800315a:	d504      	bpl.n	8003166 <Vector14C+0x76a>
    _usb_isr_invoke_setup_cb(usbp, ep);
 800315c:	68e3      	ldr	r3, [r4, #12]
 800315e:	486d      	ldr	r0, [pc, #436]	; (8003314 <Vector14C+0x918>)
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	2100      	movs	r1, #0
 8003164:	4798      	blx	r3
  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 8003166:	07ff      	lsls	r7, r7, #31
 8003168:	f57f ac8d 	bpl.w	8002a86 <Vector14C+0x8a>
 800316c:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 8003170:	07d8      	lsls	r0, r3, #31
 8003172:	f57f ac88 	bpl.w	8002a86 <Vector14C+0x8a>
    osp = usbp->epc[ep]->out_state;
 8003176:	68e2      	ldr	r2, [r4, #12]
 8003178:	6991      	ldr	r1, [r2, #24]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 800317a:	8a50      	ldrh	r0, [r2, #18]
 800317c:	684e      	ldr	r6, [r1, #4]
 800317e:	fbb6 f3f0 	udiv	r3, r6, r0
 8003182:	fb00 6313 	mls	r3, r0, r3, r6
 8003186:	b923      	cbnz	r3, 8003192 <Vector14C+0x796>
          (osp->rxsize < osp->totsize)) {
 8003188:	680e      	ldr	r6, [r1, #0]
 800318a:	68c8      	ldr	r0, [r1, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 800318c:	4286      	cmp	r6, r0
 800318e:	f0c0 816a 	bcc.w	8003466 <Vector14C+0xa6a>
    _usb_isr_invoke_out_cb(usbp, ep);
 8003192:	8963      	ldrh	r3, [r4, #10]
 8003194:	68d2      	ldr	r2, [r2, #12]
 8003196:	f023 0301 	bic.w	r3, r3, #1
 800319a:	8163      	strh	r3, [r4, #10]
 800319c:	2a00      	cmp	r2, #0
 800319e:	f43f ac72 	beq.w	8002a86 <Vector14C+0x8a>
 80031a2:	2100      	movs	r1, #0
 80031a4:	485b      	ldr	r0, [pc, #364]	; (8003314 <Vector14C+0x918>)
 80031a6:	4790      	blx	r2
 80031a8:	e46d      	b.n	8002a86 <Vector14C+0x8a>
 80031aa:	4293      	cmp	r3, r2
 80031ac:	bf28      	it	cs
 80031ae:	4613      	movcs	r3, r2
 80031b0:	461f      	mov	r7, r3
  uint32_t w = 0;
 80031b2:	2300      	movs	r3, #0
  size_t i = 0;
 80031b4:	4619      	mov	r1, r3
      w = *fifop;
 80031b6:	f505 5c80 	add.w	ip, r5, #4096	; 0x1000
    if ((i & 3) == 0){
 80031ba:	f013 0f03 	tst.w	r3, #3
 80031be:	d10c      	bne.n	80031da <Vector14C+0x7de>
      w = *fifop;
 80031c0:	f8dc 1000 	ldr.w	r1, [ip]
      *buf++ = (uint8_t)w;
 80031c4:	f806 1b01 	strb.w	r1, [r6], #1
    i++;
 80031c8:	3301      	adds	r3, #1
  while (i < n) {
 80031ca:	42bb      	cmp	r3, r7
      w >>= 8;
 80031cc:	ea4f 2111 	mov.w	r1, r1, lsr #8
  while (i < n) {
 80031d0:	d3f3      	bcc.n	80031ba <Vector14C+0x7be>
 80031d2:	429a      	cmp	r2, r3
 80031d4:	f63f ae1d 	bhi.w	8002e12 <Vector14C+0x416>
 80031d8:	e625      	b.n	8002e26 <Vector14C+0x42a>
    i++;
 80031da:	3301      	adds	r3, #1
  while (i < n) {
 80031dc:	42bb      	cmp	r3, r7
      *buf++ = (uint8_t)w;
 80031de:	f806 1b01 	strb.w	r1, [r6], #1
      w >>= 8;
 80031e2:	ea4f 2111 	mov.w	r1, r1, lsr #8
  while (i < n) {
 80031e6:	d3e8      	bcc.n	80031ba <Vector14C+0x7be>
 80031e8:	e7f3      	b.n	80031d2 <Vector14C+0x7d6>
 80031ea:	e9dd 2902 	ldrd	r2, r9, [sp, #8]
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 80031ee:	f8d2 3834 	ldr.w	r3, [r2, #2100]	; 0x834
 80031f2:	2101      	movs	r1, #1
 80031f4:	fa01 f909 	lsl.w	r9, r1, r9
 80031f8:	ea23 0309 	bic.w	r3, r3, r9
 80031fc:	f8c2 3834 	str.w	r3, [r2, #2100]	; 0x834
 8003200:	e4b5      	b.n	8002b6e <Vector14C+0x172>
 8003202:	f8dc 3834 	ldr.w	r3, [ip, #2100]	; 0x834
 8003206:	f023 0308 	bic.w	r3, r3, #8
 800320a:	f8cc 3834 	str.w	r3, [ip, #2100]	; 0x834
 800320e:	e452      	b.n	8002ab6 <Vector14C+0xba>
 8003210:	4655      	mov	r5, sl
 8003212:	f8d8 3834 	ldr.w	r3, [r8, #2100]	; 0x834
 8003216:	f023 0302 	bic.w	r3, r3, #2
 800321a:	f8c8 3834 	str.w	r3, [r8, #2100]	; 0x834
 800321e:	e444      	b.n	8002aaa <Vector14C+0xae>
 8003220:	4655      	mov	r5, sl
 8003222:	f8d8 3834 	ldr.w	r3, [r8, #2100]	; 0x834
 8003226:	f023 0301 	bic.w	r3, r3, #1
 800322a:	f8c8 3834 	str.w	r3, [r8, #2100]	; 0x834
 800322e:	e439      	b.n	8002aa4 <Vector14C+0xa8>
 8003230:	4655      	mov	r5, sl
 8003232:	f8d8 3834 	ldr.w	r3, [r8, #2100]	; 0x834
 8003236:	f023 0304 	bic.w	r3, r3, #4
 800323a:	f8c8 3834 	str.w	r3, [r8, #2100]	; 0x834
 800323e:	e437      	b.n	8002ab0 <Vector14C+0xb4>
      isp->txsize = isp->totsize - isp->txsize;
 8003240:	1a12      	subs	r2, r2, r0
      isp->txcnt  = 0;
 8003242:	2100      	movs	r1, #0
 8003244:	e9c3 2100 	strd	r2, r1, [r3]
 8003248:	2320      	movs	r3, #32
 800324a:	f383 8811 	msr	BASEPRI, r3
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800324e:	69a1      	ldr	r1, [r4, #24]
 8003250:	694b      	ldr	r3, [r1, #20]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	60da      	str	r2, [r3, #12]
  if (isp->txsize == 0) {
 8003256:	2a00      	cmp	r2, #0
 8003258:	f040 80c5 	bne.w	80033e6 <Vector14C+0x9ea>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 800325c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800325e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003262:	f8c3 2970 	str.w	r2, [r3, #2416]	; 0x970
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8003266:	680a      	ldr	r2, [r1, #0]
 8003268:	f002 0203 	and.w	r2, r2, #3
 800326c:	2a01      	cmp	r2, #1
 800326e:	d10c      	bne.n	800328a <Vector14C+0x88e>
    /* Odd/even bit toggling.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8003270:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 8003274:	f412 7f80 	tst.w	r2, #256	; 0x100
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 8003278:	f8d3 2960 	ldr.w	r2, [r3, #2400]	; 0x960
 800327c:	bf14      	ite	ne
 800327e:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 8003282:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
 8003286:	f8c3 2960 	str.w	r2, [r3, #2400]	; 0x960
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800328a:	f8d3 2960 	ldr.w	r2, [r3, #2400]	; 0x960
 800328e:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8003292:	f8c3 2960 	str.w	r2, [r3, #2400]	; 0x960
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8003296:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
 800329a:	f042 0208 	orr.w	r2, r2, #8
 800329e:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 80032a2:	2300      	movs	r3, #0
 80032a4:	f383 8811 	msr	BASEPRI, r3
 80032a8:	e53d      	b.n	8002d26 <Vector14C+0x32a>
      isp->txsize = isp->totsize - isp->txsize;
 80032aa:	1a12      	subs	r2, r2, r0
      isp->txcnt  = 0;
 80032ac:	2100      	movs	r1, #0
 80032ae:	e9c3 2100 	strd	r2, r1, [r3]
 80032b2:	2320      	movs	r3, #32
 80032b4:	f383 8811 	msr	BASEPRI, r3
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 80032b8:	6961      	ldr	r1, [r4, #20]
 80032ba:	694b      	ldr	r3, [r1, #20]
  isp->totsize = isp->txsize;
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	60da      	str	r2, [r3, #12]
  if (isp->txsize == 0) {
 80032c0:	2a00      	cmp	r2, #0
 80032c2:	f040 80c1 	bne.w	8003448 <Vector14C+0xa4c>
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 80032c6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80032c8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80032cc:	f8c3 2950 	str.w	r2, [r3, #2384]	; 0x950
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 80032d0:	680a      	ldr	r2, [r1, #0]
 80032d2:	f002 0203 	and.w	r2, r2, #3
 80032d6:	2a01      	cmp	r2, #1
 80032d8:	d10c      	bne.n	80032f4 <Vector14C+0x8f8>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 80032da:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 80032de:	f412 7f80 	tst.w	r2, #256	; 0x100
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 80032e2:	f8d3 2940 	ldr.w	r2, [r3, #2368]	; 0x940
 80032e6:	bf14      	ite	ne
 80032e8:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 80032ec:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
 80032f0:	f8c3 2940 	str.w	r2, [r3, #2368]	; 0x940
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 80032f4:	f8d3 2940 	ldr.w	r2, [r3, #2368]	; 0x940
 80032f8:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 80032fc:	f8c3 2940 	str.w	r2, [r3, #2368]	; 0x940
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8003300:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
 8003304:	f042 0204 	orr.w	r2, r2, #4
 8003308:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 800330c:	2300      	movs	r3, #0
 800330e:	f383 8811 	msr	BASEPRI, r3
 8003312:	e686      	b.n	8003022 <Vector14C+0x626>
 8003314:	20000a60 	.word	0x20000a60
      isp->txsize = isp->totsize - isp->txsize;
 8003318:	1a12      	subs	r2, r2, r0
      isp->txcnt  = 0;
 800331a:	2100      	movs	r1, #0
 800331c:	e9c3 2100 	strd	r2, r1, [r3]
 8003320:	2320      	movs	r3, #32
 8003322:	f383 8811 	msr	BASEPRI, r3
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8003326:	68e1      	ldr	r1, [r4, #12]
 8003328:	694b      	ldr	r3, [r1, #20]
  isp->totsize = isp->txsize;
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	60da      	str	r2, [r3, #12]
  if (isp->txsize == 0) {
 800332e:	2a00      	cmp	r2, #0
 8003330:	d175      	bne.n	800341e <Vector14C+0xa22>
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8003332:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003334:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003338:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 800333c:	680a      	ldr	r2, [r1, #0]
 800333e:	f002 0203 	and.w	r2, r2, #3
 8003342:	2a01      	cmp	r2, #1
 8003344:	d10c      	bne.n	8003360 <Vector14C+0x964>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8003346:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 800334a:	f412 7f80 	tst.w	r2, #256	; 0x100
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 800334e:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8003352:	bf14      	ite	ne
 8003354:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 8003358:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
 800335c:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8003360:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8003364:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8003368:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800336c:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
 8003370:	f042 0201 	orr.w	r2, r2, #1
 8003374:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 8003378:	2300      	movs	r3, #0
 800337a:	f383 8811 	msr	BASEPRI, r3
 800337e:	e5eb      	b.n	8002f58 <Vector14C+0x55c>
      isp->txsize = isp->totsize - isp->txsize;
 8003380:	1a12      	subs	r2, r2, r0
      isp->txcnt  = 0;
 8003382:	2100      	movs	r1, #0
 8003384:	e9c3 2100 	strd	r2, r1, [r3]
 8003388:	2320      	movs	r3, #32
 800338a:	f383 8811 	msr	BASEPRI, r3
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800338e:	6921      	ldr	r1, [r4, #16]
 8003390:	694b      	ldr	r3, [r1, #20]
  isp->totsize = isp->txsize;
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	60da      	str	r2, [r3, #12]
  if (isp->txsize == 0) {
 8003396:	bb9a      	cbnz	r2, 8003400 <Vector14C+0xa04>
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8003398:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800339a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800339e:	f8c3 2930 	str.w	r2, [r3, #2352]	; 0x930
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 80033a2:	680a      	ldr	r2, [r1, #0]
 80033a4:	f002 0203 	and.w	r2, r2, #3
 80033a8:	2a01      	cmp	r2, #1
 80033aa:	d10c      	bne.n	80033c6 <Vector14C+0x9ca>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 80033ac:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 80033b0:	f412 7f80 	tst.w	r2, #256	; 0x100
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 80033b4:	f8d3 2920 	ldr.w	r2, [r3, #2336]	; 0x920
 80033b8:	bf14      	ite	ne
 80033ba:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 80033be:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
 80033c2:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 80033c6:	f8d3 2920 	ldr.w	r2, [r3, #2336]	; 0x920
 80033ca:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 80033ce:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 80033d2:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
 80033d6:	f042 0202 	orr.w	r2, r2, #2
 80033da:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 80033de:	2300      	movs	r3, #0
 80033e0:	f383 8811 	msr	BASEPRI, r3
 80033e4:	e555      	b.n	8002e92 <Vector14C+0x496>
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 80033e6:	8a0f      	ldrh	r7, [r1, #16]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 80033e8:	6d63      	ldr	r3, [r4, #84]	; 0x54
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 80033ea:	19d0      	adds	r0, r2, r7
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 80033ec:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 80033f0:	3801      	subs	r0, #1
 80033f2:	fbb0 f0f7 	udiv	r0, r0, r7
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 80033f6:	ea42 42c0 	orr.w	r2, r2, r0, lsl #19
 80033fa:	f8c3 2970 	str.w	r2, [r3, #2416]	; 0x970
 80033fe:	e732      	b.n	8003266 <Vector14C+0x86a>
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8003400:	f8b1 c010 	ldrh.w	ip, [r1, #16]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8003404:	6d63      	ldr	r3, [r4, #84]	; 0x54
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8003406:	eb02 000c 	add.w	r0, r2, ip
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 800340a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 800340e:	3801      	subs	r0, #1
 8003410:	fbb0 f0fc 	udiv	r0, r0, ip
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8003414:	ea42 42c0 	orr.w	r2, r2, r0, lsl #19
 8003418:	f8c3 2930 	str.w	r2, [r3, #2352]	; 0x930
 800341c:	e7c1      	b.n	80033a2 <Vector14C+0x9a6>
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 800341e:	2a40      	cmp	r2, #64	; 0x40
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8003420:	f8b1 e010 	ldrh.w	lr, [r1, #16]
      isp->txsize = EP0_MAX_INSIZE;
 8003424:	bf85      	ittet	hi
 8003426:	f8df c0b8 	ldrhi.w	ip, [pc, #184]	; 80034e0 <Vector14C+0xae4>
 800342a:	2240      	movhi	r2, #64	; 0x40
 800342c:	f042 5c00 	orrls.w	ip, r2, #536870912	; 0x20000000
 8003430:	601a      	strhi	r2, [r3, #0]
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8003432:	f10e 30ff 	add.w	r0, lr, #4294967295	; 0xffffffff
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8003436:	6d63      	ldr	r3, [r4, #84]	; 0x54
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8003438:	4402      	add	r2, r0
 800343a:	fbb2 f2fe 	udiv	r2, r2, lr
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 800343e:	ea4c 42c2 	orr.w	r2, ip, r2, lsl #19
 8003442:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
 8003446:	e779      	b.n	800333c <Vector14C+0x940>
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8003448:	f8b1 c010 	ldrh.w	ip, [r1, #16]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 800344c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 800344e:	eb02 000c 	add.w	r0, r2, ip
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8003452:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8003456:	3801      	subs	r0, #1
 8003458:	fbb0 f0fc 	udiv	r0, r0, ip
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 800345c:	ea42 42c0 	orr.w	r2, r2, r0, lsl #19
 8003460:	f8c3 2950 	str.w	r2, [r3, #2384]	; 0x950
 8003464:	e734      	b.n	80032d0 <Vector14C+0x8d4>
        osp->rxsize = osp->totsize - osp->rxsize;
 8003466:	1b80      	subs	r0, r0, r6
        osp->rxcnt  = 0;
 8003468:	e9c1 0300 	strd	r0, r3, [r1]
 800346c:	2320      	movs	r3, #32
 800346e:	f383 8811 	msr	BASEPRI, r3
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8003472:	68e2      	ldr	r2, [r4, #12]
 8003474:	6993      	ldr	r3, [r2, #24]
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8003476:	6816      	ldr	r6, [r2, #0]
  osp->totsize = osp->rxsize;
 8003478:	6819      	ldr	r1, [r3, #0]
 800347a:	60d9      	str	r1, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 800347c:	2940      	cmp	r1, #64	; 0x40
      osp->rxsize = EP0_MAX_OUTSIZE;
 800347e:	bf84      	itt	hi
 8003480:	2140      	movhi	r1, #64	; 0x40
 8003482:	6019      	strhi	r1, [r3, #0]
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8003484:	8a53      	ldrh	r3, [r2, #18]
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8003486:	6d62      	ldr	r2, [r4, #84]	; 0x54
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8003488:	1e58      	subs	r0, r3, #1
 800348a:	4401      	add	r1, r0
 800348c:	fbb1 f1f3 	udiv	r1, r1, r3
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 8003490:	fb01 f303 	mul.w	r3, r1, r3
 8003494:	3303      	adds	r3, #3
 8003496:	f023 0303 	bic.w	r3, r3, #3
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 800349a:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 800349e:	f006 0103 	and.w	r1, r6, #3
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 80034a2:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 80034a6:	2901      	cmp	r1, #1
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 80034a8:	f8c2 3b10 	str.w	r3, [r2, #2832]	; 0xb10
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 80034ac:	d10c      	bne.n	80034c8 <Vector14C+0xacc>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 80034ae:	f8d2 3808 	ldr.w	r3, [r2, #2056]	; 0x808
 80034b2:	f413 7f80 	tst.w	r3, #256	; 0x100
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 80034b6:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 80034ba:	bf14      	ite	ne
 80034bc:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 80034c0:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
 80034c4:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 80034c8:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 80034cc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80034d0:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
 80034d4:	2300      	movs	r3, #0
 80034d6:	f383 8811 	msr	BASEPRI, r3
 80034da:	f7ff bad4 	b.w	8002a86 <Vector14C+0x8a>
 80034de:	bf00      	nop
 80034e0:	20000040 	.word	0x20000040

080034e4 <usb_lld_init>:
void usb_lld_init(void) {
 80034e4:	b510      	push	{r4, lr}
  usbObjectInit(&USBD1);
 80034e6:	4c05      	ldr	r4, [pc, #20]	; (80034fc <usb_lld_init+0x18>)
 80034e8:	4620      	mov	r0, r4
 80034ea:	f7fd fecd 	bl	8001288 <usbObjectInit>
  USBD1.otgparams = &fsparams;
 80034ee:	4b04      	ldr	r3, [pc, #16]	; (8003500 <usb_lld_init+0x1c>)
  USBD1.otg       = OTG_FS;
 80034f0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
  USBD1.otgparams = &fsparams;
 80034f4:	e9c4 2315 	strd	r2, r3, [r4, #84]	; 0x54
}
 80034f8:	bd10      	pop	{r4, pc}
 80034fa:	bf00      	nop
 80034fc:	20000a60 	.word	0x20000a60
 8003500:	08006728 	.word	0x08006728

08003504 <usb_lld_start>:
  if (usbp->state == USB_STOP) {
 8003504:	7803      	ldrb	r3, [r0, #0]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d000      	beq.n	800350c <usb_lld_start+0x8>
 800350a:	4770      	bx	lr
    if (&USBD1 == usbp) {
 800350c:	4ba2      	ldr	r3, [pc, #648]	; (8003798 <usb_lld_start+0x294>)
 800350e:	4298      	cmp	r0, r3
void usb_lld_start(USBDriver *usbp) {
 8003510:	b570      	push	{r4, r5, r6, lr}
 8003512:	4606      	mov	r6, r0
  stm32_otg_t *otgp = usbp->otg;
 8003514:	6d45      	ldr	r5, [r0, #84]	; 0x54
    if (&USBD1 == usbp) {
 8003516:	f000 8120 	beq.w	800375a <usb_lld_start+0x256>
  stm32_otg_t *otgp = usbp->otg;
 800351a:	462c      	mov	r4, r5
    otgp->PCGCCTL = 0;
 800351c:	2100      	movs	r1, #0
    otgp->GOTGCTL = GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800351e:	22c0      	movs	r2, #192	; 0xc0
    otgp->GCCFG = GCCFG_INIT_VALUE;
 8003520:	f44f 1334 	mov.w	r3, #2949120	; 0x2d0000
    otgp->PCGCCTL = 0;
 8003524:	f8c5 1e00 	str.w	r1, [r5, #3584]	; 0xe00
    otgp->GOTGCTL = GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 8003528:	602a      	str	r2, [r5, #0]
    otgp->GCCFG = GCCFG_INIT_VALUE;
 800352a:	63ab      	str	r3, [r5, #56]	; 0x38
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
 800352c:	6923      	ldr	r3, [r4, #16]
 800352e:	2b00      	cmp	r3, #0
 8003530:	dafc      	bge.n	800352c <usb_lld_start+0x28>
  otgp->GRSTCTL = GRSTCTL_CSRST;
 8003532:	2301      	movs	r3, #1
 8003534:	6123      	str	r3, [r4, #16]
 8003536:	200c      	movs	r0, #12
 8003538:	f001 fd42 	bl	8004fc0 <chSysPolledDelayX>
  while ((otgp->GRSTCTL & GRSTCTL_CSRST) != 0)
 800353c:	6923      	ldr	r3, [r4, #16]
 800353e:	07db      	lsls	r3, r3, #31
 8003540:	d4fc      	bmi.n	800353c <usb_lld_start+0x38>
 8003542:	2012      	movs	r0, #18
 8003544:	f001 fd3c 	bl	8004fc0 <chSysPolledDelayX>
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
 8003548:	6923      	ldr	r3, [r4, #16]
 800354a:	2b00      	cmp	r3, #0
 800354c:	dafc      	bge.n	8003548 <usb_lld_start+0x44>
    otg_disable_ep(usbp);
 800354e:	e9d6 3215 	ldrd	r3, r2, [r6, #84]	; 0x54
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003552:	6894      	ldr	r4, [r2, #8]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003554:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    otgp->GAHBCFG = 0;
 8003558:	2200      	movs	r2, #0
 800355a:	60aa      	str	r2, [r5, #8]
    otgp->ie[i].DIEPCTL = 0;
 800355c:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    otgp->ie[i].DIEPTSIZ = 0;
 8003560:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003564:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
    otgp->oe[i].DOEPCTL = 0;
 8003568:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
    otgp->oe[i].DOEPTSIZ = 0;
 800356c:	f8c3 2b10 	str.w	r2, [r3, #2832]	; 0xb10
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003570:	f8c3 1b08 	str.w	r1, [r3, #2824]	; 0xb08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003574:	2c00      	cmp	r4, #0
 8003576:	f000 80d5 	beq.w	8003724 <usb_lld_start+0x220>
 800357a:	2c01      	cmp	r4, #1
    otgp->ie[i].DIEPCTL = 0;
 800357c:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920
    otgp->ie[i].DIEPTSIZ = 0;
 8003580:	f8c3 2930 	str.w	r2, [r3, #2352]	; 0x930
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003584:	f8c3 1928 	str.w	r1, [r3, #2344]	; 0x928
    otgp->oe[i].DOEPCTL = 0;
 8003588:	f8c3 2b20 	str.w	r2, [r3, #2848]	; 0xb20
    otgp->oe[i].DOEPTSIZ = 0;
 800358c:	f8c3 2b30 	str.w	r2, [r3, #2864]	; 0xb30
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003590:	f8c3 1b28 	str.w	r1, [r3, #2856]	; 0xb28
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003594:	f240 80c6 	bls.w	8003724 <usb_lld_start+0x220>
 8003598:	2c02      	cmp	r4, #2
    otgp->ie[i].DIEPCTL = 0;
 800359a:	f8c3 2940 	str.w	r2, [r3, #2368]	; 0x940
    otgp->ie[i].DIEPTSIZ = 0;
 800359e:	f8c3 2950 	str.w	r2, [r3, #2384]	; 0x950
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80035a2:	f8c3 1948 	str.w	r1, [r3, #2376]	; 0x948
    otgp->oe[i].DOEPCTL = 0;
 80035a6:	f8c3 2b40 	str.w	r2, [r3, #2880]	; 0xb40
    otgp->oe[i].DOEPTSIZ = 0;
 80035aa:	f8c3 2b50 	str.w	r2, [r3, #2896]	; 0xb50
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80035ae:	f8c3 1b48 	str.w	r1, [r3, #2888]	; 0xb48
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80035b2:	f000 80b7 	beq.w	8003724 <usb_lld_start+0x220>
 80035b6:	2c03      	cmp	r4, #3
    otgp->ie[i].DIEPCTL = 0;
 80035b8:	f8c3 2960 	str.w	r2, [r3, #2400]	; 0x960
    otgp->ie[i].DIEPTSIZ = 0;
 80035bc:	f8c3 2970 	str.w	r2, [r3, #2416]	; 0x970
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80035c0:	f8c3 1968 	str.w	r1, [r3, #2408]	; 0x968
    otgp->oe[i].DOEPCTL = 0;
 80035c4:	f8c3 2b60 	str.w	r2, [r3, #2912]	; 0xb60
    otgp->oe[i].DOEPTSIZ = 0;
 80035c8:	f8c3 2b70 	str.w	r2, [r3, #2928]	; 0xb70
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80035cc:	f8c3 1b68 	str.w	r1, [r3, #2920]	; 0xb68
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80035d0:	f000 80a8 	beq.w	8003724 <usb_lld_start+0x220>
 80035d4:	2c04      	cmp	r4, #4
    otgp->ie[i].DIEPCTL = 0;
 80035d6:	f8c3 2980 	str.w	r2, [r3, #2432]	; 0x980
    otgp->ie[i].DIEPTSIZ = 0;
 80035da:	f8c3 2990 	str.w	r2, [r3, #2448]	; 0x990
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80035de:	f8c3 1988 	str.w	r1, [r3, #2440]	; 0x988
    otgp->oe[i].DOEPCTL = 0;
 80035e2:	f8c3 2b80 	str.w	r2, [r3, #2944]	; 0xb80
    otgp->oe[i].DOEPTSIZ = 0;
 80035e6:	f8c3 2b90 	str.w	r2, [r3, #2960]	; 0xb90
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80035ea:	f8c3 1b88 	str.w	r1, [r3, #2952]	; 0xb88
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80035ee:	f000 8099 	beq.w	8003724 <usb_lld_start+0x220>
 80035f2:	2c05      	cmp	r4, #5
    otgp->ie[i].DIEPCTL = 0;
 80035f4:	f8c3 29a0 	str.w	r2, [r3, #2464]	; 0x9a0
    otgp->ie[i].DIEPTSIZ = 0;
 80035f8:	f8c3 29b0 	str.w	r2, [r3, #2480]	; 0x9b0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80035fc:	f8c3 19a8 	str.w	r1, [r3, #2472]	; 0x9a8
    otgp->oe[i].DOEPCTL = 0;
 8003600:	f8c3 2ba0 	str.w	r2, [r3, #2976]	; 0xba0
    otgp->oe[i].DOEPTSIZ = 0;
 8003604:	f8c3 2bb0 	str.w	r2, [r3, #2992]	; 0xbb0
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003608:	f8c3 1ba8 	str.w	r1, [r3, #2984]	; 0xba8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800360c:	f000 808a 	beq.w	8003724 <usb_lld_start+0x220>
 8003610:	2c06      	cmp	r4, #6
    otgp->ie[i].DIEPCTL = 0;
 8003612:	f8c3 29c0 	str.w	r2, [r3, #2496]	; 0x9c0
    otgp->ie[i].DIEPTSIZ = 0;
 8003616:	f8c3 29d0 	str.w	r2, [r3, #2512]	; 0x9d0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800361a:	f8c3 19c8 	str.w	r1, [r3, #2504]	; 0x9c8
    otgp->oe[i].DOEPCTL = 0;
 800361e:	f8c3 2bc0 	str.w	r2, [r3, #3008]	; 0xbc0
    otgp->oe[i].DOEPTSIZ = 0;
 8003622:	f8c3 2bd0 	str.w	r2, [r3, #3024]	; 0xbd0
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003626:	f8c3 1bc8 	str.w	r1, [r3, #3016]	; 0xbc8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800362a:	d07b      	beq.n	8003724 <usb_lld_start+0x220>
 800362c:	2c07      	cmp	r4, #7
    otgp->ie[i].DIEPCTL = 0;
 800362e:	f8c3 29e0 	str.w	r2, [r3, #2528]	; 0x9e0
    otgp->ie[i].DIEPTSIZ = 0;
 8003632:	f8c3 29f0 	str.w	r2, [r3, #2544]	; 0x9f0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003636:	f8c3 19e8 	str.w	r1, [r3, #2536]	; 0x9e8
    otgp->oe[i].DOEPCTL = 0;
 800363a:	f8c3 2be0 	str.w	r2, [r3, #3040]	; 0xbe0
    otgp->oe[i].DOEPTSIZ = 0;
 800363e:	f8c3 2bf0 	str.w	r2, [r3, #3056]	; 0xbf0
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003642:	f8c3 1be8 	str.w	r1, [r3, #3048]	; 0xbe8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003646:	d06d      	beq.n	8003724 <usb_lld_start+0x220>
 8003648:	2c08      	cmp	r4, #8
    otgp->ie[i].DIEPCTL = 0;
 800364a:	f8c3 2a00 	str.w	r2, [r3, #2560]	; 0xa00
    otgp->ie[i].DIEPTSIZ = 0;
 800364e:	f8c3 2a10 	str.w	r2, [r3, #2576]	; 0xa10
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003652:	f8c3 1a08 	str.w	r1, [r3, #2568]	; 0xa08
    otgp->oe[i].DOEPCTL = 0;
 8003656:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
    otgp->oe[i].DOEPTSIZ = 0;
 800365a:	f8c3 2c10 	str.w	r2, [r3, #3088]	; 0xc10
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 800365e:	f8c3 1c08 	str.w	r1, [r3, #3080]	; 0xc08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003662:	d05f      	beq.n	8003724 <usb_lld_start+0x220>
 8003664:	2c09      	cmp	r4, #9
    otgp->ie[i].DIEPCTL = 0;
 8003666:	f8c3 2a20 	str.w	r2, [r3, #2592]	; 0xa20
    otgp->ie[i].DIEPTSIZ = 0;
 800366a:	f8c3 2a30 	str.w	r2, [r3, #2608]	; 0xa30
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800366e:	f8c3 1a28 	str.w	r1, [r3, #2600]	; 0xa28
    otgp->oe[i].DOEPCTL = 0;
 8003672:	f8c3 2c20 	str.w	r2, [r3, #3104]	; 0xc20
    otgp->oe[i].DOEPTSIZ = 0;
 8003676:	f8c3 2c30 	str.w	r2, [r3, #3120]	; 0xc30
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 800367a:	f8c3 1c28 	str.w	r1, [r3, #3112]	; 0xc28
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800367e:	d051      	beq.n	8003724 <usb_lld_start+0x220>
 8003680:	2c0a      	cmp	r4, #10
    otgp->ie[i].DIEPCTL = 0;
 8003682:	f8c3 2a40 	str.w	r2, [r3, #2624]	; 0xa40
    otgp->ie[i].DIEPTSIZ = 0;
 8003686:	f8c3 2a50 	str.w	r2, [r3, #2640]	; 0xa50
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800368a:	f8c3 1a48 	str.w	r1, [r3, #2632]	; 0xa48
    otgp->oe[i].DOEPCTL = 0;
 800368e:	f8c3 2c40 	str.w	r2, [r3, #3136]	; 0xc40
    otgp->oe[i].DOEPTSIZ = 0;
 8003692:	f8c3 2c50 	str.w	r2, [r3, #3152]	; 0xc50
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003696:	f8c3 1c48 	str.w	r1, [r3, #3144]	; 0xc48
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800369a:	d043      	beq.n	8003724 <usb_lld_start+0x220>
 800369c:	2c0b      	cmp	r4, #11
    otgp->ie[i].DIEPCTL = 0;
 800369e:	f8c3 2a60 	str.w	r2, [r3, #2656]	; 0xa60
    otgp->ie[i].DIEPTSIZ = 0;
 80036a2:	f8c3 2a70 	str.w	r2, [r3, #2672]	; 0xa70
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80036a6:	f8c3 1a68 	str.w	r1, [r3, #2664]	; 0xa68
    otgp->oe[i].DOEPCTL = 0;
 80036aa:	f8c3 2c60 	str.w	r2, [r3, #3168]	; 0xc60
    otgp->oe[i].DOEPTSIZ = 0;
 80036ae:	f8c3 2c70 	str.w	r2, [r3, #3184]	; 0xc70
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80036b2:	f8c3 1c68 	str.w	r1, [r3, #3176]	; 0xc68
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80036b6:	d035      	beq.n	8003724 <usb_lld_start+0x220>
 80036b8:	2c0c      	cmp	r4, #12
    otgp->ie[i].DIEPCTL = 0;
 80036ba:	f8c3 2a80 	str.w	r2, [r3, #2688]	; 0xa80
    otgp->ie[i].DIEPTSIZ = 0;
 80036be:	f8c3 2a90 	str.w	r2, [r3, #2704]	; 0xa90
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80036c2:	f8c3 1a88 	str.w	r1, [r3, #2696]	; 0xa88
    otgp->oe[i].DOEPCTL = 0;
 80036c6:	f8c3 2c80 	str.w	r2, [r3, #3200]	; 0xc80
    otgp->oe[i].DOEPTSIZ = 0;
 80036ca:	f8c3 2c90 	str.w	r2, [r3, #3216]	; 0xc90
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80036ce:	f8c3 1c88 	str.w	r1, [r3, #3208]	; 0xc88
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80036d2:	d027      	beq.n	8003724 <usb_lld_start+0x220>
 80036d4:	2c0d      	cmp	r4, #13
    otgp->ie[i].DIEPCTL = 0;
 80036d6:	f8c3 2aa0 	str.w	r2, [r3, #2720]	; 0xaa0
    otgp->ie[i].DIEPTSIZ = 0;
 80036da:	f8c3 2ab0 	str.w	r2, [r3, #2736]	; 0xab0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80036de:	f8c3 1aa8 	str.w	r1, [r3, #2728]	; 0xaa8
    otgp->oe[i].DOEPCTL = 0;
 80036e2:	f8c3 2ca0 	str.w	r2, [r3, #3232]	; 0xca0
    otgp->oe[i].DOEPTSIZ = 0;
 80036e6:	f8c3 2cb0 	str.w	r2, [r3, #3248]	; 0xcb0
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80036ea:	f8c3 1ca8 	str.w	r1, [r3, #3240]	; 0xca8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80036ee:	d019      	beq.n	8003724 <usb_lld_start+0x220>
 80036f0:	2c0e      	cmp	r4, #14
    otgp->ie[i].DIEPCTL = 0;
 80036f2:	f8c3 2ac0 	str.w	r2, [r3, #2752]	; 0xac0
    otgp->ie[i].DIEPTSIZ = 0;
 80036f6:	f8c3 2ad0 	str.w	r2, [r3, #2768]	; 0xad0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80036fa:	f8c3 1ac8 	str.w	r1, [r3, #2760]	; 0xac8
    otgp->oe[i].DOEPCTL = 0;
 80036fe:	f8c3 2cc0 	str.w	r2, [r3, #3264]	; 0xcc0
    otgp->oe[i].DOEPTSIZ = 0;
 8003702:	f8c3 2cd0 	str.w	r2, [r3, #3280]	; 0xcd0
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003706:	f8c3 1cc8 	str.w	r1, [r3, #3272]	; 0xcc8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800370a:	d00b      	beq.n	8003724 <usb_lld_start+0x220>
    otgp->ie[i].DIEPCTL = 0;
 800370c:	f8c3 2ae0 	str.w	r2, [r3, #2784]	; 0xae0
    otgp->ie[i].DIEPTSIZ = 0;
 8003710:	f8c3 2af0 	str.w	r2, [r3, #2800]	; 0xaf0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003714:	f8c3 1ae8 	str.w	r1, [r3, #2792]	; 0xae8
    otgp->oe[i].DOEPCTL = 0;
 8003718:	f8c3 2ce0 	str.w	r2, [r3, #3296]	; 0xce0
    otgp->oe[i].DOEPTSIZ = 0;
 800371c:	f8c3 2cf0 	str.w	r2, [r3, #3312]	; 0xcf0
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003720:	f8c3 1ce8 	str.w	r1, [r3, #3304]	; 0xce8
    if (usbp->config->sof_cb == NULL)
 8003724:	6872      	ldr	r2, [r6, #4]
 8003726:	68d1      	ldr	r1, [r2, #12]
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8003728:	f04f 1001 	mov.w	r0, #65537	; 0x10001
    otgp->DIEPMSK  = 0;
 800372c:	2200      	movs	r2, #0
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 800372e:	f8c3 081c 	str.w	r0, [r3, #2076]	; 0x81c
    otgp->DIEPMSK  = 0;
 8003732:	f8c5 2810 	str.w	r2, [r5, #2064]	; 0x810
    otgp->DOEPMSK  = 0;
 8003736:	f8c5 2814 	str.w	r2, [r5, #2068]	; 0x814
    otgp->DAINTMSK = 0;
 800373a:	f8c5 281c 	str.w	r2, [r5, #2076]	; 0x81c
    if (usbp->config->sof_cb == NULL)
 800373e:	b149      	cbz	r1, 8003754 <usb_lld_start+0x250>
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM | GINTMSK_USBSUSPM |
 8003740:	4b16      	ldr	r3, [pc, #88]	; (800379c <usb_lld_start+0x298>)
 8003742:	61ab      	str	r3, [r5, #24]
    otgp->GINTSTS  = 0xFFFFFFFF;
 8003744:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003748:	616b      	str	r3, [r5, #20]
    otgp->GAHBCFG |= GAHBCFG_GINTMSK;
 800374a:	68ab      	ldr	r3, [r5, #8]
 800374c:	f043 0301 	orr.w	r3, r3, #1
 8003750:	60ab      	str	r3, [r5, #8]
}
 8003752:	bd70      	pop	{r4, r5, r6, pc}
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM | GINTMSK_USBSUSPM |
 8003754:	4b12      	ldr	r3, [pc, #72]	; (80037a0 <usb_lld_start+0x29c>)
 8003756:	61ab      	str	r3, [r5, #24]
 8003758:	e7f4      	b.n	8003744 <usb_lld_start+0x240>
      rccEnableOTG_FS(true);
 800375a:	4b12      	ldr	r3, [pc, #72]	; (80037a4 <usb_lld_start+0x2a0>)
 800375c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800375e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003762:	635a      	str	r2, [r3, #52]	; 0x34
 8003764:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003766:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800376a:	655a      	str	r2, [r3, #84]	; 0x54
 800376c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
      rccResetOTG_FS();
 800376e:	695a      	ldr	r2, [r3, #20]
 8003770:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003774:	615a      	str	r2, [r3, #20]
 8003776:	695a      	ldr	r2, [r3, #20]
 8003778:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800377c:	615a      	str	r2, [r3, #20]
      nvicEnableVector(STM32_OTG1_NUMBER, STM32_USB_OTG1_IRQ_PRIORITY);
 800377e:	210e      	movs	r1, #14
 8003780:	2043      	movs	r0, #67	; 0x43
      rccResetOTG_FS();
 8003782:	695b      	ldr	r3, [r3, #20]
      nvicEnableVector(STM32_OTG1_NUMBER, STM32_USB_OTG1_IRQ_PRIORITY);
 8003784:	f7fe f87e 	bl	8001884 <nvicEnableVector>
      otgp->GUSBCFG = GUSBCFG_FDMOD | GUSBCFG_TRDT(TRDT_VALUE_FS) |
 8003788:	4a07      	ldr	r2, [pc, #28]	; (80037a8 <usb_lld_start+0x2a4>)
      otgp->DCFG = 0x02200000 | DCFG_DSPD_FS11;
 800378a:	4b08      	ldr	r3, [pc, #32]	; (80037ac <usb_lld_start+0x2a8>)
      otgp->GUSBCFG = GUSBCFG_FDMOD | GUSBCFG_TRDT(TRDT_VALUE_FS) |
 800378c:	60ea      	str	r2, [r5, #12]
 800378e:	6d74      	ldr	r4, [r6, #84]	; 0x54
      otgp->DCFG = 0x02200000 | DCFG_DSPD_FS11;
 8003790:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
 8003794:	e6c2      	b.n	800351c <usb_lld_start+0x18>
 8003796:	bf00      	nop
 8003798:	20000a60 	.word	0x20000a60
 800379c:	c0303c08 	.word	0xc0303c08
 80037a0:	c0303c00 	.word	0xc0303c00
 80037a4:	40023800 	.word	0x40023800
 80037a8:	40001440 	.word	0x40001440
 80037ac:	02200003 	.word	0x02200003

080037b0 <usb_lld_reset>:
void usb_lld_reset(USBDriver *usbp) {
 80037b0:	b570      	push	{r4, r5, r6, lr}
  stm32_otg_t *otgp = usbp->otg;
 80037b2:	6d44      	ldr	r4, [r0, #84]	; 0x54
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 80037b4:	2320      	movs	r3, #32
void usb_lld_reset(USBDriver *usbp) {
 80037b6:	4606      	mov	r6, r0
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 80037b8:	6123      	str	r3, [r4, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 80037ba:	6925      	ldr	r5, [r4, #16]
 80037bc:	f015 0520 	ands.w	r5, r5, #32
 80037c0:	d1fb      	bne.n	80037ba <usb_lld_reset+0xa>
 80037c2:	2012      	movs	r0, #18
 80037c4:	f001 fbfc 	bl	8004fc0 <chSysPolledDelayX>
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80037c8:	6db0      	ldr	r0, [r6, #88]	; 0x58
  otgp->DIEPEMPMSK = 0;
 80037ca:	f8c4 5834 	str.w	r5, [r4, #2100]	; 0x834
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80037ce:	6881      	ldr	r1, [r0, #8]
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80037d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80037d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 80037d8:	f04f 1501 	mov.w	r5, #65537	; 0x10001
 80037dc:	f8c4 581c 	str.w	r5, [r4, #2076]	; 0x81c
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80037e0:	f8c4 2900 	str.w	r2, [r4, #2304]	; 0x900
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 80037e4:	f8c4 2b00 	str.w	r2, [r4, #2816]	; 0xb00
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80037e8:	f8c4 3908 	str.w	r3, [r4, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80037ec:	f8c4 3b08 	str.w	r3, [r4, #2824]	; 0xb08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80037f0:	2900      	cmp	r1, #0
 80037f2:	f000 8095 	beq.w	8003920 <usb_lld_reset+0x170>
 80037f6:	2901      	cmp	r1, #1
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80037f8:	f8c4 2920 	str.w	r2, [r4, #2336]	; 0x920
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 80037fc:	f8c4 2b20 	str.w	r2, [r4, #2848]	; 0xb20
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003800:	f8c4 3928 	str.w	r3, [r4, #2344]	; 0x928
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003804:	f8c4 3b28 	str.w	r3, [r4, #2856]	; 0xb28
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003808:	f240 808a 	bls.w	8003920 <usb_lld_reset+0x170>
 800380c:	2902      	cmp	r1, #2
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 800380e:	f8c4 2940 	str.w	r2, [r4, #2368]	; 0x940
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 8003812:	f8c4 2b40 	str.w	r2, [r4, #2880]	; 0xb40
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003816:	f8c4 3948 	str.w	r3, [r4, #2376]	; 0x948
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 800381a:	f8c4 3b48 	str.w	r3, [r4, #2888]	; 0xb48
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800381e:	d07f      	beq.n	8003920 <usb_lld_reset+0x170>
 8003820:	2903      	cmp	r1, #3
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8003822:	f8c4 2960 	str.w	r2, [r4, #2400]	; 0x960
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 8003826:	f8c4 2b60 	str.w	r2, [r4, #2912]	; 0xb60
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800382a:	f8c4 3968 	str.w	r3, [r4, #2408]	; 0x968
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 800382e:	f8c4 3b68 	str.w	r3, [r4, #2920]	; 0xb68
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003832:	d075      	beq.n	8003920 <usb_lld_reset+0x170>
 8003834:	2904      	cmp	r1, #4
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8003836:	f8c4 2980 	str.w	r2, [r4, #2432]	; 0x980
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 800383a:	f8c4 2b80 	str.w	r2, [r4, #2944]	; 0xb80
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800383e:	f8c4 3988 	str.w	r3, [r4, #2440]	; 0x988
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003842:	f8c4 3b88 	str.w	r3, [r4, #2952]	; 0xb88
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003846:	d06b      	beq.n	8003920 <usb_lld_reset+0x170>
 8003848:	2905      	cmp	r1, #5
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 800384a:	f8c4 29a0 	str.w	r2, [r4, #2464]	; 0x9a0
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 800384e:	f8c4 2ba0 	str.w	r2, [r4, #2976]	; 0xba0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003852:	f8c4 39a8 	str.w	r3, [r4, #2472]	; 0x9a8
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003856:	f8c4 3ba8 	str.w	r3, [r4, #2984]	; 0xba8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800385a:	d061      	beq.n	8003920 <usb_lld_reset+0x170>
 800385c:	2906      	cmp	r1, #6
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 800385e:	f8c4 29c0 	str.w	r2, [r4, #2496]	; 0x9c0
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 8003862:	f8c4 2bc0 	str.w	r2, [r4, #3008]	; 0xbc0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003866:	f8c4 39c8 	str.w	r3, [r4, #2504]	; 0x9c8
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 800386a:	f8c4 3bc8 	str.w	r3, [r4, #3016]	; 0xbc8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800386e:	d057      	beq.n	8003920 <usb_lld_reset+0x170>
 8003870:	2907      	cmp	r1, #7
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8003872:	f8c4 29e0 	str.w	r2, [r4, #2528]	; 0x9e0
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 8003876:	f8c4 2be0 	str.w	r2, [r4, #3040]	; 0xbe0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800387a:	f8c4 39e8 	str.w	r3, [r4, #2536]	; 0x9e8
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 800387e:	f8c4 3be8 	str.w	r3, [r4, #3048]	; 0xbe8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003882:	d04d      	beq.n	8003920 <usb_lld_reset+0x170>
 8003884:	2908      	cmp	r1, #8
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8003886:	f8c4 2a00 	str.w	r2, [r4, #2560]	; 0xa00
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 800388a:	f8c4 2c00 	str.w	r2, [r4, #3072]	; 0xc00
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800388e:	f8c4 3a08 	str.w	r3, [r4, #2568]	; 0xa08
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003892:	f8c4 3c08 	str.w	r3, [r4, #3080]	; 0xc08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003896:	d043      	beq.n	8003920 <usb_lld_reset+0x170>
 8003898:	2909      	cmp	r1, #9
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 800389a:	f8c4 2a20 	str.w	r2, [r4, #2592]	; 0xa20
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 800389e:	f8c4 2c20 	str.w	r2, [r4, #3104]	; 0xc20
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80038a2:	f8c4 3a28 	str.w	r3, [r4, #2600]	; 0xa28
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80038a6:	f8c4 3c28 	str.w	r3, [r4, #3112]	; 0xc28
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80038aa:	d039      	beq.n	8003920 <usb_lld_reset+0x170>
 80038ac:	290a      	cmp	r1, #10
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80038ae:	f8c4 2a40 	str.w	r2, [r4, #2624]	; 0xa40
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 80038b2:	f8c4 2c40 	str.w	r2, [r4, #3136]	; 0xc40
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80038b6:	f8c4 3a48 	str.w	r3, [r4, #2632]	; 0xa48
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80038ba:	f8c4 3c48 	str.w	r3, [r4, #3144]	; 0xc48
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80038be:	d02f      	beq.n	8003920 <usb_lld_reset+0x170>
 80038c0:	290b      	cmp	r1, #11
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80038c2:	f8c4 2a60 	str.w	r2, [r4, #2656]	; 0xa60
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 80038c6:	f8c4 2c60 	str.w	r2, [r4, #3168]	; 0xc60
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80038ca:	f8c4 3a68 	str.w	r3, [r4, #2664]	; 0xa68
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80038ce:	f8c4 3c68 	str.w	r3, [r4, #3176]	; 0xc68
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80038d2:	d025      	beq.n	8003920 <usb_lld_reset+0x170>
 80038d4:	290c      	cmp	r1, #12
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80038d6:	f8c4 2a80 	str.w	r2, [r4, #2688]	; 0xa80
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 80038da:	f8c4 2c80 	str.w	r2, [r4, #3200]	; 0xc80
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80038de:	f8c4 3a88 	str.w	r3, [r4, #2696]	; 0xa88
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80038e2:	f8c4 3c88 	str.w	r3, [r4, #3208]	; 0xc88
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80038e6:	d01b      	beq.n	8003920 <usb_lld_reset+0x170>
 80038e8:	290d      	cmp	r1, #13
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80038ea:	f8c4 2aa0 	str.w	r2, [r4, #2720]	; 0xaa0
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 80038ee:	f8c4 2ca0 	str.w	r2, [r4, #3232]	; 0xca0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80038f2:	f8c4 3aa8 	str.w	r3, [r4, #2728]	; 0xaa8
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80038f6:	f8c4 3ca8 	str.w	r3, [r4, #3240]	; 0xca8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80038fa:	d011      	beq.n	8003920 <usb_lld_reset+0x170>
 80038fc:	290e      	cmp	r1, #14
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80038fe:	f8c4 2ac0 	str.w	r2, [r4, #2752]	; 0xac0
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 8003902:	f8c4 2cc0 	str.w	r2, [r4, #3264]	; 0xcc0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003906:	f8c4 3ac8 	str.w	r3, [r4, #2760]	; 0xac8
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 800390a:	f8c4 3cc8 	str.w	r3, [r4, #3272]	; 0xcc8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800390e:	d007      	beq.n	8003920 <usb_lld_reset+0x170>
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8003910:	f8c4 2ae0 	str.w	r2, [r4, #2784]	; 0xae0
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 8003914:	f8c4 2ce0 	str.w	r2, [r4, #3296]	; 0xce0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003918:	f8c4 3ae8 	str.w	r3, [r4, #2792]	; 0xae8
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 800391c:	f8c4 3ce8 	str.w	r3, [r4, #3304]	; 0xce8
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8003920:	6803      	ldr	r3, [r0, #0]
 8003922:	65f3      	str	r3, [r6, #92]	; 0x5c
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 8003924:	6803      	ldr	r3, [r0, #0]
  otg_rxfifo_flush(usbp);
 8003926:	6d72      	ldr	r2, [r6, #84]	; 0x54
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 8003928:	6263      	str	r3, [r4, #36]	; 0x24
  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 800392a:	2310      	movs	r3, #16
 800392c:	6113      	str	r3, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 800392e:	6915      	ldr	r5, [r2, #16]
 8003930:	f015 0510 	ands.w	r5, r5, #16
 8003934:	d1fb      	bne.n	800392e <usb_lld_reset+0x17e>
 8003936:	2012      	movs	r0, #18
 8003938:	f001 fb42 	bl	8004fc0 <chSysPolledDelayX>
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);
 800393c:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 8003940:	4a11      	ldr	r2, [pc, #68]	; (8003988 <usb_lld_reset+0x1d8>)
  usbp->epc[0] = &ep0config;
 8003942:	4912      	ldr	r1, [pc, #72]	; (800398c <usb_lld_reset+0x1dc>)
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);
 8003944:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003948:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 800394c:	69a3      	ldr	r3, [r4, #24]
 800394e:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 8003952:	f043 0310 	orr.w	r3, r3, #16
 8003956:	61a3      	str	r3, [r4, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 8003958:	2309      	movs	r3, #9
 800395a:	f8c4 3810 	str.w	r3, [r4, #2064]	; 0x810
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 800395e:	f8c4 3814 	str.w	r3, [r4, #2068]	; 0x814
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 8003962:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
  usbp->epc[0] = &ep0config;
 8003966:	60f1      	str	r1, [r6, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 8003968:	f8c4 3b10 	str.w	r3, [r4, #2832]	; 0xb10
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 800396c:	f8c4 2b00 	str.w	r2, [r4, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 8003970:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 8003974:	f8c4 2900 	str.w	r2, [r4, #2304]	; 0x900
  next = usbp->pmnext;
 8003978:	6df3      	ldr	r3, [r6, #92]	; 0x5c
  usbp->pmnext += size;
 800397a:	f103 0210 	add.w	r2, r3, #16
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 800397e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  usbp->pmnext += size;
 8003982:	65f2      	str	r2, [r6, #92]	; 0x5c
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8003984:	62a3      	str	r3, [r4, #40]	; 0x28
}
 8003986:	bd70      	pop	{r4, r5, r6, pc}
 8003988:	10008040 	.word	0x10008040
 800398c:	08006704 	.word	0x08006704

08003990 <usb_lld_set_address>:
  stm32_otg_t *otgp = usbp->otg;
 8003990:	6d42      	ldr	r2, [r0, #84]	; 0x54
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8003992:	f890 104e 	ldrb.w	r1, [r0, #78]	; 0x4e
 8003996:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 800399a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800399e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80039a2:	f8c2 3800 	str.w	r3, [r2, #2048]	; 0x800
}
 80039a6:	4770      	bx	lr

080039a8 <usb_lld_init_endpoint>:
void usb_lld_init_endpoint(USBDriver *usbp, usbep_t ep) {
 80039a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039ac:	fa0f f881 	sxth.w	r8, r1
 80039b0:	eb00 0788 	add.w	r7, r0, r8, lsl #2
 80039b4:	460d      	mov	r5, r1
  switch (usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) {
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	f002 0203 	and.w	r2, r2, #3
 80039be:	2a02      	cmp	r2, #2
 80039c0:	f000 8097 	beq.w	8003af2 <usb_lld_init_endpoint+0x14a>
 80039c4:	2a03      	cmp	r2, #3
 80039c6:	f000 8091 	beq.w	8003aec <usb_lld_init_endpoint+0x144>
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL;
 80039ca:	4c4b      	ldr	r4, [pc, #300]	; (8003af8 <usb_lld_init_endpoint+0x150>)
 80039cc:	494b      	ldr	r1, [pc, #300]	; (8003afc <usb_lld_init_endpoint+0x154>)
 80039ce:	2a01      	cmp	r2, #1
 80039d0:	bf0c      	ite	eq
 80039d2:	46a1      	moveq	r9, r4
 80039d4:	4689      	movne	r9, r1
  stm32_otg_t *otgp = usbp->otg;
 80039d6:	6d44      	ldr	r4, [r0, #84]	; 0x54
  if (usbp->epc[ep]->out_state != NULL) {
 80039d8:	699e      	ldr	r6, [r3, #24]
  otgp->oe[ep].DOEPTSIZ = 0;
 80039da:	0169      	lsls	r1, r5, #5
 80039dc:	1862      	adds	r2, r4, r1
 80039de:	f04f 0c00 	mov.w	ip, #0
 80039e2:	f8c2 cb10 	str.w	ip, [r2, #2832]	; 0xb10
 80039e6:	f105 0210 	add.w	r2, r5, #16
 80039ea:	f04f 0c01 	mov.w	ip, #1
 80039ee:	fa0c f202 	lsl.w	r2, ip, r2
  if (usbp->epc[ep]->out_state != NULL) {
 80039f2:	2e00      	cmp	r6, #0
 80039f4:	d04b      	beq.n	8003a8e <usb_lld_init_endpoint+0xe6>
    otgp->oe[ep].DOEPCTL = ctl | DOEPCTL_MPSIZ(usbp->epc[ep]->out_maxsize);
 80039f6:	f8b3 c012 	ldrh.w	ip, [r3, #18]
 80039fa:	f105 0658 	add.w	r6, r5, #88	; 0x58
 80039fe:	0176      	lsls	r6, r6, #5
 8003a00:	ea4c 0c09 	orr.w	ip, ip, r9
 8003a04:	f844 c006 	str.w	ip, [r4, r6]
    otgp->DAINTMSK |= DAINTMSK_OEPM(ep);
 8003a08:	f8d4 681c 	ldr.w	r6, [r4, #2076]	; 0x81c
 8003a0c:	4332      	orrs	r2, r6
 8003a0e:	f8c4 281c 	str.w	r2, [r4, #2076]	; 0x81c
  otgp->ie[ep].DIEPTSIZ = 0;
 8003a12:	1866      	adds	r6, r4, r1
  if (usbp->epc[ep]->in_state != NULL) {
 8003a14:	f8d3 c014 	ldr.w	ip, [r3, #20]
  otgp->ie[ep].DIEPTSIZ = 0;
 8003a18:	2200      	movs	r2, #0
 8003a1a:	01a9      	lsls	r1, r5, #6
 8003a1c:	f8c6 2910 	str.w	r2, [r6, #2320]	; 0x910
 8003a20:	f041 0120 	orr.w	r1, r1, #32
 8003a24:	1e6a      	subs	r2, r5, #1
  if (usbp->epc[ep]->in_state != NULL) {
 8003a26:	f1bc 0f00 	cmp.w	ip, #0
 8003a2a:	d03f      	beq.n	8003aac <usb_lld_init_endpoint+0x104>
    if (usbp->epc[ep]->in_multiplier > 1)
 8003a2c:	f8b3 c01c 	ldrh.w	ip, [r3, #28]
    fsize = usbp->epc[ep]->in_maxsize / 4;
 8003a30:	8a1e      	ldrh	r6, [r3, #16]
    if (usbp->epc[ep]->in_multiplier > 1)
 8003a32:	f1bc 0f01 	cmp.w	ip, #1
    fsize = usbp->epc[ep]->in_maxsize / 4;
 8003a36:	ea4f 0396 	mov.w	r3, r6, lsr #2
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 8003a3a:	f102 0240 	add.w	r2, r2, #64	; 0x40
  next = usbp->pmnext;
 8003a3e:	6dc6      	ldr	r6, [r0, #92]	; 0x5c
      fsize *= usbp->epc[ep]->in_multiplier;
 8003a40:	bf88      	it	hi
 8003a42:	fb0c f303 	mulhi.w	r3, ip, r3
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 8003a46:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  usbp->pmnext += size;
 8003a4a:	eb03 0c06 	add.w	ip, r3, r6
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 8003a4e:	ea46 4303 	orr.w	r3, r6, r3, lsl #16
  usbp->pmnext += size;
 8003a52:	f8c0 c05c 	str.w	ip, [r0, #92]	; 0x5c
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 8003a56:	6053      	str	r3, [r2, #4]
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8003a58:	6121      	str	r1, [r4, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8003a5a:	6923      	ldr	r3, [r4, #16]
 8003a5c:	069a      	lsls	r2, r3, #26
 8003a5e:	d4fc      	bmi.n	8003a5a <usb_lld_init_endpoint+0xb2>
 8003a60:	2012      	movs	r0, #18
 8003a62:	f001 faad 	bl	8004fc0 <chSysPolledDelayX>
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	8a1a      	ldrh	r2, [r3, #16]
    otgp->ie[ep].DIEPCTL = ctl |
 8003a6a:	f105 0348 	add.w	r3, r5, #72	; 0x48
                           DIEPCTL_TXFNUM(ep) |
 8003a6e:	ea42 5285 	orr.w	r2, r2, r5, lsl #22
    otgp->ie[ep].DIEPCTL = ctl |
 8003a72:	015b      	lsls	r3, r3, #5
                           DIEPCTL_TXFNUM(ep) |
 8003a74:	ea42 0209 	orr.w	r2, r2, r9
    otgp->ie[ep].DIEPCTL = ctl |
 8003a78:	50e2      	str	r2, [r4, r3]
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	f8d4 381c 	ldr.w	r3, [r4, #2076]	; 0x81c
 8003a80:	fa01 f505 	lsl.w	r5, r1, r5
 8003a84:	431d      	orrs	r5, r3
 8003a86:	f8c4 581c 	str.w	r5, [r4, #2076]	; 0x81c
}
 8003a8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a8e:	eb04 1c48 	add.w	ip, r4, r8, lsl #5
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
 8003a92:	f8dc 6b00 	ldr.w	r6, [ip, #2816]	; 0xb00
 8003a96:	f426 4600 	bic.w	r6, r6, #32768	; 0x8000
 8003a9a:	f8cc 6b00 	str.w	r6, [ip, #2816]	; 0xb00
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
 8003a9e:	f8d4 681c 	ldr.w	r6, [r4, #2076]	; 0x81c
 8003aa2:	ea26 0202 	bic.w	r2, r6, r2
 8003aa6:	f8c4 281c 	str.w	r2, [r4, #2076]	; 0x81c
 8003aaa:	e7b2      	b.n	8003a12 <usb_lld_init_endpoint+0x6a>
    otgp->DIEPTXF[ep - 1] = 0x02000400; /* Reset value.*/
 8003aac:	f105 033f 	add.w	r3, r5, #63	; 0x3f
 8003ab0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003ab4:	4a12      	ldr	r2, [pc, #72]	; (8003b00 <usb_lld_init_endpoint+0x158>)
 8003ab6:	605a      	str	r2, [r3, #4]
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8003ab8:	6121      	str	r1, [r4, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8003aba:	6923      	ldr	r3, [r4, #16]
 8003abc:	069b      	lsls	r3, r3, #26
 8003abe:	d4fc      	bmi.n	8003aba <usb_lld_init_endpoint+0x112>
 8003ac0:	eb04 1848 	add.w	r8, r4, r8, lsl #5
 8003ac4:	2012      	movs	r0, #18
 8003ac6:	f001 fa7b 	bl	8004fc0 <chSysPolledDelayX>
    otgp->ie[ep].DIEPCTL &= ~DIEPCTL_USBAEP;
 8003aca:	f8d8 3900 	ldr.w	r3, [r8, #2304]	; 0x900
 8003ace:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003ad2:	f8c8 3900 	str.w	r3, [r8, #2304]	; 0x900
    otgp->DAINTMSK &= ~DAINTMSK_IEPM(ep);
 8003ad6:	f8d4 381c 	ldr.w	r3, [r4, #2076]	; 0x81c
 8003ada:	2101      	movs	r1, #1
 8003adc:	fa01 f505 	lsl.w	r5, r1, r5
 8003ae0:	ea23 0505 	bic.w	r5, r3, r5
 8003ae4:	f8c4 581c 	str.w	r5, [r4, #2076]	; 0x81c
}
 8003ae8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_INTR;
 8003aec:	f8df 9014 	ldr.w	r9, [pc, #20]	; 8003b04 <usb_lld_init_endpoint+0x15c>
    break;
 8003af0:	e771      	b.n	80039d6 <usb_lld_init_endpoint+0x2e>
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_BULK;
 8003af2:	f8df 9014 	ldr.w	r9, [pc, #20]	; 8003b08 <usb_lld_init_endpoint+0x160>
    break;
 8003af6:	e76e      	b.n	80039d6 <usb_lld_init_endpoint+0x2e>
 8003af8:	10048000 	.word	0x10048000
 8003afc:	10008000 	.word	0x10008000
 8003b00:	02000400 	.word	0x02000400
 8003b04:	100c8000 	.word	0x100c8000
 8003b08:	10088000 	.word	0x10088000

08003b0c <usb_lld_disable_endpoints>:
  otg_disable_ep(usbp);
 8003b0c:	e9d0 3115 	ldrd	r3, r1, [r0, #84]	; 0x54
void usb_lld_disable_endpoints(USBDriver *usbp) {
 8003b10:	b410      	push	{r4}
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8003b12:	680c      	ldr	r4, [r1, #0]
 8003b14:	65c4      	str	r4, [r0, #92]	; 0x5c
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003b16:	6888      	ldr	r0, [r1, #8]
    otgp->ie[i].DIEPCTL = 0;
 8003b18:	2200      	movs	r2, #0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003b1a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    otgp->ie[i].DIEPCTL = 0;
 8003b1e:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    otgp->ie[i].DIEPTSIZ = 0;
 8003b22:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003b26:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
    otgp->oe[i].DOEPCTL = 0;
 8003b2a:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
    otgp->oe[i].DOEPTSIZ = 0;
 8003b2e:	f8c3 2b10 	str.w	r2, [r3, #2832]	; 0xb10
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003b32:	f8c3 1b08 	str.w	r1, [r3, #2824]	; 0xb08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003b36:	2800      	cmp	r0, #0
 8003b38:	f000 80d5 	beq.w	8003ce6 <usb_lld_disable_endpoints+0x1da>
 8003b3c:	2801      	cmp	r0, #1
    otgp->ie[i].DIEPCTL = 0;
 8003b3e:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920
    otgp->ie[i].DIEPTSIZ = 0;
 8003b42:	f8c3 2930 	str.w	r2, [r3, #2352]	; 0x930
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003b46:	f8c3 1928 	str.w	r1, [r3, #2344]	; 0x928
    otgp->oe[i].DOEPCTL = 0;
 8003b4a:	f8c3 2b20 	str.w	r2, [r3, #2848]	; 0xb20
    otgp->oe[i].DOEPTSIZ = 0;
 8003b4e:	f8c3 2b30 	str.w	r2, [r3, #2864]	; 0xb30
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003b52:	f8c3 1b28 	str.w	r1, [r3, #2856]	; 0xb28
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003b56:	f240 80c6 	bls.w	8003ce6 <usb_lld_disable_endpoints+0x1da>
 8003b5a:	2802      	cmp	r0, #2
    otgp->ie[i].DIEPCTL = 0;
 8003b5c:	f8c3 2940 	str.w	r2, [r3, #2368]	; 0x940
    otgp->ie[i].DIEPTSIZ = 0;
 8003b60:	f8c3 2950 	str.w	r2, [r3, #2384]	; 0x950
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003b64:	f8c3 1948 	str.w	r1, [r3, #2376]	; 0x948
    otgp->oe[i].DOEPCTL = 0;
 8003b68:	f8c3 2b40 	str.w	r2, [r3, #2880]	; 0xb40
    otgp->oe[i].DOEPTSIZ = 0;
 8003b6c:	f8c3 2b50 	str.w	r2, [r3, #2896]	; 0xb50
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003b70:	f8c3 1b48 	str.w	r1, [r3, #2888]	; 0xb48
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003b74:	f000 80b7 	beq.w	8003ce6 <usb_lld_disable_endpoints+0x1da>
 8003b78:	2803      	cmp	r0, #3
    otgp->ie[i].DIEPCTL = 0;
 8003b7a:	f8c3 2960 	str.w	r2, [r3, #2400]	; 0x960
    otgp->ie[i].DIEPTSIZ = 0;
 8003b7e:	f8c3 2970 	str.w	r2, [r3, #2416]	; 0x970
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003b82:	f8c3 1968 	str.w	r1, [r3, #2408]	; 0x968
    otgp->oe[i].DOEPCTL = 0;
 8003b86:	f8c3 2b60 	str.w	r2, [r3, #2912]	; 0xb60
    otgp->oe[i].DOEPTSIZ = 0;
 8003b8a:	f8c3 2b70 	str.w	r2, [r3, #2928]	; 0xb70
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003b8e:	f8c3 1b68 	str.w	r1, [r3, #2920]	; 0xb68
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003b92:	f000 80a8 	beq.w	8003ce6 <usb_lld_disable_endpoints+0x1da>
 8003b96:	2804      	cmp	r0, #4
    otgp->ie[i].DIEPCTL = 0;
 8003b98:	f8c3 2980 	str.w	r2, [r3, #2432]	; 0x980
    otgp->ie[i].DIEPTSIZ = 0;
 8003b9c:	f8c3 2990 	str.w	r2, [r3, #2448]	; 0x990
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003ba0:	f8c3 1988 	str.w	r1, [r3, #2440]	; 0x988
    otgp->oe[i].DOEPCTL = 0;
 8003ba4:	f8c3 2b80 	str.w	r2, [r3, #2944]	; 0xb80
    otgp->oe[i].DOEPTSIZ = 0;
 8003ba8:	f8c3 2b90 	str.w	r2, [r3, #2960]	; 0xb90
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003bac:	f8c3 1b88 	str.w	r1, [r3, #2952]	; 0xb88
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003bb0:	f000 8099 	beq.w	8003ce6 <usb_lld_disable_endpoints+0x1da>
 8003bb4:	2805      	cmp	r0, #5
    otgp->ie[i].DIEPCTL = 0;
 8003bb6:	f8c3 29a0 	str.w	r2, [r3, #2464]	; 0x9a0
    otgp->ie[i].DIEPTSIZ = 0;
 8003bba:	f8c3 29b0 	str.w	r2, [r3, #2480]	; 0x9b0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003bbe:	f8c3 19a8 	str.w	r1, [r3, #2472]	; 0x9a8
    otgp->oe[i].DOEPCTL = 0;
 8003bc2:	f8c3 2ba0 	str.w	r2, [r3, #2976]	; 0xba0
    otgp->oe[i].DOEPTSIZ = 0;
 8003bc6:	f8c3 2bb0 	str.w	r2, [r3, #2992]	; 0xbb0
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003bca:	f8c3 1ba8 	str.w	r1, [r3, #2984]	; 0xba8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003bce:	f000 808a 	beq.w	8003ce6 <usb_lld_disable_endpoints+0x1da>
 8003bd2:	2806      	cmp	r0, #6
    otgp->ie[i].DIEPCTL = 0;
 8003bd4:	f8c3 29c0 	str.w	r2, [r3, #2496]	; 0x9c0
    otgp->ie[i].DIEPTSIZ = 0;
 8003bd8:	f8c3 29d0 	str.w	r2, [r3, #2512]	; 0x9d0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003bdc:	f8c3 19c8 	str.w	r1, [r3, #2504]	; 0x9c8
    otgp->oe[i].DOEPCTL = 0;
 8003be0:	f8c3 2bc0 	str.w	r2, [r3, #3008]	; 0xbc0
    otgp->oe[i].DOEPTSIZ = 0;
 8003be4:	f8c3 2bd0 	str.w	r2, [r3, #3024]	; 0xbd0
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003be8:	f8c3 1bc8 	str.w	r1, [r3, #3016]	; 0xbc8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003bec:	d07b      	beq.n	8003ce6 <usb_lld_disable_endpoints+0x1da>
 8003bee:	2807      	cmp	r0, #7
    otgp->ie[i].DIEPCTL = 0;
 8003bf0:	f8c3 29e0 	str.w	r2, [r3, #2528]	; 0x9e0
    otgp->ie[i].DIEPTSIZ = 0;
 8003bf4:	f8c3 29f0 	str.w	r2, [r3, #2544]	; 0x9f0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003bf8:	f8c3 19e8 	str.w	r1, [r3, #2536]	; 0x9e8
    otgp->oe[i].DOEPCTL = 0;
 8003bfc:	f8c3 2be0 	str.w	r2, [r3, #3040]	; 0xbe0
    otgp->oe[i].DOEPTSIZ = 0;
 8003c00:	f8c3 2bf0 	str.w	r2, [r3, #3056]	; 0xbf0
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003c04:	f8c3 1be8 	str.w	r1, [r3, #3048]	; 0xbe8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003c08:	d06d      	beq.n	8003ce6 <usb_lld_disable_endpoints+0x1da>
 8003c0a:	2808      	cmp	r0, #8
    otgp->ie[i].DIEPCTL = 0;
 8003c0c:	f8c3 2a00 	str.w	r2, [r3, #2560]	; 0xa00
    otgp->ie[i].DIEPTSIZ = 0;
 8003c10:	f8c3 2a10 	str.w	r2, [r3, #2576]	; 0xa10
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003c14:	f8c3 1a08 	str.w	r1, [r3, #2568]	; 0xa08
    otgp->oe[i].DOEPCTL = 0;
 8003c18:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
    otgp->oe[i].DOEPTSIZ = 0;
 8003c1c:	f8c3 2c10 	str.w	r2, [r3, #3088]	; 0xc10
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003c20:	f8c3 1c08 	str.w	r1, [r3, #3080]	; 0xc08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003c24:	d05f      	beq.n	8003ce6 <usb_lld_disable_endpoints+0x1da>
 8003c26:	2809      	cmp	r0, #9
    otgp->ie[i].DIEPCTL = 0;
 8003c28:	f8c3 2a20 	str.w	r2, [r3, #2592]	; 0xa20
    otgp->ie[i].DIEPTSIZ = 0;
 8003c2c:	f8c3 2a30 	str.w	r2, [r3, #2608]	; 0xa30
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003c30:	f8c3 1a28 	str.w	r1, [r3, #2600]	; 0xa28
    otgp->oe[i].DOEPCTL = 0;
 8003c34:	f8c3 2c20 	str.w	r2, [r3, #3104]	; 0xc20
    otgp->oe[i].DOEPTSIZ = 0;
 8003c38:	f8c3 2c30 	str.w	r2, [r3, #3120]	; 0xc30
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003c3c:	f8c3 1c28 	str.w	r1, [r3, #3112]	; 0xc28
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003c40:	d051      	beq.n	8003ce6 <usb_lld_disable_endpoints+0x1da>
 8003c42:	280a      	cmp	r0, #10
    otgp->ie[i].DIEPCTL = 0;
 8003c44:	f8c3 2a40 	str.w	r2, [r3, #2624]	; 0xa40
    otgp->ie[i].DIEPTSIZ = 0;
 8003c48:	f8c3 2a50 	str.w	r2, [r3, #2640]	; 0xa50
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003c4c:	f8c3 1a48 	str.w	r1, [r3, #2632]	; 0xa48
    otgp->oe[i].DOEPCTL = 0;
 8003c50:	f8c3 2c40 	str.w	r2, [r3, #3136]	; 0xc40
    otgp->oe[i].DOEPTSIZ = 0;
 8003c54:	f8c3 2c50 	str.w	r2, [r3, #3152]	; 0xc50
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003c58:	f8c3 1c48 	str.w	r1, [r3, #3144]	; 0xc48
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003c5c:	d043      	beq.n	8003ce6 <usb_lld_disable_endpoints+0x1da>
 8003c5e:	280b      	cmp	r0, #11
    otgp->ie[i].DIEPCTL = 0;
 8003c60:	f8c3 2a60 	str.w	r2, [r3, #2656]	; 0xa60
    otgp->ie[i].DIEPTSIZ = 0;
 8003c64:	f8c3 2a70 	str.w	r2, [r3, #2672]	; 0xa70
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003c68:	f8c3 1a68 	str.w	r1, [r3, #2664]	; 0xa68
    otgp->oe[i].DOEPCTL = 0;
 8003c6c:	f8c3 2c60 	str.w	r2, [r3, #3168]	; 0xc60
    otgp->oe[i].DOEPTSIZ = 0;
 8003c70:	f8c3 2c70 	str.w	r2, [r3, #3184]	; 0xc70
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003c74:	f8c3 1c68 	str.w	r1, [r3, #3176]	; 0xc68
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003c78:	d035      	beq.n	8003ce6 <usb_lld_disable_endpoints+0x1da>
 8003c7a:	280c      	cmp	r0, #12
    otgp->ie[i].DIEPCTL = 0;
 8003c7c:	f8c3 2a80 	str.w	r2, [r3, #2688]	; 0xa80
    otgp->ie[i].DIEPTSIZ = 0;
 8003c80:	f8c3 2a90 	str.w	r2, [r3, #2704]	; 0xa90
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003c84:	f8c3 1a88 	str.w	r1, [r3, #2696]	; 0xa88
    otgp->oe[i].DOEPCTL = 0;
 8003c88:	f8c3 2c80 	str.w	r2, [r3, #3200]	; 0xc80
    otgp->oe[i].DOEPTSIZ = 0;
 8003c8c:	f8c3 2c90 	str.w	r2, [r3, #3216]	; 0xc90
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003c90:	f8c3 1c88 	str.w	r1, [r3, #3208]	; 0xc88
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003c94:	d027      	beq.n	8003ce6 <usb_lld_disable_endpoints+0x1da>
 8003c96:	280d      	cmp	r0, #13
    otgp->ie[i].DIEPCTL = 0;
 8003c98:	f8c3 2aa0 	str.w	r2, [r3, #2720]	; 0xaa0
    otgp->ie[i].DIEPTSIZ = 0;
 8003c9c:	f8c3 2ab0 	str.w	r2, [r3, #2736]	; 0xab0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003ca0:	f8c3 1aa8 	str.w	r1, [r3, #2728]	; 0xaa8
    otgp->oe[i].DOEPCTL = 0;
 8003ca4:	f8c3 2ca0 	str.w	r2, [r3, #3232]	; 0xca0
    otgp->oe[i].DOEPTSIZ = 0;
 8003ca8:	f8c3 2cb0 	str.w	r2, [r3, #3248]	; 0xcb0
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003cac:	f8c3 1ca8 	str.w	r1, [r3, #3240]	; 0xca8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003cb0:	d019      	beq.n	8003ce6 <usb_lld_disable_endpoints+0x1da>
 8003cb2:	280e      	cmp	r0, #14
    otgp->ie[i].DIEPCTL = 0;
 8003cb4:	f8c3 2ac0 	str.w	r2, [r3, #2752]	; 0xac0
    otgp->ie[i].DIEPTSIZ = 0;
 8003cb8:	f8c3 2ad0 	str.w	r2, [r3, #2768]	; 0xad0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003cbc:	f8c3 1ac8 	str.w	r1, [r3, #2760]	; 0xac8
    otgp->oe[i].DOEPCTL = 0;
 8003cc0:	f8c3 2cc0 	str.w	r2, [r3, #3264]	; 0xcc0
    otgp->oe[i].DOEPTSIZ = 0;
 8003cc4:	f8c3 2cd0 	str.w	r2, [r3, #3280]	; 0xcd0
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003cc8:	f8c3 1cc8 	str.w	r1, [r3, #3272]	; 0xcc8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003ccc:	d00b      	beq.n	8003ce6 <usb_lld_disable_endpoints+0x1da>
    otgp->ie[i].DIEPCTL = 0;
 8003cce:	f8c3 2ae0 	str.w	r2, [r3, #2784]	; 0xae0
    otgp->ie[i].DIEPTSIZ = 0;
 8003cd2:	f8c3 2af0 	str.w	r2, [r3, #2800]	; 0xaf0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003cd6:	f8c3 1ae8 	str.w	r1, [r3, #2792]	; 0xae8
    otgp->oe[i].DOEPCTL = 0;
 8003cda:	f8c3 2ce0 	str.w	r2, [r3, #3296]	; 0xce0
    otgp->oe[i].DOEPTSIZ = 0;
 8003cde:	f8c3 2cf0 	str.w	r2, [r3, #3312]	; 0xcf0
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003ce2:	f8c3 1ce8 	str.w	r1, [r3, #3304]	; 0xce8
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8003ce6:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8003cea:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
}
 8003cee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003cf2:	4770      	bx	lr

08003cf4 <usb_lld_get_status_out>:
  ctl = usbp->otg->oe[ep].DOEPCTL;
 8003cf4:	3158      	adds	r1, #88	; 0x58
 8003cf6:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003cf8:	0149      	lsls	r1, r1, #5
 8003cfa:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DOEPCTL_USBAEP))
 8003cfc:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 8003d00:	d004      	beq.n	8003d0c <usb_lld_get_status_out+0x18>
  if (ctl & DOEPCTL_STALL)
 8003d02:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
  return EP_STATUS_ACTIVE;
 8003d06:	bf14      	ite	ne
 8003d08:	2001      	movne	r0, #1
 8003d0a:	2002      	moveq	r0, #2
}
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop

08003d10 <usb_lld_get_status_in>:
  ctl = usbp->otg->ie[ep].DIEPCTL;
 8003d10:	3148      	adds	r1, #72	; 0x48
 8003d12:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003d14:	0149      	lsls	r1, r1, #5
 8003d16:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DIEPCTL_USBAEP))
 8003d18:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 8003d1c:	d004      	beq.n	8003d28 <usb_lld_get_status_in+0x18>
  if (ctl & DIEPCTL_STALL)
 8003d1e:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
  return EP_STATUS_ACTIVE;
 8003d22:	bf14      	ite	ne
 8003d24:	2001      	movne	r0, #1
 8003d26:	2002      	moveq	r0, #2
}
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop

08003d2c <usb_lld_read_setup>:
  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 8003d2c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8003d30:	68cb      	ldr	r3, [r1, #12]
 8003d32:	6a1b      	ldr	r3, [r3, #32]
 8003d34:	6819      	ldr	r1, [r3, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	6053      	str	r3, [r2, #4]
 8003d3a:	6011      	str	r1, [r2, #0]
}
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop

08003d40 <usb_lld_start_out>:
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8003d40:	eb00 0381 	add.w	r3, r0, r1, lsl #2
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 8003d44:	b430      	push	{r4, r5}
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8003d46:	68dd      	ldr	r5, [r3, #12]
 8003d48:	69ab      	ldr	r3, [r5, #24]
  osp->totsize = osp->rxsize;
 8003d4a:	681c      	ldr	r4, [r3, #0]
 8003d4c:	60dc      	str	r4, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 8003d4e:	b919      	cbnz	r1, 8003d58 <usb_lld_start_out+0x18>
 8003d50:	2c40      	cmp	r4, #64	; 0x40
      osp->rxsize = EP0_MAX_OUTSIZE;
 8003d52:	bf84      	itt	hi
 8003d54:	2440      	movhi	r4, #64	; 0x40
 8003d56:	601c      	strhi	r4, [r3, #0]
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8003d58:	8a6b      	ldrh	r3, [r5, #18]
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8003d5a:	6d40      	ldr	r0, [r0, #84]	; 0x54
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8003d5c:	682d      	ldr	r5, [r5, #0]
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8003d5e:	1e5a      	subs	r2, r3, #1
 8003d60:	4422      	add	r2, r4
 8003d62:	fbb2 f2f3 	udiv	r2, r2, r3
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 8003d66:	fb02 f303 	mul.w	r3, r2, r3
 8003d6a:	3303      	adds	r3, #3
 8003d6c:	f023 0303 	bic.w	r3, r3, #3
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8003d70:	ea43 43c2 	orr.w	r3, r3, r2, lsl #19
 8003d74:	eb00 1441 	add.w	r4, r0, r1, lsl #5
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8003d78:	f005 0203 	and.w	r2, r5, #3
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8003d7c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8003d80:	2a01      	cmp	r2, #1
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8003d82:	f8c4 3b10 	str.w	r3, [r4, #2832]	; 0xb10
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8003d86:	d00a      	beq.n	8003d9e <usb_lld_start_out+0x5e>
 8003d88:	b209      	sxth	r1, r1
 8003d8a:	eb00 1141 	add.w	r1, r0, r1, lsl #5
}
 8003d8e:	bc30      	pop	{r4, r5}
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8003d90:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 8003d94:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8003d98:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
}
 8003d9c:	4770      	bx	lr
 8003d9e:	b209      	sxth	r1, r1
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8003da0:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8003da4:	eb00 1241 	add.w	r2, r0, r1, lsl #5
 8003da8:	f413 7f80 	tst.w	r3, #256	; 0x100
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8003dac:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8003db0:	bf14      	ite	ne
 8003db2:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 8003db6:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
 8003dba:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
 8003dbe:	e7e4      	b.n	8003d8a <usb_lld_start_out+0x4a>

08003dc0 <usb_lld_start_in>:
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8003dc0:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8003dc4:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8003dc6:	68d8      	ldr	r0, [r3, #12]
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 8003dc8:	b4f0      	push	{r4, r5, r6, r7}
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8003dca:	6944      	ldr	r4, [r0, #20]
  isp->totsize = isp->txsize;
 8003dcc:	6823      	ldr	r3, [r4, #0]
 8003dce:	60e3      	str	r3, [r4, #12]
  if (isp->txsize == 0) {
 8003dd0:	b9eb      	cbnz	r3, 8003e0e <usb_lld_start_in+0x4e>
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8003dd2:	eb02 1341 	add.w	r3, r2, r1, lsl #5
 8003dd6:	f44f 2400 	mov.w	r4, #524288	; 0x80000
 8003dda:	f8c3 4910 	str.w	r4, [r3, #2320]	; 0x910
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8003dde:	6803      	ldr	r3, [r0, #0]
 8003de0:	f003 0303 	and.w	r3, r3, #3
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d025      	beq.n	8003e34 <usb_lld_start_in+0x74>
 8003de8:	b208      	sxth	r0, r1
 8003dea:	eb02 1040 	add.w	r0, r2, r0, lsl #5
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8003dee:	2301      	movs	r3, #1
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8003df0:	f8d0 4900 	ldr.w	r4, [r0, #2304]	; 0x900
 8003df4:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8003df8:	f8c0 4900 	str.w	r4, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8003dfc:	f8d2 0834 	ldr.w	r0, [r2, #2100]	; 0x834
 8003e00:	fa03 f101 	lsl.w	r1, r3, r1
 8003e04:	4301      	orrs	r1, r0
 8003e06:	f8c2 1834 	str.w	r1, [r2, #2100]	; 0x834
}
 8003e0a:	bcf0      	pop	{r4, r5, r6, r7}
 8003e0c:	4770      	bx	lr
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 8003e0e:	b311      	cbz	r1, 8003e56 <usb_lld_start_in+0x96>
 8003e10:	f043 5600 	orr.w	r6, r3, #536870912	; 0x20000000
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8003e14:	8a07      	ldrh	r7, [r0, #16]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8003e16:	eb02 1541 	add.w	r5, r2, r1, lsl #5
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8003e1a:	1e7c      	subs	r4, r7, #1
 8003e1c:	4423      	add	r3, r4
 8003e1e:	fbb3 f3f7 	udiv	r3, r3, r7
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8003e22:	ea46 43c3 	orr.w	r3, r6, r3, lsl #19
 8003e26:	f8c5 3910 	str.w	r3, [r5, #2320]	; 0x910
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8003e2a:	6803      	ldr	r3, [r0, #0]
 8003e2c:	f003 0303 	and.w	r3, r3, #3
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d1d9      	bne.n	8003de8 <usb_lld_start_in+0x28>
 8003e34:	b208      	sxth	r0, r1
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8003e36:	f8d2 3808 	ldr.w	r3, [r2, #2056]	; 0x808
 8003e3a:	eb02 1440 	add.w	r4, r2, r0, lsl #5
 8003e3e:	f413 7f80 	tst.w	r3, #256	; 0x100
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 8003e42:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 8003e46:	bf14      	ite	ne
 8003e48:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 8003e4c:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
 8003e50:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 8003e54:	e7c9      	b.n	8003dea <usb_lld_start_in+0x2a>
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 8003e56:	2b40      	cmp	r3, #64	; 0x40
 8003e58:	d9da      	bls.n	8003e10 <usb_lld_start_in+0x50>
      isp->txsize = EP0_MAX_INSIZE;
 8003e5a:	2340      	movs	r3, #64	; 0x40
 8003e5c:	4e01      	ldr	r6, [pc, #4]	; (8003e64 <usb_lld_start_in+0xa4>)
 8003e5e:	6023      	str	r3, [r4, #0]
 8003e60:	e7d8      	b.n	8003e14 <usb_lld_start_in+0x54>
 8003e62:	bf00      	nop
 8003e64:	20000040 	.word	0x20000040

08003e68 <usb_lld_stall_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {
 8003e68:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003e6a:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 8003e6e:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 8003e72:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003e76:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
}
 8003e7a:	4770      	bx	lr

08003e7c <usb_lld_stall_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {
 8003e7c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003e7e:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 8003e82:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 8003e86:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003e8a:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
}
 8003e8e:	4770      	bx	lr

08003e90 <usb_lld_clear_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {
 8003e90:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003e92:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 8003e96:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 8003e9a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003e9e:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
}
 8003ea2:	4770      	bx	lr

08003ea4 <usb_lld_clear_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {
 8003ea4:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003ea6:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 8003eaa:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 8003eae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003eb2:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
}
 8003eb6:	4770      	bx	lr

08003eb8 <spi_lld_serve_rx_interrupt>:
 */
static void spi_lld_serve_rx_interrupt(SPIDriver *spip, uint32_t flags) {

  /* DMA errors handling.*/
#if defined(STM32_SPI_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8003eb8:	f011 0f0c 	tst.w	r1, #12
static void spi_lld_serve_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8003ebc:	b570      	push	{r4, r5, r6, lr}
 8003ebe:	460d      	mov	r5, r1
 8003ec0:	4604      	mov	r4, r0
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8003ec2:	d149      	bne.n	8003f58 <spi_lld_serve_rx_interrupt+0xa0>
  }
#else
  (void)flags;
#endif

  if (spip->config->circular) {
 8003ec4:	6861      	ldr	r1, [r4, #4]
 8003ec6:	780b      	ldrb	r3, [r1, #0]
 8003ec8:	b17b      	cbz	r3, 8003eea <spi_lld_serve_rx_interrupt+0x32>
 8003eca:	f005 0620 	and.w	r6, r5, #32
    if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 8003ece:	06ed      	lsls	r5, r5, #27
 8003ed0:	d43c      	bmi.n	8003f4c <spi_lld_serve_rx_interrupt+0x94>
      /* Half buffer interrupt.*/
      _spi_isr_half_code(spip);
    }
    if ((flags & STM32_DMA_ISR_TCIF) != 0U) {
 8003ed2:	b14e      	cbz	r6, 8003ee8 <spi_lld_serve_rx_interrupt+0x30>
      /* End buffer interrupt.*/
      _spi_isr_full_code(spip);
 8003ed4:	6863      	ldr	r3, [r4, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	b133      	cbz	r3, 8003ee8 <spi_lld_serve_rx_interrupt+0x30>
 8003eda:	2204      	movs	r2, #4
 8003edc:	7022      	strb	r2, [r4, #0]
 8003ede:	4620      	mov	r0, r4
 8003ee0:	4798      	blx	r3
 8003ee2:	7823      	ldrb	r3, [r4, #0]
 8003ee4:	2b04      	cmp	r3, #4
 8003ee6:	d03b      	beq.n	8003f60 <spi_lld_serve_rx_interrupt+0xa8>

    /* Portable SPI ISR code defined in the high level driver, note, it is
       a macro.*/
    _spi_isr_code(spip);
  }
}
 8003ee8:	bd70      	pop	{r4, r5, r6, pc}
    dmaStreamDisable(spip->dmatx);
 8003eea:	6965      	ldr	r5, [r4, #20]
 8003eec:	682a      	ldr	r2, [r5, #0]
 8003eee:	6813      	ldr	r3, [r2, #0]
 8003ef0:	f023 031f 	bic.w	r3, r3, #31
 8003ef4:	6013      	str	r3, [r2, #0]
 8003ef6:	6813      	ldr	r3, [r2, #0]
 8003ef8:	07d8      	lsls	r0, r3, #31
 8003efa:	d4fc      	bmi.n	8003ef6 <spi_lld_serve_rx_interrupt+0x3e>
 8003efc:	7a6a      	ldrb	r2, [r5, #9]
    dmaStreamDisable(spip->dmarx);
 8003efe:	6920      	ldr	r0, [r4, #16]
    dmaStreamDisable(spip->dmatx);
 8003f00:	686d      	ldr	r5, [r5, #4]
 8003f02:	233d      	movs	r3, #61	; 0x3d
 8003f04:	4093      	lsls	r3, r2
    dmaStreamDisable(spip->dmarx);
 8003f06:	6802      	ldr	r2, [r0, #0]
    dmaStreamDisable(spip->dmatx);
 8003f08:	602b      	str	r3, [r5, #0]
    dmaStreamDisable(spip->dmarx);
 8003f0a:	6813      	ldr	r3, [r2, #0]
 8003f0c:	f023 031f 	bic.w	r3, r3, #31
 8003f10:	6013      	str	r3, [r2, #0]
 8003f12:	6813      	ldr	r3, [r2, #0]
 8003f14:	07db      	lsls	r3, r3, #31
 8003f16:	d4fc      	bmi.n	8003f12 <spi_lld_serve_rx_interrupt+0x5a>
 8003f18:	7a45      	ldrb	r5, [r0, #9]
    _spi_isr_code(spip);
 8003f1a:	684a      	ldr	r2, [r1, #4]
    dmaStreamDisable(spip->dmarx);
 8003f1c:	6841      	ldr	r1, [r0, #4]
 8003f1e:	233d      	movs	r3, #61	; 0x3d
 8003f20:	40ab      	lsls	r3, r5
 8003f22:	600b      	str	r3, [r1, #0]
    _spi_isr_code(spip);
 8003f24:	b1fa      	cbz	r2, 8003f66 <spi_lld_serve_rx_interrupt+0xae>
 8003f26:	2304      	movs	r3, #4
 8003f28:	7023      	strb	r3, [r4, #0]
 8003f2a:	4620      	mov	r0, r4
 8003f2c:	4790      	blx	r2
 8003f2e:	7823      	ldrb	r3, [r4, #0]
 8003f30:	2b04      	cmp	r3, #4
 8003f32:	d018      	beq.n	8003f66 <spi_lld_serve_rx_interrupt+0xae>
 8003f34:	2320      	movs	r3, #32
 8003f36:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8003f3a:	2100      	movs	r1, #0
 8003f3c:	f104 0008 	add.w	r0, r4, #8
 8003f40:	f001 fac2 	bl	80054c8 <chThdResumeI>
 8003f44:	2300      	movs	r3, #0
 8003f46:	f383 8811 	msr	BASEPRI, r3
}
 8003f4a:	bd70      	pop	{r4, r5, r6, pc}
      _spi_isr_half_code(spip);
 8003f4c:	684b      	ldr	r3, [r1, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d0ca      	beq.n	8003ee8 <spi_lld_serve_rx_interrupt+0x30>
 8003f52:	4620      	mov	r0, r4
 8003f54:	4798      	blx	r3
 8003f56:	e7bc      	b.n	8003ed2 <spi_lld_serve_rx_interrupt+0x1a>
  chSysHalt(reason);
 8003f58:	4804      	ldr	r0, [pc, #16]	; (8003f6c <spi_lld_serve_rx_interrupt+0xb4>)
 8003f5a:	f000 ffeb 	bl	8004f34 <chSysHalt>
 8003f5e:	e7b1      	b.n	8003ec4 <spi_lld_serve_rx_interrupt+0xc>
      _spi_isr_full_code(spip);
 8003f60:	2303      	movs	r3, #3
 8003f62:	7023      	strb	r3, [r4, #0]
}
 8003f64:	bd70      	pop	{r4, r5, r6, pc}
    _spi_isr_code(spip);
 8003f66:	2302      	movs	r3, #2
 8003f68:	7023      	strb	r3, [r4, #0]
 8003f6a:	e7e3      	b.n	8003f34 <spi_lld_serve_rx_interrupt+0x7c>
 8003f6c:	08006734 	.word	0x08006734

08003f70 <spi_lld_serve_tx_interrupt>:
static void spi_lld_serve_tx_interrupt(SPIDriver *spip, uint32_t flags) {

  /* DMA errors handling.*/
#if defined(STM32_SPI_DMA_ERROR_HOOK)
  (void)spip;
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8003f70:	f011 0f0c 	tst.w	r1, #12
static void spi_lld_serve_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 8003f74:	b538      	push	{r3, r4, r5, lr}
 8003f76:	4605      	mov	r5, r0
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8003f78:	d118      	bne.n	8003fac <spi_lld_serve_tx_interrupt+0x3c>
#else
  (void)spip;
  (void)flags;
#endif
  #if !SPID1_USE_RECEIVE
  if (spip == &SPID1)
 8003f7a:	4c10      	ldr	r4, [pc, #64]	; (8003fbc <spi_lld_serve_tx_interrupt+0x4c>)
 8003f7c:	42a5      	cmp	r5, r4
 8003f7e:	d000      	beq.n	8003f82 <spi_lld_serve_tx_interrupt+0x12>
    _spi_isr_code(spip);
  #endif
}
 8003f80:	bd38      	pop	{r3, r4, r5, pc}
    _spi_isr_code(spip);
 8003f82:	6863      	ldr	r3, [r4, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	b1ab      	cbz	r3, 8003fb4 <spi_lld_serve_tx_interrupt+0x44>
 8003f88:	2204      	movs	r2, #4
 8003f8a:	7022      	strb	r2, [r4, #0]
 8003f8c:	4620      	mov	r0, r4
 8003f8e:	4798      	blx	r3
 8003f90:	7823      	ldrb	r3, [r4, #0]
 8003f92:	2b04      	cmp	r3, #4
 8003f94:	d00e      	beq.n	8003fb4 <spi_lld_serve_tx_interrupt+0x44>
 8003f96:	2320      	movs	r3, #32
 8003f98:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8003f9c:	2100      	movs	r1, #0
 8003f9e:	4808      	ldr	r0, [pc, #32]	; (8003fc0 <spi_lld_serve_tx_interrupt+0x50>)
 8003fa0:	f001 fa92 	bl	80054c8 <chThdResumeI>
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	f383 8811 	msr	BASEPRI, r3
}
 8003faa:	bd38      	pop	{r3, r4, r5, pc}
  chSysHalt(reason);
 8003fac:	4805      	ldr	r0, [pc, #20]	; (8003fc4 <spi_lld_serve_tx_interrupt+0x54>)
 8003fae:	f000 ffc1 	bl	8004f34 <chSysHalt>
 8003fb2:	e7e2      	b.n	8003f7a <spi_lld_serve_tx_interrupt+0xa>
    _spi_isr_code(spip);
 8003fb4:	2302      	movs	r3, #2
 8003fb6:	7023      	strb	r3, [r4, #0]
 8003fb8:	e7ed      	b.n	8003f96 <spi_lld_serve_tx_interrupt+0x26>
 8003fba:	bf00      	nop
 8003fbc:	20000ad8 	.word	0x20000ad8
 8003fc0:	20000ae0 	.word	0x20000ae0
 8003fc4:	08006734 	.word	0x08006734

08003fc8 <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 8003fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 8003fca:	4f13      	ldr	r7, [pc, #76]	; (8004018 <spi_lld_init+0x50>)
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#endif

#if STM32_SPI_USE_SPI4
  spiObjectInit(&SPID4);
 8003fcc:	4e13      	ldr	r6, [pc, #76]	; (800401c <spi_lld_init+0x54>)
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#endif

#if STM32_SPI_USE_SPI5
  spiObjectInit(&SPID5);
 8003fce:	4c14      	ldr	r4, [pc, #80]	; (8004020 <spi_lld_init+0x58>)
  spiObjectInit(&SPID1);
 8003fd0:	4638      	mov	r0, r7
 8003fd2:	f7fd f929 	bl	8001228 <spiObjectInit>
  SPID1.spi       = SPI1;
 8003fd6:	4b13      	ldr	r3, [pc, #76]	; (8004024 <spi_lld_init+0x5c>)
  SPID1.rxdmamode = STM32_DMA_CR_CHSEL(SPI1_RX_DMA_CHANNEL) |
 8003fd8:	4a13      	ldr	r2, [pc, #76]	; (8004028 <spi_lld_init+0x60>)
  SPID1.spi       = SPI1;
 8003fda:	60fb      	str	r3, [r7, #12]
  SPID1.dmarx     = NULL;
 8003fdc:	2500      	movs	r5, #0
  SPID1.txdmamode = STM32_DMA_CR_CHSEL(SPI1_TX_DMA_CHANNEL) |
 8003fde:	4b13      	ldr	r3, [pc, #76]	; (800402c <spi_lld_init+0x64>)
  SPID1.rxdmamode = STM32_DMA_CR_CHSEL(SPI1_RX_DMA_CHANNEL) |
 8003fe0:	61ba      	str	r2, [r7, #24]
  spiObjectInit(&SPID4);
 8003fe2:	4630      	mov	r0, r6
  SPID1.txdmamode = STM32_DMA_CR_CHSEL(SPI1_TX_DMA_CHANNEL) |
 8003fe4:	61fb      	str	r3, [r7, #28]
  SPID1.dmatx     = NULL;
 8003fe6:	e9c7 5504 	strd	r5, r5, [r7, #16]
  spiObjectInit(&SPID4);
 8003fea:	f7fd f91d 	bl	8001228 <spiObjectInit>
  SPID4.rxdmamode = STM32_DMA_CR_CHSEL(SPI4_RX_DMA_CHANNEL) |
 8003fee:	4a10      	ldr	r2, [pc, #64]	; (8004030 <spi_lld_init+0x68>)
  SPID4.txdmamode = STM32_DMA_CR_CHSEL(SPI4_TX_DMA_CHANNEL) |
 8003ff0:	4b10      	ldr	r3, [pc, #64]	; (8004034 <spi_lld_init+0x6c>)
  SPID4.spi       = SPI4;
 8003ff2:	4911      	ldr	r1, [pc, #68]	; (8004038 <spi_lld_init+0x70>)
 8003ff4:	60f1      	str	r1, [r6, #12]
  spiObjectInit(&SPID5);
 8003ff6:	4620      	mov	r0, r4
  SPID4.txdmamode = STM32_DMA_CR_CHSEL(SPI4_TX_DMA_CHANNEL) |
 8003ff8:	e9c6 2306 	strd	r2, r3, [r6, #24]
  SPID4.dmatx     = NULL;
 8003ffc:	e9c6 5504 	strd	r5, r5, [r6, #16]
  spiObjectInit(&SPID5);
 8004000:	f7fd f912 	bl	8001228 <spiObjectInit>
  SPID5.spi       = SPI5;
  SPID5.dmarx     = NULL;
  SPID5.dmatx     = NULL;
  SPID5.rxdmamode = STM32_DMA_CR_CHSEL(SPI5_RX_DMA_CHANNEL) |
 8004004:	4a0d      	ldr	r2, [pc, #52]	; (800403c <spi_lld_init+0x74>)
                    STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID5.txdmamode = STM32_DMA_CR_CHSEL(SPI5_TX_DMA_CHANNEL) |
 8004006:	4b0e      	ldr	r3, [pc, #56]	; (8004040 <spi_lld_init+0x78>)
  SPID5.spi       = SPI5;
 8004008:	490e      	ldr	r1, [pc, #56]	; (8004044 <spi_lld_init+0x7c>)
 800400a:	60e1      	str	r1, [r4, #12]
  SPID5.dmatx     = NULL;
 800400c:	e9c4 5504 	strd	r5, r5, [r4, #16]
  SPID5.txdmamode = STM32_DMA_CR_CHSEL(SPI5_TX_DMA_CHANNEL) |
 8004010:	e9c4 2306 	strd	r2, r3, [r4, #24]
                    STM32_DMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#endif
}
 8004014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004016:	bf00      	nop
 8004018:	20000ad8 	.word	0x20000ad8
 800401c:	20000af8 	.word	0x20000af8
 8004020:	20000b18 	.word	0x20000b18
 8004024:	40013000 	.word	0x40013000
 8004028:	06010016 	.word	0x06010016
 800402c:	06010056 	.word	0x06010056
 8004030:	08010016 	.word	0x08010016
 8004034:	0a010046 	.word	0x0a010046
 8004038:	40013400 	.word	0x40013400
 800403c:	04010016 	.word	0x04010016
 8004040:	0e010046 	.word	0x0e010046
 8004044:	40015000 	.word	0x40015000

08004048 <spi_lld_start>:
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 *
 * @notapi
 */
void spi_lld_start(SPIDriver *spip) {
 8004048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 800404a:	7803      	ldrb	r3, [r0, #0]
 800404c:	2b01      	cmp	r3, #1
void spi_lld_start(SPIDriver *spip) {
 800404e:	4604      	mov	r4, r0
  if (spip->state == SPI_STOP) {
 8004050:	d032      	beq.n	80040b8 <spi_lld_start+0x70>
 8004052:	68c3      	ldr	r3, [r0, #12]
 8004054:	4d45      	ldr	r5, [pc, #276]	; (800416c <spi_lld_start+0x124>)
      dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
  }

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
 8004056:	6866      	ldr	r6, [r4, #4]
 8004058:	69a2      	ldr	r2, [r4, #24]
 800405a:	89b0      	ldrh	r0, [r6, #12]
 800405c:	69e1      	ldr	r1, [r4, #28]
 800405e:	0507      	lsls	r7, r0, #20
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }

  if (spip->config->circular) {
 8004060:	7837      	ldrb	r7, [r6, #0]
 8004062:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
 8004066:	f421 41f0 	bic.w	r1, r1, #30720	; 0x7800
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 800406a:	bf44      	itt	mi
 800406c:	f442 5220 	orrmi.w	r2, r2, #10240	; 0x2800
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8004070:	f441 5120 	orrmi.w	r1, r1, #10240	; 0x2800
  if (spip->config->circular) {
 8004074:	b1df      	cbz	r7, 80040ae <spi_lld_start+0x66>
    spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8004076:	f442 7284 	orr.w	r2, r2, #264	; 0x108
    spip->txdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 800407a:	f441 7184 	orr.w	r1, r1, #264	; 0x108

  /* SPI setup and enable.*/
  spip->spi->CR1 &= ~SPI_CR1_SPE;
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR | SPI_CR1_SSM |
                    SPI_CR1_SSI;
  spip->spi->CR2  = spip->config->cr2 | SPI_CR2_SSOE | SPI_CR2_RXDMAEN |
 800407e:	89f6      	ldrh	r6, [r6, #14]
  spip->spi->CR1 &= ~SPI_CR1_SPE;
 8004080:	681f      	ldr	r7, [r3, #0]
 8004082:	61e1      	str	r1, [r4, #28]
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR | SPI_CR1_SSM |
 8004084:	f440 7041 	orr.w	r0, r0, #772	; 0x304
  spip->spi->CR2  = spip->config->cr2 | SPI_CR2_SSOE | SPI_CR2_RXDMAEN |
 8004088:	f046 0107 	orr.w	r1, r6, #7
  spip->spi->CR1 &= ~SPI_CR1_SPE;
 800408c:	f027 0740 	bic.w	r7, r7, #64	; 0x40
                    SPI_CR2_TXDMAEN;

#if !SPID1_USE_RECEIVE
  if (spip != &SPID1)
 8004090:	42ac      	cmp	r4, r5
 8004092:	61a2      	str	r2, [r4, #24]
  spip->spi->CR1 &= ~SPI_CR1_SPE;
 8004094:	601f      	str	r7, [r3, #0]
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR | SPI_CR1_SSM |
 8004096:	6018      	str	r0, [r3, #0]
  spip->spi->CR2  = spip->config->cr2 | SPI_CR2_SSOE | SPI_CR2_RXDMAEN |
 8004098:	6059      	str	r1, [r3, #4]
  if (spip != &SPID1)
 800409a:	d003      	beq.n	80040a4 <spi_lld_start+0x5c>
#endif
    spip->spi->CR2 |= SPI_CR2_RXDMAEN;
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	f042 0201 	orr.w	r2, r2, #1
 80040a2:	605a      	str	r2, [r3, #4]
  spip->spi->CR1 |= SPI_CR1_SPE;
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80040aa:	601a      	str	r2, [r3, #0]
}
 80040ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    spip->rxdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 80040ae:	f422 7284 	bic.w	r2, r2, #264	; 0x108
    spip->txdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 80040b2:	f421 7184 	bic.w	r1, r1, #264	; 0x108
 80040b6:	e7e2      	b.n	800407e <spi_lld_start+0x36>
    if (&SPID1 == spip) {
 80040b8:	4d2c      	ldr	r5, [pc, #176]	; (800416c <spi_lld_start+0x124>)
 80040ba:	42a8      	cmp	r0, r5
 80040bc:	d041      	beq.n	8004142 <spi_lld_start+0xfa>
    if (&SPID4 == spip) {
 80040be:	4b2c      	ldr	r3, [pc, #176]	; (8004170 <spi_lld_start+0x128>)
 80040c0:	4298      	cmp	r0, r3
 80040c2:	d025      	beq.n	8004110 <spi_lld_start+0xc8>
    if (&SPID5 == spip) {
 80040c4:	4b2b      	ldr	r3, [pc, #172]	; (8004174 <spi_lld_start+0x12c>)
 80040c6:	4298      	cmp	r0, r3
 80040c8:	d009      	beq.n	80040de <spi_lld_start+0x96>
      dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 80040ca:	e9d4 3203 	ldrd	r3, r2, [r4, #12]
 80040ce:	6811      	ldr	r1, [r2, #0]
 80040d0:	f103 020c 	add.w	r2, r3, #12
 80040d4:	608a      	str	r2, [r1, #8]
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
 80040d6:	6961      	ldr	r1, [r4, #20]
 80040d8:	6809      	ldr	r1, [r1, #0]
 80040da:	608a      	str	r2, [r1, #8]
 80040dc:	e7bb      	b.n	8004056 <spi_lld_start+0xe>
      spip->dmarx = dmaStreamAllocI(STM32_SPI_SPI5_RX_DMA_STREAM,
 80040de:	4623      	mov	r3, r4
 80040e0:	4a25      	ldr	r2, [pc, #148]	; (8004178 <spi_lld_start+0x130>)
 80040e2:	210a      	movs	r1, #10
 80040e4:	200b      	movs	r0, #11
 80040e6:	f7fe fb1d 	bl	8002724 <dmaStreamAllocI>
      spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI5_TX_DMA_STREAM,
 80040ea:	4623      	mov	r3, r4
      spip->dmarx = dmaStreamAllocI(STM32_SPI_SPI5_RX_DMA_STREAM,
 80040ec:	6120      	str	r0, [r4, #16]
      spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI5_TX_DMA_STREAM,
 80040ee:	4a23      	ldr	r2, [pc, #140]	; (800417c <spi_lld_start+0x134>)
 80040f0:	210a      	movs	r1, #10
 80040f2:	200e      	movs	r0, #14
 80040f4:	f7fe fb16 	bl	8002724 <dmaStreamAllocI>
      rccEnableSPI5(true);
 80040f8:	4b21      	ldr	r3, [pc, #132]	; (8004180 <spi_lld_start+0x138>)
      spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI5_TX_DMA_STREAM,
 80040fa:	6160      	str	r0, [r4, #20]
      rccEnableSPI5(true);
 80040fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040fe:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004102:	645a      	str	r2, [r3, #68]	; 0x44
 8004104:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004106:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800410a:	665a      	str	r2, [r3, #100]	; 0x64
 800410c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800410e:	e7dc      	b.n	80040ca <spi_lld_start+0x82>
      spip->dmarx = dmaStreamAllocI(STM32_SPI_SPI4_RX_DMA_STREAM,
 8004110:	4603      	mov	r3, r0
 8004112:	4a19      	ldr	r2, [pc, #100]	; (8004178 <spi_lld_start+0x130>)
 8004114:	210a      	movs	r1, #10
 8004116:	2008      	movs	r0, #8
 8004118:	f7fe fb04 	bl	8002724 <dmaStreamAllocI>
      spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI4_TX_DMA_STREAM,
 800411c:	4623      	mov	r3, r4
      spip->dmarx = dmaStreamAllocI(STM32_SPI_SPI4_RX_DMA_STREAM,
 800411e:	6120      	str	r0, [r4, #16]
      spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI4_TX_DMA_STREAM,
 8004120:	4a16      	ldr	r2, [pc, #88]	; (800417c <spi_lld_start+0x134>)
 8004122:	210a      	movs	r1, #10
 8004124:	200c      	movs	r0, #12
 8004126:	f7fe fafd 	bl	8002724 <dmaStreamAllocI>
      rccEnableSPI4(true);
 800412a:	4b15      	ldr	r3, [pc, #84]	; (8004180 <spi_lld_start+0x138>)
      spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI4_TX_DMA_STREAM,
 800412c:	6160      	str	r0, [r4, #20]
      rccEnableSPI4(true);
 800412e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004130:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004134:	645a      	str	r2, [r3, #68]	; 0x44
 8004136:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004138:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800413c:	665a      	str	r2, [r3, #100]	; 0x64
 800413e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004140:	e7c3      	b.n	80040ca <spi_lld_start+0x82>
      spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI1_TX_DMA_STREAM,
 8004142:	4603      	mov	r3, r0
 8004144:	4a0d      	ldr	r2, [pc, #52]	; (800417c <spi_lld_start+0x134>)
 8004146:	210a      	movs	r1, #10
 8004148:	200d      	movs	r0, #13
 800414a:	f7fe faeb 	bl	8002724 <dmaStreamAllocI>
      rccEnableSPI1(true);
 800414e:	4a0c      	ldr	r2, [pc, #48]	; (8004180 <spi_lld_start+0x138>)
 8004150:	68e3      	ldr	r3, [r4, #12]
 8004152:	6c51      	ldr	r1, [r2, #68]	; 0x44
      spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI1_TX_DMA_STREAM,
 8004154:	6160      	str	r0, [r4, #20]
      rccEnableSPI1(true);
 8004156:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 800415a:	6451      	str	r1, [r2, #68]	; 0x44
 800415c:	6e51      	ldr	r1, [r2, #100]	; 0x64
 800415e:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8004162:	6651      	str	r1, [r2, #100]	; 0x64
 8004164:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8004166:	f103 020c 	add.w	r2, r3, #12
 800416a:	e7b4      	b.n	80040d6 <spi_lld_start+0x8e>
 800416c:	20000ad8 	.word	0x20000ad8
 8004170:	20000af8 	.word	0x20000af8
 8004174:	20000b18 	.word	0x20000b18
 8004178:	08003eb9 	.word	0x08003eb9
 800417c:	08003f71 	.word	0x08003f71
 8004180:	40023800 	.word	0x40023800

08004184 <VectorB0>:
  OSAL_IRQ_PROLOGUE();

  /* Note, under rare circumstances an interrupt can remain latched even if
     the timer SR register has been cleared, in those cases the interrupt
     is simply ignored.*/
  if ((STM32_ST_TIM->SR & TIM_SR_CC1IF) != 0U) {
 8004184:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004188:	691a      	ldr	r2, [r3, #16]
 800418a:	0792      	lsls	r2, r2, #30
 800418c:	d401      	bmi.n	8004192 <VectorB0+0xe>
    osalSysLockFromISR();
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
 800418e:	f001 bbfb 	b.w	8005988 <_port_irq_epilogue>
OSAL_IRQ_HANDLER(ST_HANDLER) {
 8004192:	b510      	push	{r4, lr}
    STM32_ST_TIM->SR = 0U;
 8004194:	2400      	movs	r4, #0
 8004196:	611c      	str	r4, [r3, #16]
 8004198:	2320      	movs	r3, #32
 800419a:	f383 8811 	msr	BASEPRI, r3
  chSysTimerHandlerI();
 800419e:	f000 fecf 	bl	8004f40 <chSysTimerHandlerI>
 80041a2:	f384 8811 	msr	BASEPRI, r4
}
 80041a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80041aa:	f001 bbed 	b.w	8005988 <_port_irq_epilogue>
 80041ae:	bf00      	nop

080041b0 <st_lld_init>:

#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  /* Free running counter mode.*/

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 80041b0:	4b12      	ldr	r3, [pc, #72]	; (80041fc <st_lld_init+0x4c>)

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 80041b2:	4813      	ldr	r0, [pc, #76]	; (8004200 <st_lld_init+0x50>)
  ST_ENABLE_CLOCK();
 80041b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041b6:	f042 0201 	orr.w	r2, r2, #1
void st_lld_init(void) {
 80041ba:	b470      	push	{r4, r5, r6}
  ST_ENABLE_CLOCK();
 80041bc:	641a      	str	r2, [r3, #64]	; 0x40
 80041be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80041c0:	f042 0201 	orr.w	r2, r2, #1
 80041c4:	661a      	str	r2, [r3, #96]	; 0x60
 80041c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  ST_ENABLE_STOP();
 80041c8:	6881      	ldr	r1, [r0, #8]

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 80041ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  STM32_ST_TIM->CCMR1  = 0;
 80041ce:	2200      	movs	r2, #0
  STM32_ST_TIM->CCR[0] = 0;
  STM32_ST_TIM->DIER   = 0;
  STM32_ST_TIM->CR2    = 0;
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 80041d0:	2401      	movs	r4, #1
  ST_ENABLE_STOP();
 80041d2:	f041 0101 	orr.w	r1, r1, #1
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 80041d6:	f242 06cf 	movw	r6, #8399	; 0x20cf
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 80041da:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
  ST_ENABLE_STOP();
 80041de:	6081      	str	r1, [r0, #8]
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 80041e0:	629e      	str	r6, [r3, #40]	; 0x28
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;

  /* IRQ enabled.*/
  nvicEnableVector(ST_NUMBER, STM32_ST_IRQ_PRIORITY);
 80041e2:	2108      	movs	r1, #8
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 80041e4:	62dd      	str	r5, [r3, #44]	; 0x2c
  nvicEnableVector(ST_NUMBER, STM32_ST_IRQ_PRIORITY);
 80041e6:	201c      	movs	r0, #28
  STM32_ST_TIM->CCMR1  = 0;
 80041e8:	619a      	str	r2, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 80041ea:	635a      	str	r2, [r3, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 80041ec:	60da      	str	r2, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 80041ee:	605a      	str	r2, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 80041f0:	615c      	str	r4, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 80041f2:	601c      	str	r4, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 80041f4:	bc70      	pop	{r4, r5, r6}
  nvicEnableVector(ST_NUMBER, STM32_ST_IRQ_PRIORITY);
 80041f6:	f7fd bb45 	b.w	8001884 <nvicEnableVector>
 80041fa:	bf00      	nop
 80041fc:	40023800 	.word	0x40023800
 8004200:	e0042000 	.word	0xe0042000

08004204 <VectorB8>:
/**
 * @brief   TIM4 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM4_HANDLER) {
 8004204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * @notapi
 */
void icu_lld_serve_interrupt(ICUDriver *icup) {
  uint32_t sr;

  sr  = icup->tim->SR;
 8004206:	4d26      	ldr	r5, [pc, #152]	; (80042a0 <VectorB8+0x9c>)
 8004208:	68eb      	ldr	r3, [r5, #12]
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
 800420a:	6869      	ldr	r1, [r5, #4]
  sr  = icup->tim->SR;
 800420c:	691c      	ldr	r4, [r3, #16]
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 800420e:	68da      	ldr	r2, [r3, #12]
  if (icup->config->channel == ICU_CHANNEL_1) {
 8004210:	7d08      	ldrb	r0, [r1, #20]
 8004212:	4014      	ands	r4, r2
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 8004214:	b2e2      	uxtb	r2, r4
  icup->tim->SR = ~sr;
 8004216:	43d2      	mvns	r2, r2
 8004218:	611a      	str	r2, [r3, #16]
 800421a:	f004 0602 	and.w	r6, r4, #2
  if (icup->config->channel == ICU_CHANNEL_1) {
 800421e:	b988      	cbnz	r0, 8004244 <VectorB8+0x40>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 8004220:	0762      	lsls	r2, r4, #29
 8004222:	d530      	bpl.n	8004286 <VectorB8+0x82>
      _icu_isr_invoke_width_cb(icup);
 8004224:	782b      	ldrb	r3, [r5, #0]
 8004226:	2b04      	cmp	r3, #4
 8004228:	d029      	beq.n	800427e <VectorB8+0x7a>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 800422a:	b99e      	cbnz	r6, 8004254 <VectorB8+0x50>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_period_cb(icup);
  }
  if ((sr & STM32_TIM_SR_UIF) != 0)
 800422c:	07e3      	lsls	r3, r4, #31
 800422e:	d505      	bpl.n	800423c <VectorB8+0x38>
    _icu_isr_invoke_overflow_cb(icup);
 8004230:	686b      	ldr	r3, [r5, #4]
 8004232:	481b      	ldr	r0, [pc, #108]	; (80042a0 <VectorB8+0x9c>)
 8004234:	691b      	ldr	r3, [r3, #16]
 8004236:	4798      	blx	r3
 8004238:	2303      	movs	r3, #3
 800423a:	702b      	strb	r3, [r5, #0]
}
 800423c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_EPILOGUE();
 8004240:	f001 bba2 	b.w	8005988 <_port_irq_epilogue>
 8004244:	f004 0704 	and.w	r7, r4, #4
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 8004248:	b15e      	cbz	r6, 8004262 <VectorB8+0x5e>
      _icu_isr_invoke_width_cb(icup);
 800424a:	782b      	ldrb	r3, [r5, #0]
 800424c:	2b04      	cmp	r3, #4
 800424e:	d004      	beq.n	800425a <VectorB8+0x56>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 8004250:	2f00      	cmp	r7, #0
 8004252:	d0eb      	beq.n	800422c <VectorB8+0x28>
      _icu_isr_invoke_period_cb(icup);
 8004254:	2304      	movs	r3, #4
 8004256:	702b      	strb	r3, [r5, #0]
 8004258:	e7e8      	b.n	800422c <VectorB8+0x28>
      _icu_isr_invoke_width_cb(icup);
 800425a:	688b      	ldr	r3, [r1, #8]
 800425c:	b1e3      	cbz	r3, 8004298 <VectorB8+0x94>
 800425e:	4628      	mov	r0, r5
 8004260:	4798      	blx	r3
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 8004262:	2f00      	cmp	r7, #0
 8004264:	d0e2      	beq.n	800422c <VectorB8+0x28>
      _icu_isr_invoke_period_cb(icup);
 8004266:	782b      	ldrb	r3, [r5, #0]
 8004268:	2b04      	cmp	r3, #4
 800426a:	d1f3      	bne.n	8004254 <VectorB8+0x50>
 800426c:	6869      	ldr	r1, [r5, #4]
 800426e:	68cb      	ldr	r3, [r1, #12]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d0ef      	beq.n	8004254 <VectorB8+0x50>
 8004274:	480a      	ldr	r0, [pc, #40]	; (80042a0 <VectorB8+0x9c>)
 8004276:	4798      	blx	r3
 8004278:	2304      	movs	r3, #4
 800427a:	702b      	strb	r3, [r5, #0]
 800427c:	e7d6      	b.n	800422c <VectorB8+0x28>
      _icu_isr_invoke_width_cb(icup);
 800427e:	688b      	ldr	r3, [r1, #8]
 8004280:	b13b      	cbz	r3, 8004292 <VectorB8+0x8e>
 8004282:	4628      	mov	r0, r5
 8004284:	4798      	blx	r3
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 8004286:	2e00      	cmp	r6, #0
 8004288:	d0d0      	beq.n	800422c <VectorB8+0x28>
      _icu_isr_invoke_period_cb(icup);
 800428a:	782b      	ldrb	r3, [r5, #0]
 800428c:	2b04      	cmp	r3, #4
 800428e:	d1e1      	bne.n	8004254 <VectorB8+0x50>
 8004290:	e7ec      	b.n	800426c <VectorB8+0x68>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 8004292:	2e00      	cmp	r6, #0
 8004294:	d0ca      	beq.n	800422c <VectorB8+0x28>
 8004296:	e7ea      	b.n	800426e <VectorB8+0x6a>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 8004298:	2f00      	cmp	r7, #0
 800429a:	d0c7      	beq.n	800422c <VectorB8+0x28>
 800429c:	e7e7      	b.n	800426e <VectorB8+0x6a>
 800429e:	bf00      	nop
 80042a0:	20000b38 	.word	0x20000b38

080042a4 <Vector108>:
OSAL_IRQ_HANDLER(STM32_TIM5_HANDLER) {
 80042a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  sr  = icup->tim->SR;
 80042a6:	4d26      	ldr	r5, [pc, #152]	; (8004340 <Vector108+0x9c>)
 80042a8:	68eb      	ldr	r3, [r5, #12]
  if (icup->config->channel == ICU_CHANNEL_1) {
 80042aa:	6869      	ldr	r1, [r5, #4]
  sr  = icup->tim->SR;
 80042ac:	691c      	ldr	r4, [r3, #16]
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 80042ae:	68da      	ldr	r2, [r3, #12]
  if (icup->config->channel == ICU_CHANNEL_1) {
 80042b0:	7d08      	ldrb	r0, [r1, #20]
 80042b2:	4014      	ands	r4, r2
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 80042b4:	b2e2      	uxtb	r2, r4
  icup->tim->SR = ~sr;
 80042b6:	43d2      	mvns	r2, r2
 80042b8:	611a      	str	r2, [r3, #16]
 80042ba:	f004 0602 	and.w	r6, r4, #2
  if (icup->config->channel == ICU_CHANNEL_1) {
 80042be:	b988      	cbnz	r0, 80042e4 <Vector108+0x40>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 80042c0:	0762      	lsls	r2, r4, #29
 80042c2:	d530      	bpl.n	8004326 <Vector108+0x82>
      _icu_isr_invoke_width_cb(icup);
 80042c4:	782b      	ldrb	r3, [r5, #0]
 80042c6:	2b04      	cmp	r3, #4
 80042c8:	d029      	beq.n	800431e <Vector108+0x7a>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 80042ca:	b99e      	cbnz	r6, 80042f4 <Vector108+0x50>
  if ((sr & STM32_TIM_SR_UIF) != 0)
 80042cc:	07e3      	lsls	r3, r4, #31
 80042ce:	d505      	bpl.n	80042dc <Vector108+0x38>
    _icu_isr_invoke_overflow_cb(icup);
 80042d0:	686b      	ldr	r3, [r5, #4]
 80042d2:	481b      	ldr	r0, [pc, #108]	; (8004340 <Vector108+0x9c>)
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	4798      	blx	r3
 80042d8:	2303      	movs	r3, #3
 80042da:	702b      	strb	r3, [r5, #0]
}
 80042dc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_EPILOGUE();
 80042e0:	f001 bb52 	b.w	8005988 <_port_irq_epilogue>
 80042e4:	f004 0704 	and.w	r7, r4, #4
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 80042e8:	b15e      	cbz	r6, 8004302 <Vector108+0x5e>
      _icu_isr_invoke_width_cb(icup);
 80042ea:	782b      	ldrb	r3, [r5, #0]
 80042ec:	2b04      	cmp	r3, #4
 80042ee:	d004      	beq.n	80042fa <Vector108+0x56>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 80042f0:	2f00      	cmp	r7, #0
 80042f2:	d0eb      	beq.n	80042cc <Vector108+0x28>
      _icu_isr_invoke_period_cb(icup);
 80042f4:	2304      	movs	r3, #4
 80042f6:	702b      	strb	r3, [r5, #0]
 80042f8:	e7e8      	b.n	80042cc <Vector108+0x28>
      _icu_isr_invoke_width_cb(icup);
 80042fa:	688b      	ldr	r3, [r1, #8]
 80042fc:	b1e3      	cbz	r3, 8004338 <Vector108+0x94>
 80042fe:	4628      	mov	r0, r5
 8004300:	4798      	blx	r3
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 8004302:	2f00      	cmp	r7, #0
 8004304:	d0e2      	beq.n	80042cc <Vector108+0x28>
      _icu_isr_invoke_period_cb(icup);
 8004306:	782b      	ldrb	r3, [r5, #0]
 8004308:	2b04      	cmp	r3, #4
 800430a:	d1f3      	bne.n	80042f4 <Vector108+0x50>
 800430c:	6869      	ldr	r1, [r5, #4]
 800430e:	68cb      	ldr	r3, [r1, #12]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d0ef      	beq.n	80042f4 <Vector108+0x50>
 8004314:	480a      	ldr	r0, [pc, #40]	; (8004340 <Vector108+0x9c>)
 8004316:	4798      	blx	r3
 8004318:	2304      	movs	r3, #4
 800431a:	702b      	strb	r3, [r5, #0]
 800431c:	e7d6      	b.n	80042cc <Vector108+0x28>
      _icu_isr_invoke_width_cb(icup);
 800431e:	688b      	ldr	r3, [r1, #8]
 8004320:	b13b      	cbz	r3, 8004332 <Vector108+0x8e>
 8004322:	4628      	mov	r0, r5
 8004324:	4798      	blx	r3
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 8004326:	2e00      	cmp	r6, #0
 8004328:	d0d0      	beq.n	80042cc <Vector108+0x28>
      _icu_isr_invoke_period_cb(icup);
 800432a:	782b      	ldrb	r3, [r5, #0]
 800432c:	2b04      	cmp	r3, #4
 800432e:	d1e1      	bne.n	80042f4 <Vector108+0x50>
 8004330:	e7ec      	b.n	800430c <Vector108+0x68>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 8004332:	2e00      	cmp	r6, #0
 8004334:	d0ca      	beq.n	80042cc <Vector108+0x28>
 8004336:	e7ea      	b.n	800430e <Vector108+0x6a>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 8004338:	2f00      	cmp	r7, #0
 800433a:	d0c7      	beq.n	80042cc <Vector108+0x28>
 800433c:	e7e7      	b.n	800430e <Vector108+0x6a>
 800433e:	bf00      	nop
 8004340:	20000b50 	.word	0x20000b50

08004344 <icu_lld_init>:
void icu_lld_init(void) {
 8004344:	b538      	push	{r3, r4, r5, lr}
  icuObjectInit(&ICUD4);
 8004346:	4d06      	ldr	r5, [pc, #24]	; (8004360 <icu_lld_init+0x1c>)
  icuObjectInit(&ICUD5);
 8004348:	4c06      	ldr	r4, [pc, #24]	; (8004364 <icu_lld_init+0x20>)
  icuObjectInit(&ICUD4);
 800434a:	4628      	mov	r0, r5
 800434c:	f7fc fd0c 	bl	8000d68 <icuObjectInit>
  ICUD4.tim = STM32_TIM4;
 8004350:	4b05      	ldr	r3, [pc, #20]	; (8004368 <icu_lld_init+0x24>)
 8004352:	60eb      	str	r3, [r5, #12]
  icuObjectInit(&ICUD5);
 8004354:	4620      	mov	r0, r4
 8004356:	f7fc fd07 	bl	8000d68 <icuObjectInit>
  ICUD5.tim = STM32_TIM5;
 800435a:	4b04      	ldr	r3, [pc, #16]	; (800436c <icu_lld_init+0x28>)
 800435c:	60e3      	str	r3, [r4, #12]
}
 800435e:	bd38      	pop	{r3, r4, r5, pc}
 8004360:	20000b38 	.word	0x20000b38
 8004364:	20000b50 	.word	0x20000b50
 8004368:	40000800 	.word	0x40000800
 800436c:	40000c00 	.word	0x40000c00

08004370 <VectorA4>:
 *          pointer is not equal to @p NULL in order to not perform an extra
 *          check in a potentially critical interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM1_UP_HANDLER) {
 8004370:	b538      	push	{r3, r4, r5, lr}
 * @notapi
 */
void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
  uint32_t sr;

  sr  = pwmp->tim->SR;
 8004372:	4d17      	ldr	r5, [pc, #92]	; (80043d0 <VectorA4+0x60>)
 8004374:	69ab      	ldr	r3, [r5, #24]
 8004376:	691c      	ldr	r4, [r3, #16]
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 8004378:	68da      	ldr	r2, [r3, #12]
 800437a:	4014      	ands	r4, r2
 800437c:	b2e2      	uxtb	r2, r4
  pwmp->tim->SR = ~sr;
 800437e:	43d2      	mvns	r2, r2
 8004380:	611a      	str	r2, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 8004382:	07a3      	lsls	r3, r4, #30
 8004384:	d504      	bpl.n	8004390 <VectorA4+0x20>
      (pwmp->config->channels[0].callback != NULL))
 8004386:	686b      	ldr	r3, [r5, #4]
 8004388:	691b      	ldr	r3, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 800438a:	b10b      	cbz	r3, 8004390 <VectorA4+0x20>
    pwmp->config->channels[0].callback(pwmp);
 800438c:	4628      	mov	r0, r5
 800438e:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 8004390:	0760      	lsls	r0, r4, #29
 8004392:	d504      	bpl.n	800439e <VectorA4+0x2e>
      (pwmp->config->channels[1].callback != NULL))
 8004394:	686b      	ldr	r3, [r5, #4]
 8004396:	699b      	ldr	r3, [r3, #24]
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 8004398:	b10b      	cbz	r3, 800439e <VectorA4+0x2e>
    pwmp->config->channels[1].callback(pwmp);
 800439a:	480d      	ldr	r0, [pc, #52]	; (80043d0 <VectorA4+0x60>)
 800439c:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 800439e:	0721      	lsls	r1, r4, #28
 80043a0:	d504      	bpl.n	80043ac <VectorA4+0x3c>
      (pwmp->config->channels[2].callback != NULL))
 80043a2:	686b      	ldr	r3, [r5, #4]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 80043a6:	b10b      	cbz	r3, 80043ac <VectorA4+0x3c>
    pwmp->config->channels[2].callback(pwmp);
 80043a8:	4809      	ldr	r0, [pc, #36]	; (80043d0 <VectorA4+0x60>)
 80043aa:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 80043ac:	06e2      	lsls	r2, r4, #27
 80043ae:	d504      	bpl.n	80043ba <VectorA4+0x4a>
      (pwmp->config->channels[3].callback != NULL))
 80043b0:	686b      	ldr	r3, [r5, #4]
 80043b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 80043b4:	b10b      	cbz	r3, 80043ba <VectorA4+0x4a>
    pwmp->config->channels[3].callback(pwmp);
 80043b6:	4806      	ldr	r0, [pc, #24]	; (80043d0 <VectorA4+0x60>)
 80043b8:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_UIF) != 0) && (pwmp->config->callback != NULL))
 80043ba:	07e3      	lsls	r3, r4, #31
 80043bc:	d504      	bpl.n	80043c8 <VectorA4+0x58>
 80043be:	686b      	ldr	r3, [r5, #4]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	b10b      	cbz	r3, 80043c8 <VectorA4+0x58>
    pwmp->config->callback(pwmp);
 80043c4:	4802      	ldr	r0, [pc, #8]	; (80043d0 <VectorA4+0x60>)
 80043c6:	4798      	blx	r3
}
 80043c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 80043cc:	f001 badc 	b.w	8005988 <_port_irq_epilogue>
 80043d0:	20000b68 	.word	0x20000b68

080043d4 <VectorAC>:
 80043d4:	b538      	push	{r3, r4, r5, lr}
 80043d6:	4d17      	ldr	r5, [pc, #92]	; (8004434 <VectorAC+0x60>)
 80043d8:	69ab      	ldr	r3, [r5, #24]
 80043da:	691c      	ldr	r4, [r3, #16]
 80043dc:	68da      	ldr	r2, [r3, #12]
 80043de:	4014      	ands	r4, r2
 80043e0:	b2e2      	uxtb	r2, r4
 80043e2:	43d2      	mvns	r2, r2
 80043e4:	611a      	str	r2, [r3, #16]
 80043e6:	07a3      	lsls	r3, r4, #30
 80043e8:	d504      	bpl.n	80043f4 <VectorAC+0x20>
 80043ea:	686b      	ldr	r3, [r5, #4]
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	b10b      	cbz	r3, 80043f4 <VectorAC+0x20>
 80043f0:	4628      	mov	r0, r5
 80043f2:	4798      	blx	r3
 80043f4:	0760      	lsls	r0, r4, #29
 80043f6:	d504      	bpl.n	8004402 <VectorAC+0x2e>
 80043f8:	686b      	ldr	r3, [r5, #4]
 80043fa:	699b      	ldr	r3, [r3, #24]
 80043fc:	b10b      	cbz	r3, 8004402 <VectorAC+0x2e>
 80043fe:	480d      	ldr	r0, [pc, #52]	; (8004434 <VectorAC+0x60>)
 8004400:	4798      	blx	r3
 8004402:	0721      	lsls	r1, r4, #28
 8004404:	d504      	bpl.n	8004410 <VectorAC+0x3c>
 8004406:	686b      	ldr	r3, [r5, #4]
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	b10b      	cbz	r3, 8004410 <VectorAC+0x3c>
 800440c:	4809      	ldr	r0, [pc, #36]	; (8004434 <VectorAC+0x60>)
 800440e:	4798      	blx	r3
 8004410:	06e2      	lsls	r2, r4, #27
 8004412:	d504      	bpl.n	800441e <VectorAC+0x4a>
 8004414:	686b      	ldr	r3, [r5, #4]
 8004416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004418:	b10b      	cbz	r3, 800441e <VectorAC+0x4a>
 800441a:	4806      	ldr	r0, [pc, #24]	; (8004434 <VectorAC+0x60>)
 800441c:	4798      	blx	r3
 800441e:	07e3      	lsls	r3, r4, #31
 8004420:	d504      	bpl.n	800442c <VectorAC+0x58>
 8004422:	686b      	ldr	r3, [r5, #4]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	b10b      	cbz	r3, 800442c <VectorAC+0x58>
 8004428:	4802      	ldr	r0, [pc, #8]	; (8004434 <VectorAC+0x60>)
 800442a:	4798      	blx	r3
 800442c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004430:	f001 baaa 	b.w	8005988 <_port_irq_epilogue>
 8004434:	20000b68 	.word	0x20000b68

08004438 <VectorB4>:
OSAL_IRQ_HANDLER(STM32_TIM3_HANDLER) {
 8004438:	b538      	push	{r3, r4, r5, lr}
  sr  = pwmp->tim->SR;
 800443a:	4d17      	ldr	r5, [pc, #92]	; (8004498 <VectorB4+0x60>)
 800443c:	69ab      	ldr	r3, [r5, #24]
 800443e:	691c      	ldr	r4, [r3, #16]
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 8004440:	68da      	ldr	r2, [r3, #12]
 8004442:	4014      	ands	r4, r2
 8004444:	b2e2      	uxtb	r2, r4
  pwmp->tim->SR = ~sr;
 8004446:	43d2      	mvns	r2, r2
 8004448:	611a      	str	r2, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 800444a:	07a3      	lsls	r3, r4, #30
 800444c:	d504      	bpl.n	8004458 <VectorB4+0x20>
      (pwmp->config->channels[0].callback != NULL))
 800444e:	686b      	ldr	r3, [r5, #4]
 8004450:	691b      	ldr	r3, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 8004452:	b10b      	cbz	r3, 8004458 <VectorB4+0x20>
    pwmp->config->channels[0].callback(pwmp);
 8004454:	4628      	mov	r0, r5
 8004456:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 8004458:	0760      	lsls	r0, r4, #29
 800445a:	d504      	bpl.n	8004466 <VectorB4+0x2e>
      (pwmp->config->channels[1].callback != NULL))
 800445c:	686b      	ldr	r3, [r5, #4]
 800445e:	699b      	ldr	r3, [r3, #24]
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 8004460:	b10b      	cbz	r3, 8004466 <VectorB4+0x2e>
    pwmp->config->channels[1].callback(pwmp);
 8004462:	480d      	ldr	r0, [pc, #52]	; (8004498 <VectorB4+0x60>)
 8004464:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 8004466:	0721      	lsls	r1, r4, #28
 8004468:	d504      	bpl.n	8004474 <VectorB4+0x3c>
      (pwmp->config->channels[2].callback != NULL))
 800446a:	686b      	ldr	r3, [r5, #4]
 800446c:	6a1b      	ldr	r3, [r3, #32]
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 800446e:	b10b      	cbz	r3, 8004474 <VectorB4+0x3c>
    pwmp->config->channels[2].callback(pwmp);
 8004470:	4809      	ldr	r0, [pc, #36]	; (8004498 <VectorB4+0x60>)
 8004472:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 8004474:	06e2      	lsls	r2, r4, #27
 8004476:	d504      	bpl.n	8004482 <VectorB4+0x4a>
      (pwmp->config->channels[3].callback != NULL))
 8004478:	686b      	ldr	r3, [r5, #4]
 800447a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 800447c:	b10b      	cbz	r3, 8004482 <VectorB4+0x4a>
    pwmp->config->channels[3].callback(pwmp);
 800447e:	4806      	ldr	r0, [pc, #24]	; (8004498 <VectorB4+0x60>)
 8004480:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_UIF) != 0) && (pwmp->config->callback != NULL))
 8004482:	07e3      	lsls	r3, r4, #31
 8004484:	d504      	bpl.n	8004490 <VectorB4+0x58>
 8004486:	686b      	ldr	r3, [r5, #4]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	b10b      	cbz	r3, 8004490 <VectorB4+0x58>
    pwmp->config->callback(pwmp);
 800448c:	4802      	ldr	r0, [pc, #8]	; (8004498 <VectorB4+0x60>)
 800448e:	4798      	blx	r3
}
 8004490:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 8004494:	f001 ba78 	b.w	8005988 <_port_irq_epilogue>
 8004498:	20000ba0 	.word	0x20000ba0

0800449c <VectorEC>:
OSAL_IRQ_HANDLER(STM32_TIM12_HANDLER) {
 800449c:	b538      	push	{r3, r4, r5, lr}
  sr  = pwmp->tim->SR;
 800449e:	4d17      	ldr	r5, [pc, #92]	; (80044fc <VectorEC+0x60>)
 80044a0:	69ab      	ldr	r3, [r5, #24]
 80044a2:	691c      	ldr	r4, [r3, #16]
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 80044a4:	68da      	ldr	r2, [r3, #12]
 80044a6:	4014      	ands	r4, r2
 80044a8:	b2e2      	uxtb	r2, r4
  pwmp->tim->SR = ~sr;
 80044aa:	43d2      	mvns	r2, r2
 80044ac:	611a      	str	r2, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 80044ae:	07a3      	lsls	r3, r4, #30
 80044b0:	d504      	bpl.n	80044bc <VectorEC+0x20>
      (pwmp->config->channels[0].callback != NULL))
 80044b2:	686b      	ldr	r3, [r5, #4]
 80044b4:	691b      	ldr	r3, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 80044b6:	b10b      	cbz	r3, 80044bc <VectorEC+0x20>
    pwmp->config->channels[0].callback(pwmp);
 80044b8:	4628      	mov	r0, r5
 80044ba:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 80044bc:	0760      	lsls	r0, r4, #29
 80044be:	d504      	bpl.n	80044ca <VectorEC+0x2e>
      (pwmp->config->channels[1].callback != NULL))
 80044c0:	686b      	ldr	r3, [r5, #4]
 80044c2:	699b      	ldr	r3, [r3, #24]
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 80044c4:	b10b      	cbz	r3, 80044ca <VectorEC+0x2e>
    pwmp->config->channels[1].callback(pwmp);
 80044c6:	480d      	ldr	r0, [pc, #52]	; (80044fc <VectorEC+0x60>)
 80044c8:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 80044ca:	0721      	lsls	r1, r4, #28
 80044cc:	d504      	bpl.n	80044d8 <VectorEC+0x3c>
      (pwmp->config->channels[2].callback != NULL))
 80044ce:	686b      	ldr	r3, [r5, #4]
 80044d0:	6a1b      	ldr	r3, [r3, #32]
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 80044d2:	b10b      	cbz	r3, 80044d8 <VectorEC+0x3c>
    pwmp->config->channels[2].callback(pwmp);
 80044d4:	4809      	ldr	r0, [pc, #36]	; (80044fc <VectorEC+0x60>)
 80044d6:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 80044d8:	06e2      	lsls	r2, r4, #27
 80044da:	d504      	bpl.n	80044e6 <VectorEC+0x4a>
      (pwmp->config->channels[3].callback != NULL))
 80044dc:	686b      	ldr	r3, [r5, #4]
 80044de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 80044e0:	b10b      	cbz	r3, 80044e6 <VectorEC+0x4a>
    pwmp->config->channels[3].callback(pwmp);
 80044e2:	4806      	ldr	r0, [pc, #24]	; (80044fc <VectorEC+0x60>)
 80044e4:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_UIF) != 0) && (pwmp->config->callback != NULL))
 80044e6:	07e3      	lsls	r3, r4, #31
 80044e8:	d504      	bpl.n	80044f4 <VectorEC+0x58>
 80044ea:	686b      	ldr	r3, [r5, #4]
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	b10b      	cbz	r3, 80044f4 <VectorEC+0x58>
    pwmp->config->callback(pwmp);
 80044f0:	4802      	ldr	r0, [pc, #8]	; (80044fc <VectorEC+0x60>)
 80044f2:	4798      	blx	r3
}
 80044f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 80044f8:	f001 ba46 	b.w	8005988 <_port_irq_epilogue>
 80044fc:	20000b84 	.word	0x20000b84

08004500 <pwm_lld_init>:
void pwm_lld_init(void) {
 8004500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pwmObjectInit(&PWMD1);
 8004502:	4e0c      	ldr	r6, [pc, #48]	; (8004534 <pwm_lld_init+0x34>)
  pwmObjectInit(&PWMD3);
 8004504:	4d0c      	ldr	r5, [pc, #48]	; (8004538 <pwm_lld_init+0x38>)
  pwmObjectInit(&PWMD12);
 8004506:	4c0d      	ldr	r4, [pc, #52]	; (800453c <pwm_lld_init+0x3c>)
  pwmObjectInit(&PWMD1);
 8004508:	4630      	mov	r0, r6
 800450a:	f7fc fc35 	bl	8000d78 <pwmObjectInit>
  PWMD1.channels = STM32_TIM1_CHANNELS;
 800450e:	2704      	movs	r7, #4
  PWMD1.tim = STM32_TIM1;
 8004510:	4b0b      	ldr	r3, [pc, #44]	; (8004540 <pwm_lld_init+0x40>)
 8004512:	61b3      	str	r3, [r6, #24]
  pwmObjectInit(&PWMD3);
 8004514:	4628      	mov	r0, r5
  PWMD1.channels = STM32_TIM1_CHANNELS;
 8004516:	7437      	strb	r7, [r6, #16]
  pwmObjectInit(&PWMD3);
 8004518:	f7fc fc2e 	bl	8000d78 <pwmObjectInit>
  PWMD3.tim = STM32_TIM3;
 800451c:	4b09      	ldr	r3, [pc, #36]	; (8004544 <pwm_lld_init+0x44>)
 800451e:	61ab      	str	r3, [r5, #24]
  pwmObjectInit(&PWMD12);
 8004520:	4620      	mov	r0, r4
  PWMD3.channels = STM32_TIM3_CHANNELS;
 8004522:	742f      	strb	r7, [r5, #16]
  pwmObjectInit(&PWMD12);
 8004524:	f7fc fc28 	bl	8000d78 <pwmObjectInit>
  PWMD12.channels = STM32_TIM12_CHANNELS;
 8004528:	2202      	movs	r2, #2
  PWMD12.tim = STM32_TIM12;
 800452a:	4b07      	ldr	r3, [pc, #28]	; (8004548 <pwm_lld_init+0x48>)
  PWMD12.channels = STM32_TIM12_CHANNELS;
 800452c:	7422      	strb	r2, [r4, #16]
  PWMD12.tim = STM32_TIM12;
 800452e:	61a3      	str	r3, [r4, #24]
}
 8004530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004532:	bf00      	nop
 8004534:	20000b68 	.word	0x20000b68
 8004538:	20000ba0 	.word	0x20000ba0
 800453c:	20000b84 	.word	0x20000b84
 8004540:	40010000 	.word	0x40010000
 8004544:	40000400 	.word	0x40000400
 8004548:	40001800 	.word	0x40001800

0800454c <notify7>:

#if STM32_SERIAL_USE_UART7 || defined(__DOXYGEN__)
static void notify7(io_queue_t *qp) {

  (void)qp;
  UART7->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 800454c:	4a02      	ldr	r2, [pc, #8]	; (8004558 <notify7+0xc>)
 800454e:	68d3      	ldr	r3, [r2, #12]
 8004550:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004554:	60d3      	str	r3, [r2, #12]
}
 8004556:	4770      	bx	lr
 8004558:	40007800 	.word	0x40007800

0800455c <Vector188>:
/**
 * @brief   UART7 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART7_HANDLER) {
 800455c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USART_TypeDef *u = sdp->usart;
 8004560:	4e57      	ldr	r6, [pc, #348]	; (80046c0 <Vector188+0x164>)
 8004562:	6f75      	ldr	r5, [r6, #116]	; 0x74
  uint16_t cr1 = u->CR1;
 8004564:	f8d5 900c 	ldr.w	r9, [r5, #12]
  uint16_t sr = u->SR;
 8004568:	682b      	ldr	r3, [r5, #0]
  if (sr & USART_SR_LBD) {
 800456a:	05d8      	lsls	r0, r3, #23
OSAL_IRQ_HANDLER(STM32_UART7_HANDLER) {
 800456c:	b083      	sub	sp, #12
  uint16_t sr = u->SR;
 800456e:	b29c      	uxth	r4, r3
  if (sr & USART_SR_LBD) {
 8004570:	d473      	bmi.n	800465a <Vector188+0xfe>
 8004572:	2320      	movs	r3, #32
 8004574:	f383 8811 	msr	BASEPRI, r3
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 8004578:	f014 0f2f 	tst.w	r4, #47	; 0x2f
 800457c:	d00b      	beq.n	8004596 <Vector188+0x3a>
  chEvtBroadcastFlagsI(esp, flags);
 800457e:	f8df 8148 	ldr.w	r8, [pc, #328]	; 80046c8 <Vector188+0x16c>
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
 8004582:	0723      	lsls	r3, r4, #28
 8004584:	d130      	bne.n	80045e8 <Vector188+0x8c>
    if (sr & USART_SR_RXNE)
 8004586:	06a0      	lsls	r0, r4, #26
    b = (uint8_t)u->DR & sdp->rxmask;
 8004588:	686b      	ldr	r3, [r5, #4]
    if (sr & USART_SR_RXNE)
 800458a:	d420      	bmi.n	80045ce <Vector188+0x72>
    sr = u->SR;
 800458c:	682c      	ldr	r4, [r5, #0]
 800458e:	b2a4      	uxth	r4, r4
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 8004590:	f014 0f2f 	tst.w	r4, #47	; 0x2f
 8004594:	d1f5      	bne.n	8004582 <Vector188+0x26>
 8004596:	2300      	movs	r3, #0
 8004598:	f383 8811 	msr	BASEPRI, r3
  if ((cr1 & USART_CR1_TXEIE) && (sr & USART_SR_TXE)) {
 800459c:	f019 0f80 	tst.w	r9, #128	; 0x80
 80045a0:	d001      	beq.n	80045a6 <Vector188+0x4a>
 80045a2:	0622      	lsls	r2, r4, #24
 80045a4:	d468      	bmi.n	8004678 <Vector188+0x11c>
  if ((cr1 & USART_CR1_TCIE) && (sr & USART_SR_TC)) {
 80045a6:	f019 0f40 	tst.w	r9, #64	; 0x40
 80045aa:	d00b      	beq.n	80045c4 <Vector188+0x68>
 80045ac:	0663      	lsls	r3, r4, #25
 80045ae:	d509      	bpl.n	80045c4 <Vector188+0x68>
 80045b0:	2320      	movs	r3, #32
 80045b2:	f383 8811 	msr	BASEPRI, r3
    if (oqIsEmptyI(&sdp->oqueue)) {
 80045b6:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d069      	beq.n	8004692 <Vector188+0x136>
 80045be:	2300      	movs	r3, #0
 80045c0:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  serve_interrupt(&SD7);

  OSAL_IRQ_EPILOGUE();
}
 80045c4:	b003      	add	sp, #12
 80045c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 80045ca:	f001 b9dd 	b.w	8005988 <_port_irq_epilogue>
    b = (uint8_t)u->DR & sdp->rxmask;
 80045ce:	f896 1078 	ldrb.w	r1, [r6, #120]	; 0x78
      sdIncomingDataI(sdp, b);
 80045d2:	483b      	ldr	r0, [pc, #236]	; (80046c0 <Vector188+0x164>)
 80045d4:	4019      	ands	r1, r3
 80045d6:	f7fc fc23 	bl	8000e20 <sdIncomingDataI>
    sr = u->SR;
 80045da:	682c      	ldr	r4, [r5, #0]
 80045dc:	b2a4      	uxth	r4, r4
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 80045de:	f014 0f2f 	tst.w	r4, #47	; 0x2f
 80045e2:	d0d8      	beq.n	8004596 <Vector188+0x3a>
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
 80045e4:	0723      	lsls	r3, r4, #28
 80045e6:	d0ce      	beq.n	8004586 <Vector188+0x2a>
  if (sr & USART_SR_ORE)
 80045e8:	f004 0308 	and.w	r3, r4, #8
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	bf14      	ite	ne
 80045f0:	21a0      	movne	r1, #160	; 0xa0
 80045f2:	2120      	moveq	r1, #32
 80045f4:	9101      	str	r1, [sp, #4]
 80045f6:	bf15      	itete	ne
 80045f8:	f44f 73c0 	movne.w	r3, #384	; 0x180
 80045fc:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8004600:	f44f 77e0 	movne.w	r7, #448	; 0x1c0
 8004604:	f44f 77a0 	moveq.w	r7, #320	; 0x140
 8004608:	bf15      	itete	ne
 800460a:	22c0      	movne	r2, #192	; 0xc0
 800460c:	2240      	moveq	r2, #64	; 0x40
 800460e:	f44f 7bd0 	movne.w	fp, #416	; 0x1a0
 8004612:	f44f 7b90 	moveq.w	fp, #288	; 0x120
 8004616:	bf15      	itete	ne
 8004618:	f44f 7af0 	movne.w	sl, #480	; 0x1e0
 800461c:	f44f 7ab0 	moveq.w	sl, #352	; 0x160
 8004620:	f04f 0ee0 	movne.w	lr, #224	; 0xe0
 8004624:	f04f 0e60 	moveq.w	lr, #96	; 0x60
 8004628:	bf14      	ite	ne
 800462a:	2180      	movne	r1, #128	; 0x80
 800462c:	2100      	moveq	r1, #0
  if (sr & USART_SR_PE)
 800462e:	f014 0f01 	tst.w	r4, #1
  if (sr & USART_SR_FE)
 8004632:	f004 0c02 	and.w	ip, r4, #2
 8004636:	4640      	mov	r0, r8
  if (sr & USART_SR_PE)
 8004638:	d003      	beq.n	8004642 <Vector188+0xe6>
    sts |= SD_PARITY_ERROR;
 800463a:	9901      	ldr	r1, [sp, #4]
  if (sr & USART_SR_PE)
 800463c:	465b      	mov	r3, fp
 800463e:	4657      	mov	r7, sl
 8004640:	4672      	mov	r2, lr
  if (sr & USART_SR_FE)
 8004642:	f1bc 0f00 	cmp.w	ip, #0
 8004646:	bf1c      	itt	ne
 8004648:	463b      	movne	r3, r7
 800464a:	4611      	movne	r1, r2
    sts |= SD_NOISE_ERROR;
 800464c:	f014 0f04 	tst.w	r4, #4
 8004650:	bf18      	it	ne
 8004652:	4619      	movne	r1, r3
 8004654:	f001 f86e 	bl	8005734 <chEvtBroadcastFlagsI>
 8004658:	e795      	b.n	8004586 <Vector188+0x2a>
 800465a:	2320      	movs	r3, #32
 800465c:	f383 8811 	msr	BASEPRI, r3
 8004660:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004664:	1d30      	adds	r0, r6, #4
 8004666:	f001 f865 	bl	8005734 <chEvtBroadcastFlagsI>
    u->SR = ~USART_SR_LBD;
 800466a:	f46f 7380 	mvn.w	r3, #256	; 0x100
 800466e:	602b      	str	r3, [r5, #0]
 8004670:	2300      	movs	r3, #0
 8004672:	f383 8811 	msr	BASEPRI, r3
 8004676:	e77c      	b.n	8004572 <Vector188+0x16>
 8004678:	2320      	movs	r3, #32
 800467a:	f383 8811 	msr	BASEPRI, r3
    b = oqGetI(&sdp->oqueue);
 800467e:	4811      	ldr	r0, [pc, #68]	; (80046c4 <Vector188+0x168>)
 8004680:	f7fc fac8 	bl	8000c14 <oqGetI>
    if (b < MSG_OK) {
 8004684:	2800      	cmp	r0, #0
 8004686:	db11      	blt.n	80046ac <Vector188+0x150>
      u->DR = b;
 8004688:	6068      	str	r0, [r5, #4]
 800468a:	2300      	movs	r3, #0
 800468c:	f383 8811 	msr	BASEPRI, r3
 8004690:	e789      	b.n	80045a6 <Vector188+0x4a>
    if (oqIsEmptyI(&sdp->oqueue)) {
 8004692:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8004694:	2b00      	cmp	r3, #0
 8004696:	d092      	beq.n	80045be <Vector188+0x62>
 8004698:	2110      	movs	r1, #16
 800469a:	480b      	ldr	r0, [pc, #44]	; (80046c8 <Vector188+0x16c>)
 800469c:	f001 f84a 	bl	8005734 <chEvtBroadcastFlagsI>
      u->CR1 = cr1 & ~USART_CR1_TCIE;
 80046a0:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 80046a4:	ea09 0303 	and.w	r3, r9, r3
 80046a8:	60eb      	str	r3, [r5, #12]
 80046aa:	e788      	b.n	80045be <Vector188+0x62>
 80046ac:	2108      	movs	r1, #8
 80046ae:	4806      	ldr	r0, [pc, #24]	; (80046c8 <Vector188+0x16c>)
 80046b0:	f001 f840 	bl	8005734 <chEvtBroadcastFlagsI>
      u->CR1 = cr1 & ~USART_CR1_TXEIE;
 80046b4:	f64f 737f 	movw	r3, #65407	; 0xff7f
 80046b8:	ea09 0303 	and.w	r3, r9, r3
 80046bc:	60eb      	str	r3, [r5, #12]
 80046be:	e7e4      	b.n	800468a <Vector188+0x12e>
 80046c0:	20000bbc 	.word	0x20000bbc
 80046c4:	20000bec 	.word	0x20000bec
 80046c8:	20000bc0 	.word	0x20000bc0

080046cc <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 80046cc:	b510      	push	{r4, lr}
  sdObjectInit(&SD6, NULL, notify6);
  SD6.usart = USART6;
#endif

#if STM32_SERIAL_USE_UART7
  sdObjectInit(&SD7, NULL, notify7);
 80046ce:	4c04      	ldr	r4, [pc, #16]	; (80046e0 <sd_lld_init+0x14>)
 80046d0:	4a04      	ldr	r2, [pc, #16]	; (80046e4 <sd_lld_init+0x18>)
 80046d2:	4620      	mov	r0, r4
 80046d4:	2100      	movs	r1, #0
 80046d6:	f7fc fb83 	bl	8000de0 <sdObjectInit>
  SD7.usart = UART7;
 80046da:	4b03      	ldr	r3, [pc, #12]	; (80046e8 <sd_lld_init+0x1c>)
 80046dc:	6763      	str	r3, [r4, #116]	; 0x74

#if STM32_SERIAL_USE_UART8
  sdObjectInit(&SD8, NULL, notify8);
  SD8.usart = UART8;
#endif
}
 80046de:	bd10      	pop	{r4, pc}
 80046e0:	20000bbc 	.word	0x20000bbc
 80046e4:	0800454d 	.word	0x0800454d
 80046e8:	40007800 	.word	0x40007800

080046ec <uart_lld_serve_tx_end_irq>:
 */
static void uart_lld_serve_tx_end_irq(UARTDriver *uartp, uint32_t flags) {

  /* DMA errors handling.*/
#if defined(STM32_UART_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 80046ec:	f011 0f0c 	tst.w	r1, #12
static void uart_lld_serve_tx_end_irq(UARTDriver *uartp, uint32_t flags) {
 80046f0:	b538      	push	{r3, r4, r5, lr}
 80046f2:	4604      	mov	r4, r0
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 80046f4:	d129      	bne.n	800474a <uart_lld_serve_tx_end_irq+0x5e>
  }
#else
  (void)flags;
#endif

  dmaStreamDisable(uartp->dmatx);
 80046f6:	6a21      	ldr	r1, [r4, #32]
 80046f8:	680a      	ldr	r2, [r1, #0]
 80046fa:	6813      	ldr	r3, [r2, #0]
 80046fc:	f023 031f 	bic.w	r3, r3, #31
 8004700:	6013      	str	r3, [r2, #0]
 8004702:	6813      	ldr	r3, [r2, #0]
 8004704:	07db      	lsls	r3, r3, #31
 8004706:	d4fc      	bmi.n	8004702 <uart_lld_serve_tx_end_irq+0x16>

  /* A callback is generated, if enabled, after a completed transfer.*/
  _uart_tx1_isr_code(uartp);
 8004708:	6863      	ldr	r3, [r4, #4]
  dmaStreamDisable(uartp->dmatx);
 800470a:	7a4d      	ldrb	r5, [r1, #9]
 800470c:	6848      	ldr	r0, [r1, #4]
  _uart_tx1_isr_code(uartp);
 800470e:	681a      	ldr	r2, [r3, #0]
  dmaStreamDisable(uartp->dmatx);
 8004710:	233d      	movs	r3, #61	; 0x3d
 8004712:	40ab      	lsls	r3, r5
  _uart_tx1_isr_code(uartp);
 8004714:	2102      	movs	r1, #2
  dmaStreamDisable(uartp->dmatx);
 8004716:	6003      	str	r3, [r0, #0]
  _uart_tx1_isr_code(uartp);
 8004718:	7061      	strb	r1, [r4, #1]
 800471a:	b19a      	cbz	r2, 8004744 <uart_lld_serve_tx_end_irq+0x58>
 800471c:	4620      	mov	r0, r4
 800471e:	4790      	blx	r2
 8004720:	7863      	ldrb	r3, [r4, #1]
 8004722:	2b02      	cmp	r3, #2
 8004724:	d00e      	beq.n	8004744 <uart_lld_serve_tx_end_irq+0x58>
 8004726:	7a23      	ldrb	r3, [r4, #8]
 8004728:	b903      	cbnz	r3, 800472c <uart_lld_serve_tx_end_irq+0x40>
}
 800472a:	bd38      	pop	{r3, r4, r5, pc}
 800472c:	2320      	movs	r3, #32
 800472e:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8004732:	2100      	movs	r1, #0
 8004734:	f104 0010 	add.w	r0, r4, #16
 8004738:	f000 fec6 	bl	80054c8 <chThdResumeI>
 800473c:	2300      	movs	r3, #0
 800473e:	f383 8811 	msr	BASEPRI, r3
 8004742:	bd38      	pop	{r3, r4, r5, pc}
  _uart_tx1_isr_code(uartp);
 8004744:	2300      	movs	r3, #0
 8004746:	7063      	strb	r3, [r4, #1]
 8004748:	e7ed      	b.n	8004726 <uart_lld_serve_tx_end_irq+0x3a>
  chSysHalt(reason);
 800474a:	4802      	ldr	r0, [pc, #8]	; (8004754 <uart_lld_serve_tx_end_irq+0x68>)
 800474c:	f000 fbf2 	bl	8004f34 <chSysHalt>
 8004750:	e7d1      	b.n	80046f6 <uart_lld_serve_tx_end_irq+0xa>
 8004752:	bf00      	nop
 8004754:	08006734 	.word	0x08006734

08004758 <uart_lld_serve_rx_end_irq>:
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8004758:	f011 0f0c 	tst.w	r1, #12
static void uart_lld_serve_rx_end_irq(UARTDriver *uartp, uint32_t flags) {
 800475c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004760:	4604      	mov	r4, r0
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8004762:	d12d      	bne.n	80047c0 <uart_lld_serve_rx_end_irq+0x68>
  if (uartp->rxstate == UART_RX_IDLE) {
 8004764:	78a3      	ldrb	r3, [r4, #2]
 8004766:	6861      	ldr	r1, [r4, #4]
 8004768:	b933      	cbnz	r3, 8004778 <uart_lld_serve_rx_end_irq+0x20>
    _uart_rx_idle_code(uartp);
 800476a:	68cb      	ldr	r3, [r1, #12]
 800476c:	b333      	cbz	r3, 80047bc <uart_lld_serve_rx_end_irq+0x64>
 800476e:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
 8004770:	4620      	mov	r0, r4
}
 8004772:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    _uart_rx_idle_code(uartp);
 8004776:	4718      	bx	r3
    dmaStreamDisable(uartp->dmarx);
 8004778:	69e0      	ldr	r0, [r4, #28]
 800477a:	6802      	ldr	r2, [r0, #0]
 800477c:	6813      	ldr	r3, [r2, #0]
 800477e:	f023 031f 	bic.w	r3, r3, #31
 8004782:	6013      	str	r3, [r2, #0]
 8004784:	6813      	ldr	r3, [r2, #0]
 8004786:	07db      	lsls	r3, r3, #31
 8004788:	d4fc      	bmi.n	8004784 <uart_lld_serve_rx_end_irq+0x2c>
 800478a:	7a47      	ldrb	r7, [r0, #9]
 800478c:	6846      	ldr	r6, [r0, #4]
    _uart_rx_complete_isr_code(uartp);
 800478e:	688d      	ldr	r5, [r1, #8]
    dmaStreamDisable(uartp->dmarx);
 8004790:	233d      	movs	r3, #61	; 0x3d
 8004792:	40bb      	lsls	r3, r7
    _uart_rx_complete_isr_code(uartp);
 8004794:	2002      	movs	r0, #2
    dmaStreamDisable(uartp->dmarx);
 8004796:	6033      	str	r3, [r6, #0]
    _uart_rx_complete_isr_code(uartp);
 8004798:	70a0      	strb	r0, [r4, #2]
 800479a:	b1c5      	cbz	r5, 80047ce <uart_lld_serve_rx_end_irq+0x76>
 800479c:	4620      	mov	r0, r4
 800479e:	47a8      	blx	r5
 80047a0:	78a3      	ldrb	r3, [r4, #2]
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d010      	beq.n	80047c8 <uart_lld_serve_rx_end_irq+0x70>
 80047a6:	2320      	movs	r3, #32
 80047a8:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 80047ac:	2100      	movs	r1, #0
 80047ae:	f104 000c 	add.w	r0, r4, #12
 80047b2:	f000 fe89 	bl	80054c8 <chThdResumeI>
 80047b6:	2300      	movs	r3, #0
 80047b8:	f383 8811 	msr	BASEPRI, r3
}
 80047bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  chSysHalt(reason);
 80047c0:	480d      	ldr	r0, [pc, #52]	; (80047f8 <uart_lld_serve_rx_end_irq+0xa0>)
 80047c2:	f000 fbb7 	bl	8004f34 <chSysHalt>
 80047c6:	e7cd      	b.n	8004764 <uart_lld_serve_rx_end_irq+0xc>
 80047c8:	69e3      	ldr	r3, [r4, #28]
 80047ca:	6861      	ldr	r1, [r4, #4]
 80047cc:	681a      	ldr	r2, [r3, #0]
  if (uartp->config->rxchar_cb == NULL)
 80047ce:	68cb      	ldr	r3, [r1, #12]
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode | mode);
 80047d0:	69a1      	ldr	r1, [r4, #24]
    mode = STM32_DMA_CR_DIR_P2M | STM32_DMA_CR_CIRC;
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	bf14      	ite	ne
 80047d6:	f44f 7388 	movne.w	r3, #272	; 0x110
 80047da:	f44f 7380 	moveq.w	r3, #256	; 0x100
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode | mode);
 80047de:	430b      	orrs	r3, r1
  dmaStreamSetTransactionSize(uartp->dmarx, 1);
 80047e0:	2001      	movs	r0, #1
    _uart_rx_complete_isr_code(uartp);
 80047e2:	2500      	movs	r5, #0
  dmaStreamSetMemory0(uartp->dmarx, &uartp->rxbuf);
 80047e4:	f104 0124 	add.w	r1, r4, #36	; 0x24
    _uart_rx_complete_isr_code(uartp);
 80047e8:	70a5      	strb	r5, [r4, #2]
  dmaStreamSetMemory0(uartp->dmarx, &uartp->rxbuf);
 80047ea:	60d1      	str	r1, [r2, #12]
  dmaStreamSetTransactionSize(uartp->dmarx, 1);
 80047ec:	6050      	str	r0, [r2, #4]
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode | mode);
 80047ee:	6013      	str	r3, [r2, #0]
  dmaStreamEnable(uartp->dmarx);
 80047f0:	6813      	ldr	r3, [r2, #0]
 80047f2:	4303      	orrs	r3, r0
 80047f4:	6013      	str	r3, [r2, #0]
 80047f6:	e7d6      	b.n	80047a6 <uart_lld_serve_rx_end_irq+0x4e>
 80047f8:	08006734 	.word	0x08006734

080047fc <VectorD4>:
/**
 * @brief   USART1 IRQ handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 80047fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USART_TypeDef *u = uartp->usart;
 8004800:	4e52      	ldr	r6, [pc, #328]	; (800494c <VectorD4+0x150>)
 8004802:	6974      	ldr	r4, [r6, #20]
  uint32_t cr1 = u->CR1;
 8004804:	68e7      	ldr	r7, [r4, #12]
  sr = u->SR;   /* SR reset step 1.*/
 8004806:	6825      	ldr	r5, [r4, #0]
  (void)u->DR;  /* SR reset step 2.*/
 8004808:	6863      	ldr	r3, [r4, #4]
  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
 800480a:	f240 131f 	movw	r3, #287	; 0x11f
 800480e:	421d      	tst	r5, r3
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 8004810:	b089      	sub	sp, #36	; 0x24
  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
 8004812:	d076      	beq.n	8004902 <VectorD4+0x106>
    _uart_rx_error_isr_code(uartp, translate_errors(sr));
 8004814:	6873      	ldr	r3, [r6, #4]
 8004816:	f8d3 8010 	ldr.w	r8, [r3, #16]
    u->SR = ~USART_SR_LBD;
 800481a:	f46f 7380 	mvn.w	r3, #256	; 0x100
 800481e:	6023      	str	r3, [r4, #0]
    _uart_rx_error_isr_code(uartp, translate_errors(sr));
 8004820:	f1b8 0f00 	cmp.w	r8, #0
 8004824:	d062      	beq.n	80048ec <VectorD4+0xf0>
  sr = u->SR;   /* SR reset step 1.*/
 8004826:	b2ab      	uxth	r3, r5
  if (sr & USART_SR_ORE)
 8004828:	f003 0208 	and.w	r2, r3, #8
 800482c:	2a00      	cmp	r2, #0
 800482e:	bf14      	ite	ne
 8004830:	2254      	movne	r2, #84	; 0x54
 8004832:	2244      	moveq	r2, #68	; 0x44
 8004834:	9200      	str	r2, [sp, #0]
 8004836:	bf14      	ite	ne
 8004838:	2274      	movne	r2, #116	; 0x74
 800483a:	2264      	moveq	r2, #100	; 0x64
 800483c:	9207      	str	r2, [sp, #28]
 800483e:	bf14      	ite	ne
 8004840:	2234      	movne	r2, #52	; 0x34
 8004842:	2224      	moveq	r2, #36	; 0x24
 8004844:	9203      	str	r2, [sp, #12]
 8004846:	bf14      	ite	ne
 8004848:	225c      	movne	r2, #92	; 0x5c
 800484a:	224c      	moveq	r2, #76	; 0x4c
 800484c:	9201      	str	r2, [sp, #4]
 800484e:	bf14      	ite	ne
 8004850:	227c      	movne	r2, #124	; 0x7c
 8004852:	226c      	moveq	r2, #108	; 0x6c
 8004854:	9202      	str	r2, [sp, #8]
 8004856:	bf14      	ite	ne
 8004858:	223c      	movne	r2, #60	; 0x3c
 800485a:	222c      	moveq	r2, #44	; 0x2c
 800485c:	9206      	str	r2, [sp, #24]
 800485e:	bf14      	ite	ne
 8004860:	221c      	movne	r2, #28
 8004862:	220c      	moveq	r2, #12
 8004864:	9204      	str	r2, [sp, #16]
 8004866:	bf14      	ite	ne
 8004868:	2214      	movne	r2, #20
 800486a:	2204      	moveq	r2, #4
 800486c:	9205      	str	r2, [sp, #20]
 800486e:	bf15      	itete	ne
 8004870:	2150      	movne	r1, #80	; 0x50
 8004872:	2140      	moveq	r1, #64	; 0x40
 8004874:	f04f 0c70 	movne.w	ip, #112	; 0x70
 8004878:	f04f 0c60 	moveq.w	ip, #96	; 0x60
 800487c:	bf15      	itete	ne
 800487e:	2030      	movne	r0, #48	; 0x30
 8004880:	2020      	moveq	r0, #32
 8004882:	f04f 0b58 	movne.w	fp, #88	; 0x58
 8004886:	f04f 0b48 	moveq.w	fp, #72	; 0x48
 800488a:	bf15      	itete	ne
 800488c:	f04f 0a78 	movne.w	sl, #120	; 0x78
 8004890:	f04f 0a68 	moveq.w	sl, #104	; 0x68
 8004894:	f04f 0938 	movne.w	r9, #56	; 0x38
 8004898:	f04f 0928 	moveq.w	r9, #40	; 0x28
 800489c:	bf15      	itete	ne
 800489e:	f04f 0e18 	movne.w	lr, #24
 80048a2:	f04f 0e08 	moveq.w	lr, #8
 80048a6:	2210      	movne	r2, #16
 80048a8:	2200      	moveq	r2, #0
  if (sr & USART_SR_PE)
 80048aa:	f013 0f01 	tst.w	r3, #1
 80048ae:	d009      	beq.n	80048c4 <VectorD4+0xc8>
 80048b0:	e9dd ba01 	ldrd	fp, sl, [sp, #4]
    sts |= UART_PARITY_ERROR;
 80048b4:	e9dd e204 	ldrd	lr, r2, [sp, #16]
  if (sr & USART_SR_PE)
 80048b8:	9900      	ldr	r1, [sp, #0]
 80048ba:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80048be:	9803      	ldr	r0, [sp, #12]
 80048c0:	f8dd 9018 	ldr.w	r9, [sp, #24]
  if (sr & USART_SR_FE)
 80048c4:	f013 0f02 	tst.w	r3, #2
 80048c8:	d003      	beq.n	80048d2 <VectorD4+0xd6>
 80048ca:	4659      	mov	r1, fp
 80048cc:	46d4      	mov	ip, sl
 80048ce:	4648      	mov	r0, r9
    sts |= UART_FRAMING_ERROR;
 80048d0:	4672      	mov	r2, lr
  if (sr & USART_SR_NE)
 80048d2:	f003 0e04 	and.w	lr, r3, #4
 80048d6:	f1be 0f00 	cmp.w	lr, #0
 80048da:	bf1c      	itt	ne
 80048dc:	4602      	movne	r2, r0
 80048de:	4661      	movne	r1, ip
  if (sr & USART_SR_LBD)
 80048e0:	f413 7f80 	tst.w	r3, #256	; 0x100
    _uart_rx_error_isr_code(uartp, translate_errors(sr));
 80048e4:	bf08      	it	eq
 80048e6:	4611      	moveq	r1, r2
 80048e8:	4818      	ldr	r0, [pc, #96]	; (800494c <VectorD4+0x150>)
 80048ea:	47c0      	blx	r8
 80048ec:	2320      	movs	r3, #32
 80048ee:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 80048f2:	f06f 0101 	mvn.w	r1, #1
 80048f6:	4816      	ldr	r0, [pc, #88]	; (8004950 <VectorD4+0x154>)
 80048f8:	f000 fde6 	bl	80054c8 <chThdResumeI>
 80048fc:	2300      	movs	r3, #0
 80048fe:	f383 8811 	msr	BASEPRI, r3
  if ((sr & USART_SR_TC) && (cr1 & USART_CR1_TCIE)) {
 8004902:	066a      	lsls	r2, r5, #25
 8004904:	d50e      	bpl.n	8004924 <VectorD4+0x128>
 8004906:	067b      	lsls	r3, r7, #25
 8004908:	d50c      	bpl.n	8004924 <VectorD4+0x128>
    _uart_tx2_isr_code(uartp);
 800490a:	6873      	ldr	r3, [r6, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 800490e:	f027 0740 	bic.w	r7, r7, #64	; 0x40
    u->SR = ~USART_SR_TC;
 8004912:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004916:	6022      	str	r2, [r4, #0]
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 8004918:	60e7      	str	r7, [r4, #12]
    _uart_tx2_isr_code(uartp);
 800491a:	b10b      	cbz	r3, 8004920 <VectorD4+0x124>
 800491c:	480b      	ldr	r0, [pc, #44]	; (800494c <VectorD4+0x150>)
 800491e:	4798      	blx	r3
 8004920:	7a34      	ldrb	r4, [r6, #8]
 8004922:	b124      	cbz	r4, 800492e <VectorD4+0x132>
  OSAL_IRQ_PROLOGUE();

  serve_usart_irq(&UARTD1);

  OSAL_IRQ_EPILOGUE();
}
 8004924:	b009      	add	sp, #36	; 0x24
 8004926:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 800492a:	f001 b82d 	b.w	8005988 <_port_irq_epilogue>
 800492e:	2320      	movs	r3, #32
 8004930:	f383 8811 	msr	BASEPRI, r3
 8004934:	4807      	ldr	r0, [pc, #28]	; (8004954 <VectorD4+0x158>)
 8004936:	4621      	mov	r1, r4
 8004938:	f000 fdc6 	bl	80054c8 <chThdResumeI>
 800493c:	f384 8811 	msr	BASEPRI, r4
}
 8004940:	b009      	add	sp, #36	; 0x24
 8004942:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8004946:	f001 b81f 	b.w	8005988 <_port_irq_epilogue>
 800494a:	bf00      	nop
 800494c:	20000c38 	.word	0x20000c38
 8004950:	20000c44 	.word	0x20000c44
 8004954:	20000c48 	.word	0x20000c48

08004958 <Vector15C>:
/**
 * @brief   USART6 IRQ handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART6_HANDLER) {
 8004958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USART_TypeDef *u = uartp->usart;
 800495c:	4e52      	ldr	r6, [pc, #328]	; (8004aa8 <Vector15C+0x150>)
 800495e:	6974      	ldr	r4, [r6, #20]
  uint32_t cr1 = u->CR1;
 8004960:	68e7      	ldr	r7, [r4, #12]
  sr = u->SR;   /* SR reset step 1.*/
 8004962:	6825      	ldr	r5, [r4, #0]
  (void)u->DR;  /* SR reset step 2.*/
 8004964:	6863      	ldr	r3, [r4, #4]
  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
 8004966:	f240 131f 	movw	r3, #287	; 0x11f
 800496a:	421d      	tst	r5, r3
OSAL_IRQ_HANDLER(STM32_USART6_HANDLER) {
 800496c:	b089      	sub	sp, #36	; 0x24
  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
 800496e:	d076      	beq.n	8004a5e <Vector15C+0x106>
    _uart_rx_error_isr_code(uartp, translate_errors(sr));
 8004970:	6873      	ldr	r3, [r6, #4]
 8004972:	f8d3 8010 	ldr.w	r8, [r3, #16]
    u->SR = ~USART_SR_LBD;
 8004976:	f46f 7380 	mvn.w	r3, #256	; 0x100
 800497a:	6023      	str	r3, [r4, #0]
    _uart_rx_error_isr_code(uartp, translate_errors(sr));
 800497c:	f1b8 0f00 	cmp.w	r8, #0
 8004980:	d062      	beq.n	8004a48 <Vector15C+0xf0>
  sr = u->SR;   /* SR reset step 1.*/
 8004982:	b2ab      	uxth	r3, r5
  if (sr & USART_SR_ORE)
 8004984:	f003 0208 	and.w	r2, r3, #8
 8004988:	2a00      	cmp	r2, #0
 800498a:	bf14      	ite	ne
 800498c:	2254      	movne	r2, #84	; 0x54
 800498e:	2244      	moveq	r2, #68	; 0x44
 8004990:	9200      	str	r2, [sp, #0]
 8004992:	bf14      	ite	ne
 8004994:	2274      	movne	r2, #116	; 0x74
 8004996:	2264      	moveq	r2, #100	; 0x64
 8004998:	9207      	str	r2, [sp, #28]
 800499a:	bf14      	ite	ne
 800499c:	2234      	movne	r2, #52	; 0x34
 800499e:	2224      	moveq	r2, #36	; 0x24
 80049a0:	9203      	str	r2, [sp, #12]
 80049a2:	bf14      	ite	ne
 80049a4:	225c      	movne	r2, #92	; 0x5c
 80049a6:	224c      	moveq	r2, #76	; 0x4c
 80049a8:	9201      	str	r2, [sp, #4]
 80049aa:	bf14      	ite	ne
 80049ac:	227c      	movne	r2, #124	; 0x7c
 80049ae:	226c      	moveq	r2, #108	; 0x6c
 80049b0:	9202      	str	r2, [sp, #8]
 80049b2:	bf14      	ite	ne
 80049b4:	223c      	movne	r2, #60	; 0x3c
 80049b6:	222c      	moveq	r2, #44	; 0x2c
 80049b8:	9206      	str	r2, [sp, #24]
 80049ba:	bf14      	ite	ne
 80049bc:	221c      	movne	r2, #28
 80049be:	220c      	moveq	r2, #12
 80049c0:	9204      	str	r2, [sp, #16]
 80049c2:	bf14      	ite	ne
 80049c4:	2214      	movne	r2, #20
 80049c6:	2204      	moveq	r2, #4
 80049c8:	9205      	str	r2, [sp, #20]
 80049ca:	bf15      	itete	ne
 80049cc:	2150      	movne	r1, #80	; 0x50
 80049ce:	2140      	moveq	r1, #64	; 0x40
 80049d0:	f04f 0c70 	movne.w	ip, #112	; 0x70
 80049d4:	f04f 0c60 	moveq.w	ip, #96	; 0x60
 80049d8:	bf15      	itete	ne
 80049da:	2030      	movne	r0, #48	; 0x30
 80049dc:	2020      	moveq	r0, #32
 80049de:	f04f 0b58 	movne.w	fp, #88	; 0x58
 80049e2:	f04f 0b48 	moveq.w	fp, #72	; 0x48
 80049e6:	bf15      	itete	ne
 80049e8:	f04f 0a78 	movne.w	sl, #120	; 0x78
 80049ec:	f04f 0a68 	moveq.w	sl, #104	; 0x68
 80049f0:	f04f 0938 	movne.w	r9, #56	; 0x38
 80049f4:	f04f 0928 	moveq.w	r9, #40	; 0x28
 80049f8:	bf15      	itete	ne
 80049fa:	f04f 0e18 	movne.w	lr, #24
 80049fe:	f04f 0e08 	moveq.w	lr, #8
 8004a02:	2210      	movne	r2, #16
 8004a04:	2200      	moveq	r2, #0
  if (sr & USART_SR_PE)
 8004a06:	f013 0f01 	tst.w	r3, #1
 8004a0a:	d009      	beq.n	8004a20 <Vector15C+0xc8>
 8004a0c:	e9dd ba01 	ldrd	fp, sl, [sp, #4]
    sts |= UART_PARITY_ERROR;
 8004a10:	e9dd e204 	ldrd	lr, r2, [sp, #16]
  if (sr & USART_SR_PE)
 8004a14:	9900      	ldr	r1, [sp, #0]
 8004a16:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8004a1a:	9803      	ldr	r0, [sp, #12]
 8004a1c:	f8dd 9018 	ldr.w	r9, [sp, #24]
  if (sr & USART_SR_FE)
 8004a20:	f013 0f02 	tst.w	r3, #2
 8004a24:	d003      	beq.n	8004a2e <Vector15C+0xd6>
 8004a26:	4659      	mov	r1, fp
 8004a28:	46d4      	mov	ip, sl
 8004a2a:	4648      	mov	r0, r9
    sts |= UART_FRAMING_ERROR;
 8004a2c:	4672      	mov	r2, lr
  if (sr & USART_SR_NE)
 8004a2e:	f003 0e04 	and.w	lr, r3, #4
 8004a32:	f1be 0f00 	cmp.w	lr, #0
 8004a36:	bf1c      	itt	ne
 8004a38:	4602      	movne	r2, r0
 8004a3a:	4661      	movne	r1, ip
  if (sr & USART_SR_LBD)
 8004a3c:	f413 7f80 	tst.w	r3, #256	; 0x100
    _uart_rx_error_isr_code(uartp, translate_errors(sr));
 8004a40:	bf08      	it	eq
 8004a42:	4611      	moveq	r1, r2
 8004a44:	4818      	ldr	r0, [pc, #96]	; (8004aa8 <Vector15C+0x150>)
 8004a46:	47c0      	blx	r8
 8004a48:	2320      	movs	r3, #32
 8004a4a:	f383 8811 	msr	BASEPRI, r3
 8004a4e:	f06f 0101 	mvn.w	r1, #1
 8004a52:	4816      	ldr	r0, [pc, #88]	; (8004aac <Vector15C+0x154>)
 8004a54:	f000 fd38 	bl	80054c8 <chThdResumeI>
 8004a58:	2300      	movs	r3, #0
 8004a5a:	f383 8811 	msr	BASEPRI, r3
  if ((sr & USART_SR_TC) && (cr1 & USART_CR1_TCIE)) {
 8004a5e:	066a      	lsls	r2, r5, #25
 8004a60:	d50e      	bpl.n	8004a80 <Vector15C+0x128>
 8004a62:	067b      	lsls	r3, r7, #25
 8004a64:	d50c      	bpl.n	8004a80 <Vector15C+0x128>
    _uart_tx2_isr_code(uartp);
 8004a66:	6873      	ldr	r3, [r6, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 8004a6a:	f027 0740 	bic.w	r7, r7, #64	; 0x40
    u->SR = ~USART_SR_TC;
 8004a6e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a72:	6022      	str	r2, [r4, #0]
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 8004a74:	60e7      	str	r7, [r4, #12]
    _uart_tx2_isr_code(uartp);
 8004a76:	b10b      	cbz	r3, 8004a7c <Vector15C+0x124>
 8004a78:	480b      	ldr	r0, [pc, #44]	; (8004aa8 <Vector15C+0x150>)
 8004a7a:	4798      	blx	r3
 8004a7c:	7a34      	ldrb	r4, [r6, #8]
 8004a7e:	b124      	cbz	r4, 8004a8a <Vector15C+0x132>
  OSAL_IRQ_PROLOGUE();

  serve_usart_irq(&UARTD6);

  OSAL_IRQ_EPILOGUE();
}
 8004a80:	b009      	add	sp, #36	; 0x24
 8004a82:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8004a86:	f000 bf7f 	b.w	8005988 <_port_irq_epilogue>
 8004a8a:	2320      	movs	r3, #32
 8004a8c:	f383 8811 	msr	BASEPRI, r3
 8004a90:	4807      	ldr	r0, [pc, #28]	; (8004ab0 <Vector15C+0x158>)
 8004a92:	4621      	mov	r1, r4
 8004a94:	f000 fd18 	bl	80054c8 <chThdResumeI>
 8004a98:	f384 8811 	msr	BASEPRI, r4
}
 8004a9c:	b009      	add	sp, #36	; 0x24
 8004a9e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8004aa2:	f000 bf71 	b.w	8005988 <_port_irq_epilogue>
 8004aa6:	bf00      	nop
 8004aa8:	20000c60 	.word	0x20000c60
 8004aac:	20000c6c 	.word	0x20000c6c
 8004ab0:	20000c70 	.word	0x20000c70

08004ab4 <Vector18C>:
/**
 * @brief   UART8 IRQ handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART8_HANDLER) {
 8004ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USART_TypeDef *u = uartp->usart;
 8004ab8:	4e52      	ldr	r6, [pc, #328]	; (8004c04 <Vector18C+0x150>)
 8004aba:	6974      	ldr	r4, [r6, #20]
  uint32_t cr1 = u->CR1;
 8004abc:	68e7      	ldr	r7, [r4, #12]
  sr = u->SR;   /* SR reset step 1.*/
 8004abe:	6825      	ldr	r5, [r4, #0]
  (void)u->DR;  /* SR reset step 2.*/
 8004ac0:	6863      	ldr	r3, [r4, #4]
  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
 8004ac2:	f240 131f 	movw	r3, #287	; 0x11f
 8004ac6:	421d      	tst	r5, r3
OSAL_IRQ_HANDLER(STM32_UART8_HANDLER) {
 8004ac8:	b089      	sub	sp, #36	; 0x24
  if (sr & (USART_SR_LBD | USART_SR_ORE | USART_SR_NE |
 8004aca:	d076      	beq.n	8004bba <Vector18C+0x106>
    _uart_rx_error_isr_code(uartp, translate_errors(sr));
 8004acc:	6873      	ldr	r3, [r6, #4]
 8004ace:	f8d3 8010 	ldr.w	r8, [r3, #16]
    u->SR = ~USART_SR_LBD;
 8004ad2:	f46f 7380 	mvn.w	r3, #256	; 0x100
 8004ad6:	6023      	str	r3, [r4, #0]
    _uart_rx_error_isr_code(uartp, translate_errors(sr));
 8004ad8:	f1b8 0f00 	cmp.w	r8, #0
 8004adc:	d062      	beq.n	8004ba4 <Vector18C+0xf0>
  sr = u->SR;   /* SR reset step 1.*/
 8004ade:	b2ab      	uxth	r3, r5
  if (sr & USART_SR_ORE)
 8004ae0:	f003 0208 	and.w	r2, r3, #8
 8004ae4:	2a00      	cmp	r2, #0
 8004ae6:	bf14      	ite	ne
 8004ae8:	2254      	movne	r2, #84	; 0x54
 8004aea:	2244      	moveq	r2, #68	; 0x44
 8004aec:	9200      	str	r2, [sp, #0]
 8004aee:	bf14      	ite	ne
 8004af0:	2274      	movne	r2, #116	; 0x74
 8004af2:	2264      	moveq	r2, #100	; 0x64
 8004af4:	9207      	str	r2, [sp, #28]
 8004af6:	bf14      	ite	ne
 8004af8:	2234      	movne	r2, #52	; 0x34
 8004afa:	2224      	moveq	r2, #36	; 0x24
 8004afc:	9203      	str	r2, [sp, #12]
 8004afe:	bf14      	ite	ne
 8004b00:	225c      	movne	r2, #92	; 0x5c
 8004b02:	224c      	moveq	r2, #76	; 0x4c
 8004b04:	9201      	str	r2, [sp, #4]
 8004b06:	bf14      	ite	ne
 8004b08:	227c      	movne	r2, #124	; 0x7c
 8004b0a:	226c      	moveq	r2, #108	; 0x6c
 8004b0c:	9202      	str	r2, [sp, #8]
 8004b0e:	bf14      	ite	ne
 8004b10:	223c      	movne	r2, #60	; 0x3c
 8004b12:	222c      	moveq	r2, #44	; 0x2c
 8004b14:	9206      	str	r2, [sp, #24]
 8004b16:	bf14      	ite	ne
 8004b18:	221c      	movne	r2, #28
 8004b1a:	220c      	moveq	r2, #12
 8004b1c:	9204      	str	r2, [sp, #16]
 8004b1e:	bf14      	ite	ne
 8004b20:	2214      	movne	r2, #20
 8004b22:	2204      	moveq	r2, #4
 8004b24:	9205      	str	r2, [sp, #20]
 8004b26:	bf15      	itete	ne
 8004b28:	2150      	movne	r1, #80	; 0x50
 8004b2a:	2140      	moveq	r1, #64	; 0x40
 8004b2c:	f04f 0c70 	movne.w	ip, #112	; 0x70
 8004b30:	f04f 0c60 	moveq.w	ip, #96	; 0x60
 8004b34:	bf15      	itete	ne
 8004b36:	2030      	movne	r0, #48	; 0x30
 8004b38:	2020      	moveq	r0, #32
 8004b3a:	f04f 0b58 	movne.w	fp, #88	; 0x58
 8004b3e:	f04f 0b48 	moveq.w	fp, #72	; 0x48
 8004b42:	bf15      	itete	ne
 8004b44:	f04f 0a78 	movne.w	sl, #120	; 0x78
 8004b48:	f04f 0a68 	moveq.w	sl, #104	; 0x68
 8004b4c:	f04f 0938 	movne.w	r9, #56	; 0x38
 8004b50:	f04f 0928 	moveq.w	r9, #40	; 0x28
 8004b54:	bf15      	itete	ne
 8004b56:	f04f 0e18 	movne.w	lr, #24
 8004b5a:	f04f 0e08 	moveq.w	lr, #8
 8004b5e:	2210      	movne	r2, #16
 8004b60:	2200      	moveq	r2, #0
  if (sr & USART_SR_PE)
 8004b62:	f013 0f01 	tst.w	r3, #1
 8004b66:	d009      	beq.n	8004b7c <Vector18C+0xc8>
 8004b68:	e9dd ba01 	ldrd	fp, sl, [sp, #4]
    sts |= UART_PARITY_ERROR;
 8004b6c:	e9dd e204 	ldrd	lr, r2, [sp, #16]
  if (sr & USART_SR_PE)
 8004b70:	9900      	ldr	r1, [sp, #0]
 8004b72:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8004b76:	9803      	ldr	r0, [sp, #12]
 8004b78:	f8dd 9018 	ldr.w	r9, [sp, #24]
  if (sr & USART_SR_FE)
 8004b7c:	f013 0f02 	tst.w	r3, #2
 8004b80:	d003      	beq.n	8004b8a <Vector18C+0xd6>
 8004b82:	4659      	mov	r1, fp
 8004b84:	46d4      	mov	ip, sl
 8004b86:	4648      	mov	r0, r9
    sts |= UART_FRAMING_ERROR;
 8004b88:	4672      	mov	r2, lr
  if (sr & USART_SR_NE)
 8004b8a:	f003 0e04 	and.w	lr, r3, #4
 8004b8e:	f1be 0f00 	cmp.w	lr, #0
 8004b92:	bf1c      	itt	ne
 8004b94:	4602      	movne	r2, r0
 8004b96:	4661      	movne	r1, ip
  if (sr & USART_SR_LBD)
 8004b98:	f413 7f80 	tst.w	r3, #256	; 0x100
    _uart_rx_error_isr_code(uartp, translate_errors(sr));
 8004b9c:	bf08      	it	eq
 8004b9e:	4611      	moveq	r1, r2
 8004ba0:	4818      	ldr	r0, [pc, #96]	; (8004c04 <Vector18C+0x150>)
 8004ba2:	47c0      	blx	r8
 8004ba4:	2320      	movs	r3, #32
 8004ba6:	f383 8811 	msr	BASEPRI, r3
 8004baa:	f06f 0101 	mvn.w	r1, #1
 8004bae:	4816      	ldr	r0, [pc, #88]	; (8004c08 <Vector18C+0x154>)
 8004bb0:	f000 fc8a 	bl	80054c8 <chThdResumeI>
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	f383 8811 	msr	BASEPRI, r3
  if ((sr & USART_SR_TC) && (cr1 & USART_CR1_TCIE)) {
 8004bba:	066a      	lsls	r2, r5, #25
 8004bbc:	d50e      	bpl.n	8004bdc <Vector18C+0x128>
 8004bbe:	067b      	lsls	r3, r7, #25
 8004bc0:	d50c      	bpl.n	8004bdc <Vector18C+0x128>
    _uart_tx2_isr_code(uartp);
 8004bc2:	6873      	ldr	r3, [r6, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 8004bc6:	f027 0740 	bic.w	r7, r7, #64	; 0x40
    u->SR = ~USART_SR_TC;
 8004bca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004bce:	6022      	str	r2, [r4, #0]
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 8004bd0:	60e7      	str	r7, [r4, #12]
    _uart_tx2_isr_code(uartp);
 8004bd2:	b10b      	cbz	r3, 8004bd8 <Vector18C+0x124>
 8004bd4:	480b      	ldr	r0, [pc, #44]	; (8004c04 <Vector18C+0x150>)
 8004bd6:	4798      	blx	r3
 8004bd8:	7a34      	ldrb	r4, [r6, #8]
 8004bda:	b124      	cbz	r4, 8004be6 <Vector18C+0x132>
  OSAL_IRQ_PROLOGUE();

  serve_usart_irq(&UARTD8);

  OSAL_IRQ_EPILOGUE();
}
 8004bdc:	b009      	add	sp, #36	; 0x24
 8004bde:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8004be2:	f000 bed1 	b.w	8005988 <_port_irq_epilogue>
 8004be6:	2320      	movs	r3, #32
 8004be8:	f383 8811 	msr	BASEPRI, r3
 8004bec:	4807      	ldr	r0, [pc, #28]	; (8004c0c <Vector18C+0x158>)
 8004bee:	4621      	mov	r1, r4
 8004bf0:	f000 fc6a 	bl	80054c8 <chThdResumeI>
 8004bf4:	f384 8811 	msr	BASEPRI, r4
}
 8004bf8:	b009      	add	sp, #36	; 0x24
 8004bfa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8004bfe:	f000 bec3 	b.w	8005988 <_port_irq_epilogue>
 8004c02:	bf00      	nop
 8004c04:	20000c88 	.word	0x20000c88
 8004c08:	20000c94 	.word	0x20000c94
 8004c0c:	20000c98 	.word	0x20000c98

08004c10 <uart_lld_init>:
/**
 * @brief   Low level UART driver initialization.
 *
 * @notapi
 */
void uart_lld_init(void) {
 8004c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

#if STM32_UART_USE_USART1
  uartObjectInit(&UARTD1);
 8004c14:	4e0f      	ldr	r6, [pc, #60]	; (8004c54 <uart_lld_init+0x44>)
  UARTD5.dmarx   = NULL;
  UARTD5.dmatx   = NULL;
#endif

#if STM32_UART_USE_USART6
  uartObjectInit(&UARTD6);
 8004c16:	4f10      	ldr	r7, [pc, #64]	; (8004c58 <uart_lld_init+0x48>)
  UARTD7.dmarx   = NULL;
  UARTD7.dmatx   = NULL;
#endif

#if STM32_UART_USE_UART8
  uartObjectInit(&UARTD8);
 8004c18:	4d10      	ldr	r5, [pc, #64]	; (8004c5c <uart_lld_init+0x4c>)
  uartObjectInit(&UARTD1);
 8004c1a:	4630      	mov	r0, r6
 8004c1c:	f7fc fb1a 	bl	8001254 <uartObjectInit>
  UARTD1.dmarx   = NULL;
 8004c20:	2400      	movs	r4, #0
  UARTD1.usart   = USART1;
 8004c22:	4b0f      	ldr	r3, [pc, #60]	; (8004c60 <uart_lld_init+0x50>)
 8004c24:	6173      	str	r3, [r6, #20]
  UARTD1.dmamode = STM32_DMA_CR_DMEIE | STM32_DMA_CR_TEIE;
 8004c26:	f04f 0806 	mov.w	r8, #6
  uartObjectInit(&UARTD6);
 8004c2a:	4638      	mov	r0, r7
  UARTD1.dmarx   = NULL;
 8004c2c:	e9c6 8406 	strd	r8, r4, [r6, #24]
  UARTD1.dmatx   = NULL;
 8004c30:	6234      	str	r4, [r6, #32]
  uartObjectInit(&UARTD6);
 8004c32:	f7fc fb0f 	bl	8001254 <uartObjectInit>
  UARTD6.usart   = USART6;
 8004c36:	4b0b      	ldr	r3, [pc, #44]	; (8004c64 <uart_lld_init+0x54>)
 8004c38:	617b      	str	r3, [r7, #20]
  uartObjectInit(&UARTD8);
 8004c3a:	4628      	mov	r0, r5
  UARTD6.dmarx   = NULL;
 8004c3c:	61fc      	str	r4, [r7, #28]
  UARTD6.dmatx   = NULL;
 8004c3e:	623c      	str	r4, [r7, #32]
  uartObjectInit(&UARTD8);
 8004c40:	f7fc fb08 	bl	8001254 <uartObjectInit>
  UARTD8.usart   = UART8;
 8004c44:	4b08      	ldr	r3, [pc, #32]	; (8004c68 <uart_lld_init+0x58>)
  UARTD8.dmamode = STM32_DMA_CR_DMEIE | STM32_DMA_CR_TEIE;
  UARTD8.dmarx   = NULL;
  UARTD8.dmatx   = NULL;
 8004c46:	622c      	str	r4, [r5, #32]
  UARTD8.dmarx   = NULL;
 8004c48:	e9c5 8406 	strd	r8, r4, [r5, #24]
  UARTD8.usart   = UART8;
 8004c4c:	616b      	str	r3, [r5, #20]
#endif
}
 8004c4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c52:	bf00      	nop
 8004c54:	20000c38 	.word	0x20000c38
 8004c58:	20000c60 	.word	0x20000c60
 8004c5c:	20000c88 	.word	0x20000c88
 8004c60:	40011000 	.word	0x40011000
 8004c64:	40011400 	.word	0x40011400
 8004c68:	40007c00 	.word	0x40007c00

08004c6c <uart_lld_start>:
 *
 * @param[in] uartp     pointer to the @p UARTDriver object
 *
 * @notapi
 */
void uart_lld_start(UARTDriver *uartp) {
 8004c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  if (uartp->state == UART_STOP) {
 8004c6e:	7803      	ldrb	r3, [r0, #0]
 8004c70:	2b01      	cmp	r3, #1
void uart_lld_start(UARTDriver *uartp) {
 8004c72:	4604      	mov	r4, r0
  if (uartp->state == UART_STOP) {
 8004c74:	d071      	beq.n	8004d5a <uart_lld_start+0xee>
 8004c76:	e9d0 c707 	ldrd	ip, r7, [r0, #28]
 8004c7a:	6846      	ldr	r6, [r0, #4]
 8004c7c:	f8dc 2000 	ldr.w	r2, [ip]
 8004c80:	8b35      	ldrh	r5, [r6, #24]
 8004c82:	6838      	ldr	r0, [r7, #0]
 8004c84:	6961      	ldr	r1, [r4, #20]
  dmaStreamDisable(uartp->dmarx);
 8004c86:	6813      	ldr	r3, [r2, #0]
    dmaStreamSetPeripheral(uartp->dmarx, &uartp->usart->DR);
    dmaStreamSetPeripheral(uartp->dmatx, &uartp->usart->DR);
    uartp->rxbuf = 0;
  }

  uartp->rxstate = UART_RX_IDLE;
 8004c88:	f04f 0e00 	mov.w	lr, #0
  dmaStreamDisable(uartp->dmarx);
 8004c8c:	f023 031f 	bic.w	r3, r3, #31
  uartp->rxstate = UART_RX_IDLE;
 8004c90:	f884 e002 	strb.w	lr, [r4, #2]
  uartp->txstate = UART_TX_IDLE;
 8004c94:	f884 e001 	strb.w	lr, [r4, #1]
  dmaStreamDisable(uartp->dmarx);
 8004c98:	6013      	str	r3, [r2, #0]
 8004c9a:	6813      	ldr	r3, [r2, #0]
 8004c9c:	07db      	lsls	r3, r3, #31
 8004c9e:	d4fc      	bmi.n	8004c9a <uart_lld_start+0x2e>
 8004ca0:	f89c e009 	ldrb.w	lr, [ip, #9]
 8004ca4:	f8dc c004 	ldr.w	ip, [ip, #4]
 8004ca8:	233d      	movs	r3, #61	; 0x3d
 8004caa:	fa03 f30e 	lsl.w	r3, r3, lr
 8004cae:	f8cc 3000 	str.w	r3, [ip]
  dmaStreamDisable(uartp->dmatx);
 8004cb2:	6803      	ldr	r3, [r0, #0]
 8004cb4:	f023 031f 	bic.w	r3, r3, #31
 8004cb8:	6003      	str	r3, [r0, #0]
 8004cba:	6803      	ldr	r3, [r0, #0]
 8004cbc:	f013 0301 	ands.w	r3, r3, #1
 8004cc0:	d1fb      	bne.n	8004cba <uart_lld_start+0x4e>
 8004cc2:	f897 e009 	ldrb.w	lr, [r7, #9]
 8004cc6:	f8d7 c004 	ldr.w	ip, [r7, #4]
  if ((uartp->usart == USART1) || (uartp->usart == USART6))
 8004cca:	4f66      	ldr	r7, [pc, #408]	; (8004e64 <uart_lld_start+0x1f8>)
  dmaStreamDisable(uartp->dmatx);
 8004ccc:	203d      	movs	r0, #61	; 0x3d
 8004cce:	fa00 f00e 	lsl.w	r0, r0, lr
  if ((uartp->usart == USART1) || (uartp->usart == USART6))
 8004cd2:	42b9      	cmp	r1, r7
  dmaStreamDisable(uartp->dmatx);
 8004cd4:	f8cc 0000 	str.w	r0, [ip]
  uartp->usart->CR1 = 0;
 8004cd8:	60cb      	str	r3, [r1, #12]
  uartp->usart->CR2 = 0;
 8004cda:	610b      	str	r3, [r1, #16]
  uartp->usart->CR3 = 0;
 8004cdc:	614b      	str	r3, [r1, #20]
  if ((uartp->usart == USART1) || (uartp->usart == USART6))
 8004cde:	d02f      	beq.n	8004d40 <uart_lld_start+0xd4>
 8004ce0:	4861      	ldr	r0, [pc, #388]	; (8004e68 <uart_lld_start+0x1fc>)
 8004ce2:	6973      	ldr	r3, [r6, #20]
 8004ce4:	4281      	cmp	r1, r0
 8004ce6:	d02c      	beq.n	8004d42 <uart_lld_start+0xd6>
    fck = STM32_PCLK1 / uartp->config->speed;
 8004ce8:	4860      	ldr	r0, [pc, #384]	; (8004e6c <uart_lld_start+0x200>)
 8004cea:	fbb0 f3f3 	udiv	r3, r0, r3
  if (uartp->config->cr1 & USART_CR1_OVER8)
 8004cee:	0428      	lsls	r0, r5, #16
 8004cf0:	d42c      	bmi.n	8004d4c <uart_lld_start+0xe0>
  if (uartp->config->rxchar_cb == NULL)
 8004cf2:	68f0      	ldr	r0, [r6, #12]
  u->CR2 = uartp->config->cr2 | USART_CR2_LBDIE;
 8004cf4:	8b77      	ldrh	r7, [r6, #26]
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode | mode);
 8004cf6:	f8d4 c018 	ldr.w	ip, [r4, #24]
  u->CR3 = uartp->config->cr3 | USART_CR3_DMAT | USART_CR3_DMAR |
 8004cfa:	8bb6      	ldrh	r6, [r6, #28]
  u->BRR = fck;
 8004cfc:	608b      	str	r3, [r1, #8]
    mode = STM32_DMA_CR_DIR_P2M | STM32_DMA_CR_CIRC;
 8004cfe:	2800      	cmp	r0, #0
  u->SR = 0;
 8004d00:	f04f 0000 	mov.w	r0, #0
  (void)u->SR;  /* SR reset step 1.*/
 8004d04:	680b      	ldr	r3, [r1, #0]
  (void)u->DR;  /* SR reset step 2.*/
 8004d06:	684b      	ldr	r3, [r1, #4]
  u->SR = 0;
 8004d08:	6008      	str	r0, [r1, #0]
  u->CR1 = uartp->config->cr1 | cr1;
 8004d0a:	f445 5304 	orr.w	r3, r5, #8448	; 0x2100
    mode = STM32_DMA_CR_DIR_P2M | STM32_DMA_CR_CIRC;
 8004d0e:	bf14      	ite	ne
 8004d10:	f44f 7088 	movne.w	r0, #272	; 0x110
 8004d14:	f44f 7080 	moveq.w	r0, #256	; 0x100
  u->CR1 = uartp->config->cr1 | cr1;
 8004d18:	f043 030c 	orr.w	r3, r3, #12
  u->CR3 = uartp->config->cr3 | USART_CR3_DMAT | USART_CR3_DMAR |
 8004d1c:	f046 05c1 	orr.w	r5, r6, #193	; 0xc1
  u->CR2 = uartp->config->cr2 | USART_CR2_LBDIE;
 8004d20:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  dmaStreamSetTransactionSize(uartp->dmarx, 1);
 8004d24:	2601      	movs	r6, #1
  dmaStreamSetMemory0(uartp->dmarx, &uartp->rxbuf);
 8004d26:	3424      	adds	r4, #36	; 0x24
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode | mode);
 8004d28:	ea40 000c 	orr.w	r0, r0, ip
  u->CR2 = uartp->config->cr2 | USART_CR2_LBDIE;
 8004d2c:	610f      	str	r7, [r1, #16]
  u->CR3 = uartp->config->cr3 | USART_CR3_DMAT | USART_CR3_DMAR |
 8004d2e:	614d      	str	r5, [r1, #20]
  u->CR1 = uartp->config->cr1 | cr1;
 8004d30:	60cb      	str	r3, [r1, #12]
  dmaStreamSetMemory0(uartp->dmarx, &uartp->rxbuf);
 8004d32:	60d4      	str	r4, [r2, #12]
  dmaStreamSetTransactionSize(uartp->dmarx, 1);
 8004d34:	6056      	str	r6, [r2, #4]
  dmaStreamSetMode(uartp->dmarx, uartp->dmamode | mode);
 8004d36:	6010      	str	r0, [r2, #0]
  dmaStreamEnable(uartp->dmarx);
 8004d38:	6813      	ldr	r3, [r2, #0]
 8004d3a:	4333      	orrs	r3, r6
 8004d3c:	6013      	str	r3, [r2, #0]
  usart_start(uartp);
}
 8004d3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d40:	6973      	ldr	r3, [r6, #20]
    fck = STM32_PCLK2 / uartp->config->speed;
 8004d42:	484b      	ldr	r0, [pc, #300]	; (8004e70 <uart_lld_start+0x204>)
 8004d44:	fbb0 f3f3 	udiv	r3, r0, r3
  if (uartp->config->cr1 & USART_CR1_OVER8)
 8004d48:	0428      	lsls	r0, r5, #16
 8004d4a:	d5d2      	bpl.n	8004cf2 <uart_lld_start+0x86>
    fck = ((fck & ~7) * 2) | (fck & 7);
 8004d4c:	f023 0007 	bic.w	r0, r3, #7
 8004d50:	f003 0307 	and.w	r3, r3, #7
 8004d54:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
 8004d58:	e7cb      	b.n	8004cf2 <uart_lld_start+0x86>
    if (&UARTD1 == uartp) {
 8004d5a:	4b46      	ldr	r3, [pc, #280]	; (8004e74 <uart_lld_start+0x208>)
 8004d5c:	4298      	cmp	r0, r3
 8004d5e:	d060      	beq.n	8004e22 <uart_lld_start+0x1b6>
    if (&UARTD6 == uartp) {
 8004d60:	4b45      	ldr	r3, [pc, #276]	; (8004e78 <uart_lld_start+0x20c>)
 8004d62:	4298      	cmp	r0, r3
 8004d64:	d03c      	beq.n	8004de0 <uart_lld_start+0x174>
    if (&UARTD8 == uartp) {
 8004d66:	4b45      	ldr	r3, [pc, #276]	; (8004e7c <uart_lld_start+0x210>)
 8004d68:	4298      	cmp	r0, r3
 8004d6a:	d018      	beq.n	8004d9e <uart_lld_start+0x132>
    if ((uartp->config->cr1 & (USART_CR1_M | USART_CR1_PCE)) == USART_CR1_M)
 8004d6c:	6866      	ldr	r6, [r4, #4]
 8004d6e:	8b35      	ldrh	r5, [r6, #24]
 8004d70:	f405 53a0 	and.w	r3, r5, #5120	; 0x1400
 8004d74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d78:	d103      	bne.n	8004d82 <uart_lld_start+0x116>
      uartp->dmamode |= STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8004d7a:	69a3      	ldr	r3, [r4, #24]
 8004d7c:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8004d80:	61a3      	str	r3, [r4, #24]
    dmaStreamSetPeripheral(uartp->dmatx, &uartp->usart->DR);
 8004d82:	e9d4 c707 	ldrd	ip, r7, [r4, #28]
    dmaStreamSetPeripheral(uartp->dmarx, &uartp->usart->DR);
 8004d86:	6961      	ldr	r1, [r4, #20]
 8004d88:	f8dc 2000 	ldr.w	r2, [ip]
    dmaStreamSetPeripheral(uartp->dmatx, &uartp->usart->DR);
 8004d8c:	6838      	ldr	r0, [r7, #0]
    dmaStreamSetPeripheral(uartp->dmarx, &uartp->usart->DR);
 8004d8e:	1d0b      	adds	r3, r1, #4
    uartp->rxbuf = 0;
 8004d90:	f04f 0e00 	mov.w	lr, #0
    dmaStreamSetPeripheral(uartp->dmarx, &uartp->usart->DR);
 8004d94:	6093      	str	r3, [r2, #8]
    dmaStreamSetPeripheral(uartp->dmatx, &uartp->usart->DR);
 8004d96:	6083      	str	r3, [r0, #8]
    uartp->rxbuf = 0;
 8004d98:	f8a4 e024 	strh.w	lr, [r4, #36]	; 0x24
 8004d9c:	e773      	b.n	8004c86 <uart_lld_start+0x1a>
      uartp->dmarx = dmaStreamAllocI(STM32_UART_UART8_RX_DMA_STREAM,
 8004d9e:	4603      	mov	r3, r0
 8004da0:	4a37      	ldr	r2, [pc, #220]	; (8004e80 <uart_lld_start+0x214>)
 8004da2:	210c      	movs	r1, #12
 8004da4:	2006      	movs	r0, #6
 8004da6:	f7fd fcbd 	bl	8002724 <dmaStreamAllocI>
      uartp->dmatx = dmaStreamAllocI(STM32_UART_UART8_TX_DMA_STREAM,
 8004daa:	4623      	mov	r3, r4
      uartp->dmarx = dmaStreamAllocI(STM32_UART_UART8_RX_DMA_STREAM,
 8004dac:	61e0      	str	r0, [r4, #28]
      uartp->dmatx = dmaStreamAllocI(STM32_UART_UART8_TX_DMA_STREAM,
 8004dae:	4a35      	ldr	r2, [pc, #212]	; (8004e84 <uart_lld_start+0x218>)
 8004db0:	210c      	movs	r1, #12
 8004db2:	2000      	movs	r0, #0
 8004db4:	f7fd fcb6 	bl	8002724 <dmaStreamAllocI>
      rccEnableUART8(true);
 8004db8:	4b33      	ldr	r3, [pc, #204]	; (8004e88 <uart_lld_start+0x21c>)
      uartp->dmatx = dmaStreamAllocI(STM32_UART_UART8_TX_DMA_STREAM,
 8004dba:	6220      	str	r0, [r4, #32]
      rccEnableUART8(true);
 8004dbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004dbe:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004dc2:	641a      	str	r2, [r3, #64]	; 0x40
 8004dc4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004dc6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004dca:	661a      	str	r2, [r3, #96]	; 0x60
      nvicEnableVector(STM32_UART8_NUMBER, STM32_UART_UART8_IRQ_PRIORITY);
 8004dcc:	210c      	movs	r1, #12
 8004dce:	2053      	movs	r0, #83	; 0x53
      rccEnableUART8(true);
 8004dd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
      nvicEnableVector(STM32_UART8_NUMBER, STM32_UART_UART8_IRQ_PRIORITY);
 8004dd2:	f7fc fd57 	bl	8001884 <nvicEnableVector>
      uartp->dmamode |= STM32_DMA_CR_CHSEL(UART8_RX_DMA_CHANNEL) |
 8004dd6:	69a3      	ldr	r3, [r4, #24]
 8004dd8:	f043 6320 	orr.w	r3, r3, #167772160	; 0xa000000
 8004ddc:	61a3      	str	r3, [r4, #24]
 8004dde:	e7c5      	b.n	8004d6c <uart_lld_start+0x100>
      uartp->dmarx = dmaStreamAllocI(STM32_UART_USART6_RX_DMA_STREAM,
 8004de0:	4603      	mov	r3, r0
 8004de2:	4a27      	ldr	r2, [pc, #156]	; (8004e80 <uart_lld_start+0x214>)
 8004de4:	210c      	movs	r1, #12
 8004de6:	2009      	movs	r0, #9
 8004de8:	f7fd fc9c 	bl	8002724 <dmaStreamAllocI>
      uartp->dmatx = dmaStreamAllocI(STM32_UART_USART6_TX_DMA_STREAM,
 8004dec:	4623      	mov	r3, r4
      uartp->dmarx = dmaStreamAllocI(STM32_UART_USART6_RX_DMA_STREAM,
 8004dee:	61e0      	str	r0, [r4, #28]
      uartp->dmatx = dmaStreamAllocI(STM32_UART_USART6_TX_DMA_STREAM,
 8004df0:	4a24      	ldr	r2, [pc, #144]	; (8004e84 <uart_lld_start+0x218>)
 8004df2:	210c      	movs	r1, #12
 8004df4:	200f      	movs	r0, #15
 8004df6:	f7fd fc95 	bl	8002724 <dmaStreamAllocI>
      rccEnableUSART6(true);
 8004dfa:	4b23      	ldr	r3, [pc, #140]	; (8004e88 <uart_lld_start+0x21c>)
      uartp->dmatx = dmaStreamAllocI(STM32_UART_USART6_TX_DMA_STREAM,
 8004dfc:	6220      	str	r0, [r4, #32]
      rccEnableUSART6(true);
 8004dfe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e00:	f042 0220 	orr.w	r2, r2, #32
 8004e04:	645a      	str	r2, [r3, #68]	; 0x44
 8004e06:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004e08:	f042 0220 	orr.w	r2, r2, #32
 8004e0c:	665a      	str	r2, [r3, #100]	; 0x64
      nvicEnableVector(STM32_USART6_NUMBER, STM32_UART_USART6_IRQ_PRIORITY);
 8004e0e:	210c      	movs	r1, #12
 8004e10:	2047      	movs	r0, #71	; 0x47
      rccEnableUSART6(true);
 8004e12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
      nvicEnableVector(STM32_USART6_NUMBER, STM32_UART_USART6_IRQ_PRIORITY);
 8004e14:	f7fc fd36 	bl	8001884 <nvicEnableVector>
      uartp->dmamode |= STM32_DMA_CR_CHSEL(USART6_RX_DMA_CHANNEL) |
 8004e18:	69a3      	ldr	r3, [r4, #24]
 8004e1a:	f043 6320 	orr.w	r3, r3, #167772160	; 0xa000000
 8004e1e:	61a3      	str	r3, [r4, #24]
 8004e20:	e7a4      	b.n	8004d6c <uart_lld_start+0x100>
      uartp->dmarx = dmaStreamAllocI(STM32_UART_USART1_RX_DMA_STREAM,
 8004e22:	4603      	mov	r3, r0
 8004e24:	4a16      	ldr	r2, [pc, #88]	; (8004e80 <uart_lld_start+0x214>)
 8004e26:	210c      	movs	r1, #12
 8004e28:	200a      	movs	r0, #10
 8004e2a:	f7fd fc7b 	bl	8002724 <dmaStreamAllocI>
      uartp->dmatx = dmaStreamAllocI(STM32_UART_USART1_TX_DMA_STREAM,
 8004e2e:	4623      	mov	r3, r4
      uartp->dmarx = dmaStreamAllocI(STM32_UART_USART1_RX_DMA_STREAM,
 8004e30:	61e0      	str	r0, [r4, #28]
      uartp->dmatx = dmaStreamAllocI(STM32_UART_USART1_TX_DMA_STREAM,
 8004e32:	4a14      	ldr	r2, [pc, #80]	; (8004e84 <uart_lld_start+0x218>)
 8004e34:	210c      	movs	r1, #12
 8004e36:	200f      	movs	r0, #15
 8004e38:	f7fd fc74 	bl	8002724 <dmaStreamAllocI>
      rccEnableUSART1(true);
 8004e3c:	4b12      	ldr	r3, [pc, #72]	; (8004e88 <uart_lld_start+0x21c>)
      uartp->dmatx = dmaStreamAllocI(STM32_UART_USART1_TX_DMA_STREAM,
 8004e3e:	6220      	str	r0, [r4, #32]
      rccEnableUSART1(true);
 8004e40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e42:	f042 0210 	orr.w	r2, r2, #16
 8004e46:	645a      	str	r2, [r3, #68]	; 0x44
 8004e48:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004e4a:	f042 0210 	orr.w	r2, r2, #16
 8004e4e:	665a      	str	r2, [r3, #100]	; 0x64
      nvicEnableVector(STM32_USART1_NUMBER, STM32_UART_USART1_IRQ_PRIORITY);
 8004e50:	210c      	movs	r1, #12
 8004e52:	2025      	movs	r0, #37	; 0x25
      rccEnableUSART1(true);
 8004e54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
      nvicEnableVector(STM32_USART1_NUMBER, STM32_UART_USART1_IRQ_PRIORITY);
 8004e56:	f7fc fd15 	bl	8001884 <nvicEnableVector>
      uartp->dmamode |= STM32_DMA_CR_CHSEL(USART1_RX_DMA_CHANNEL) |
 8004e5a:	69a3      	ldr	r3, [r4, #24]
 8004e5c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004e60:	61a3      	str	r3, [r4, #24]
 8004e62:	e783      	b.n	8004d6c <uart_lld_start+0x100>
 8004e64:	40011000 	.word	0x40011000
 8004e68:	40011400 	.word	0x40011400
 8004e6c:	0280de80 	.word	0x0280de80
 8004e70:	0501bd00 	.word	0x0501bd00
 8004e74:	20000c38 	.word	0x20000c38
 8004e78:	20000c60 	.word	0x20000c60
 8004e7c:	20000c88 	.word	0x20000c88
 8004e80:	08004759 	.word	0x08004759
 8004e84:	080046ed 	.word	0x080046ed
 8004e88:	40023800 	.word	0x40023800

08004e8c <_idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void _idle_thread(void *p) {
 8004e8c:	e7fe      	b.n	8004e8c <_idle_thread>
 8004e8e:	bf00      	nop

08004e90 <chSysInit>:
 * @post    The main thread is created with priority @p NORMALPRIO and
 *          interrupts are enabled.
 *
 * @special
 */
void chSysInit(void) {
 8004e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  
  static volatile bool started = false;
  if(started)
 8004e92:	4c20      	ldr	r4, [pc, #128]	; (8004f14 <chSysInit+0x84>)
 8004e94:	7823      	ldrb	r3, [r4, #0]
 8004e96:	b103      	cbz	r3, 8004e9a <chSysInit+0xa>
       mode compatible with the system status.*/
    (void) chThdCreate(&idle_descriptor);
  }
#endif
  started = true;
}
 8004e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e9a:	f003 05ff 	and.w	r5, r3, #255	; 0xff
  _scheduler_init();
 8004e9e:	f000 f95b 	bl	8005158 <_scheduler_init>
  _vt_init();
 8004ea2:	f000 f897 	bl	8004fd4 <_vt_init>
  _tm_init();
 8004ea6:	f000 fb77 	bl	8005598 <_tm_init>
  _core_init();
 8004eaa:	f000 fc8f 	bl	80057cc <_core_init>
  _heap_init();
 8004eae:	f000 fcd5 	bl	800585c <_heap_init>
  _factory_init();
 8004eb2:	f000 fd2d 	bl	8005910 <_factory_init>
  currp = _thread_init(&ch.mainthread, (const char *)&ch_debug, NORMALPRIO);
 8004eb6:	2280      	movs	r2, #128	; 0x80
 8004eb8:	4917      	ldr	r1, [pc, #92]	; (8004f18 <chSysInit+0x88>)
 8004eba:	4818      	ldr	r0, [pc, #96]	; (8004f1c <chSysInit+0x8c>)
 8004ebc:	f000 fa36 	bl	800532c <_thread_init>
  currp->state = CH_STATE_CURRENT;
 8004ec0:	2601      	movs	r6, #1
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ec2:	4b17      	ldr	r3, [pc, #92]	; (8004f20 <chSysInit+0x90>)
 8004ec4:	f880 6020 	strb.w	r6, [r0, #32]
 8004ec8:	68d9      	ldr	r1, [r3, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8004eca:	4a16      	ldr	r2, [pc, #88]	; (8004f24 <chSysInit+0x94>)
  currp->wabase = NULL;
 8004ecc:	61c5      	str	r5, [r0, #28]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ece:	f64f 07ff 	movw	r7, #63743	; 0xf8ff
 8004ed2:	4039      	ands	r1, r7

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8004ed4:	f107 4760 	add.w	r7, r7, #3758096384	; 0xe0000000
  reg_value  =  (reg_value                                   |
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	f6a7 370f 	subw	r7, r7, #2831	; 0xb0f
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 8004ede:	60da      	str	r2, [r3, #12]
 8004ee0:	68fa      	ldr	r2, [r7, #12]
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8004ee2:	4911      	ldr	r1, [pc, #68]	; (8004f28 <chSysInit+0x98>)
  currp = _thread_init(&ch.mainthread, (const char *)&ch_debug, NORMALPRIO);
 8004ee4:	f8df c048 	ldr.w	ip, [pc, #72]	; 8004f30 <chSysInit+0xa0>
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8004ee8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004eec:	60fa      	str	r2, [r7, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8004eee:	680a      	ldr	r2, [r1, #0]
 8004ef0:	f8cc 0018 	str.w	r0, [ip, #24]
 8004ef4:	4332      	orrs	r2, r6
 8004ef6:	600a      	str	r2, [r1, #0]
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ef8:	2010      	movs	r0, #16
 8004efa:	2220      	movs	r2, #32
 8004efc:	77d8      	strb	r0, [r3, #31]
 8004efe:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8004f02:	f385 8811 	msr	BASEPRI, r5
  __ASM volatile ("cpsie i" : : : "memory");
 8004f06:	b662      	cpsie	i
    (void) chThdCreate(&idle_descriptor);
 8004f08:	4808      	ldr	r0, [pc, #32]	; (8004f2c <chSysInit+0x9c>)
 8004f0a:	f000 fa2d 	bl	8005368 <chThdCreate>
  started = true;
 8004f0e:	7026      	strb	r6, [r4, #0]
}
 8004f10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f12:	bf00      	nop
 8004f14:	20000e10 	.word	0x20000e10
 8004f18:	08006768 	.word	0x08006768
 8004f1c:	20000e44 	.word	0x20000e44
 8004f20:	e000ed00 	.word	0xe000ed00
 8004f24:	05fa0300 	.word	0x05fa0300
 8004f28:	e0001000 	.word	0xe0001000
 8004f2c:	08006740 	.word	0x08006740
 8004f30:	20000e14 	.word	0x20000e14

08004f34 <chSysHalt>:
  __ASM volatile ("cpsid i" : : : "memory");
 8004f34:	b672      	cpsid	i

  /* Logging the event.*/
  _trace_halt(reason);

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 8004f36:	4b01      	ldr	r3, [pc, #4]	; (8004f3c <chSysHalt+0x8>)
 8004f38:	62d8      	str	r0, [r3, #44]	; 0x2c
 8004f3a:	e7fe      	b.n	8004f3a <chSysHalt+0x6>
 8004f3c:	20000e14 	.word	0x20000e14

08004f40 <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 8004f40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  virtual_timer_t *vtp;
  systime_t now;
  sysinterval_t delta, nowdelta;

  /* Looping through timers.*/
  vtp = ch.vtlist.next;
 8004f44:	4d1d      	ldr	r5, [pc, #116]	; (8004fbc <chSysTimerHandlerI+0x7c>)
 8004f46:	46aa      	mov	sl, r5
  return (systime_t)STM32_ST_TIM->CNT;
 8004f48:	f04f 4880 	mov.w	r8, #1073741824	; 0x40000000
 8004f4c:	f85a 4f1c 	ldr.w	r4, [sl, #28]!
 8004f50:	68a3      	ldr	r3, [r4, #8]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004f52:	2720      	movs	r7, #32
 8004f54:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
  while (true) {

    /* Getting the system time as reference.*/
    now = chVTGetSystemTimeX();
    nowdelta = chTimeDiffX(ch.vtlist.lasttime, now);
 8004f58:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8004f5a:	eba0 0902 	sub.w	r9, r0, r2

    /* The list scan is limited by the timers header having
       "ch.vtlist.vt_delta == (sysinterval_t)-1" which is
       greater than all deltas.*/
    if (nowdelta < vtp->delta) {
 8004f5e:	4599      	cmp	r9, r3
 8004f60:	d31c      	bcc.n	8004f9c <chSysTimerHandlerI+0x5c>
      nowdelta -= vtp->delta;

      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
      ch.vtlist.next = vtp->next;
      fn = vtp->func;
      vtp->func = NULL;
 8004f62:	2600      	movs	r6, #0
 8004f64:	e00a      	b.n	8004f7c <chSysTimerHandlerI+0x3c>
 8004f66:	f386 8811 	msr	BASEPRI, r6
        port_timer_stop_alarm();
      }

      /* The callback is invoked outside the kernel critical zone.*/
      chSysUnlockFromISR();
      fn(vtp->par);
 8004f6a:	6920      	ldr	r0, [r4, #16]
 8004f6c:	47d8      	blx	fp
 8004f6e:	f387 8811 	msr	BASEPRI, r7
      chSysLockFromISR();

      /* Next element in the list.*/
      vtp = ch.vtlist.next;
 8004f72:	69ec      	ldr	r4, [r5, #28]
    }
    while (vtp->delta <= nowdelta);
 8004f74:	68a3      	ldr	r3, [r4, #8]
 8004f76:	4599      	cmp	r9, r3
 8004f78:	d3ec      	bcc.n	8004f54 <chSysTimerHandlerI+0x14>
 8004f7a:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
 8004f7c:	6821      	ldr	r1, [r4, #0]
      fn = vtp->func;
 8004f7e:	f8d4 b00c 	ldr.w	fp, [r4, #12]
      ch.vtlist.lasttime += vtp->delta;
 8004f82:	441a      	add	r2, r3
      if (ch.vtlist.next == (virtual_timer_t *)&ch.vtlist) {
 8004f84:	4551      	cmp	r1, sl
      ch.vtlist.lasttime += vtp->delta;
 8004f86:	62aa      	str	r2, [r5, #40]	; 0x28
      nowdelta -= vtp->delta;
 8004f88:	eba9 0903 	sub.w	r9, r9, r3
      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
 8004f8c:	f8c1 a004 	str.w	sl, [r1, #4]
      ch.vtlist.next = vtp->next;
 8004f90:	61e9      	str	r1, [r5, #28]
      vtp->func = NULL;
 8004f92:	60e6      	str	r6, [r4, #12]
      if (ch.vtlist.next == (virtual_timer_t *)&ch.vtlist) {
 8004f94:	d1e7      	bne.n	8004f66 <chSysTimerHandlerI+0x26>
 *
 * @notapi
 */
static inline void port_timer_stop_alarm(void) {

  stStopAlarm();
 8004f96:	f7fb fb2b 	bl	80005f0 <stStopAlarm>
 8004f9a:	e7e4      	b.n	8004f66 <chSysTimerHandlerI+0x26>
  }

  /* if the list is empty, nothing else to do.*/
  if (ch.vtlist.next == (virtual_timer_t *)&ch.vtlist) {
 8004f9c:	4554      	cmp	r4, sl
 8004f9e:	d00b      	beq.n	8004fb8 <chSysTimerHandlerI+0x78>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  ch.vtlist.lasttime += nowdelta;
  ch.vtlist.next->delta -= nowdelta;
 8004fa0:	eba3 0309 	sub.w	r3, r3, r9
  ch.vtlist.lasttime += nowdelta;
 8004fa4:	62a8      	str	r0, [r5, #40]	; 0x28
 *
 * @notapi
 */
static inline void port_timer_set_alarm(systime_t time) {

  stSetAlarm(time);
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	bf2c      	ite	cs
 8004faa:	18c0      	addcs	r0, r0, r3
 8004fac:	3002      	addcc	r0, #2
  ch.vtlist.next->delta -= nowdelta;
 8004fae:	60a3      	str	r3, [r4, #8]
#if CH_DBG_THREADS_PROFILING == TRUE
  currp->time++;
#endif
  chVTDoTickI();
  CH_CFG_SYSTEM_TICK_HOOK();
}
 8004fb0:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fb4:	f7fb bb22 	b.w	80005fc <stSetAlarm>
 8004fb8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fbc:	20000e14 	.word	0x20000e14

08004fc0 <chSysPolledDelayX>:
 *
 * @return              The realtime counter value.
 */
static inline rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8004fc0:	4a03      	ldr	r2, [pc, #12]	; (8004fd0 <chSysPolledDelayX+0x10>)
 8004fc2:	6851      	ldr	r1, [r2, #4]
 8004fc4:	6853      	ldr	r3, [r2, #4]
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {

  return (bool)((cnt - start) < (end - start));
 8004fc6:	1a5b      	subs	r3, r3, r1
 */
void chSysPolledDelayX(rtcnt_t cycles) {
  rtcnt_t start = chSysGetRealtimeCounterX();
  rtcnt_t end  = start + cycles;

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 8004fc8:	4298      	cmp	r0, r3
 8004fca:	d8fb      	bhi.n	8004fc4 <chSysPolledDelayX+0x4>
  }
}
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	e0001000 	.word	0xe0001000

08004fd4 <_vt_init>:
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.next = (virtual_timer_t *)&ch.vtlist;
 8004fd4:	4b05      	ldr	r3, [pc, #20]	; (8004fec <_vt_init+0x18>)
  ch.vtlist.prev = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.delta = (sysinterval_t)-1;
 8004fd6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  ch.vtlist.lasttime = (systime_t)0;
 8004fda:	2100      	movs	r1, #0
  ch.vtlist.next = (virtual_timer_t *)&ch.vtlist;
 8004fdc:	f103 021c 	add.w	r2, r3, #28
  ch.vtlist.lasttime = (systime_t)0;
 8004fe0:	e9c3 0109 	strd	r0, r1, [r3, #36]	; 0x24
  ch.vtlist.prev = (virtual_timer_t *)&ch.vtlist;
 8004fe4:	e9c3 2207 	strd	r2, r2, [r3, #28]
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	20000e14 	.word	0x20000e14

08004ff0 <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
                vtfunc_t vtfunc, void *par) {
 8004ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (delay < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
      delay = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 8004ff2:	4f1f      	ldr	r7, [pc, #124]	; (8005070 <chVTDoSetI+0x80>)
 8004ff4:	46bc      	mov	ip, r7
 8004ff6:	2902      	cmp	r1, #2
 8004ff8:	f85c 5f1c 	ldr.w	r5, [ip, #28]!
  vtp->par = par;
 8004ffc:	6103      	str	r3, [r0, #16]
 8004ffe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005002:	bf38      	it	cc
 8005004:	2102      	movcc	r1, #2
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 8005006:	4565      	cmp	r5, ip
                vtfunc_t vtfunc, void *par) {
 8005008:	4606      	mov	r6, r0
  vtp->func = vtfunc;
 800500a:	60c2      	str	r2, [r0, #12]
 800500c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 800500e:	d01e      	beq.n	800504e <chVTDoSetI+0x5e>
    /* Pointer to the first element in the delta list, which is non-empty.*/
    p = ch.vtlist.next;

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'now'.*/
    delta = chTimeDiffX(ch.vtlist.lasttime, now) + delay;
 8005010:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005012:	68ab      	ldr	r3, [r5, #8]
 8005014:	1a24      	subs	r4, r4, r0
 8005016:	1864      	adds	r4, r4, r1

    if (delta < chTimeDiffX(ch.vtlist.lasttime, now)) {
 8005018:	d215      	bcs.n	8005046 <chVTDoSetI+0x56>
         requires a special handling. We need to skip the first element and
         adjust the delta to wrap back in the previous numeric range.*/
      delta -= p->delta;
      p = p->next;
    }
    else if (delta < p->delta) {
 800501a:	429c      	cmp	r4, r3
 800501c:	d322      	bcc.n	8005064 <chVTDoSetI+0x74>
  p = ch.vtlist.next;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  while (p->delta < delta) {
 800501e:	42a3      	cmp	r3, r4
 8005020:	d204      	bcs.n	800502c <chVTDoSetI+0x3c>
    /* Debug assert if the timer is already in the list.*/
    chDbgAssert(p != vtp, "timer already armed");

    delta -= p->delta;
    p = p->next;
 8005022:	682d      	ldr	r5, [r5, #0]
    delta -= p->delta;
 8005024:	1ae4      	subs	r4, r4, r3
  while (p->delta < delta) {
 8005026:	68ab      	ldr	r3, [r5, #8]
 8005028:	42a3      	cmp	r3, r4
 800502a:	d3fa      	bcc.n	8005022 <chVTDoSetI+0x32>
  }

  /* The timer is inserted in the delta list.*/
  vtp->next = p;
  vtp->prev = vtp->next->prev;
 800502c:	686b      	ldr	r3, [r5, #4]
 800502e:	e9c6 5300 	strd	r5, r3, [r6]
  vtp->prev->next = vtp;
 8005032:	601e      	str	r6, [r3, #0]
  p->prev = vtp;
 8005034:	606e      	str	r6, [r5, #4]
  vtp->delta = delta;
 8005036:	60b4      	str	r4, [r6, #8]

  /* Calculate new delta for the following entry.*/
  p->delta -= delta;
 8005038:	68ab      	ldr	r3, [r5, #8]

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/
  ch.vtlist.delta = (sysinterval_t)-1;
 800503a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  p->delta -= delta;
 800503e:	1b1c      	subs	r4, r3, r4
 8005040:	60ac      	str	r4, [r5, #8]
  ch.vtlist.delta = (sysinterval_t)-1;
 8005042:	627a      	str	r2, [r7, #36]	; 0x24
}
 8005044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      p = p->next;
 8005046:	682d      	ldr	r5, [r5, #0]
      delta -= p->delta;
 8005048:	1ae4      	subs	r4, r4, r3
 800504a:	68ab      	ldr	r3, [r5, #8]
 800504c:	e7e7      	b.n	800501e <chVTDoSetI+0x2e>
      ch.vtlist.prev = vtp;
 800504e:	e9c7 0007 	strd	r0, r0, [r7, #28]
      ch.vtlist.lasttime = now;
 8005052:	62bc      	str	r4, [r7, #40]	; 0x28
  stStartAlarm(time);
 8005054:	1860      	adds	r0, r4, r1
      vtp->prev = (virtual_timer_t *)&ch.vtlist;
 8005056:	e9c6 5500 	strd	r5, r5, [r6]
      vtp->delta = delay;
 800505a:	60b1      	str	r1, [r6, #8]
}
 800505c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005060:	f7fb babe 	b.w	80005e0 <stStartAlarm>
  stSetAlarm(time);
 8005064:	4420      	add	r0, r4
 8005066:	f7fb fac9 	bl	80005fc <stSetAlarm>
 800506a:	68ab      	ldr	r3, [r5, #8]
 800506c:	e7d7      	b.n	800501e <chVTDoSetI+0x2e>
 800506e:	bf00      	nop
 8005070:	20000e14 	.word	0x20000e14

08005074 <chVTDoResetI>:
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (ch.vtlist.next != vtp) {
 8005074:	4b1b      	ldr	r3, [pc, #108]	; (80050e4 <chVTDoResetI+0x70>)
 8005076:	69da      	ldr	r2, [r3, #28]
 8005078:	4282      	cmp	r2, r0
void chVTDoResetI(virtual_timer_t *vtp) {
 800507a:	b410      	push	{r4}
  if (ch.vtlist.next != vtp) {
 800507c:	d010      	beq.n	80050a0 <chVTDoResetI+0x2c>
    /* Removing the element from the delta list.*/
    vtp->prev->next = vtp->next;
 800507e:	e9d0 2100 	ldrd	r2, r1, [r0]
 8005082:	600a      	str	r2, [r1, #0]
    vtp->next->prev = vtp->prev;
 8005084:	6802      	ldr	r2, [r0, #0]
    vtp->func = NULL;

    /* Adding delta to the next element, if it is not the last one.*/
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->next)
 8005086:	331c      	adds	r3, #28
    vtp->func = NULL;
 8005088:	2400      	movs	r4, #0
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->next)
 800508a:	429a      	cmp	r2, r3
    vtp->next->prev = vtp->prev;
 800508c:	6051      	str	r1, [r2, #4]
    vtp->func = NULL;
 800508e:	60c4      	str	r4, [r0, #12]
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->next)
 8005090:	d003      	beq.n	800509a <chVTDoResetI+0x26>
      vtp->next->delta += vtp->delta;
 8005092:	6881      	ldr	r1, [r0, #8]
 8005094:	6893      	ldr	r3, [r2, #8]
 8005096:	440b      	add	r3, r1
 8005098:	6093      	str	r3, [r2, #8]
    }
#endif
  }
  port_timer_set_alarm(chTimeAddX(ch.vtlist.lasttime, delta));
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 800509a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800509e:	4770      	bx	lr
  ch.vtlist.next = vtp->next;
 80050a0:	4618      	mov	r0, r3
 80050a2:	6811      	ldr	r1, [r2, #0]
 80050a4:	f840 1f1c 	str.w	r1, [r0, #28]!
  vtp->func = NULL;
 80050a8:	2400      	movs	r4, #0
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 80050aa:	4281      	cmp	r1, r0
  ch.vtlist.next->prev = (virtual_timer_t *)&ch.vtlist;
 80050ac:	6048      	str	r0, [r1, #4]
  vtp->func = NULL;
 80050ae:	60d4      	str	r4, [r2, #12]
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 80050b0:	d013      	beq.n	80050da <chVTDoResetI+0x66>
  ch.vtlist.next->delta += vtp->delta;
 80050b2:	6894      	ldr	r4, [r2, #8]
 80050b4:	688a      	ldr	r2, [r1, #8]
  nowdelta = chTimeDiffX(ch.vtlist.lasttime, chVTGetSystemTimeX());
 80050b6:	6a98      	ldr	r0, [r3, #40]	; 0x28
  ch.vtlist.next->delta += vtp->delta;
 80050b8:	4414      	add	r4, r2
 80050ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80050be:	608c      	str	r4, [r1, #8]
 80050c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80050c2:	1a12      	subs	r2, r2, r0
  if (nowdelta >= ch.vtlist.next->delta) {
 80050c4:	4294      	cmp	r4, r2
 80050c6:	d9e8      	bls.n	800509a <chVTDoResetI+0x26>
  delta = ch.vtlist.next->delta - nowdelta;
 80050c8:	1aa1      	subs	r1, r4, r2
  if (delta < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
 80050ca:	2901      	cmp	r1, #1
    delta = nowdelta + (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 80050cc:	bf98      	it	ls
 80050ce:	1c94      	addls	r4, r2, #2
 80050d0:	4420      	add	r0, r4
}
 80050d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80050d6:	f7fb ba91 	b.w	80005fc <stSetAlarm>
 80050da:	f85d 4b04 	ldr.w	r4, [sp], #4
  stStopAlarm();
 80050de:	f7fb ba87 	b.w	80005f0 <stStopAlarm>
 80050e2:	bf00      	nop
 80050e4:	20000e14 	.word	0x20000e14

080050e8 <wakeup>:
 80050e8:	2320      	movs	r3, #32
 80050ea:	f383 8811 	msr	BASEPRI, r3
 */
static void wakeup(void *p) {
  thread_t *tp = (thread_t *)p;

  chSysLockFromISR();
  switch (tp->state) {
 80050ee:	f890 3020 	ldrb.w	r3, [r0, #32]
 80050f2:	2b07      	cmp	r3, #7
 80050f4:	d80e      	bhi.n	8005114 <wakeup+0x2c>
 80050f6:	e8df f003 	tbb	[pc, r3]
 80050fa:	0d29      	.short	0x0d29
 80050fc:	0408250d 	.word	0x0408250d
 8005100:	080d      	.short	0x080d
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 8005102:	6a42      	ldr	r2, [r0, #36]	; 0x24
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
 8005104:	6893      	ldr	r3, [r2, #8]
 8005106:	3301      	adds	r3, #1
 8005108:	6093      	str	r3, [r2, #8]
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->queue.prev->queue.next = tp->queue.next;
 800510a:	e9d0 2300 	ldrd	r2, r3, [r0]
 800510e:	601a      	str	r2, [r3, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
 8005110:	6802      	ldr	r2, [r0, #0]
 8005112:	6053      	str	r3, [r2, #4]
static void wakeup(void *p) {
 8005114:	b410      	push	{r4}
  tp->state = CH_STATE_READY;
 8005116:	2200      	movs	r2, #0
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->u.rdymsg = MSG_TIMEOUT;
 8005118:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
  } while (cp->prio >= tp->prio);
 800511c:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.queue;
 800511e:	4b0d      	ldr	r3, [pc, #52]	; (8005154 <wakeup+0x6c>)
  tp->u.rdymsg = MSG_TIMEOUT;
 8005120:	6244      	str	r4, [r0, #36]	; 0x24
  tp->state = CH_STATE_READY;
 8005122:	f880 2020 	strb.w	r2, [r0, #32]
    cp = cp->queue.next;
 8005126:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
 8005128:	689a      	ldr	r2, [r3, #8]
 800512a:	428a      	cmp	r2, r1
 800512c:	d2fb      	bcs.n	8005126 <wakeup+0x3e>
  tp->queue.prev             = cp->queue.prev;
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	2100      	movs	r1, #0
 8005132:	e9c0 3200 	strd	r3, r2, [r0]
  tp->queue.prev->queue.next = tp;
 8005136:	6010      	str	r0, [r2, #0]
  cp->queue.prev             = tp;
 8005138:	6058      	str	r0, [r3, #4]
 800513a:	f381 8811 	msr	BASEPRI, r1
  (void) chSchReadyI(tp);
  chSysUnlockFromISR();
}
 800513e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005142:	4770      	bx	lr
    *tp->u.wttrp = NULL;
 8005144:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005146:	2200      	movs	r2, #0
 8005148:	601a      	str	r2, [r3, #0]
    break;
 800514a:	e7e3      	b.n	8005114 <wakeup+0x2c>
 800514c:	2300      	movs	r3, #0
 800514e:	f383 8811 	msr	BASEPRI, r3
 8005152:	4770      	bx	lr
 8005154:	20000e14 	.word	0x20000e14

08005158 <_scheduler_init>:
  tqp->next = (thread_t *)tqp;
 8005158:	4b03      	ldr	r3, [pc, #12]	; (8005168 <_scheduler_init+0x10>)
  ch.rlist.prio = NOPRIO;
 800515a:	2200      	movs	r2, #0
  tqp->prev = (thread_t *)tqp;
 800515c:	e9c3 3300 	strd	r3, r3, [r3]
  ch.rlist.older = (thread_t *)&ch.rlist;
 8005160:	e9c3 3304 	strd	r3, r3, [r3, #16]
  ch.rlist.prio = NOPRIO;
 8005164:	609a      	str	r2, [r3, #8]
}
 8005166:	4770      	bx	lr
 8005168:	20000e14 	.word	0x20000e14

0800516c <chSchReadyI>:
thread_t *chSchReadyI(thread_t *tp) {
 800516c:	4601      	mov	r1, r0
  tp->state = CH_STATE_READY;
 800516e:	2200      	movs	r2, #0
  cp = (thread_t *)&ch.rlist.queue;
 8005170:	4b07      	ldr	r3, [pc, #28]	; (8005190 <chSchReadyI+0x24>)
  } while (cp->prio >= tp->prio);
 8005172:	6880      	ldr	r0, [r0, #8]
  tp->state = CH_STATE_READY;
 8005174:	f881 2020 	strb.w	r2, [r1, #32]
    cp = cp->queue.next;
 8005178:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
 800517a:	689a      	ldr	r2, [r3, #8]
 800517c:	4282      	cmp	r2, r0
 800517e:	d2fb      	bcs.n	8005178 <chSchReadyI+0xc>
  tp->queue.prev             = cp->queue.prev;
 8005180:	685a      	ldr	r2, [r3, #4]
}
 8005182:	4608      	mov	r0, r1
  tp->queue.prev             = cp->queue.prev;
 8005184:	e9c1 3200 	strd	r3, r2, [r1]
  tp->queue.prev->queue.next = tp;
 8005188:	6011      	str	r1, [r2, #0]
  cp->queue.prev             = tp;
 800518a:	6059      	str	r1, [r3, #4]
}
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	20000e14 	.word	0x20000e14

08005194 <chSchGoSleepS>:
  thread_t *otp = currp;
 8005194:	4b08      	ldr	r3, [pc, #32]	; (80051b8 <chSchGoSleepS+0x24>)
 8005196:	6999      	ldr	r1, [r3, #24]
  thread_t *tp = tqp->next;
 8005198:	681a      	ldr	r2, [r3, #0]
void chSchGoSleepS(tstate_t newstate) {
 800519a:	b410      	push	{r4}
  otp->state = newstate;
 800519c:	f881 0020 	strb.w	r0, [r1, #32]
  tqp->next             = tp->queue.next;
 80051a0:	6810      	ldr	r0, [r2, #0]
 80051a2:	6018      	str	r0, [r3, #0]
  currp->state = CH_STATE_CURRENT;
 80051a4:	2401      	movs	r4, #1
  tqp->next->queue.prev = (thread_t *)tqp;
 80051a6:	6043      	str	r3, [r0, #4]
 80051a8:	f882 4020 	strb.w	r4, [r2, #32]
  chSysSwitch(currp, otp);
 80051ac:	4610      	mov	r0, r2
}
 80051ae:	f85d 4b04 	ldr.w	r4, [sp], #4
  currp = queue_fifo_remove(&ch.rlist.queue);
 80051b2:	619a      	str	r2, [r3, #24]
  chSysSwitch(currp, otp);
 80051b4:	f7fb b8aa 	b.w	800030c <_port_switch>
 80051b8:	20000e14 	.word	0x20000e14

080051bc <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 80051bc:	b530      	push	{r4, r5, lr}
 80051be:	4c19      	ldr	r4, [pc, #100]	; (8005224 <chSchGoSleepTimeoutS+0x68>)

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 80051c0:	1c4a      	adds	r2, r1, #1
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 80051c2:	b087      	sub	sp, #28
 80051c4:	4605      	mov	r5, r0
 80051c6:	69a3      	ldr	r3, [r4, #24]
  if (TIME_INFINITE != timeout) {
 80051c8:	d01a      	beq.n	8005200 <chSchGoSleepTimeoutS+0x44>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, wakeup, currp);
 80051ca:	a801      	add	r0, sp, #4
 80051cc:	4a16      	ldr	r2, [pc, #88]	; (8005228 <chSchGoSleepTimeoutS+0x6c>)
 80051ce:	f7ff ff0f 	bl	8004ff0 <chVTDoSetI>
  thread_t *otp = currp;
 80051d2:	69a1      	ldr	r1, [r4, #24]
  thread_t *tp = tqp->next;
 80051d4:	6823      	ldr	r3, [r4, #0]
  otp->state = newstate;
 80051d6:	f881 5020 	strb.w	r5, [r1, #32]
  tqp->next             = tp->queue.next;
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	6022      	str	r2, [r4, #0]
  currp->state = CH_STATE_CURRENT;
 80051de:	2501      	movs	r5, #1
  tqp->next->queue.prev = (thread_t *)tqp;
 80051e0:	6054      	str	r4, [r2, #4]
  chSysSwitch(currp, otp);
 80051e2:	4618      	mov	r0, r3
  currp->state = CH_STATE_CURRENT;
 80051e4:	f883 5020 	strb.w	r5, [r3, #32]
  currp = queue_fifo_remove(&ch.rlist.queue);
 80051e8:	61a3      	str	r3, [r4, #24]
  chSysSwitch(currp, otp);
 80051ea:	f7fb f88f 	bl	800030c <_port_switch>
    chSchGoSleepS(newstate);
    if (chVTIsArmedI(&vt)) {
 80051ee:	9b04      	ldr	r3, [sp, #16]
 80051f0:	b113      	cbz	r3, 80051f8 <chSchGoSleepTimeoutS+0x3c>
      chVTDoResetI(&vt);
 80051f2:	a801      	add	r0, sp, #4
 80051f4:	f7ff ff3e 	bl	8005074 <chVTDoResetI>
  }
  else {
    chSchGoSleepS(newstate);
  }

  return currp->u.rdymsg;
 80051f8:	69a3      	ldr	r3, [r4, #24]
}
 80051fa:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80051fc:	b007      	add	sp, #28
 80051fe:	bd30      	pop	{r4, r5, pc}
  thread_t *tp = tqp->next;
 8005200:	6822      	ldr	r2, [r4, #0]
  otp->state = newstate;
 8005202:	f883 0020 	strb.w	r0, [r3, #32]
  tqp->next             = tp->queue.next;
 8005206:	6810      	ldr	r0, [r2, #0]
 8005208:	6020      	str	r0, [r4, #0]
  currp->state = CH_STATE_CURRENT;
 800520a:	2501      	movs	r5, #1
  tqp->next->queue.prev = (thread_t *)tqp;
 800520c:	6044      	str	r4, [r0, #4]
  chSysSwitch(currp, otp);
 800520e:	4619      	mov	r1, r3
 8005210:	4610      	mov	r0, r2
  currp->state = CH_STATE_CURRENT;
 8005212:	f882 5020 	strb.w	r5, [r2, #32]
  currp = queue_fifo_remove(&ch.rlist.queue);
 8005216:	61a2      	str	r2, [r4, #24]
  chSysSwitch(currp, otp);
 8005218:	f7fb f878 	bl	800030c <_port_switch>
  return currp->u.rdymsg;
 800521c:	69a3      	ldr	r3, [r4, #24]
}
 800521e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8005220:	b007      	add	sp, #28
 8005222:	bd30      	pop	{r4, r5, pc}
 8005224:	20000e14 	.word	0x20000e14
 8005228:	080050e9 	.word	0x080050e9

0800522c <chSchWakeupS>:
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
  thread_t *otp = currp;
 800522c:	4b16      	ldr	r3, [pc, #88]	; (8005288 <chSchWakeupS+0x5c>)
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 800522e:	b470      	push	{r4, r5, r6}
  thread_t *otp = currp;
 8005230:	699e      	ldr	r6, [r3, #24]

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->prio <= otp->prio) {
 8005232:	6885      	ldr	r5, [r0, #8]
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8005234:	4604      	mov	r4, r0
  if (ntp->prio <= otp->prio) {
 8005236:	68b0      	ldr	r0, [r6, #8]
  ntp->u.rdymsg = msg;
 8005238:	6261      	str	r1, [r4, #36]	; 0x24
  if (ntp->prio <= otp->prio) {
 800523a:	4285      	cmp	r5, r0
  tp->state = CH_STATE_READY;
 800523c:	f04f 0200 	mov.w	r2, #0
  if (ntp->prio <= otp->prio) {
 8005240:	d80c      	bhi.n	800525c <chSchWakeupS+0x30>
  tp->state = CH_STATE_READY;
 8005242:	f884 2020 	strb.w	r2, [r4, #32]
    cp = cp->queue.next;
 8005246:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
 8005248:	689a      	ldr	r2, [r3, #8]
 800524a:	4295      	cmp	r5, r2
 800524c:	d9fb      	bls.n	8005246 <chSchWakeupS+0x1a>
  tp->queue.prev             = cp->queue.prev;
 800524e:	685a      	ldr	r2, [r3, #4]
 8005250:	e9c4 3200 	strd	r3, r2, [r4]
  tp->queue.prev->queue.next = tp;
 8005254:	6014      	str	r4, [r2, #0]
  cp->queue.prev             = tp;
 8005256:	605c      	str	r4, [r3, #4]
    ntp->state = CH_STATE_CURRENT;

    /* Swap operation as tail call.*/
    chSysSwitch(ntp, otp);
  }
}
 8005258:	bc70      	pop	{r4, r5, r6}
 800525a:	4770      	bx	lr
  tp->state = CH_STATE_READY;
 800525c:	f886 2020 	strb.w	r2, [r6, #32]
  cp = (thread_t *)&ch.rlist.queue;
 8005260:	461a      	mov	r2, r3
    cp = cp->queue.next;
 8005262:	6812      	ldr	r2, [r2, #0]
  } while (cp->prio >= tp->prio);
 8005264:	6891      	ldr	r1, [r2, #8]
 8005266:	4288      	cmp	r0, r1
 8005268:	d9fb      	bls.n	8005262 <chSchWakeupS+0x36>
  tp->queue.prev             = cp->queue.prev;
 800526a:	6851      	ldr	r1, [r2, #4]
 800526c:	6071      	str	r1, [r6, #4]
    ntp->state = CH_STATE_CURRENT;
 800526e:	2001      	movs	r0, #1
  tp->queue.next             = cp;
 8005270:	6032      	str	r2, [r6, #0]
  tp->queue.prev->queue.next = tp;
 8005272:	600e      	str	r6, [r1, #0]
  cp->queue.prev             = tp;
 8005274:	6056      	str	r6, [r2, #4]
    ntp->state = CH_STATE_CURRENT;
 8005276:	f884 0020 	strb.w	r0, [r4, #32]
    chSysSwitch(ntp, otp);
 800527a:	4631      	mov	r1, r6
 800527c:	4620      	mov	r0, r4
    currp = ntp;
 800527e:	619c      	str	r4, [r3, #24]
}
 8005280:	bc70      	pop	{r4, r5, r6}
    chSysSwitch(ntp, otp);
 8005282:	f7fb b843 	b.w	800030c <_port_switch>
 8005286:	bf00      	nop
 8005288:	20000e14 	.word	0x20000e14

0800528c <chSchRescheduleS>:
 */
static inline bool chSchIsRescRequiredI(void) {

  chDbgCheckClassI();

  return firstprio(&ch.rlist.queue) > currp->prio;
 800528c:	4b10      	ldr	r3, [pc, #64]	; (80052d0 <chSchRescheduleS+0x44>)
 * @details If a thread with a higher priority than the current thread is in
 *          the ready list then make the higher priority thread running.
 *
 * @sclass
 */
void chSchRescheduleS(void) {
 800528e:	b430      	push	{r4, r5}
 8005290:	6818      	ldr	r0, [r3, #0]
 8005292:	699c      	ldr	r4, [r3, #24]

  chDbgCheckClassS();

  if (chSchIsRescRequiredI()) {
 8005294:	6882      	ldr	r2, [r0, #8]
 8005296:	68a1      	ldr	r1, [r4, #8]
 8005298:	428a      	cmp	r2, r1
 800529a:	d801      	bhi.n	80052a0 <chSchRescheduleS+0x14>
    chSchDoRescheduleAhead();
  }
}
 800529c:	bc30      	pop	{r4, r5}
 800529e:	4770      	bx	lr
  tqp->next             = tp->queue.next;
 80052a0:	6802      	ldr	r2, [r0, #0]
 80052a2:	601a      	str	r2, [r3, #0]
  tqp->next->queue.prev = (thread_t *)tqp;
 80052a4:	6053      	str	r3, [r2, #4]
void chSchDoRescheduleAhead(void) {
  thread_t *otp = currp;

  /* Picks the first thread from the ready queue and makes it current.*/
  currp = queue_fifo_remove(&ch.rlist.queue);
  currp->state = CH_STATE_CURRENT;
 80052a6:	2501      	movs	r5, #1
  tp->state = CH_STATE_READY;
 80052a8:	2200      	movs	r2, #0
  currp->state = CH_STATE_CURRENT;
 80052aa:	f880 5020 	strb.w	r5, [r0, #32]
  currp = queue_fifo_remove(&ch.rlist.queue);
 80052ae:	6198      	str	r0, [r3, #24]
  tp->state = CH_STATE_READY;
 80052b0:	f884 2020 	strb.w	r2, [r4, #32]
    cp = cp->queue.next;
 80052b4:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio > tp->prio);
 80052b6:	689a      	ldr	r2, [r3, #8]
 80052b8:	4291      	cmp	r1, r2
 80052ba:	d3fb      	bcc.n	80052b4 <chSchRescheduleS+0x28>
  tp->queue.prev             = cp->queue.prev;
 80052bc:	685a      	ldr	r2, [r3, #4]

  /* Placing in ready list ahead of peers.*/
  otp = chSchReadyAheadI(otp);

  /* Swap operation as tail call.*/
  chSysSwitch(currp, otp);
 80052be:	4621      	mov	r1, r4
  tp->queue.prev             = cp->queue.prev;
 80052c0:	e9c4 3200 	strd	r3, r2, [r4]
  tp->queue.prev->queue.next = tp;
 80052c4:	6014      	str	r4, [r2, #0]
  cp->queue.prev             = tp;
 80052c6:	605c      	str	r4, [r3, #4]
}
 80052c8:	bc30      	pop	{r4, r5}
  chSysSwitch(currp, otp);
 80052ca:	f7fb b81f 	b.w	800030c <_port_switch>
 80052ce:	bf00      	nop
 80052d0:	20000e14 	.word	0x20000e14

080052d4 <chSchIsPreemptionRequired>:
  tprio_t p1 = firstprio(&ch.rlist.queue);
 80052d4:	4b04      	ldr	r3, [pc, #16]	; (80052e8 <chSchIsPreemptionRequired+0x14>)
 80052d6:	681a      	ldr	r2, [r3, #0]
  tprio_t p2 = currp->prio;
 80052d8:	699b      	ldr	r3, [r3, #24]
  return p1 > p2;
 80052da:	6890      	ldr	r0, [r2, #8]
 80052dc:	689b      	ldr	r3, [r3, #8]
}
 80052de:	4298      	cmp	r0, r3
 80052e0:	bf94      	ite	ls
 80052e2:	2000      	movls	r0, #0
 80052e4:	2001      	movhi	r0, #1
 80052e6:	4770      	bx	lr
 80052e8:	20000e14 	.word	0x20000e14

080052ec <chSchDoReschedule>:
 80052ec:	4b0e      	ldr	r3, [pc, #56]	; (8005328 <chSchDoReschedule+0x3c>)
 80052ee:	6818      	ldr	r0, [r3, #0]
 80052f0:	6802      	ldr	r2, [r0, #0]
 80052f2:	b410      	push	{r4}
 80052f4:	2101      	movs	r1, #1
 80052f6:	699c      	ldr	r4, [r3, #24]
 80052f8:	601a      	str	r2, [r3, #0]
 80052fa:	6053      	str	r3, [r2, #4]
 80052fc:	f880 1020 	strb.w	r1, [r0, #32]
 8005300:	2200      	movs	r2, #0
 8005302:	68a1      	ldr	r1, [r4, #8]
 8005304:	f884 2020 	strb.w	r2, [r4, #32]
 8005308:	6198      	str	r0, [r3, #24]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	689a      	ldr	r2, [r3, #8]
 800530e:	4291      	cmp	r1, r2
 8005310:	d3fb      	bcc.n	800530a <chSchDoReschedule+0x1e>
 8005312:	685a      	ldr	r2, [r3, #4]
 8005314:	4621      	mov	r1, r4
 8005316:	e9c4 3200 	strd	r3, r2, [r4]
 800531a:	6014      	str	r4, [r2, #0]
 800531c:	605c      	str	r4, [r3, #4]
 800531e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005322:	f7fa bff3 	b.w	800030c <_port_switch>
 8005326:	bf00      	nop
 8005328:	20000e14 	.word	0x20000e14

0800532c <_thread_init>:
 * @param[in] prio      the priority level for the new thread
 * @return              The same thread pointer passed as parameter.
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, const char *name, tprio_t prio) {
 800532c:	b470      	push	{r4, r5, r6}
  tp->time      = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs      = (trefs_t)1;
  tp->name      = name;
  REG_INSERT(tp);
 800532e:	4c0d      	ldr	r4, [pc, #52]	; (8005364 <_thread_init+0x38>)
  tp->realprio  = prio;
 8005330:	63c2      	str	r2, [r0, #60]	; 0x3c
  REG_INSERT(tp);
 8005332:	6965      	ldr	r5, [r4, #20]
  tp->prio      = prio;
 8005334:	6082      	str	r2, [r0, #8]
  tp->state     = CH_STATE_WTSTART;
 8005336:	2602      	movs	r6, #2
  tp->flags     = CH_FLAG_MODE_STATIC;
 8005338:	2201      	movs	r2, #1
  tp->name      = name;
 800533a:	6181      	str	r1, [r0, #24]
  tp->state     = CH_STATE_WTSTART;
 800533c:	8406      	strh	r6, [r0, #32]
  tp->flags     = CH_FLAG_MODE_STATIC;
 800533e:	f880 2022 	strb.w	r2, [r0, #34]	; 0x22
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->waiting);
 8005342:	f100 0628 	add.w	r6, r0, #40	; 0x28
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->msgqueue);
 8005346:	f100 022c 	add.w	r2, r0, #44	; 0x2c
  tp->mtxlist   = NULL;
 800534a:	2100      	movs	r1, #0
  REG_INSERT(tp);
 800534c:	6145      	str	r5, [r0, #20]
 800534e:	6104      	str	r4, [r0, #16]
  tp->epending  = (eventmask_t)0;
 8005350:	e9c0 110d 	strd	r1, r1, [r0, #52]	; 0x34
  REG_INSERT(tp);
 8005354:	6128      	str	r0, [r5, #16]
 8005356:	6160      	str	r0, [r4, #20]
  tqp->next = (thread_t *)tqp;
 8005358:	e9c0 620a 	strd	r6, r2, [r0, #40]	; 0x28
  tqp->prev = (thread_t *)tqp;
 800535c:	6302      	str	r2, [r0, #48]	; 0x30
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
}
 800535e:	bc70      	pop	{r4, r5, r6}
 8005360:	4770      	bx	lr
 8005362:	bf00      	nop
 8005364:	20000e14 	.word	0x20000e14

08005368 <chThdCreate>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreate(const thread_descriptor_t *tdp) {
 8005368:	b570      	push	{r4, r5, r6, lr}
 800536a:	2320      	movs	r3, #32
 800536c:	f383 8811 	msr	BASEPRI, r3
  tp = (thread_t *)((uint8_t *)tdp->wend -
 8005370:	6883      	ldr	r3, [r0, #8]
  tp->wabase = tdp->wbase;
 8005372:	6844      	ldr	r4, [r0, #4]
  return _thread_init(tp, tdp->name, tdp->prio);
 8005374:	6806      	ldr	r6, [r0, #0]
  REG_INSERT(tp);
 8005376:	4a1b      	ldr	r2, [pc, #108]	; (80053e4 <chThdCreate+0x7c>)
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8005378:	e9d0 5104 	ldrd	r5, r1, [r0, #16]
  return _thread_init(tp, tdp->name, tdp->prio);
 800537c:	68c0      	ldr	r0, [r0, #12]
  tp->wabase = tdp->wbase;
 800537e:	f843 4c2c 	str.w	r4, [r3, #-44]
  tp->state     = CH_STATE_WTSTART;
 8005382:	2402      	movs	r4, #2
 8005384:	f803 4c28 	strb.w	r4, [r3, #-40]
  tp->refs      = (trefs_t)1;
 8005388:	2401      	movs	r4, #1
 800538a:	f803 4c26 	strb.w	r4, [r3, #-38]
  tp->flags     = CH_FLAG_MODE_STATIC;
 800538e:	2400      	movs	r4, #0
 8005390:	f803 4c27 	strb.w	r4, [r3, #-39]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8005394:	e943 511b 	strd	r5, r1, [r3, #-108]	; 0x6c
  REG_INSERT(tp);
 8005398:	6951      	ldr	r1, [r2, #20]
  tp->prio      = prio;
 800539a:	f843 0c40 	str.w	r0, [r3, #-64]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 800539e:	f1a3 05ac 	sub.w	r5, r3, #172	; 0xac
  tp->realprio  = prio;
 80053a2:	f843 0c0c 	str.w	r0, [r3, #-12]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 80053a6:	f843 5c3c 	str.w	r5, [r3, #-60]
 80053aa:	480f      	ldr	r0, [pc, #60]	; (80053e8 <chThdCreate+0x80>)
 80053ac:	f843 0c4c 	str.w	r0, [r3, #-76]
  tp = (thread_t *)((uint8_t *)tdp->wend -
 80053b0:	f1a3 0548 	sub.w	r5, r3, #72	; 0x48
  REG_INSERT(tp);
 80053b4:	e943 210e 	strd	r2, r1, [r3, #-56]	; 0x38
  tp->name      = name;
 80053b8:	f843 6c30 	str.w	r6, [r3, #-48]
  list_init(&tp->waiting);
 80053bc:	f1a3 0020 	sub.w	r0, r3, #32
  tp->epending  = (eventmask_t)0;
 80053c0:	e943 4405 	strd	r4, r4, [r3, #-20]
  REG_INSERT(tp);
 80053c4:	610d      	str	r5, [r1, #16]
  queue_init(&tp->msgqueue);
 80053c6:	f1a3 011c 	sub.w	r1, r3, #28
  REG_INSERT(tp);
 80053ca:	6155      	str	r5, [r2, #20]
  tlp->next = (thread_t *)tlp;
 80053cc:	f843 0c20 	str.w	r0, [r3, #-32]
  tqp->prev = (thread_t *)tqp;
 80053d0:	e943 1107 	strd	r1, r1, [r3, #-28]
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateSuspendedI(tdp);
  chSchWakeupS(tp, MSG_OK);
 80053d4:	4628      	mov	r0, r5
 80053d6:	4621      	mov	r1, r4
 80053d8:	f7ff ff28 	bl	800522c <chSchWakeupS>
 80053dc:	f384 8811 	msr	BASEPRI, r4
  chSysUnlock();

  return tp;
}
 80053e0:	4628      	mov	r0, r5
 80053e2:	bd70      	pop	{r4, r5, r6, pc}
 80053e4:	20000e14 	.word	0x20000e14
 80053e8:	08000325 	.word	0x08000325

080053ec <chThdCreateStatic>:
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(void *wsp, size_t size,
                            tprio_t prio, tfunc_t pf, void *arg) {
 80053ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ee:	9d06      	ldr	r5, [sp, #24]
 80053f0:	2420      	movs	r4, #32
 80053f2:	f384 8811 	msr	BASEPRI, r4
  chSysLock();

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = (thread_t *)((uint8_t *)wsp + size -
 80053f6:	3948      	subs	r1, #72	; 0x48
 80053f8:	1844      	adds	r4, r0, r1
  REG_INSERT(tp);
 80053fa:	4e16      	ldr	r6, [pc, #88]	; (8005454 <chThdCreateStatic+0x68>)
                    MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = (stkalign_t *)wsp;
 80053fc:	61e0      	str	r0, [r4, #28]
  REG_INSERT(tp);
 80053fe:	6971      	ldr	r1, [r6, #20]
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8005400:	f844 3c24 	str.w	r3, [r4, #-36]
 8005404:	f844 5c20 	str.w	r5, [r4, #-32]
 8005408:	f1a4 0064 	sub.w	r0, r4, #100	; 0x64
  tp->state     = CH_STATE_WTSTART;
 800540c:	2502      	movs	r5, #2
  tp->flags     = CH_FLAG_MODE_STATIC;
 800540e:	2301      	movs	r3, #1
  tp->prio      = prio;
 8005410:	60a2      	str	r2, [r4, #8]
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8005412:	60e0      	str	r0, [r4, #12]
  tp->realprio  = prio;
 8005414:	63e2      	str	r2, [r4, #60]	; 0x3c
  tp->state     = CH_STATE_WTSTART;
 8005416:	8425      	strh	r5, [r4, #32]
  tp->flags     = CH_FLAG_MODE_STATIC;
 8005418:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
  list_init(&tp->waiting);
 800541c:	f104 0228 	add.w	r2, r4, #40	; 0x28
  queue_init(&tp->msgqueue);
 8005420:	f104 032c 	add.w	r3, r4, #44	; 0x2c
  tp->mtxlist   = NULL;
 8005424:	2500      	movs	r5, #0
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8005426:	4f0c      	ldr	r7, [pc, #48]	; (8005458 <chThdCreateStatic+0x6c>)
  tp->name      = name;
 8005428:	480c      	ldr	r0, [pc, #48]	; (800545c <chThdCreateStatic+0x70>)
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 800542a:	f844 7c04 	str.w	r7, [r4, #-4]
  REG_INSERT(tp);
 800542e:	e9c4 6104 	strd	r6, r1, [r4, #16]
  tp->name      = name;
 8005432:	61a0      	str	r0, [r4, #24]
  tp->epending  = (eventmask_t)0;
 8005434:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34

  tp = _thread_init(tp, "noname", prio);

  /* Starting the thread immediately.*/
  chSchWakeupS(tp, MSG_OK);
 8005438:	4620      	mov	r0, r4
  REG_INSERT(tp);
 800543a:	610c      	str	r4, [r1, #16]
  tqp->next = (thread_t *)tqp;
 800543c:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
  tqp->prev = (thread_t *)tqp;
 8005440:	6323      	str	r3, [r4, #48]	; 0x30
  chSchWakeupS(tp, MSG_OK);
 8005442:	4629      	mov	r1, r5
  REG_INSERT(tp);
 8005444:	6174      	str	r4, [r6, #20]
  chSchWakeupS(tp, MSG_OK);
 8005446:	f7ff fef1 	bl	800522c <chSchWakeupS>
 800544a:	f385 8811 	msr	BASEPRI, r5
  chSysUnlock();

  return tp;
}
 800544e:	4620      	mov	r0, r4
 8005450:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005452:	bf00      	nop
 8005454:	20000e14 	.word	0x20000e14
 8005458:	08000325 	.word	0x08000325
 800545c:	08006760 	.word	0x08006760

08005460 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8005460:	b538      	push	{r3, r4, r5, lr}
 8005462:	2220      	movs	r2, #32
 8005464:	4603      	mov	r3, r0
 8005466:	f382 8811 	msr	BASEPRI, r2
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
  thread_t *tp = currp;
 800546a:	4a10      	ldr	r2, [pc, #64]	; (80054ac <chThdExit+0x4c>)
 800546c:	6994      	ldr	r4, [r2, #24]
  return (bool)(tlp->next != (thread_t *)tlp);
 800546e:	6aa0      	ldr	r0, [r4, #40]	; 0x28

  /* Storing exit message.*/
  tp->u.exitcode = msg;
 8005470:	6263      	str	r3, [r4, #36]	; 0x24
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(tp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (list_notempty(&tp->waiting)) {
 8005472:	f104 0528 	add.w	r5, r4, #40	; 0x28
 8005476:	42a8      	cmp	r0, r5
 8005478:	d006      	beq.n	8005488 <chThdExit+0x28>
  tlp->next = tp->queue.next;
 800547a:	6803      	ldr	r3, [r0, #0]
 800547c:	62a3      	str	r3, [r4, #40]	; 0x28
    (void) chSchReadyI(list_remove(&tp->waiting));
 800547e:	f7ff fe75 	bl	800516c <chSchReadyI>
  return (bool)(tlp->next != (thread_t *)tlp);
 8005482:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  while (list_notempty(&tp->waiting)) {
 8005484:	42a8      	cmp	r0, r5
 8005486:	d1f8      	bne.n	800547a <chThdExit+0x1a>

#if CH_CFG_USE_REGISTRY == TRUE
  /* Static threads with no references are immediately removed from the
     registry because there is no memory to recover.*/
#if CH_CFG_USE_DYNAMIC == TRUE
  if ((tp->refs == (trefs_t)0) &&
 8005488:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 800548c:	b943      	cbnz	r3, 80054a0 <chThdExit+0x40>
 800548e:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8005492:	079b      	lsls	r3, r3, #30
 8005494:	d104      	bne.n	80054a0 <chThdExit+0x40>
      ((tp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC)) {
    REG_REMOVE(tp);
 8005496:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 800549a:	611a      	str	r2, [r3, #16]
 800549c:	6922      	ldr	r2, [r4, #16]
 800549e:	6153      	str	r3, [r2, #20]
  }
#endif
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 80054a0:	200f      	movs	r0, #15
}
 80054a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
 80054a6:	f7ff be75 	b.w	8005194 <chSchGoSleepS>
 80054aa:	bf00      	nop
 80054ac:	20000e14 	.word	0x20000e14

080054b0 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 80054b0:	b508      	push	{r3, lr}
 80054b2:	4601      	mov	r1, r0
 80054b4:	2320      	movs	r3, #32
 80054b6:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(sysinterval_t ticks) {

  chDbgCheck(ticks != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 80054ba:	2008      	movs	r0, #8
 80054bc:	f7ff fe7e 	bl	80051bc <chSchGoSleepTimeoutS>
 80054c0:	2300      	movs	r3, #0
 80054c2:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chThdSleepS(time);
  chSysUnlock();
}
 80054c6:	bd08      	pop	{r3, pc}

080054c8 <chThdResumeI>:
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {

  if (*trp != NULL) {
 80054c8:	6803      	ldr	r3, [r0, #0]
 80054ca:	b12b      	cbz	r3, 80054d8 <chThdResumeI+0x10>
    thread_t *tp = *trp;

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 80054cc:	2200      	movs	r2, #0
 80054ce:	6002      	str	r2, [r0, #0]
    tp->u.rdymsg = msg;
    (void) chSchReadyI(tp);
 80054d0:	4618      	mov	r0, r3
    tp->u.rdymsg = msg;
 80054d2:	6259      	str	r1, [r3, #36]	; 0x24
    (void) chSchReadyI(tp);
 80054d4:	f7ff be4a 	b.w	800516c <chSchReadyI>
  }
}
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop

080054dc <chThdEnqueueTimeoutS>:
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {

  if (TIME_IMMEDIATE == timeout) {
 80054dc:	b169      	cbz	r1, 80054fa <chThdEnqueueTimeoutS+0x1e>
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 80054de:	4b08      	ldr	r3, [pc, #32]	; (8005500 <chThdEnqueueTimeoutS+0x24>)
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 80054e0:	b410      	push	{r4}
 80054e2:	4602      	mov	r2, r0
  tp->queue.prev             = tqp->prev;
 80054e4:	6844      	ldr	r4, [r0, #4]
  queue_insert(currp, tqp);
 80054e6:	699b      	ldr	r3, [r3, #24]

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80054e8:	2004      	movs	r0, #4
 80054ea:	e9c3 2400 	strd	r2, r4, [r3]
  tp->queue.prev->queue.next = tp;
 80054ee:	6023      	str	r3, [r4, #0]
  tqp->prev                  = tp;
 80054f0:	6053      	str	r3, [r2, #4]
}
 80054f2:	f85d 4b04 	ldr.w	r4, [sp], #4
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80054f6:	f7ff be61 	b.w	80051bc <chSchGoSleepTimeoutS>
}
 80054fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80054fe:	4770      	bx	lr
 8005500:	20000e14 	.word	0x20000e14

08005504 <chThdDequeueNextI>:
  return (bool)(tqp->next != (const thread_t *)tqp);
 8005504:	6802      	ldr	r2, [r0, #0]
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  if (queue_notempty(tqp)) {
 8005506:	4290      	cmp	r0, r2
 8005508:	d00a      	beq.n	8005520 <chThdDequeueNextI+0x1c>
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 800550a:	b410      	push	{r4}
  tqp->next             = tp->queue.next;
 800550c:	6814      	ldr	r4, [r2, #0]
 800550e:	6004      	str	r4, [r0, #0]
 8005510:	4603      	mov	r3, r0
  tqp->next->queue.prev = (thread_t *)tqp;
 8005512:	6063      	str	r3, [r4, #4]
  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
  (void) chSchReadyI(tp);
 8005514:	4610      	mov	r0, r2
  tp->u.rdymsg = msg;
 8005516:	6251      	str	r1, [r2, #36]	; 0x24
    chThdDoDequeueNextI(tqp, msg);
  }
}
 8005518:	f85d 4b04 	ldr.w	r4, [sp], #4
  (void) chSchReadyI(tp);
 800551c:	f7ff be26 	b.w	800516c <chSchReadyI>
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop

08005524 <chThdDequeueAllI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueAllI(threads_queue_t *tqp, msg_t msg) {
 8005524:	b538      	push	{r3, r4, r5, lr}
  return (bool)(tqp->next != (const thread_t *)tqp);
 8005526:	6803      	ldr	r3, [r0, #0]

  while (queue_notempty(tqp)) {
 8005528:	4298      	cmp	r0, r3
 800552a:	d00b      	beq.n	8005544 <chThdDequeueAllI+0x20>
 800552c:	4604      	mov	r4, r0
 800552e:	460d      	mov	r5, r1
  tqp->next             = tp->queue.next;
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	6022      	str	r2, [r4, #0]
 8005534:	4618      	mov	r0, r3
  tqp->next->queue.prev = (thread_t *)tqp;
 8005536:	6054      	str	r4, [r2, #4]
  tp->u.rdymsg = msg;
 8005538:	625d      	str	r5, [r3, #36]	; 0x24
  (void) chSchReadyI(tp);
 800553a:	f7ff fe17 	bl	800516c <chSchReadyI>
  return (bool)(tqp->next != (const thread_t *)tqp);
 800553e:	6823      	ldr	r3, [r4, #0]
 8005540:	429c      	cmp	r4, r3
 8005542:	d1f5      	bne.n	8005530 <chThdDequeueAllI+0xc>
    chThdDoDequeueNextI(tqp, msg);
  }
}
 8005544:	bd38      	pop	{r3, r4, r5, pc}
 8005546:	bf00      	nop

08005548 <chTMStartMeasurementX>:
 8005548:	4b01      	ldr	r3, [pc, #4]	; (8005550 <chTMStartMeasurementX+0x8>)
 800554a:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 800554c:	6083      	str	r3, [r0, #8]
}
 800554e:	4770      	bx	lr
 8005550:	e0001000 	.word	0xe0001000

08005554 <chTMStopMeasurementX>:
 8005554:	4b0e      	ldr	r3, [pc, #56]	; (8005590 <chTMStopMeasurementX+0x3c>)
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 8005556:	4a0f      	ldr	r2, [pc, #60]	; (8005594 <chTMStopMeasurementX+0x40>)
 8005558:	685b      	ldr	r3, [r3, #4]
  tmp->n++;
 800555a:	68c1      	ldr	r1, [r0, #12]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 800555c:	b4f0      	push	{r4, r5, r6, r7}
  tmp->last = (now - tmp->last) - offset;
 800555e:	6884      	ldr	r4, [r0, #8]
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 8005560:	6f56      	ldr	r6, [r2, #116]	; 0x74
  if (tmp->last > tmp->worst) {
 8005562:	6842      	ldr	r2, [r0, #4]
  tmp->last = (now - tmp->last) - offset;
 8005564:	1b1b      	subs	r3, r3, r4
  tmp->cumulative += (rttime_t)tmp->last;
 8005566:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
 800556a:	1b9b      	subs	r3, r3, r6
  tmp->cumulative += (rttime_t)tmp->last;
 800556c:	18e6      	adds	r6, r4, r3
 800556e:	f145 0700 	adc.w	r7, r5, #0
  if (tmp->last > tmp->worst) {
 8005572:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
 8005574:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
 8005576:	bf88      	it	hi
 8005578:	6043      	strhi	r3, [r0, #4]
  tmp->n++;
 800557a:	3101      	adds	r1, #1
  if (tmp->last < tmp->best) {
 800557c:	4293      	cmp	r3, r2
  tmp->cumulative += (rttime_t)tmp->last;
 800557e:	e9c0 6704 	strd	r6, r7, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
 8005582:	e9c0 3102 	strd	r3, r1, [r0, #8]
    tmp->best = tmp->last;
 8005586:	bf38      	it	cc
 8005588:	6003      	strcc	r3, [r0, #0]
}
 800558a:	bcf0      	pop	{r4, r5, r6, r7}
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop
 8005590:	e0001000 	.word	0xe0001000
 8005594:	20000e14 	.word	0x20000e14

08005598 <_tm_init>:
void _tm_init(void) {
 8005598:	b510      	push	{r4, lr}
  ch.tm.offset = (rtcnt_t)0;
 800559a:	4c0c      	ldr	r4, [pc, #48]	; (80055cc <_tm_init+0x34>)
void _tm_init(void) {
 800559c:	b086      	sub	sp, #24
  ch.tm.offset = (rtcnt_t)0;
 800559e:	2300      	movs	r3, #0
  tmp->best       = (rtcnt_t)-1;
 80055a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  tmp->cumulative = (rttime_t)0;
 80055a4:	2200      	movs	r2, #0
  chTMStartMeasurementX(&tm);
 80055a6:	4668      	mov	r0, sp
  ch.tm.offset = (rtcnt_t)0;
 80055a8:	6763      	str	r3, [r4, #116]	; 0x74
  tmp->last       = (rtcnt_t)0;
 80055aa:	e9cd 3301 	strd	r3, r3, [sp, #4]
  tmp->n          = (ucnt_t)0;
 80055ae:	9303      	str	r3, [sp, #12]
  tmp->cumulative = (rttime_t)0;
 80055b0:	2300      	movs	r3, #0
 80055b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
  tmp->best       = (rtcnt_t)-1;
 80055b6:	9100      	str	r1, [sp, #0]
  chTMStartMeasurementX(&tm);
 80055b8:	f7ff ffc6 	bl	8005548 <chTMStartMeasurementX>
  chTMStopMeasurementX(&tm);
 80055bc:	4668      	mov	r0, sp
 80055be:	f7ff ffc9 	bl	8005554 <chTMStopMeasurementX>
  ch.tm.offset = tm.last;
 80055c2:	9b02      	ldr	r3, [sp, #8]
 80055c4:	6763      	str	r3, [r4, #116]	; 0x74
}
 80055c6:	b006      	add	sp, #24
 80055c8:	bd10      	pop	{r4, pc}
 80055ca:	bf00      	nop
 80055cc:	20000e14 	.word	0x20000e14

080055d0 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  queue_init(&mp->queue);
  mp->owner = NULL;
 80055d0:	2300      	movs	r3, #0
  tqp->prev = (thread_t *)tqp;
 80055d2:	e9c0 0000 	strd	r0, r0, [r0]
 80055d6:	6083      	str	r3, [r0, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop

080055dc <chMtxLock>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxLock(mutex_t *mp) {
 80055dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055de:	2320      	movs	r3, #32
 80055e0:	f383 8811 	msr	BASEPRI, r3
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
  thread_t *ctp = currp;
 80055e4:	4a39      	ldr	r2, [pc, #228]	; (80056cc <chMtxLock+0xf0>)

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->owner != NULL) {
 80055e6:	6883      	ldr	r3, [r0, #8]
  thread_t *ctp = currp;
 80055e8:	6995      	ldr	r5, [r2, #24]
  if (mp->owner != NULL) {
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d042      	beq.n	8005674 <chMtxLock+0x98>
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->prio < ctp->prio) {
 80055ee:	68a9      	ldr	r1, [r5, #8]
 80055f0:	689a      	ldr	r2, [r3, #8]
 80055f2:	4291      	cmp	r1, r2
 80055f4:	4604      	mov	r4, r0
 80055f6:	d907      	bls.n	8005608 <chMtxLock+0x2c>
        /* Make priority of thread tp match the running thread's priority.*/
        tp->prio = ctp->prio;

        /* The following states need priority queues reordering.*/
        switch (tp->state) {
 80055f8:	f893 2020 	ldrb.w	r2, [r3, #32]
        tp->prio = ctp->prio;
 80055fc:	6099      	str	r1, [r3, #8]
        switch (tp->state) {
 80055fe:	2a06      	cmp	r2, #6
 8005600:	d040      	beq.n	8005684 <chMtxLock+0xa8>
 8005602:	2a07      	cmp	r2, #7
 8005604:	d017      	beq.n	8005636 <chMtxLock+0x5a>
 8005606:	b352      	cbz	r2, 800565e <chMtxLock+0x82>
        }
        break;
      }

      /* Sleep on the mutex.*/
      queue_prio_insert(ctp, &mp->queue);
 8005608:	4626      	mov	r6, r4
 800560a:	4623      	mov	r3, r4
 800560c:	e003      	b.n	8005616 <chMtxLock+0x3a>
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 800560e:	6899      	ldr	r1, [r3, #8]
 8005610:	68aa      	ldr	r2, [r5, #8]
 8005612:	4291      	cmp	r1, r2
 8005614:	d32c      	bcc.n	8005670 <chMtxLock+0x94>
    cp = cp->queue.next;
 8005616:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 8005618:	429c      	cmp	r4, r3
 800561a:	d1f8      	bne.n	800560e <chMtxLock+0x32>
  tp->queue.prev             = cp->queue.prev;
 800561c:	6873      	ldr	r3, [r6, #4]
      ctp->u.wtmtxp = mp;
      chSchGoSleepS(CH_STATE_WTMTX);
 800561e:	2006      	movs	r0, #6
 8005620:	e9c5 6300 	strd	r6, r3, [r5]
  tp->queue.prev->queue.next = tp;
 8005624:	601d      	str	r5, [r3, #0]
  cp->queue.prev             = tp;
 8005626:	6075      	str	r5, [r6, #4]
      ctp->u.wtmtxp = mp;
 8005628:	626c      	str	r4, [r5, #36]	; 0x24
      chSchGoSleepS(CH_STATE_WTMTX);
 800562a:	f7ff fdb3 	bl	8005194 <chSchGoSleepS>
 800562e:	2300      	movs	r3, #0
 8005630:	f383 8811 	msr	BASEPRI, r3
}
 8005634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  tp->queue.prev->queue.next = tp->queue.next;
 8005636:	e9d3 0200 	ldrd	r0, r2, [r3]
 800563a:	6010      	str	r0, [r2, #0]
          queue_prio_insert(queue_dequeue(tp), &tp->u.wtmtxp->queue);
 800563c:	6a5e      	ldr	r6, [r3, #36]	; 0x24
  tp->queue.next->queue.prev = tp->queue.prev;
 800563e:	6818      	ldr	r0, [r3, #0]
 8005640:	6042      	str	r2, [r0, #4]
 8005642:	4632      	mov	r2, r6
 8005644:	e002      	b.n	800564c <chMtxLock+0x70>
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 8005646:	6890      	ldr	r0, [r2, #8]
 8005648:	4288      	cmp	r0, r1
 800564a:	d335      	bcc.n	80056b8 <chMtxLock+0xdc>
    cp = cp->queue.next;
 800564c:	6812      	ldr	r2, [r2, #0]
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 800564e:	4296      	cmp	r6, r2
 8005650:	d1f9      	bne.n	8005646 <chMtxLock+0x6a>
  tp->queue.prev             = cp->queue.prev;
 8005652:	6872      	ldr	r2, [r6, #4]
 8005654:	e9c3 6200 	strd	r6, r2, [r3]
  tp->queue.prev->queue.next = tp;
 8005658:	6013      	str	r3, [r2, #0]
  cp->queue.prev             = tp;
 800565a:	6073      	str	r3, [r6, #4]
 800565c:	e7d4      	b.n	8005608 <chMtxLock+0x2c>
  tp->queue.prev->queue.next = tp->queue.next;
 800565e:	e9d3 1200 	ldrd	r1, r2, [r3]
 8005662:	6011      	str	r1, [r2, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
 8005664:	6819      	ldr	r1, [r3, #0]
          (void) chSchReadyI(queue_dequeue(tp));
 8005666:	4618      	mov	r0, r3
 8005668:	604a      	str	r2, [r1, #4]
 800566a:	f7ff fd7f 	bl	800516c <chSchReadyI>
 800566e:	e7cb      	b.n	8005608 <chMtxLock+0x2c>
    cp = cp->queue.next;
 8005670:	461e      	mov	r6, r3
 8005672:	e7d3      	b.n	800561c <chMtxLock+0x40>

    mp->cnt++;
#endif
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->owner = ctp;
    mp->next = ctp->mtxlist;
 8005674:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005676:	e9c0 5302 	strd	r5, r3, [r0, #8]
    ctp->mtxlist = mp;
 800567a:	63a8      	str	r0, [r5, #56]	; 0x38
 800567c:	2300      	movs	r3, #0
 800567e:	f383 8811 	msr	BASEPRI, r3
}
 8005682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  tp->queue.prev->queue.next = tp->queue.next;
 8005684:	e9d3 0200 	ldrd	r0, r2, [r3]
 8005688:	6010      	str	r0, [r2, #0]
          queue_prio_insert(queue_dequeue(tp), &tp->u.wtmtxp->queue);
 800568a:	6a5e      	ldr	r6, [r3, #36]	; 0x24
  tp->queue.next->queue.prev = tp->queue.prev;
 800568c:	6818      	ldr	r0, [r3, #0]
 800568e:	4637      	mov	r7, r6
 8005690:	6042      	str	r2, [r0, #4]
 8005692:	4632      	mov	r2, r6
 8005694:	e002      	b.n	800569c <chMtxLock+0xc0>
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 8005696:	6890      	ldr	r0, [r2, #8]
 8005698:	4288      	cmp	r0, r1
 800569a:	d314      	bcc.n	80056c6 <chMtxLock+0xea>
    cp = cp->queue.next;
 800569c:	6812      	ldr	r2, [r2, #0]
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 800569e:	4296      	cmp	r6, r2
 80056a0:	d1f9      	bne.n	8005696 <chMtxLock+0xba>
  tp->queue.prev             = cp->queue.prev;
 80056a2:	687a      	ldr	r2, [r7, #4]
      while (tp->prio < ctp->prio) {
 80056a4:	68a9      	ldr	r1, [r5, #8]
 80056a6:	e9c3 7200 	strd	r7, r2, [r3]
  tp->queue.prev->queue.next = tp;
 80056aa:	6013      	str	r3, [r2, #0]
  cp->queue.prev             = tp;
 80056ac:	607b      	str	r3, [r7, #4]
          tp = tp->u.wtmtxp->owner;
 80056ae:	68b3      	ldr	r3, [r6, #8]
      while (tp->prio < ctp->prio) {
 80056b0:	689a      	ldr	r2, [r3, #8]
 80056b2:	4291      	cmp	r1, r2
 80056b4:	d8a0      	bhi.n	80055f8 <chMtxLock+0x1c>
 80056b6:	e7a7      	b.n	8005608 <chMtxLock+0x2c>
    cp = cp->queue.next;
 80056b8:	4616      	mov	r6, r2
  tp->queue.prev             = cp->queue.prev;
 80056ba:	6872      	ldr	r2, [r6, #4]
 80056bc:	e9c3 6200 	strd	r6, r2, [r3]
  tp->queue.prev->queue.next = tp;
 80056c0:	6013      	str	r3, [r2, #0]
  cp->queue.prev             = tp;
 80056c2:	6073      	str	r3, [r6, #4]
 80056c4:	e7a0      	b.n	8005608 <chMtxLock+0x2c>
    cp = cp->queue.next;
 80056c6:	4617      	mov	r7, r2
 80056c8:	e7eb      	b.n	80056a2 <chMtxLock+0xc6>
 80056ca:	bf00      	nop
 80056cc:	20000e14 	.word	0x20000e14

080056d0 <chMtxUnlock>:
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
  thread_t *ctp = currp;
 80056d0:	4b17      	ldr	r3, [pc, #92]	; (8005730 <chMtxUnlock+0x60>)
void chMtxUnlock(mutex_t *mp) {
 80056d2:	b570      	push	{r4, r5, r6, lr}
  thread_t *ctp = currp;
 80056d4:	699d      	ldr	r5, [r3, #24]
 80056d6:	2320      	movs	r3, #32
 80056d8:	f383 8811 	msr	BASEPRI, r3
  return (bool)(tqp->next != (const thread_t *)tqp);
 80056dc:	6804      	ldr	r4, [r0, #0]
    chDbgAssert(ctp->mtxlist == mp, "not next in list");

    /* Removes the top mutex from the thread's owned mutexes list and marks
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    ctp->mtxlist = mp->next;
 80056de:	68c3      	ldr	r3, [r0, #12]
 80056e0:	63ab      	str	r3, [r5, #56]	; 0x38

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 80056e2:	4284      	cmp	r4, r0
 80056e4:	d01d      	beq.n	8005722 <chMtxUnlock+0x52>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = ctp->realprio;
 80056e6:	6be9      	ldr	r1, [r5, #60]	; 0x3c
      lmp = ctp->mtxlist;
      while (lmp != NULL) {
 80056e8:	b14b      	cbz	r3, 80056fe <chMtxUnlock+0x2e>
 80056ea:	681a      	ldr	r2, [r3, #0]
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d003      	beq.n	80056f8 <chMtxUnlock+0x28>
 80056f0:	6892      	ldr	r2, [r2, #8]
 80056f2:	4291      	cmp	r1, r2
 80056f4:	bf38      	it	cc
 80056f6:	4611      	movcc	r1, r2
            (lmp->queue.next->prio > newprio)) {
          newprio = lmp->queue.next->prio;
        }
        lmp = lmp->next;
 80056f8:	68db      	ldr	r3, [r3, #12]
      while (lmp != NULL) {
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d1f5      	bne.n	80056ea <chMtxUnlock+0x1a>
 80056fe:	4603      	mov	r3, r0
  tqp->next             = tp->queue.next;
 8005700:	6822      	ldr	r2, [r4, #0]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->cnt = (cnt_t)1;
#endif
      tp = queue_fifo_remove(&mp->queue);
      mp->owner = tp;
      mp->next = tp->mtxlist;
 8005702:	6ba6      	ldr	r6, [r4, #56]	; 0x38
      ctp->prio = newprio;
 8005704:	60a9      	str	r1, [r5, #8]

      /* Note, not using chSchWakeupS() becuase that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 8005706:	4620      	mov	r0, r4
 8005708:	601a      	str	r2, [r3, #0]
  tqp->next->queue.prev = (thread_t *)tqp;
 800570a:	6053      	str	r3, [r2, #4]
      mp->next = tp->mtxlist;
 800570c:	e9c3 4602 	strd	r4, r6, [r3, #8]
      tp->mtxlist = mp;
 8005710:	63a3      	str	r3, [r4, #56]	; 0x38
      (void) chSchReadyI(tp);
 8005712:	f7ff fd2b 	bl	800516c <chSchReadyI>
      chSchRescheduleS();
 8005716:	f7ff fdb9 	bl	800528c <chSchRescheduleS>
 800571a:	2300      	movs	r3, #0
 800571c:	f383 8811 	msr	BASEPRI, r3
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  }
#endif

  chSysUnlock();
}
 8005720:	bd70      	pop	{r4, r5, r6, pc}
      mp->owner = NULL;
 8005722:	2300      	movs	r3, #0
 8005724:	60a3      	str	r3, [r4, #8]
 8005726:	2300      	movs	r3, #0
 8005728:	f383 8811 	msr	BASEPRI, r3
}
 800572c:	bd70      	pop	{r4, r5, r6, pc}
 800572e:	bf00      	nop
 8005730:	20000e14 	.word	0x20000e14

08005734 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8005734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8005736:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8005738:	42a0      	cmp	r0, r4
 800573a:	d021      	beq.n	8005780 <chEvtBroadcastFlagsI+0x4c>
 800573c:	460d      	mov	r5, r1
 800573e:	4607      	mov	r7, r0
 8005740:	b341      	cbz	r1, 8005794 <chEvtBroadcastFlagsI+0x60>
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
      ((tp->state == CH_STATE_WTANDEVT) &&
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
    tp->u.rdymsg = MSG_OK;
 8005742:	2600      	movs	r6, #0
 8005744:	e004      	b.n	8005750 <chEvtBroadcastFlagsI+0x1c>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8005746:	2a0b      	cmp	r2, #11
 8005748:	d037      	beq.n	80057ba <chEvtBroadcastFlagsI+0x86>
    elp = elp->next;
 800574a:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 800574c:	42a7      	cmp	r7, r4
 800574e:	d017      	beq.n	8005780 <chEvtBroadcastFlagsI+0x4c>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8005750:	e9d4 3203 	ldrd	r3, r2, [r4, #12]
    elp->flags |= flags;
 8005754:	432b      	orrs	r3, r5
    if ((flags == (eventflags_t)0) ||
 8005756:	4215      	tst	r5, r2
    elp->flags |= flags;
 8005758:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
 800575a:	d0f6      	beq.n	800574a <chEvtBroadcastFlagsI+0x16>
  tp->epending |= events;
 800575c:	e9d4 0101 	ldrd	r0, r1, [r4, #4]
 8005760:	6b43      	ldr	r3, [r0, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
 8005762:	f890 2020 	ldrb.w	r2, [r0, #32]
  tp->epending |= events;
 8005766:	430b      	orrs	r3, r1
  if (((tp->state == CH_STATE_WTOREVT) &&
 8005768:	2a0a      	cmp	r2, #10
  tp->epending |= events;
 800576a:	6343      	str	r3, [r0, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
 800576c:	d1eb      	bne.n	8005746 <chEvtBroadcastFlagsI+0x12>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 800576e:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if (((tp->state == CH_STATE_WTOREVT) &&
 8005770:	4213      	tst	r3, r2
 8005772:	d0ea      	beq.n	800574a <chEvtBroadcastFlagsI+0x16>
    tp->u.rdymsg = MSG_OK;
 8005774:	6246      	str	r6, [r0, #36]	; 0x24
    (void) chSchReadyI(tp);
 8005776:	f7ff fcf9 	bl	800516c <chSchReadyI>
    elp = elp->next;
 800577a:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 800577c:	42a7      	cmp	r7, r4
 800577e:	d1e7      	bne.n	8005750 <chEvtBroadcastFlagsI+0x1c>
}
 8005780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8005782:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if (((tp->state == CH_STATE_WTOREVT) &&
 8005784:	4213      	tst	r3, r2
 8005786:	d002      	beq.n	800578e <chEvtBroadcastFlagsI+0x5a>
    tp->u.rdymsg = MSG_OK;
 8005788:	6245      	str	r5, [r0, #36]	; 0x24
    (void) chSchReadyI(tp);
 800578a:	f7ff fcef 	bl	800516c <chSchReadyI>
    elp = elp->next;
 800578e:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8005790:	42a7      	cmp	r7, r4
 8005792:	d0f5      	beq.n	8005780 <chEvtBroadcastFlagsI+0x4c>
  tp->epending |= events;
 8005794:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
 8005798:	6b41      	ldr	r1, [r0, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
 800579a:	f890 2020 	ldrb.w	r2, [r0, #32]
  tp->epending |= events;
 800579e:	430b      	orrs	r3, r1
  if (((tp->state == CH_STATE_WTOREVT) &&
 80057a0:	2a0a      	cmp	r2, #10
  tp->epending |= events;
 80057a2:	6343      	str	r3, [r0, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
 80057a4:	d0ed      	beq.n	8005782 <chEvtBroadcastFlagsI+0x4e>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 80057a6:	2a0b      	cmp	r2, #11
 80057a8:	d1f1      	bne.n	800578e <chEvtBroadcastFlagsI+0x5a>
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 80057aa:	6a42      	ldr	r2, [r0, #36]	; 0x24
      ((tp->state == CH_STATE_WTANDEVT) &&
 80057ac:	ea32 0303 	bics.w	r3, r2, r3
 80057b0:	d0ea      	beq.n	8005788 <chEvtBroadcastFlagsI+0x54>
    elp = elp->next;
 80057b2:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 80057b4:	42a7      	cmp	r7, r4
 80057b6:	d1ed      	bne.n	8005794 <chEvtBroadcastFlagsI+0x60>
 80057b8:	e7e2      	b.n	8005780 <chEvtBroadcastFlagsI+0x4c>
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 80057ba:	6a42      	ldr	r2, [r0, #36]	; 0x24
      ((tp->state == CH_STATE_WTANDEVT) &&
 80057bc:	ea32 0303 	bics.w	r3, r2, r3
 80057c0:	d1c3      	bne.n	800574a <chEvtBroadcastFlagsI+0x16>
    tp->u.rdymsg = MSG_OK;
 80057c2:	6246      	str	r6, [r0, #36]	; 0x24
    (void) chSchReadyI(tp);
 80057c4:	f7ff fcd2 	bl	800516c <chSchReadyI>
 80057c8:	e7d7      	b.n	800577a <chEvtBroadcastFlagsI+0x46>
 80057ca:	bf00      	nop

080057cc <_core_init>:
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.nextmem = __heap_base__;
 80057cc:	4b02      	ldr	r3, [pc, #8]	; (80057d8 <_core_init+0xc>)
 80057ce:	4903      	ldr	r1, [pc, #12]	; (80057dc <_core_init+0x10>)
  ch_memcore.endmem  = __heap_end__;
 80057d0:	4a03      	ldr	r2, [pc, #12]	; (80057e0 <_core_init+0x14>)
 80057d2:	e9c3 1200 	strd	r1, r2, [r3]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.nextmem = &static_heap[0];
  ch_memcore.endmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 80057d6:	4770      	bx	lr
 80057d8:	20000e8c 	.word	0x20000e8c
 80057dc:	20001930 	.word	0x20001930
 80057e0:	20030000 	.word	0x20030000

080057e4 <chCoreAllocAlignedWithOffsetI>:
 *
 * @iclass
 */
void *chCoreAllocAlignedWithOffsetI(size_t size,
                                    unsigned align,
                                    size_t offset) {
 80057e4:	b470      	push	{r4, r5, r6}

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  size = MEM_ALIGN_NEXT(size, align);
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 80057e6:	4d0b      	ldr	r5, [pc, #44]	; (8005814 <chCoreAllocAlignedWithOffsetI+0x30>)
  next = p + size;

  /* Considering also the case where there is numeric overflow.*/
  if ((next > ch_memcore.endmem) || (next < ch_memcore.nextmem)) {
 80057e8:	e9d5 6400 	ldrd	r6, r4, [r5]
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 80057ec:	4432      	add	r2, r6
  size = MEM_ALIGN_NEXT(size, align);
 80057ee:	3801      	subs	r0, #1
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 80057f0:	3a01      	subs	r2, #1
  size = MEM_ALIGN_NEXT(size, align);
 80057f2:	1843      	adds	r3, r0, r1
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 80057f4:	1850      	adds	r0, r2, r1
  size = MEM_ALIGN_NEXT(size, align);
 80057f6:	4249      	negs	r1, r1
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 80057f8:	4008      	ands	r0, r1
  size = MEM_ALIGN_NEXT(size, align);
 80057fa:	4019      	ands	r1, r3
  next = p + size;
 80057fc:	4401      	add	r1, r0
  if ((next > ch_memcore.endmem) || (next < ch_memcore.nextmem)) {
 80057fe:	428c      	cmp	r4, r1
 8005800:	d304      	bcc.n	800580c <chCoreAllocAlignedWithOffsetI+0x28>
 8005802:	428e      	cmp	r6, r1
 8005804:	d802      	bhi.n	800580c <chCoreAllocAlignedWithOffsetI+0x28>
    return NULL;
  }

  ch_memcore.nextmem = next;
 8005806:	6029      	str	r1, [r5, #0]

  return p;
}
 8005808:	bc70      	pop	{r4, r5, r6}
 800580a:	4770      	bx	lr
    return NULL;
 800580c:	2000      	movs	r0, #0
}
 800580e:	bc70      	pop	{r4, r5, r6}
 8005810:	4770      	bx	lr
 8005812:	bf00      	nop
 8005814:	20000e8c 	.word	0x20000e8c

08005818 <chCoreAllocAlignedWithOffset>:
 *
 * @api
 */
void *chCoreAllocAlignedWithOffset(size_t size,
                                   unsigned align,
                                   size_t offset) {
 8005818:	b4f0      	push	{r4, r5, r6, r7}
 800581a:	2320      	movs	r3, #32
 800581c:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 8005820:	4d0d      	ldr	r5, [pc, #52]	; (8005858 <chCoreAllocAlignedWithOffset+0x40>)
  if ((next > ch_memcore.endmem) || (next < ch_memcore.nextmem)) {
 8005822:	e9d5 7400 	ldrd	r7, r4, [r5]
 8005826:	1e4e      	subs	r6, r1, #1
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 8005828:	443a      	add	r2, r7
  size = MEM_ALIGN_NEXT(size, align);
 800582a:	1983      	adds	r3, r0, r6
 800582c:	4249      	negs	r1, r1
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 800582e:	1990      	adds	r0, r2, r6
  size = MEM_ALIGN_NEXT(size, align);
 8005830:	400b      	ands	r3, r1
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
 8005832:	4008      	ands	r0, r1
  next = p + size;
 8005834:	4403      	add	r3, r0
  if ((next > ch_memcore.endmem) || (next < ch_memcore.nextmem)) {
 8005836:	42a3      	cmp	r3, r4
 8005838:	d807      	bhi.n	800584a <chCoreAllocAlignedWithOffset+0x32>
 800583a:	429f      	cmp	r7, r3
 800583c:	d805      	bhi.n	800584a <chCoreAllocAlignedWithOffset+0x32>
  ch_memcore.nextmem = next;
 800583e:	602b      	str	r3, [r5, #0]
 8005840:	2300      	movs	r3, #0
 8005842:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocAlignedWithOffsetI(size, align, offset);
  chSysUnlock();

  return p;
}
 8005846:	bcf0      	pop	{r4, r5, r6, r7}
 8005848:	4770      	bx	lr
    return NULL;
 800584a:	2000      	movs	r0, #0
 800584c:	2300      	movs	r3, #0
 800584e:	f383 8811 	msr	BASEPRI, r3
}
 8005852:	bcf0      	pop	{r4, r5, r6, r7}
 8005854:	4770      	bx	lr
 8005856:	bf00      	nop
 8005858:	20000e8c 	.word	0x20000e8c

0800585c <_heap_init>:
 *
 * @notapi
 */
void _heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
 800585c:	4b04      	ldr	r3, [pc, #16]	; (8005870 <_heap_init+0x14>)
 800585e:	4a05      	ldr	r2, [pc, #20]	; (8005874 <_heap_init+0x18>)
 8005860:	601a      	str	r2, [r3, #0]
  H_NEXT(&default_heap.header) = NULL;
  H_PAGES(&default_heap.header) = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 8005862:	f103 000c 	add.w	r0, r3, #12
  H_NEXT(&default_heap.header) = NULL;
 8005866:	2200      	movs	r2, #0
  H_PAGES(&default_heap.header) = 0;
 8005868:	e9c3 2201 	strd	r2, r2, [r3, #4]
  chMtxObjectInit(&default_heap.mtx);
 800586c:	f7ff beb0 	b.w	80055d0 <chMtxObjectInit>
 8005870:	20000e94 	.word	0x20000e94
 8005874:	08005819 	.word	0x08005819

08005878 <chHeapFree>:
 *
 * @param[in] p         pointer to the memory block to be freed
 *
 * @api
 */
void chHeapFree(void *p) {
 8005878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  chDbgCheck((p != NULL) && MEM_IS_ALIGNED(p, CH_HEAP_ALIGNMENT));

  /*lint -save -e9087 [11.3] Safe cast.*/
  hp = (heap_header_t *)p - 1U;
  /*lint -restore*/
  heapp = H_HEAP(hp);
 800587a:	e950 5302 	ldrd	r5, r3, [r0, #-8]
  qp = &heapp->header;

  /* Size is converted in number of elementary allocation units.*/
  H_PAGES(hp) = MEM_ALIGN_NEXT(H_SIZE(hp),
 800587e:	3307      	adds	r3, #7
                               CH_HEAP_ALIGNMENT) / CH_HEAP_ALIGNMENT;
 8005880:	08db      	lsrs	r3, r3, #3

  /* Taking heap mutex/semaphore.*/
  H_LOCK(heapp);
 8005882:	f105 070c 	add.w	r7, r5, #12
  H_PAGES(hp) = MEM_ALIGN_NEXT(H_SIZE(hp),
 8005886:	f840 3c04 	str.w	r3, [r0, #-4]
void chHeapFree(void *p) {
 800588a:	4606      	mov	r6, r0
  hp = (heap_header_t *)p - 1U;
 800588c:	f1a0 0408 	sub.w	r4, r0, #8
  qp = &heapp->header;
 8005890:	3504      	adds	r5, #4
  H_LOCK(heapp);
 8005892:	4638      	mov	r0, r7
 8005894:	f7ff fea2 	bl	80055dc <chMtxLock>
  qp = &heapp->header;
 8005898:	462b      	mov	r3, r5

  while (true) {
    chDbgAssert((hp < qp) || (hp >= H_LIMIT(qp)), "within free block");

    if (((qp == &heapp->header) || (hp > qp)) &&
 800589a:	42ab      	cmp	r3, r5
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	d001      	beq.n	80058a4 <chHeapFree+0x2c>
 80058a0:	429c      	cmp	r4, r3
 80058a2:	d902      	bls.n	80058aa <chHeapFree+0x32>
 80058a4:	b11a      	cbz	r2, 80058ae <chHeapFree+0x36>
        ((H_NEXT(qp) == NULL) || (hp < H_NEXT(qp)))) {
 80058a6:	4294      	cmp	r4, r2
 80058a8:	d301      	bcc.n	80058ae <chHeapFree+0x36>
void chHeapFree(void *p) {
 80058aa:	4613      	mov	r3, r2
 80058ac:	e7f5      	b.n	800589a <chHeapFree+0x22>
      /* Insertion after qp.*/
      H_NEXT(hp) = H_NEXT(qp);
      H_NEXT(qp) = hp;
      /* Verifies if the newly inserted block should be merged.*/
      if (H_LIMIT(hp) == H_NEXT(hp)) {
 80058ae:	f856 0c04 	ldr.w	r0, [r6, #-4]
      H_NEXT(hp) = H_NEXT(qp);
 80058b2:	f846 2c08 	str.w	r2, [r6, #-8]
      H_NEXT(qp) = hp;
 80058b6:	601c      	str	r4, [r3, #0]
      if (H_LIMIT(hp) == H_NEXT(hp)) {
 80058b8:	1c45      	adds	r5, r0, #1
 80058ba:	f856 1c08 	ldr.w	r1, [r6, #-8]
 80058be:	eb04 02c5 	add.w	r2, r4, r5, lsl #3
 80058c2:	4291      	cmp	r1, r2
 80058c4:	d00d      	beq.n	80058e2 <chHeapFree+0x6a>
        /* Merge with the next block.*/
        H_PAGES(hp) += H_PAGES(H_NEXT(hp)) + 1U;
        H_NEXT(hp) = H_NEXT(H_NEXT(hp));
      }
      if ((H_LIMIT(qp) == hp)) {
 80058c6:	685a      	ldr	r2, [r3, #4]
 80058c8:	3201      	adds	r2, #1
 80058ca:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 80058ce:	42ac      	cmp	r4, r5
        /* Merge with the previous block.*/
        H_PAGES(qp) += H_PAGES(hp) + 1U;
 80058d0:	bf04      	itt	eq
 80058d2:	1812      	addeq	r2, r2, r0
        H_NEXT(qp) = H_NEXT(hp);
 80058d4:	e9c3 1200 	strdeq	r1, r2, [r3]
    }
    qp = H_NEXT(qp);
  }

  /* Releasing heap mutex/semaphore.*/
  H_UNLOCK(heapp);
 80058d8:	4638      	mov	r0, r7

  return;
}
 80058da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  H_UNLOCK(heapp);
 80058de:	f7ff bef7 	b.w	80056d0 <chMtxUnlock>
        H_NEXT(hp) = H_NEXT(H_NEXT(hp));
 80058e2:	e9d1 1000 	ldrd	r1, r0, [r1]
        H_PAGES(hp) += H_PAGES(H_NEXT(hp)) + 1U;
 80058e6:	4428      	add	r0, r5
        H_NEXT(hp) = H_NEXT(H_NEXT(hp));
 80058e8:	f846 1c08 	str.w	r1, [r6, #-8]
        H_PAGES(hp) += H_PAGES(H_NEXT(hp)) + 1U;
 80058ec:	f846 0c04 	str.w	r0, [r6, #-4]
 80058f0:	e7e9      	b.n	80058c6 <chHeapFree+0x4e>
 80058f2:	bf00      	nop

080058f4 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 80058f4:	b410      	push	{r4}
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 80058f6:	2400      	movs	r4, #0
 80058f8:	6004      	str	r4, [r0, #0]
  mp->object_size = size;
  mp->align = align;
 80058fa:	e9c0 1201 	strd	r1, r2, [r0, #4]
  mp->provider = provider;
 80058fe:	60c3      	str	r3, [r0, #12]
}
 8005900:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005904:	4770      	bx	lr
 8005906:	bf00      	nop

08005908 <chCoreAllocAlignedI>:
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 8005908:	2200      	movs	r2, #0
 800590a:	f7ff bf6b 	b.w	80057e4 <chCoreAllocAlignedWithOffsetI>
 800590e:	bf00      	nop

08005910 <_factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void _factory_init(void) {
 8005910:	b570      	push	{r4, r5, r6, lr}

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 8005912:	4c13      	ldr	r4, [pc, #76]	; (8005960 <_factory_init+0x50>)
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 8005914:	4d13      	ldr	r5, [pc, #76]	; (8005964 <_factory_init+0x54>)
 8005916:	4620      	mov	r0, r4
 8005918:	f7ff fe5a 	bl	80055d0 <chMtxObjectInit>
  dlp->next = (dyn_element_t *)dlp;
 800591c:	f104 0610 	add.w	r6, r4, #16
 8005920:	462b      	mov	r3, r5
 8005922:	f104 0014 	add.w	r0, r4, #20
 8005926:	2204      	movs	r2, #4
 8005928:	2114      	movs	r1, #20
 800592a:	6126      	str	r6, [r4, #16]
 800592c:	f7ff ffe2 	bl	80058f4 <chPoolObjectInitAligned>
 8005930:	f104 0624 	add.w	r6, r4, #36	; 0x24
 8005934:	462b      	mov	r3, r5
 8005936:	2204      	movs	r2, #4
 8005938:	211c      	movs	r1, #28
 800593a:	f104 0528 	add.w	r5, r4, #40	; 0x28
 800593e:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 8005942:	e9c4 6509 	strd	r6, r5, [r4, #36]	; 0x24
 8005946:	f7ff ffd5 	bl	80058f4 <chPoolObjectInitAligned>
 800594a:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 800594e:	f104 0240 	add.w	r2, r4, #64	; 0x40
 8005952:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005956:	e9c4 120f 	strd	r1, r2, [r4, #60]	; 0x3c
 800595a:	6463      	str	r3, [r4, #68]	; 0x44
  dyn_list_init(&ch_factory.fifo_list);
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
#endif
}
 800595c:	bd70      	pop	{r4, r5, r6, pc}
 800595e:	bf00      	nop
 8005960:	20000eb0 	.word	0x20000eb0
 8005964:	08005909 	.word	0x08005909

08005968 <SVC_Handler>:
/*lint -restore*/
  struct port_extctx *ctxp;

#if CORTEX_USE_FPU
  /* Enforcing unstacking of the FP part of the context.*/
  FPU->FPCCR &= ~FPU_FPCCR_LSPACT_Msk;
 8005968:	4a06      	ldr	r2, [pc, #24]	; (8005984 <SVC_Handler+0x1c>)
 800596a:	6853      	ldr	r3, [r2, #4]
 800596c:	f023 0301 	bic.w	r3, r3, #1
 8005970:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8005972:	f3ef 8309 	mrs	r3, PSP
  /* The port_extctx structure is pointed by the PSP register.*/
  ctxp = (struct port_extctx *)__get_PSP();

  /* Discarding the current exception context and positioning the stack to
     point to the real one.*/
  ctxp++;
 8005976:	3368      	adds	r3, #104	; 0x68
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8005978:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800597c:	2300      	movs	r3, #0
 800597e:	f383 8811 	msr	BASEPRI, r3
  /* Restoring real position of the original stack frame.*/
  __set_PSP((uint32_t)ctxp);

  /* Restoring the normal interrupts status.*/
  port_unlock_from_isr();
}
 8005982:	4770      	bx	lr
 8005984:	e000ef30 	.word	0xe000ef30

08005988 <_port_irq_epilogue>:
 8005988:	2320      	movs	r3, #32
 800598a:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 800598e:	4b12      	ldr	r3, [pc, #72]	; (80059d8 <_port_irq_epilogue+0x50>)
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8005996:	d102      	bne.n	800599e <_port_irq_epilogue+0x16>
 8005998:	f383 8811 	msr	BASEPRI, r3
 800599c:	4770      	bx	lr
void _port_irq_epilogue(void) {
 800599e:	b510      	push	{r4, lr}
  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
  return __builtin_arm_get_fpscr();
#else
  uint32_t result;

  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 80059a0:	eef1 3a10 	vmrs	r3, fpscr
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80059a4:	f3ef 8409 	mrs	r4, PSP
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
#if CORTEX_USE_FPU == TRUE
    ctxp->fpscr = (regarm_t)FPU->FPDSCR;
 80059a8:	4b0c      	ldr	r3, [pc, #48]	; (80059dc <_port_irq_epilogue+0x54>)
    ctxp->xpsr = (regarm_t)0x01000000;
 80059aa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    ctxp->fpscr = (regarm_t)FPU->FPDSCR;
 80059ae:	68db      	ldr	r3, [r3, #12]
 80059b0:	f844 3c08 	str.w	r3, [r4, #-8]
    ctxp->xpsr = (regarm_t)0x01000000;
 80059b4:	f844 2c4c 	str.w	r2, [r4, #-76]
    ctxp--;
 80059b8:	f1a4 0368 	sub.w	r3, r4, #104	; 0x68
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80059bc:	f383 8809 	msr	PSP, r3
    /* Writing back the modified PSP value.*/
    __set_PSP((uint32_t)ctxp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 80059c0:	f7ff fc88 	bl	80052d4 <chSchIsPreemptionRequired>
 80059c4:	b118      	cbz	r0, 80059ce <_port_irq_epilogue+0x46>
      /* Preemption is required we need to enforce a context switch.*/
      ctxp->pc = (regarm_t)_port_switch_from_isr;
 80059c6:	4b06      	ldr	r3, [pc, #24]	; (80059e0 <_port_irq_epilogue+0x58>)
 80059c8:	f844 3c50 	str.w	r3, [r4, #-80]
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 80059cc:	bd10      	pop	{r4, pc}
      ctxp->pc = (regarm_t)_port_exit_from_isr;
 80059ce:	4b05      	ldr	r3, [pc, #20]	; (80059e4 <_port_irq_epilogue+0x5c>)
 80059d0:	f844 3c50 	str.w	r3, [r4, #-80]
}
 80059d4:	bd10      	pop	{r4, pc}
 80059d6:	bf00      	nop
 80059d8:	e000ed00 	.word	0xe000ed00
 80059dc:	e000ef30 	.word	0xe000ef30
 80059e0:	08000335 	.word	0x08000335
 80059e4:	08000338 	.word	0x08000338

080059e8 <_fini>:
__attribute__((used))
 80059e8:	4770      	bx	lr
 80059ea:	bf00      	nop

080059ec <DR16_initDBus>:
/**
 * @brief start the uart driver for receiving from DR16
 * @note This will configure @p DR16_UART_DRIVER appropriately
 */
void DR16_initDBus(void)
{
 80059ec:	b510      	push	{r4, lr}
		100000,						 //baud rate 100k
		USART_CR1_M | USART_CR1_PCE, //parity control enable, 8+1 bits
		USART_CR2_LBDL,				 //10 bit break detection
		0};

	uartStart(&DR16_UART_DRIVER, &s_DR16_UART_Config);
 80059ee:	4c05      	ldr	r4, [pc, #20]	; (8005a04 <DR16_initDBus+0x18>)
 80059f0:	4905      	ldr	r1, [pc, #20]	; (8005a08 <DR16_initDBus+0x1c>)
 80059f2:	4620      	mov	r0, r4
 80059f4:	f7fb fc38 	bl	8001268 <uartStart>
	dmaStreamFree(DR16_UART_DRIVER.dmatx);
 80059f8:	6a20      	ldr	r0, [r4, #32]
}
 80059fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	dmaStreamFree(DR16_UART_DRIVER.dmatx);
 80059fe:	f7fc bef7 	b.w	80027f0 <dmaStreamFree>
 8005a02:	bf00      	nop
 8005a04:	20000c38 	.word	0x20000c38
 8005a08:	08006780 	.word	0x08006780

08005a0c <get_descriptor>:
                                           uint16_t lang)
{

    (void)usbp;
    (void)lang;
    switch (dtype)
 8005a0c:	2902      	cmp	r1, #2
 8005a0e:	d006      	beq.n	8005a1e <get_descriptor+0x12>
 8005a10:	2903      	cmp	r1, #3
 8005a12:	d006      	beq.n	8005a22 <get_descriptor+0x16>
 8005a14:	2901      	cmp	r1, #1
        return &vcom_configuration_descriptor;
    case USB_DESCRIPTOR_STRING:
        if (dindex < 4)
            return &vcom_strings[dindex];
    }
    return NULL;
 8005a16:	4806      	ldr	r0, [pc, #24]	; (8005a30 <get_descriptor+0x24>)
 8005a18:	bf18      	it	ne
 8005a1a:	2000      	movne	r0, #0
 8005a1c:	4770      	bx	lr
        return &vcom_configuration_descriptor;
 8005a1e:	4805      	ldr	r0, [pc, #20]	; (8005a34 <get_descriptor+0x28>)
 8005a20:	4770      	bx	lr
        if (dindex < 4)
 8005a22:	2a03      	cmp	r2, #3
            return &vcom_strings[dindex];
 8005a24:	bf9a      	itte	ls
 8005a26:	4804      	ldrls	r0, [pc, #16]	; (8005a38 <get_descriptor+0x2c>)
 8005a28:	eb00 00c2 	addls.w	r0, r0, r2, lsl #3
    return NULL;
 8005a2c:	2000      	movhi	r0, #0
}
 8005a2e:	4770      	bx	lr
 8005a30:	0800684c 	.word	0x0800684c
 8005a34:	08006800 	.word	0x08006800
 8005a38:	080068d4 	.word	0x080068d4

08005a3c <sof_handler>:

/*
 * Handles the USB driver global events.
 */
static void sof_handler(USBDriver *usbp)
{
 8005a3c:	b508      	push	{r3, lr}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005a3e:	2320      	movs	r3, #32
 8005a40:	f383 8811 	msr	BASEPRI, r3

    (void)usbp;

    osalSysLockFromISR();
    sduSOFHookI(&SDU1);
 8005a44:	4803      	ldr	r0, [pc, #12]	; (8005a54 <sof_handler+0x18>)
 8005a46:	f7fb fb41 	bl	80010cc <sduSOFHookI>
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	f383 8811 	msr	BASEPRI, r3
    osalSysUnlockFromISR();
}
 8005a50:	bd08      	pop	{r3, pc}
 8005a52:	bf00      	nop
 8005a54:	20000ef8 	.word	0x20000ef8

08005a58 <usb_event>:
{
 8005a58:	b510      	push	{r4, lr}
    switch (event)
 8005a5a:	2905      	cmp	r1, #5
 8005a5c:	d80d      	bhi.n	8005a7a <usb_event+0x22>
 8005a5e:	e8df f001 	tbb	[pc, r1]
 8005a62:	0c21      	.short	0x0c21
 8005a64:	0321210d 	.word	0x0321210d
 8005a68:	2320      	movs	r3, #32
 8005a6a:	f383 8811 	msr	BASEPRI, r3
        sduWakeupHookI(&SDU1);
 8005a6e:	4812      	ldr	r0, [pc, #72]	; (8005ab8 <usb_event+0x60>)
 8005a70:	f7fb facc 	bl	800100c <sduWakeupHookI>
 8005a74:	2300      	movs	r3, #0
 8005a76:	f383 8811 	msr	BASEPRI, r3
}
 8005a7a:	bd10      	pop	{r4, pc}
 8005a7c:	4604      	mov	r4, r0
 8005a7e:	2320      	movs	r3, #32
 8005a80:	f383 8811 	msr	BASEPRI, r3
        usbInitEndpointI(usbp, USBD1_DATA_REQUEST_EP, &ep1config);
 8005a84:	4a0d      	ldr	r2, [pc, #52]	; (8005abc <usb_event+0x64>)
 8005a86:	2101      	movs	r1, #1
 8005a88:	f7fb fc1c 	bl	80012c4 <usbInitEndpointI>
        usbInitEndpointI(usbp, USBD1_INTERRUPT_REQUEST_EP, &ep2config);
 8005a8c:	4620      	mov	r0, r4
 8005a8e:	4a0c      	ldr	r2, [pc, #48]	; (8005ac0 <usb_event+0x68>)
 8005a90:	2102      	movs	r1, #2
 8005a92:	f7fb fc17 	bl	80012c4 <usbInitEndpointI>
        sduConfigureHookI(&SDU1);
 8005a96:	4808      	ldr	r0, [pc, #32]	; (8005ab8 <usb_event+0x60>)
 8005a98:	f7fb fac4 	bl	8001024 <sduConfigureHookI>
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	f383 8811 	msr	BASEPRI, r3
}
 8005aa2:	bd10      	pop	{r4, pc}
 8005aa4:	2320      	movs	r3, #32
 8005aa6:	f383 8811 	msr	BASEPRI, r3
        sduSuspendHookI(&SDU1);
 8005aaa:	4803      	ldr	r0, [pc, #12]	; (8005ab8 <usb_event+0x60>)
 8005aac:	f7fb fa90 	bl	8000fd0 <sduSuspendHookI>
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	f383 8811 	msr	BASEPRI, r3
}
 8005ab6:	bd10      	pop	{r4, pc}
 8005ab8:	20000ef8 	.word	0x20000ef8
 8005abc:	080067a0 	.word	0x080067a0
 8005ac0:	080067c4 	.word	0x080067c4

08005ac4 <setup_USB>:

/**
 * @brief Initializes USBD1 and serial-over-USB CDC driver SDU1
 */
void setup_USB(void)
{
 8005ac4:	b538      	push	{r3, r4, r5, lr}
    sduObjectInit(&SDU1);
 8005ac6:	4d0c      	ldr	r5, [pc, #48]	; (8005af8 <setup_USB+0x34>)
    sduStart(&SDU1, &serusbcfg);
    usbDisconnectBus(serusbcfg.usbp);
 8005ac8:	4c0c      	ldr	r4, [pc, #48]	; (8005afc <setup_USB+0x38>)
    sduObjectInit(&SDU1);
 8005aca:	4628      	mov	r0, r5
 8005acc:	f7fb fa3a 	bl	8000f44 <sduObjectInit>
    sduStart(&SDU1, &serusbcfg);
 8005ad0:	4628      	mov	r0, r5
 8005ad2:	490b      	ldr	r1, [pc, #44]	; (8005b00 <setup_USB+0x3c>)
 8005ad4:	f7fb fa62 	bl	8000f9c <sduStart>
    usbDisconnectBus(serusbcfg.usbp);
 8005ad8:	6d62      	ldr	r2, [r4, #84]	; 0x54
    usbStart(serusbcfg.usbp, &usbcfg);
 8005ada:	490a      	ldr	r1, [pc, #40]	; (8005b04 <setup_USB+0x40>)
    usbDisconnectBus(serusbcfg.usbp);
 8005adc:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8005ade:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005ae2:	6393      	str	r3, [r2, #56]	; 0x38
    usbStart(serusbcfg.usbp, &usbcfg);
 8005ae4:	4620      	mov	r0, r4
 8005ae6:	f7fb fbdb 	bl	80012a0 <usbStart>
    usbConnectBus(serusbcfg.usbp);
 8005aea:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005aec:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8005aee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005af2:	6393      	str	r3, [r2, #56]	; 0x38
};
 8005af4:	bd38      	pop	{r3, r4, r5, pc}
 8005af6:	bf00      	nop
 8005af8:	20000ef8 	.word	0x20000ef8
 8005afc:	20000a60 	.word	0x20000a60
 8005b00:	080067e8 	.word	0x080067e8
 8005b04:	080067f0 	.word	0x080067f0

08005b08 <Flash_SectorBegin>:
 * @param sector Sector to retrieve the beginning address of.
 * @return First address (inclusive) of @p sector.
 */
uint8_t *Flash_SectorBegin(flashsector_t sector)
{
    if (sector >= 24)
 8005b08:	2817      	cmp	r0, #23
 8005b0a:	d826      	bhi.n	8005b5a <Flash_SectorBegin+0x52>
 8005b0c:	4603      	mov	r3, r0
        return 0;
    uint8_t *address = (uint8_t *)FLASH_BASE;
    while (sector > 0)
 8005b0e:	b308      	cbz	r0, 8005b54 <Flash_SectorBegin+0x4c>
 8005b10:	f1a0 020d 	sub.w	r2, r0, #13
{
 8005b14:	b410      	push	{r4}
    uint8_t *address = (uint8_t *)FLASH_BASE;
 8005b16:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8005b1a:	e009      	b.n	8005b30 <Flash_SectorBegin+0x28>
    else if (sector == 4)
 8005b1c:	2904      	cmp	r1, #4
    else if (sector >= 5 && sector <= 11)
 8005b1e:	f1a1 0405 	sub.w	r4, r1, #5
    else if (sector == 4)
 8005b22:	d014      	beq.n	8005b4e <Flash_SectorBegin+0x46>
    else if (sector >= 5 && sector <= 11)
 8005b24:	2c06      	cmp	r4, #6
 8005b26:	d801      	bhi.n	8005b2c <Flash_SectorBegin+0x24>
 8005b28:	f500 3000 	add.w	r0, r0, #131072	; 0x20000
 8005b2c:	3a01      	subs	r2, #1
    while (sector > 0)
 8005b2e:	b15b      	cbz	r3, 8005b48 <Flash_SectorBegin+0x40>
    {
        --sector;
 8005b30:	3b01      	subs	r3, #1
 8005b32:	2a0b      	cmp	r2, #11
 8005b34:	bf94      	ite	ls
 8005b36:	4611      	movls	r1, r2
 8005b38:	4619      	movhi	r1, r3
    if (sector <= 3)
 8005b3a:	2903      	cmp	r1, #3
 8005b3c:	d8ee      	bhi.n	8005b1c <Flash_SectorBegin+0x14>
 8005b3e:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 8005b42:	3a01      	subs	r2, #1
    while (sector > 0)
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d1f3      	bne.n	8005b30 <Flash_SectorBegin+0x28>
        address += Flash_SectorSize(sector);
    }
    return address;
}
 8005b48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b4c:	4770      	bx	lr
 8005b4e:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 8005b52:	e7eb      	b.n	8005b2c <Flash_SectorBegin+0x24>
    uint8_t *address = (uint8_t *)FLASH_BASE;
 8005b54:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
}
 8005b58:	4770      	bx	lr
        return 0;
 8005b5a:	2000      	movs	r0, #0
 8005b5c:	4770      	bx	lr
 8005b5e:	bf00      	nop

08005b60 <_Z18swi2c_writeByte_A8hhPh.constprop.2>:
	swi2c_stop();
	if (pbyte) *pbyte = byte;
	return 1;
}

uint8_t swi2c_writeByte_A8(uint8_t dev_addr, uint8_t addr, uint8_t* pbyte)
 8005b60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	palClearLine(LINE_I2);
 8005b64:	4d5d      	ldr	r5, [pc, #372]	; (8005cdc <_Z18swi2c_writeByte_A8hhPh.constprop.2+0x17c>)
 8005b66:	f04f 0a01 	mov.w	sl, #1
uint8_t swi2c_writeByte_A8(uint8_t dev_addr, uint8_t addr, uint8_t* pbyte)
 8005b6a:	4680      	mov	r8, r0
	palClearLine(LINE_I2);
 8005b6c:	f8a5 a01a 	strh.w	sl, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005b70:	4650      	mov	r0, sl
uint8_t swi2c_writeByte_A8(uint8_t dev_addr, uint8_t addr, uint8_t* pbyte)
 8005b72:	460f      	mov	r7, r1
	chThdSleepMicroseconds(1.5);
 8005b74:	f7ff fc9c 	bl	80054b0 <chThdSleep>
	palClearLine(LINE_I1);
 8005b78:	2302      	movs	r3, #2
 8005b7a:	836b      	strh	r3, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005b7c:	4650      	mov	r0, sl
 8005b7e:	f7ff fc97 	bl	80054b0 <chThdSleep>
 8005b82:	2407      	movs	r4, #7
		if (data & (1 << bit)) palSetLine(LINE_I2);
 8005b84:	f04f 0bf2 	mov.w	fp, #242	; 0xf2
 8005b88:	fa4b f304 	asr.w	r3, fp, r4
 8005b8c:	07db      	lsls	r3, r3, #31
	chThdSleepMicroseconds(1.5);
 8005b8e:	f04f 0001 	mov.w	r0, #1
		palSetLine(LINE_I1);
 8005b92:	f04f 0902 	mov.w	r9, #2
		if (data & (1 << bit)) palSetLine(LINE_I2);
 8005b96:	f140 8089 	bpl.w	8005cac <_Z18swi2c_writeByte_A8hhPh.constprop.2+0x14c>
 8005b9a:	f8a5 a018 	strh.w	sl, [r5, #24]
	chThdSleepMicroseconds(1.5);
 8005b9e:	f7ff fc87 	bl	80054b0 <chThdSleep>
 8005ba2:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 8005ba4:	f8a5 9018 	strh.w	r9, [r5, #24]
	chThdSleepMicroseconds(1.5);
 8005ba8:	f7ff fc82 	bl	80054b0 <chThdSleep>
 8005bac:	2001      	movs	r0, #1
 8005bae:	f7ff fc7f 	bl	80054b0 <chThdSleep>
 8005bb2:	3c01      	subs	r4, #1
		palClearLine(LINE_I1);
 8005bb4:	f8a5 901a 	strh.w	r9, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005bb8:	2001      	movs	r0, #1
 8005bba:	f7ff fc79 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 8005bbe:	1c61      	adds	r1, r4, #1
 8005bc0:	d1e2      	bne.n	8005b88 <_Z18swi2c_writeByte_A8hhPh.constprop.2+0x28>
	palClearLine(LINE_I2);
 8005bc2:	4d46      	ldr	r5, [pc, #280]	; (8005cdc <_Z18swi2c_writeByte_A8hhPh.constprop.2+0x17c>)
 8005bc4:	f04f 0901 	mov.w	r9, #1
	chThdSleepMicroseconds(1.5);
 8005bc8:	4648      	mov	r0, r9
	palSetLine(LINE_I1);
 8005bca:	2602      	movs	r6, #2
	palClearLine(LINE_I2);
 8005bcc:	f8a5 901a 	strh.w	r9, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005bd0:	f7ff fc6e 	bl	80054b0 <chThdSleep>
 8005bd4:	4648      	mov	r0, r9
	palSetLine(LINE_I1);
 8005bd6:	832e      	strh	r6, [r5, #24]
	chThdSleepMicroseconds(1.5);
 8005bd8:	f7ff fc6a 	bl	80054b0 <chThdSleep>
	palClearLine(LINE_I1);
 8005bdc:	836e      	strh	r6, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005bde:	4648      	mov	r0, r9
 8005be0:	f7ff fc66 	bl	80054b0 <chThdSleep>
 8005be4:	2407      	movs	r4, #7
		if (data & (1 << bit)) palSetLine(LINE_I2);
 8005be6:	fa48 f304 	asr.w	r3, r8, r4
 8005bea:	07db      	lsls	r3, r3, #31
 8005bec:	bf4c      	ite	mi
 8005bee:	f8a5 9018 	strhmi.w	r9, [r5, #24]
		else palClearLine(LINE_I2);
 8005bf2:	f8a5 901a 	strhpl.w	r9, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005bf6:	f04f 0001 	mov.w	r0, #1
 8005bfa:	bf58      	it	pl
 8005bfc:	2001      	movpl	r0, #1
 8005bfe:	f7ff fc57 	bl	80054b0 <chThdSleep>
 8005c02:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 8005c04:	832e      	strh	r6, [r5, #24]
	chThdSleepMicroseconds(1.5);
 8005c06:	f7ff fc53 	bl	80054b0 <chThdSleep>
 8005c0a:	2001      	movs	r0, #1
 8005c0c:	f7ff fc50 	bl	80054b0 <chThdSleep>
 8005c10:	3c01      	subs	r4, #1
		palClearLine(LINE_I1);
 8005c12:	836e      	strh	r6, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005c14:	2001      	movs	r0, #1
 8005c16:	f7ff fc4b 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 8005c1a:	1c61      	adds	r1, r4, #1
 8005c1c:	d1e3      	bne.n	8005be6 <_Z18swi2c_writeByte_A8hhPh.constprop.2+0x86>
	palClearLine(LINE_I2);
 8005c1e:	4d2f      	ldr	r5, [pc, #188]	; (8005cdc <_Z18swi2c_writeByte_A8hhPh.constprop.2+0x17c>)
 8005c20:	2401      	movs	r4, #1
	chThdSleepMicroseconds(1.5);
 8005c22:	4620      	mov	r0, r4
	palClearLine(LINE_I2);
 8005c24:	836c      	strh	r4, [r5, #26]
	palSetLine(LINE_I1);
 8005c26:	2602      	movs	r6, #2
	chThdSleepMicroseconds(1.5);
 8005c28:	f7ff fc42 	bl	80054b0 <chThdSleep>
 8005c2c:	4620      	mov	r0, r4
	palSetLine(LINE_I1);
 8005c2e:	832e      	strh	r6, [r5, #24]
	chThdSleepMicroseconds(1.5);
 8005c30:	f7ff fc3e 	bl	80054b0 <chThdSleep>
 8005c34:	4620      	mov	r0, r4
	palClearLine(LINE_I1);
 8005c36:	836e      	strh	r6, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005c38:	f7ff fc3a 	bl	80054b0 <chThdSleep>
 8005c3c:	f897 8000 	ldrb.w	r8, [r7]
		else palClearLine(LINE_I2);
 8005c40:	4627      	mov	r7, r4
	swi2c_ack();
	//if (!swi2c_wait_ack()) { swi2c_stop(); return 0; }
	swi2c_write(addr & 0xff);
	swi2c_ack();
	//if (!swi2c_wait_ack()) return 0;
	swi2c_write(*pbyte);
 8005c42:	2407      	movs	r4, #7
		if (data & (1 << bit)) palSetLine(LINE_I2);
 8005c44:	fa48 f304 	asr.w	r3, r8, r4
 8005c48:	07da      	lsls	r2, r3, #31
 8005c4a:	bf4c      	ite	mi
 8005c4c:	832f      	strhmi	r7, [r5, #24]
		else palClearLine(LINE_I2);
 8005c4e:	836f      	strhpl	r7, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005c50:	f04f 0001 	mov.w	r0, #1
 8005c54:	bf58      	it	pl
 8005c56:	2001      	movpl	r0, #1
 8005c58:	f7ff fc2a 	bl	80054b0 <chThdSleep>
 8005c5c:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 8005c5e:	832e      	strh	r6, [r5, #24]
	chThdSleepMicroseconds(1.5);
 8005c60:	f7ff fc26 	bl	80054b0 <chThdSleep>
 8005c64:	2001      	movs	r0, #1
 8005c66:	f7ff fc23 	bl	80054b0 <chThdSleep>
 8005c6a:	3c01      	subs	r4, #1
		palClearLine(LINE_I1);
 8005c6c:	836e      	strh	r6, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005c6e:	2001      	movs	r0, #1
 8005c70:	f7ff fc1e 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 8005c74:	1c63      	adds	r3, r4, #1
 8005c76:	d1e5      	bne.n	8005c44 <_Z18swi2c_writeByte_A8hhPh.constprop.2+0xe4>
	palClearLine(LINE_I2);
 8005c78:	4d18      	ldr	r5, [pc, #96]	; (8005cdc <_Z18swi2c_writeByte_A8hhPh.constprop.2+0x17c>)
 8005c7a:	2401      	movs	r4, #1
	palSetLine(LINE_I1);
 8005c7c:	2602      	movs	r6, #2
	chThdSleepMicroseconds(1.5);
 8005c7e:	4620      	mov	r0, r4
	palClearLine(LINE_I2);
 8005c80:	836c      	strh	r4, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005c82:	f7ff fc15 	bl	80054b0 <chThdSleep>
 8005c86:	4620      	mov	r0, r4
	palSetLine(LINE_I1);
 8005c88:	832e      	strh	r6, [r5, #24]
	chThdSleepMicroseconds(1.5);
 8005c8a:	f7ff fc11 	bl	80054b0 <chThdSleep>
 8005c8e:	4620      	mov	r0, r4
	palClearLine(LINE_I1);
 8005c90:	836e      	strh	r6, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005c92:	f7ff fc0d 	bl	80054b0 <chThdSleep>
 8005c96:	4620      	mov	r0, r4
	palSetLine(LINE_I1);
 8005c98:	832e      	strh	r6, [r5, #24]
	chThdSleepMicroseconds(1.5);
 8005c9a:	f7ff fc09 	bl	80054b0 <chThdSleep>
 8005c9e:	4620      	mov	r0, r4
	palSetLine(LINE_I2);
 8005ca0:	832c      	strh	r4, [r5, #24]
	chThdSleepMicroseconds(1.5);
 8005ca2:	f7ff fc05 	bl	80054b0 <chThdSleep>
	swi2c_ack();
	//if (!swi2c_wait_ack()) return 0;
	swi2c_stop();
	return 1;
}
 8005ca6:	4620      	mov	r0, r4
 8005ca8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	chThdSleepMicroseconds(1.5);
 8005cac:	2001      	movs	r0, #1
		else palClearLine(LINE_I2);
 8005cae:	f8a5 a01a 	strh.w	sl, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005cb2:	f7ff fbfd 	bl	80054b0 <chThdSleep>
 8005cb6:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 8005cb8:	f8a5 9018 	strh.w	r9, [r5, #24]
	chThdSleepMicroseconds(1.5);
 8005cbc:	f7ff fbf8 	bl	80054b0 <chThdSleep>
 8005cc0:	2001      	movs	r0, #1
 8005cc2:	f7ff fbf5 	bl	80054b0 <chThdSleep>
 8005cc6:	3c01      	subs	r4, #1
		palClearLine(LINE_I1);
 8005cc8:	f8a5 901a 	strh.w	r9, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005ccc:	2001      	movs	r0, #1
 8005cce:	f7ff fbef 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 8005cd2:	1c62      	adds	r2, r4, #1
 8005cd4:	f47f af58 	bne.w	8005b88 <_Z18swi2c_writeByte_A8hhPh.constprop.2+0x28>
 8005cd8:	e773      	b.n	8005bc2 <_Z18swi2c_writeByte_A8hhPh.constprop.2+0x62>
 8005cda:	bf00      	nop
 8005cdc:	40021400 	.word	0x40021400

08005ce0 <_Z17swi2c_readByte_A8hhPh.constprop.1>:
uint8_t swi2c_readByte_A8(uint8_t dev_addr, uint8_t addr, uint8_t* pbyte)
 8005ce0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	palClearLine(LINE_I2);
 8005ce4:	4d90      	ldr	r5, [pc, #576]	; (8005f28 <_Z17swi2c_readByte_A8hhPh.constprop.1+0x248>)
 8005ce6:	f04f 0a01 	mov.w	sl, #1
uint8_t swi2c_readByte_A8(uint8_t dev_addr, uint8_t addr, uint8_t* pbyte)
 8005cea:	4680      	mov	r8, r0
	palClearLine(LINE_I2);
 8005cec:	f8a5 a01a 	strh.w	sl, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005cf0:	4650      	mov	r0, sl
uint8_t swi2c_readByte_A8(uint8_t dev_addr, uint8_t addr, uint8_t* pbyte)
 8005cf2:	460e      	mov	r6, r1
	chThdSleepMicroseconds(1.5);
 8005cf4:	f7ff fbdc 	bl	80054b0 <chThdSleep>
	palClearLine(LINE_I1);
 8005cf8:	2302      	movs	r3, #2
 8005cfa:	836b      	strh	r3, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005cfc:	4650      	mov	r0, sl
 8005cfe:	f7ff fbd7 	bl	80054b0 <chThdSleep>
 8005d02:	2407      	movs	r4, #7
		if (data & (1 << bit)) palSetLine(LINE_I2);
 8005d04:	f04f 0bf2 	mov.w	fp, #242	; 0xf2
 8005d08:	fa4b f304 	asr.w	r3, fp, r4
 8005d0c:	07db      	lsls	r3, r3, #31
	chThdSleepMicroseconds(1.5);
 8005d0e:	f04f 0001 	mov.w	r0, #1
		palSetLine(LINE_I1);
 8005d12:	f04f 0902 	mov.w	r9, #2
		if (data & (1 << bit)) palSetLine(LINE_I2);
 8005d16:	f140 80ef 	bpl.w	8005ef8 <_Z17swi2c_readByte_A8hhPh.constprop.1+0x218>
 8005d1a:	f8a5 a018 	strh.w	sl, [r5, #24]
	chThdSleepMicroseconds(1.5);
 8005d1e:	f7ff fbc7 	bl	80054b0 <chThdSleep>
 8005d22:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 8005d24:	f8a5 9018 	strh.w	r9, [r5, #24]
	chThdSleepMicroseconds(1.5);
 8005d28:	f7ff fbc2 	bl	80054b0 <chThdSleep>
 8005d2c:	2001      	movs	r0, #1
 8005d2e:	f7ff fbbf 	bl	80054b0 <chThdSleep>
 8005d32:	3c01      	subs	r4, #1
		palClearLine(LINE_I1);
 8005d34:	f8a5 901a 	strh.w	r9, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005d38:	2001      	movs	r0, #1
 8005d3a:	f7ff fbb9 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 8005d3e:	1c67      	adds	r7, r4, #1
 8005d40:	d1e2      	bne.n	8005d08 <_Z17swi2c_readByte_A8hhPh.constprop.1+0x28>
	palClearLine(LINE_I2);
 8005d42:	4d79      	ldr	r5, [pc, #484]	; (8005f28 <_Z17swi2c_readByte_A8hhPh.constprop.1+0x248>)
 8005d44:	f04f 0901 	mov.w	r9, #1
	chThdSleepMicroseconds(1.5);
 8005d48:	4648      	mov	r0, r9
	palSetLine(LINE_I1);
 8005d4a:	2702      	movs	r7, #2
	palClearLine(LINE_I2);
 8005d4c:	f8a5 901a 	strh.w	r9, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005d50:	f7ff fbae 	bl	80054b0 <chThdSleep>
 8005d54:	4648      	mov	r0, r9
	palSetLine(LINE_I1);
 8005d56:	832f      	strh	r7, [r5, #24]
	chThdSleepMicroseconds(1.5);
 8005d58:	f7ff fbaa 	bl	80054b0 <chThdSleep>
	palClearLine(LINE_I1);
 8005d5c:	836f      	strh	r7, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005d5e:	4648      	mov	r0, r9
 8005d60:	f7ff fba6 	bl	80054b0 <chThdSleep>
 8005d64:	2407      	movs	r4, #7
		if (data & (1 << bit)) palSetLine(LINE_I2);
 8005d66:	fa48 f304 	asr.w	r3, r8, r4
 8005d6a:	07d9      	lsls	r1, r3, #31
 8005d6c:	bf4c      	ite	mi
 8005d6e:	f8a5 9018 	strhmi.w	r9, [r5, #24]
		else palClearLine(LINE_I2);
 8005d72:	f8a5 901a 	strhpl.w	r9, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005d76:	f04f 0001 	mov.w	r0, #1
 8005d7a:	bf58      	it	pl
 8005d7c:	2001      	movpl	r0, #1
 8005d7e:	f7ff fb97 	bl	80054b0 <chThdSleep>
 8005d82:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 8005d84:	832f      	strh	r7, [r5, #24]
	chThdSleepMicroseconds(1.5);
 8005d86:	f7ff fb93 	bl	80054b0 <chThdSleep>
 8005d8a:	2001      	movs	r0, #1
 8005d8c:	f7ff fb90 	bl	80054b0 <chThdSleep>
 8005d90:	3c01      	subs	r4, #1
		palClearLine(LINE_I1);
 8005d92:	836f      	strh	r7, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005d94:	2001      	movs	r0, #1
 8005d96:	f7ff fb8b 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 8005d9a:	1c62      	adds	r2, r4, #1
 8005d9c:	d1e3      	bne.n	8005d66 <_Z17swi2c_readByte_A8hhPh.constprop.1+0x86>
	palClearLine(LINE_I2);
 8005d9e:	4c62      	ldr	r4, [pc, #392]	; (8005f28 <_Z17swi2c_readByte_A8hhPh.constprop.1+0x248>)
 8005da0:	2501      	movs	r5, #1
	palSetLine(LINE_I1);
 8005da2:	2702      	movs	r7, #2
	chThdSleepMicroseconds(1.5);
 8005da4:	4628      	mov	r0, r5
	palClearLine(LINE_I2);
 8005da6:	8365      	strh	r5, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8005da8:	f7ff fb82 	bl	80054b0 <chThdSleep>
 8005dac:	4628      	mov	r0, r5
	palSetLine(LINE_I1);
 8005dae:	8327      	strh	r7, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8005db0:	f7ff fb7e 	bl	80054b0 <chThdSleep>
 8005db4:	4628      	mov	r0, r5
	palClearLine(LINE_I1);
 8005db6:	8367      	strh	r7, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8005db8:	f7ff fb7a 	bl	80054b0 <chThdSleep>
 8005dbc:	4628      	mov	r0, r5
	palSetLine(LINE_I1);
 8005dbe:	8327      	strh	r7, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8005dc0:	f7ff fb76 	bl	80054b0 <chThdSleep>
 8005dc4:	4628      	mov	r0, r5
	palSetLine(LINE_I2);
 8005dc6:	8325      	strh	r5, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8005dc8:	f7ff fb72 	bl	80054b0 <chThdSleep>
 8005dcc:	4628      	mov	r0, r5
	palClearLine(LINE_I2);
 8005dce:	8365      	strh	r5, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8005dd0:	f7ff fb6e 	bl	80054b0 <chThdSleep>
	palClearLine(LINE_I1);
 8005dd4:	8367      	strh	r7, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8005dd6:	4628      	mov	r0, r5
 8005dd8:	f7ff fb6a 	bl	80054b0 <chThdSleep>
		else palClearLine(LINE_I2);
 8005ddc:	462f      	mov	r7, r5
		if (data & (1 << bit)) palSetLine(LINE_I2);
 8005dde:	f04f 0af3 	mov.w	sl, #243	; 0xf3
	chThdSleepMicroseconds(1.5);
 8005de2:	2507      	movs	r5, #7
		if (data & (1 << bit)) palSetLine(LINE_I2);
 8005de4:	fa4a f305 	asr.w	r3, sl, r5
 8005de8:	07db      	lsls	r3, r3, #31
	chThdSleepMicroseconds(1.5);
 8005dea:	f04f 0001 	mov.w	r0, #1
		palSetLine(LINE_I1);
 8005dee:	f04f 0902 	mov.w	r9, #2
		if (data & (1 << bit)) palSetLine(LINE_I2);
 8005df2:	d56b      	bpl.n	8005ecc <_Z17swi2c_readByte_A8hhPh.constprop.1+0x1ec>
 8005df4:	8327      	strh	r7, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8005df6:	f7ff fb5b 	bl	80054b0 <chThdSleep>
 8005dfa:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 8005dfc:	f8a4 9018 	strh.w	r9, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8005e00:	f7ff fb56 	bl	80054b0 <chThdSleep>
 8005e04:	2001      	movs	r0, #1
 8005e06:	f7ff fb53 	bl	80054b0 <chThdSleep>
 8005e0a:	3d01      	subs	r5, #1
		palClearLine(LINE_I1);
 8005e0c:	f8a4 901a 	strh.w	r9, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8005e10:	2001      	movs	r0, #1
 8005e12:	f7ff fb4d 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 8005e16:	1c69      	adds	r1, r5, #1
 8005e18:	d1e4      	bne.n	8005de4 <_Z17swi2c_readByte_A8hhPh.constprop.1+0x104>
	palClearLine(LINE_I2);
 8005e1a:	4c43      	ldr	r4, [pc, #268]	; (8005f28 <_Z17swi2c_readByte_A8hhPh.constprop.1+0x248>)
 8005e1c:	2501      	movs	r5, #1
	chThdSleepMicroseconds(1.5);
 8005e1e:	4628      	mov	r0, r5
	palClearLine(LINE_I2);
 8005e20:	8365      	strh	r5, [r4, #26]
	palSetLine(LINE_I1);
 8005e22:	2702      	movs	r7, #2
	chThdSleepMicroseconds(1.5);
 8005e24:	f7ff fb44 	bl	80054b0 <chThdSleep>
 8005e28:	4628      	mov	r0, r5
	palSetLine(LINE_I1);
 8005e2a:	8327      	strh	r7, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8005e2c:	f7ff fb40 	bl	80054b0 <chThdSleep>
 8005e30:	4628      	mov	r0, r5
	palClearLine(LINE_I1);
 8005e32:	8367      	strh	r7, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8005e34:	f7ff fb3c 	bl	80054b0 <chThdSleep>
	palSetLine(LINE_I2);
 8005e38:	8325      	strh	r5, [r4, #24]
	palSetLineMode(LINE_I2,PAL_MODE_INPUT);
 8005e3a:	4629      	mov	r1, r5
 8005e3c:	4620      	mov	r0, r4
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f7fc fd6e 	bl	8002920 <_pal_lld_setgroupmode>
 8005e44:	2507      	movs	r5, #7
	uint8_t data = 0;
 8005e46:	f04f 0800 	mov.w	r8, #0
	chThdSleepMicroseconds(1.5);
 8005e4a:	2001      	movs	r0, #1
		palClearLine(LINE_I1);
 8005e4c:	8367      	strh	r7, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8005e4e:	f7ff fb2f 	bl	80054b0 <chThdSleep>
 8005e52:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 8005e54:	8327      	strh	r7, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8005e56:	f7ff fb2b 	bl	80054b0 <chThdSleep>
		data |= ((palReadLine(LINE_I2)==PAL_HIGH)?1:0) << bit;
 8005e5a:	6923      	ldr	r3, [r4, #16]
 8005e5c:	f003 0301 	and.w	r3, r3, #1
 8005e60:	40ab      	lsls	r3, r5
 8005e62:	ea43 0308 	orr.w	r3, r3, r8
	chThdSleepMicroseconds(1.5);
 8005e66:	2001      	movs	r0, #1
		data |= ((palReadLine(LINE_I2)==PAL_HIGH)?1:0) << bit;
 8005e68:	fa5f f883 	uxtb.w	r8, r3
 8005e6c:	3d01      	subs	r5, #1
	chThdSleepMicroseconds(1.5);
 8005e6e:	f7ff fb1f 	bl	80054b0 <chThdSleep>
		palClearLine(LINE_I1);
 8005e72:	8367      	strh	r7, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8005e74:	2001      	movs	r0, #1
 8005e76:	f7ff fb1b 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 8005e7a:	1c6b      	adds	r3, r5, #1
 8005e7c:	d1e5      	bne.n	8005e4a <_Z17swi2c_readByte_A8hhPh.constprop.1+0x16a>
	palSetLineMode(LINE_I2,PAL_MODE_OUTPUT_OPENDRAIN);
 8005e7e:	2101      	movs	r1, #1
	palSetLine(LINE_I2);
 8005e80:	460d      	mov	r5, r1
	palSetLineMode(LINE_I2,PAL_MODE_OUTPUT_OPENDRAIN);
 8005e82:	2205      	movs	r2, #5
 8005e84:	4828      	ldr	r0, [pc, #160]	; (8005f28 <_Z17swi2c_readByte_A8hhPh.constprop.1+0x248>)
 8005e86:	f7fc fd4b 	bl	8002920 <_pal_lld_setgroupmode>
	chThdSleepMicroseconds(1.5);
 8005e8a:	4628      	mov	r0, r5
	palSetLine(LINE_I2);
 8005e8c:	8325      	strh	r5, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8005e8e:	f7ff fb0f 	bl	80054b0 <chThdSleep>
 8005e92:	4628      	mov	r0, r5
	palSetLine(LINE_I1);
 8005e94:	8327      	strh	r7, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8005e96:	f7ff fb0b 	bl	80054b0 <chThdSleep>
 8005e9a:	4628      	mov	r0, r5
 8005e9c:	f7ff fb08 	bl	80054b0 <chThdSleep>
 8005ea0:	4628      	mov	r0, r5
	palClearLine(LINE_I1);
 8005ea2:	8367      	strh	r7, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8005ea4:	f7ff fb04 	bl	80054b0 <chThdSleep>
 8005ea8:	4628      	mov	r0, r5
	palClearLine(LINE_I2);
 8005eaa:	8365      	strh	r5, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8005eac:	f7ff fb00 	bl	80054b0 <chThdSleep>
 8005eb0:	4628      	mov	r0, r5
	palSetLine(LINE_I1);
 8005eb2:	8327      	strh	r7, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8005eb4:	f7ff fafc 	bl	80054b0 <chThdSleep>
	palSetLine(LINE_I2);
 8005eb8:	8325      	strh	r5, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8005eba:	4628      	mov	r0, r5
 8005ebc:	f7ff faf8 	bl	80054b0 <chThdSleep>
	if (pbyte) *pbyte = byte;
 8005ec0:	b10e      	cbz	r6, 8005ec6 <_Z17swi2c_readByte_A8hhPh.constprop.1+0x1e6>
 8005ec2:	f886 8000 	strb.w	r8, [r6]
}
 8005ec6:	2001      	movs	r0, #1
 8005ec8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	chThdSleepMicroseconds(1.5);
 8005ecc:	2001      	movs	r0, #1
		else palClearLine(LINE_I2);
 8005ece:	8367      	strh	r7, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8005ed0:	f7ff faee 	bl	80054b0 <chThdSleep>
 8005ed4:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 8005ed6:	f8a4 9018 	strh.w	r9, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8005eda:	f7ff fae9 	bl	80054b0 <chThdSleep>
 8005ede:	2001      	movs	r0, #1
 8005ee0:	f7ff fae6 	bl	80054b0 <chThdSleep>
 8005ee4:	3d01      	subs	r5, #1
		palClearLine(LINE_I1);
 8005ee6:	f8a4 901a 	strh.w	r9, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8005eea:	2001      	movs	r0, #1
 8005eec:	f7ff fae0 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 8005ef0:	1c6a      	adds	r2, r5, #1
 8005ef2:	f47f af77 	bne.w	8005de4 <_Z17swi2c_readByte_A8hhPh.constprop.1+0x104>
 8005ef6:	e790      	b.n	8005e1a <_Z17swi2c_readByte_A8hhPh.constprop.1+0x13a>
	chThdSleepMicroseconds(1.5);
 8005ef8:	2001      	movs	r0, #1
		else palClearLine(LINE_I2);
 8005efa:	f8a5 a01a 	strh.w	sl, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005efe:	f7ff fad7 	bl	80054b0 <chThdSleep>
 8005f02:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 8005f04:	f8a5 9018 	strh.w	r9, [r5, #24]
	chThdSleepMicroseconds(1.5);
 8005f08:	f7ff fad2 	bl	80054b0 <chThdSleep>
 8005f0c:	2001      	movs	r0, #1
 8005f0e:	f7ff facf 	bl	80054b0 <chThdSleep>
 8005f12:	3c01      	subs	r4, #1
 8005f14:	2001      	movs	r0, #1
		palClearLine(LINE_I1);
 8005f16:	f8a5 901a 	strh.w	r9, [r5, #26]
	chThdSleepMicroseconds(1.5);
 8005f1a:	f7ff fac9 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 8005f1e:	1c60      	adds	r0, r4, #1
 8005f20:	f47f aef2 	bne.w	8005d08 <_Z17swi2c_readByte_A8hhPh.constprop.1+0x28>
 8005f24:	e70d      	b.n	8005d42 <_Z17swi2c_readByte_A8hhPh.constprop.1+0x62>
 8005f26:	bf00      	nop
 8005f28:	40021400 	.word	0x40021400

08005f2c <_ZL12PAT9125ELThdPv>:
	
}

static THD_WORKING_AREA(PAT9125ELThd_wa, 1024);
static THD_FUNCTION(PAT9125ELThd, p)
{
 8005f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  return ch.rlist.current;
 8005f30:	4f46      	ldr	r7, [pc, #280]	; (800604c <_ZL12PAT9125ELThdPv+0x120>)
  return (bool)((chThdGetSelfX()->flags & CH_FLAG_TERMINATE) != (tmode_t)0);
 8005f32:	69bb      	ldr	r3, [r7, #24]

    (void)p;

    while (!chThdShouldTerminateX())
 8005f34:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005f38:	075a      	lsls	r2, r3, #29
{
 8005f3a:	b083      	sub	sp, #12
    while (!chThdShouldTerminateX())
 8005f3c:	f100 8082 	bmi.w	8006044 <_ZL12PAT9125ELThdPv+0x118>
 8005f40:	f8df b11c 	ldr.w	fp, [pc, #284]	; 8006060 <_ZL12PAT9125ELThdPv+0x134>
 8005f44:	f8df 911c 	ldr.w	r9, [pc, #284]	; 8006064 <_ZL12PAT9125ELThdPv+0x138>
    {
		//PAT9125init();
		//swi2c_readByte_A8(PAT9125_I2C_ADDR,0x03,&mydata);
		
    palSetLine(LINE_J1);
 8005f48:	4e41      	ldr	r6, [pc, #260]	; (8006050 <_ZL12PAT9125ELThdPv+0x124>)
 8005f4a:	f04f 0820 	mov.w	r8, #32
 8005f4e:	e007      	b.n	8005f60 <_ZL12PAT9125ELThdPv+0x34>
			pat9125_x += iDX;
			pat9125_y -= iDY; //negative number, because direction switching does not work
		}
		//else	Param_DebugHalt(&errormsg);
		
		chThdSleepMilliseconds(1);
 8005f50:	200a      	movs	r0, #10
 8005f52:	f7ff faad 	bl	80054b0 <chThdSleep>
 8005f56:	69bb      	ldr	r3, [r7, #24]
    while (!chThdShouldTerminateX())
 8005f58:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005f5c:	075b      	lsls	r3, r3, #29
 8005f5e:	d471      	bmi.n	8006044 <_ZL12PAT9125ELThdPv+0x118>
    palSetLine(LINE_J2);
 8005f60:	2310      	movs	r3, #16
    palSetLine(LINE_J1);
 8005f62:	f8a6 8018 	strh.w	r8, [r6, #24]
	uint8_t data = 0;
 8005f66:	2400      	movs	r4, #0
    palSetLine(LINE_J2);
 8005f68:	8333      	strh	r3, [r6, #24]
	swi2c_readByte_A8(PAT9125_I2C_ADDR, addr, &data);
 8005f6a:	f10d 0107 	add.w	r1, sp, #7
 8005f6e:	2002      	movs	r0, #2
	uint8_t data = 0;
 8005f70:	f88d 4007 	strb.w	r4, [sp, #7]
	swi2c_readByte_A8(PAT9125_I2C_ADDR, addr, &data);
 8005f74:	f7ff feb4 	bl	8005ce0 <_Z17swi2c_readByte_A8hhPh.constprop.1>
 8005f78:	f10d 0107 	add.w	r1, sp, #7
 8005f7c:	2017      	movs	r0, #23
	return data;
 8005f7e:	f89d 5007 	ldrb.w	r5, [sp, #7]
	uint8_t data = 0;
 8005f82:	f88d 4007 	strb.w	r4, [sp, #7]
	swi2c_readByte_A8(PAT9125_I2C_ADDR, addr, &data);
 8005f86:	f7ff feab 	bl	8005ce0 <_Z17swi2c_readByte_A8hhPh.constprop.1>
	return data;
 8005f8a:	f89d 3007 	ldrb.w	r3, [sp, #7]
		pat9125_b = pat9125_rd_reg(PAT9125_FRAME);
 8005f8e:	f88b 3000 	strb.w	r3, [fp]
	swi2c_readByte_A8(PAT9125_I2C_ADDR, addr, &data);
 8005f92:	f10d 0107 	add.w	r1, sp, #7
 8005f96:	2014      	movs	r0, #20
	uint8_t data = 0;
 8005f98:	f88d 4007 	strb.w	r4, [sp, #7]
	swi2c_readByte_A8(PAT9125_I2C_ADDR, addr, &data);
 8005f9c:	f7ff fea0 	bl	8005ce0 <_Z17swi2c_readByte_A8hhPh.constprop.1>
	return data;
 8005fa0:	f89d 3007 	ldrb.w	r3, [sp, #7]
		pat9125_s = pat9125_rd_reg(PAT9125_SHUTTER);
 8005fa4:	f889 3000 	strb.w	r3, [r9]
		if (ucMotion & 0x80)
 8005fa8:	062b      	lsls	r3, r5, #24
 8005faa:	d5d1      	bpl.n	8005f50 <_ZL12PAT9125ELThdPv+0x24>
	swi2c_readByte_A8(PAT9125_I2C_ADDR, addr, &data);
 8005fac:	f10d 0107 	add.w	r1, sp, #7
 8005fb0:	2003      	movs	r0, #3
	uint8_t data = 0;
 8005fb2:	f88d 4007 	strb.w	r4, [sp, #7]
	swi2c_readByte_A8(PAT9125_I2C_ADDR, addr, &data);
 8005fb6:	f7ff fe93 	bl	8005ce0 <_Z17swi2c_readByte_A8hhPh.constprop.1>
 8005fba:	f10d 0107 	add.w	r1, sp, #7
 8005fbe:	2004      	movs	r0, #4
	return data;
 8005fc0:	f89d a007 	ldrb.w	sl, [sp, #7]
	uint8_t data = 0;
 8005fc4:	f88d 4007 	strb.w	r4, [sp, #7]
	swi2c_readByte_A8(PAT9125_I2C_ADDR, addr, &data);
 8005fc8:	f7ff fe8a 	bl	8005ce0 <_Z17swi2c_readByte_A8hhPh.constprop.1>
 8005fcc:	f10d 0107 	add.w	r1, sp, #7
 8005fd0:	2012      	movs	r0, #18
	return data;
 8005fd2:	f89d 5007 	ldrb.w	r5, [sp, #7]
	uint8_t data = 0;
 8005fd6:	f88d 4007 	strb.w	r4, [sp, #7]
	swi2c_readByte_A8(PAT9125_I2C_ADDR, addr, &data);
 8005fda:	f7ff fe81 	bl	8005ce0 <_Z17swi2c_readByte_A8hhPh.constprop.1>
			pat9125_x += iDX;
 8005fde:	4b1d      	ldr	r3, [pc, #116]	; (8006054 <_ZL12PAT9125ELThdPv+0x128>)
	return data;
 8005fe0:	f89d 2007 	ldrb.w	r2, [sp, #7]
			pat9125_x += iDX;
 8005fe4:	f8b3 c000 	ldrh.w	ip, [r3]
			pat9125_y -= iDY; //negative number, because direction switching does not work
 8005fe8:	4b1b      	ldr	r3, [pc, #108]	; (8006058 <_ZL12PAT9125ELThdPv+0x12c>)
			position -= iDY;
 8005fea:	4c1c      	ldr	r4, [pc, #112]	; (800605c <_ZL12PAT9125ELThdPv+0x130>)
			pat9125_y -= iDY; //negative number, because direction switching does not work
 8005fec:	f8b3 e000 	ldrh.w	lr, [r3]
			int16_t iDX = ucXL | ((ucXYH << 4) & 0xf00);
 8005ff0:	0113      	lsls	r3, r2, #4
 8005ff2:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
			int16_t iDY = ucYL | ((ucXYH << 8) & 0xf00);
 8005ff6:	0212      	lsls	r2, r2, #8
			if (iDX & 0x800) iDX -= 4096;
 8005ff8:	ea43 030a 	orr.w	r3, r3, sl
			position -= iDY;
 8005ffc:	e9d4 0100 	ldrd	r0, r1, [r4]
			int16_t iDY = ucYL | ((ucXYH << 8) & 0xf00);
 8006000:	f402 6470 	and.w	r4, r2, #3840	; 0xf00
 8006004:	432c      	orrs	r4, r5
			if (iDX & 0x800) iDX -= 4096;
 8006006:	051d      	lsls	r5, r3, #20
 8006008:	bf48      	it	mi
 800600a:	f5a3 5380 	submi.w	r3, r3, #4096	; 0x1000
			if (iDY & 0x800) iDY -= 4096;
 800600e:	b2a2      	uxth	r2, r4
			if (iDX & 0x800) iDX -= 4096;
 8006010:	bf48      	it	mi
 8006012:	b29b      	uxthmi	r3, r3
			if (iDY & 0x800) iDY -= 4096;
 8006014:	0515      	lsls	r5, r2, #20
 8006016:	d503      	bpl.n	8006020 <_ZL12PAT9125ELThdPv+0xf4>
 8006018:	f5a2 5280 	sub.w	r2, r2, #4096	; 0x1000
 800601c:	b292      	uxth	r2, r2
 800601e:	b214      	sxth	r4, r2
			position -= iDY;
 8006020:	b224      	sxth	r4, r4
 8006022:	17e5      	asrs	r5, r4, #31
 8006024:	1b00      	subs	r0, r0, r4
 8006026:	eb61 0105 	sbc.w	r1, r1, r5
 800602a:	460d      	mov	r5, r1
 800602c:	490b      	ldr	r1, [pc, #44]	; (800605c <_ZL12PAT9125ELThdPv+0x130>)
 800602e:	4604      	mov	r4, r0
 8006030:	e9c1 4500 	strd	r4, r5, [r1]
			pat9125_x += iDX;
 8006034:	4907      	ldr	r1, [pc, #28]	; (8006054 <_ZL12PAT9125ELThdPv+0x128>)
 8006036:	4463      	add	r3, ip
 8006038:	800b      	strh	r3, [r1, #0]
			pat9125_y -= iDY; //negative number, because direction switching does not work
 800603a:	4b07      	ldr	r3, [pc, #28]	; (8006058 <_ZL12PAT9125ELThdPv+0x12c>)
 800603c:	ebae 0202 	sub.w	r2, lr, r2
 8006040:	801a      	strh	r2, [r3, #0]
 8006042:	e785      	b.n	8005f50 <_ZL12PAT9125ELThdPv+0x24>
    }
}
 8006044:	b003      	add	sp, #12
 8006046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800604a:	bf00      	nop
 800604c:	20000e14 	.word	0x20000e14
 8006050:	40021000 	.word	0x40021000
 8006054:	2000190a 	.word	0x2000190a
 8006058:	2000190c 	.word	0x2000190c
 800605c:	20001910 	.word	0x20001910
 8006060:	20001908 	.word	0x20001908
 8006064:	20001909 	.word	0x20001909

08006068 <_Z11PAT9125initv>:
uint8_t PAT9125init(){
 8006068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800606c:	b085      	sub	sp, #20
 800606e:	a904      	add	r1, sp, #16
 8006070:	2300      	movs	r3, #0
 8006072:	f801 3d06 	strb.w	r3, [r1, #-6]!
	swi2c_writeByte_A8(PAT9125_I2C_ADDR, addr, &data);
 8006076:	207f      	movs	r0, #127	; 0x7f
 8006078:	f7ff fd72 	bl	8005b60 <_Z18swi2c_writeByte_A8hhPh.constprop.2>
 800607c:	a904      	add	r1, sp, #16
 800607e:	2397      	movs	r3, #151	; 0x97
 8006080:	f801 3d07 	strb.w	r3, [r1, #-7]!
 8006084:	2006      	movs	r0, #6
 8006086:	f7ff fd6b 	bl	8005b60 <_Z18swi2c_writeByte_A8hhPh.constprop.2>
	chThdSleepMilliseconds(1);
 800608a:	200a      	movs	r0, #10
 800608c:	f7ff fa10 	bl	80054b0 <chThdSleep>
	palClearLine(LINE_I2);
 8006090:	4cd5      	ldr	r4, [pc, #852]	; (80063e8 <_Z11PAT9125initv+0x380>)
 8006092:	4bd6      	ldr	r3, [pc, #856]	; (80063ec <_Z11PAT9125initv+0x384>)
 8006094:	9301      	str	r3, [sp, #4]
 8006096:	2601      	movs	r6, #1
			const uint8_t addr = pat9125_init_seq1[i++];
 8006098:	9b01      	ldr	r3, [sp, #4]
 800609a:	781f      	ldrb	r7, [r3, #0]
			if (addr == 0x0ff)
 800609c:	2fff      	cmp	r7, #255	; 0xff
 800609e:	f000 80c3 	beq.w	8006228 <_Z11PAT9125initv+0x1c0>
			if (! pat9125_wr_reg_verify(addr, pat9125_init_seq1[i++]))
 80060a2:	f893 8001 	ldrb.w	r8, [r3, #1]
	palClearLine(LINE_I2);
 80060a6:	8366      	strh	r6, [r4, #26]
	chThdSleepMicroseconds(1.5);
 80060a8:	2001      	movs	r0, #1
 80060aa:	f7ff fa01 	bl	80054b0 <chThdSleep>
	palClearLine(LINE_I1);
 80060ae:	2302      	movs	r3, #2
 80060b0:	8363      	strh	r3, [r4, #26]
	chThdSleepMicroseconds(1.5);
 80060b2:	2001      	movs	r0, #1
 80060b4:	f7ff f9fc 	bl	80054b0 <chThdSleep>
 80060b8:	2507      	movs	r5, #7
		if (data & (1 << bit)) palSetLine(LINE_I2);
 80060ba:	f04f 0bf2 	mov.w	fp, #242	; 0xf2
 80060be:	fa4b f205 	asr.w	r2, fp, r5
 80060c2:	07d3      	lsls	r3, r2, #31
	chThdSleepMicroseconds(1.5);
 80060c4:	f04f 0001 	mov.w	r0, #1
		palSetLine(LINE_I1);
 80060c8:	f04f 0902 	mov.w	r9, #2
		if (data & (1 << bit)) palSetLine(LINE_I2);
 80060cc:	f140 8096 	bpl.w	80061fc <_Z11PAT9125initv+0x194>
 80060d0:	8326      	strh	r6, [r4, #24]
	chThdSleepMicroseconds(1.5);
 80060d2:	f7ff f9ed 	bl	80054b0 <chThdSleep>
 80060d6:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 80060d8:	f8a4 9018 	strh.w	r9, [r4, #24]
	chThdSleepMicroseconds(1.5);
 80060dc:	f7ff f9e8 	bl	80054b0 <chThdSleep>
 80060e0:	2001      	movs	r0, #1
 80060e2:	f7ff f9e5 	bl	80054b0 <chThdSleep>
 80060e6:	3d01      	subs	r5, #1
		palClearLine(LINE_I1);
 80060e8:	f8a4 901a 	strh.w	r9, [r4, #26]
	chThdSleepMicroseconds(1.5);
 80060ec:	2001      	movs	r0, #1
 80060ee:	f7ff f9df 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 80060f2:	1c69      	adds	r1, r5, #1
 80060f4:	d1e3      	bne.n	80060be <_Z11PAT9125initv+0x56>
	chThdSleepMicroseconds(1.5);
 80060f6:	2001      	movs	r0, #1
	palSetLine(LINE_I1);
 80060f8:	f04f 0a02 	mov.w	sl, #2
	palClearLine(LINE_I2);
 80060fc:	8366      	strh	r6, [r4, #26]
	chThdSleepMicroseconds(1.5);
 80060fe:	f7ff f9d7 	bl	80054b0 <chThdSleep>
 8006102:	2001      	movs	r0, #1
	palSetLine(LINE_I1);
 8006104:	f8a4 a018 	strh.w	sl, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8006108:	f7ff f9d2 	bl	80054b0 <chThdSleep>
	palClearLine(LINE_I1);
 800610c:	f8a4 a01a 	strh.w	sl, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8006110:	2001      	movs	r0, #1
 8006112:	f7ff f9cd 	bl	80054b0 <chThdSleep>
 8006116:	2507      	movs	r5, #7
		if (data & (1 << bit)) palSetLine(LINE_I2);
 8006118:	fa47 f305 	asr.w	r3, r7, r5
 800611c:	07db      	lsls	r3, r3, #31
 800611e:	bf4c      	ite	mi
 8006120:	8326      	strhmi	r6, [r4, #24]
		else palClearLine(LINE_I2);
 8006122:	8366      	strhpl	r6, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8006124:	f04f 0001 	mov.w	r0, #1
 8006128:	bf58      	it	pl
 800612a:	2001      	movpl	r0, #1
 800612c:	f7ff f9c0 	bl	80054b0 <chThdSleep>
 8006130:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 8006132:	f8a4 a018 	strh.w	sl, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8006136:	f7ff f9bb 	bl	80054b0 <chThdSleep>
 800613a:	2001      	movs	r0, #1
 800613c:	f7ff f9b8 	bl	80054b0 <chThdSleep>
 8006140:	3d01      	subs	r5, #1
 8006142:	2001      	movs	r0, #1
		palClearLine(LINE_I1);
 8006144:	f8a4 a01a 	strh.w	sl, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8006148:	f7ff f9b2 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 800614c:	1c68      	adds	r0, r5, #1
 800614e:	d1e3      	bne.n	8006118 <_Z11PAT9125initv+0xb0>
	chThdSleepMicroseconds(1.5);
 8006150:	2001      	movs	r0, #1
	palSetLine(LINE_I1);
 8006152:	f04f 0a02 	mov.w	sl, #2
	palClearLine(LINE_I2);
 8006156:	8366      	strh	r6, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8006158:	f7ff f9aa 	bl	80054b0 <chThdSleep>
 800615c:	2001      	movs	r0, #1
	palSetLine(LINE_I1);
 800615e:	f8a4 a018 	strh.w	sl, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8006162:	f7ff f9a5 	bl	80054b0 <chThdSleep>
	palClearLine(LINE_I1);
 8006166:	f8a4 a01a 	strh.w	sl, [r4, #26]
	chThdSleepMicroseconds(1.5);
 800616a:	2001      	movs	r0, #1
 800616c:	f7ff f9a0 	bl	80054b0 <chThdSleep>
 8006170:	2507      	movs	r5, #7
		if (data & (1 << bit)) palSetLine(LINE_I2);
 8006172:	fa48 f305 	asr.w	r3, r8, r5
 8006176:	07d9      	lsls	r1, r3, #31
 8006178:	bf4c      	ite	mi
 800617a:	8326      	strhmi	r6, [r4, #24]
		else palClearLine(LINE_I2);
 800617c:	8366      	strhpl	r6, [r4, #26]
	chThdSleepMicroseconds(1.5);
 800617e:	f04f 0001 	mov.w	r0, #1
 8006182:	bf58      	it	pl
 8006184:	2001      	movpl	r0, #1
 8006186:	f7ff f993 	bl	80054b0 <chThdSleep>
 800618a:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 800618c:	f8a4 a018 	strh.w	sl, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8006190:	f7ff f98e 	bl	80054b0 <chThdSleep>
 8006194:	2001      	movs	r0, #1
 8006196:	f7ff f98b 	bl	80054b0 <chThdSleep>
 800619a:	3d01      	subs	r5, #1
		palClearLine(LINE_I1);
 800619c:	f8a4 a01a 	strh.w	sl, [r4, #26]
	chThdSleepMicroseconds(1.5);
 80061a0:	2001      	movs	r0, #1
 80061a2:	f7ff f985 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 80061a6:	1c6a      	adds	r2, r5, #1
 80061a8:	d1e3      	bne.n	8006172 <_Z11PAT9125initv+0x10a>
	palSetLine(LINE_I1);
 80061aa:	2502      	movs	r5, #2
	chThdSleepMicroseconds(1.5);
 80061ac:	2001      	movs	r0, #1
	palClearLine(LINE_I2);
 80061ae:	8366      	strh	r6, [r4, #26]
	chThdSleepMicroseconds(1.5);
 80061b0:	f7ff f97e 	bl	80054b0 <chThdSleep>
 80061b4:	2001      	movs	r0, #1
	palSetLine(LINE_I1);
 80061b6:	8325      	strh	r5, [r4, #24]
	chThdSleepMicroseconds(1.5);
 80061b8:	f7ff f97a 	bl	80054b0 <chThdSleep>
 80061bc:	2001      	movs	r0, #1
	palClearLine(LINE_I1);
 80061be:	8365      	strh	r5, [r4, #26]
	chThdSleepMicroseconds(1.5);
 80061c0:	f7ff f976 	bl	80054b0 <chThdSleep>
 80061c4:	2001      	movs	r0, #1
	palSetLine(LINE_I1);
 80061c6:	8325      	strh	r5, [r4, #24]
	chThdSleepMicroseconds(1.5);
 80061c8:	f7ff f972 	bl	80054b0 <chThdSleep>
 80061cc:	2001      	movs	r0, #1
	palSetLine(LINE_I2);
 80061ce:	8326      	strh	r6, [r4, #24]
	chThdSleepMicroseconds(1.5);
 80061d0:	f7ff f96e 	bl	80054b0 <chThdSleep>
	uint8_t data = 0;
 80061d4:	2300      	movs	r3, #0
	swi2c_readByte_A8(PAT9125_I2C_ADDR, addr, &data);
 80061d6:	4638      	mov	r0, r7
 80061d8:	f10d 010f 	add.w	r1, sp, #15
	uint8_t data = 0;
 80061dc:	f88d 300f 	strb.w	r3, [sp, #15]
	swi2c_readByte_A8(PAT9125_I2C_ADDR, addr, &data);
 80061e0:	f7ff fd7e 	bl	8005ce0 <_Z17swi2c_readByte_A8hhPh.constprop.1>
 80061e4:	9a01      	ldr	r2, [sp, #4]
	return data;
 80061e6:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80061ea:	442a      	add	r2, r5
			if (! pat9125_wr_reg_verify(addr, pat9125_init_seq1[i++]))
 80061ec:	4598      	cmp	r8, r3
 80061ee:	9201      	str	r2, [sp, #4]
 80061f0:	f43f af52 	beq.w	8006098 <_Z11PAT9125initv+0x30>
				return 0;
 80061f4:	2000      	movs	r0, #0
}
 80061f6:	b005      	add	sp, #20
 80061f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	chThdSleepMicroseconds(1.5);
 80061fc:	2001      	movs	r0, #1
		else palClearLine(LINE_I2);
 80061fe:	8366      	strh	r6, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8006200:	f7ff f956 	bl	80054b0 <chThdSleep>
 8006204:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 8006206:	f8a4 9018 	strh.w	r9, [r4, #24]
	chThdSleepMicroseconds(1.5);
 800620a:	f7ff f951 	bl	80054b0 <chThdSleep>
 800620e:	2001      	movs	r0, #1
 8006210:	f7ff f94e 	bl	80054b0 <chThdSleep>
 8006214:	3d01      	subs	r5, #1
		palClearLine(LINE_I1);
 8006216:	f8a4 901a 	strh.w	r9, [r4, #26]
	chThdSleepMicroseconds(1.5);
 800621a:	2001      	movs	r0, #1
 800621c:	f7ff f948 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 8006220:	1c6a      	adds	r2, r5, #1
 8006222:	f47f af4c 	bne.w	80060be <_Z11PAT9125initv+0x56>
 8006226:	e766      	b.n	80060f6 <_Z11PAT9125initv+0x8e>
	chThdSleepMilliseconds(10);
 8006228:	2064      	movs	r0, #100	; 0x64
 800622a:	f7ff f941 	bl	80054b0 <chThdSleep>
 800622e:	a904      	add	r1, sp, #16
 8006230:	2601      	movs	r6, #1
 8006232:	f801 6d02 	strb.w	r6, [r1, #-2]!
	swi2c_writeByte_A8(PAT9125_I2C_ADDR, addr, &data);
 8006236:	207f      	movs	r0, #127	; 0x7f
 8006238:	f7ff fc92 	bl	8005b60 <_Z18swi2c_writeByte_A8hhPh.constprop.2>
 800623c:	4b6c      	ldr	r3, [pc, #432]	; (80063f0 <_Z11PAT9125initv+0x388>)
 800623e:	9301      	str	r3, [sp, #4]
			const uint8_t addr = pat9125_init_seq2[i++];
 8006240:	9b01      	ldr	r3, [sp, #4]
	palClearLine(LINE_I2);
 8006242:	4c69      	ldr	r4, [pc, #420]	; (80063e8 <_Z11PAT9125initv+0x380>)
			const uint8_t addr = pat9125_init_seq2[i++];
 8006244:	781f      	ldrb	r7, [r3, #0]
			if (addr == 0x0ff)
 8006246:	2fff      	cmp	r7, #255	; 0xff
 8006248:	f000 80ae 	beq.w	80063a8 <_Z11PAT9125initv+0x340>
			if (! pat9125_wr_reg_verify(addr, pat9125_init_seq2[i++]))
 800624c:	f893 8001 	ldrb.w	r8, [r3, #1]
	palClearLine(LINE_I2);
 8006250:	8366      	strh	r6, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8006252:	2001      	movs	r0, #1
 8006254:	f7ff f92c 	bl	80054b0 <chThdSleep>
	palClearLine(LINE_I1);
 8006258:	2302      	movs	r3, #2
 800625a:	8363      	strh	r3, [r4, #26]
	chThdSleepMicroseconds(1.5);
 800625c:	2001      	movs	r0, #1
 800625e:	f7ff f927 	bl	80054b0 <chThdSleep>
 8006262:	2507      	movs	r5, #7
		if (data & (1 << bit)) palSetLine(LINE_I2);
 8006264:	f04f 0af2 	mov.w	sl, #242	; 0xf2
 8006268:	fa4a f305 	asr.w	r3, sl, r5
 800626c:	07db      	lsls	r3, r3, #31
	chThdSleepMicroseconds(1.5);
 800626e:	f04f 0001 	mov.w	r0, #1
		palSetLine(LINE_I1);
 8006272:	f04f 0902 	mov.w	r9, #2
		if (data & (1 << bit)) palSetLine(LINE_I2);
 8006276:	f140 80bd 	bpl.w	80063f4 <_Z11PAT9125initv+0x38c>
 800627a:	8326      	strh	r6, [r4, #24]
	chThdSleepMicroseconds(1.5);
 800627c:	f7ff f918 	bl	80054b0 <chThdSleep>
 8006280:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 8006282:	f8a4 9018 	strh.w	r9, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8006286:	f7ff f913 	bl	80054b0 <chThdSleep>
 800628a:	2001      	movs	r0, #1
 800628c:	f7ff f910 	bl	80054b0 <chThdSleep>
 8006290:	3d01      	subs	r5, #1
		palClearLine(LINE_I1);
 8006292:	f8a4 901a 	strh.w	r9, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8006296:	2001      	movs	r0, #1
 8006298:	f7ff f90a 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 800629c:	1c69      	adds	r1, r5, #1
 800629e:	d1e3      	bne.n	8006268 <_Z11PAT9125initv+0x200>
	chThdSleepMicroseconds(1.5);
 80062a0:	2001      	movs	r0, #1
	palSetLine(LINE_I1);
 80062a2:	f04f 0a02 	mov.w	sl, #2
	palClearLine(LINE_I2);
 80062a6:	8366      	strh	r6, [r4, #26]
	chThdSleepMicroseconds(1.5);
 80062a8:	f7ff f902 	bl	80054b0 <chThdSleep>
 80062ac:	2001      	movs	r0, #1
	palSetLine(LINE_I1);
 80062ae:	f8a4 a018 	strh.w	sl, [r4, #24]
	chThdSleepMicroseconds(1.5);
 80062b2:	f7ff f8fd 	bl	80054b0 <chThdSleep>
	palClearLine(LINE_I1);
 80062b6:	f8a4 a01a 	strh.w	sl, [r4, #26]
	chThdSleepMicroseconds(1.5);
 80062ba:	2001      	movs	r0, #1
 80062bc:	f7ff f8f8 	bl	80054b0 <chThdSleep>
 80062c0:	2507      	movs	r5, #7
		if (data & (1 << bit)) palSetLine(LINE_I2);
 80062c2:	fa47 f305 	asr.w	r3, r7, r5
 80062c6:	07db      	lsls	r3, r3, #31
 80062c8:	bf4c      	ite	mi
 80062ca:	8326      	strhmi	r6, [r4, #24]
		else palClearLine(LINE_I2);
 80062cc:	8366      	strhpl	r6, [r4, #26]
	chThdSleepMicroseconds(1.5);
 80062ce:	f04f 0001 	mov.w	r0, #1
 80062d2:	bf58      	it	pl
 80062d4:	2001      	movpl	r0, #1
 80062d6:	f7ff f8eb 	bl	80054b0 <chThdSleep>
 80062da:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 80062dc:	f8a4 a018 	strh.w	sl, [r4, #24]
	chThdSleepMicroseconds(1.5);
 80062e0:	f7ff f8e6 	bl	80054b0 <chThdSleep>
 80062e4:	2001      	movs	r0, #1
 80062e6:	f7ff f8e3 	bl	80054b0 <chThdSleep>
 80062ea:	3d01      	subs	r5, #1
		palClearLine(LINE_I1);
 80062ec:	f8a4 a01a 	strh.w	sl, [r4, #26]
	chThdSleepMicroseconds(1.5);
 80062f0:	2001      	movs	r0, #1
 80062f2:	f7ff f8dd 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 80062f6:	1c69      	adds	r1, r5, #1
 80062f8:	d1e3      	bne.n	80062c2 <_Z11PAT9125initv+0x25a>
	chThdSleepMicroseconds(1.5);
 80062fa:	2001      	movs	r0, #1
	palSetLine(LINE_I1);
 80062fc:	f04f 0a02 	mov.w	sl, #2
	palClearLine(LINE_I2);
 8006300:	8366      	strh	r6, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8006302:	f7ff f8d5 	bl	80054b0 <chThdSleep>
 8006306:	2001      	movs	r0, #1
	palSetLine(LINE_I1);
 8006308:	f8a4 a018 	strh.w	sl, [r4, #24]
	chThdSleepMicroseconds(1.5);
 800630c:	f7ff f8d0 	bl	80054b0 <chThdSleep>
	palClearLine(LINE_I1);
 8006310:	f8a4 a01a 	strh.w	sl, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8006314:	2001      	movs	r0, #1
 8006316:	f7ff f8cb 	bl	80054b0 <chThdSleep>
 800631a:	2507      	movs	r5, #7
		if (data & (1 << bit)) palSetLine(LINE_I2);
 800631c:	fa48 f305 	asr.w	r3, r8, r5
 8006320:	07da      	lsls	r2, r3, #31
 8006322:	bf4c      	ite	mi
 8006324:	8326      	strhmi	r6, [r4, #24]
		else palClearLine(LINE_I2);
 8006326:	8366      	strhpl	r6, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8006328:	f04f 0001 	mov.w	r0, #1
 800632c:	bf58      	it	pl
 800632e:	2001      	movpl	r0, #1
 8006330:	f7ff f8be 	bl	80054b0 <chThdSleep>
 8006334:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 8006336:	f8a4 a018 	strh.w	sl, [r4, #24]
	chThdSleepMicroseconds(1.5);
 800633a:	f7ff f8b9 	bl	80054b0 <chThdSleep>
 800633e:	2001      	movs	r0, #1
 8006340:	f7ff f8b6 	bl	80054b0 <chThdSleep>
 8006344:	3d01      	subs	r5, #1
		palClearLine(LINE_I1);
 8006346:	f8a4 a01a 	strh.w	sl, [r4, #26]
	chThdSleepMicroseconds(1.5);
 800634a:	2001      	movs	r0, #1
 800634c:	f7ff f8b0 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 8006350:	1c6b      	adds	r3, r5, #1
 8006352:	d1e3      	bne.n	800631c <_Z11PAT9125initv+0x2b4>
	palSetLine(LINE_I1);
 8006354:	2502      	movs	r5, #2
	chThdSleepMicroseconds(1.5);
 8006356:	2001      	movs	r0, #1
	palClearLine(LINE_I2);
 8006358:	8366      	strh	r6, [r4, #26]
	chThdSleepMicroseconds(1.5);
 800635a:	f7ff f8a9 	bl	80054b0 <chThdSleep>
 800635e:	2001      	movs	r0, #1
	palSetLine(LINE_I1);
 8006360:	8325      	strh	r5, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8006362:	f7ff f8a5 	bl	80054b0 <chThdSleep>
 8006366:	2001      	movs	r0, #1
	palClearLine(LINE_I1);
 8006368:	8365      	strh	r5, [r4, #26]
	chThdSleepMicroseconds(1.5);
 800636a:	f7ff f8a1 	bl	80054b0 <chThdSleep>
 800636e:	2001      	movs	r0, #1
	palSetLine(LINE_I1);
 8006370:	8325      	strh	r5, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8006372:	f7ff f89d 	bl	80054b0 <chThdSleep>
 8006376:	2001      	movs	r0, #1
	palSetLine(LINE_I2);
 8006378:	8326      	strh	r6, [r4, #24]
	chThdSleepMicroseconds(1.5);
 800637a:	f7ff f899 	bl	80054b0 <chThdSleep>
	uint8_t data = 0;
 800637e:	2300      	movs	r3, #0
	swi2c_readByte_A8(PAT9125_I2C_ADDR, addr, &data);
 8006380:	4638      	mov	r0, r7
 8006382:	f10d 010f 	add.w	r1, sp, #15
	uint8_t data = 0;
 8006386:	f88d 300f 	strb.w	r3, [sp, #15]
	swi2c_readByte_A8(PAT9125_I2C_ADDR, addr, &data);
 800638a:	f7ff fca9 	bl	8005ce0 <_Z17swi2c_readByte_A8hhPh.constprop.1>
 800638e:	9a01      	ldr	r2, [sp, #4]
	return data;
 8006390:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8006394:	442a      	add	r2, r5
			if (! pat9125_wr_reg_verify(addr, pat9125_init_seq2[i++]))
 8006396:	4598      	cmp	r8, r3
 8006398:	9201      	str	r2, [sp, #4]
 800639a:	f47f af2b 	bne.w	80061f4 <_Z11PAT9125initv+0x18c>
			const uint8_t addr = pat9125_init_seq2[i++];
 800639e:	9b01      	ldr	r3, [sp, #4]
 80063a0:	781f      	ldrb	r7, [r3, #0]
			if (addr == 0x0ff)
 80063a2:	2fff      	cmp	r7, #255	; 0xff
 80063a4:	f47f af52 	bne.w	800624c <_Z11PAT9125initv+0x1e4>
 80063a8:	a904      	add	r1, sp, #16
 80063aa:	2400      	movs	r4, #0
 80063ac:	f801 4d05 	strb.w	r4, [r1, #-5]!
	swi2c_writeByte_A8(PAT9125_I2C_ADDR, addr, &data);
 80063b0:	207f      	movs	r0, #127	; 0x7f
 80063b2:	f7ff fbd5 	bl	8005b60 <_Z18swi2c_writeByte_A8hhPh.constprop.2>
 80063b6:	a904      	add	r1, sp, #16
 80063b8:	2009      	movs	r0, #9
 80063ba:	f801 4d04 	strb.w	r4, [r1, #-4]!
 80063be:	f7ff fbcf 	bl	8005b60 <_Z18swi2c_writeByte_A8hhPh.constprop.2>
 80063c2:	a904      	add	r1, sp, #16
 80063c4:	200d      	movs	r0, #13
 80063c6:	f801 4d03 	strb.w	r4, [r1, #-3]!
 80063ca:	f7ff fbc9 	bl	8005b60 <_Z18swi2c_writeByte_A8hhPh.constprop.2>
 80063ce:	23f0      	movs	r3, #240	; 0xf0
 80063d0:	f10d 010f 	add.w	r1, sp, #15
 80063d4:	200e      	movs	r0, #14
 80063d6:	f88d 300f 	strb.w	r3, [sp, #15]
 80063da:	f7ff fbc1 	bl	8005b60 <_Z18swi2c_writeByte_A8hhPh.constprop.2>
	return 1;
 80063de:	2001      	movs	r0, #1
}
 80063e0:	b005      	add	sp, #20
 80063e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063e6:	bf00      	nop
 80063e8:	40021400 	.word	0x40021400
 80063ec:	20000808 	.word	0x20000808
 80063f0:	20000818 	.word	0x20000818
	chThdSleepMicroseconds(1.5);
 80063f4:	2001      	movs	r0, #1
		else palClearLine(LINE_I2);
 80063f6:	8366      	strh	r6, [r4, #26]
	chThdSleepMicroseconds(1.5);
 80063f8:	f7ff f85a 	bl	80054b0 <chThdSleep>
 80063fc:	2001      	movs	r0, #1
		palSetLine(LINE_I1);
 80063fe:	f8a4 9018 	strh.w	r9, [r4, #24]
	chThdSleepMicroseconds(1.5);
 8006402:	f7ff f855 	bl	80054b0 <chThdSleep>
 8006406:	2001      	movs	r0, #1
 8006408:	f7ff f852 	bl	80054b0 <chThdSleep>
 800640c:	3d01      	subs	r5, #1
		palClearLine(LINE_I1);
 800640e:	f8a4 901a 	strh.w	r9, [r4, #26]
	chThdSleepMicroseconds(1.5);
 8006412:	2001      	movs	r0, #1
 8006414:	f7ff f84c 	bl	80054b0 <chThdSleep>
	int8_t bit; for (bit = 7; bit >= 0; bit--)
 8006418:	1c6a      	adds	r2, r5, #1
 800641a:	f47f af25 	bne.w	8006268 <_Z11PAT9125initv+0x200>
 800641e:	e73f      	b.n	80062a0 <_Z11PAT9125initv+0x238>

08006420 <_Z10myi2cstartv>:


void myi2cstart(){
 8006420:	b530      	push	{r4, r5, lr}
	
    //palSetLineMode(LINE_K1, PAL_MODE_OUTPUT_PUSHPULL);
    //palSetLineMode(LINE_K2, PAL_MODE_ALTERNATE(5));
    palSetLineMode(LINE_J1, PAL_MODE_OUTPUT_PUSHPULL);
 8006422:	4d15      	ldr	r5, [pc, #84]	; (8006478 <_Z10myi2cstartv+0x58>)
    palSetLineMode(LINE_J2, PAL_MODE_OUTPUT_PUSHPULL);
    //palSetLineMode(LINE_I1, PAL_MODE_ALTERNATE(4));
    //palSetLineMode(LINE_I2, PAL_MODE_ALTERNATE(4));
    palSetLineMode(LINE_I1, PAL_MODE_OUTPUT_OPENDRAIN);
 8006424:	4c15      	ldr	r4, [pc, #84]	; (800647c <_Z10myi2cstartv+0x5c>)
void myi2cstart(){
 8006426:	b083      	sub	sp, #12
    palSetLineMode(LINE_J1, PAL_MODE_OUTPUT_PUSHPULL);
 8006428:	4628      	mov	r0, r5
 800642a:	2201      	movs	r2, #1
 800642c:	2120      	movs	r1, #32
 800642e:	f7fc fa77 	bl	8002920 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_J2, PAL_MODE_OUTPUT_PUSHPULL);
 8006432:	4628      	mov	r0, r5
 8006434:	2201      	movs	r2, #1
 8006436:	2110      	movs	r1, #16
 8006438:	f7fc fa72 	bl	8002920 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_I1, PAL_MODE_OUTPUT_OPENDRAIN);
 800643c:	4620      	mov	r0, r4
 800643e:	2205      	movs	r2, #5
 8006440:	2102      	movs	r1, #2
 8006442:	f7fc fa6d 	bl	8002920 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_I2, PAL_MODE_OUTPUT_PUSHPULL);
 8006446:	2201      	movs	r2, #1
 8006448:	4620      	mov	r0, r4
 800644a:	4611      	mov	r1, r2
 800644c:	f7fc fa68 	bl	8002920 <_pal_lld_setgroupmode>
    palSetLine(LINE_I1);
 8006450:	2202      	movs	r2, #2
	position = 1;
 8006452:	4b0b      	ldr	r3, [pc, #44]	; (8006480 <_Z10myi2cstartv+0x60>)
    palSetLine(LINE_I1);
 8006454:	8322      	strh	r2, [r4, #24]
	position = 1;
 8006456:	2100      	movs	r1, #0
 8006458:	2001      	movs	r0, #1
 800645a:	e9c3 0100 	strd	r0, r1, [r3]

	PAT9125init();
 800645e:	f7ff fe03 	bl	8006068 <_Z11PAT9125initv>
    chThdCreateStatic(PAT9125ELThd_wa, sizeof(PAT9125ELThd_wa),
 8006462:	2300      	movs	r3, #0
 8006464:	9300      	str	r3, [sp, #0]
 8006466:	2289      	movs	r2, #137	; 0x89
 8006468:	4b06      	ldr	r3, [pc, #24]	; (8006484 <_Z10myi2cstartv+0x64>)
 800646a:	4807      	ldr	r0, [pc, #28]	; (8006488 <_Z10myi2cstartv+0x68>)
 800646c:	f44f 61aa 	mov.w	r1, #1360	; 0x550
 8006470:	f7fe ffbc 	bl	80053ec <chThdCreateStatic>
                      NORMALPRIO + 9, PAT9125ELThd, NULL);
}
 8006474:	b003      	add	sp, #12
 8006476:	bd30      	pop	{r4, r5, pc}
 8006478:	40021000 	.word	0x40021000
 800647c:	40021400 	.word	0x40021400
 8006480:	20001910 	.word	0x20001910
 8006484:	08005f2d 	.word	0x08005f2d
 8006488:	200013b8 	.word	0x200013b8

0800648c <main>:
        //chThdSleep(ADIS16470_UPDATE_PERIOD);
   // }
//}

int main(void)
{
 800648c:	b508      	push	{r3, lr}
   *   and performs the board-specific initializations.
   * - Kernel initialization, the main() function becomes a thread and the
   *   RTOS is active.
   */

    halInit();
 800648e:	f7fa f885 	bl	800059c <halInit>

    chSysInit();
 8006492:	f7fe fcfd 	bl	8004e90 <chSysInit>

    board_setup_all();
 8006496:	f7fa f81f 	bl	80004d8 <board_setup_all>
    //spiInit();
    //palSetLineMode(GPIOE_K1, PAL_MODE_ALTERNATE);
    //palSetLineMode(GPIOE_K2, PAL_MODE_ALTERNATE);
    //spiStop(ADIS16470_SPID);

    myi2cstart();
 800649a:	f7ff ffc1 	bl	8006420 <_Z10myi2cstartv>
    while (true)
    {

        //g_rpm_1 = 1;
        //sprintf(tempStr, "%d", g_rpm_1);
        palToggleLine(LINE_LED_GREEN);
 800649e:	4c04      	ldr	r4, [pc, #16]	; (80064b0 <main+0x24>)
 80064a0:	6963      	ldr	r3, [r4, #20]
 80064a2:	f483 4380 	eor.w	r3, r3, #16384	; 0x4000
 80064a6:	6163      	str	r3, [r4, #20]
        chThdSleepMilliseconds(10);
 80064a8:	2064      	movs	r0, #100	; 0x64
 80064aa:	f7ff f801 	bl	80054b0 <chThdSleep>
 80064ae:	e7f7      	b.n	80064a0 <main+0x14>
 80064b0:	40021400 	.word	0x40021400

080064b4 <_ZdlPv>:
  return chHeapAlloc(NULL, size);
}

void operator delete(void *ptr)
{
  chHeapFree(ptr);
 80064b4:	f7ff b9e0 	b.w	8005878 <chHeapFree>

080064b8 <_ZNSt7__cxx114listIPK16Param_DefinitionSaIS3_EED1Ev>:
       *  things.  The _Base dtor only erases the elements, and note
       *  that if the elements themselves are pointers, the pointed-to
       *  memory is not touched in any way.  Managing the pointer is
       *  the user's responsibility.
       */
      ~list() = default;
 80064b8:	b538      	push	{r3, r4, r5, lr}
 80064ba:	4605      	mov	r5, r0
    void
    _List_base<_Tp, _Alloc>::
    _M_clear() _GLIBCXX_NOEXCEPT
    {
      typedef _List_node<_Tp>  _Node;
      __detail::_List_node_base* __cur = _M_impl._M_node._M_next;
 80064bc:	6800      	ldr	r0, [r0, #0]
      while (__cur != &_M_impl._M_node)
 80064be:	42a8      	cmp	r0, r5
 80064c0:	d005      	beq.n	80064ce <_ZNSt7__cxx114listIPK16Param_DefinitionSaIS3_EED1Ev+0x16>
	{
	  _Node* __tmp = static_cast<_Node*>(__cur);
	  __cur = __tmp->_M_next;
 80064c2:	6804      	ldr	r4, [r0, #0]
	  {
	    ::operator delete(__p, std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p);
 80064c4:	f7ff fff6 	bl	80064b4 <_ZdlPv>
      while (__cur != &_M_impl._M_node)
 80064c8:	42ac      	cmp	r4, r5
 80064ca:	4620      	mov	r0, r4
 80064cc:	d1f9      	bne.n	80064c2 <_ZNSt7__cxx114listIPK16Param_DefinitionSaIS3_EED1Ev+0xa>
 80064ce:	4628      	mov	r0, r5
 80064d0:	bd38      	pop	{r3, r4, r5, pc}
 80064d2:	bf00      	nop

080064d4 <_GLOBAL__sub_I__Z16Param_getDefByIDj>:
}

/**
 * @brief ShellCommand definition for interfacing with this module
 */
const ShellCommand g_Persistence_ShellCommand = {PARAM_SHELL_CMD_STR, Param_ShellCmd};
 80064d4:	b510      	push	{r4, lr}
static uint8_t *p_PARAM_FLASH_START = Flash_SectorBegin(PARAM_STORAGE_SECTOR);
 80064d6:	2017      	movs	r0, #23
 80064d8:	f7ff fb16 	bl	8005b08 <Flash_SectorBegin>
	: _Node_alloc_type(), _M_node()
 80064dc:	4b06      	ldr	r3, [pc, #24]	; (80064f8 <_GLOBAL__sub_I__Z16Param_getDefByIDj+0x24>)
 80064de:	4a07      	ldr	r2, [pc, #28]	; (80064fc <_GLOBAL__sub_I__Z16Param_getDefByIDj+0x28>)
static std::list<const Param_Definition_t *> params;
 80064e0:	4907      	ldr	r1, [pc, #28]	; (8006500 <_GLOBAL__sub_I__Z16Param_getDefByIDj+0x2c>)
static uint8_t *p_PARAM_FLASH_START = Flash_SectorBegin(PARAM_STORAGE_SECTOR);
 80064e2:	6010      	str	r0, [r2, #0]
	this->_M_impl._M_node._M_prev = &this->_M_impl._M_node;
 80064e4:	e9c3 3300 	strd	r3, r3, [r3]
	: _Node_alloc_type(), _M_node()
 80064e8:	2400      	movs	r4, #0
 80064ea:	609c      	str	r4, [r3, #8]
static std::list<const Param_Definition_t *> params;
 80064ec:	4618      	mov	r0, r3
 80064ee:	4a05      	ldr	r2, [pc, #20]	; (8006504 <_GLOBAL__sub_I__Z16Param_getDefByIDj+0x30>)
const ShellCommand g_Persistence_ShellCommand = {PARAM_SHELL_CMD_STR, Param_ShellCmd};
 80064f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
static std::list<const Param_Definition_t *> params;
 80064f4:	f000 b808 	b.w	8006508 <__aeabi_atexit>
 80064f8:	20001920 	.word	0x20001920
 80064fc:	2000191c 	.word	0x2000191c
 8006500:	080064b9 	.word	0x080064b9
 8006504:	20001918 	.word	0x20001918

08006508 <__aeabi_atexit>:
 8006508:	460b      	mov	r3, r1
 800650a:	4601      	mov	r1, r0
 800650c:	4618      	mov	r0, r3
 800650e:	f000 b801 	b.w	8006514 <__cxa_atexit>
	...

08006514 <__cxa_atexit>:
 8006514:	b510      	push	{r4, lr}
 8006516:	4c05      	ldr	r4, [pc, #20]	; (800652c <__cxa_atexit+0x18>)
 8006518:	4613      	mov	r3, r2
 800651a:	b12c      	cbz	r4, 8006528 <__cxa_atexit+0x14>
 800651c:	460a      	mov	r2, r1
 800651e:	4601      	mov	r1, r0
 8006520:	2002      	movs	r0, #2
 8006522:	f3af 8000 	nop.w
 8006526:	bd10      	pop	{r4, pc}
 8006528:	4620      	mov	r0, r4
 800652a:	e7fc      	b.n	8006526 <__cxa_atexit+0x12>
 800652c:	00000000 	.word	0x00000000

08006530 <memcpy>:
 8006530:	b510      	push	{r4, lr}
 8006532:	1e43      	subs	r3, r0, #1
 8006534:	440a      	add	r2, r1
 8006536:	4291      	cmp	r1, r2
 8006538:	d100      	bne.n	800653c <memcpy+0xc>
 800653a:	bd10      	pop	{r4, pc}
 800653c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006540:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006544:	e7f7      	b.n	8006536 <memcpy+0x6>

08006546 <memset>:
 8006546:	4402      	add	r2, r0
 8006548:	4603      	mov	r3, r0
 800654a:	4293      	cmp	r3, r2
 800654c:	d100      	bne.n	8006550 <memset+0xa>
 800654e:	4770      	bx	lr
 8006550:	f803 1b01 	strb.w	r1, [r3], #1
 8006554:	e7f9      	b.n	800654a <memset+0x4>
