

================================================================
== Vitis HLS Report for 'Multiply_VecMat_5'
================================================================
* Date:           Wed Oct  1 20:50:05 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ffn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.861 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4721672|  4721672|  18.887 ms|  18.887 ms|  4721672|  4721672|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |                                                                      |                                                            |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                    |
        |                               Instance                               |                           Module                           |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                      |
        +----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28                  |Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1                  |     3074|     3074|  12.296 us|  12.296 us|     3073|     3073|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36  |Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3  |  4718595|  4718595|  18.874 ms|  18.874 ms|  4718594|  4718594|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.75ns)   --->   "%local_vec = alloca i64 1" [kernel_FFN.cpp:36]   --->   Operation 5 'alloca' 'local_vec' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1, i32 %z3_strm, i32 %local_vec"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 7 [1/2] (1.30ns)   --->   "%call_ln0 = call void @Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1, i32 %z3_strm, i32 %local_vec"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 1.30> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "%fence_ln43 = fence void @_ssdm_op_Fence, i32 %z3_strm, i32 4294967295, i32 %res_strm, i32 %W_strm, i32 0" [kernel_FFN.cpp:43]   --->   Operation 8 'fence' 'fence_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%fence_ln43 = fence void @_ssdm_op_Fence, i32 %z3_strm, i32 4294967295, i32 %res_strm, i32 %W_strm, i32 0" [kernel_FFN.cpp:43]   --->   Operation 9 'fence' 'fence_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3, i32 %res_strm, i32 %local_vec, i32 %W_strm"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z3_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3, i32 %res_strm, i32 %local_vec, i32 %W_strm"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [kernel_FFN.cpp:48]   --->   Operation 15 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ res_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ z3_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ W_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
local_vec         (alloca       ) [ 00111]
call_ln0          (call         ) [ 00000]
fence_ln43        (fence        ) [ 00000]
fence_ln43        (fence        ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
call_ln0          (call         ) [ 00000]
ret_ln48          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="res_strm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_strm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="z3_strm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z3_strm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Multiply_VecMat.5_Pipeline_VITIS_LOOP_37_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Multiply_VecMat.5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="local_vec_alloca_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_vec/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="0" index="2" bw="32" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="40" dir="0" index="3" bw="32" slack="0"/>
<pin id="41" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="45" class="1004" name="fence_ln43_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="0" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="0"/>
<pin id="48" dir="0" index="2" bw="1" slack="0"/>
<pin id="49" dir="0" index="3" bw="32" slack="0"/>
<pin id="50" dir="0" index="4" bw="32" slack="0"/>
<pin id="51" dir="0" index="5" bw="1" slack="0"/>
<pin id="52" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln43/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="fence_ln43_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="0" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="0" index="2" bw="1" slack="0"/>
<pin id="63" dir="0" index="3" bw="32" slack="0"/>
<pin id="64" dir="0" index="4" bw="32" slack="0"/>
<pin id="65" dir="0" index="5" bw="1" slack="0"/>
<pin id="66" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln43/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="33"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="24" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="42"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="36" pin=3"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="45" pin=2"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="45" pin=3"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="45" pin=4"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="45" pin=5"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="59" pin=2"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="59" pin=3"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="59" pin=4"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="59" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_strm | {3 4 }
 - Input state : 
	Port: Multiply_VecMat.5 : z3_strm | {1 2 }
	Port: Multiply_VecMat.5 : W_strm | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |         grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28         |    0    |    0    |    24   |    17   |
|          | grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 |    1    |  0.393  |   178   |   111   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   fence  |                           fence_ln43_fu_45                           |    0    |    0    |    0    |    0    |
|          |                           fence_ln43_fu_59                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |    1    |  0.393  |   202   |   128   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|local_vec|    0   |    0   |    0   |    1   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |    0   |    0   |    1   |
+---------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    0   |   202  |   128  |    -   |
|   Memory  |    0   |    -   |    -   |    0   |    0   |    1   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |    0   |   202  |   128  |    1   |
+-----------+--------+--------+--------+--------+--------+--------+
