set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_17 991 72
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIQGVG[0] 978 87
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 970 96
set_location Controler_0/ADI_SPI_1/data_counter[15] 1024 70
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[6] 937 81
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[0] 893 100
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 1034 82
set_location Controler_0/ADI_SPI_0/addr_counter[19] 992 70
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_4[5] 965 84
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 916 81
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7] 975 105
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2 972 90
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 981 78
set_location Controler_0/ADI_SPI_0/data_counter[12] 961 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 1020 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 1017 88
set_location Controler_0/Reset_Controler_0/state_reg[1] 982 85
set_location Controler_0/gpio_controler_0/read_data_frame_8[7] 1039 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 999 72
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 1062 79
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 790 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 887 100
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[13] 968 81
set_location Controler_0/gpio_controler_0/read_data_frame[0] 1040 79
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 962 75
set_location Controler_0/ADI_SPI_0/data_counter[25] 974 73
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 921 88
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 907 96
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2 973 90
set_location Controler_0/gpio_controler_0/un19_read_signal_0_a2 994 84
set_location Controler_0/gpio_controler_0/read_data_frame[13] 1033 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 980 96
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 883 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 931 103
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 999 63
set_location Controler_0/Command_Decoder_0/counter[28] 928 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 890 99
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 1061 82
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 1055 82
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 1028 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 926 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 1016 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 926 90
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[9] 1009 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 941 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 977 109
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 1007 91
set_location Controler_0/ADI_SPI_0/addr_counter[10] 983 70
set_location Controler_0/REGISTERS_0/state_reg[4] 962 88
set_location Controler_0/ADI_SPI_0/data_counter[21] 970 73
set_location Controler_0/REGISTERS_0/state_reg_RNO[0] 961 87
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[2] 959 78
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[0] 1009 75
set_location Controler_0/gpio_controler_0/read_data_frame_8[6] 1043 78
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 944 100
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 976 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 973 108
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 917 91
set_location Controler_0/gpio_controler_0/read_data_frame[5] 1033 85
set_location Controler_0/ADI_SPI_0/data_counter[15] 964 73
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 928 85
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 927 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 861 99
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 1025 97
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2_3[4] 956 84
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 1006 88
set_location Controler_0/ADI_SPI_0/addr_counter[9] 982 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 942 90
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 1004 102
set_location Controler_0/Answer_Encoder_0/state_reg_Z[1] 914 85
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 1053 85
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 970 103
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 954 105
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 978 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 1030 82
set_location Controler_0/ADI_SPI_0/addr_counter[31] 1004 70
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[3] 998 84
set_location Controler_0/ADI_SPI_1/addr_counter[8] 1065 73
set_location Controler_0/Command_Decoder_0/state_reg[9] 938 82
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 1062 82
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 1025 72
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[14] 1046 78
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[6] 973 81
set_location Controler_0/ADI_SPI_0/data_counter[11] 960 73
set_location Controler_0/gpio_controler_0/un11_read_signal_0_a2 992 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 940 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 904 91
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[14] 1007 96
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_14 1005 69
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 914 100
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 1046 76
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 1076 78
set_location Controler_0/ADI_SPI_0/counter_3[3] 945 78
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[9] 1024 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 947 96
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_10 955 96
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 997 63
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 882 96
set_location Controler_0/Command_Decoder_0/counter[20] 920 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 963 99
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 973 99
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 1028 85
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 976 82
set_location Controler_0/gpio_controler_0/read_data_frame[2] 999 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 914 97
set_location Controler_0/ADI_SPI_0/counter_3[1] 936 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 942 100
set_location Controler_0/ADI_SPI_0/addr_counter[25] 998 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 956 90
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 984 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 902 102
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 1057 85
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 913 97
set_location Controler_0/Reset_Controler_0/state_reg_ns_i_i_a2[1] 981 84
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs 1035 75
set_location Controler_0/ADI_SPI_0/sclk_4 978 75
set_location Controler_0/ADI_SPI_1/tx_data_buffer[6] 975 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 1038 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39] 793 90
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 983 75
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 1000 97
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 1028 75
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 906 87
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 1051 75
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 746 81
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 960 96
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 998 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 907 91
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 1038 75
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 987 106
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_1 929 90
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 963 78
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 917 100
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 756 90
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 1011 102
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[35] 794 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 903 91
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 1077 81
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 973 96
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 1032 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 953 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 939 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 974 103
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[39] 795 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 900 102
set_location Controler_0/ADI_SPI_1/counter[0] 1068 70
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 955 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 1017 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 1042 88
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[15] 1020 90
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2 965 78
set_location Controler_0/gpio_controler_0/state_reg[1] 975 85
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[2] 1003 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 932 103
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 979 103
set_location Controler_0/Command_Decoder_0/decode_vector[2] 959 85
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[5] 955 79
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 999 88
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15] 1067 82
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 981 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 1000 63
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 1042 76
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 972 96
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 1065 81
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 1040 82
set_location Controler_0/Answer_Encoder_0/periph_data_2[10] 1043 90
set_location Controler_0/gpio_controler_0/state_reg[5] 979 85
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 923 88
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 876 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 1039 76
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 950 75
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[1] 991 87
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 804 84
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ_2 815 87
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 1030 88
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2 980 90
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 950 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 957 102
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 983 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 940 96
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[6] 1023 87
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 993 76
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[3] 980 78
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 1004 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 909 91
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 747 84
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 988 88
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 974 106
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 1047 85
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2 984 84
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 1023 91
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 1062 76
set_location Controler_0/ADI_SPI_1/addr_counter[6] 1063 73
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 964 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 999 102
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[1] 891 100
set_location Controler_0/Answer_Encoder_0/state_reg_Z[0] 920 85
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 1068 84
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 812 84
set_location Controler_0/ADI_SPI_1/divider_enable 1065 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 906 97
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 746 78
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 1002 85
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 1004 63
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 1001 73
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 954 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 858 99
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 1003 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 876 90
set_location Controler_0/ADI_SPI_1/addr_counter[20] 1077 73
set_location Controler_0/Communication_ANW_MUX_0/state_reg_RNO[0] 893 99
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 985 81
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 1050 84
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 932 79
set_location Controler_0/Command_Decoder_0/counter[9] 909 79
set_location Controler_0/Command_Decoder_0/decode_vector[5] 953 85
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 985 103
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 1047 82
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 1023 82
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 977 102
set_location Controler_0/ADI_SPI_0/counter[4] 940 79
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0 938 87
set_location Controler_0/ADI_SPI_1/busy 984 79
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 789 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 1011 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 745 84
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 1038 82
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[3] 1000 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 931 96
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 1004 96
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 1075 78
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 997 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 943 100
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 984 96
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 959 81
set_location Controler_0/Command_Decoder_0/counter[21] 921 79
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 1069 85
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[12] 1005 90
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 958 78
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[7] 1014 90
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 1011 103
set_location Controler_0/ADI_SPI_0/state_reg[1] 953 76
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 1042 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 916 97
set_location Controler_0/ADI_SPI_1/addr_counter[12] 1069 73
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 938 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O 938 90
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01 962 78
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIVLVG[6] 973 87
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 979 82
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 1058 82
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 916 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13] 983 105
set_location Controler_0/ADI_SPI_1/addr_counter[7] 1064 73
set_location Controler_0/ADI_SPI_0/addr_counter[27] 1000 70
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 971 99
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 1056 79
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 999 75
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 995 109
set_location Controler_0/ADI_SPI_1/data_counter[21] 1030 70
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 1068 85
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 1017 76
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[1] 979 78
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[1] 1015 90
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 1015 106
set_location Controler_0/ADI_SPI_0/data_counter[0] 949 73
set_location Controler_0/gpio_controler_0/read_data_frame_8[9] 1023 78
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[1] 1007 90
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 959 82
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0_a4 941 87
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 928 99
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 1064 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 1032 75
set_location Controler_0/ADI_SPI_1/data_counter[30] 1039 70
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 1033 82
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[7] 958 81
set_location Controler_0/gpio_controler_0/Outputs[4] 1004 73
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 974 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 948 87
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 948 75
set_location Controler_0/ADI_SPI_0/ss_n 972 76
set_location Controler_0/ADI_SPI_1/addr_counter[16] 1073 73
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 972 79
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_5 1066 69
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIPTHI 1020 72
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[13] 1015 96
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 1011 82
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3 941 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 919 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 901 91
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[12] 1054 78
set_location Controler_0/ADI_SPI_0/addr_counter[8] 981 70
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[14] 1023 96
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 1066 85
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 954 99
set_location Controler_0/ADI_SPI_0/data_counter[27] 976 73
set_location Controler_0/gpio_controler_0/Outputs[14] 1049 73
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 982 72
set_location Controler_0/ADI_SPI_1/data_counter[11] 1020 70
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[7] 976 81
set_location Controler_0/Command_Decoder_0/cmd_data[22] 945 91
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 1015 72
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 919 88
set_location Controler_0/Answer_Encoder_0/state_reg_Z[3] 921 85
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 978 78
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 915 100
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 1030 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 881 96
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 961 97
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[11] 1013 96
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 1002 64
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[4] 1001 90
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 997 64
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[4] 943 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 1053 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 873 99
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 1083 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 859 99
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 1087 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 1019 82
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 1015 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 940 97
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 886 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 927 97
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 812 88
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 1020 84
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 998 109
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 905 87
set_location Controler_0/Command_Decoder_0/LMX1SPI_enable_cmd_i_i_a2 957 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 981 102
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 902 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 959 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 937 97
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 968 87
set_location Controler_0/gpio_controler_0/state_reg_ns_i_0[0] 980 84
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.10.un132_inputs 1032 72
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[3] 1000 84
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 1082 85
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 1029 76
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 966 85
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 950 102
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 946 96
set_location Controler_0/ADI_SPI_0/data_counter[17] 966 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 921 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 963 105
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 895 97
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 879 97
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa_0_a2 982 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 964 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 966 99
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 978 109
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 1091 81
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 990 88
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 1052 85
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[15] 1043 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 994 91
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 1019 72
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[13] 1030 96
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_4 1069 69
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 972 99
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 1059 82
set_location Controler_0/ADI_SPI_0/data_counter[5] 954 73
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 1056 81
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 908 96
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 1009 81
set_location Controler_0/gpio_controler_0/un7_read_signal_0_a2 990 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 885 96
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 1009 85
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[0] 1006 87
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 1015 76
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 1043 69
set_location Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0] 901 87
set_location Controler_0/ADI_SPI_1/counter_3[0] 1068 69
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 1042 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 915 97
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 972 103
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 923 100
set_location Controler_0/Command_Decoder_0/decode_vector[3] 950 85
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[34] 814 84
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 1007 102
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 1056 85
set_location Controler_0/Command_Decoder_0/counter[30] 930 79
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 1046 69
set_location Controler_0/gpio_controler_0/read_data_frame[1] 1000 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 903 88
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 998 102
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[10] 1057 76
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 1001 88
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 990 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 1021 82
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 988 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 998 75
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 1027 84
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 1025 85
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 946 81
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 1013 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 958 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 1041 88
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 1038 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 948 90
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 955 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 945 99
set_location Controler_0/gpio_controler_0/read_data_frame[14] 1030 79
set_location Controler_0/gpio_controler_0/Outputs_6[3] 998 72
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[3] 914 84
set_location Controler_0/ADI_SPI_0/addr_counter[6] 979 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 1053 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0] 923 90
set_location Controler_0/Reset_Controler_0/un8_write_signal_0_a2 969 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 909 97
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2[7] 947 81
set_location Controler_0/ADI_SPI_0/data_counter[24] 973 73
set_location Controler_0/ADI_SPI_1/addr_counter[5] 1062 73
set_location Controler_0/ADI_SPI_1/counter[2] 1058 70
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 964 82
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 1018 103
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 1062 81
set_location Controler_0/ADI_SPI_1/sdio_cl 1016 73
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[4] 1005 72
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 815 84
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 1063 81
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 1078 79
set_location Controler_0/gpio_controler_0/Outputs_6[15] 1019 75
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[10] 1062 75
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 1053 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 991 91
set_location Controler_0/ADI_SPI_0/addr_counter[15] 988 70
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.15.un77_inputs 1044 81
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 970 78
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 1063 75
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 966 82
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 767 78
set_location Controler_0/gpio_controler_0/Outputs_6[1] 1007 72
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 757 78
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 1076 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 919 91
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 1084 82
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 791 87
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 1042 90
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[9] 1039 73
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[0] 977 78
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 755 78
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa 973 102
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 1021 97
set_location Controler_0/Command_Decoder_0/counter[8] 908 79
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 1066 75
set_location Controler_0/ADI_SPI_0/data_counter[14] 963 73
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[12] 1003 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 974 105
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 932 84
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 995 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 922 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 1041 75
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 1003 88
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 951 82
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_a2[4] 975 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 1049 82
set_location Controler_0/ADI_SPI_1/counter[6] 1062 70
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 981 99
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 951 87
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 1039 82
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 1015 88
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 913 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 1007 76
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 915 81
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 748 78
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 908 91
set_location Controler_0/Communication_ANW_MUX_0/DEST_3_Fifo_Write_Enable 898 99
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 803 87
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[13] 1039 81
set_location Controler_0/ADI_SPI_0/data_counter[28] 977 73
set_location Controler_0/ADI_SPI_0/addr_counter[7] 980 70
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 1057 81
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11] 961 102
set_location Controler_0/gpio_controler_0/read_data_frame[10] 1032 79
set_location Controler_0/ADI_SPI_1/state_reg[2] 1028 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 1038 78
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 991 106
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 961 99
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37] 798 90
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 950 99
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1] 921 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 902 87
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 1085 85
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 1024 72
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 913 81
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[20] 979 90
set_location Controler_0/gpio_controler_0/Outputs_6[11] 1008 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 1040 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 918 91
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 1026 84
set_location Controler_0/gpio_controler_0/Outputs_6[10] 1044 72
set_location Controler_0/ADI_SPI_0/counter[1] 936 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 900 103
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 932 97
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 986 88
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 935 103
set_location Controler_0/Reset_Controler_0/state_reg_ns_i_0[0] 972 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 928 88
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[10] 1049 78
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 799 90
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17] 1024 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 992 91
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 961 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 962 96
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 920 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 924 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 872 99
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[12] 996 90
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 990 109
set_location Controler_0/ADI_SPI_0/data_counter[18] 967 73
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 910 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 1022 88
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 992 106
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 1012 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 1022 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 927 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 890 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 1015 82
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 1006 85
set_location Controler_0/Command_Decoder_0/counter[31] 931 79
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 813 90
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 806 90
set_location Controler_0/Command_Decoder_0/cmd_ID[0] 948 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 883 99
set_location Controler_0/gpio_controler_0/state_reg[2] 976 85
set_location Controler_0/Reset_Controler_0/state_reg_ns_i_a2[5] 973 84
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[4] 1010 90
set_location Controler_0/ADI_SPI_1/addr_counter[10] 1067 73
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[6] 1003 84
set_location Controler_0/ADI_SPI_1/counter[4] 1060 70
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 983 97
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 995 76
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 923 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 960 100
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 762 78
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 786 90
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 945 88
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 983 102
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 993 91
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 1078 78
set_location Controler_0/ADI_SPI_1/addr_counter[27] 1084 73
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 968 99
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 948 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 955 106
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 814 87
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 906 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15] 1054 82
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 1022 90
set_location Controler_0/gpio_controler_0/read_data_frame[9] 1023 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 1001 103
set_location Controler_0/ADI_SPI_1/counter[3] 1067 70
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 801 87
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 952 97
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2 956 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 1018 82
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 1000 73
set_location Controler_0/Command_Decoder_0/counter[23] 923 79
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 980 88
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 1028 72
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 987 100
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[6] 1002 84
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 1017 85
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 1086 82
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 983 72
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[15] 1039 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO 937 90
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 952 88
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6] 975 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 863 100
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 1076 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 958 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 882 97
set_location Controler_0/ADI_SPI_0/data_counter[29] 978 73
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 1075 75
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 957 87
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.10.un52_inputs 1036 72
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 947 91
set_location Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 807 84
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 1016 85
set_location Controler_0/gpio_controler_0/read_data_frame[3] 1022 79
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 957 75
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_18 990 72
set_location Controler_0/ADI_SPI_0/addr_counter[17] 990 70
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 1018 72
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 958 79
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[15] 1018 96
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 1014 85
set_location Controler_0/ADI_SPI_1/counter[8] 1064 70
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 1056 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 906 102
set_location Controler_0/ADI_SPI_0/data_counter[20] 969 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 941 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 931 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 923 96
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 933 90
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.9.un47_inputs 1033 72
set_location Controler_0/gpio_controler_0/read_data_frame[7] 1039 79
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_a2[4] 982 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 930 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 945 97
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 1063 76
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2[0] 940 84
set_location Controler_0/Command_Decoder_0/counter[22] 922 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15] 960 102
set_location Controler_0/Command_Decoder_0/cmd_data[21] 924 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 925 97
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[1] 1037 90
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 956 96
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[10] 1029 90
set_location Controler_0/ADI_SPI_0/data_counter[19] 968 73
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 950 82
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 1070 84
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 1079 78
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_4[15] 1000 87
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 995 97
set_location Controler_0/Command_Decoder_0/state_reg[2] 940 82
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 957 81
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2 988 81
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[14] 1052 78
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 904 87
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 904 97
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 967 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 920 88
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2_0 1031 72
set_location Controler_0/ADI_SPI_0/addr_counter[5] 978 70
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 1005 75
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 1041 81
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[8] 1043 87
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 1002 100
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4] 920 84
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 952 103
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 1029 88
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 1061 85
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 1029 75
set_location Controler_0/ADI_SPI_1/addr_counter[0] 1057 73
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2] 966 105
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 945 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 901 96
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 811 90
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 955 102
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 920 100
set_location Controler_0/Communication_CMD_MUX_0/state_reg[1] 908 88
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[0] 1034 81
set_location Controler_0/ADI_SPI_0/addr_counter[26] 999 70
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m20 954 87
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 1041 69
set_location Controler_0/ADI_SPI_1/addr_counter[4] 1061 73
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 921 91
set_location Controler_0/ADI_SPI_0/data_counter[10] 959 73
set_location Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 806 87
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 956 97
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[5] 1035 84
set_location Controler_0/Command_Decoder_0/counter[26] 926 79
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 1023 85
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2 954 75
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8] 956 81
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 1080 84
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[9] 1054 72
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 1005 102
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 989 100
set_location Controler_0/Command_Decoder_0/counter[3] 903 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 922 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 767 90
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 1036 75
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 984 88
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 969 100
set_location Controler_0/ADI_SPI_0/state_reg[0] 951 76
set_location Controler_0/gpio_controler_0/read_data_frame_8[4] 1002 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 951 99
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 1005 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 998 63
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 1045 69
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 1061 76
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 1055 75
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[11] 1026 90
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 934 103
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 888 99
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 1008 102
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 1064 79
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 973 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 991 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 888 96
set_location Controler_0/Command_Decoder_0/decode_vector_10_3dflt_0 942 87
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 934 90
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 978 97
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 993 97
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 877 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 887 99
set_location Controler_0/Command_Decoder_0/counter[24] 924 79
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 1056 82
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 954 91
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 973 75
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 990 75
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 933 85
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 946 91
set_location Controler_0/gpio_controler_0/read_data_frame_8_sn_m6 1040 84
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 1059 75
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 987 78
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 1085 81
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 1031 91
set_location Controler_0/ADI_SPI_1/data_counter[28] 1037 70
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 955 99
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5] 975 108
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 754 78
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 922 100
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[5] 1038 84
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 976 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 783 84
set_location Controler_0/gpio_controler_0/Inputs_Last[9] 1033 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 1081 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 978 108
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 886 99
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 981 72
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 985 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 926 87
set_location Controler_0/Command_Decoder_0/cmd_data[23] 926 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 929 96
set_location Controler_0/Command_Decoder_0/state_reg[3] 945 82
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 983 88
set_location Controler_0/ADI_SPI_0/addr_counter[21] 994 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 931 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9] 979 105
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4] 944 84
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 1056 75
set_location Controler_0/ADI_SPI_0/divider_enable 947 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 958 102
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 1034 75
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK 961 78
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 977 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 889 100
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2_4[4] 951 84
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[9] 1065 75
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 989 88
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[8] 1006 90
set_location Controler_0/gpio_controler_0/read_data_frame_8[10] 1032 78
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 1002 102
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_1_0[6] 941 81
set_location Controler_0/gpio_controler_0/state_reg[4] 983 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 936 100
set_location Controler_0/Communication_CMD_MUX_0/state_reg[0] 901 88
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 1052 76
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 918 100
set_location Controler_0/Command_Decoder_0/counter[0] 914 82
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[5] 1025 87
set_location Controler_0/ADI_SPI_1/data_counter[18] 1027 70
set_location Controler_0/ADI_SPI_0/counter[3] 945 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 882 99
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[6] 1007 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 1033 75
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 966 84
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 1020 85
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 747 81
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 1005 108
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14] 967 81
set_location Controler_0/REGISTERS_0/state_reg[0] 961 88
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 935 100
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 755 87
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 1030 72
set_location Controler_0/ADI_SPI_1/addr_counter[31] 1088 73
set_location Controler_0/ADI_SPI_1/data_counter[0] 1009 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 908 97
set_location Controler_0/Command_Decoder_0/counter[6] 906 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 971 102
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0] 939 81
set_location Controler_0/Reset_Controler_0/un15_write_signal_0_a2 988 84
set_location Controler_0/gpio_controler_0/read_data_frame_8[5] 1033 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 862 100
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[23] 978 90
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14] 980 108
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 994 88
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[11] 997 78
set_location Controler_0/ADI_SPI_1/counter[7] 1063 70
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 982 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15] 1054 81
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[2] 1007 87
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 1060 82
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 1051 85
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 970 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 909 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[36] 791 90
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 984 102
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 1010 102
set_location Controler_0/gpio_controler_0/state_reg[3] 974 85
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 1057 78
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 930 88
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 950 97
set_location Controler_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable 805 87
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 957 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 887 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 936 97
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 1042 69
set_location Controler_0/Command_Decoder_0/decode_vector_10_5dflt 953 84
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 914 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 1001 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 955 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 893 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 989 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 922 97
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 948 82
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 1009 91
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[10] 1021 90
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 991 75
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 979 79
set_location Controler_0/gpio_controler_0/Inputs_Last[10] 1036 73
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 952 100
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 1028 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 965 85
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 935 88
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 948 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 1000 64
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 958 103
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 977 96
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[18] 1021 96
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[14] 1019 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 951 105
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 966 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 926 97
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 1082 82
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 753 87
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36] 788 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 926 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 878 91
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_837_i 960 78
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[6] 1036 78
set_location Controler_0/REGISTERS_0/state_reg[1] 967 88
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 903 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 882 91
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[7] 1005 84
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[5] 1027 87
set_location Controler_0/ADI_SPI_1/state_reg[0] 1029 73
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 961 96
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 932 78
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 1012 100
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[13] 1016 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 885 99
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 928 91
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1[0] 960 87
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 1029 85
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 946 82
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 924 100
set_location Controler_0/ADI_SPI_0/data_counter[8] 957 73
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 952 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 878 97
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 1021 85
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[12] 1051 78
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 910 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 918 97
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[10] 1057 75
set_location Controler_0/ADI_SPI_1/addr_counter[23] 1080 73
set_location Controler_0/Command_Decoder_0/counter[25] 925 79
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[2] 984 87
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 1090 72
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[6] 952 82
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 925 87
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 912 81
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 1055 81
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 1027 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 881 90
set_location Controler_0/Command_Decoder_0/decode_vector_10_1dflt 955 84
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38] 743 87
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 927 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 933 97
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[37] 789 87
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 903 87
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8] 939 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 996 64
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 981 82
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 1003 103
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNIF8A91 977 87
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 957 100
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 975 88
set_location Controler_0/gpio_controler_0/read_data_frame_8[14] 1030 78
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 993 72
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 976 99
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 906 96
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[14] 1022 96
set_location Controler_0/ADI_SPI_1/data_counter[5] 1014 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 1030 100
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 1017 72
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 966 102
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 953 82
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 1013 102
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[3] 976 78
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 1090 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 1047 75
set_location Controler_0/ADI_SPI_0/addr_counter[28] 1001 70
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 966 81
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 887 91
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 920 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 919 97
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 978 91
set_location Controler_0/gpio_controler_0/read_data_frame[6] 1043 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 884 99
set_location Controler_0/Answer_Encoder_0/state_reg_ns_0[2] 918 84
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 1079 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 861 100
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[10] 955 81
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 996 97
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 1059 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 884 100
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 988 106
set_location Controler_0/ADI_SPI_0/addr_counter[0] 973 70
set_location Controler_0/ADI_SPI_0/addr_counter[4] 977 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 885 91
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 925 88
set_location Controler_0/Reset_Controler_0/un16_write_signal_0_a2 987 84
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 1062 84
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 1015 85
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 980 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 1008 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 750 87
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[7] 972 81
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[10] 1016 90
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[13] 1026 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 908 103
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 1082 81
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 955 82
set_location Controler_0/ADI_SPI_1/state_reg[1] 1021 73
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 991 102
set_location Controler_0/ADI_SPI_0/state_reg_RNIKQGI1[4] 968 78
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 968 105
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 795 90
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 1042 78
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 944 91
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 978 103
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 929 99
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[4] 1003 81
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 1001 109
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 1081 85
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 992 97
set_location Controler_0/ADI_SPI_1/addr_counter[17] 1074 73
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[9] 1052 73
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 1010 91
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 953 79
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 940 103
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[21] 982 90
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 954 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 1025 75
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 953 103
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 1089 82
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 1089 72
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 951 102
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 968 102
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[30] 924 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 998 76
set_location Controler_0/Command_Decoder_0/decode_vector_10_2dflt 959 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 979 102
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 927 99
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 959 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 1054 76
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 952 75
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3[5] 963 84
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 1081 82
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 1075 81
set_location Controler_0/gpio_controler_0/read_data_frame_8[15] 1041 84
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 904 103
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 966 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 1045 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 920 97
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 982 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 930 87
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 986 75
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 745 90
set_location Controler_0/Reset_Controler_0/un10_write_signal_2_0_0_a2_0_a2 975 90
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 969 99
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 1025 88
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 949 75
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[4] 1038 90
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 952 106
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[0] 996 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 974 102
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 990 106
set_location Controler_0/gpio_controler_0/read_data_frame[8] 1031 79
set_location Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable 809 87
set_location Controler_0/ADI_SPI_1/addr_counter[3] 1060 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 1044 85
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 1074 81
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 1070 81
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 988 76
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 933 88
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 977 108
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 1047 81
set_location Controler_0/gpio_controler_0/Outputs[12] 1050 73
set_location Controler_0/Command_Decoder_0/decode_vector[0] 949 85
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 997 102
set_location Controler_0/gpio_controler_0/Outputs_6[6] 1012 75
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 965 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[9] 1035 72
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[2] 1005 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 970 105
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35] 803 90
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[8] 1031 90
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 929 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 1048 82
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 1044 76
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[0] 1035 78
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 981 108
set_location Controler_0/Command_Decoder_0/counter[19] 919 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 926 103
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 938 100
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[15] 1010 96
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 1076 79
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 987 75
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 999 97
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 991 109
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 921 97
set_location Controler_0/gpio_controler_0/read_data_frame_8[1] 1000 81
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[11] 1001 75
set_location Controler_0/Reset_Controler_0/un14_write_signal_0_a2 986 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 871 99
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 1012 72
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNI9G9B2 982 87
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38 1065 69
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 938 88
set_location Controler_0/ADI_SPI_0/state_reg[2] 948 76
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 1065 85
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 958 106
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 964 91
set_location Controler_0/ADI_SPI_0/addr_counter[16] 989 70
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 965 103
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 1064 84
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 901 81
set_location Controler_0/ADI_SPI_0/write_read_buffer 944 82
set_location Controler_0/Command_Decoder_0/counter[1] 901 79
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[6] 1017 75
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.9.un127_inputs 1034 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 930 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 937 91
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 1075 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[2] 997 81
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 1054 85
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 1022 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 911 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 909 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 870 99
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 1066 79
set_location Controler_0/Command_Decoder_0/state_reg_RNO[3] 945 81
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 1018 102
set_location Controler_0/Command_Decoder_0/counter[2] 902 79
set_location Controler_0/REGISTERS_0/state_reg_ns_i_o2[0] 964 87
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 905 97
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 959 105
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[8] 1050 78
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 937 100
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[8] 997 90
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[4] 975 78
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m9 950 87
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 926 88
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 944 96
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 1007 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 896 96
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 1020 97
set_location Controler_0/gpio_controler_0/read_data_frame_8[0] 1040 78
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[10] 1044 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 1007 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 943 96
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 990 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 973 105
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 963 91
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 967 99
set_location Controler_0/REGISTERS_0/state_reg[5] 963 88
set_location Controler_0/ADI_SPI_1/addr_counter[1] 1058 73
set_location Controler_0/Command_Decoder_0/decode_vector_10_4dflt 936 87
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 942 96
set_location Controler_0/gpio_controler_0/un23_read_signal_0_a2 995 84
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 953 106
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI8PNC[3] 1000 90
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[11] 1025 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 889 97
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 929 88
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 948 103
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 1031 96
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 951 88
set_location Controler_0/gpio_controler_0/read_data_frame_8[2] 999 81
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 972 109
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 1058 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 911 97
set_location Controler_0/ADI_SPI_0/addr_counter[11] 984 70
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 1067 85
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[3] 1030 87
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 748 87
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 978 99
set_location Controler_0/ADI_SPI_1/addr_counter[24] 1081 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 1075 84
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 1043 75
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 924 88
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m10 949 87
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 744 81
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 997 97
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 968 82
set_location Controler_0/Command_Decoder_0/counter[17] 917 79
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[5] 978 81
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_x3 937 87
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 947 103
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 969 78
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1] 942 81
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 955 88
set_location Controler_0/ADI_SPI_0/data_counter[31] 980 73
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 1026 97
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 993 109
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 1047 73
set_location Controler_0/gpio_controler_0/read_data_frame_8[11] 1004 81
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 781 87
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 990 100
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 960 106
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 910 103
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 1019 85
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[3] 1021 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 869 99
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 811 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 1032 76
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 965 106
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 944 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 998 64
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 984 76
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 979 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34] 815 90
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[0] 912 84
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 994 106
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4 939 87
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 1088 84
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 957 79
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 945 103
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_15 1006 69
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 932 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[10] 1037 72
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 1054 75
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 989 76
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ 910 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 943 90
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 954 97
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[5] 942 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 999 90
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_24 988 72
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 1060 85
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 951 106
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[11] 1009 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 889 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 1047 76
set_location Controler_0/gpio_controler_0/Outputs_6[14] 1049 72
set_location Controler_0/ADI_SPI_1/addr_counter[2] 1059 73
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[38] 746 84
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 1074 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[9] 1039 72
set_location Controler_0/ADI_SPI_0/state_reg[4] 975 76
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 994 109
set_location Controler_0/gpio_controler_0/read_data_frame[15] 1041 85
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 974 108
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[0] 1020 87
set_location Controler_0/gpio_controler_0/Counter_RF_Input 1012 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 877 91
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[8] 998 90
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8] 977 105
set_location Controler_0/ADI_SPI_0/busy 979 76
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 977 79
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 1074 75
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 1037 75
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 974 78
set_location Controler_0/ADI_SPI_1/write_read_buffer 1002 79
set_location Controler_0/gpio_controler_0/Outputs[15] 1019 76
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[7] 1010 75
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 996 100
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 1013 91
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 975 79
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[7] 1039 90
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 976 100
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[15] 1020 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 859 100
set_location Controler_0/Command_Decoder_0/state_reg[7] 947 85
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[15] 1032 84
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 796 87
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_0 984 81
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 800 81
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 985 75
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5] 967 84
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 1025 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 933 103
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 980 102
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 953 97
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[8] 1047 78
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 1027 72
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[10] 954 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 1048 76
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[2] 996 81
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[14] 1053 78
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 1074 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 966 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 914 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 883 100
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 1054 73
set_location Controler_0/Command_Decoder_0/state_reg[8] 942 82
set_location Controler_0/ADI_SPI_0/counter[7] 943 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 982 96
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 1013 85
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 933 91
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 1066 82
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 931 88
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 932 85
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 957 78
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[9] 1028 78
set_location Controler_0/ADI_SPI_1/addr_counter[13] 1070 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 932 102
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 953 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 1048 75
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[7] 1006 75
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 997 88
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 903 96
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 948 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 913 91
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2_0 990 81
set_location Controler_0/Command_Decoder_0/LMX2SPI_enable_cmd_i_i_a2 953 87
set_location Controler_0/ADI_SPI_1/addr_counter[29] 1086 73
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 966 103
set_location Controler_0/Command_Decoder_0/state_reg_RNO[7] 947 84
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 1069 84
set_location Controler_0/ADI_SPI_0/addr_counter[3] 976 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 1022 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 980 106
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 892 100
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs 1052 81
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 989 109
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 930 96
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIP3VU 1009 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 924 96
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_0 995 81
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 976 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 962 105
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 984 78
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 983 84
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 996 73
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[0] 1003 87
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 1041 82
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 1036 76
set_location Controler_0/Command_Decoder_0/decode_vector[7] 952 85
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 1035 82
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 989 82
set_location Controler_0/ADI_SPI_0/addr_counter[18] 991 70
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 981 91
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 1072 81
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 732 87
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 806 88
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[5] 1002 96
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 991 76
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[7] 1004 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 917 97
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 956 78
set_location Controler_0/gpio_controler_0/Outputs[11] 1008 76
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 1061 78
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 785 90
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 802 90
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[8] 1045 72
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16] 1028 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1] 982 108
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 936 103
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 991 78
set_location Controler_0/ADI_SPI_0/data_counter[4] 953 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 1017 82
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 975 99
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 1042 75
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 986 76
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 992 88
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 998 97
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 985 106
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_1_tz[5] 936 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[10] 1037 73
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m5 956 87
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 962 91
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 1045 75
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 973 88
set_location Controler_0/ADI_SPI_0/counter[6] 942 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 902 96
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 1010 72
set_location Controler_0/gpio_controler_0/Outputs_6_sn_m2 993 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[15] 1050 82
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 800 90
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0_o4_0 945 87
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 1001 63
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[5] 955 78
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 937 84
set_location Controler_0/Command_Decoder_0/decode_vector_10_3dflt 950 84
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 754 90
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 979 81
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 985 88
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 915 84
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[3] 1035 87
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[1] 1006 81
set_location Controler_0/REGISTERS_0/state_reg[2] 968 88
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 1058 81
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 961 100
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 1028 97
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 1002 75
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 1073 75
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 937 103
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 795 87
set_location Controler_0/ADI_SPI_0/sdio_1 971 79
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 925 91
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 974 82
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 927 103
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 1077 79
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[10] 1067 76
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 1072 75
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 753 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 858 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 931 90
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 956 99
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 933 78
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 948 97
set_location Controler_0/ADI_SPI_0/addr_counter[1] 974 70
set_location Controler_0/Command_Decoder_0/state_reg[6] 946 85
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 1011 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 1028 100
set_location Controler_0/ADI_SPI_0/addr_counter[30] 1003 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 934 96
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 954 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 1013 88
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[10] 1052 72
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2 1008 72
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 1011 79
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 1012 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 1049 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 949 90
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 1063 84
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[9] 1026 75
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_13 987 72
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 1041 76
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 992 76
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[7] 997 75
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 1018 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 1044 75
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_1_RNI0KQV 991 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 930 103
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 957 97
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[9] 1031 75
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 1049 75
set_location Controler_0/Command_Decoder_0/cmd_CDb 931 91
set_location Controler_0/gpio_controler_0/un3_write_signal_0_a2 991 84
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 1027 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 896 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 1039 88
set_location Controler_0/ADI_SPI_0/addr_counter[23] 996 70
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 958 105
set_location Controler_0/ADI_SPI_1/data_counter[8] 1017 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 934 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 1010 88
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 936 91
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 997 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 951 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 901 97
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 1056 76
set_location Controler_0/ADI_SPI_1/data_counter[31] 1040 70
set_location Controler_0/ADI_SPI_0/data_counter[9] 958 73
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 974 99
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 1060 79
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 1011 85
set_location Controler_0/ADI_SPI_1/data_counter[29] 1038 70
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 972 75
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 1059 85
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[11] 1013 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 900 97
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 1052 84
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 1058 78
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 1020 91
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 930 85
set_location Controler_0/ADI_SPI_0/data_counter[3] 952 73
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_o4 944 87
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 1050 75
set_location Controler_0/Communication_CMD_MUX_0/un2_communication_req 910 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 972 108
set_location Controler_0/Command_Decoder_0/counter[5] 905 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 1010 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 931 99
set_location Controler_0/ADI_SPI_0/data_counter[7] 956 73
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 933 87
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 1013 72
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 1024 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 987 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 1027 100
set_location Controler_0/Command_Decoder_0/counter[4] 904 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[4] 998 81
set_location Controler_0/ADI_SPI_1/counter[1] 1070 70
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[3] 946 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 1013 79
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[4] 954 78
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 958 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 896 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 901 102
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI4CNT[0] 981 87
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 939 90
set_location Controler_0/ADI_SPI_0/addr_counter[2] 975 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 928 96
set_location Controler_0/gpio_controler_0/Inputs_Last[15] 1044 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 881 100
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 927 88
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 990 102
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 993 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 889 96
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 1087 84
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 1051 81
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_o2 980 81
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 1059 76
set_location Controler_0/ADI_SPI_1/data_counter[19] 1028 70
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[6] 999 84
set_location Controler_0/gpio_controler_0/read_data_frame[12] 1034 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 1020 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 1026 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 1016 82
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 1022 97
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 980 75
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 1044 84
set_location Controler_0/Command_Decoder_0/counter[18] 918 79
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 965 100
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[4] 1011 90
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_16 986 72
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 1024 85
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[5] 1035 90
set_location Controler_0/Answer_Encoder_0/state_reg[4] 919 85
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4] 967 87
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 983 87
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 986 106
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 763 90
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 970 99
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 957 99
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 1010 85
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 948 106
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 934 97
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 763 78
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 908 87
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 998 100
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 964 99
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 963 102
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 1014 72
set_location Controler_0/ADI_SPI_1/addr_counter[21] 1078 73
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[13] 1041 78
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 976 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 949 105
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[0] 1040 87
set_location Controler_0/ADI_SPI_0/data_counter[2] 951 73
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 979 91
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 1045 84
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNI53Q31 938 84
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 986 102
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 964 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 1016 88
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 1027 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 916 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4] 928 90
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 996 76
set_location Controler_0/ADI_SPI_1/counter[5] 1061 70
set_location Controler_0/ADI_SPI_1/addr_counter[14] 1071 73
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 981 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 903 103
set_location Controler_0/Reset_Controler_0/un1_state_reg_2_1 967 96
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[3] 997 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 951 97
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 1024 88
set_location Controler_0/ADI_SPI_0/state_reg[3] 960 79
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 958 100
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[8] 1048 78
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 983 81
set_location Controler_0/gpio_controler_0/state_reg_RNO[5] 979 84
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[10] 1045 73
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[9] 1028 90
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2 985 72
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 1027 91
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 983 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[15] 1050 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 886 100
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 1048 85
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 962 82
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 927 96
set_location Controler_0/gpio_controler_0/Outputs[5] 1051 73
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[19] 1027 96
set_location Controler_0/Reset_Controler_0/state_reg[5] 978 85
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 1008 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 1036 88
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 1063 85
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 1065 76
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 1028 82
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 1076 85
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 985 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 1009 79
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 802 81
set_location Controler_0/Command_Decoder_0/counter[10] 910 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 981 105
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 995 106
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 744 87
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 1002 109
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 926 96
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 955 91
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[13] 965 81
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 990 76
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[5] 1034 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 1025 100
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0] 943 81
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 1003 109
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 1012 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 1015 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 915 91
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_1 947 87
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 1046 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 934 91
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 999 73
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[13] 1014 96
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[3] 1022 75
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 1023 88
set_location Controler_0/gpio_controler_0/Outputs[0] 1011 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 1029 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 924 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 900 96
set_location Controler_0/ADI_SPI_1/addr_counter[25] 1082 73
set_location Controler_0/ADI_SPI_1/data_counter[20] 1029 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 934 85
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 972 106
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 930 99
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 905 103
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 939 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 955 87
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 972 82
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[1] 998 87
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 994 75
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 932 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 964 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 877 99
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 931 84
set_location Controler_0/gpio_controler_0/read_data_frame_8[12] 1034 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 1024 82
set_location Controler_0/Reset_Controler_0/state_reg[4] 981 85
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_876_i 1023 72
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 1079 85
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 984 75
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[2] 1004 87
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 1008 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 962 102
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 965 82
set_location Controler_0/ADI_SPI_0/addr_counter[24] 997 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 957 96
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 973 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 868 99
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 997 109
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 956 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 946 97
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[9] 1017 90
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 990 78
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 944 81
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 881 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 925 99
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 905 96
set_location Controler_0/gpio_controler_0/Outputs[10] 1044 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 1088 85
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 1073 85
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[13] 1016 96
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 958 97
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 1091 82
set_location Controler_0/gpio_controler_0/Outputs[1] 1007 73
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 747 90
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 1001 87
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[14] 1005 96
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 755 90
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[6] 1037 81
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 1057 79
set_location Controler_0/ADI_SPI_1/data_counter[10] 1019 70
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[10] 1013 90
set_location Controler_0/REGISTERS_0/state_reg_ns_i_i_a2[1] 962 87
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 1045 85
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[0] 1033 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 932 91
set_location Controler_0/gpio_controler_0/Outputs_6[8] 1046 72
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2 958 75
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 979 96
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 950 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 945 96
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 988 78
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 979 100
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 765 90
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[4] 996 72
set_location Controler_0/gpio_controler_0/Outputs_6[7] 1018 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 962 99
set_location Controler_0/Command_Decoder_0/decode_vector[4] 936 88
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 989 81
set_location Controler_0/ADI_SPI_1/addr_counter[19] 1076 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 878 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 876 100
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[1] 999 87
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 1005 100
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 1059 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 1029 82
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 996 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 937 96
set_location Controler_0/Reset_Controler_0/state_reg[3] 972 85
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 1050 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 931 102
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[2] 973 78
set_location Controler_0/ADI_SPI_0/data_counter[1] 950 73
set_location Controler_0/gpio_controler_0/Outputs_6[13] 1014 75
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[15] 1015 75
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 1073 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 1001 64
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 953 78
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 943 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 893 97
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 1026 72
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 952 99
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 1016 103
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 952 78
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 1013 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 925 102
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 965 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 980 105
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 960 75
set_location Controler_0/gpio_controler_0/Outputs_6[2] 1002 72
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 913 84
set_location Controler_0/ADI_SPI_0/data_counter[6] 955 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 1019 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 927 87
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[11] 1003 75
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 959 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 901 103
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 997 72
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 980 99
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 814 88
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 957 88
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 1007 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 960 105
set_location Controler_0/gpio_controler_0/Outputs[2] 1002 73
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 1043 76
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 996 63
set_location Controler_0/gpio_controler_0/Outputs[6] 1012 76
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 1065 79
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 877 96
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 1086 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 942 97
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 963 82
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 1031 85
set_location Controler_0/ADI_SPI_1/addr_counter[28] 1085 73
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 969 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 885 90
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 925 90
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 1051 69
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[3] 951 78
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 972 102
set_location Controler_0/Command_Decoder_0/counter[11] 911 79
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 989 106
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 969 103
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 924 84
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 949 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 867 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 883 90
set_location Controler_0/Answer_Encoder_0/periph_data_i_o2[15] 1032 90
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 953 88
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 947 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 935 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 929 97
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 1030 85
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 988 97
set_location Controler_0/gpio_controler_0/Outputs[8] 1046 73
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 994 97
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 1012 88
set_location Controler_0/ADI_SPI_1/data_counter[24] 1033 70
set_location Controler_0/gpio_controler_0/Outputs_6[0] 1011 75
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[4] 1000 78
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 977 103
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 910 96
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 961 91
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 1072 85
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 954 96
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 1029 91
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_0_0 946 87
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 1011 81
set_location Controler_0/Reset_Controler_0/un11_write_signal_0_a2_0 974 90
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 1091 85
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[5] 950 78
set_location Controler_0/REGISTERS_0/state_reg_RNO[5] 963 87
set_location Controler_0/ADI_SPI_0/sdio_cl 973 76
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 977 99
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 950 105
set_location Controler_0/Answer_Encoder_0/state_reg_Z[2] 918 85
set_location Controler_0/Command_Decoder_0/decode_vector[6] 948 85
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 1051 84
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[13] 1043 81
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 987 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 972 105
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[6] 975 81
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector8 879 96
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 1043 82
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 1022 72
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 792 90
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 1046 85
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 1018 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 882 90
set_location Controler_0/gpio_controler_0/un15_read_signal_0_a2 992 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 949 96
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[6] 952 81
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 1008 85
set_location Controler_0/ADI_SPI_1/data_counter[27] 1036 70
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 911 103
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 891 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 1053 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 1033 76
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 1010 100
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 979 99
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 949 97
set_location Controler_0/ADI_SPI_1/data_counter[26] 1035 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 890 96
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[10] 1012 90
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 1090 85
set_location Controler_0/ADI_SPI_0/counter[8] 944 79
set_location Controler_0/ADI_SPI_0/addr_counter[13] 986 70
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 992 109
set_location Controler_0/ADI_SPI_1/data_counter[14] 1023 70
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[14] 1047 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 1037 88
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 964 81
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[9] 1060 76
set_location Controler_0/gpio_controler_0/Outputs[3] 998 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 909 103
set_location Controler_0/Answer_Encoder_0/periph_data_2[4] 1034 90
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 991 97
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 971 78
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 805 84
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[15] 1067 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 932 90
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 932 88
set_location Controler_0/Command_Decoder_0/decode_vector[1] 955 85
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 929 85
set_location Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 897 99
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 981 81
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[12] 963 81
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_3 976 90
set_location Controler_0/Reset_Controler_0/state_reg_RNO[5] 978 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 907 102
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[10] 1038 73
set_location Controler_0/ADI_SPI_0/data_counter[30] 979 73
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[7] 1018 90
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[1] 1007 81
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[7] 1000 75
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 1000 100
set_location Controler_0/gpio_controler_0/Outputs_6[9] 1048 72
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 1028 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 1043 88
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 1058 85
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[15] 1037 84
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 1087 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 960 99
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[0] 1032 81
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 808 90
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4] 976 108
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 924 103
set_location Controler_0/ADI_SPI_1/data_counter[17] 1026 70
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 972 100
set_location Controler_0/Reset_Controler_0/un1_state_reg_1_1 976 102
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 907 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 887 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 1018 88
set_location Controler_0/ADI_SPI_0/counter_3[0] 938 75
set_location Controler_0/ADI_SPI_1/data_counter[16] 1025 70
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 1084 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 906 103
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 999 100
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_5[15] 1030 90
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 999 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 1021 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 863 99
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_2 994 81
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 945 84
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 1029 72
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 994 76
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 1088 81
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 1056 84
set_location Controler_0/ADI_SPI_1/data_counter[4] 1013 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 925 84
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 953 100
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 993 75
set_location Controler_0/Answer_Encoder_0/cmd_status_err 960 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 1035 88
set_location Controler_0/ADI_SPI_0/assert_data 983 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 911 91
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 1086 84
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 1084 81
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[5] 1001 84
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[2] 1001 81
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[6] 1040 81
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[4] 949 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 880 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 1031 100
set_location Controler_0/Command_Decoder_0/state_reg[0] 938 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 881 91
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 1026 85
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 1000 102
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 1071 85
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 935 78
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[4] 980 87
set_location Controler_0/ADI_SPI_1/state_reg[4] 988 79
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 985 78
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 1002 88
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 1022 91
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[12] 1024 78
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[11] 1012 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 888 97
set_location Controler_0/ADI_SPI_1/addr_counter[11] 1068 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 1071 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 996 75
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 978 102
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 1046 84
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_a2_2 986 81
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 883 97
set_location Controler_0/ADI_SPI_1/data_counter[23] 1032 70
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 958 99
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 954 82
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 1036 82
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 1004 108
set_location Controler_0/Command_Decoder_0/decode_vector_10_6dflt 948 84
set_location Controler_0/Command_Decoder_0/counter[7] 907 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 860 99
set_location Controler_0/Command_Decoder_0/cmd_status_err 950 91
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[6] 1036 81
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 1016 72
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5 976 87
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 983 103
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 1006 100
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 960 82
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 1025 82
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 958 82
set_location Controler_0/gpio_controler_0/Outputs_6[4] 1004 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 939 96
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[29] 925 85
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 976 105
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 971 106
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 1089 85
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[22] 981 90
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_i_0 989 78
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_19 984 72
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 1064 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_1 987 81
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 1001 91
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 981 96
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 1058 75
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 1074 84
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 993 88
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 1078 85
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 1009 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 936 90
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 948 99
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 1031 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 1034 88
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[3] 1029 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 930 102
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 794 87
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 981 103
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[7] 1024 87
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 952 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 935 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 885 97
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 746 87
set_location Controler_0/Reset_Controler_0/state_reg[0] 973 85
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 1065 82
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[9] 1035 73
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 1000 109
set_location Controler_0/ADI_SPI_1/addr_counter[30] 1087 73
set_location Controler_0/ADI_SPI_1/data_counter[13] 1022 70
set_location Controler_0/ADI_SPI_1/data_counter[9] 1018 70
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 1087 82
set_location Controler_0/Command_Decoder_0/state_reg[5] 937 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13] 1039 75
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[12] 962 81
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 926 99
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[2] 1011 96
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[2] 996 78
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 1040 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 904 96
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 989 97
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 1061 79
set_location Controler_0/ADI_SPI_1/data_counter[3] 1012 70
set_location Controler_0/ADI_SPI_1/addr_counter[15] 1072 73
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 1019 91
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[4] 1003 90
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 974 96
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 986 99
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 1067 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 1053 82
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 987 88
set_location Controler_0/ADI_SPI_1/data_counter[7] 1016 70
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 1016 102
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 978 106
set_location Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 892 99
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0] 936 81
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[12] 1055 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 886 90
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 994 102
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[15] 1008 96
set_location Controler_0/Reset_Controler_0/un10_write_signal_0_a2 963 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 949 102
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 941 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 948 105
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 1011 100
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[9] 1008 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 880 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 938 96
set_location Controler_0/ADI_SPI_1/sclk_4 961 81
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 963 106
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 926 85
set_location Controler_0/ADI_SPI_0/addr_counter[14] 987 70
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 951 96
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 952 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 1026 82
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[0] 990 87
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 924 99
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 997 87
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 752 78
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 891 99
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 970 106
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 933 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 983 108
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 938 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 877 90
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 969 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 1006 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 878 90
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 951 75
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 1062 85
set_location Controler_0/ADI_SPI_1/state_reg[3] 1023 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 939 100
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 1005 76
set_location Controler_0/Answer_Encoder_0/cmd_CDb_RNO 972 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3] 982 102
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 1035 81
set_location Controler_0/Command_Decoder_0/counter[29] 929 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[8] 1027 78
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 998 78
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 940 91
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38 947 78
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 956 102
set_location Controler_0/ADI_SPI_0/addr_counter[22] 995 70
set_location Controler_0/gpio_controler_0/Outputs[13] 1014 76
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 1021 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0] 961 105
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[9] 1064 76
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 1070 75
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 909 87
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 1002 87
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 957 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 884 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 944 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 879 99
set_location Controler_0/gpio_controler_0/Outputs_6[5] 1051 72
set_location Controler_0/ADI_SPI_0/addr_counter[29] 1002 70
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 1003 97
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[9] 1027 75
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 953 75
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[15] 1052 82
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 1081 81
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 1017 100
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 999 76
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 993 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 1025 76
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 956 105
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 973 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 1005 79
set_location Controler_0/ADI_SPI_1/data_counter[2] 1011 70
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 1040 90
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 969 105
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 982 99
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 1009 100
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 988 102
set_location Controler_0/gpio_controler_0/state_reg[0] 980 85
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 1066 76
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 946 78
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[5] 996 84
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 997 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 986 91
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_5[7] 979 87
set_location Controler_0/Command_Decoder_0/state_reg[1] 939 85
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 1063 82
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 1005 103
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 1015 91
set_location Controler_0/Command_Decoder_0/state_reg[4] 945 85
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 957 82
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[12] 1027 90
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 949 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 985 91
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 971 103
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 1057 84
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 1008 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12] 967 105
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 995 90
set_location Controler_0/ADI_SPI_0/addr_counter[20] 993 70
set_location Controler_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 812 87
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 1017 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 929 91
set_location Controler_0/ADI_SPI_0/counter[5] 941 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 1077 85
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[12] 1023 90
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 1024 91
set_location Controler_0/ADI_SPI_1/addr_counter[18] 1075 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 908 102
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 1012 81
set_location Controler_0/Command_Decoder_0/counter[13] 913 79
set_location Controler_0/Answer_Encoder_0/periph_data_2[12] 1041 90
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 1045 82
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[1] 1005 81
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2[4] 954 84
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 965 96
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 1049 85
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 938 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 866 99
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 943 87
set_location Controler_0/Reset_Controler_0/un9_write_signal_0_a2 966 96
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 738 87
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 810 90
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 1002 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 1051 76
set_location Controler_0/ADI_SPI_1/ss_n 1018 73
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[1] 1001 78
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[15] 1067 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 1020 75
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 1069 81
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[1] 1019 90
set_location Controler_0/Command_Decoder_0/counter[27] 927 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 935 91
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 1080 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 924 87
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[10] 1020 78
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 949 82
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 983 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 879 91
set_location Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 899 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 925 103
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 1003 100
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 1011 97
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 986 103
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[12] 1045 78
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 937 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 1014 79
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 754 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 983 109
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 949 99
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 935 96
set_location Controler_0/ADI_SPI_1/assert_data 1013 73
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 959 103
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 989 102
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9] 951 81
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 931 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 887 96
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 1082 84
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 959 79
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 960 81
set_location Controler_0/Command_Decoder_0/counter[12] 912 79
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[1] 1006 72
set_location Controler_0/ADI_SPI_0/counter[0] 938 76
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 1034 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 959 88
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 996 109
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 928 103
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 979 108
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[5] 1053 72
set_location Controler_0/gpio_controler_0/state_reg_ns_i_o2[0] 974 84
set_location Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0] 922 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 900 87
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[4] 1028 87
set_location Controler_0/Reset_Controler_0/state_reg[2] 977 85
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 1002 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 880 90
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 1086 81
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 965 102
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0_0 940 87
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 944 90
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[2] 1017 96
set_location Controler_0/gpio_controler_0/read_data_frame_8[13] 1033 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 865 99
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[5] 974 81
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[6] 950 81
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 1046 81
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 1049 76
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 940 81
set_location Controler_0/Command_Decoder_0/counter[16] 916 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 881 99
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[3] 1023 75
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 942 91
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 1009 102
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 981 100
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 1021 72
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 1015 97
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 951 79
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 1058 84
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 777 78
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 758 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 1018 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 907 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 894 97
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 802 87
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 987 76
set_location Controler_0/ADI_SPI_1/data_counter[1] 1010 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 1006 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 1011 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 933 102
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 1014 91
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 973 97
set_location Controler_0/ADI_SPI_1/sdio_1 993 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 1019 100
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[5] 1042 84
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 971 84
set_location Controler_0/ADI_SPI_1/sclk 961 82
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 958 84
set_location Controler_0/ADI_SPI_1/data_counter[6] 1015 70
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 1070 85
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 1018 100
set_location Controler_0/Command_Decoder_0/counter[14] 914 79
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 1069 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 926 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 876 99
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 975 75
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 735 87
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[4] 1029 87
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 759 90
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[4] 972 78
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 934 78
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0] 948 78
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 988 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 894 96
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNITP2K 975 87
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 925 96
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 981 79
set_location Controler_0/ADI_SPI_1/addr_counter[9] 1066 73
set_location Controler_0/Answer_Encoder_0/periph_data_2[5] 1036 90
set_location Controler_0/ADI_SPI_1/counter_3[3] 1067 69
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u_1 895 99
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 1001 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 955 90
set_location Controler_0/ADI_SPI_1/data_counter[22] 1031 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 985 76
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 1014 103
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 943 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 957 90
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 996 103
set_location Controler_0/gpio_controler_0/Outputs[9] 1048 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 924 102
set_location Controler_0/ADI_SPI_0/sclk 978 76
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 1077 78
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[11] 1004 75
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[14] 1025 78
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 928 97
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 1068 81
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[7] 1037 78
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 974 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 1020 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 1048 81
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 946 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 903 102
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 1080 85
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 1055 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 932 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 860 100
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 1075 85
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[7] 1014 87
set_location Controler_0/ADI_SPI_0/counter[2] 938 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 1064 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 884 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 878 99
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 956 82
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 1046 75
set_location Controler_0/ADI_SPI_0/data_counter[23] 972 73
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[4] 954 79
set_location Controler_0/Command_Decoder_0/decode_vector_10_0dflt 949 84
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 761 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 862 99
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 761 90
set_location Controler_0/gpio_controler_0/read_data_frame_8[3] 1022 78
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 968 103
set_location Controler_0/ADI_SPI_1/data_counter[12] 1021 70
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 899 97
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[15] 1063 79
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[9] 1064 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10] 967 102
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 1001 97
set_location Controler_0/ADI_SPI_1/tx_data_buffer[5] 978 82
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 982 105
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 1066 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 879 90
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 1064 85
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 1089 81
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 1052 75
set_location Controler_0/REGISTERS_0/state_reg[3] 964 88
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 952 105
set_location Controler_0/gpio_controler_0/read_data_frame[11] 1004 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 930 84
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 1074 78
set_location Controler_0/ADI_SPI_0/data_counter[26] 975 73
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 1014 102
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 1027 82
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 1020 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 948 96
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 902 91
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 745 81
set_location Controler_0/ADI_SPI_1/addr_counter[22] 1079 73
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 1021 91
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 996 102
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 1013 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 1009 88
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[7] 949 81
set_location Controler_0/ADI_SPI_0/data_counter[13] 962 73
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 970 102
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[6] 1038 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 902 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 1004 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 950 88
set_location Controler_0/gpio_controler_0/read_data_frame[4] 1002 82
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 1026 91
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 1016 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 936 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 896 100
set_location Controler_0/ADI_SPI_1/counter_3[1] 1070 69
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 978 105
set_location Controler_0/gpio_controler_0/read_data_frame_8[8] 1031 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 1003 79
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_a2_1_0 993 81
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 974 75
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[3] 1006 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 941 91
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 964 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 1033 88
set_location Controler_0/Command_Decoder_0/decode_vector_10_7dflt 952 84
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 1004 88
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 1033 90
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIEPF8[4] 974 87
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 978 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 907 103
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 955 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[10] 1038 72
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 983 99
set_location Controler_0/ADI_SPI_1/data_counter[25] 1034 70
set_location Controler_0/ADI_SPI_1/addr_counter[26] 1083 73
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 897 97
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[11] 948 81
set_location Controler_0/ADI_SPI_0/data_counter[16] 965 73
set_location Controler_0/gpio_controler_0/Outputs[7] 1018 76
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 986 97
set_location Controler_0/Command_Decoder_0/counter[15] 915 79
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 1062 78
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[10] 1055 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 1023 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 905 91
set_location Controler_0/ADI_SPI_0/data_counter[22] 971 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 987 91
set_location Controler_0/gpio_controler_0/Outputs_6[12] 1050 72
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[13] 1038 81
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 1083 81
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 950 79
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u 894 99
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 981 88
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 1042 82
set_location Controler_0/Reset_Controler_0/un11_write_signal_0_a2 968 96
set_location Controler_0/Answer_Encoder_0/cmd_CDb 972 88
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 979 75
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 1068 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 1032 88
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 919 84
set_location Controler_0/ADI_SPI_0/addr_counter[12] 985 70
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 988 109
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[5] 1022 87
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 1040 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 943 91
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[3] 956 79
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 985 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 912 95
set_location Controler_0/REGISTERS_0/memory_memory_0_0 984 68
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 948 95
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 1020 95
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 984 95
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 987 105
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 900 90
set_location Controler_0/Command_Decoder_0/counter_s_1314 900 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 1014 81
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1] 948 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 912 99
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1319 936 78
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 933 99
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31] 1056 72
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1318 1068 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1317 852 99
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1320 1056 69
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315 985 96
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 987 99
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1] 1008 69
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 984 90
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31] 972 69
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8] 912 90
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316 987 108
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 912 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 1002 78
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0 972 71
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1 984 71
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2 996 71
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0 948 74
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1 960 74
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2 972 74
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1319_CC_0 936 80
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_0 1056 74
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_1 1068 74
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_2 1080 74
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_0 1008 71
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_1 1020 71
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_2 1032 71
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1320_CC_0 1056 71
set_location Controler_0/Command_Decoder_0/counter_s_1314_CC_0 900 80
set_location Controler_0/Command_Decoder_0/counter_s_1314_CC_1 912 80
set_location Controler_0/Command_Decoder_0/counter_s_1314_CC_2 924 80
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 900 92
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0 912 92
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 912 98
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 912 101
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 933 101
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 984 92
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 1014 83
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 1020 83
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 1002 80
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 1008 80
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315_CC_0 985 98
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315_CC_1 996 98
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316_CC_0 987 110
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316_CC_1 996 110
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 987 101
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 996 101
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 987 107
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 996 107
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1318_CC_0 1068 80
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1317_CC_0 852 101
