#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr  5 15:35:21 2022
# Process ID: 19804
# Current directory: C:/Users/jones/Desktop/EE316-Lab5/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25512 C:\Users\jones\Desktop\EE316-Lab5\Lab5\Lab5.xpr
# Log file: C:/Users/jones/Desktop/EE316-Lab5/Lab5/vivado.log
# Journal file: C:/Users/jones/Desktop/EE316-Lab5/Lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CHANNEL_ENABLE_VAUXP2_VAUXN2 {true}] [get_bd_cells xadc_wiz_0]
endgroup
write_bd_tcl block_design.tcl
validate_bd_design
write_bd_tcl block_design.tcl
write_bd_tcl -force block_design.tcl
save_bd_design
close_project
pwd
cd ..
cd MoreTesting
cd ..
pwd
dir
cd MoreTesting
ls
dir
source ./block_design.tcl
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Users/jones/Desktop/EE316-Lab5/ip [current_project]
update_ip_catalog
set_property target_language VHDL [current_project]
source ./block_design.tcl
set_property synth_checkpoint_mode None [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -fileset constrs_1 -norecurse C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc
import_files -fileset constrs_1 C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file mkdir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk
file copy -force C:/Users/jones/Desktop/MoreTesting/myproj/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk -hwspec C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf
open_run synth_1 -name synth_1
set_property target_constrs_file C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc [current_fileset -constrset]
set_property package_pin "" [get_ports [list  ldr_v_n]]
place_ports pot_v_n B20
set_property IOSTANDARD LVCMOS33 [get_ports [list ldr_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ldr_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ldr_v_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pot_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pot_v_p]]
undo
undo
undo
undo
undo
undo
place_ports Vp_Vn_0_v_n L10
set_property IOSTANDARD LVCMOS33 [get_ports [list ldr_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ldr_v_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pot_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pot_v_p]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file mkdir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk
file copy -force C:/Users/jones/Desktop/MoreTesting/myproj/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk -hwspec C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CHANNEL_ENABLE_VAUXP2_VAUXN2 {false} CONFIG.CHANNEL_ENABLE_VAUXP3_VAUXN3 {false} CONFIG.CHANNEL_ENABLE_VAUXP4_VAUXN4 {false} CONFIG.CHANNEL_ENABLE_VAUXP5_VAUXN5 {true} CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {true} CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {false} CONFIG.CHANNEL_ENABLE_VAUXP8_VAUXN8 {true} CONFIG.CHANNEL_ENABLE_VAUXP9_VAUXN9 {true} CONFIG.CHANNEL_ENABLE_VAUXP10_VAUXN10 {false} CONFIG.CHANNEL_ENABLE_VAUXP11_VAUXN11 {false} CONFIG.CHANNEL_ENABLE_VAUXP12_VAUXN12 {true} CONFIG.CHANNEL_ENABLE_VAUXP13_VAUXN13 {true} CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {false} CONFIG.CHANNEL_ENABLE_VAUXP15_VAUXN15 {true}] [get_bd_cells xadc_wiz_0]
endgroup
export_ip_user_files -of_objects  [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_target all [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
open_bd_design {C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets Vaux1_0_1] [get_bd_intf_ports ldr]
delete_bd_objs [get_bd_intf_nets Vaux0_0_1] [get_bd_intf_ports pot]
delete_bd_objs [get_bd_intf_nets Vp_Vn_0_1] [get_bd_intf_ports Vp_Vn_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vp_Vn]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux1]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux5]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux6]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux8]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux9]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux12]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux13]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux15]
endgroup
open_bd_design {C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
export_ip_user_files -of_objects  [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_target all [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file mkdir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk
file copy -force C:/Users/jones/Desktop/MoreTesting/myproj/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk -hwspec C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf
