Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 13:37:01 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 206 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.674        0.000                      0                23123        0.041        0.000                      0                23123        3.225        0.000                       0                 11361  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.674        0.000                      0                23123        0.041        0.000                      0                23123        3.225        0.000                       0                 11361  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[3][6][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 1.523ns (24.144%)  route 4.785ns (75.856%))
  Logic Levels:           13  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X13Y112        FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm9/out_reg[3]/Q
                         net (fo=13, routed)          0.149     0.281    fsm9/fsm9_out[3]
    SLICE_X14Y112        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.458 r  fsm9/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.450     0.908    fsm7/D_int0_0_write_en_1
    SLICE_X15Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100     1.008 r  fsm7/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=4, routed)           0.111     1.119    fsm7/out_reg[0]_6
    SLICE_X15Y110        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     1.253 f  fsm7/out[31]_i_3__1/O
                         net (fo=35, routed)          0.255     1.508    fsm7/C_sh_read0_0_write_en
    SLICE_X15Y110        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.657 r  fsm7/mem[7][7][31]_i_10__0/O
                         net (fo=12, routed)          0.199     1.856    j00/mem[7][7][31]_i_9__1
    SLICE_X15Y109        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     1.954 f  j00/mem[7][7][31]_i_18/O
                         net (fo=5, routed)           0.511     2.465    fsm5/out_reg[31]_i_9__2
    SLICE_X20Y116        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     2.563 r  fsm5/mem[7][7][31]_i_14/O
                         net (fo=136, routed)         0.664     3.227    D0_0/out_reg[0]_1
    SLICE_X37Y117        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     3.322 r  D0_0/out_reg[2]_i_2__2/O
                         net (fo=1, routed)           0.527     3.849    D0_0/out_reg[2]_i_2__2_n_0
    SLICE_X32Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.965 r  D0_0/out[2]_i_1__2/O
                         net (fo=4, routed)           0.347     4.312    fsm4/D0_0_read_data[2]
    SLICE_X24Y120        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     4.351 r  fsm4/mem[7][7][7]_i_8/O
                         net (fo=1, routed)           0.257     4.608    add2/left[2]
    SLICE_X25Y120        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.135     4.743 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.771    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.794 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.822    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.968 r  add2/mem_reg[7][7][23]_i_2/O[7]
                         net (fo=2, routed)           0.297     5.265    bin_read2_0/out[23]
    SLICE_X29Y123        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     5.381 r  bin_read2_0/mem[7][7][23]_i_1__0/O
                         net (fo=64, routed)          0.962     6.343    D0_0/D[23]
    SLICE_X38Y124        FDRE                                         r  D0_0/mem_reg[3][6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.025     7.025    D0_0/clk
    SLICE_X38Y124        FDRE                                         r  D0_0/mem_reg[3][6][23]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X38Y124        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[3][6][23]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[1][6][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.523ns (24.364%)  route 4.728ns (75.636%))
  Logic Levels:           13  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X13Y112        FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm9/out_reg[3]/Q
                         net (fo=13, routed)          0.149     0.281    fsm9/fsm9_out[3]
    SLICE_X14Y112        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.458 r  fsm9/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.450     0.908    fsm7/D_int0_0_write_en_1
    SLICE_X15Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100     1.008 r  fsm7/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=4, routed)           0.111     1.119    fsm7/out_reg[0]_6
    SLICE_X15Y110        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     1.253 f  fsm7/out[31]_i_3__1/O
                         net (fo=35, routed)          0.255     1.508    fsm7/C_sh_read0_0_write_en
    SLICE_X15Y110        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.657 r  fsm7/mem[7][7][31]_i_10__0/O
                         net (fo=12, routed)          0.199     1.856    j00/mem[7][7][31]_i_9__1
    SLICE_X15Y109        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     1.954 f  j00/mem[7][7][31]_i_18/O
                         net (fo=5, routed)           0.511     2.465    fsm5/out_reg[31]_i_9__2
    SLICE_X20Y116        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     2.563 r  fsm5/mem[7][7][31]_i_14/O
                         net (fo=136, routed)         0.664     3.227    D0_0/out_reg[0]_1
    SLICE_X37Y117        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     3.322 r  D0_0/out_reg[2]_i_2__2/O
                         net (fo=1, routed)           0.527     3.849    D0_0/out_reg[2]_i_2__2_n_0
    SLICE_X32Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.965 r  D0_0/out[2]_i_1__2/O
                         net (fo=4, routed)           0.347     4.312    fsm4/D0_0_read_data[2]
    SLICE_X24Y120        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     4.351 r  fsm4/mem[7][7][7]_i_8/O
                         net (fo=1, routed)           0.257     4.608    add2/left[2]
    SLICE_X25Y120        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.135     4.743 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.771    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.794 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.822    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.968 r  add2/mem_reg[7][7][23]_i_2/O[7]
                         net (fo=2, routed)           0.297     5.265    bin_read2_0/out[23]
    SLICE_X29Y123        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     5.381 r  bin_read2_0/mem[7][7][23]_i_1__0/O
                         net (fo=64, routed)          0.905     6.286    D0_0/D[23]
    SLICE_X38Y121        FDRE                                         r  D0_0/mem_reg[1][6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.024     7.024    D0_0/clk
    SLICE_X38Y121        FDRE                                         r  D0_0/mem_reg[1][6][23]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X38Y121        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[1][6][23]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[0][6][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.523ns (24.561%)  route 4.678ns (75.439%))
  Logic Levels:           13  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X13Y112        FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm9/out_reg[3]/Q
                         net (fo=13, routed)          0.149     0.281    fsm9/fsm9_out[3]
    SLICE_X14Y112        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.458 r  fsm9/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.450     0.908    fsm7/D_int0_0_write_en_1
    SLICE_X15Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100     1.008 r  fsm7/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=4, routed)           0.111     1.119    fsm7/out_reg[0]_6
    SLICE_X15Y110        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     1.253 f  fsm7/out[31]_i_3__1/O
                         net (fo=35, routed)          0.255     1.508    fsm7/C_sh_read0_0_write_en
    SLICE_X15Y110        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.657 r  fsm7/mem[7][7][31]_i_10__0/O
                         net (fo=12, routed)          0.199     1.856    j00/mem[7][7][31]_i_9__1
    SLICE_X15Y109        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     1.954 f  j00/mem[7][7][31]_i_18/O
                         net (fo=5, routed)           0.511     2.465    fsm5/out_reg[31]_i_9__2
    SLICE_X20Y116        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     2.563 r  fsm5/mem[7][7][31]_i_14/O
                         net (fo=136, routed)         0.664     3.227    D0_0/out_reg[0]_1
    SLICE_X37Y117        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     3.322 r  D0_0/out_reg[2]_i_2__2/O
                         net (fo=1, routed)           0.527     3.849    D0_0/out_reg[2]_i_2__2_n_0
    SLICE_X32Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.965 r  D0_0/out[2]_i_1__2/O
                         net (fo=4, routed)           0.347     4.312    fsm4/D0_0_read_data[2]
    SLICE_X24Y120        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     4.351 r  fsm4/mem[7][7][7]_i_8/O
                         net (fo=1, routed)           0.257     4.608    add2/left[2]
    SLICE_X25Y120        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.135     4.743 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.771    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.794 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.822    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.968 r  add2/mem_reg[7][7][23]_i_2/O[7]
                         net (fo=2, routed)           0.297     5.265    bin_read2_0/out[23]
    SLICE_X29Y123        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     5.381 r  bin_read2_0/mem[7][7][23]_i_1__0/O
                         net (fo=64, routed)          0.855     6.236    D0_0/D[23]
    SLICE_X38Y120        FDRE                                         r  D0_0/mem_reg[0][6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.024     7.024    D0_0/clk
    SLICE_X38Y120        FDRE                                         r  D0_0/mem_reg[0][6][23]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X38Y120        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[0][6][23]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[5][6][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.523ns (24.688%)  route 4.646ns (75.312%))
  Logic Levels:           13  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X13Y112        FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm9/out_reg[3]/Q
                         net (fo=13, routed)          0.149     0.281    fsm9/fsm9_out[3]
    SLICE_X14Y112        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.458 r  fsm9/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.450     0.908    fsm7/D_int0_0_write_en_1
    SLICE_X15Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100     1.008 r  fsm7/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=4, routed)           0.111     1.119    fsm7/out_reg[0]_6
    SLICE_X15Y110        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     1.253 f  fsm7/out[31]_i_3__1/O
                         net (fo=35, routed)          0.255     1.508    fsm7/C_sh_read0_0_write_en
    SLICE_X15Y110        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.657 r  fsm7/mem[7][7][31]_i_10__0/O
                         net (fo=12, routed)          0.199     1.856    j00/mem[7][7][31]_i_9__1
    SLICE_X15Y109        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     1.954 f  j00/mem[7][7][31]_i_18/O
                         net (fo=5, routed)           0.511     2.465    fsm5/out_reg[31]_i_9__2
    SLICE_X20Y116        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     2.563 r  fsm5/mem[7][7][31]_i_14/O
                         net (fo=136, routed)         0.664     3.227    D0_0/out_reg[0]_1
    SLICE_X37Y117        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     3.322 r  D0_0/out_reg[2]_i_2__2/O
                         net (fo=1, routed)           0.527     3.849    D0_0/out_reg[2]_i_2__2_n_0
    SLICE_X32Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.965 r  D0_0/out[2]_i_1__2/O
                         net (fo=4, routed)           0.347     4.312    fsm4/D0_0_read_data[2]
    SLICE_X24Y120        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     4.351 r  fsm4/mem[7][7][7]_i_8/O
                         net (fo=1, routed)           0.257     4.608    add2/left[2]
    SLICE_X25Y120        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.135     4.743 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.771    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.794 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.822    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.968 r  add2/mem_reg[7][7][23]_i_2/O[7]
                         net (fo=2, routed)           0.297     5.265    bin_read2_0/out[23]
    SLICE_X29Y123        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     5.381 r  bin_read2_0/mem[7][7][23]_i_1__0/O
                         net (fo=64, routed)          0.823     6.204    D0_0/D[23]
    SLICE_X38Y122        FDRE                                         r  D0_0/mem_reg[5][6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.024     7.024    D0_0/clk
    SLICE_X38Y122        FDRE                                         r  D0_0/mem_reg[5][6][23]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X38Y122        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[5][6][23]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[1][4][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 1.523ns (24.704%)  route 4.642ns (75.296%))
  Logic Levels:           13  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X13Y112        FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm9/out_reg[3]/Q
                         net (fo=13, routed)          0.149     0.281    fsm9/fsm9_out[3]
    SLICE_X14Y112        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.458 r  fsm9/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.450     0.908    fsm7/D_int0_0_write_en_1
    SLICE_X15Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100     1.008 r  fsm7/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=4, routed)           0.111     1.119    fsm7/out_reg[0]_6
    SLICE_X15Y110        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     1.253 f  fsm7/out[31]_i_3__1/O
                         net (fo=35, routed)          0.255     1.508    fsm7/C_sh_read0_0_write_en
    SLICE_X15Y110        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.657 r  fsm7/mem[7][7][31]_i_10__0/O
                         net (fo=12, routed)          0.199     1.856    j00/mem[7][7][31]_i_9__1
    SLICE_X15Y109        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     1.954 f  j00/mem[7][7][31]_i_18/O
                         net (fo=5, routed)           0.511     2.465    fsm5/out_reg[31]_i_9__2
    SLICE_X20Y116        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     2.563 r  fsm5/mem[7][7][31]_i_14/O
                         net (fo=136, routed)         0.664     3.227    D0_0/out_reg[0]_1
    SLICE_X37Y117        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     3.322 r  D0_0/out_reg[2]_i_2__2/O
                         net (fo=1, routed)           0.527     3.849    D0_0/out_reg[2]_i_2__2_n_0
    SLICE_X32Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.965 r  D0_0/out[2]_i_1__2/O
                         net (fo=4, routed)           0.347     4.312    fsm4/D0_0_read_data[2]
    SLICE_X24Y120        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     4.351 r  fsm4/mem[7][7][7]_i_8/O
                         net (fo=1, routed)           0.257     4.608    add2/left[2]
    SLICE_X25Y120        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.135     4.743 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.771    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.794 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.822    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.968 r  add2/mem_reg[7][7][23]_i_2/O[7]
                         net (fo=2, routed)           0.297     5.265    bin_read2_0/out[23]
    SLICE_X29Y123        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     5.381 r  bin_read2_0/mem[7][7][23]_i_1__0/O
                         net (fo=64, routed)          0.819     6.200    D0_0/D[23]
    SLICE_X37Y123        FDRE                                         r  D0_0/mem_reg[1][4][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.026     7.026    D0_0/clk
    SLICE_X37Y123        FDRE                                         r  D0_0/mem_reg[1][4][23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X37Y123        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[1][4][23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[6][7][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 1.458ns (23.680%)  route 4.699ns (76.320%))
  Logic Levels:           12  (CARRY8=2 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X13Y112        FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm9/out_reg[3]/Q
                         net (fo=13, routed)          0.149     0.281    fsm9/fsm9_out[3]
    SLICE_X14Y112        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.458 r  fsm9/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.450     0.908    fsm7/D_int0_0_write_en_1
    SLICE_X15Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100     1.008 r  fsm7/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=4, routed)           0.111     1.119    fsm7/out_reg[0]_6
    SLICE_X15Y110        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     1.253 f  fsm7/out[31]_i_3__1/O
                         net (fo=35, routed)          0.255     1.508    fsm7/C_sh_read0_0_write_en
    SLICE_X15Y110        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.657 r  fsm7/mem[7][7][31]_i_10__0/O
                         net (fo=12, routed)          0.199     1.856    j00/mem[7][7][31]_i_9__1
    SLICE_X15Y109        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     1.954 f  j00/mem[7][7][31]_i_18/O
                         net (fo=5, routed)           0.511     2.465    fsm5/out_reg[31]_i_9__2
    SLICE_X20Y116        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     2.563 r  fsm5/mem[7][7][31]_i_14/O
                         net (fo=136, routed)         0.866     3.429    D0_0/out_reg[0]_1
    SLICE_X37Y123        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     3.524 r  D0_0/out_reg[23]_i_3__2/O
                         net (fo=1, routed)           0.478     4.002    D0_0/out_reg[23]_i_3__2_n_0
    SLICE_X31Y123        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     4.176 r  D0_0/out[23]_i_1__2/O
                         net (fo=4, routed)           0.186     4.362    fsm4/D0_0_read_data[23]
    SLICE_X28Y123        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     4.462 r  fsm4/mem[7][7][23]_i_3/O
                         net (fo=1, routed)           0.318     4.780    add2/left[23]
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.068     4.848 r  add2/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.876    add2/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.005 r  add2/mem_reg[7][7][31]_i_10/O[6]
                         net (fo=2, routed)           0.317     5.322    bin_read2_0/out[30]
    SLICE_X27Y119        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     5.361 r  bin_read2_0/mem[7][7][30]_i_1__0/O
                         net (fo=64, routed)          0.831     6.192    D0_0/D[30]
    SLICE_X34Y114        FDRE                                         r  D0_0/mem_reg[6][7][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.026     7.026    D0_0/clk
    SLICE_X34Y114        FDRE                                         r  D0_0/mem_reg[6][7][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y114        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[6][7][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[4][6][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 1.523ns (24.788%)  route 4.621ns (75.212%))
  Logic Levels:           13  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X13Y112        FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm9/out_reg[3]/Q
                         net (fo=13, routed)          0.149     0.281    fsm9/fsm9_out[3]
    SLICE_X14Y112        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.458 r  fsm9/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.450     0.908    fsm7/D_int0_0_write_en_1
    SLICE_X15Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100     1.008 r  fsm7/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=4, routed)           0.111     1.119    fsm7/out_reg[0]_6
    SLICE_X15Y110        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     1.253 f  fsm7/out[31]_i_3__1/O
                         net (fo=35, routed)          0.255     1.508    fsm7/C_sh_read0_0_write_en
    SLICE_X15Y110        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.657 r  fsm7/mem[7][7][31]_i_10__0/O
                         net (fo=12, routed)          0.199     1.856    j00/mem[7][7][31]_i_9__1
    SLICE_X15Y109        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     1.954 f  j00/mem[7][7][31]_i_18/O
                         net (fo=5, routed)           0.511     2.465    fsm5/out_reg[31]_i_9__2
    SLICE_X20Y116        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     2.563 r  fsm5/mem[7][7][31]_i_14/O
                         net (fo=136, routed)         0.664     3.227    D0_0/out_reg[0]_1
    SLICE_X37Y117        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     3.322 r  D0_0/out_reg[2]_i_2__2/O
                         net (fo=1, routed)           0.527     3.849    D0_0/out_reg[2]_i_2__2_n_0
    SLICE_X32Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.965 r  D0_0/out[2]_i_1__2/O
                         net (fo=4, routed)           0.347     4.312    fsm4/D0_0_read_data[2]
    SLICE_X24Y120        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     4.351 r  fsm4/mem[7][7][7]_i_8/O
                         net (fo=1, routed)           0.257     4.608    add2/left[2]
    SLICE_X25Y120        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.135     4.743 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.771    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.794 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.822    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.968 r  add2/mem_reg[7][7][23]_i_2/O[7]
                         net (fo=2, routed)           0.297     5.265    bin_read2_0/out[23]
    SLICE_X29Y123        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     5.381 r  bin_read2_0/mem[7][7][23]_i_1__0/O
                         net (fo=64, routed)          0.798     6.179    D0_0/D[23]
    SLICE_X38Y121        FDRE                                         r  D0_0/mem_reg[4][6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.025     7.025    D0_0/clk
    SLICE_X38Y121        FDRE                                         r  D0_0/mem_reg[4][6][23]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X38Y121        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[4][6][23]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[2][0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 1.458ns (23.777%)  route 4.674ns (76.223%))
  Logic Levels:           12  (CARRY8=2 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X13Y112        FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm9/out_reg[3]/Q
                         net (fo=13, routed)          0.149     0.281    fsm9/fsm9_out[3]
    SLICE_X14Y112        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.458 r  fsm9/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.450     0.908    fsm7/D_int0_0_write_en_1
    SLICE_X15Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100     1.008 r  fsm7/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=4, routed)           0.111     1.119    fsm7/out_reg[0]_6
    SLICE_X15Y110        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     1.253 f  fsm7/out[31]_i_3__1/O
                         net (fo=35, routed)          0.255     1.508    fsm7/C_sh_read0_0_write_en
    SLICE_X15Y110        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.657 r  fsm7/mem[7][7][31]_i_10__0/O
                         net (fo=12, routed)          0.199     1.856    j00/mem[7][7][31]_i_9__1
    SLICE_X15Y109        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     1.954 f  j00/mem[7][7][31]_i_18/O
                         net (fo=5, routed)           0.511     2.465    fsm5/out_reg[31]_i_9__2
    SLICE_X20Y116        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     2.563 r  fsm5/mem[7][7][31]_i_14/O
                         net (fo=136, routed)         0.866     3.429    D0_0/out_reg[0]_1
    SLICE_X37Y123        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     3.524 r  D0_0/out_reg[23]_i_3__2/O
                         net (fo=1, routed)           0.478     4.002    D0_0/out_reg[23]_i_3__2_n_0
    SLICE_X31Y123        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     4.176 r  D0_0/out[23]_i_1__2/O
                         net (fo=4, routed)           0.186     4.362    fsm4/D0_0_read_data[23]
    SLICE_X28Y123        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     4.462 r  fsm4/mem[7][7][23]_i_3/O
                         net (fo=1, routed)           0.318     4.780    add2/left[23]
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.068     4.848 r  add2/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.876    add2/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.005 r  add2/mem_reg[7][7][31]_i_10/O[6]
                         net (fo=2, routed)           0.317     5.322    bin_read2_0/out[30]
    SLICE_X27Y119        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     5.361 r  bin_read2_0/mem[7][7][30]_i_1__0/O
                         net (fo=64, routed)          0.806     6.167    D0_0/D[30]
    SLICE_X34Y114        FDRE                                         r  D0_0/mem_reg[2][0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.026     7.026    D0_0/clk
    SLICE_X34Y114        FDRE                                         r  D0_0/mem_reg[2][0][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y114        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[2][0][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[2][6][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 1.523ns (24.869%)  route 4.601ns (75.131%))
  Logic Levels:           13  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X13Y112        FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm9/out_reg[3]/Q
                         net (fo=13, routed)          0.149     0.281    fsm9/fsm9_out[3]
    SLICE_X14Y112        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.458 r  fsm9/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.450     0.908    fsm7/D_int0_0_write_en_1
    SLICE_X15Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100     1.008 r  fsm7/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=4, routed)           0.111     1.119    fsm7/out_reg[0]_6
    SLICE_X15Y110        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     1.253 f  fsm7/out[31]_i_3__1/O
                         net (fo=35, routed)          0.255     1.508    fsm7/C_sh_read0_0_write_en
    SLICE_X15Y110        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.657 r  fsm7/mem[7][7][31]_i_10__0/O
                         net (fo=12, routed)          0.199     1.856    j00/mem[7][7][31]_i_9__1
    SLICE_X15Y109        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     1.954 f  j00/mem[7][7][31]_i_18/O
                         net (fo=5, routed)           0.511     2.465    fsm5/out_reg[31]_i_9__2
    SLICE_X20Y116        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     2.563 r  fsm5/mem[7][7][31]_i_14/O
                         net (fo=136, routed)         0.664     3.227    D0_0/out_reg[0]_1
    SLICE_X37Y117        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     3.322 r  D0_0/out_reg[2]_i_2__2/O
                         net (fo=1, routed)           0.527     3.849    D0_0/out_reg[2]_i_2__2_n_0
    SLICE_X32Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.965 r  D0_0/out[2]_i_1__2/O
                         net (fo=4, routed)           0.347     4.312    fsm4/D0_0_read_data[2]
    SLICE_X24Y120        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     4.351 r  fsm4/mem[7][7][7]_i_8/O
                         net (fo=1, routed)           0.257     4.608    add2/left[2]
    SLICE_X25Y120        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.135     4.743 r  add2/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.771    add2/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.794 r  add2/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.822    add2/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.968 r  add2/mem_reg[7][7][23]_i_2/O[7]
                         net (fo=2, routed)           0.297     5.265    bin_read2_0/out[23]
    SLICE_X29Y123        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     5.381 r  bin_read2_0/mem[7][7][23]_i_1__0/O
                         net (fo=64, routed)          0.778     6.159    D0_0/D[23]
    SLICE_X38Y119        FDRE                                         r  D0_0/mem_reg[2][6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.025     7.025    D0_0/clk
    SLICE_X38Y119        FDRE                                         r  D0_0/mem_reg[2][6][23]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X38Y119        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[2][6][23]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 fsm9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[4][6][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 1.439ns (23.498%)  route 4.685ns (76.502%))
  Logic Levels:           12  (CARRY8=2 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X13Y112        FDRE                                         r  fsm9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm9/out_reg[3]/Q
                         net (fo=13, routed)          0.149     0.281    fsm9/fsm9_out[3]
    SLICE_X14Y112        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     0.458 r  fsm9/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.450     0.908    fsm7/D_int0_0_write_en_1
    SLICE_X15Y111        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100     1.008 r  fsm7/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=4, routed)           0.111     1.119    fsm7/out_reg[0]_6
    SLICE_X15Y110        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     1.253 f  fsm7/out[31]_i_3__1/O
                         net (fo=35, routed)          0.255     1.508    fsm7/C_sh_read0_0_write_en
    SLICE_X15Y110        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.657 r  fsm7/mem[7][7][31]_i_10__0/O
                         net (fo=12, routed)          0.199     1.856    j00/mem[7][7][31]_i_9__1
    SLICE_X15Y109        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     1.954 f  j00/mem[7][7][31]_i_18/O
                         net (fo=5, routed)           0.511     2.465    fsm5/out_reg[31]_i_9__2
    SLICE_X20Y116        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     2.563 r  fsm5/mem[7][7][31]_i_14/O
                         net (fo=136, routed)         0.866     3.429    D0_0/out_reg[0]_1
    SLICE_X37Y123        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     3.524 r  D0_0/out_reg[23]_i_3__2/O
                         net (fo=1, routed)           0.478     4.002    D0_0/out_reg[23]_i_3__2_n_0
    SLICE_X31Y123        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     4.176 r  D0_0/out[23]_i_1__2/O
                         net (fo=4, routed)           0.186     4.362    fsm4/D0_0_read_data[23]
    SLICE_X28Y123        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     4.462 r  fsm4/mem[7][7][23]_i_3/O
                         net (fo=1, routed)           0.318     4.780    add2/left[23]
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.068     4.848 r  add2/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.876    add2/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.962 r  add2/mem_reg[7][7][31]_i_10/O[2]
                         net (fo=2, routed)           0.251     5.213    bin_read2_0/out[26]
    SLICE_X29Y123        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     5.276 r  bin_read2_0/mem[7][7][26]_i_1__0/O
                         net (fo=64, routed)          0.883     6.159    D0_0/D[26]
    SLICE_X38Y123        FDRE                                         r  D0_0/mem_reg[4][6][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.025     7.025    D0_0/clk
    SLICE_X38Y123        FDRE                                         r  D0_0/mem_reg[4][6][26]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X38Y123        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[4][6][26]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  0.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 C_int_read0_0/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[4][6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    C_int_read0_0/clk
    SLICE_X28Y155        FDRE                                         r  C_int_read0_0/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y155        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  C_int_read0_0/out_reg[11]/Q
                         net (fo=64, routed)          0.055     0.107    C0_0/mem_reg[7][7][11]_0
    SLICE_X28Y155        FDRE                                         r  C0_0/mem_reg[4][6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    C0_0/clk
    SLICE_X28Y155        FDRE                                         r  C0_0/mem_reg[4][6][11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y155        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    C0_0/mem_reg[4][6][11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    mult_pipe0/clk
    SLICE_X5Y96          FDRE                                         r  mult_pipe0/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[23]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read0_0/Q[23]
    SLICE_X6Y96          FDRE                                         r  bin_read0_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    bin_read0_0/clk
    SLICE_X6Y96          FDRE                                         r  bin_read0_0/out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X6Y96          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg10/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    par_done_reg10/clk
    SLICE_X15Y118        FDRE                                         r  par_done_reg10/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg10/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset4/par_done_reg10_out
    SLICE_X15Y118        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset4/out[0]_i_1__39/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg10/out_reg[0]_0
    SLICE_X15Y118        FDRE                                         r  par_done_reg10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    par_done_reg10/clk
    SLICE_X15Y118        FDRE                                         r  par_done_reg10/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X15Y118        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    par_done_reg3/clk
    SLICE_X18Y118        FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset1/par_done_reg3_out
    SLICE_X18Y118        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset1/out[0]_i_1__22/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg3/out_reg[0]_1
    SLICE_X18Y118        FDRE                                         r  par_done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    par_done_reg3/clk
    SLICE_X18Y118        FDRE                                         r  par_done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y118        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    par_done_reg1/clk
    SLICE_X15Y101        FDRE                                         r  par_done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg1/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_done_reg1/par_done_reg1_out
    SLICE_X15Y101        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.093 r  par_done_reg1/out[0]_i_1__63/O
                         net (fo=1, routed)           0.016     0.109    par_reset0/out_reg[0]_2
    SLICE_X15Y101        FDRE                                         r  par_reset0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    par_reset0/clk
    SLICE_X15Y101        FDRE                                         r  par_reset0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X15Y101        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    par_done_reg1/clk
    SLICE_X15Y101        FDRE                                         r  par_done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg1/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_reset0/par_done_reg1_out
    SLICE_X15Y101        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  par_reset0/out[0]_i_1__20/O
                         net (fo=1, routed)           0.017     0.110    par_done_reg1/out_reg[0]_1
    SLICE_X15Y101        FDRE                                         r  par_done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    par_done_reg1/clk
    SLICE_X15Y101        FDRE                                         r  par_done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X15Y101        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg16/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    par_done_reg16/clk
    SLICE_X17Y112        FDRE                                         r  par_done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg16/out_reg[0]/Q
                         net (fo=43, routed)          0.028     0.079    par_reset7/par_done_reg16_out
    SLICE_X17Y112        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  par_reset7/out[0]_i_1__51/O
                         net (fo=1, routed)           0.017     0.110    par_done_reg16/out_reg[0]_0
    SLICE_X17Y112        FDRE                                         r  par_done_reg16/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    par_done_reg16/clk
    SLICE_X17Y112        FDRE                                         r  par_done_reg16/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y112        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg16/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    par_done_reg3/clk
    SLICE_X18Y118        FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_done_reg3/par_done_reg3_out
    SLICE_X18Y118        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.093 r  par_done_reg3/out[0]_i_1__64/O
                         net (fo=1, routed)           0.017     0.110    par_reset1/out_reg[0]_2
    SLICE_X18Y118        FDRE                                         r  par_reset1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    par_reset1/clk
    SLICE_X18Y118        FDRE                                         r  par_reset1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y118        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg10/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    par_done_reg10/clk
    SLICE_X15Y118        FDRE                                         r  par_done_reg10/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg10/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_done_reg11/par_done_reg10_out
    SLICE_X15Y118        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  par_done_reg11/out[0]_i_1__72/O
                         net (fo=1, routed)           0.017     0.110    par_reset4/out_reg[0]_2
    SLICE_X15Y118        FDRE                                         r  par_reset4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    par_reset4/clk
    SLICE_X15Y118        FDRE                                         r  par_reset4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X15Y118        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset6/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    par_done_reg14/clk
    SLICE_X15Y110        FDRE                                         r  par_done_reg14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg14/out_reg[0]/Q
                         net (fo=3, routed)           0.030     0.081    par_done_reg15/par_done_reg14_out
    SLICE_X15Y110        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.095 r  par_done_reg15/out[0]_i_1__77/O
                         net (fo=1, routed)           0.017     0.112    par_reset6/out_reg[0]_2
    SLICE_X15Y110        FDRE                                         r  par_reset6/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    par_reset6/clk
    SLICE_X15Y110        FDRE                                         r  par_reset6/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X15Y110        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset6/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y47  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y56  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y41  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y57  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y38  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y39  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y36  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y46  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y112  A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X25Y91   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y112  A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y91   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y91   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y98   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y98   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y93   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y95   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y95   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y99   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y93   A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y112  A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y112  A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y91   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y91   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y98   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y98   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y93   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y93   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y95   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y95   A0_0/mem_reg[0][0][12]/C



