
*** Running vivado
    with args -log tb_convolution_image.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_convolution_image.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tb_convolution_image.tcl -notrace
Command: synth_design -top tb_convolution_image -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2012 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 362.133 ; gain = 100.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tb_convolution_image' [D:/K14/code/tb_convolution_image.vhd:9]
INFO: [Synth 8-3491] module 'convolution_image' declared at 'D:/K14/code/convolution_image.vhd:6' bound to instance 'dut' of component 'convolution_image' [D:/K14/code/tb_convolution_image.vhd:31]
INFO: [Synth 8-638] synthesizing module 'convolution_image' [D:/K14/code/convolution_image.vhd:30]
INFO: [Synth 8-3491] module 'controller' declared at 'D:/K14/code/controller.vhd:6' bound to instance 'control' of component 'controller' [D:/K14/code/convolution_image.vhd:50]
INFO: [Synth 8-638] synthesizing module 'controller' [D:/K14/code/controller.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'controller' (1#1) [D:/K14/code/controller.vhd:34]
INFO: [Synth 8-3491] module 'datapath' declared at 'D:/K14/code/datapath.vhd:6' bound to instance 'datapath_unit' of component 'datapath' [D:/K14/code/convolution_image.vhd:86]
INFO: [Synth 8-638] synthesizing module 'datapath' [D:/K14/code/datapath.vhd:33]
	Parameter START bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'up_counter' declared at 'D:/K14/code/Up_counter.vhd:5' bound to instance 'i_up_counter' of component 'up_counter' [D:/K14/code/datapath.vhd:48]
INFO: [Synth 8-638] synthesizing module 'up_counter' [D:/K14/code/Up_counter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'up_counter' (2#1) [D:/K14/code/Up_counter.vhd:15]
	Parameter START bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'up_counter' declared at 'D:/K14/code/Up_counter.vhd:5' bound to instance 'j_up_counter' of component 'up_counter' [D:/K14/code/datapath.vhd:59]
	Parameter START bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'up_counter' declared at 'D:/K14/code/Up_counter.vhd:5' bound to instance 'm_up_counter' of component 'up_counter' [D:/K14/code/datapath.vhd:70]
	Parameter START bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'up_counter' declared at 'D:/K14/code/Up_counter.vhd:5' bound to instance 'n_up_counter' of component 'up_counter' [D:/K14/code/datapath.vhd:81]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'D:/K14/code/reg.vhd:5' bound to instance 'val_in_reg' of component 'reg' [D:/K14/code/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module '\reg ' [D:/K14/code/reg.vhd:15]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (3#1) [D:/K14/code/reg.vhd:15]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'D:/K14/code/reg.vhd:5' bound to instance 'val_k_reg' of component 'reg' [D:/K14/code/datapath.vhd:118]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'D:/K14/code/reg.vhd:5' bound to instance 'sum_reg' of component 'reg' [D:/K14/code/datapath.vhd:128]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized2' [D:/K14/code/reg.vhd:15]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized2' (3#1) [D:/K14/code/reg.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'datapath' (4#1) [D:/K14/code/datapath.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'convolution_image' (5#1) [D:/K14/code/convolution_image.vhd:30]
INFO: [Synth 8-3491] module 'memory' declared at 'D:/K14/code/memory.vhd:5' bound to instance 'memory_unit' of component 'memory' [D:/K14/code/tb_convolution_image.vhd:53]
INFO: [Synth 8-638] synthesizing module 'memory' [D:/K14/code/memory.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'memory' (6#1) [D:/K14/code/memory.vhd:16]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/K14/code/tb_convolution_image.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'tb_convolution_image' (7#1) [D:/K14/code/tb_convolution_image.vhd:9]
WARNING: [Synth 8-3331] design datapath has unconnected port rst
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[31]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[30]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[29]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[28]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[27]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[26]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[25]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[24]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[23]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[22]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[21]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[20]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[19]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[18]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[17]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_read_data[16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 611.375 ; gain = 350.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 611.375 ; gain = 350.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 611.375 ; gain = 350.121
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-5546] ROM "sum_ld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "val_k_ld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "val_in_ld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rst_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inc_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inc_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inc_j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inc_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |             00000000000010000000 |                            00000
                      s1 |             00000100000000000000 |                            00001
                      s2 |             00000001000000000000 |                            00010
                      s3 |             00000000001000000000 |                            00011
                      s4 |             00000000010000000000 |                            00100
                      s5 |             10000000000000000000 |                            00101
                      s6 |             01000000000000000000 |                            00110
                      s7 |             00000000000000001000 |                            00111
                      s8 |             00100000000000000000 |                            01000
                      s9 |             00000000000000100000 |                            01001
                     s10 |             00010000000000000000 |                            01010
                     s11 |             00001000000000000000 |                            01011
                     s12 |             00000000000000010000 |                            01100
                     s13 |             00000000000000000100 |                            01101
                     s14 |             00000000000000000001 |                            01110
                     s15 |             00000000000000000010 |                            01111
                     s16 |             00000010000000000000 |                            10000
                     s17 |             00000000100000000000 |                            10001
                     s18 |             00000000000100000000 |                            10010
                     s19 |             00000000000001000000 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 756.641 ; gain = 495.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 7     
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---RAMs : 
	            8192K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  20 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 6     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tb_convolution_image 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	  20 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module up_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            8192K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP dut/datapath_unit/sum_in, operation Mode is: C+A*B.
DSP Report: operator dut/datapath_unit/sum_in is absorbed into DSP dut/datapath_unit/sum_in.
DSP Report: operator dut/datapath_unit/ARG is absorbed into DSP dut/datapath_unit/sum_in.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[19]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[18]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[17]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[16]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[15]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[14]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[13]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[12]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[11]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[10]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[9]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[8]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[7]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[6]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[5]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[4]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[3]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[2]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[1]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (dut/control/FSM_onehot_state_reg[0]) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__0) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__1) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__2) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__3) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__4) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__5) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__6) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__7) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__8) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__9) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__10) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__11) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__12) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__13) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__14) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__15) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__16) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__17) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__18) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__19) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__20) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__21) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__22) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__23) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__24) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__25) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__26) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__27) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__28) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__29) is unused and will be removed from module tb_convolution_image.
WARNING: [Synth 8-3332] Sequential element (memory_unit/ram_reg_mux_sel__30) is unused and will be removed from module tb_convolution_image.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 756.641 ; gain = 495.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|datapath    | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 756.641 ; gain = 495.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 756.641 ; gain = 495.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 756.641 ; gain = 495.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 756.641 ; gain = 495.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 756.641 ; gain = 495.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 756.641 ; gain = 495.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 756.641 ; gain = 495.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 756.641 ; gain = 495.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 756.641 ; gain = 495.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 756.641 ; gain = 495.387
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 756.641 ; gain = 495.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 756.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 756.641 ; gain = 505.277
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 756.641 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/K14/code/convolution_image/convolution_image.runs/synth_1/tb_convolution_image.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tb_convolution_image_utilization_synth.rpt -pb tb_convolution_image_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 29 21:52:25 2025...
