$date
	Wed Jan 24 16:52:31 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pressurizer_testbench $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " depressurizeSignal $end
$var wire 1 # innerDoorState $end
$var wire 1 $ outerDoorState $end
$var wire 1 % pressurizeSignal $end
$var wire 1 & reset $end
$var reg 4 ' count [3:0] $end
$var reg 2 ( pressurizeState [1:0] $end
$var reg 1 ) pressurized $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
bx (
bx '
0&
x%
x$
x#
x"
0!
$end
#1
b10 (
0)
b0 '
1!
#2
0!
#3
1!
#4
0!
1&
#5
1!
#6
0!
1%
1"
0$
0#
#7
1!
#8
b1 (
0!
0%
#9
b1 '
1!
#10
0!
#11
b10 '
1!
#12
0!
#13
b11 '
1!
#14
0!
#15
b100 '
1!
#16
0!
#17
b101 '
1!
#18
0!
#19
b110 '
1!
#20
0!
#21
b111 '
1!
#22
0!
