/******************************************************************************
 * Copyright (c) ETSI 2017.
 *
 * This file is subject to copyrights owned by ETSI. Non-exclusive permission
 * is hereby granted, free of charge, to copy, reproduce and amend this file
 * under the following conditions: It is provided "as is", without warranty of any
 * kind, expressed or implied.
 * 
 * ETSI shall never be liable for any claim, damages, or other liability arising
 * from its use or inability of use.This permission does not apply to any documentation
 * associated with this file for which ETSI keeps all rights reserved. The present
 * copyright notice shall be included in all copies of whole or part of this
 * file and shall not imply any sub-license right.
 *
 * Modified by: Adrien Kirjak
 *
 ** @version  0.0.1
 ** @purpose  1:19.1, Ensure that the IUT properly evaluates assignment statements
 ** @verdict  pass  reject
 ***************************************************/
module NegSyn_1901_assignments_001 {
	
	type component GeneralComp {	
	}
	
	testcase TC_NegSyn_1901_assignments_001 () runs on GeneralComp system GeneralComp {
	 	var integer v_i;
	 	var integer v_j;
	 	var integer v_k;
	 	v_i:=1;	
	 	v_k:=(v_j:=v_i);	//such sequential assignments are not allowed by the syntax
	 
	}


	control{

		execute(TC_NegSyn_1901_assignments_001());

	}

}
