// Seed: 2075690774
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_5 = 1;
  logic id_6;
endmodule
module module_1 #(
    parameter id_26 = 32'd88,
    parameter id_4  = 32'd94
) (
    id_1[id_26 : 1],
    id_2,
    id_3,
    _id_4,
    id_5[id_4 :-1'd0],
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    _id_26,
    id_27
);
  output wire id_27;
  inout wire _id_26;
  inout logic [7:0] id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  output reg id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  module_0 modCall_1 (
      id_18,
      id_9,
      id_13,
      id_2
  );
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output logic [7:0] id_5;
  inout wire _id_4;
  inout wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  wire [1 : (  1 'b0 )] id_28;
  wire id_29;
  logic id_30;
  initial id_20 <= -1;
endmodule
