$date
	Sun Oct 23 10:02:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#187765
b11110 !
1"
#187766
b11110 &
b11110 %
1$
#187767
0"
#187770
b1111 &
b1111 %
#187774
b101110 &
b101110 %
#187778
b10111 &
b10111 %
#187782
b1000110 &
b1000110 %
#187786
b100011 &
b100011 %
#187790
b1101010 &
b1101010 %
#187794
b110101 &
b110101 %
#187798
b10100000 &
b10100000 %
#187802
b1010000 &
b1010000 %
#187806
b101000 &
b101000 %
#187810
b10100 &
b10100 %
#187814
b1010 &
b1010 %
#187818
b101 &
b101 %
#187822
b10000 &
b10000 %
#187826
b1000 &
b1000 %
#187830
b100 &
b100 %
#187834
b10 &
b10 %
#187838
b1 &
1#
b1 %
#187842
b0 &
b0 %
0#
0$
#1237483
b1011 !
1"
#1237486
b1011 &
b1011 %
1$
#1237487
0"
#1237490
b100010 &
b100010 %
#1237494
b10001 &
b10001 %
#1237498
b110100 &
b110100 %
#1237502
b11010 &
b11010 %
#1237506
b1101 &
b1101 %
#1237510
b101000 &
b101000 %
#1237514
b10100 &
b10100 %
#1237518
b1010 &
b1010 %
#1237522
b101 &
b101 %
#1237526
b10000 &
b10000 %
#1237530
b1000 &
b1000 %
#1237534
b100 &
b100 %
#1237538
b10 &
b10 %
#1237542
b1 &
1#
b1 %
#1237546
b0 &
b0 %
0#
0$
#2204738
b1 &
b1 %
1$
b1 !
1"
#2204739
0"
#2204742
1#
#2204746
b0 &
b0 %
0#
0$
#4500012
