//  Catapult Ultra Synthesis 2023.2/1059873 (Production Release) Mon Aug  7 10:54:31 PDT 2023
//  
//          Copyright (c) Siemens EDA, 1996-2023, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux r12016@cad40 3.10.0-1160.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v26.2_0.0, HLS_PKGS v26.2_0.0, 
//                       SIF_TOOLKITS v26.2_0.0, SIF_XILINX v26.2_0.0, 
//                       SIF_ALTERA v26.2_0.0, CCS_LIBS v26.2_0.0, 
//                       CDS_PPRO v2023.1, CDS_DesignChecker v2023.2, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v23.1_1.18, 
//                       DesignPad v2.78_1.0
//  
//  Start time Sun Mar 24 16:57:29 2024
# -------------------------------------------------
# Logging session transcript to file "/tmp/log28019dc2d7c03.0"
solution file add ./fir.h
# /INPUTFILES/1
solution file add ./fir_tb.cpp
# /INPUTFILES/2
solution file set /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/fir_tb.cpp -exclude true
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Creating project directory '/home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/catapult.log"
# Front End called with arguments: -- /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/fir.h (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Error: /usr/include/gnu/stubs.h(7): cannot open source file "gnu/stubs-32.h" (CRD-1696)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.09 seconds, memory usage 1423528kB, peak memory usage 1423528kB (SOL-9)
# Error: go analyze: Failed analyze
options set Input/TargetPlatform x86_64
# x86_64
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/fir.h (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 5.47 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'fir.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/fir.h(13): Found top design routine 'fir' specified by directive (CIN-52)
# $PROJECT_HOME/fir.h(17): Inlining member function 'fir::fir' on object '' (CIN-64)
# $PROJECT_HOME/fir.h(23): Synthesizing method 'fir::run' (CIN-13)
# $PROJECT_HOME/fir.h(23): Inlining member function 'fir::run' on object '' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2953): Inlining routine 'operator>><19, true>' (CIN-14)
# $PROJECT_HOME/fir.h(23): Optimizing block '/fir' ... (CIN-4)
# $PROJECT_HOME/fir.h(23): INOUT port 'input' is only used as an input. (OPT-10)
# $PROJECT_HOME/fir.h(24): INOUT port 'coeffs' is only used as an input. (OPT-10)
# $PROJECT_HOME/fir.h(25): INOUT port 'coeff_addr' is only used as an input. (OPT-10)
# $PROJECT_HOME/fir.h(26): INOUT port 'output' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/fir.h(17): Partition '/fir/constructor' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/fir.h(30): Loop '/fir/run/SHIFT' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/fir.h(37): Loop '/fir/run/MAC' iterated at most 8 times. (LOOP-2)
# Design 'fir' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'fir.v1': elapsed time 4.35 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 31, Real ops = 5, Vars = 10 (SOL-21)
solution library add nangate-45nm_beh -- -rtlsyntool DesignCompiler -vendor Nangate -technology 045nm
solution library add ccs_sample_mem
go libraries
# Info: Starting transformation 'libraries' on solution 'fir.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Warning: Component library 'nangate-45nm_beh' created with a newer version of Catapult Library Builder, 2024.1/1059363 > 2023.2/1059873 (LIB-83)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'fir.v1': elapsed time 1.03 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 31, Real ops = 5, Vars = 10 (SOL-21)
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'fir.v1': elapsed time 0.42 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 32, Real ops = 6, Vars = 12 (SOL-21)
go extract
# Info: Starting transformation 'loops' on solution 'fir.v1' (SOL-8)
# $PROJECT_HOME/fir.h(30): Loop '/fir/run/SHIFT' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir.h(37): Loop '/fir/run/MAC' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir.h(23): Loop '/fir/run/main' is left rolled. (LOOP-4)
# Loop '/fir/run/MAC' is merged and folded into Loop 'SHIFT' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'fir.v1': elapsed time 0.82 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 35, Real ops = 7, Vars = 13 (SOL-21)
# Info: Starting transformation 'memories' on solution 'fir.v1' (SOL-8)
# $PROJECT_HOME/fir.h(24): Memory Resource '/fir/coeffs:rsc' (from var: coeffs) mapped to 'ccs_sample_mem.ccs_ram_sync_1R1W' (size: 256 x 8). (MEM-4)
# Info: Completed transformation 'memories' on solution 'fir.v1': elapsed time 0.64 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 79, Real ops = 30, Vars = 23 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'fir.v1': elapsed time 0.06 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 79, Real ops = 30, Vars = 23 (SOL-21)
# Info: Starting transformation 'architect' on solution 'fir.v1' (SOL-8)
# Design 'fir' contains '33' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'fir.v1': elapsed time 0.32 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 161, Real ops = 33, Vars = 44 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'fir.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/fir.h(30): Prescheduled LOOP '/fir/run/SHIFT' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/fir.h(23): Prescheduled LOOP '/fir/run/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/fir.h(23): Prescheduled LOOP '/fir/run/run:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/fir.h(23): Prescheduled SEQUENTIAL '/fir/run' (total length 19 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/fir.h(23): Initial schedule of SEQUENTIAL '/fir/run': Latency = 17, Area (Datapath, Register, Total) = 1375.99, 1027.82, 2403.81 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/fir.h(23): Final schedule of SEQUENTIAL '/fir/run': Latency = 17, Area (Datapath, Register, Total) = 734.65, 1027.82, 1762.47 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'fir.v1': elapsed time 0.52 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 161, Real ops = 33, Vars = 44 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'fir.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir/run' (CRAAS-1)
# Global signal 'input:rsc.rdy' added to design 'fir' for component 'input:rsci' (LIB-3)
# Global signal 'input:rsc.vld' added to design 'fir' for component 'input:rsci' (LIB-3)
# Global signal 'input:rsc.dat' added to design 'fir' for component 'input:rsci' (LIB-3)
# Info: $PROJECT_HOME/fir.h(32): Creating buffer for wait controller for component 'input:rsc' (SCHD-46)
# Global signal 'coeffs:rsc.q' added to design 'fir' for component 'coeffs:rsci' (LIB-3)
# Global signal 'coeffs:rsc.re' added to design 'fir' for component 'coeffs:rsci' (LIB-3)
# Global signal 'coeffs:rsc.radr' added to design 'fir' for component 'coeffs:rsci' (LIB-3)
# Info: $PROJECT_HOME/fir.h(38): Creating buffer for wait controller for component 'coeffs:rsc' (SCHD-46)
# Global signal 'coeff_addr:rsc.rdy' added to design 'fir' for component 'coeff_addr:rsci' (LIB-3)
# Global signal 'coeff_addr:rsc.vld' added to design 'fir' for component 'coeff_addr:rsci' (LIB-3)
# Global signal 'coeff_addr:rsc.dat' added to design 'fir' for component 'coeff_addr:rsci' (LIB-3)
# Info: $PROJECT_HOME/fir.h(28): Creating buffer for wait controller for component 'coeff_addr:rsc' (SCHD-46)
# Global signal 'output:rsc.rdy' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.vld' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.dat' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'coeffs.triosy.lz' added to design 'fir' for component 'coeffs.triosy:obj' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'fir.v1': elapsed time 6.08 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 369, Real ops = 57, Vars = 167 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'fir.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'regs(0).lpi#2' for variables 'regs(0).lpi#2, regs(0).lpi#2.dfm, regs(0).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'regs(1).lpi#2' for variables 'regs(1).lpi#2, regs(1).lpi#2.dfm, regs(1).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'regs(2).lpi#2' for variables 'regs(2).lpi#2, regs(2).lpi#2.dfm, regs(2).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'regs(3).lpi#2' for variables 'regs(3).lpi#2, regs(3).lpi#2.dfm, regs(3).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'regs(4).lpi#2' for variables 'regs(4).lpi#2, regs(4).lpi#2.dfm, regs(4).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'regs(5).lpi#2' for variables 'regs(5).lpi#2, regs(5).lpi#2.dfm, regs(5).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'regs(6).lpi#2' for variables 'regs(6).lpi#2, regs(6).lpi#2.dfm, regs(6).sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'fir.v1': elapsed time 1.13 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 313, Real ops = 121, Vars = 153 (SOL-21)
# Info: Starting transformation 'instance' on solution 'fir.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'fir.v1': elapsed time 1.50 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 284, Real ops = 103, Vars = 264 (SOL-21)
# Info: Starting transformation 'extract' on solution 'fir.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Generating SCVerify ccs_wrapper_fir.vhdl
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Generating SCVerify ccs_wrapper_fir.v
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'fir.v1': elapsed time 11.15 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 284, Real ops = 103, Vars = 153 (SOL-21)
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v1'
#     /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/rtl_v_msim'
# mkdir -p scverify/rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/usr/mentor/Questa_Sim/cur/questasim/bin/../modelsim.ini'
# cat "/usr/mentor/Questa_Sim/cur/questasim/bin/../modelsim.ini" >scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/mgc_hls'
# /usr/mentor/Questa_Sim/cur/questasim/bin/vlib scverify/rtl_v_msim/mgc_hls
# ============================================
# Mapping logical library 'mgc_hls' to physical path '$SCVLIBS/scverify/rtl_v_msim/mgc_hls'
# /usr/mentor/Questa_Sim/cur/questasim/bin/vmap mgc_hls \$SCVLIBS/scverify/rtl_v_msim/mgc_hls
# QuestaSim-64 vmap 2022.3_1 Lib Mapping Utility 2022.08 Aug 12 2022
# vmap mgc_hls $SCVLIBS/scverify/rtl_v_msim/mgc_hls 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/work'
# /usr/mentor/Questa_Sim/cur/questasim/bin/vlib scverify/rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/rtl_v_msim/work'
# /usr/mentor/Questa_Sim/cur/questasim/bin/vmap work \$SCVLIBS/scverify/rtl_v_msim/work
# QuestaSim-64 vmap 2022.3_1 Lib Mapping Utility 2022.08 Aug 12 2022
# vmap work $SCVLIBS/scverify/rtl_v_msim/work 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/bin/tclsh8.5 /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/fir.v1/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/fir.v1/.dut_inst_info.tcl ./Catapult/fir.v1/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/fir.v1/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/fir.v1/.dut_inst_info.tcl ./Catapult/fir.v1/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# /usr/mentor/Questa_Sim/cur/questasim/bin/vlog -work mgc_hls     /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# QuestaSim-64 vlog 2022.3_1 Compiler 2022.08 Aug 12 2022
# Start time: 17:03:26 on Mar 24,2024
# vlog -work mgc_hls /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v 
# -- Compiling module ccs_in_wait_v1
# 
# Top level modules:
# 	ccs_in_wait_v1
# End time: 17:03:26 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# /usr/mentor/Questa_Sim/cur/questasim/bin/vlog -work mgc_hls     /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# QuestaSim-64 vlog 2022.3_1 Compiler 2022.08 Aug 12 2022
# Start time: 17:03:26 on Mar 24,2024
# vlog -work mgc_hls /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v 
# -- Compiling module ccs_out_wait_v1
# 
# Top level modules:
# 	ccs_out_wait_v1
# End time: 17:03:27 on Mar 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# /usr/mentor/Questa_Sim/cur/questasim/bin/vlog -work mgc_hls     /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# QuestaSim-64 vlog 2022.3_1 Compiler 2022.08 Aug 12 2022
# Start time: 17:03:27 on Mar 24,2024
# vlog -work mgc_hls /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v 
# -- Compiling module mgc_io_sync_v2
# 
# Top level modules:
# 	mgc_io_sync_v2
# End time: 17:03:27 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: rtl.v
# /usr/mentor/Questa_Sim/cur/questasim/bin/vlog -work work     rtl.v
# QuestaSim-64 vlog 2022.3_1 Compiler 2022.08 Aug 12 2022
# Start time: 17:03:27 on Mar 24,2024
# vlog -work work rtl.v 
# -- Compiling module fir_ccs_sample_mem_ccs_ram_sync_1R1W_rport_2_8_8_256_256_8_5_gen
# -- Compiling module fir_run_run_fsm
# -- Compiling module fir_run_staller
# -- Compiling module fir_run_coeffs_triosy_obj_coeffs_triosy_wait_ctrl
# -- Compiling module fir_run_output_rsci_output_wait_ctrl
# -- Compiling module fir_run_coeff_addr_rsci_coeff_addr_wait_ctrl
# -- Compiling module fir_run_coeffs_rsci_1_coeffs_rsc_wait_dp
# -- Compiling module fir_run_coeffs_rsci_1_coeffs_rsc_wait_ctrl
# -- Compiling module fir_run_input_rsci_input_wait_ctrl
# -- Compiling module fir_run_coeffs_triosy_obj
# -- Compiling module fir_run_output_rsci
# -- Compiling module fir_run_coeff_addr_rsci
# -- Compiling module fir_run_coeffs_rsci_1
# -- Compiling module fir_run_input_rsci
# -- Compiling module fir_run
# -- Compiling module fir
# 
# Top level modules:
# 	fir
# End time: 17:03:28 on Mar 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: scverify/ccs_wrapper_fir.v
# /usr/mentor/Questa_Sim/cur/questasim/bin/vlog -work work     scverify/ccs_wrapper_fir.v
# QuestaSim-64 vlog 2022.3_1 Compiler 2022.08 Aug 12 2022
# Start time: 17:03:28 on Mar 24,2024
# vlog -work work scverify/ccs_wrapper_fir.v 
# -- Compiling module ccs_wrapper
# 
# Top level modules:
# 	ccs_wrapper
# End time: 17:03:28 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_tb.cpp
# /usr/mentor/Questa_Sim/cur/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG  -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir -DCCS_DESIGN_FUNC_fir_run -DCCS_DESIGN_TOP_fir -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/shared/include -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/hls_pkgs/src -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_tb.cpp
# Start time: 17:03:28 on Mar 24,2024
# 
# QuestaSim-64 sccom 2022.3_1 compiler 2022.08 Aug 12 2022
# End time: 17:03:36 on Mar 24,2024, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /usr/mentor/Questa_Sim/cur/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG  -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir -DCCS_DESIGN_FUNC_fir_run -DCCS_DESIGN_TOP_fir -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/shared/include -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/hls_pkgs/src -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 17:03:36 on Mar 24,2024
# 
# QuestaSim-64 sccom 2022.3_1 compiler 2022.08 Aug 12 2022
# End time: 17:03:46 on Mar 24,2024, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /usr/mentor/Questa_Sim/cur/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG  -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir -DCCS_DESIGN_FUNC_fir_run -DCCS_DESIGN_TOP_fir -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/shared/include -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/hls_pkgs/src -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 17:03:47 on Mar 24,2024
# 
# QuestaSim-64 sccom 2022.3_1 compiler 2022.08 Aug 12 2022
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 17:04:06 on Mar 24,2024, Elapsed time: 0:00:19
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /usr/mentor/Questa_Sim/cur/questasim/bin/sccom -link   
# sccom -link 
# Start time: 17:04:06 on Mar 24,2024
# 
# QuestaSim-64 sccom 2022.3_1 compiler 2022.08 Aug 12 2022
# End time: 17:04:07 on Mar 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /usr/mentor/Questa_Sim/cur/questasim/bin/vopt +acc=anpr    -L "./Catapult/fir.v1/scverify/rtl_v_msim/mgc_hls" -L "./Catapult/fir.v1/scverify/rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 2022.3_1 Compiler 2022.08 Aug 12 2022
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 17:04:08 on Mar 24,2024
# vopt "+acc=anpr" -L ./Catapult/fir.v1/scverify/rtl_v_msim/mgc_hls -L ./Catapult/fir.v1/scverify/rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v1/scverify/rtl_v_msim/work/_sc/linux_x86_64_gcc-7.4.0/systemc.so
# -- Loading systemc module /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v1/scverify/rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module ccs_wrapper
# -- Loading module fir
# -- Loading module fir_ccs_sample_mem_ccs_ram_sync_1R1W_rport_2_8_8_256_256_8_5_gen
# -- Loading module fir_run
# -- Loading module fir_run_input_rsci
# -- Loading module ./Catapult/fir.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1
# -- Loading module fir_run_input_rsci_input_wait_ctrl
# -- Loading module fir_run_coeffs_rsci_1
# -- Loading module fir_run_coeffs_rsci_1_coeffs_rsc_wait_ctrl
# -- Loading module fir_run_coeffs_rsci_1_coeffs_rsc_wait_dp
# -- Loading module fir_run_coeff_addr_rsci
# -- Loading module fir_run_coeff_addr_rsci_coeff_addr_wait_ctrl
# -- Loading module fir_run_output_rsci
# -- Loading module ./Catapult/fir.v1/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1
# -- Loading module fir_run_output_rsci_output_wait_ctrl
# -- Loading module fir_run_coeffs_triosy_obj
# -- Loading module ./Catapult/fir.v1/scverify/rtl_v_msim/mgc_hls.mgc_io_sync_v2
# -- Loading module fir_run_coeffs_triosy_obj_coeffs_triosy_wait_ctrl
# -- Loading module fir_run_staller
# -- Loading module fir_run_run_fsm
# Optimizing 21 design-units (inlining 0/21 module instances, 0/17 systemc instances):
# -- Optimizing module fir_run_input_rsci_input_wait_ctrl(fast)
# -- Optimizing module fir_run_coeff_addr_rsci_coeff_addr_wait_ctrl(fast)
# -- Optimizing module fir_run_output_rsci_output_wait_ctrl(fast)
# -- Optimizing module ./Catapult/fir.v1/scverify/rtl_v_msim/mgc_hls.mgc_io_sync_v2(fast)
# -- Optimizing module fir_run(fast)
# -- Optimizing module fir_run_run_fsm(fast)
# -- Optimizing module fir_run_coeffs_rsci_1_coeffs_rsc_wait_dp(fast)
# -- Optimizing module fir(fast)
# -- Optimizing module ccs_wrapper(fast)
# -- Optimizing module fir_run_coeffs_rsci_1(fast)
# -- Optimizing module ./Catapult/fir.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast)
# -- Optimizing module ./Catapult/fir.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__1)
# -- Optimizing module ./Catapult/fir.v1/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast)
# -- Optimizing module fir_run_staller(fast)
# -- Optimizing module fir_run_input_rsci(fast)
# -- Optimizing module fir_run_coeff_addr_rsci(fast)
# -- Optimizing module fir_run_output_rsci(fast)
# -- Optimizing module fir_run_coeffs_rsci_1_coeffs_rsc_wait_ctrl(fast)
# -- Optimizing module fir_ccs_sample_mem_ccs_ram_sync_1R1W_rport_2_8_8_256_256_8_5_gen(fast)
# -- Optimizing module fir_run_coeffs_triosy_obj(fast)
# -- Optimizing module fir_run_coeffs_triosy_obj_coeffs_triosy_wait_ctrl(fast)
# Optimized design name is scverify_top_opt
# End time: 17:04:09 on Mar 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1, Suppressed Warnings: 1
#     /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
solution new -state new -solution fir.v1 fir
# Info: Branching solution 'fir.v2' at state 'new' (PRJ-2)
# fir.v2
go libraries
# Info: Starting transformation 'analyze' on solution 'fir.v2' (SOL-8)
# Front End called with arguments: -- /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/fir.h (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'fir.v2': elapsed time 4.56 seconds, memory usage 1554600kB, peak memory usage 1554600kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'fir.v2' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/fir.h(13): Found top design routine 'fir' specified by directive (CIN-52)
# $PROJECT_HOME/fir.h(17): Inlining member function 'fir::fir' on object '' (CIN-64)
# $PROJECT_HOME/fir.h(23): Synthesizing method 'fir::run' (CIN-13)
# $PROJECT_HOME/fir.h(23): Inlining member function 'fir::run' on object '' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2953): Inlining routine 'operator>><19, true>' (CIN-14)
# $PROJECT_HOME/fir.h(23): Optimizing block '/fir' ... (CIN-4)
# $PROJECT_HOME/fir.h(23): INOUT port 'input' is only used as an input. (OPT-10)
# $PROJECT_HOME/fir.h(24): INOUT port 'coeffs' is only used as an input. (OPT-10)
# $PROJECT_HOME/fir.h(25): INOUT port 'coeff_addr' is only used as an input. (OPT-10)
# $PROJECT_HOME/fir.h(26): INOUT port 'output' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/fir.h(17): Partition '/fir/constructor' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/fir.h(30): Loop '/fir/run/SHIFT' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/fir.h(37): Loop '/fir/run/MAC' iterated at most 8 times. (LOOP-2)
# Design 'fir' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v2/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'fir.v2': elapsed time 4.03 seconds, memory usage 1554600kB, peak memory usage 1554600kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 31, Real ops = 5, Vars = 10 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'fir.v2' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'fir.v2': elapsed time 0.58 seconds, memory usage 1554600kB, peak memory usage 1554600kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 31, Real ops = 5, Vars = 10 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'fir.v2' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'fir.v2': elapsed time 0.38 seconds, memory usage 1554600kB, peak memory usage 1554600kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 32, Real ops = 6, Vars = 12 (SOL-21)
directive set /fir/run/main -PIPELINE_INIT_INTERVAL 1
# /fir/run/main/PIPELINE_INIT_INTERVAL 1
directive set /fir/run/SHIFT -UNROLL yes
# /fir/run/SHIFT/UNROLL yes
directive set /fir/run/MAC -UNROLL yes
# /fir/run/MAC/UNROLL yes
directive set /fir/coeffs -WORD_WIDTH 64
# /fir/coeffs/WORD_WIDTH 64
go extract
# Info: Starting transformation 'loops' on solution 'fir.v2' (SOL-8)
# $PROJECT_HOME/fir.h(30): Loop '/fir/run/SHIFT' is being fully unrolled (8 times). (LOOP-7)
# $PROJECT_HOME/fir.h(37): Loop '/fir/run/MAC' is being fully unrolled (8 times). (LOOP-7)
# $PROJECT_HOME/fir.h(23): Loop '/fir/run/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'fir.v2': elapsed time 0.37 seconds, memory usage 1554600kB, peak memory usage 1554600kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 50, Real ops = 10, Vars = 17 (SOL-21)
# Info: Starting transformation 'memories' on solution 'fir.v2' (SOL-8)
# $PROJECT_HOME/fir.h(24): Memory Resource '/fir/coeffs:rsc' (from var: coeffs) mapped to 'ccs_sample_mem.ccs_ram_sync_1R1W' (size: 32 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'fir.v2': elapsed time 0.20 seconds, memory usage 1554600kB, peak memory usage 1554600kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 43, Real ops = 10, Vars = 18 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'fir.v2' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'fir.v2': elapsed time 0.05 seconds, memory usage 1554600kB, peak memory usage 1554600kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 43, Real ops = 10, Vars = 18 (SOL-21)
# Info: Starting transformation 'architect' on solution 'fir.v2' (SOL-8)
# Design 'fir' contains '16' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'fir.v2': elapsed time 0.19 seconds, memory usage 1554600kB, peak memory usage 1554600kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 61, Real ops = 16, Vars = 23 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'fir.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/fir.h(23): Prescheduled LOOP '/fir/run/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/fir.h(23): Prescheduled LOOP '/fir/run/run:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/fir.h(23): Prescheduled SEQUENTIAL '/fir/run' (total length 4 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/fir.h(23): Initial schedule of SEQUENTIAL '/fir/run': Latency = 2, Area (Datapath, Register, Total) = 6560.16, 1021.44, 7581.60 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/fir.h(23): Final schedule of SEQUENTIAL '/fir/run': Latency = 2, Area (Datapath, Register, Total) = 2808.71, 1021.44, 3830.15 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'fir.v2': elapsed time 0.39 seconds, memory usage 1554600kB, peak memory usage 1554600kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 61, Real ops = 16, Vars = 23 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'fir.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir/run' (CRAAS-1)
# Global signal 'input:rsc.rdy' added to design 'fir' for component 'input:rsci' (LIB-3)
# Global signal 'input:rsc.vld' added to design 'fir' for component 'input:rsci' (LIB-3)
# Global signal 'input:rsc.dat' added to design 'fir' for component 'input:rsci' (LIB-3)
# Info: $PROJECT_HOME/fir.h(32): Creating buffer for wait controller for component 'input:rsc' (SCHD-46)
# Global signal 'coeffs:rsc.q' added to design 'fir' for component 'coeffs:rsci' (LIB-3)
# Global signal 'coeffs:rsc.re' added to design 'fir' for component 'coeffs:rsci' (LIB-3)
# Global signal 'coeffs:rsc.radr' added to design 'fir' for component 'coeffs:rsci' (LIB-3)
# Info: $PROJECT_HOME/fir.h(38): Creating buffer for wait controller for component 'coeffs:rsc' (SCHD-46)
# Global signal 'coeff_addr:rsc.rdy' added to design 'fir' for component 'coeff_addr:rsci' (LIB-3)
# Global signal 'coeff_addr:rsc.vld' added to design 'fir' for component 'coeff_addr:rsci' (LIB-3)
# Global signal 'coeff_addr:rsc.dat' added to design 'fir' for component 'coeff_addr:rsci' (LIB-3)
# Info: $PROJECT_HOME/fir.h(28): Creating buffer for wait controller for component 'coeff_addr:rsc' (SCHD-46)
# Global signal 'output:rsc.rdy' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.vld' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.dat' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'coeffs.triosy.lz' added to design 'fir' for component 'coeffs.triosy:obj' (LIB-3)
# Info: $PROJECT_HOME/fir.h(23): Loop '/fir/run/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'fir.v2': elapsed time 4.56 seconds, memory usage 1554600kB, peak memory usage 1554600kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 343, Real ops = 64, Vars = 214 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'fir.v2' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'fir.v2': elapsed time 1.17 seconds, memory usage 1554600kB, peak memory usage 1554600kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 269, Real ops = 84, Vars = 199 (SOL-21)
# Info: Starting transformation 'instance' on solution 'fir.v2' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'fir.v2': elapsed time 1.54 seconds, memory usage 1554600kB, peak memory usage 1554600kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 269, Real ops = 84, Vars = 252 (SOL-21)
# Info: Starting transformation 'extract' on solution 'fir.v2' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Generating SCVerify ccs_wrapper_fir.vhdl
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v2/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v2/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Generating SCVerify ccs_wrapper_fir.v
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v2/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v2/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'fir.v2': elapsed time 10.88 seconds, memory usage 1554600kB, peak memory usage 1554600kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 269, Real ops = 84, Vars = 199 (SOL-21)
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v2'
#     /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/rtl_v_msim'
# mkdir -p scverify/rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/usr/mentor/Questa_Sim/cur/questasim/bin/../modelsim.ini'
# cat "/usr/mentor/Questa_Sim/cur/questasim/bin/../modelsim.ini" >scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/mgc_hls'
# /usr/mentor/Questa_Sim/cur/questasim/bin/vlib scverify/rtl_v_msim/mgc_hls
# ============================================
# Mapping logical library 'mgc_hls' to physical path '$SCVLIBS/scverify/rtl_v_msim/mgc_hls'
# /usr/mentor/Questa_Sim/cur/questasim/bin/vmap mgc_hls \$SCVLIBS/scverify/rtl_v_msim/mgc_hls
# QuestaSim-64 vmap 2022.3_1 Lib Mapping Utility 2022.08 Aug 12 2022
# vmap mgc_hls $SCVLIBS/scverify/rtl_v_msim/mgc_hls 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/work'
# /usr/mentor/Questa_Sim/cur/questasim/bin/vlib scverify/rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/rtl_v_msim/work'
# /usr/mentor/Questa_Sim/cur/questasim/bin/vmap work \$SCVLIBS/scverify/rtl_v_msim/work
# QuestaSim-64 vmap 2022.3_1 Lib Mapping Utility 2022.08 Aug 12 2022
# vmap work $SCVLIBS/scverify/rtl_v_msim/work 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/bin/tclsh8.5 /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/fir.v2/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/fir.v2/.dut_inst_info.tcl ./Catapult/fir.v2/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/fir.v2/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/fir.v2/.dut_inst_info.tcl ./Catapult/fir.v2/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# /usr/mentor/Questa_Sim/cur/questasim/bin/vlog -work mgc_hls     /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# QuestaSim-64 vlog 2022.3_1 Compiler 2022.08 Aug 12 2022
# Start time: 17:13:28 on Mar 24,2024
# vlog -work mgc_hls /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v 
# -- Compiling module ccs_in_wait_v1
# 
# Top level modules:
# 	ccs_in_wait_v1
# End time: 17:13:29 on Mar 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# /usr/mentor/Questa_Sim/cur/questasim/bin/vlog -work mgc_hls     /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# QuestaSim-64 vlog 2022.3_1 Compiler 2022.08 Aug 12 2022
# Start time: 17:13:29 on Mar 24,2024
# vlog -work mgc_hls /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v 
# -- Compiling module ccs_out_wait_v1
# 
# Top level modules:
# 	ccs_out_wait_v1
# End time: 17:13:29 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# /usr/mentor/Questa_Sim/cur/questasim/bin/vlog -work mgc_hls     /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# QuestaSim-64 vlog 2022.3_1 Compiler 2022.08 Aug 12 2022
# Start time: 17:13:29 on Mar 24,2024
# vlog -work mgc_hls /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v 
# -- Compiling module mgc_io_sync_v2
# 
# Top level modules:
# 	mgc_io_sync_v2
# End time: 17:13:29 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: rtl.v
# /usr/mentor/Questa_Sim/cur/questasim/bin/vlog -work work     rtl.v
# QuestaSim-64 vlog 2022.3_1 Compiler 2022.08 Aug 12 2022
# Start time: 17:13:30 on Mar 24,2024
# vlog -work work rtl.v 
# -- Compiling module fir_ccs_sample_mem_ccs_ram_sync_1R1W_rport_2_64_5_32_32_64_5_gen
# -- Compiling module fir_run_run_fsm
# -- Compiling module fir_run_staller
# -- Compiling module fir_run_coeffs_triosy_obj_coeffs_triosy_wait_ctrl
# -- Compiling module fir_run_output_rsci_output_wait_dp
# -- Compiling module fir_run_output_rsci_output_wait_ctrl
# -- Compiling module fir_run_coeff_addr_rsci_coeff_addr_wait_dp
# -- Compiling module fir_run_coeff_addr_rsci_coeff_addr_wait_ctrl
# -- Compiling module fir_run_coeffs_rsci_1_coeffs_rsc_wait_dp
# -- Compiling module fir_run_coeffs_rsci_1_coeffs_rsc_wait_ctrl
# -- Compiling module fir_run_input_rsci_input_wait_dp
# -- Compiling module fir_run_input_rsci_input_wait_ctrl
# -- Compiling module fir_run_coeffs_triosy_obj
# -- Compiling module fir_run_output_rsci
# -- Compiling module fir_run_coeff_addr_rsci
# -- Compiling module fir_run_coeffs_rsci_1
# -- Compiling module fir_run_input_rsci
# -- Compiling module fir_run
# -- Compiling module fir
# 
# Top level modules:
# 	fir
# End time: 17:13:30 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: scverify/ccs_wrapper_fir.v
# /usr/mentor/Questa_Sim/cur/questasim/bin/vlog -work work     scverify/ccs_wrapper_fir.v
# QuestaSim-64 vlog 2022.3_1 Compiler 2022.08 Aug 12 2022
# Start time: 17:13:30 on Mar 24,2024
# vlog -work work scverify/ccs_wrapper_fir.v 
# -- Compiling module ccs_wrapper
# 
# Top level modules:
# 	ccs_wrapper
# End time: 17:13:31 on Mar 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_tb.cpp
# /usr/mentor/Questa_Sim/cur/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG  -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir -DCCS_DESIGN_FUNC_fir_run -DCCS_DESIGN_TOP_fir -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/shared/include -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/hls_pkgs/src -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_tb.cpp
# Start time: 17:13:31 on Mar 24,2024
# 
# QuestaSim-64 sccom 2022.3_1 compiler 2022.08 Aug 12 2022
# End time: 17:13:36 on Mar 24,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /usr/mentor/Questa_Sim/cur/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG  -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir -DCCS_DESIGN_FUNC_fir_run -DCCS_DESIGN_TOP_fir -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/shared/include -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/hls_pkgs/src -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 17:13:36 on Mar 24,2024
# 
# QuestaSim-64 sccom 2022.3_1 compiler 2022.08 Aug 12 2022
# End time: 17:13:48 on Mar 24,2024, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /usr/mentor/Questa_Sim/cur/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG  -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir -DCCS_DESIGN_FUNC_fir_run -DCCS_DESIGN_TOP_fir -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/shared/include -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/hls_pkgs/src -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs -I/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 17:13:49 on Mar 24,2024
# 
# QuestaSim-64 sccom 2022.3_1 compiler 2022.08 Aug 12 2022
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 17:14:10 on Mar 24,2024, Elapsed time: 0:00:21
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /usr/mentor/Questa_Sim/cur/questasim/bin/sccom -link   
# sccom -link 
# Start time: 17:14:11 on Mar 24,2024
# 
# QuestaSim-64 sccom 2022.3_1 compiler 2022.08 Aug 12 2022
# End time: 17:14:12 on Mar 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /usr/mentor/Questa_Sim/cur/questasim/bin/vopt +acc=anpr    -L "./Catapult/fir.v2/scverify/rtl_v_msim/mgc_hls" -L "./Catapult/fir.v2/scverify/rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 2022.3_1 Compiler 2022.08 Aug 12 2022
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 17:14:12 on Mar 24,2024
# vopt "+acc=anpr" -L ./Catapult/fir.v2/scverify/rtl_v_msim/mgc_hls -L ./Catapult/fir.v2/scverify/rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v2/scverify/rtl_v_msim/work/_sc/linux_x86_64_gcc-7.4.0/systemc.so
# -- Loading systemc module /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v2/scverify/rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module ccs_wrapper
# -- Loading module fir
# -- Loading module fir_ccs_sample_mem_ccs_ram_sync_1R1W_rport_2_64_5_32_32_64_5_gen
# -- Loading module fir_run
# -- Loading module fir_run_input_rsci
# -- Loading module ./Catapult/fir.v2/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1
# -- Loading module fir_run_input_rsci_input_wait_ctrl
# -- Loading module fir_run_input_rsci_input_wait_dp
# -- Loading module fir_run_coeffs_rsci_1
# -- Loading module fir_run_coeffs_rsci_1_coeffs_rsc_wait_ctrl
# -- Loading module fir_run_coeffs_rsci_1_coeffs_rsc_wait_dp
# -- Loading module fir_run_coeff_addr_rsci
# -- Loading module fir_run_coeff_addr_rsci_coeff_addr_wait_ctrl
# -- Loading module fir_run_coeff_addr_rsci_coeff_addr_wait_dp
# -- Loading module fir_run_output_rsci
# -- Loading module ./Catapult/fir.v2/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1
# -- Loading module fir_run_output_rsci_output_wait_ctrl
# -- Loading module fir_run_output_rsci_output_wait_dp
# -- Loading module fir_run_coeffs_triosy_obj
# -- Loading module ./Catapult/fir.v2/scverify/rtl_v_msim/mgc_hls.mgc_io_sync_v2
# -- Loading module fir_run_coeffs_triosy_obj_coeffs_triosy_wait_ctrl
# -- Loading module fir_run_staller
# -- Loading module fir_run_run_fsm
# Optimizing 24 design-units (inlining 0/24 module instances, 0/17 systemc instances):
# -- Optimizing module fir_run_coeff_addr_rsci_coeff_addr_wait_ctrl(fast)
# -- Optimizing module fir_run_output_rsci_output_wait_ctrl(fast)
# -- Optimizing module fir_run_coeffs_rsci_1_coeffs_rsc_wait_ctrl(fast)
# -- Optimizing module fir_ccs_sample_mem_ccs_ram_sync_1R1W_rport_2_64_5_32_32_64_5_gen(fast)
# -- Optimizing module fir_run_coeffs_triosy_obj(fast)
# -- Optimizing module fir_run_coeffs_triosy_obj_coeffs_triosy_wait_ctrl(fast)
# -- Optimizing module ./Catapult/fir.v2/scverify/rtl_v_msim/mgc_hls.mgc_io_sync_v2(fast)
# -- Optimizing module fir_run(fast)
# -- Optimizing module fir_run_input_rsci_input_wait_dp(fast)
# -- Optimizing module fir_run_coeff_addr_rsci_coeff_addr_wait_dp(fast)
# -- Optimizing module fir_run_coeffs_rsci_1_coeffs_rsc_wait_dp(fast)
# -- Optimizing module fir(fast)
# -- Optimizing module fir_run_input_rsci(fast)
# -- Optimizing module fir_run_coeff_addr_rsci(fast)
# -- Optimizing module fir_run_run_fsm(fast)
# -- Optimizing module fir_run_output_rsci(fast)
# -- Optimizing module ccs_wrapper(fast)
# -- Optimizing module fir_run_output_rsci_output_wait_dp(fast)
# -- Optimizing module fir_run_coeffs_rsci_1(fast)
# -- Optimizing module ./Catapult/fir.v2/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast)
# -- Optimizing module ./Catapult/fir.v2/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__1)
# -- Optimizing module ./Catapult/fir.v2/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast)
# -- Optimizing module fir_run_staller(fast)
# -- Optimizing module fir_run_input_rsci_input_wait_ctrl(fast)
# Optimized design name is scverify_top_opt
# End time: 17:14:14 on Mar 24,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1, Suppressed Warnings: 1
#     /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
quit
# Saving project file '/home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult.ccs'. (PRJ-5)
// Finish time Sun Mar 24 17:15:19 2024, time elapsed 17:50, peak memory 1.48GB, exit status 0
