
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.469077                       # Number of seconds simulated
sim_ticks                                469076683000                       # Number of ticks simulated
final_tick                               1082300829000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115909                       # Simulator instruction rate (inst/s)
host_op_rate                                   122474                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               27185049                       # Simulator tick rate (ticks/s)
host_mem_usage                                6513540                       # Number of bytes of host memory used
host_seconds                                 17254.95                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2113278526                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst         5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     40713344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40719168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         5824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     29769216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29769216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       636146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              636237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        465144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             465144                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        12416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     86794645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86807060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        12416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            12416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        63463432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63463432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        63463432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        12416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     86794645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            150270492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      636237                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     465144                       # Number of write requests accepted
system.mem_ctrls.readBursts                    636237                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   465144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               40692800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29767168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40719168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29769216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    412                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             40766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             40492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             40388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             37663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             37484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            40667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29579                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  469063936000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                636237                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               465144                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  501890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   95443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   29110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       466007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    151.196905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.416367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.726586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       294440     63.18%     63.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       103654     22.24%     85.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27425      5.89%     91.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11629      2.50%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6558      1.41%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4282      0.92%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3081      0.66%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2547      0.55%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12391      2.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       466007                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.334080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.071786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    165.654896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        27228     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            9      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27248                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.069583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.033828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.111867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13426     49.27%     49.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              579      2.12%     51.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11552     42.40%     93.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1363      5.00%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              274      1.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               49      0.18%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27248                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  18385335500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             30307054250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3179125000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     28915.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47665.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        86.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        63.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     86.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   376647                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  258281                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     425887.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1717348500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                912792375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2290497720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1235641860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         17328545520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          13004140170                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            789417120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     53056804980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     17503698720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      68434553055                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           176277609210                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            375.796997                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         437939570000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1178302500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7353244000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 276558601750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  45582505000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   22051034250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 116352995500                       # Time in different power states
system.mem_ctrls_1.actEnergy               1609955760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                855704190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2249292780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1192242780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         17193324720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          13049475690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            788098560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     52602594780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     17149611840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      68880772905                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           175575242145                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            374.299658                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         438398061500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1189288250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7296278000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 278380810250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  44660607000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   22192939500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 115356760000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1082300829000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           6446613                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           436551397                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6447637                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.707192                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.828665                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.171335                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999191                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         896151511                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        896151511                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    296959076                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       296959076                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    136472909                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      136472909                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data        20093                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         20093                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    433431985                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        433431985                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    433452078                       # number of overall hits
system.cpu.dcache.overall_hits::total       433452078                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      8276059                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8276059                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3061916                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3061916                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        62396                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        62396                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     11337975                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11337975                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     11400371                       # number of overall misses
system.cpu.dcache.overall_misses::total      11400371                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 149115665500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 149115665500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 125840698781                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 125840698781                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 274956364281                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 274956364281                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 274956364281                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 274956364281                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    305235135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    305235135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    139534825                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    139534825                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data        82489                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        82489                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    444769960                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    444769960                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    444852449                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    444852449                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.027114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027114                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.021944                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021944                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.756416                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.756416                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.025492                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025492                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.025627                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025627                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 18017.714168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18017.714168                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 41098.677684                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41098.677684                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 24250.923492                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24250.923492                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 24118.194424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24118.194424                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6613186                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            698144                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.472524                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3671033                       # number of writebacks
system.cpu.dcache.writebacks::total           3671033                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3653726                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3653726                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1269034                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1269034                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4922760                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4922760                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4922760                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4922760                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      4622333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4622333                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1792882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1792882                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data        31398                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        31398                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      6415215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6415215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      6446613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6446613                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  74713343000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  74713343000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  53107158905                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  53107158905                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data   2827872500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   2827872500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 127820501905                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 127820501905                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 130648374405                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 130648374405                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.015144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.012849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.380633                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.380633                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.014424                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014424                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.014492                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014492                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 16163.557018                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16163.557018                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 29621.112212                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29621.112212                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 90065.370406                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90065.370406                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 19924.585833                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19924.585833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 20266.204037                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20266.204037                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               117                       # number of replacements
system.cpu.icache.tags.tagsinuse           463.354770                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1277944214                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               581                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2199559.748709                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   425.526556                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    37.828214                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.831107                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.073883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.904990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         486658531                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        486658531                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    243329051                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       243329051                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    243329051                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        243329051                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    243329051                       # number of overall hits
system.cpu.icache.overall_hits::total       243329051                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          154                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           154                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          154                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            154                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          154                       # number of overall misses
system.cpu.icache.overall_misses::total           154                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     22302000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22302000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     22302000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22302000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     22302000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22302000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    243329205                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    243329205                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    243329205                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    243329205                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    243329205                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    243329205                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 144818.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 144818.181818                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 144818.181818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 144818.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 144818.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 144818.181818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          117                       # number of writebacks
system.cpu.icache.writebacks::total               117                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           33                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           33                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           33                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          121                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          121                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          121                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          121                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          121                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          121                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     17852500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17852500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     17852500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17852500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     17852500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17852500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 147541.322314                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 147541.322314                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 147541.322314                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 147541.322314                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 147541.322314                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 147541.322314                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    636355                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    13539615                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    669123                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.234867                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.432087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.256660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        872.981293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     3.819108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 31886.510853                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.026641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.973099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          590                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7705                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24358                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 103762883                       # Number of tag accesses
system.l2.tags.data_accesses                103762883                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3671033                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3671033                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          117                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              117                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1411837                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1411837                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst           30                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 30                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      4398629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4398629                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst            30                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5810466                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5810496                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           30                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5810466                       # number of overall hits
system.l2.overall_hits::total                 5810496                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       381124                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              381124                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst           91                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               91                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       255023                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          255023                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst           91                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       636147                       # number of demand (read+write) misses
system.l2.demand_misses::total                 636238                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           91                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       636147                       # number of overall misses
system.l2.overall_misses::total                636238                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data  35311864000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35311864000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     17346000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     17346000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  24050367500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24050367500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     17346000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  59362231500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      59379577500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     17346000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  59362231500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     59379577500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3671033                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3671033                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          117                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          117                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1792961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1792961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst          121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      4653652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4653652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          121                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      6446613                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6446734                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          121                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      6446613                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6446734                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.212567                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.212567                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.752066                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.752066                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.054801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054801                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.752066                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.098679                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098692                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.752066                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.098679                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098692                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92651.903318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92651.903318                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 190615.384615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 190615.384615                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 94306.660576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94306.660576                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 190615.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 93315.273828                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93329.190492                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 190615.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 93315.273828                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93329.190492                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               465144                       # number of writebacks
system.l2.writebacks::total                    465144                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data       381124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         381124                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst           91                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           91                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       255022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       255022                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       636146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            636237                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       636146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           636237                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  31500624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31500624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     16436000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     16436000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  21500053000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21500053000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     16436000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  53000677000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  53017113000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     16436000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  53000677000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  53017113000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.212567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.212567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.752066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.752066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.054800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054800                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.752066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.098679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098691                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.752066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.098679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098691                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 82651.903318                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82651.903318                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 180615.384615                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 180615.384615                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 84306.659818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84306.659818                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 180615.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 83315.271966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83329.188651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 180615.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 83315.271966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83329.188651                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1272411                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       636215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             255113                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       465144                       # Transaction distribution
system.membus.trans_dist::CleanEvict           171030                       # Transaction distribution
system.membus.trans_dist::ReadExReq            381124                       # Transaction distribution
system.membus.trans_dist::ReadExResp           381124                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        255113                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1908648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1908648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     70488384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                70488384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            636237                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  636237    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              636237                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1566493500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1713802250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       182797395                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    162343553                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     14325648                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    108065202                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       101691405                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     94.101897                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         4097899                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups         2481                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         1218                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         1263                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted          226                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1082300829000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                938153366                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    252918238                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1306047042                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           182797395                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    105790522                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             670866067                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        28700506                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         243329205                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       4295815                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    938134572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.474886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.351186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        371254638     39.57%     39.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        118270386     12.61%     52.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         80457368      8.58%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        368152180     39.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    938134572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.194848                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.392147                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        243211322                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     141580926                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         524268742                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      14725713                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       14347865                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     95517794                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2635                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1299081710                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      44750639                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       14347865                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        277036730                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        57196364                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         504245193                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      85308417                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1253546888                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      23382888                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       6870414                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         137869                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       33764020                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       40765107                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents          560                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1611644195                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5830682460                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1568908867                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups            8                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1359734360                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        251909779                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          33097471                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    343815053                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    159112056                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     15757979                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5402504                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1233044283                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1180441335                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      4874639                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    175319977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    381950989                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    938134572                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.258286                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.085484                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    309330861     32.97%     32.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    224400912     23.92%     56.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    263431148     28.08%     84.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    134708487     14.36%     99.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      6263154      0.67%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5           10      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    938134572                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        94159922     43.73%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     43.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      102464884     47.58%     91.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      18714691      8.69%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     691624719     58.59%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           36      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            18      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            2      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    335943094     28.46%     87.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    152873291     12.95%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          169      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            6      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1180441335                       # Type of FU issued
system.switch_cpus.iq.rate                   1.258261                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           215339497                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.182423                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3519231022                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1408391281                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1139393392                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads          354                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          391                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           15                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1395780655                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses             177                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     13114040                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     52124392                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       110493                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        28169                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     17606662                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       191024                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       712368                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       14347865                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        13605476                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      14790990                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1233044458                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     343815053                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    159112056                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          14072                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      14764174                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        28169                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      8003108                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      6813025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     14816133                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1149746122                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     322790394                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     30695211                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                   175                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            470330724                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        143038831                       # Number of branches executed
system.switch_cpus.iew.exec_stores          147540330                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.225542                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1139974587                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1139393407                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         664185794                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1000632979                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.214507                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.663766                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    151121053                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts     14323260                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    911804802                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.160034                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.683425                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    465343868     51.04%     51.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    190429167     20.88%     71.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     96237761     10.55%     82.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     72651763      7.97%     90.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     42618975      4.67%     95.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     11674687      1.28%     96.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     13627837      1.49%     97.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7518023      0.82%     98.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     11702721      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    911804802                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1057724264                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              433196039                       # Number of memory references committed
system.switch_cpus.commit.loads             291690649                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          133341156                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts                 15                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         914703447                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       543239                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    624528179     59.04%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           28      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           18      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    291690640     27.58%     86.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    141505384     13.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            9      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            6      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1057724264                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      11702721                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2108947398                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2444047971                       # The number of ROB writes
system.switch_cpus.timesIdled                      93                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   18794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1057724264                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.938153                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.938153                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.065924                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.065924                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1442723084                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       707289855                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                 6                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               12                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4369136349                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        764690513                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       456811560                       # number of misc regfile reads
system.tol2bus.snoop_filter.tot_requests     12893464                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6446729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2648                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            181                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          181                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1082300829000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4653773                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4136177                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          117                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2946791                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1792961                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1792961                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           121                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4653652                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19339839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19340198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        15232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    647529344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              647544576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          636355                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29769216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7083089                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000399                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019978                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7080261     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2828      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7083089                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10117882000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            182498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9669919999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
