Classic Timing Analyzer report for MY_BARKER
Thu Nov 29 10:18:22 2018
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tco
  7. tpd
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.953 ns                                       ; COUNT[0] ; BA       ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 4.603 ns                                       ; CLK      ; OCLK     ; --         ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[1] ; COUNT[0] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[1] ; COUNT[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.856 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[1] ; COUNT[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[2] ; COUNT[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.791 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[0] ; COUNT[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[2] ; COUNT[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[0] ; COUNT[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[0] ; COUNT[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[1] ; COUNT[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[2] ; COUNT[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tco                                                            ;
+-------+--------------+------------+----------+----+------------+
; Slack ; Required tco ; Actual tco ; From     ; To ; From Clock ;
+-------+--------------+------------+----------+----+------------+
; N/A   ; None         ; 6.953 ns   ; COUNT[0] ; BA ; CLK        ;
; N/A   ; None         ; 6.915 ns   ; COUNT[1] ; BA ; CLK        ;
; N/A   ; None         ; 6.778 ns   ; COUNT[2] ; BA ; CLK        ;
+-------+--------------+------------+----------+----+------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 4.603 ns        ; CLK  ; OCLK ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Nov 29 10:18:21 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MY_BARKER -c MY_BARKER --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 420.17 MHz between source register "COUNT[1]" and destination register "COUNT[0]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.856 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y26_N13; Fanout = 4; REG Node = 'COUNT[1]'
            Info: 2: + IC(0.334 ns) + CELL(0.438 ns) = 0.772 ns; Loc. = LCCOMB_X1_Y26_N0; Fanout = 1; COMB Node = 'COUNT~63'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.856 ns; Loc. = LCFF_X1_Y26_N1; Fanout = 4; REG Node = 'COUNT[0]'
            Info: Total cell delay = 0.522 ns ( 60.98 % )
            Info: Total interconnect delay = 0.334 ns ( 39.02 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.645 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.991 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X1_Y26_N1; Fanout = 4; REG Node = 'COUNT[0]'
                Info: Total cell delay = 1.536 ns ( 58.07 % )
                Info: Total interconnect delay = 1.109 ns ( 41.93 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.645 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.991 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X1_Y26_N13; Fanout = 4; REG Node = 'COUNT[1]'
                Info: Total cell delay = 1.536 ns ( 58.07 % )
                Info: Total interconnect delay = 1.109 ns ( 41.93 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "CLK" to destination pin "BA" through register "COUNT[0]" is 6.953 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.991 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X1_Y26_N1; Fanout = 4; REG Node = 'COUNT[0]'
        Info: Total cell delay = 1.536 ns ( 58.07 % )
        Info: Total interconnect delay = 1.109 ns ( 41.93 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.058 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y26_N1; Fanout = 4; REG Node = 'COUNT[0]'
        Info: 2: + IC(0.507 ns) + CELL(0.438 ns) = 0.945 ns; Loc. = LCCOMB_X1_Y26_N14; Fanout = 1; COMB Node = 'Mux0~34'
        Info: 3: + IC(0.471 ns) + CELL(2.642 ns) = 4.058 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'BA'
        Info: Total cell delay = 3.080 ns ( 75.90 % )
        Info: Total interconnect delay = 0.978 ns ( 24.10 % )
Info: Longest tpd from source pin "CLK" to destination pin "OCLK" is 4.603 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK'
    Info: 2: + IC(0.982 ns) + CELL(2.622 ns) = 4.603 ns; Loc. = PIN_M5; Fanout = 0; PIN Node = 'OCLK'
    Info: Total cell delay = 3.621 ns ( 78.67 % )
    Info: Total interconnect delay = 0.982 ns ( 21.33 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 154 megabytes
    Info: Processing ended: Thu Nov 29 10:18:23 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


