-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GenerateProof_seed_gen is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    iv_val : IN STD_LOGIC_VECTOR (127 downto 0);
    com_strm_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    com_strm_full_n : IN STD_LOGIC;
    com_strm_write : OUT STD_LOGIC;
    leaf_strm_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    leaf_strm_empty_n : IN STD_LOGIC;
    leaf_strm_read : OUT STD_LOGIC;
    leaf_strm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    leaf_strm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    seed_strm_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    seed_strm_full_n : IN STD_LOGIC;
    seed_strm_write : OUT STD_LOGIC;
    com_strm_cp_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    com_strm_cp_full_n : IN STD_LOGIC;
    com_strm_cp_write : OUT STD_LOGIC;
    com_strm_cp_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    com_strm_cp_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of GenerateProof_seed_gen is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv128_lc_6 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal com_strm_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal leaf_strm_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln51_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal seed_strm_blk_n : STD_LOGIC;
    signal com_strm_cp_blk_n : STD_LOGIC;
    signal trunc_ln27_fu_200_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_reg_319 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_s_reg_324 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_55_reg_332 : STD_LOGIC_VECTOR (63 downto 0);
    signal endMsgLenStrm_din : STD_LOGIC_VECTOR (0 downto 0);
    signal endMsgLenStrm_full_n : STD_LOGIC;
    signal endMsgLenStrm_write : STD_LOGIC;
    signal msgStrm_din : STD_LOGIC_VECTOR (63 downto 0);
    signal msgStrm_full_n : STD_LOGIC;
    signal msgStrm_write : STD_LOGIC;
    signal msgLenStrm_full_n : STD_LOGIC;
    signal msgLenStrm_write : STD_LOGIC;
    signal ap_block_state2 : BOOLEAN;
    signal grp_shakeXOF_32u_s_fu_184_ap_start : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_184_ap_done : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_184_ap_idle : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_184_ap_ready : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_184_msgStrm_read : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_184_msgLenStrm_read : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_184_endMsgLenStrm_read : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_184_digestStrm_din : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_shakeXOF_32u_s_fu_184_digestStrm_write : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_184_endDigestStrm_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_shakeXOF_32u_s_fu_184_endDigestStrm_write : STD_LOGIC;
    signal grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start : STD_LOGIC;
    signal grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_done : STD_LOGIC;
    signal grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_idle : STD_LOGIC;
    signal grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_ready : STD_LOGIC;
    signal grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_endMsgLenStrm_read : STD_LOGIC;
    signal grp_shakeXOF_32u_s_fu_184_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal msgStrm_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal msgStrm_empty_n : STD_LOGIC;
    signal msgStrm_read : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal msgLenStrm_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal msgLenStrm_empty_n : STD_LOGIC;
    signal msgLenStrm_read : STD_LOGIC;
    signal endMsgLenStrm_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal endMsgLenStrm_empty_n : STD_LOGIC;
    signal endMsgLenStrm_read : STD_LOGIC;
    signal digestStrm_full_n : STD_LOGIC;
    signal digestStrm_write : STD_LOGIC;
    signal endDigestStrm_full_n : STD_LOGIC;
    signal endDigestStrm_write : STD_LOGIC;
    signal grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start_reg : STD_LOGIC := '0';
    signal digestStrm_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal digestStrm_empty_n : STD_LOGIC;
    signal digestStrm_read : STD_LOGIC;
    signal endDigestStrm_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal endDigestStrm_empty_n : STD_LOGIC;
    signal endDigestStrm_read : STD_LOGIC;
    signal ap_block_state8_ignore_call17 : BOOLEAN;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal i_02_fu_96 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal i_6_fu_226_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_block_state3 : BOOLEAN;
    signal trunc_ln25_fu_232_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_block_state8 : BOOLEAN;
    signal trunc_ln48_fu_275_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component GenerateProof_shakeXOF_32u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        msgStrm_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        msgStrm_empty_n : IN STD_LOGIC;
        msgStrm_read : OUT STD_LOGIC;
        msgLenStrm_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        msgLenStrm_empty_n : IN STD_LOGIC;
        msgLenStrm_read : OUT STD_LOGIC;
        endMsgLenStrm_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        endMsgLenStrm_empty_n : IN STD_LOGIC;
        endMsgLenStrm_read : OUT STD_LOGIC;
        digestStrm_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        digestStrm_full_n : IN STD_LOGIC;
        digestStrm_write : OUT STD_LOGIC;
        endDigestStrm_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        endDigestStrm_full_n : IN STD_LOGIC;
        endDigestStrm_write : OUT STD_LOGIC );
    end component;


    component GenerateProof_seed_gen_Pipeline_DRAIN_ENDMSGLEN IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        endMsgLenStrm_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        endMsgLenStrm_empty_n : IN STD_LOGIC;
        endMsgLenStrm_read : OUT STD_LOGIC );
    end component;


    component GenerateProof_fifo_w64_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component GenerateProof_fifo_w128_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component GenerateProof_fifo_w1_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component GenerateProof_fifo_w256_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_shakeXOF_32u_s_fu_184 : component GenerateProof_shakeXOF_32u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_shakeXOF_32u_s_fu_184_ap_start,
        ap_done => grp_shakeXOF_32u_s_fu_184_ap_done,
        ap_idle => grp_shakeXOF_32u_s_fu_184_ap_idle,
        ap_ready => grp_shakeXOF_32u_s_fu_184_ap_ready,
        msgStrm_dout => msgStrm_dout,
        msgStrm_empty_n => msgStrm_empty_n,
        msgStrm_read => grp_shakeXOF_32u_s_fu_184_msgStrm_read,
        msgLenStrm_dout => msgLenStrm_dout,
        msgLenStrm_empty_n => msgLenStrm_empty_n,
        msgLenStrm_read => grp_shakeXOF_32u_s_fu_184_msgLenStrm_read,
        endMsgLenStrm_dout => endMsgLenStrm_dout,
        endMsgLenStrm_empty_n => endMsgLenStrm_empty_n,
        endMsgLenStrm_read => grp_shakeXOF_32u_s_fu_184_endMsgLenStrm_read,
        digestStrm_din => grp_shakeXOF_32u_s_fu_184_digestStrm_din,
        digestStrm_full_n => digestStrm_full_n,
        digestStrm_write => grp_shakeXOF_32u_s_fu_184_digestStrm_write,
        endDigestStrm_din => grp_shakeXOF_32u_s_fu_184_endDigestStrm_din,
        endDigestStrm_full_n => endDigestStrm_full_n,
        endDigestStrm_write => grp_shakeXOF_32u_s_fu_184_endDigestStrm_write);

    grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195 : component GenerateProof_seed_gen_Pipeline_DRAIN_ENDMSGLEN
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start,
        ap_done => grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_done,
        ap_idle => grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_idle,
        ap_ready => grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_ready,
        endMsgLenStrm_dout => endMsgLenStrm_dout,
        endMsgLenStrm_empty_n => endMsgLenStrm_empty_n,
        endMsgLenStrm_read => grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_endMsgLenStrm_read);

    msgStrm_fifo_U : component GenerateProof_fifo_w64_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => msgStrm_din,
        if_full_n => msgStrm_full_n,
        if_write => msgStrm_write,
        if_dout => msgStrm_dout,
        if_empty_n => msgStrm_empty_n,
        if_read => msgStrm_read);

    msgLenStrm_fifo_U : component GenerateProof_fifo_w128_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ap_const_lv128_lc_6,
        if_full_n => msgLenStrm_full_n,
        if_write => msgLenStrm_write,
        if_dout => msgLenStrm_dout,
        if_empty_n => msgLenStrm_empty_n,
        if_read => msgLenStrm_read);

    endMsgLenStrm_fifo_U : component GenerateProof_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => endMsgLenStrm_din,
        if_full_n => endMsgLenStrm_full_n,
        if_write => endMsgLenStrm_write,
        if_dout => endMsgLenStrm_dout,
        if_empty_n => endMsgLenStrm_empty_n,
        if_read => endMsgLenStrm_read);

    digestStrm_fifo_U : component GenerateProof_fifo_w256_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_shakeXOF_32u_s_fu_184_digestStrm_din,
        if_full_n => digestStrm_full_n,
        if_write => digestStrm_write,
        if_dout => digestStrm_dout,
        if_empty_n => digestStrm_empty_n,
        if_read => digestStrm_read);

    endDigestStrm_fifo_U : component GenerateProof_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_shakeXOF_32u_s_fu_184_endDigestStrm_din,
        if_full_n => endDigestStrm_full_n,
        if_write => endDigestStrm_write,
        if_dout => endDigestStrm_dout,
        if_empty_n => endDigestStrm_empty_n,
        if_read => endDigestStrm_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln51_fu_220_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state8_ignore_call17) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_ready = ap_const_logic_1)) then 
                    grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_shakeXOF_32u_s_fu_184_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_shakeXOF_32u_s_fu_184_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_shakeXOF_32u_s_fu_184_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_shakeXOF_32u_s_fu_184_ap_ready = ap_const_logic_1)) then 
                    grp_shakeXOF_32u_s_fu_184_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_02_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_02_fu_96 <= ap_const_lv2_0;
            elsif (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln51_fu_220_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_02_fu_96 <= i_6_fu_226_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_55_reg_332 <= leaf_strm_dout(127 downto 64);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_s_reg_324 <= iv_val(127 downto 64);
                trunc_ln27_reg_319 <= trunc_ln27_fu_200_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state8, ap_CS_fsm_state2, icmp_ln51_fu_220_p2, ap_block_state1, msgStrm_full_n, ap_block_state2, grp_shakeXOF_32u_s_fu_184_ap_done, grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_done, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state3, ap_block_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_block_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln51_fu_220_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln51_fu_220_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (msgStrm_full_n = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (msgStrm_full_n = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_shakeXOF_32u_s_fu_184_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2)
    begin
        if ((ap_const_boolean_1 = ap_block_state2)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3)
    begin
        if ((ap_const_boolean_1 = ap_block_state3)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(msgStrm_full_n)
    begin
        if ((msgStrm_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(msgStrm_full_n)
    begin
        if ((msgStrm_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_shakeXOF_32u_s_fu_184_ap_done)
    begin
        if ((grp_shakeXOF_32u_s_fu_184_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8)
    begin
        if ((ap_const_boolean_1 = ap_block_state8)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_done)
    begin
        if ((grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state2_assign_proc : process(leaf_strm_empty_n, icmp_ln51_fu_220_p2, endMsgLenStrm_full_n, msgStrm_full_n, msgLenStrm_full_n)
    begin
                ap_block_state2 <= (((icmp_ln51_fu_220_p2 = ap_const_lv1_0) and (leaf_strm_empty_n = ap_const_logic_0)) or ((icmp_ln51_fu_220_p2 = ap_const_lv1_0) and (msgLenStrm_full_n = ap_const_logic_0)) or ((icmp_ln51_fu_220_p2 = ap_const_lv1_0) and (msgStrm_full_n = ap_const_logic_0)) or ((icmp_ln51_fu_220_p2 = ap_const_lv1_0) and (endMsgLenStrm_full_n = ap_const_logic_0)));
    end process;


    ap_block_state3_assign_proc : process(endMsgLenStrm_full_n, msgStrm_full_n)
    begin
                ap_block_state3 <= ((msgStrm_full_n = ap_const_logic_0) or (endMsgLenStrm_full_n = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(com_strm_full_n, seed_strm_full_n, com_strm_cp_full_n, digestStrm_empty_n, endDigestStrm_empty_n)
    begin
                ap_block_state8 <= ((com_strm_cp_full_n = ap_const_logic_0) or (seed_strm_full_n = ap_const_logic_0) or (com_strm_full_n = ap_const_logic_0) or (endDigestStrm_empty_n = ap_const_logic_0) or (digestStrm_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_ignore_call17_assign_proc : process(com_strm_full_n, seed_strm_full_n, com_strm_cp_full_n, digestStrm_empty_n, endDigestStrm_empty_n)
    begin
                ap_block_state8_ignore_call17 <= ((com_strm_cp_full_n = ap_const_logic_0) or (seed_strm_full_n = ap_const_logic_0) or (com_strm_full_n = ap_const_logic_0) or (endDigestStrm_empty_n = ap_const_logic_0) or (digestStrm_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln51_fu_220_p2, ap_block_state2)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln51_fu_220_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    com_strm_blk_n_assign_proc : process(com_strm_full_n, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            com_strm_blk_n <= com_strm_full_n;
        else 
            com_strm_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    com_strm_cp_blk_n_assign_proc : process(com_strm_cp_full_n, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            com_strm_cp_blk_n <= com_strm_cp_full_n;
        else 
            com_strm_cp_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    com_strm_cp_din <= trunc_ln48_fu_275_p1;

    com_strm_cp_write_assign_proc : process(ap_CS_fsm_state8, ap_block_state8)
    begin
        if (((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            com_strm_cp_write <= ap_const_logic_1;
        else 
            com_strm_cp_write <= ap_const_logic_0;
        end if; 
    end process;

    com_strm_din <= trunc_ln48_fu_275_p1;

    com_strm_write_assign_proc : process(ap_CS_fsm_state8, ap_block_state8)
    begin
        if (((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            com_strm_write <= ap_const_logic_1;
        else 
            com_strm_write <= ap_const_logic_0;
        end if; 
    end process;


    digestStrm_read_assign_proc : process(ap_CS_fsm_state8, ap_block_state8)
    begin
        if (((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            digestStrm_read <= ap_const_logic_1;
        else 
            digestStrm_read <= ap_const_logic_0;
        end if; 
    end process;


    digestStrm_write_assign_proc : process(grp_shakeXOF_32u_s_fu_184_digestStrm_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            digestStrm_write <= grp_shakeXOF_32u_s_fu_184_digestStrm_write;
        else 
            digestStrm_write <= ap_const_logic_0;
        end if; 
    end process;


    endDigestStrm_read_assign_proc : process(ap_CS_fsm_state8, ap_block_state8)
    begin
        if (((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            endDigestStrm_read <= ap_const_logic_1;
        else 
            endDigestStrm_read <= ap_const_logic_0;
        end if; 
    end process;


    endDigestStrm_write_assign_proc : process(grp_shakeXOF_32u_s_fu_184_endDigestStrm_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            endDigestStrm_write <= grp_shakeXOF_32u_s_fu_184_endDigestStrm_write;
        else 
            endDigestStrm_write <= ap_const_logic_0;
        end if; 
    end process;


    endMsgLenStrm_din_assign_proc : process(ap_CS_fsm_state2, icmp_ln51_fu_220_p2, ap_block_state2, ap_CS_fsm_state3, ap_block_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            endMsgLenStrm_din <= ap_const_lv1_1;
        elsif (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln51_fu_220_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            endMsgLenStrm_din <= ap_const_lv1_0;
        else 
            endMsgLenStrm_din <= "X";
        end if; 
    end process;


    endMsgLenStrm_read_assign_proc : process(grp_shakeXOF_32u_s_fu_184_endMsgLenStrm_read, grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_endMsgLenStrm_read, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            endMsgLenStrm_read <= grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_endMsgLenStrm_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            endMsgLenStrm_read <= grp_shakeXOF_32u_s_fu_184_endMsgLenStrm_read;
        else 
            endMsgLenStrm_read <= ap_const_logic_0;
        end if; 
    end process;


    endMsgLenStrm_write_assign_proc : process(ap_CS_fsm_state2, icmp_ln51_fu_220_p2, ap_block_state2, ap_CS_fsm_state3, ap_block_state3)
    begin
        if ((((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_state2) and (icmp_ln51_fu_220_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            endMsgLenStrm_write <= ap_const_logic_1;
        else 
            endMsgLenStrm_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start <= grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start_reg;
    grp_shakeXOF_32u_s_fu_184_ap_start <= grp_shakeXOF_32u_s_fu_184_ap_start_reg;
    i_6_fu_226_p2 <= std_logic_vector(unsigned(i_02_fu_96) + unsigned(ap_const_lv2_1));
    icmp_ln51_fu_220_p2 <= "1" when (i_02_fu_96 = ap_const_lv2_2) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln51_fu_220_p2, ap_block_state2)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln51_fu_220_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    leaf_strm_blk_n_assign_proc : process(leaf_strm_empty_n, ap_CS_fsm_state2, icmp_ln51_fu_220_p2)
    begin
        if (((icmp_ln51_fu_220_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            leaf_strm_blk_n <= leaf_strm_empty_n;
        else 
            leaf_strm_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    leaf_strm_read_assign_proc : process(ap_CS_fsm_state2, icmp_ln51_fu_220_p2, ap_block_state2)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln51_fu_220_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            leaf_strm_read <= ap_const_logic_1;
        else 
            leaf_strm_read <= ap_const_logic_0;
        end if; 
    end process;


    msgLenStrm_read_assign_proc : process(grp_shakeXOF_32u_s_fu_184_msgLenStrm_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            msgLenStrm_read <= grp_shakeXOF_32u_s_fu_184_msgLenStrm_read;
        else 
            msgLenStrm_read <= ap_const_logic_0;
        end if; 
    end process;


    msgLenStrm_write_assign_proc : process(ap_CS_fsm_state2, icmp_ln51_fu_220_p2, ap_block_state2)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln51_fu_220_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            msgLenStrm_write <= ap_const_logic_1;
        else 
            msgLenStrm_write <= ap_const_logic_0;
        end if; 
    end process;


    msgStrm_din_assign_proc : process(ap_CS_fsm_state2, icmp_ln51_fu_220_p2, trunc_ln27_reg_319, tmp_s_reg_324, tmp_55_reg_332, msgStrm_full_n, ap_block_state2, ap_CS_fsm_state3, ap_block_state3, trunc_ln25_fu_232_p1, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (msgStrm_full_n = ap_const_logic_1))) then 
            msgStrm_din <= tmp_s_reg_324;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (msgStrm_full_n = ap_const_logic_1))) then 
            msgStrm_din <= trunc_ln27_reg_319;
        elsif (((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            msgStrm_din <= tmp_55_reg_332;
        elsif (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln51_fu_220_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            msgStrm_din <= trunc_ln25_fu_232_p1;
        else 
            msgStrm_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    msgStrm_read_assign_proc : process(grp_shakeXOF_32u_s_fu_184_msgStrm_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            msgStrm_read <= grp_shakeXOF_32u_s_fu_184_msgStrm_read;
        else 
            msgStrm_read <= ap_const_logic_0;
        end if; 
    end process;


    msgStrm_write_assign_proc : process(ap_CS_fsm_state2, icmp_ln51_fu_220_p2, msgStrm_full_n, ap_block_state2, ap_CS_fsm_state3, ap_block_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (msgStrm_full_n = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (msgStrm_full_n = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_state2) and (icmp_ln51_fu_220_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            msgStrm_write <= ap_const_logic_1;
        else 
            msgStrm_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    seed_strm_blk_n_assign_proc : process(seed_strm_full_n, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            seed_strm_blk_n <= seed_strm_full_n;
        else 
            seed_strm_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    seed_strm_din <= digestStrm_dout(255 downto 128);

    seed_strm_write_assign_proc : process(ap_CS_fsm_state8, ap_block_state8)
    begin
        if (((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            seed_strm_write <= ap_const_logic_1;
        else 
            seed_strm_write <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln25_fu_232_p1 <= leaf_strm_dout(64 - 1 downto 0);
    trunc_ln27_fu_200_p1 <= iv_val(64 - 1 downto 0);
    trunc_ln48_fu_275_p1 <= digestStrm_dout(128 - 1 downto 0);
end behav;
