Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Nov 21 08:09:18 2025


Cell Usage:
GTP_DFF                      29 uses
GTP_DFF_E                    16 uses
GTP_DFF_R                    45 uses
GTP_DFF_RE                   14 uses
GTP_DFF_S                     1 use
GTP_GRS                       1 use
GTP_LUT1                      4 uses
GTP_LUT2                      5 uses
GTP_LUT3                      3 uses
GTP_LUT4                      6 uses
GTP_LUT5                     10 uses
GTP_LUT6                     24 uses
GTP_LUT6CARRY                24 uses
GTP_LUT6D                    26 uses

I/O ports: 7
GTP_INBUF                   2 uses
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 102 of 17800 (0.57%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 102
Total Registers: 105 of 35600 (0.29%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 7 of 150 (4.67%)


Overview of Control Sets:

Number of unique control sets : 11

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 3        | 3                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 5        | 5                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 2                 0
--------------------------------------------------------------
  The maximum fanout: 29
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 29
  NO              NO                YES                0
  NO              YES               NO                 46
  YES             NO                NO                 16
  YES             NO                YES                0
  YES             YES               NO                 14
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file uart_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| uart_top             | 102     | 105     | 0                   | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 7      | 0         | 0          | 24            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_uart_rx          | 23      | 36      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_uart_tx          | 21      | 20      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + uart_data_gen      | 54      | 45      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 24            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                         Clock   Non-clock          
 Clock                    Period       Waveform            Type          Loads       Loads  Sources 
----------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared        101           0  {clk}   
====================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    320.2049 MHz        20.0000         3.1230         16.877
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.877       0.000              0            186
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.619       0.000              0            186
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.800       0.000              0            101
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : uart_data_gen/time_cnt[5]/CLK (GTP_DFF_R)
Endpoint    : uart_data_gen/time_cnt[0]/R (GTP_DFF_R)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=101)      2.420       3.380         nt_clk           
                                                                           r       uart_data_gen/time_cnt[5]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       uart_data_gen/time_cnt[5]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437       4.020         uart_data_gen/time_cnt [5]
                                                                                   uart_data_gen/N103_45/I0 (GTP_LUT4)
                                   td                    0.185       4.205 r       uart_data_gen/N103_45/Z (GTP_LUT4)
                                   net (fanout=1)        0.385       4.590         uart_data_gen/_N705
                                                                                   uart_data_gen/N103_47/I4 (GTP_LUT5)
                                   td                    0.096       4.686 r       uart_data_gen/N103_47/Z (GTP_LUT5)
                                   net (fanout=1)        0.385       5.071         uart_data_gen/_N707
                                                                                   uart_data_gen/N103_48/I4 (GTP_LUT6D)
                                   td                    0.096       5.167 r       uart_data_gen/N103_48/Z (GTP_LUT6D)
                                   net (fanout=2)        0.437       5.604         uart_data_gen/_N565
                                                                                   uart_data_gen/N103_37/I2 (GTP_LUT6)
                                   td                    0.074       5.678 r       uart_data_gen/N103_37/Z (GTP_LUT6)
                                   net (fanout=25)       0.531       6.209         uart_data_gen/N103
                                                                           r       uart_data_gen/time_cnt[0]/R (GTP_DFF_R)

 Data arrival time                                                   6.209         Logic Levels: 4  
                                                                                   Logic: 0.654ns(23.118%), Route: 2.175ns(76.882%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=101)      2.420      23.380         nt_clk           
                                                                           r       uart_data_gen/time_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Setup time                                             -0.244      23.086                          

 Data required time                                                 23.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.086                          
 Data arrival time                                                   6.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.877                          
====================================================================================================

====================================================================================================

Startpoint  : uart_data_gen/time_cnt[5]/CLK (GTP_DFF_R)
Endpoint    : uart_data_gen/time_cnt[1]/R (GTP_DFF_R)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=101)      2.420       3.380         nt_clk           
                                                                           r       uart_data_gen/time_cnt[5]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       uart_data_gen/time_cnt[5]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437       4.020         uart_data_gen/time_cnt [5]
                                                                                   uart_data_gen/N103_45/I0 (GTP_LUT4)
                                   td                    0.185       4.205 r       uart_data_gen/N103_45/Z (GTP_LUT4)
                                   net (fanout=1)        0.385       4.590         uart_data_gen/_N705
                                                                                   uart_data_gen/N103_47/I4 (GTP_LUT5)
                                   td                    0.096       4.686 r       uart_data_gen/N103_47/Z (GTP_LUT5)
                                   net (fanout=1)        0.385       5.071         uart_data_gen/_N707
                                                                                   uart_data_gen/N103_48/I4 (GTP_LUT6D)
                                   td                    0.096       5.167 r       uart_data_gen/N103_48/Z (GTP_LUT6D)
                                   net (fanout=2)        0.437       5.604         uart_data_gen/_N565
                                                                                   uart_data_gen/N103_37/I2 (GTP_LUT6)
                                   td                    0.074       5.678 r       uart_data_gen/N103_37/Z (GTP_LUT6)
                                   net (fanout=25)       0.531       6.209         uart_data_gen/N103
                                                                           r       uart_data_gen/time_cnt[1]/R (GTP_DFF_R)

 Data arrival time                                                   6.209         Logic Levels: 4  
                                                                                   Logic: 0.654ns(23.118%), Route: 2.175ns(76.882%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=101)      2.420      23.380         nt_clk           
                                                                           r       uart_data_gen/time_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Setup time                                             -0.244      23.086                          

 Data required time                                                 23.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.086                          
 Data arrival time                                                   6.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.877                          
====================================================================================================

====================================================================================================

Startpoint  : uart_data_gen/time_cnt[5]/CLK (GTP_DFF_R)
Endpoint    : uart_data_gen/time_cnt[2]/R (GTP_DFF_R)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=101)      2.420       3.380         nt_clk           
                                                                           r       uart_data_gen/time_cnt[5]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       uart_data_gen/time_cnt[5]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437       4.020         uart_data_gen/time_cnt [5]
                                                                                   uart_data_gen/N103_45/I0 (GTP_LUT4)
                                   td                    0.185       4.205 r       uart_data_gen/N103_45/Z (GTP_LUT4)
                                   net (fanout=1)        0.385       4.590         uart_data_gen/_N705
                                                                                   uart_data_gen/N103_47/I4 (GTP_LUT5)
                                   td                    0.096       4.686 r       uart_data_gen/N103_47/Z (GTP_LUT5)
                                   net (fanout=1)        0.385       5.071         uart_data_gen/_N707
                                                                                   uart_data_gen/N103_48/I4 (GTP_LUT6D)
                                   td                    0.096       5.167 r       uart_data_gen/N103_48/Z (GTP_LUT6D)
                                   net (fanout=2)        0.437       5.604         uart_data_gen/_N565
                                                                                   uart_data_gen/N103_37/I2 (GTP_LUT6)
                                   td                    0.074       5.678 r       uart_data_gen/N103_37/Z (GTP_LUT6)
                                   net (fanout=25)       0.531       6.209         uart_data_gen/N103
                                                                           r       uart_data_gen/time_cnt[2]/R (GTP_DFF_R)

 Data arrival time                                                   6.209         Logic Levels: 4  
                                                                                   Logic: 0.654ns(23.118%), Route: 2.175ns(76.882%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=101)      2.420      23.380         nt_clk           
                                                                           r       uart_data_gen/time_cnt[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Setup time                                             -0.244      23.086                          

 Data required time                                                 23.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.086                          
 Data arrival time                                                   6.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/rx_data_reg[0]/CLK (GTP_DFF_E)
Endpoint    : u_uart_rx/rx_data[0]/D (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=101)      2.420       3.380         nt_clk           
                                                                           r       u_uart_rx/rx_data_reg[0]/CLK (GTP_DFF_E)

                                   tco                   0.185       3.565 f       u_uart_rx/rx_data_reg[0]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.385       3.950         u_uart_rx/rx_data_reg [0]
                                                                           f       u_uart_rx/rx_data[0]/D (GTP_DFF_E)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=101)      2.420       3.380         nt_clk           
                                                                           r       u_uart_rx/rx_data[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/rx_data_reg[1]/CLK (GTP_DFF_E)
Endpoint    : u_uart_rx/rx_data[1]/D (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=101)      2.420       3.380         nt_clk           
                                                                           r       u_uart_rx/rx_data_reg[1]/CLK (GTP_DFF_E)

                                   tco                   0.185       3.565 f       u_uart_rx/rx_data_reg[1]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.437       4.002         u_uart_rx/rx_data_reg [1]
                                                                           f       u_uart_rx/rx_data[1]/D (GTP_DFF_E)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=101)      2.420       3.380         nt_clk           
                                                                           r       u_uart_rx/rx_data[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/rx_data_reg[2]/CLK (GTP_DFF_E)
Endpoint    : u_uart_rx/rx_data[2]/D (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=101)      2.420       3.380         nt_clk           
                                                                           r       u_uart_rx/rx_data_reg[2]/CLK (GTP_DFF_E)

                                   tco                   0.185       3.565 f       u_uart_rx/rx_data_reg[2]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.437       4.002         u_uart_rx/rx_data_reg [2]
                                                                           f       u_uart_rx/rx_data[2]/D (GTP_DFF_E)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=101)      2.420       3.380         nt_clk           
                                                                           r       u_uart_rx/rx_data[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/rx_data[0]/CLK (GTP_DFF_E)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=101)      2.420       3.380         nt_clk           
                                                                           r       u_uart_rx/rx_data[0]/CLK (GTP_DFF_E)

                                   tco                   0.203       3.583 r       u_uart_rx/rx_data[0]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.385       3.968         rx_data[0]       
                                                                                   N9[0]/I0 (GTP_LUT1)
                                   td                    0.229       4.197 r       N9[0]/Z (GTP_LUT1)
                                   net (fanout=2)        1.372       5.569         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.553       9.122 r       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.122         led[0]           
 led[0]                                                                    r       led[0] (port)    

 Data arrival time                                                   9.122         Logic Levels: 2  
                                                                                   Logic: 3.985ns(69.401%), Route: 1.757ns(30.599%)
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/rx_data[1]/CLK (GTP_DFF_E)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=101)      2.420       3.380         nt_clk           
                                                                           r       u_uart_rx/rx_data[1]/CLK (GTP_DFF_E)

                                   tco                   0.203       3.583 r       u_uart_rx/rx_data[1]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.385       3.968         rx_data[1]       
                                                                                   N9[1]/I0 (GTP_LUT1)
                                   td                    0.229       4.197 r       N9[1]/Z (GTP_LUT1)
                                   net (fanout=2)        1.372       5.569         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.553       9.122 r       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.122         led[1]           
 led[1]                                                                    r       led[1] (port)    

 Data arrival time                                                   9.122         Logic Levels: 2  
                                                                                   Logic: 3.985ns(69.401%), Route: 1.757ns(30.599%)
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/rx_data[2]/CLK (GTP_DFF_E)
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=101)      2.420       3.380         nt_clk           
                                                                           r       u_uart_rx/rx_data[2]/CLK (GTP_DFF_E)

                                   tco                   0.203       3.583 r       u_uart_rx/rx_data[2]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.385       3.968         rx_data[2]       
                                                                                   N9[2]/I0 (GTP_LUT1)
                                   td                    0.229       4.197 r       N9[2]/Z (GTP_LUT1)
                                   net (fanout=2)        1.372       5.569         nt_led[2]        
                                                                                   led_obuf[2]/I (GTP_OUTBUF)
                                   td                    3.553       9.122 r       led_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.122         led[2]           
 led[2]                                                                    r       led[2] (port)    

 Data arrival time                                                   9.122         Logic Levels: 2  
                                                                                   Logic: 3.985ns(69.401%), Route: 1.757ns(30.599%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_uart_rx/uart_rx_1d/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx                                                 0.000       0.000 f       uart_rx (port)   
                                   net (fanout=1)        0.000       0.000         uart_rx          
                                                                                   uart_rx_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       uart_rx_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000       0.861         nt_uart_rx       
                                                                           f       u_uart_rx/uart_rx_1d/D (GTP_DFF)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_uart_rx/rx_data_reg[7]/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx                                                 0.000       0.000 f       uart_rx (port)   
                                   net (fanout=1)        0.000       0.000         uart_rx          
                                                                                   uart_rx_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       uart_rx_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        1.402       2.263         nt_uart_rx       
                                                                                   u_uart_rx/rx_data_reg[7:0]_15/I0 (GTP_LUT6D)
                                   td                    0.102       2.365 f       u_uart_rx/rx_data_reg[7:0]_15/Z (GTP_LUT6D)
                                   net (fanout=1)        0.000       2.365         u_uart_rx/_N423  
                                                                           f       u_uart_rx/rx_data_reg[7]/D (GTP_DFF_E)

 Data arrival time                                                   2.365         Logic Levels: 2  
                                                                                   Logic: 0.963ns(40.719%), Route: 1.402ns(59.281%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_uart_rx/rx_state_reg[0]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx                                                 0.000       0.000 f       uart_rx (port)   
                                   net (fanout=1)        0.000       0.000         uart_rx          
                                                                                   uart_rx_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       uart_rx_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        1.402       2.263         nt_uart_rx       
                                                                                   u_uart_rx/rx_state_fsm[2:0]_16_2/I1 (GTP_LUT6D)
                                   td                    0.299       2.562 f       u_uart_rx/rx_state_fsm[2:0]_16_2/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       2.562         u_uart_rx/_N2    
                                                                           f       u_uart_rx/rx_state_reg[0]/D (GTP_DFF)

 Data arrival time                                                   2.562         Logic Levels: 2  
                                                                                   Logic: 1.160ns(45.277%), Route: 1.402ns(54.723%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width                          receive_data[0]/CLK
 9.800       10.000          0.200           Low Pulse Width                           receive_data[0]/CLK
 9.800       10.000          0.200           High Pulse Width                          receive_data[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                  
+--------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/compile/uart_top_comp.adf               
|            | E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc                     
| Output     | E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/synthesize/uart_top_syn.adf             
|            | E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/synthesize/uart_top_syn.vm              
|            | E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/synthesize/uart_top_controlsets.txt     
|            | E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/synthesize/snr.db                       
|            | E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/synthesize/uart_top.snr                 
+--------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 289 MB
Total CPU time to synthesize completion : 0h:0m:4s
Process Total CPU time to synthesize completion : 0h:0m:4s
Total real time to synthesize completion : 0h:0m:7s
