Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Oct 15 11:29:04 2021
| Host         : DESKTOP-G74GFK5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_basicIO_timing_summary_routed.rpt -pb fpga_basicIO_timing_summary_routed.pb -rpx fpga_basicIO_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_basicIO
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    23          
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: inst_clkdiv/cnt_reg[16]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: inst_clkdiv/cnt_reg[23]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.900        0.000                      0                  103        0.203        0.000                      0                  103        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.900        0.000                      0                  103        0.203        0.000                      0                  103        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/register2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 4.638ns (65.264%)  route 2.468ns (34.736%))
  Logic Levels:           3  (DSP48E1=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.562     5.083    inst_circuito/inst_datapath/CLK
    SLICE_X49Y16         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  inst_circuito/inst_datapath/register2_reg[16]/Q
                         net (fo=59, routed)          1.163     6.703    inst_circuito/inst_datapath/A[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[27]_P[9])
                                                      3.841    10.544 r  inst_circuito/inst_datapath/ex_mulsg/P[9]
                         net (fo=1, routed)           1.305    11.849    inst_circuito/inst_datapath/ex_mulsg_n_96
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124    11.973 r  inst_circuito/inst_datapath/register2[9]_i_3/O
                         net (fo=1, routed)           0.000    11.973    inst_circuito/inst_datapath/register2[9]_i_3_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    12.190 r  inst_circuito/inst_datapath/register2_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    12.190    inst_circuito/inst_datapath/res_mul[9]
    SLICE_X49Y14         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.446    14.787    inst_circuito/inst_datapath/CLK
    SLICE_X49Y14         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[9]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X49Y14         FDRE (Setup_fdre_C_D)        0.064    15.090    inst_circuito/inst_datapath/register2_reg[9]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/register2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 4.545ns (64.672%)  route 2.483ns (35.328%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.562     5.083    inst_circuito/inst_datapath/CLK
    SLICE_X49Y16         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  inst_circuito/inst_datapath/register2_reg[16]/Q
                         net (fo=59, routed)          1.163     6.703    inst_circuito/inst_datapath/A[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[27]_P[0])
                                                      3.841    10.544 r  inst_circuito/inst_datapath/ex_mulsg/P[0]
                         net (fo=1, routed)           0.894    11.438    inst_circuito/inst_datapath/ex_mulsg_n_105
    SLICE_X52Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.562 r  inst_circuito/inst_datapath/register2[0]_i_2/O
                         net (fo=1, routed)           0.425    11.987    inst_circuito/inst_datapath/register2[0]_i_2_n_0
    SLICE_X51Y11         LUT5 (Prop_lut5_I0_O)        0.124    12.111 r  inst_circuito/inst_datapath/register2[0]_i_1/O
                         net (fo=1, routed)           0.000    12.111    inst_circuito/inst_datapath/res_mul[0]
    SLICE_X51Y11         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.449    14.790    inst_circuito/inst_datapath/CLK
    SLICE_X51Y11         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[0]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)        0.031    15.046    inst_circuito/inst_datapath/register2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/register2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 4.545ns (65.638%)  route 2.379ns (34.362%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.562     5.083    inst_circuito/inst_datapath/CLK
    SLICE_X49Y16         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  inst_circuito/inst_datapath/register2_reg[16]/Q
                         net (fo=59, routed)          1.163     6.703    inst_circuito/inst_datapath/A[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[27]_P[15])
                                                      3.841    10.544 r  inst_circuito/inst_datapath/ex_mulsg/P[15]
                         net (fo=1, routed)           0.936    11.480    inst_circuito/inst_datapath/ex_mulsg_n_90
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124    11.604 r  inst_circuito/inst_datapath/register2[15]_i_4/O
                         net (fo=1, routed)           0.280    11.884    inst_circuito/inst_datapath/register2[15]_i_4_n_0
    SLICE_X48Y14         LUT5 (Prop_lut5_I0_O)        0.124    12.008 r  inst_circuito/inst_datapath/register2[15]_i_2/O
                         net (fo=1, routed)           0.000    12.008    inst_circuito/inst_datapath/res_mul[15]
    SLICE_X48Y14         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.446    14.787    inst_circuito/inst_datapath/CLK
    SLICE_X48Y14         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[15]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X48Y14         FDRE (Setup_fdre_C_D)        0.031    15.057    inst_circuito/inst_datapath/register2_reg[15]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/register2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 4.545ns (66.034%)  route 2.338ns (33.966%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.562     5.083    inst_circuito/inst_datapath/CLK
    SLICE_X49Y16         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  inst_circuito/inst_datapath/register2_reg[16]/Q
                         net (fo=59, routed)          1.163     6.703    inst_circuito/inst_datapath/A[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[27]_P[14])
                                                      3.841    10.544 r  inst_circuito/inst_datapath/ex_mulsg/P[14]
                         net (fo=1, routed)           0.767    11.311    inst_circuito/inst_datapath/ex_mulsg_n_91
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124    11.435 r  inst_circuito/inst_datapath/register2[14]_i_2/O
                         net (fo=1, routed)           0.407    11.842    inst_circuito/inst_datapath/register2[14]_i_2_n_0
    SLICE_X51Y15         LUT5 (Prop_lut5_I0_O)        0.124    11.966 r  inst_circuito/inst_datapath/register2[14]_i_1/O
                         net (fo=1, routed)           0.000    11.966    inst_circuito/inst_datapath/res_mul[14]
    SLICE_X51Y15         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.446    14.787    inst_circuito/inst_datapath/CLK
    SLICE_X51Y15         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[14]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.031    15.043    inst_circuito/inst_datapath/register2_reg[14]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/register2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 4.545ns (66.847%)  route 2.254ns (33.153%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.562     5.083    inst_circuito/inst_datapath/CLK
    SLICE_X49Y16         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  inst_circuito/inst_datapath/register2_reg[16]/Q
                         net (fo=59, routed)          1.163     6.703    inst_circuito/inst_datapath/A[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[27]_P[13])
                                                      3.841    10.544 r  inst_circuito/inst_datapath/ex_mulsg/P[13]
                         net (fo=1, routed)           0.936    11.480    inst_circuito/inst_datapath/ex_mulsg_n_92
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124    11.604 r  inst_circuito/inst_datapath/register2[13]_i_2/O
                         net (fo=1, routed)           0.154    11.758    inst_circuito/inst_datapath/register2[13]_i_2_n_0
    SLICE_X51Y15         LUT5 (Prop_lut5_I0_O)        0.124    11.882 r  inst_circuito/inst_datapath/register2[13]_i_1/O
                         net (fo=1, routed)           0.000    11.882    inst_circuito/inst_datapath/res_mul[13]
    SLICE_X51Y15         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.446    14.787    inst_circuito/inst_datapath/CLK
    SLICE_X51Y15         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[13]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.029    15.041    inst_circuito/inst_datapath/register2_reg[13]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/register2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 4.638ns (67.849%)  route 2.198ns (32.151%))
  Logic Levels:           3  (DSP48E1=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.562     5.083    inst_circuito/inst_datapath/CLK
    SLICE_X49Y16         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  inst_circuito/inst_datapath/register2_reg[16]/Q
                         net (fo=59, routed)          1.163     6.703    inst_circuito/inst_datapath/A[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[27]_P[7])
                                                      3.841    10.544 r  inst_circuito/inst_datapath/ex_mulsg/P[7]
                         net (fo=1, routed)           1.034    11.578    inst_circuito/inst_datapath/ex_mulsg_n_98
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124    11.702 r  inst_circuito/inst_datapath/register2[7]_i_3/O
                         net (fo=1, routed)           0.000    11.702    inst_circuito/inst_datapath/register2[7]_i_3_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    11.919 r  inst_circuito/inst_datapath/register2_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    11.919    inst_circuito/inst_datapath/res_mul[7]
    SLICE_X48Y12         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.447    14.788    inst_circuito/inst_datapath/CLK
    SLICE_X48Y12         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[7]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X48Y12         FDRE (Setup_fdre_C_D)        0.064    15.091    inst_circuito/inst_datapath/register2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/register2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 4.545ns (67.105%)  route 2.228ns (32.895%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.562     5.083    inst_circuito/inst_datapath/CLK
    SLICE_X49Y16         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  inst_circuito/inst_datapath/register2_reg[16]/Q
                         net (fo=59, routed)          1.163     6.703    inst_circuito/inst_datapath/A[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[27]_P[16])
                                                      3.841    10.544 r  inst_circuito/inst_datapath/ex_mulsg/P[16]
                         net (fo=1, routed)           0.770    11.314    inst_circuito/inst_datapath/ex_mulsg_n_89
    SLICE_X49Y14         LUT5 (Prop_lut5_I4_O)        0.124    11.438 r  inst_circuito/inst_datapath/register2[16]_i_4/O
                         net (fo=1, routed)           0.295    11.732    inst_circuito/inst_datapath/register2[16]_i_4_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.856 r  inst_circuito/inst_datapath/register2[16]_i_1/O
                         net (fo=1, routed)           0.000    11.856    inst_circuito/inst_datapath/register2[16]_i_1_n_0
    SLICE_X49Y16         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.444    14.785    inst_circuito/inst_datapath/CLK
    SLICE_X49Y16         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[16]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)        0.031    15.079    inst_circuito/inst_datapath/register2_reg[16]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/register2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 4.545ns (67.470%)  route 2.191ns (32.530%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.562     5.083    inst_circuito/inst_datapath/CLK
    SLICE_X49Y16         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  inst_circuito/inst_datapath/register2_reg[16]/Q
                         net (fo=59, routed)          1.163     6.703    inst_circuito/inst_datapath/A[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[27]_P[12])
                                                      3.841    10.544 r  inst_circuito/inst_datapath/ex_mulsg/P[12]
                         net (fo=1, routed)           0.765    11.309    inst_circuito/inst_datapath/ex_mulsg_n_93
    SLICE_X51Y14         LUT6 (Prop_lut6_I5_O)        0.124    11.433 r  inst_circuito/inst_datapath/register2[12]_i_2/O
                         net (fo=1, routed)           0.263    11.696    inst_circuito/inst_datapath/register2[12]_i_2_n_0
    SLICE_X51Y14         LUT5 (Prop_lut5_I0_O)        0.124    11.820 r  inst_circuito/inst_datapath/register2[12]_i_1/O
                         net (fo=1, routed)           0.000    11.820    inst_circuito/inst_datapath/res_mul[12]
    SLICE_X51Y14         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.447    14.788    inst_circuito/inst_datapath/CLK
    SLICE_X51Y14         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[12]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X51Y14         FDRE (Setup_fdre_C_D)        0.031    15.044    inst_circuito/inst_datapath/register2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/register2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 4.638ns (68.438%)  route 2.139ns (31.562%))
  Logic Levels:           3  (DSP48E1=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.562     5.083    inst_circuito/inst_datapath/CLK
    SLICE_X49Y16         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  inst_circuito/inst_datapath/register2_reg[16]/Q
                         net (fo=59, routed)          1.163     6.703    inst_circuito/inst_datapath/A[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[27]_P[1])
                                                      3.841    10.544 r  inst_circuito/inst_datapath/ex_mulsg/P[1]
                         net (fo=1, routed)           0.976    11.519    inst_circuito/inst_datapath/ex_mulsg_n_104
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  inst_circuito/inst_datapath/register2[1]_i_3/O
                         net (fo=1, routed)           0.000    11.643    inst_circuito/inst_datapath/register2[1]_i_3_n_0
    SLICE_X48Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    11.860 r  inst_circuito/inst_datapath/register2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.860    inst_circuito/inst_datapath/res_mul[1]
    SLICE_X48Y11         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.448    14.789    inst_circuito/inst_datapath/CLK
    SLICE_X48Y11         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[1]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.064    15.092    inst_circuito/inst_datapath/register2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/register2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 4.666ns (69.314%)  route 2.066ns (30.686%))
  Logic Levels:           3  (DSP48E1=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.562     5.083    inst_circuito/inst_datapath/CLK
    SLICE_X49Y16         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  inst_circuito/inst_datapath/register2_reg[16]/Q
                         net (fo=59, routed)          1.163     6.703    inst_circuito/inst_datapath/A[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[27]_P[6])
                                                      3.841    10.544 r  inst_circuito/inst_datapath/ex_mulsg/P[6]
                         net (fo=1, routed)           0.902    11.446    inst_circuito/inst_datapath/ex_mulsg_n_99
    SLICE_X51Y12         LUT6 (Prop_lut6_I5_O)        0.124    11.570 r  inst_circuito/inst_datapath/register2[6]_i_3/O
                         net (fo=1, routed)           0.000    11.570    inst_circuito/inst_datapath/register2[6]_i_3_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.245    11.815 r  inst_circuito/inst_datapath/register2_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.815    inst_circuito/inst_datapath/res_mul[6]
    SLICE_X51Y12         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.448    14.789    inst_circuito/inst_datapath/CLK
    SLICE_X51Y12         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[6]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X51Y12         FDRE (Setup_fdre_C_D)        0.064    15.078    inst_circuito/inst_datapath/register2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  3.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 inst_circuito/inst_control/currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/currstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.350%)  route 0.122ns (39.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.560     1.443    inst_circuito/inst_control/CLK
    SLICE_X49Y17         FDRE                                         r  inst_circuito/inst_control/currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  inst_circuito/inst_control/currstate_reg[1]/Q
                         net (fo=58, routed)          0.122     1.706    inst_circuito/inst_control/Q[1]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.751 r  inst_circuito/inst_control/currstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.751    inst_circuito/inst_control/nextstate[0]
    SLICE_X48Y17         FDRE                                         r  inst_circuito/inst_control/currstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.828     1.955    inst_circuito/inst_control/CLK
    SLICE_X48Y17         FDRE                                         r  inst_circuito/inst_control/currstate_reg[0]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.092     1.548    inst_circuito/inst_control/currstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/register1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.250ns (67.172%)  route 0.122ns (32.828%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.564     1.447    inst_circuito/inst_datapath/CLK
    SLICE_X53Y11         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  inst_circuito/inst_datapath/register1_reg[3]/Q
                         net (fo=10, routed)          0.122     1.710    inst_circuito/inst_datapath/reg1[3]
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.755 r  inst_circuito/inst_datapath/register2[3]_i_3/O
                         net (fo=1, routed)           0.000     1.755    inst_circuito/inst_datapath/register2[3]_i_3_n_0
    SLICE_X50Y11         MUXF7 (Prop_muxf7_I1_O)      0.064     1.819 r  inst_circuito/inst_datapath/register2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.819    inst_circuito/inst_datapath/res_mul[3]
    SLICE_X50Y11         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.835     1.962    inst_circuito/inst_datapath/CLK
    SLICE_X50Y11         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[3]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X50Y11         FDRE (Hold_fdre_C_D)         0.134     1.597    inst_circuito/inst_datapath/register2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.562     1.445    inst_clkdiv/clk
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_clkdiv/cnt_reg[2]/Q
                         net (fo=2, routed)           0.125     1.735    inst_clkdiv/cnt_reg[2]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  inst_clkdiv/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.845    inst_clkdiv/cnt_reg[0]_i_2_n_5
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_clkdiv/clk
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    inst_clkdiv/clk
    SLICE_X34Y47         FDRE                                         r  inst_clkdiv/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  inst_clkdiv/cnt_reg[18]/Q
                         net (fo=2, routed)           0.126     1.736    inst_clkdiv/cnt_reg[18]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  inst_clkdiv/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    inst_clkdiv/cnt_reg[16]_i_1_n_5
    SLICE_X34Y47         FDRE                                         r  inst_clkdiv/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.832     1.959    inst_clkdiv/clk
    SLICE_X34Y47         FDRE                                         r  inst_clkdiv/cnt_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    inst_clkdiv/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.562     1.445    inst_clkdiv/clk
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_clkdiv/cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.736    inst_clkdiv/cnt_reg[10]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  inst_clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    inst_clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_clkdiv/clk
    SLICE_X34Y45         FDRE                                         r  inst_clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.562     1.445    inst_clkdiv/clk
    SLICE_X34Y46         FDRE                                         r  inst_clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_clkdiv/cnt_reg[14]/Q
                         net (fo=2, routed)           0.127     1.736    inst_clkdiv/cnt_reg[14]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  inst_clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    inst_clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  inst_clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_clkdiv/clk
    SLICE_X34Y46         FDRE                                         r  inst_clkdiv/cnt_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    inst_clkdiv/clk
    SLICE_X34Y48         FDRE                                         r  inst_clkdiv/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  inst_clkdiv/cnt_reg[22]/Q
                         net (fo=2, routed)           0.127     1.737    inst_clkdiv/cnt_reg[22]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  inst_clkdiv/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    inst_clkdiv/cnt_reg[20]_i_1_n_5
    SLICE_X34Y48         FDRE                                         r  inst_clkdiv/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.832     1.959    inst_clkdiv/clk
    SLICE_X34Y48         FDRE                                         r  inst_clkdiv/cnt_reg[22]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    inst_clkdiv/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.562     1.445    inst_clkdiv/clk
    SLICE_X34Y44         FDRE                                         r  inst_clkdiv/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_clkdiv/cnt_reg[6]/Q
                         net (fo=2, routed)           0.127     1.736    inst_clkdiv/cnt_reg[6]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  inst_clkdiv/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    inst_clkdiv/cnt_reg[4]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  inst_clkdiv/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_clkdiv/clk
    SLICE_X34Y44         FDRE                                         r  inst_clkdiv/cnt_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/register1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.658%)  route 0.137ns (33.342%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.562     1.445    inst_circuito/inst_datapath/CLK
    SLICE_X50Y14         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  inst_circuito/inst_datapath/register1_reg[9]/Q
                         net (fo=10, routed)          0.137     1.746    inst_circuito/inst_datapath/reg1[9]
    SLICE_X49Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.791 r  inst_circuito/inst_datapath/register2[9]_i_3/O
                         net (fo=1, routed)           0.000     1.791    inst_circuito/inst_datapath/register2[9]_i_3_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.065     1.856 r  inst_circuito/inst_datapath/register2_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.856    inst_circuito/inst_datapath/res_mul[9]
    SLICE_X49Y14         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_circuito/inst_datapath/CLK
    SLICE_X49Y14         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[9]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.105     1.585    inst_circuito/inst_datapath/register2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 inst_clkdiv/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clkdiv/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.562     1.445    inst_clkdiv/clk
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_clkdiv/cnt_reg[2]/Q
                         net (fo=2, routed)           0.125     1.735    inst_clkdiv/cnt_reg[2]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.881 r  inst_clkdiv/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.881    inst_clkdiv/cnt_reg[0]_i_2_n_4
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    inst_clkdiv/clk
    SLICE_X34Y43         FDRE                                         r  inst_clkdiv/cnt_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   inst_circuito/inst_control/currstate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y17   inst_circuito/inst_control/currstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   inst_circuito/inst_control/currstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   inst_circuito/inst_control/currstate_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y12   inst_circuito/inst_datapath/register1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y13   inst_circuito/inst_datapath/register1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y13   inst_circuito/inst_datapath/register1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y14   inst_circuito/inst_datapath/register1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y13   inst_circuito/inst_datapath/register1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   inst_circuito/inst_control/currstate_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   inst_circuito/inst_control/currstate_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y17   inst_circuito/inst_control/currstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y17   inst_circuito/inst_control/currstate_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   inst_circuito/inst_control/currstate_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   inst_circuito/inst_control/currstate_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   inst_circuito/inst_control/currstate_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   inst_circuito/inst_control/currstate_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   inst_circuito/inst_datapath/register1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   inst_circuito/inst_datapath/register1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   inst_circuito/inst_control/currstate_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   inst_circuito/inst_control/currstate_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y17   inst_circuito/inst_control/currstate_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y17   inst_circuito/inst_control/currstate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   inst_circuito/inst_control/currstate_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   inst_circuito/inst_control/currstate_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   inst_circuito/inst_control/currstate_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   inst_circuito/inst_control/currstate_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   inst_circuito/inst_datapath/register1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   inst_circuito/inst_datapath/register1_reg[0]/C



