
*** Running vivado
    with args -log Pixel_Inverter_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pixel_Inverter_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Pixel_Inverter_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/PYNQ-HelloWorld-master/PYNQ-HelloWorld-master/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.cache/ip 
Command: synth_design -top Pixel_Inverter_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16528
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1112.461 ; gain = 35.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Pixel_Inverter_wrapper' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/hdl/Pixel_Inverter_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Inverter' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:13]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Inverter_Pixel_Inveter_Proc_0_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_Pixel_Inveter_Proc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Inverter_Pixel_Inveter_Proc_0_0' (1#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_Pixel_Inveter_Proc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Inverter_axi_dma_0_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Inverter_axi_dma_0_0' (2#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'Pixel_Inverter_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:227]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'Pixel_Inverter_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:227]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'Pixel_Inverter_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:227]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'Pixel_Inverter_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:227]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'Pixel_Inverter_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:227]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'Pixel_Inverter_axi_dma_0_0' has 64 connections declared, but only 59 given [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:227]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Inverter_axi_interconnect_0_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:551]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_4CJ47L' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:2394]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Inverter_auto_pc_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Inverter_auto_pc_0' (3#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'Pixel_Inverter_auto_pc_0' is unconnected for instance 'auto_pc' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:2629]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'Pixel_Inverter_auto_pc_0' is unconnected for instance 'auto_pc' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:2629]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'Pixel_Inverter_auto_pc_0' is unconnected for instance 'auto_pc' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:2629]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'Pixel_Inverter_auto_pc_0' has 60 connections declared, but only 57 given [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:2629]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_4CJ47L' (4#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:2394]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_13JZ0OM' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:2689]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_13JZ0OM' (5#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:2689]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LG7Q04' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:3138]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Inverter_auto_pc_1' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Inverter_auto_pc_1' (6#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'Pixel_Inverter_auto_pc_1' is unconnected for instance 'auto_pc' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:3453]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'Pixel_Inverter_auto_pc_1' is unconnected for instance 'auto_pc' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:3453]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'Pixel_Inverter_auto_pc_1' has 79 connections declared, but only 77 given [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:3453]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LG7Q04' (7#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:3138]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Inverter_xbar_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Inverter_xbar_0' (8#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Inverter_axi_interconnect_0_0' (9#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:551]
WARNING: [Synth 8-7071] port 'M01_AXI_araddr' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_arburst' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_arcache' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_arid' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_arlen' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_arlock' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_arqos' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_arregion' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_arsize' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_arvalid' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_awaddr' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_awburst' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_awcache' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_awid' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_awlen' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_awlock' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_awqos' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_awregion' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_awsize' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_awvalid' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_bready' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_rready' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_wdata' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_wlast' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_wstrb' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7071] port 'M01_AXI_wvalid' of module 'Pixel_Inverter_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
WARNING: [Synth 8-7023] instance 'axi_interconnect_0' of module 'Pixel_Inverter_axi_interconnect_0_0' has 101 connections declared, but only 73 given [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:287]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Inverter_axi_interconnect_1_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:1377]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_3X0U18' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:1989]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Inverter_auto_pc_2' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Inverter_auto_pc_2' (10#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_3X0U18' (11#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:1989]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LD0C55' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:2975]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Inverter_auto_us_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Inverter_auto_us_0' (12#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'Pixel_Inverter_auto_us_0' is unconnected for instance 'auto_us' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:3102]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'Pixel_Inverter_auto_us_0' has 34 connections declared, but only 33 given [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:3102]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LD0C55' (13#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:2975]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_M3AMHQ' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:3533]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Inverter_auto_us_1' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Inverter_auto_us_1' (14#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'Pixel_Inverter_auto_us_1' is unconnected for instance 'auto_us' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:3684]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'Pixel_Inverter_auto_us_1' has 40 connections declared, but only 39 given [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:3684]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_M3AMHQ' (15#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:3533]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Inverter_xbar_1' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Inverter_xbar_1' (16#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'Pixel_Inverter_xbar_1' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:1960]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'Pixel_Inverter_xbar_1' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:1977]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'Pixel_Inverter_xbar_1' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:1978]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'Pixel_Inverter_xbar_1' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:1980]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'Pixel_Inverter_xbar_1' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:1981]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'Pixel_Inverter_xbar_1' is unconnected for instance 'xbar' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:1910]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'Pixel_Inverter_xbar_1' is unconnected for instance 'xbar' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:1910]
WARNING: [Synth 8-7023] instance 'xbar' of module 'Pixel_Inverter_xbar_1' has 78 connections declared, but only 76 given [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:1910]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Inverter_axi_interconnect_1_0' (17#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:1377]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Inverter_processing_system7_0_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Inverter_processing_system7_0_0' (18#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'Pixel_Inverter_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:437]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'Pixel_Inverter_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:437]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'Pixel_Inverter_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:437]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'Pixel_Inverter_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:437]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'Pixel_Inverter_processing_system7_0_0' has 107 connections declared, but only 103 given [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:437]
INFO: [Synth 8-6157] synthesizing module 'Pixel_Inverter_rst_ps7_0_100M_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Inverter_rst_ps7_0_100M_0' (19#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/.Xil/Vivado-25976-DESKTOP-D9F9TPQ/realtime/Pixel_Inverter_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'Pixel_Inverter_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:541]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'Pixel_Inverter_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:541]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'Pixel_Inverter_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:541]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'Pixel_Inverter_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:541]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Inverter' (20#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/synth/Pixel_Inverter.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_Inverter_wrapper' (21#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/hdl/Pixel_Inverter_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1172.203 ; gain = 95.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1172.203 ; gain = 95.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1172.203 ; gain = 95.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1172.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_axi_dma_0_0/Pixel_Inverter_axi_dma_0_0/resizer_axi_dma_0_0_in_context.xdc] for cell 'Pixel_Inverter_i/axi_dma_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_axi_dma_0_0/Pixel_Inverter_axi_dma_0_0/resizer_axi_dma_0_0_in_context.xdc] for cell 'Pixel_Inverter_i/axi_dma_0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_xbar_0/Pixel_Inverter_xbar_0/Pixel_Inverter_xbar_0_in_context.xdc] for cell 'Pixel_Inverter_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_xbar_0/Pixel_Inverter_xbar_0/Pixel_Inverter_xbar_0_in_context.xdc] for cell 'Pixel_Inverter_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_xbar_1/Pixel_Inverter_xbar_1/resizer_xbar_3_in_context.xdc] for cell 'Pixel_Inverter_i/axi_interconnect_1/xbar'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_xbar_1/Pixel_Inverter_xbar_1/resizer_xbar_3_in_context.xdc] for cell 'Pixel_Inverter_i/axi_interconnect_1/xbar'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc] for cell 'Pixel_Inverter_i/processing_system7_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc:2]
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc] for cell 'Pixel_Inverter_i/processing_system7_0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_rst_ps7_0_100M_0/Pixel_Inverter_rst_ps7_0_100M_0/resizer_rst_ps7_0_100M_0_in_context.xdc] for cell 'Pixel_Inverter_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_rst_ps7_0_100M_0/Pixel_Inverter_rst_ps7_0_100M_0/resizer_rst_ps7_0_100M_0_in_context.xdc] for cell 'Pixel_Inverter_i/rst_ps7_0_100M'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_Pixel_Inveter_Proc_0_0/Pixel_Inverter_Pixel_Inveter_Proc_0_0/Pixel_Inverter_Pixel_Inveter_Proc_0_0_in_context.xdc] for cell 'Pixel_Inverter_i/Pixel_Inveter_Proc_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_Pixel_Inveter_Proc_0_0/Pixel_Inverter_Pixel_Inveter_Proc_0_0/Pixel_Inverter_Pixel_Inveter_Proc_0_0_in_context.xdc] for cell 'Pixel_Inverter_i/Pixel_Inveter_Proc_0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_auto_pc_1/Pixel_Inverter_auto_pc_1/Pixel_Inverter_auto_pc_1_in_context.xdc] for cell 'Pixel_Inverter_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_auto_pc_1/Pixel_Inverter_auto_pc_1/Pixel_Inverter_auto_pc_1_in_context.xdc] for cell 'Pixel_Inverter_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_auto_pc_0/Pixel_Inverter_auto_pc_0/Pixel_Inverter_auto_pc_0_in_context.xdc] for cell 'Pixel_Inverter_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_auto_pc_0/Pixel_Inverter_auto_pc_0/Pixel_Inverter_auto_pc_0_in_context.xdc] for cell 'Pixel_Inverter_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_auto_us_0/Pixel_Inverter_auto_us_0/resizer_auto_us_0_in_context.xdc] for cell 'Pixel_Inverter_i/axi_interconnect_1/s00_couplers/auto_us'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_auto_us_0/Pixel_Inverter_auto_us_0/resizer_auto_us_0_in_context.xdc] for cell 'Pixel_Inverter_i/axi_interconnect_1/s00_couplers/auto_us'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_auto_us_1/Pixel_Inverter_auto_us_1/resizer_auto_us_1_in_context.xdc] for cell 'Pixel_Inverter_i/axi_interconnect_1/s01_couplers/auto_us'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_auto_us_1/Pixel_Inverter_auto_us_1/resizer_auto_us_1_in_context.xdc] for cell 'Pixel_Inverter_i/axi_interconnect_1/s01_couplers/auto_us'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_auto_pc_2/Pixel_Inverter_auto_pc_2/resizer_auto_pc_1_in_context.xdc] for cell 'Pixel_Inverter_i/axi_interconnect_1/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_auto_pc_2/Pixel_Inverter_auto_pc_2/resizer_auto_pc_1_in_context.xdc] for cell 'Pixel_Inverter_i/axi_interconnect_1/m00_couplers/auto_pc'
Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1254.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1254.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.355 ; gain = 177.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.355 ; gain = 177.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.srcs/sources_1/bd/Pixel_Inverter/ip/Pixel_Inverter_processing_system7_0_0/Pixel_Inverter_processing_system7_0_0/FIFO_stream_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property DONT_TOUCH = true for Pixel_Inverter_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Pixel_Inverter_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Pixel_Inverter_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Pixel_Inverter_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Pixel_Inverter_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Pixel_Inverter_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Pixel_Inverter_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Pixel_Inverter_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Pixel_Inverter_i/Pixel_Inveter_Proc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Pixel_Inverter_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Pixel_Inverter_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Pixel_Inverter_i/axi_interconnect_1/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Pixel_Inverter_i/axi_interconnect_1/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Pixel_Inverter_i/axi_interconnect_1/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.355 ; gain = 177.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.355 ; gain = 177.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.355 ; gain = 177.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1261.535 ; gain = 184.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1261.758 ; gain = 184.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1280.871 ; gain = 203.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1287.688 ; gain = 210.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1287.688 ; gain = 210.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1287.688 ; gain = 210.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1287.688 ; gain = 210.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1287.688 ; gain = 210.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1287.688 ; gain = 210.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |Pixel_Inverter_xbar_0                 |         1|
|2     |Pixel_Inverter_auto_pc_0              |         1|
|3     |Pixel_Inverter_auto_pc_1              |         1|
|4     |Pixel_Inverter_xbar_1                 |         1|
|5     |Pixel_Inverter_auto_pc_2              |         1|
|6     |Pixel_Inverter_auto_us_0              |         1|
|7     |Pixel_Inverter_auto_us_1              |         1|
|8     |Pixel_Inverter_Pixel_Inveter_Proc_0_0 |         1|
|9     |Pixel_Inverter_axi_dma_0_0            |         1|
|10    |Pixel_Inverter_processing_system7_0_0 |         1|
|11    |Pixel_Inverter_rst_ps7_0_100M_0       |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |Pixel_Inverter_Pixel_Inveter_Proc_0 |     1|
|2     |Pixel_Inverter_auto_pc              |     3|
|5     |Pixel_Inverter_auto_us              |     2|
|7     |Pixel_Inverter_axi_dma_0            |     1|
|8     |Pixel_Inverter_processing_system7_0 |     1|
|9     |Pixel_Inverter_rst_ps7_0_100M       |     1|
|10    |Pixel_Inverter_xbar                 |     2|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1287.688 ; gain = 210.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1287.688 ; gain = 128.609
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1287.688 ; gain = 210.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1287.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1314.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1320.105 ; gain = 243.180
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/synth_1/Pixel_Inverter_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pixel_Inverter_wrapper_utilization_synth.rpt -pb Pixel_Inverter_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  4 15:54:06 2020...
