. The DG2VHDL (Stone and Manalokos, 2000, 1998) is
proposed for general systolic mapping from a net list of
DG to a synthesizable behavioral VHDL description of
the input DSP algorithm. In addition, a corresponding
test bench is generated for design validation.