\doxysection{stm32l4xx\+\_\+ll\+\_\+lpuart.\+h}
\hypertarget{stm32l4xx__ll__lpuart_8h_source}{}\label{stm32l4xx__ll__lpuart_8h_source}\index{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_lpuart.h@{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_lpuart.h}}
\mbox{\hyperlink{stm32l4xx__ll__lpuart_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32L4xx\_LL\_LPUART\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32L4xx\_LL\_LPUART\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32l4xx_8h}{stm32l4xx.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined\ (LPUART1)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#if\ defined(USART\_PRESC\_PRESCALER)}}
\DoxyCodeLine{00046\ \textcolor{comment}{/*\ Array\ used\ to\ get\ the\ LPUART\ prescaler\ division\ decimal\ values\ versus\ @ref\ LPUART\_LL\_EC\_PRESCALER\ values\ */}}
\DoxyCodeLine{00047\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint16\_t\ LPUART\_PRESCALER\_TAB[]\ =}
\DoxyCodeLine{00048\ \{}
\DoxyCodeLine{00049\ \ \ (uint16\_t)1,}
\DoxyCodeLine{00050\ \ \ (uint16\_t)2,}
\DoxyCodeLine{00051\ \ \ (uint16\_t)4,}
\DoxyCodeLine{00052\ \ \ (uint16\_t)6,}
\DoxyCodeLine{00053\ \ \ (uint16\_t)8,}
\DoxyCodeLine{00054\ \ \ (uint16\_t)10,}
\DoxyCodeLine{00055\ \ \ (uint16\_t)12,}
\DoxyCodeLine{00056\ \ \ (uint16\_t)16,}
\DoxyCodeLine{00057\ \ \ (uint16\_t)32,}
\DoxyCodeLine{00058\ \ \ (uint16\_t)64,}
\DoxyCodeLine{00059\ \ \ (uint16\_t)128,}
\DoxyCodeLine{00060\ \ \ (uint16\_t)256}
\DoxyCodeLine{00061\ \};}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_PRESC\_PRESCALER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00066\ }
\DoxyCodeLine{00067\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00071\ \textcolor{comment}{/*\ Defines\ used\ in\ Baud\ Rate\ related\ macros\ and\ corresponding\ register\ setting\ computation\ */}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ LPUART\_LPUARTDIV\_FREQ\_MUL\ \ \ \ \ 256U}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ LPUART\_BRR\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000FFFFFU}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ LPUART\_BRR\_MIN\_VALUE\ \ \ \ \ \ \ \ \ \ 0x00000300U}}
\DoxyCodeLine{00080\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00089\ }
\DoxyCodeLine{00090\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00099\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00100\ \{}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#if\ defined(USART\_PRESC\_PRESCALER)}}
\DoxyCodeLine{00102\ \ \ uint32\_t\ PrescalerValue;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_PRESC\_PRESCALER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00109\ \ \ uint32\_t\ BaudRate;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00114\ \ \ uint32\_t\ DataWidth;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00120\ \ \ uint32\_t\ StopBits;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00126\ \ \ uint32\_t\ Parity;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00132\ \ \ uint32\_t\ TransferDirection;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00138\ \ \ uint32\_t\ HardwareFlowControl;\ \ \ \ \ \ \ }
\DoxyCodeLine{00144\ \}\ LL\_LPUART\_InitTypeDef;}
\DoxyCodeLine{00145\ }
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00150\ }
\DoxyCodeLine{00151\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ICR\_PECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_PECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ICR\_FECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_FECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ICR\_NCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_NECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ICR\_ORECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_ORECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ICR\_IDLECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_IDLECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ICR\_TCCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_TCCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ICR\_CTSCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_CTSCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ICR\_CMCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_CMCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ICR\_WUCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_WUCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_PE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_FE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_FE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_NE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_NE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_ORE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ORE\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_IDLE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_IDLE\ \ \ \ \ \ \ }}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_RXNE\_RXFNE\ \ \ \ \ \ \ USART\_ISR\_RXNE\_RXFNE\ }}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RXNE\ \ \ \ \ \ \ }}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TC\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_TXE\_TXFNF\ \ \ \ \ \ \ \ USART\_ISR\_TXE\_TXFNF\ \ }}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXE\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_CTSIF\ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CTSIF\ \ \ \ \ \ }}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_CTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CTS\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_BUSY\ \ \ \ \ \ \ }}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_CMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CMF\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_SBKF\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_SBKF\ \ \ \ \ \ \ }}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_RWU\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RWU\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_WUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_WUF\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_TEACK\ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TEACK\ \ \ \ \ \ }}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_REACK\ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_REACK\ \ \ \ \ \ }}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_TXFE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXFE\ \ \ \ \ \ \ }}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_RXFF\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RXFF\ \ \ \ \ \ \ }}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_RXFT\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RXFT\ \ \ \ \ \ \ }}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ISR\_TXFT\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXFT\ \ \ \ \ \ \ }}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_CR1\_IDLEIE\ \ \ \ \ \ \ \ \ USART\_CR1\_IDLEIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_CR1\_RXNEIE\_RXFNEIE\ USART\_CR1\_RXNEIE\_RXFNEIE\ }}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_CR1\_RXNEIE\ \ \ \ \ \ \ \ \ USART\_CR1\_RXNEIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_CR1\_TCIE\ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TCIE\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_CR1\_TXEIE\_TXFNFIE\ \ USART\_CR1\_TXEIE\_TXFNFIE\ \ }}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_CR1\_TXEIE\ \ \ \ \ \ \ \ \ \ USART\_CR1\_TXEIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_CR1\_PEIE\ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PEIE\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_CR1\_CMIE\ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_CMIE\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_CR1\_TXFEIE\ \ \ \ \ \ \ \ \ USART\_CR1\_TXFEIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_CR1\_RXFFIE\ \ \ \ \ \ \ \ \ USART\_CR1\_RXFFIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_CR3\_EIE\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_EIE\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_CR3\_CTSIE\ \ \ \ \ \ \ \ \ \ USART\_CR3\_CTSIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_CR3\_WUFIE\ \ \ \ \ \ \ \ \ \ USART\_CR3\_WUFIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_CR3\_TXFTIE\ \ \ \ \ \ \ \ \ USART\_CR3\_TXFTIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_CR3\_RXFTIE\ \ \ \ \ \ \ \ \ USART\_CR3\_RXFTIE\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{00247\ }
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_FIFOTHRESHOLD\_1\_8\ \ \ \ \ \ \ \ 0x00000000U\ }}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_FIFOTHRESHOLD\_1\_4\ \ \ \ \ \ \ \ 0x00000001U\ }}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_FIFOTHRESHOLD\_1\_2\ \ \ \ \ \ \ \ 0x00000002U\ }}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_FIFOTHRESHOLD\_3\_4\ \ \ \ \ \ \ \ 0x00000003U\ }}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_FIFOTHRESHOLD\_7\_8\ \ \ \ \ \ \ \ 0x00000004U\ }}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_FIFOTHRESHOLD\_8\_8\ \ \ \ \ \ \ \ 0x00000005U\ }}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00261\ }
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_DIRECTION\_NONE\ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_DIRECTION\_RX\ \ \ \ USART\_CR1\_RE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_DIRECTION\_TX\ \ \ \ USART\_CR1\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_DIRECTION\_TX\_RX\ (USART\_CR1\_TE\ |USART\_CR1\_RE)\ }}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_PARITY\_NONE\ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_PARITY\_EVEN\ USART\_CR1\_PCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_PARITY\_ODD\ \ (USART\_CR1\_PCE\ |\ USART\_CR1\_PS)\ }}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_WAKEUP\_IDLELINE\ \ \ \ 0x00000000U\ \ \ \ }}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_WAKEUP\_ADDRESSMARK\ USART\_CR1\_WAKE\ }}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_DATAWIDTH\_7B\ USART\_CR1\_M1\ }}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_DATAWIDTH\_8B\ 0x00000000U\ \ }}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_DATAWIDTH\_9B\ USART\_CR1\_M0\ }}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#if\ defined(USART\_PRESC\_PRESCALER)}}
\DoxyCodeLine{00302\ }
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_PRESCALER\_DIV1\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_PRESCALER\_DIV2\ \ \ (USART\_PRESC\_PRESCALER\_0)\ \ \ \ \ \ }}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_PRESCALER\_DIV4\ \ \ (USART\_PRESC\_PRESCALER\_1)\ \ \ \ \ \ }}
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_PRESCALER\_DIV6\ \ \ (USART\_PRESC\_PRESCALER\_1\ |\(\backslash\)}}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_PRESC\_PRESCALER\_0)\ \ \ \ \ \ }}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_PRESCALER\_DIV8\ \ \ (USART\_PRESC\_PRESCALER\_2)\ \ \ \ \ \ }}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_PRESCALER\_DIV10\ \ (USART\_PRESC\_PRESCALER\_2\ |\(\backslash\)}}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_PRESC\_PRESCALER\_0)\ \ \ \ \ \ }}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_PRESCALER\_DIV12\ \ (USART\_PRESC\_PRESCALER\_2\ |\(\backslash\)}}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_PRESC\_PRESCALER\_1)\ \ \ \ \ \ }}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_PRESCALER\_DIV16\ \ (USART\_PRESC\_PRESCALER\_2\ |\(\backslash\)}}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_PRESC\_PRESCALER\_1\ |\(\backslash\)}}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_PRESC\_PRESCALER\_0)\ \ \ \ \ \ }}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_PRESCALER\_DIV32\ \ (USART\_PRESC\_PRESCALER\_3)\ \ \ \ \ \ }}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_PRESCALER\_DIV64\ \ (USART\_PRESC\_PRESCALER\_3\ |\(\backslash\)}}
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_PRESC\_PRESCALER\_0)\ \ \ \ \ \ }}
\DoxyCodeLine{00322\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_PRESCALER\_DIV128\ (USART\_PRESC\_PRESCALER\_3\ |\(\backslash\)}}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_PRESC\_PRESCALER\_1)\ \ \ \ \ \ }}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_PRESCALER\_DIV256\ (USART\_PRESC\_PRESCALER\_3\ |\(\backslash\)}}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_PRESC\_PRESCALER\_1\ |\(\backslash\)}}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_PRESC\_PRESCALER\_0)\ \ \ \ \ \ }}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_PRESC\_PRESCALER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00331\ }
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_STOPBITS\_1\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_STOPBITS\_2\ \ \ \ \ \ \ \ \ USART\_CR2\_STOP\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_TXRX\_STANDARD\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_TXRX\_SWAPPED\ \ \ \ \ \ \ (USART\_CR2\_SWAP)\ \ \ }}
\DoxyCodeLine{00353\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_RXPIN\_LEVEL\_STANDARD\ \ \ 0x00000000U\ \ \ \ \ \ \ }}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_RXPIN\_LEVEL\_INVERTED\ \ \ (USART\_CR2\_RXINV)\ }}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_TXPIN\_LEVEL\_STANDARD\ \ 0x00000000U\ \ \ \ \ \ \ }}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_TXPIN\_LEVEL\_INVERTED\ \ (USART\_CR2\_TXINV)\ }}
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_BINARY\_LOGIC\_POSITIVE\ 0x00000000U\ \ \ \ \ \ \ }}
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_BINARY\_LOGIC\_NEGATIVE\ USART\_CR2\_DATAINV\ }}
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_BITORDER\_LSBFIRST\ 0x00000000U\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_BITORDER\_MSBFIRST\ USART\_CR2\_MSBFIRST\ }}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ADDRESS\_DETECT\_4B\ 0x00000000U\ \ \ \ \ }}
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ADDRESS\_DETECT\_7B\ USART\_CR2\_ADDM7\ }}
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_HWCONTROL\_NONE\ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00404\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_HWCONTROL\_RTS\ \ \ \ \ USART\_CR3\_RTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_HWCONTROL\_CTS\ \ \ \ \ USART\_CR3\_CTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_HWCONTROL\_RTS\_CTS\ (USART\_CR3\_RTSE\ |\ USART\_CR3\_CTSE)\ }}
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_WAKEUP\_ON\_ADDRESS\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_WAKEUP\_ON\_STARTBIT\ \ USART\_CR3\_WUS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_WAKEUP\_ON\_RXNE\ \ \ \ \ \ (USART\_CR3\_WUS\_0\ |\ USART\_CR3\_WUS\_1)\ \ }}
\DoxyCodeLine{00426\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_DE\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ }}
\DoxyCodeLine{00427\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_DE\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ USART\_CR3\_DEP\ \ }}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_DMA\_REG\_DATA\_TRANSMIT\ \ \ \ 0x00000000U\ \ \ \ }}
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_DMA\_REG\_DATA\_RECEIVE\ \ \ \ \ 0x00000001U\ \ \ \ }}
\DoxyCodeLine{00445\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{00462\ }
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}}
\DoxyCodeLine{00500\ \textcolor{preprocessor}{\#if\ defined(USART\_PRESC\_PRESCALER)}}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#define\ \_\_LL\_LPUART\_DIV(\_\_PERIPHCLK\_\_,\ \_\_PRESCALER\_\_,\ \_\_BAUDRATE\_\_)\ (uint32\_t)\(\backslash\)}}
\DoxyCodeLine{00502\ \textcolor{preprocessor}{\ \ ((((((uint64\_t)(\_\_PERIPHCLK\_\_)/(uint64\_t)(LPUART\_PRESCALER\_TAB[(uint16\_t)(\_\_PRESCALER\_\_)]))\(\backslash\)}}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\ \ \ \ \ \ *\ LPUART\_LPUARTDIV\_FREQ\_MUL)\ +\ (uint32\_t)((\_\_BAUDRATE\_\_)/2U))/(\_\_BAUDRATE\_\_))\ \&\ LPUART\_BRR\_MASK)}}
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\#define\ \_\_LL\_LPUART\_DIV(\_\_PERIPHCLK\_\_,\ \_\_BAUDRATE\_\_)\ (uint32\_t)\(\backslash\)}}
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\ \ (((((uint64\_t)(\_\_PERIPHCLK\_\_)*LPUART\_LPUARTDIV\_FREQ\_MUL)\ +\ (uint32\_t)((\_\_BAUDRATE\_\_)/2U))/(\_\_BAUDRATE\_\_))\ \(\backslash\)}}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\ \ \ \&\ LPUART\_BRR\_MASK)}}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_PRESC\_PRESCALER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00509\ }
\DoxyCodeLine{00518\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00533\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_Enable(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00534\ \{}
\DoxyCodeLine{00535\ \ \ SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\_CR1\_UE}});}
\DoxyCodeLine{00536\ \}}
\DoxyCodeLine{00537\ }
\DoxyCodeLine{00552\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_Disable(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00553\ \{}
\DoxyCodeLine{00554\ \ \ CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\_CR1\_UE}});}
\DoxyCodeLine{00555\ \}}
\DoxyCodeLine{00556\ }
\DoxyCodeLine{00563\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabled(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00564\ \{}
\DoxyCodeLine{00565\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\_CR1\_UE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\_CR1\_UE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00566\ \}}
\DoxyCodeLine{00567\ }
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{00575\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableFIFO(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00576\ \{}
\DoxyCodeLine{00577\ \ \ SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ USART\_CR1\_FIFOEN);}
\DoxyCodeLine{00578\ \}}
\DoxyCodeLine{00579\ }
\DoxyCodeLine{00586\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableFIFO(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00587\ \{}
\DoxyCodeLine{00588\ \ \ CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ USART\_CR1\_FIFOEN);}
\DoxyCodeLine{00589\ \}}
\DoxyCodeLine{00590\ }
\DoxyCodeLine{00597\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledFIFO(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00598\ \{}
\DoxyCodeLine{00599\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ USART\_CR1\_FIFOEN)\ ==\ (USART\_CR1\_FIFOEN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00600\ \}}
\DoxyCodeLine{00601\ }
\DoxyCodeLine{00615\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetTXFIFOThreshold(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ Threshold)}
\DoxyCodeLine{00616\ \{}
\DoxyCodeLine{00617\ \ \ ATOMIC\_MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ USART\_CR3\_TXFTCFG,\ Threshold\ <<\ USART\_CR3\_TXFTCFG\_Pos);}
\DoxyCodeLine{00618\ \}}
\DoxyCodeLine{00619\ }
\DoxyCodeLine{00632\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetTXFIFOThreshold(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00633\ \{}
\DoxyCodeLine{00634\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ USART\_CR3\_TXFTCFG)\ >>\ USART\_CR3\_TXFTCFG\_Pos);}
\DoxyCodeLine{00635\ \}}
\DoxyCodeLine{00636\ }
\DoxyCodeLine{00650\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetRXFIFOThreshold(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ Threshold)}
\DoxyCodeLine{00651\ \{}
\DoxyCodeLine{00652\ \ \ ATOMIC\_MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ USART\_CR3\_RXFTCFG,\ Threshold\ <<\ USART\_CR3\_RXFTCFG\_Pos);}
\DoxyCodeLine{00653\ \}}
\DoxyCodeLine{00654\ }
\DoxyCodeLine{00667\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetRXFIFOThreshold(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00668\ \{}
\DoxyCodeLine{00669\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ USART\_CR3\_RXFTCFG)\ >>\ USART\_CR3\_RXFTCFG\_Pos);}
\DoxyCodeLine{00670\ \}}
\DoxyCodeLine{00671\ }
\DoxyCodeLine{00693\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_ConfigFIFOsThreshold(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ TXThreshold,\ uint32\_t\ RXThreshold)}
\DoxyCodeLine{00694\ \{}
\DoxyCodeLine{00695\ \ \ ATOMIC\_MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ USART\_CR3\_TXFTCFG\ |\ USART\_CR3\_RXFTCFG,\ (TXThreshold\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ |\ \(\backslash\)}
\DoxyCodeLine{00696\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RXThreshold\ <<\ USART\_CR3\_RXFTCFG\_Pos));}
\DoxyCodeLine{00697\ \}}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00699\ }
\DoxyCodeLine{00708\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableInStopMode(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00709\ \{}
\DoxyCodeLine{00710\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf035f3a6674183945975fdda9e5d3a}{USART\_CR1\_UESM}});}
\DoxyCodeLine{00711\ \}}
\DoxyCodeLine{00712\ }
\DoxyCodeLine{00720\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableInStopMode(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00721\ \{}
\DoxyCodeLine{00722\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf035f3a6674183945975fdda9e5d3a}{USART\_CR1\_UESM}});}
\DoxyCodeLine{00723\ \}}
\DoxyCodeLine{00724\ }
\DoxyCodeLine{00732\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledInStopMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00733\ \{}
\DoxyCodeLine{00734\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf035f3a6674183945975fdda9e5d3a}{USART\_CR1\_UESM}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf035f3a6674183945975fdda9e5d3a}{USART\_CR1\_UESM}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00735\ \}}
\DoxyCodeLine{00736\ }
\DoxyCodeLine{00737\ \textcolor{preprocessor}{\#if\ defined(USART\_CR3\_UCESM)}}
\DoxyCodeLine{00745\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableClockInStopMode(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00746\ \{}
\DoxyCodeLine{00747\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef05c9c30c2040e0e9a74526f12641e}{USART\_CR3\_UCESM}});}
\DoxyCodeLine{00748\ \}}
\DoxyCodeLine{00749\ }
\DoxyCodeLine{00757\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableClockInStopMode(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00758\ \{}
\DoxyCodeLine{00759\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef05c9c30c2040e0e9a74526f12641e}{USART\_CR3\_UCESM}});}
\DoxyCodeLine{00760\ \}}
\DoxyCodeLine{00761\ }
\DoxyCodeLine{00768\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsClockEnabledInStopMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00769\ \{}
\DoxyCodeLine{00770\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef05c9c30c2040e0e9a74526f12641e}{USART\_CR3\_UCESM}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef05c9c30c2040e0e9a74526f12641e}{USART\_CR3\_UCESM}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00771\ \}}
\DoxyCodeLine{00772\ }
\DoxyCodeLine{00773\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR3\_UCESM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00780\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableDirectionRx(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00781\ \{}
\DoxyCodeLine{00782\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\_CR1\_RE}});}
\DoxyCodeLine{00783\ \}}
\DoxyCodeLine{00784\ }
\DoxyCodeLine{00791\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableDirectionRx(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00792\ \{}
\DoxyCodeLine{00793\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\_CR1\_RE}});}
\DoxyCodeLine{00794\ \}}
\DoxyCodeLine{00795\ }
\DoxyCodeLine{00802\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableDirectionTx(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00803\ \{}
\DoxyCodeLine{00804\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\_CR1\_TE}});}
\DoxyCodeLine{00805\ \}}
\DoxyCodeLine{00806\ }
\DoxyCodeLine{00813\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableDirectionTx(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00814\ \{}
\DoxyCodeLine{00815\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\_CR1\_TE}});}
\DoxyCodeLine{00816\ \}}
\DoxyCodeLine{00817\ }
\DoxyCodeLine{00831\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetTransferDirection(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ TransferDirection)}
\DoxyCodeLine{00832\ \{}
\DoxyCodeLine{00833\ \ \ ATOMIC\_MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\_CR1\_RE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\_CR1\_TE}},\ TransferDirection);}
\DoxyCodeLine{00834\ \}}
\DoxyCodeLine{00835\ }
\DoxyCodeLine{00847\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetTransferDirection(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00848\ \{}
\DoxyCodeLine{00849\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\_CR1\_RE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\_CR1\_TE}}));}
\DoxyCodeLine{00850\ \}}
\DoxyCodeLine{00851\ }
\DoxyCodeLine{00866\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetParity(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ Parity)}
\DoxyCodeLine{00867\ \{}
\DoxyCodeLine{00868\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\_CR1\_PS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\_CR1\_PCE}},\ Parity);}
\DoxyCodeLine{00869\ \}}
\DoxyCodeLine{00870\ }
\DoxyCodeLine{00881\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetParity(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00882\ \{}
\DoxyCodeLine{00883\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\_CR1\_PS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\_CR1\_PCE}}));}
\DoxyCodeLine{00884\ \}}
\DoxyCodeLine{00885\ }
\DoxyCodeLine{00895\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetWakeUpMethod(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ Method)}
\DoxyCodeLine{00896\ \{}
\DoxyCodeLine{00897\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{USART\_CR1\_WAKE}},\ Method);}
\DoxyCodeLine{00898\ \}}
\DoxyCodeLine{00899\ }
\DoxyCodeLine{00908\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetWakeUpMethod(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00909\ \{}
\DoxyCodeLine{00910\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{USART\_CR1\_WAKE}}));}
\DoxyCodeLine{00911\ \}}
\DoxyCodeLine{00912\ }
\DoxyCodeLine{00923\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetDataWidth(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ DataWidth)}
\DoxyCodeLine{00924\ \{}
\DoxyCodeLine{00925\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\_CR1\_M}},\ DataWidth);}
\DoxyCodeLine{00926\ \}}
\DoxyCodeLine{00927\ }
\DoxyCodeLine{00937\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetDataWidth(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00938\ \{}
\DoxyCodeLine{00939\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\_CR1\_M}}));}
\DoxyCodeLine{00940\ \}}
\DoxyCodeLine{00941\ }
\DoxyCodeLine{00948\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableMuteMode(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00949\ \{}
\DoxyCodeLine{00950\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae32b0c22f90fa8295d2ed96c2fd54d}{USART\_CR1\_MME}});}
\DoxyCodeLine{00951\ \}}
\DoxyCodeLine{00952\ }
\DoxyCodeLine{00959\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableMuteMode(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00960\ \{}
\DoxyCodeLine{00961\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae32b0c22f90fa8295d2ed96c2fd54d}{USART\_CR1\_MME}});}
\DoxyCodeLine{00962\ \}}
\DoxyCodeLine{00963\ }
\DoxyCodeLine{00970\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledMuteMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{00971\ \{}
\DoxyCodeLine{00972\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae32b0c22f90fa8295d2ed96c2fd54d}{USART\_CR1\_MME}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae32b0c22f90fa8295d2ed96c2fd54d}{USART\_CR1\_MME}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00973\ \}}
\DoxyCodeLine{00974\ }
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#if\ defined(USART\_PRESC\_PRESCALER)}}
\DoxyCodeLine{00995\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetPrescaler(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ PrescalerValue)}
\DoxyCodeLine{00996\ \{}
\DoxyCodeLine{00997\ \ \ MODIFY\_REG(LPUARTx-\/>PRESC,\ USART\_PRESC\_PRESCALER,\ (uint16\_t)PrescalerValue);}
\DoxyCodeLine{00998\ \}}
\DoxyCodeLine{00999\ }
\DoxyCodeLine{01018\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetPrescaler(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01019\ \{}
\DoxyCodeLine{01020\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>PRESC,\ USART\_PRESC\_PRESCALER));}
\DoxyCodeLine{01021\ \}}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_PRESC\_PRESCALER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01023\ }
\DoxyCodeLine{01033\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetStopBitsLength(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ StopBits)}
\DoxyCodeLine{01034\ \{}
\DoxyCodeLine{01035\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{USART\_CR2\_STOP}},\ StopBits);}
\DoxyCodeLine{01036\ \}}
\DoxyCodeLine{01037\ }
\DoxyCodeLine{01046\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetStopBitsLength(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01047\ \{}
\DoxyCodeLine{01048\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{USART\_CR2\_STOP}}));}
\DoxyCodeLine{01049\ \}}
\DoxyCodeLine{01050\ }
\DoxyCodeLine{01075\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_ConfigCharacter(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ DataWidth,\ uint32\_t\ Parity,}
\DoxyCodeLine{01076\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ StopBits)}
\DoxyCodeLine{01077\ \{}
\DoxyCodeLine{01078\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\_CR1\_PS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\_CR1\_PCE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\_CR1\_M}},\ Parity\ |\ DataWidth);}
\DoxyCodeLine{01079\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{USART\_CR2\_STOP}},\ StopBits);}
\DoxyCodeLine{01080\ \}}
\DoxyCodeLine{01081\ }
\DoxyCodeLine{01091\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetTXRXSwap(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ SwapConfig)}
\DoxyCodeLine{01092\ \{}
\DoxyCodeLine{01093\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aecba5721df1c1adb6d0264625accad}{USART\_CR2\_SWAP}},\ SwapConfig);}
\DoxyCodeLine{01094\ \}}
\DoxyCodeLine{01095\ }
\DoxyCodeLine{01104\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetTXRXSwap(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01105\ \{}
\DoxyCodeLine{01106\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aecba5721df1c1adb6d0264625accad}{USART\_CR2\_SWAP}}));}
\DoxyCodeLine{01107\ \}}
\DoxyCodeLine{01108\ }
\DoxyCodeLine{01118\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetRXPinLevel(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ PinInvMethod)}
\DoxyCodeLine{01119\ \{}
\DoxyCodeLine{01120\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff10115e1adb07c00f42627cedf01e5}{USART\_CR2\_RXINV}},\ PinInvMethod);}
\DoxyCodeLine{01121\ \}}
\DoxyCodeLine{01122\ }
\DoxyCodeLine{01131\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetRXPinLevel(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01132\ \{}
\DoxyCodeLine{01133\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff10115e1adb07c00f42627cedf01e5}{USART\_CR2\_RXINV}}));}
\DoxyCodeLine{01134\ \}}
\DoxyCodeLine{01135\ }
\DoxyCodeLine{01145\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetTXPinLevel(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ PinInvMethod)}
\DoxyCodeLine{01146\ \{}
\DoxyCodeLine{01147\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2ad93cdc6d8f138f455a2fb671a211}{USART\_CR2\_TXINV}},\ PinInvMethod);}
\DoxyCodeLine{01148\ \}}
\DoxyCodeLine{01149\ }
\DoxyCodeLine{01158\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetTXPinLevel(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01159\ \{}
\DoxyCodeLine{01160\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2ad93cdc6d8f138f455a2fb671a211}{USART\_CR2\_TXINV}}));}
\DoxyCodeLine{01161\ \}}
\DoxyCodeLine{01162\ }
\DoxyCodeLine{01175\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetBinaryDataLogic(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ DataLogic)}
\DoxyCodeLine{01176\ \{}
\DoxyCodeLine{01177\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f743bbd3df209bd1d434b17e08a78fe}{USART\_CR2\_DATAINV}},\ DataLogic);}
\DoxyCodeLine{01178\ \}}
\DoxyCodeLine{01179\ }
\DoxyCodeLine{01188\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetBinaryDataLogic(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01189\ \{}
\DoxyCodeLine{01190\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f743bbd3df209bd1d434b17e08a78fe}{USART\_CR2\_DATAINV}}));}
\DoxyCodeLine{01191\ \}}
\DoxyCodeLine{01192\ }
\DoxyCodeLine{01204\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetTransferBitOrder(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ BitOrder)}
\DoxyCodeLine{01205\ \{}
\DoxyCodeLine{01206\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7342ab16574cebf157aa885a79986812}{USART\_CR2\_MSBFIRST}},\ BitOrder);}
\DoxyCodeLine{01207\ \}}
\DoxyCodeLine{01208\ }
\DoxyCodeLine{01219\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetTransferBitOrder(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01220\ \{}
\DoxyCodeLine{01221\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7342ab16574cebf157aa885a79986812}{USART\_CR2\_MSBFIRST}}));}
\DoxyCodeLine{01222\ \}}
\DoxyCodeLine{01223\ }
\DoxyCodeLine{01247\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_ConfigNodeAddress(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ AddressLen,\ uint32\_t\ NodeAddress)}
\DoxyCodeLine{01248\ \{}
\DoxyCodeLine{01249\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{USART\_CR2\_ADD}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8588feb26d8b36054a060d6b691823}{USART\_CR2\_ADDM7}},}
\DoxyCodeLine{01250\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(AddressLen\ |\ (NodeAddress\ <<\ USART\_CR2\_ADD\_Pos)));}
\DoxyCodeLine{01251\ \}}
\DoxyCodeLine{01252\ }
\DoxyCodeLine{01263\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetNodeAddress(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01264\ \{}
\DoxyCodeLine{01265\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{USART\_CR2\_ADD}})\ >>\ USART\_CR2\_ADD\_Pos);}
\DoxyCodeLine{01266\ \}}
\DoxyCodeLine{01267\ }
\DoxyCodeLine{01276\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetNodeAddressLen(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01277\ \{}
\DoxyCodeLine{01278\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8588feb26d8b36054a060d6b691823}{USART\_CR2\_ADDM7}}));}
\DoxyCodeLine{01279\ \}}
\DoxyCodeLine{01280\ }
\DoxyCodeLine{01287\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableRTSHWFlowCtrl(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01288\ \{}
\DoxyCodeLine{01289\ \ \ SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\_CR3\_RTSE}});}
\DoxyCodeLine{01290\ \}}
\DoxyCodeLine{01291\ }
\DoxyCodeLine{01298\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableRTSHWFlowCtrl(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01299\ \{}
\DoxyCodeLine{01300\ \ \ CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\_CR3\_RTSE}});}
\DoxyCodeLine{01301\ \}}
\DoxyCodeLine{01302\ }
\DoxyCodeLine{01309\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableCTSHWFlowCtrl(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01310\ \{}
\DoxyCodeLine{01311\ \ \ SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\_CR3\_CTSE}});}
\DoxyCodeLine{01312\ \}}
\DoxyCodeLine{01313\ }
\DoxyCodeLine{01320\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableCTSHWFlowCtrl(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01321\ \{}
\DoxyCodeLine{01322\ \ \ CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\_CR3\_CTSE}});}
\DoxyCodeLine{01323\ \}}
\DoxyCodeLine{01324\ }
\DoxyCodeLine{01337\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetHWFlowCtrl(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ HardwareFlowControl)}
\DoxyCodeLine{01338\ \{}
\DoxyCodeLine{01339\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\_CR3\_RTSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\_CR3\_CTSE}},\ HardwareFlowControl);}
\DoxyCodeLine{01340\ \}}
\DoxyCodeLine{01341\ }
\DoxyCodeLine{01353\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetHWFlowCtrl(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01354\ \{}
\DoxyCodeLine{01355\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\_CR3\_RTSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\_CR3\_CTSE}}));}
\DoxyCodeLine{01356\ \}}
\DoxyCodeLine{01357\ }
\DoxyCodeLine{01364\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableOverrunDetect(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01365\ \{}
\DoxyCodeLine{01366\ \ \ CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d63c7953788124179cd18a8890a91a}{USART\_CR3\_OVRDIS}});}
\DoxyCodeLine{01367\ \}}
\DoxyCodeLine{01368\ }
\DoxyCodeLine{01375\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableOverrunDetect(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01376\ \{}
\DoxyCodeLine{01377\ \ \ SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d63c7953788124179cd18a8890a91a}{USART\_CR3\_OVRDIS}});}
\DoxyCodeLine{01378\ \}}
\DoxyCodeLine{01379\ }
\DoxyCodeLine{01386\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledOverrunDetect(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01387\ \{}
\DoxyCodeLine{01388\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d63c7953788124179cd18a8890a91a}{USART\_CR3\_OVRDIS}})\ !=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d63c7953788124179cd18a8890a91a}{USART\_CR3\_OVRDIS}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01389\ \}}
\DoxyCodeLine{01390\ }
\DoxyCodeLine{01401\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetWKUPType(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ Type)}
\DoxyCodeLine{01402\ \{}
\DoxyCodeLine{01403\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d102b464f15cbe18b0d83b61150293}{USART\_CR3\_WUS}},\ Type);}
\DoxyCodeLine{01404\ \}}
\DoxyCodeLine{01405\ }
\DoxyCodeLine{01415\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetWKUPType(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01416\ \{}
\DoxyCodeLine{01417\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d102b464f15cbe18b0d83b61150293}{USART\_CR3\_WUS}}));}
\DoxyCodeLine{01418\ \}}
\DoxyCodeLine{01419\ }
\DoxyCodeLine{01451\ \textcolor{preprocessor}{\#if\ defined(USART\_PRESC\_PRESCALER)}}
\DoxyCodeLine{01452\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetBaudRate(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ PeriphClk,\ uint32\_t\ PrescalerValue,}
\DoxyCodeLine{01453\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BaudRate)}
\DoxyCodeLine{01454\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01455\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetBaudRate(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ PeriphClk,\ uint32\_t\ BaudRate)}
\DoxyCodeLine{01456\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_PRESC\_PRESCALER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01457\ \{}
\DoxyCodeLine{01458\ \textcolor{preprocessor}{\#if\ defined(USART\_PRESC\_PRESCALER)}}
\DoxyCodeLine{01459\ \ \ \textcolor{keywordflow}{if}\ (BaudRate\ !=\ 0U)}
\DoxyCodeLine{01460\ \ \ \{}
\DoxyCodeLine{01461\ \ \ \ \ LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6ef06ba9d8dc2dc2a0855766369fa7c9}{BRR}}\ =\ \_\_LL\_LPUART\_DIV(PeriphClk,\ PrescalerValue,\ BaudRate);}
\DoxyCodeLine{01462\ \ \ \}}
\DoxyCodeLine{01463\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01464\ \ \ \textcolor{keywordflow}{if}\ (BaudRate\ !=\ 0U)}
\DoxyCodeLine{01465\ \ \ \{}
\DoxyCodeLine{01466\ \ \ \ \ LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6ef06ba9d8dc2dc2a0855766369fa7c9}{BRR}}\ =\ \_\_LL\_LPUART\_DIV(PeriphClk,\ BaudRate);}
\DoxyCodeLine{01467\ \ \ \}}
\DoxyCodeLine{01468\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_PRESC\_PRESCALER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01469\ \}}
\DoxyCodeLine{01470\ }
\DoxyCodeLine{01495\ \textcolor{preprocessor}{\#if\ defined(USART\_PRESC\_PRESCALER)}}
\DoxyCodeLine{01496\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetBaudRate(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ PeriphClk,}
\DoxyCodeLine{01497\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ PrescalerValue)}
\DoxyCodeLine{01498\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01499\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetBaudRate(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ PeriphClk)}
\DoxyCodeLine{01500\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_PRESC\_PRESCALER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01501\ \{}
\DoxyCodeLine{01502\ \ \ uint32\_t\ lpuartdiv;}
\DoxyCodeLine{01503\ \ \ uint32\_t\ brrresult;}
\DoxyCodeLine{01504\ \textcolor{preprocessor}{\#if\ defined(USART\_PRESC\_PRESCALER)}}
\DoxyCodeLine{01505\ \ \ uint32\_t\ periphclkpresc\ =\ (uint32\_t)(PeriphClk\ /\ (LPUART\_PRESCALER\_TAB[(uint16\_t)PrescalerValue]));}
\DoxyCodeLine{01506\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_PRESC\_PRESCALER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01507\ }
\DoxyCodeLine{01508\ \ \ lpuartdiv\ =\ LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6ef06ba9d8dc2dc2a0855766369fa7c9}{BRR}}\ \&\ LPUART\_BRR\_MASK;}
\DoxyCodeLine{01509\ }
\DoxyCodeLine{01510\ \ \ \textcolor{keywordflow}{if}\ (lpuartdiv\ >=\ LPUART\_BRR\_MIN\_VALUE)}
\DoxyCodeLine{01511\ \ \ \{}
\DoxyCodeLine{01512\ \textcolor{preprocessor}{\#if\ defined(USART\_PRESC\_PRESCALER)}}
\DoxyCodeLine{01513\ \ \ \ \ brrresult\ =\ (uint32\_t)(((uint64\_t)(periphclkpresc)\ *\ LPUART\_LPUARTDIV\_FREQ\_MUL)\ /\ lpuartdiv);}
\DoxyCodeLine{01514\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01515\ \ \ \ \ brrresult\ =\ (uint32\_t)(((uint64\_t)(PeriphClk)\ *\ LPUART\_LPUARTDIV\_FREQ\_MUL)\ /\ lpuartdiv);}
\DoxyCodeLine{01516\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_PRESC\_PRESCALER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01517\ \ \ \}}
\DoxyCodeLine{01518\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{01519\ \ \ \{}
\DoxyCodeLine{01520\ \ \ \ \ brrresult\ =\ 0x0UL;}
\DoxyCodeLine{01521\ \ \ \}}
\DoxyCodeLine{01522\ }
\DoxyCodeLine{01523\ \ \ \textcolor{keywordflow}{return}\ (brrresult);}
\DoxyCodeLine{01524\ \}}
\DoxyCodeLine{01525\ }
\DoxyCodeLine{01540\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableHalfDuplex(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01541\ \{}
\DoxyCodeLine{01542\ \ \ SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\_CR3\_HDSEL}});}
\DoxyCodeLine{01543\ \}}
\DoxyCodeLine{01544\ }
\DoxyCodeLine{01551\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableHalfDuplex(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01552\ \{}
\DoxyCodeLine{01553\ \ \ CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\_CR3\_HDSEL}});}
\DoxyCodeLine{01554\ \}}
\DoxyCodeLine{01555\ }
\DoxyCodeLine{01562\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledHalfDuplex(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01563\ \{}
\DoxyCodeLine{01564\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\_CR3\_HDSEL}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\_CR3\_HDSEL}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01565\ \}}
\DoxyCodeLine{01566\ }
\DoxyCodeLine{01582\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetDEDeassertionTime(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ Time)}
\DoxyCodeLine{01583\ \{}
\DoxyCodeLine{01584\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d95af966e08146e1172c4b828bda38}{USART\_CR1\_DEDT}},\ Time\ <<\ USART\_CR1\_DEDT\_Pos);}
\DoxyCodeLine{01585\ \}}
\DoxyCodeLine{01586\ }
\DoxyCodeLine{01593\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetDEDeassertionTime(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01594\ \{}
\DoxyCodeLine{01595\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d95af966e08146e1172c4b828bda38}{USART\_CR1\_DEDT}})\ >>\ USART\_CR1\_DEDT\_Pos);}
\DoxyCodeLine{01596\ \}}
\DoxyCodeLine{01597\ }
\DoxyCodeLine{01605\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetDEAssertionTime(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ Time)}
\DoxyCodeLine{01606\ \{}
\DoxyCodeLine{01607\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc2e80e4545996ecb5901915d13e28}{USART\_CR1\_DEAT}},\ Time\ <<\ USART\_CR1\_DEAT\_Pos);}
\DoxyCodeLine{01608\ \}}
\DoxyCodeLine{01609\ }
\DoxyCodeLine{01616\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetDEAssertionTime(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01617\ \{}
\DoxyCodeLine{01618\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc2e80e4545996ecb5901915d13e28}{USART\_CR1\_DEAT}})\ >>\ USART\_CR1\_DEAT\_Pos);}
\DoxyCodeLine{01619\ \}}
\DoxyCodeLine{01620\ }
\DoxyCodeLine{01627\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableDEMode(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01628\ \{}
\DoxyCodeLine{01629\ \ \ SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd65f9fd10ee8e99db1118828deb0441}{USART\_CR3\_DEM}});}
\DoxyCodeLine{01630\ \}}
\DoxyCodeLine{01631\ }
\DoxyCodeLine{01638\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableDEMode(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01639\ \{}
\DoxyCodeLine{01640\ \ \ CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd65f9fd10ee8e99db1118828deb0441}{USART\_CR3\_DEM}});}
\DoxyCodeLine{01641\ \}}
\DoxyCodeLine{01642\ }
\DoxyCodeLine{01649\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledDEMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01650\ \{}
\DoxyCodeLine{01651\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd65f9fd10ee8e99db1118828deb0441}{USART\_CR3\_DEM}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd65f9fd10ee8e99db1118828deb0441}{USART\_CR3\_DEM}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01652\ \}}
\DoxyCodeLine{01653\ }
\DoxyCodeLine{01663\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_SetDESignalPolarity(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ Polarity)}
\DoxyCodeLine{01664\ \{}
\DoxyCodeLine{01665\ \ \ MODIFY\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2000c42015289291da1c58fe27800d64}{USART\_CR3\_DEP}},\ Polarity);}
\DoxyCodeLine{01666\ \}}
\DoxyCodeLine{01667\ }
\DoxyCodeLine{01676\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_GetDESignalPolarity(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01677\ \{}
\DoxyCodeLine{01678\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2000c42015289291da1c58fe27800d64}{USART\_CR3\_DEP}}));}
\DoxyCodeLine{01679\ \}}
\DoxyCodeLine{01680\ }
\DoxyCodeLine{01695\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_PE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01696\ \{}
\DoxyCodeLine{01697\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10e69d231b67d698ab59db3d338baa6}{USART\_ISR\_PE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10e69d231b67d698ab59db3d338baa6}{USART\_ISR\_PE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01698\ \}}
\DoxyCodeLine{01699\ }
\DoxyCodeLine{01706\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_FE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01707\ \{}
\DoxyCodeLine{01708\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cc4dfb6d5e817a69c80471b87deb4b}{USART\_ISR\_FE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cc4dfb6d5e817a69c80471b87deb4b}{USART\_ISR\_FE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01709\ \}}
\DoxyCodeLine{01710\ }
\DoxyCodeLine{01717\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_NE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01718\ \{}
\DoxyCodeLine{01719\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c7d19477a091689f50bd0ef5b6a3d8}{USART\_ISR\_NE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c7d19477a091689f50bd0ef5b6a3d8}{USART\_ISR\_NE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01720\ \}}
\DoxyCodeLine{01721\ }
\DoxyCodeLine{01728\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_ORE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01729\ \{}
\DoxyCodeLine{01730\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e5b4a08e3655bed8ec3022947cfc542}{USART\_ISR\_ORE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e5b4a08e3655bed8ec3022947cfc542}{USART\_ISR\_ORE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01731\ \}}
\DoxyCodeLine{01732\ }
\DoxyCodeLine{01739\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_IDLE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01740\ \{}
\DoxyCodeLine{01741\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee745b19e0a6073280d234fdc96e627}{USART\_ISR\_IDLE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee745b19e0a6073280d234fdc96e627}{USART\_ISR\_IDLE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01742\ \}}
\DoxyCodeLine{01743\ }
\DoxyCodeLine{01744\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{01745\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_IsActiveFlag\_RXNE\ \ LL\_LPUART\_IsActiveFlag\_RXNE\_RXFNE\ }\textcolor{comment}{/*\ Redefinition\ for\ legacy\ purpose\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01746\ }
\DoxyCodeLine{01753\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_RXNE\_RXFNE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01754\ \{}
\DoxyCodeLine{01755\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ USART\_ISR\_RXNE\_RXFNE)\ ==\ (USART\_ISR\_RXNE\_RXFNE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01756\ \}}
\DoxyCodeLine{01757\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01764\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_RXNE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01765\ \{}
\DoxyCodeLine{01766\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39da7549976e5a5c91deff40e6044f03}{USART\_ISR\_RXNE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39da7549976e5a5c91deff40e6044f03}{USART\_ISR\_RXNE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01767\ \}}
\DoxyCodeLine{01768\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01769\ }
\DoxyCodeLine{01776\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_TC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01777\ \{}
\DoxyCodeLine{01778\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41e8667b30453a6b966aded9f5e8cbb}{USART\_ISR\_TC}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41e8667b30453a6b966aded9f5e8cbb}{USART\_ISR\_TC}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01779\ \}}
\DoxyCodeLine{01780\ }
\DoxyCodeLine{01781\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{01782\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_IsActiveFlag\_TXE\ \ LL\_LPUART\_IsActiveFlag\_TXE\_TXFNF\ }\textcolor{comment}{/*\ Redefinition\ for\ legacy\ purpose\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01783\ }
\DoxyCodeLine{01790\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_TXE\_TXFNF(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01791\ \{}
\DoxyCodeLine{01792\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ USART\_ISR\_TXE\_TXFNF)\ ==\ (USART\_ISR\_TXE\_TXFNF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01793\ \}}
\DoxyCodeLine{01794\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01801\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_TXE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01802\ \{}
\DoxyCodeLine{01803\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab59be9f02a6e304a82da3e298c6a72ab}{USART\_ISR\_TXE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab59be9f02a6e304a82da3e298c6a72ab}{USART\_ISR\_TXE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01804\ \}}
\DoxyCodeLine{01805\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01806\ }
\DoxyCodeLine{01813\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_nCTS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01814\ \{}
\DoxyCodeLine{01815\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb259765d41183dc3c5fd36831358d1}{USART\_ISR\_CTSIF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb259765d41183dc3c5fd36831358d1}{USART\_ISR\_CTSIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01816\ \}}
\DoxyCodeLine{01817\ }
\DoxyCodeLine{01824\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_CTS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01825\ \{}
\DoxyCodeLine{01826\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89131b07184422c83fda07ca20d4ce4c}{USART\_ISR\_CTS}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89131b07184422c83fda07ca20d4ce4c}{USART\_ISR\_CTS}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01827\ \}}
\DoxyCodeLine{01828\ }
\DoxyCodeLine{01835\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_BUSY(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01836\ \{}
\DoxyCodeLine{01837\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7fb858e7f0dec99740570ecfb922cc}{USART\_ISR\_BUSY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7fb858e7f0dec99740570ecfb922cc}{USART\_ISR\_BUSY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01838\ \}}
\DoxyCodeLine{01839\ }
\DoxyCodeLine{01846\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_CM(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01847\ \{}
\DoxyCodeLine{01848\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199e4dab14311318c87b77ef758c2f9}{USART\_ISR\_CMF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199e4dab14311318c87b77ef758c2f9}{USART\_ISR\_CMF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01849\ \}}
\DoxyCodeLine{01850\ }
\DoxyCodeLine{01857\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_SBK(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01858\ \{}
\DoxyCodeLine{01859\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74aecf8406973a8fd5c02615d8a7b2d1}{USART\_ISR\_SBKF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74aecf8406973a8fd5c02615d8a7b2d1}{USART\_ISR\_SBKF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01860\ \}}
\DoxyCodeLine{01861\ }
\DoxyCodeLine{01868\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_RWU(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01869\ \{}
\DoxyCodeLine{01870\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df19201dd47f3bd43954621c88ef4a3}{USART\_ISR\_RWU}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df19201dd47f3bd43954621c88ef4a3}{USART\_ISR\_RWU}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01871\ \}}
\DoxyCodeLine{01872\ }
\DoxyCodeLine{01879\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_WKUP(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01880\ \{}
\DoxyCodeLine{01881\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ea420fd72b3f22e3ae5c22242c6b72}{USART\_ISR\_WUF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ea420fd72b3f22e3ae5c22242c6b72}{USART\_ISR\_WUF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01882\ \}}
\DoxyCodeLine{01883\ }
\DoxyCodeLine{01890\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_TEACK(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01891\ \{}
\DoxyCodeLine{01892\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1433ae77d20ec6da645117cde536f81}{USART\_ISR\_TEACK}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1433ae77d20ec6da645117cde536f81}{USART\_ISR\_TEACK}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01893\ \}}
\DoxyCodeLine{01894\ }
\DoxyCodeLine{01901\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_REACK(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01902\ \{}
\DoxyCodeLine{01903\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa513c61dd111de0945d8dd0778e70ad5}{USART\_ISR\_REACK}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa513c61dd111de0945d8dd0778e70ad5}{USART\_ISR\_REACK}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01904\ \}}
\DoxyCodeLine{01905\ }
\DoxyCodeLine{01906\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{01913\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_TXFE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01914\ \{}
\DoxyCodeLine{01915\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ USART\_ISR\_TXFE)\ ==\ (USART\_ISR\_TXFE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01916\ \}}
\DoxyCodeLine{01917\ }
\DoxyCodeLine{01924\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_RXFF(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01925\ \{}
\DoxyCodeLine{01926\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ USART\_ISR\_RXFF)\ ==\ (USART\_ISR\_RXFF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01927\ \}}
\DoxyCodeLine{01928\ }
\DoxyCodeLine{01935\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_TXFT(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01936\ \{}
\DoxyCodeLine{01937\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ USART\_ISR\_TXFT)\ ==\ (USART\_ISR\_TXFT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01938\ \}}
\DoxyCodeLine{01939\ }
\DoxyCodeLine{01946\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsActiveFlag\_RXFT(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01947\ \{}
\DoxyCodeLine{01948\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}},\ USART\_ISR\_RXFT)\ ==\ (USART\_ISR\_RXFT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01949\ \}}
\DoxyCodeLine{01950\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01951\ }
\DoxyCodeLine{01958\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_ClearFlag\_PE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01959\ \{}
\DoxyCodeLine{01960\ \ \ WRITE\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}{ICR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404185136eb68f679e82e0187d66e411}{USART\_ICR\_PECF}});}
\DoxyCodeLine{01961\ \}}
\DoxyCodeLine{01962\ }
\DoxyCodeLine{01969\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_ClearFlag\_FE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01970\ \{}
\DoxyCodeLine{01971\ \ \ WRITE\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}{ICR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8400b4500c41800e5f18fc7291a64c9f}{USART\_ICR\_FECF}});}
\DoxyCodeLine{01972\ \}}
\DoxyCodeLine{01973\ }
\DoxyCodeLine{01980\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_ClearFlag\_NE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01981\ \{}
\DoxyCodeLine{01982\ \ \ WRITE\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}{ICR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93fffe176d75c707e6bef9d15406331}{USART\_ICR\_NECF}});}
\DoxyCodeLine{01983\ \}}
\DoxyCodeLine{01984\ }
\DoxyCodeLine{01991\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_ClearFlag\_ORE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{01992\ \{}
\DoxyCodeLine{01993\ \ \ WRITE\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}{ICR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375f76b0670ffeb5d2691592d9e7c422}{USART\_ICR\_ORECF}});}
\DoxyCodeLine{01994\ \}}
\DoxyCodeLine{01995\ }
\DoxyCodeLine{02002\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_ClearFlag\_IDLE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02003\ \{}
\DoxyCodeLine{02004\ \ \ WRITE\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}{ICR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4d7675c0d36ce4347c3509d27c0760}{USART\_ICR\_IDLECF}});}
\DoxyCodeLine{02005\ \}}
\DoxyCodeLine{02006\ }
\DoxyCodeLine{02013\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_ClearFlag\_TC(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02014\ \{}
\DoxyCodeLine{02015\ \ \ WRITE\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}{ICR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf92ea54425a962dde662b10b61d0250}{USART\_ICR\_TCCF}});}
\DoxyCodeLine{02016\ \}}
\DoxyCodeLine{02017\ }
\DoxyCodeLine{02024\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_ClearFlag\_nCTS(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02025\ \{}
\DoxyCodeLine{02026\ \ \ WRITE\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}{ICR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{USART\_ICR\_CTSCF}});}
\DoxyCodeLine{02027\ \}}
\DoxyCodeLine{02028\ }
\DoxyCodeLine{02035\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_ClearFlag\_CM(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02036\ \{}
\DoxyCodeLine{02037\ \ \ WRITE\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}{ICR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478360c2639166c4d645b64cbf371be}{USART\_ICR\_CMCF}});}
\DoxyCodeLine{02038\ \}}
\DoxyCodeLine{02039\ }
\DoxyCodeLine{02046\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_ClearFlag\_WKUP(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02047\ \{}
\DoxyCodeLine{02048\ \ \ WRITE\_REG(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}{ICR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0526db5696016ae784e46b80027044fa}{USART\_ICR\_WUCF}});}
\DoxyCodeLine{02049\ \}}
\DoxyCodeLine{02050\ }
\DoxyCodeLine{02065\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableIT\_IDLE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02066\ \{}
\DoxyCodeLine{02067\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\_CR1\_IDLEIE}});}
\DoxyCodeLine{02068\ \}}
\DoxyCodeLine{02069\ }
\DoxyCodeLine{02070\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{02071\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_EnableIT\_RXNE\ \ LL\_LPUART\_EnableIT\_RXNE\_RXFNE\ }\textcolor{comment}{/*\ Redefinition\ for\ legacy\ purpose\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02072\ }
\DoxyCodeLine{02079\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableIT\_RXNE\_RXFNE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02080\ \{}
\DoxyCodeLine{02081\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ USART\_CR1\_RXNEIE\_RXFNEIE);}
\DoxyCodeLine{02082\ \}}
\DoxyCodeLine{02083\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02084\ }
\DoxyCodeLine{02091\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableIT\_RXNE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02092\ \{}
\DoxyCodeLine{02093\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\_CR1\_RXNEIE}});}
\DoxyCodeLine{02094\ \}}
\DoxyCodeLine{02095\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02096\ }
\DoxyCodeLine{02103\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableIT\_TC(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02104\ \{}
\DoxyCodeLine{02105\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\_CR1\_TCIE}});}
\DoxyCodeLine{02106\ \}}
\DoxyCodeLine{02107\ }
\DoxyCodeLine{02108\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{02109\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_EnableIT\_TXE\ \ LL\_LPUART\_EnableIT\_TXE\_TXFNF\ }\textcolor{comment}{/*\ Redefinition\ for\ legacy\ purpose\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02110\ }
\DoxyCodeLine{02117\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableIT\_TXE\_TXFNF(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02118\ \{}
\DoxyCodeLine{02119\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ USART\_CR1\_TXEIE\_TXFNFIE);}
\DoxyCodeLine{02120\ \}}
\DoxyCodeLine{02121\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02122\ }
\DoxyCodeLine{02129\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableIT\_TXE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02130\ \{}
\DoxyCodeLine{02131\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\_CR1\_TXEIE}});}
\DoxyCodeLine{02132\ \}}
\DoxyCodeLine{02133\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02134\ }
\DoxyCodeLine{02141\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableIT\_PE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02142\ \{}
\DoxyCodeLine{02143\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\_CR1\_PEIE}});}
\DoxyCodeLine{02144\ \}}
\DoxyCodeLine{02145\ }
\DoxyCodeLine{02152\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableIT\_CM(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02153\ \{}
\DoxyCodeLine{02154\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac6e25c121fc78142f8866809bc98aaa}{USART\_CR1\_CMIE}});}
\DoxyCodeLine{02155\ \}}
\DoxyCodeLine{02156\ }
\DoxyCodeLine{02157\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{02164\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableIT\_TXFE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02165\ \{}
\DoxyCodeLine{02166\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ USART\_CR1\_TXFEIE);}
\DoxyCodeLine{02167\ \}}
\DoxyCodeLine{02168\ }
\DoxyCodeLine{02175\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableIT\_RXFF(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02176\ \{}
\DoxyCodeLine{02177\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ USART\_CR1\_RXFFIE);}
\DoxyCodeLine{02178\ \}}
\DoxyCodeLine{02179\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02180\ }
\DoxyCodeLine{02191\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableIT\_ERROR(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02192\ \{}
\DoxyCodeLine{02193\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\_CR3\_EIE}});}
\DoxyCodeLine{02194\ \}}
\DoxyCodeLine{02195\ }
\DoxyCodeLine{02202\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableIT\_CTS(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02203\ \{}
\DoxyCodeLine{02204\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\_CR3\_CTSIE}});}
\DoxyCodeLine{02205\ \}}
\DoxyCodeLine{02206\ }
\DoxyCodeLine{02213\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableIT\_WKUP(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02214\ \{}
\DoxyCodeLine{02215\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ca5d160f9805977f2c77f146a75c}{USART\_CR3\_WUFIE}});}
\DoxyCodeLine{02216\ \}}
\DoxyCodeLine{02217\ }
\DoxyCodeLine{02218\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{02225\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableIT\_TXFT(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02226\ \{}
\DoxyCodeLine{02227\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ USART\_CR3\_TXFTIE);}
\DoxyCodeLine{02228\ \}}
\DoxyCodeLine{02229\ }
\DoxyCodeLine{02236\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableIT\_RXFT(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02237\ \{}
\DoxyCodeLine{02238\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ USART\_CR3\_RXFTIE);}
\DoxyCodeLine{02239\ \}}
\DoxyCodeLine{02240\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02241\ }
\DoxyCodeLine{02248\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableIT\_IDLE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02249\ \{}
\DoxyCodeLine{02250\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\_CR1\_IDLEIE}});}
\DoxyCodeLine{02251\ \}}
\DoxyCodeLine{02252\ }
\DoxyCodeLine{02253\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{02254\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_DisableIT\_RXNE\ \ LL\_LPUART\_DisableIT\_RXNE\_RXFNE\ }\textcolor{comment}{/*\ Redefinition\ for\ legacy\ purpose\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02255\ }
\DoxyCodeLine{02262\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableIT\_RXNE\_RXFNE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02263\ \{}
\DoxyCodeLine{02264\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ USART\_CR1\_RXNEIE\_RXFNEIE);}
\DoxyCodeLine{02265\ \}}
\DoxyCodeLine{02266\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02267\ }
\DoxyCodeLine{02274\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableIT\_RXNE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02275\ \{}
\DoxyCodeLine{02276\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\_CR1\_RXNEIE}});}
\DoxyCodeLine{02277\ \}}
\DoxyCodeLine{02278\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02279\ }
\DoxyCodeLine{02286\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableIT\_TC(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02287\ \{}
\DoxyCodeLine{02288\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\_CR1\_TCIE}});}
\DoxyCodeLine{02289\ \}}
\DoxyCodeLine{02290\ }
\DoxyCodeLine{02291\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{02292\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_DisableIT\_TXE\ \ LL\_LPUART\_DisableIT\_TXE\_TXFNF\ }\textcolor{comment}{/*\ Redefinition\ for\ legacy\ purpose\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02293\ }
\DoxyCodeLine{02300\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableIT\_TXE\_TXFNF(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02301\ \{}
\DoxyCodeLine{02302\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ USART\_CR1\_TXEIE\_TXFNFIE);}
\DoxyCodeLine{02303\ \}}
\DoxyCodeLine{02304\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02305\ }
\DoxyCodeLine{02312\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableIT\_TXE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02313\ \{}
\DoxyCodeLine{02314\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\_CR1\_TXEIE}});}
\DoxyCodeLine{02315\ \}}
\DoxyCodeLine{02316\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02317\ }
\DoxyCodeLine{02324\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableIT\_PE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02325\ \{}
\DoxyCodeLine{02326\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\_CR1\_PEIE}});}
\DoxyCodeLine{02327\ \}}
\DoxyCodeLine{02328\ }
\DoxyCodeLine{02335\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableIT\_CM(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02336\ \{}
\DoxyCodeLine{02337\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac6e25c121fc78142f8866809bc98aaa}{USART\_CR1\_CMIE}});}
\DoxyCodeLine{02338\ \}}
\DoxyCodeLine{02339\ }
\DoxyCodeLine{02340\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{02347\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableIT\_TXFE(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02348\ \{}
\DoxyCodeLine{02349\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ USART\_CR1\_TXFEIE);}
\DoxyCodeLine{02350\ \}}
\DoxyCodeLine{02351\ }
\DoxyCodeLine{02358\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableIT\_RXFF(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02359\ \{}
\DoxyCodeLine{02360\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ USART\_CR1\_RXFFIE);}
\DoxyCodeLine{02361\ \}}
\DoxyCodeLine{02362\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02363\ }
\DoxyCodeLine{02374\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableIT\_ERROR(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02375\ \{}
\DoxyCodeLine{02376\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\_CR3\_EIE}});}
\DoxyCodeLine{02377\ \}}
\DoxyCodeLine{02378\ }
\DoxyCodeLine{02385\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableIT\_CTS(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02386\ \{}
\DoxyCodeLine{02387\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\_CR3\_CTSIE}});}
\DoxyCodeLine{02388\ \}}
\DoxyCodeLine{02389\ }
\DoxyCodeLine{02396\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableIT\_WKUP(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02397\ \{}
\DoxyCodeLine{02398\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ca5d160f9805977f2c77f146a75c}{USART\_CR3\_WUFIE}});}
\DoxyCodeLine{02399\ \}}
\DoxyCodeLine{02400\ }
\DoxyCodeLine{02401\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{02408\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableIT\_TXFT(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02409\ \{}
\DoxyCodeLine{02410\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ USART\_CR3\_TXFTIE);}
\DoxyCodeLine{02411\ \}}
\DoxyCodeLine{02412\ }
\DoxyCodeLine{02419\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableIT\_RXFT(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02420\ \{}
\DoxyCodeLine{02421\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ USART\_CR3\_RXFTIE);}
\DoxyCodeLine{02422\ \}}
\DoxyCodeLine{02423\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02424\ }
\DoxyCodeLine{02431\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledIT\_IDLE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02432\ \{}
\DoxyCodeLine{02433\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\_CR1\_IDLEIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\_CR1\_IDLEIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02434\ \}}
\DoxyCodeLine{02435\ }
\DoxyCodeLine{02436\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{02437\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_IsEnabledIT\_RXNE\ \ LL\_LPUART\_IsEnabledIT\_RXNE\_RXFNE\ }\textcolor{comment}{/*\ Redefinition\ for\ legacy\ purpose\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02438\ }
\DoxyCodeLine{02445\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledIT\_RXNE\_RXFNE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02446\ \{}
\DoxyCodeLine{02447\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ USART\_CR1\_RXNEIE\_RXFNEIE)\ ==\ (USART\_CR1\_RXNEIE\_RXFNEIE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02448\ \}}
\DoxyCodeLine{02449\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02450\ }
\DoxyCodeLine{02457\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledIT\_RXNE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02458\ \{}
\DoxyCodeLine{02459\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\_CR1\_RXNEIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\_CR1\_RXNEIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02460\ \}}
\DoxyCodeLine{02461\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02462\ }
\DoxyCodeLine{02469\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledIT\_TC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02470\ \{}
\DoxyCodeLine{02471\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\_CR1\_TCIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\_CR1\_TCIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02472\ \}}
\DoxyCodeLine{02473\ }
\DoxyCodeLine{02474\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{02475\ \textcolor{preprocessor}{\#define\ LL\_LPUART\_IsEnabledIT\_TXE\ \ LL\_LPUART\_IsEnabledIT\_TXE\_TXFNF\ }\textcolor{comment}{/*\ Redefinition\ for\ legacy\ purpose\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02476\ }
\DoxyCodeLine{02483\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledIT\_TXE\_TXFNF(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02484\ \{}
\DoxyCodeLine{02485\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ USART\_CR1\_TXEIE\_TXFNFIE)\ ==\ (USART\_CR1\_TXEIE\_TXFNFIE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02486\ \}}
\DoxyCodeLine{02487\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02488\ }
\DoxyCodeLine{02495\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledIT\_TXE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02496\ \{}
\DoxyCodeLine{02497\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\_CR1\_TXEIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\_CR1\_TXEIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02498\ \}}
\DoxyCodeLine{02499\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02500\ }
\DoxyCodeLine{02507\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledIT\_PE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02508\ \{}
\DoxyCodeLine{02509\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\_CR1\_PEIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\_CR1\_PEIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02510\ \}}
\DoxyCodeLine{02511\ }
\DoxyCodeLine{02518\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledIT\_CM(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02519\ \{}
\DoxyCodeLine{02520\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac6e25c121fc78142f8866809bc98aaa}{USART\_CR1\_CMIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac6e25c121fc78142f8866809bc98aaa}{USART\_CR1\_CMIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02521\ \}}
\DoxyCodeLine{02522\ }
\DoxyCodeLine{02523\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{02530\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledIT\_TXFE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02531\ \{}
\DoxyCodeLine{02532\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ USART\_CR1\_TXFEIE)\ ==\ (USART\_CR1\_TXFEIE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02533\ \}}
\DoxyCodeLine{02534\ }
\DoxyCodeLine{02541\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledIT\_RXFF(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02542\ \{}
\DoxyCodeLine{02543\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}},\ USART\_CR1\_RXFFIE)\ ==\ (USART\_CR1\_RXFFIE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02544\ \}}
\DoxyCodeLine{02545\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02546\ }
\DoxyCodeLine{02553\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledIT\_ERROR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02554\ \{}
\DoxyCodeLine{02555\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\_CR3\_EIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\_CR3\_EIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02556\ \}}
\DoxyCodeLine{02557\ }
\DoxyCodeLine{02564\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledIT\_CTS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02565\ \{}
\DoxyCodeLine{02566\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\_CR3\_CTSIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\_CR3\_CTSIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02567\ \}}
\DoxyCodeLine{02568\ }
\DoxyCodeLine{02575\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledIT\_WKUP(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02576\ \{}
\DoxyCodeLine{02577\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ca5d160f9805977f2c77f146a75c}{USART\_CR3\_WUFIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ca5d160f9805977f2c77f146a75c}{USART\_CR3\_WUFIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02578\ \}}
\DoxyCodeLine{02579\ }
\DoxyCodeLine{02580\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{02587\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledIT\_TXFT(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02588\ \{}
\DoxyCodeLine{02589\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ USART\_CR3\_TXFTIE)\ ==\ (USART\_CR3\_TXFTIE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02590\ \}}
\DoxyCodeLine{02591\ }
\DoxyCodeLine{02598\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledIT\_RXFT(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02599\ \{}
\DoxyCodeLine{02600\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ USART\_CR3\_RXFTIE)\ ==\ (USART\_CR3\_RXFTIE))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02601\ \}}
\DoxyCodeLine{02602\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02603\ }
\DoxyCodeLine{02618\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableDMAReq\_RX(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02619\ \{}
\DoxyCodeLine{02620\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\_CR3\_DMAR}});}
\DoxyCodeLine{02621\ \}}
\DoxyCodeLine{02622\ }
\DoxyCodeLine{02629\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableDMAReq\_RX(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02630\ \{}
\DoxyCodeLine{02631\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\_CR3\_DMAR}});}
\DoxyCodeLine{02632\ \}}
\DoxyCodeLine{02633\ }
\DoxyCodeLine{02640\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledDMAReq\_RX(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02641\ \{}
\DoxyCodeLine{02642\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\_CR3\_DMAR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\_CR3\_DMAR}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02643\ \}}
\DoxyCodeLine{02644\ }
\DoxyCodeLine{02651\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableDMAReq\_TX(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02652\ \{}
\DoxyCodeLine{02653\ \ \ ATOMIC\_SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\_CR3\_DMAT}});}
\DoxyCodeLine{02654\ \}}
\DoxyCodeLine{02655\ }
\DoxyCodeLine{02662\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableDMAReq\_TX(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02663\ \{}
\DoxyCodeLine{02664\ \ \ ATOMIC\_CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\_CR3\_DMAT}});}
\DoxyCodeLine{02665\ \}}
\DoxyCodeLine{02666\ }
\DoxyCodeLine{02673\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledDMAReq\_TX(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02674\ \{}
\DoxyCodeLine{02675\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\_CR3\_DMAT}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\_CR3\_DMAT}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02676\ \}}
\DoxyCodeLine{02677\ }
\DoxyCodeLine{02684\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_EnableDMADeactOnRxErr(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02685\ \{}
\DoxyCodeLine{02686\ \ \ SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f1b53b09336e82958755747853a753}{USART\_CR3\_DDRE}});}
\DoxyCodeLine{02687\ \}}
\DoxyCodeLine{02688\ }
\DoxyCodeLine{02695\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_DisableDMADeactOnRxErr(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02696\ \{}
\DoxyCodeLine{02697\ \ \ CLEAR\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f1b53b09336e82958755747853a753}{USART\_CR3\_DDRE}});}
\DoxyCodeLine{02698\ \}}
\DoxyCodeLine{02699\ }
\DoxyCodeLine{02706\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_IsEnabledDMADeactOnRxErr(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02707\ \{}
\DoxyCodeLine{02708\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f1b53b09336e82958755747853a753}{USART\_CR3\_DDRE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f1b53b09336e82958755747853a753}{USART\_CR3\_DDRE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02709\ \}}
\DoxyCodeLine{02710\ }
\DoxyCodeLine{02721\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_LPUART\_DMA\_GetRegAddr(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint32\_t\ Direction)}
\DoxyCodeLine{02722\ \{}
\DoxyCodeLine{02723\ \ \ uint32\_t\ data\_reg\_addr;}
\DoxyCodeLine{02724\ }
\DoxyCodeLine{02725\ \ \ \textcolor{keywordflow}{if}\ (Direction\ ==\ LL\_LPUART\_DMA\_REG\_DATA\_TRANSMIT)}
\DoxyCodeLine{02726\ \ \ \{}
\DoxyCodeLine{02727\ \ \ \ \ \textcolor{comment}{/*\ return\ address\ of\ TDR\ register\ */}}
\DoxyCodeLine{02728\ \ \ \ \ data\_reg\_addr\ =\ (uint32\_t)\ \&(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a010c9ef83a8236947a3bfaab1ed29df4}{TDR}});}
\DoxyCodeLine{02729\ \ \ \}}
\DoxyCodeLine{02730\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{02731\ \ \ \{}
\DoxyCodeLine{02732\ \ \ \ \ \textcolor{comment}{/*\ return\ address\ of\ RDR\ register\ */}}
\DoxyCodeLine{02733\ \ \ \ \ data\_reg\_addr\ =\ (uint32\_t)\ \&(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab38dd649c7ec25ed70fe49791d45668d}{RDR}});}
\DoxyCodeLine{02734\ \ \ \}}
\DoxyCodeLine{02735\ }
\DoxyCodeLine{02736\ \ \ \textcolor{keywordflow}{return}\ data\_reg\_addr;}
\DoxyCodeLine{02737\ \}}
\DoxyCodeLine{02738\ }
\DoxyCodeLine{02753\ \_\_STATIC\_INLINE\ uint8\_t\ LL\_LPUART\_ReceiveData8(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02754\ \{}
\DoxyCodeLine{02755\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab38dd649c7ec25ed70fe49791d45668d}{RDR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1e63e26cd15479d01a5f13991e1184}{USART\_RDR\_RDR}})\ \&\ 0xFFU);}
\DoxyCodeLine{02756\ \}}
\DoxyCodeLine{02757\ }
\DoxyCodeLine{02764\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_LPUART\_ReceiveData9(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02765\ \{}
\DoxyCodeLine{02766\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab38dd649c7ec25ed70fe49791d45668d}{RDR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1e63e26cd15479d01a5f13991e1184}{USART\_RDR\_RDR}}));}
\DoxyCodeLine{02767\ \}}
\DoxyCodeLine{02768\ }
\DoxyCodeLine{02776\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_TransmitData8(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint8\_t\ Value)}
\DoxyCodeLine{02777\ \{}
\DoxyCodeLine{02778\ \ \ LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a010c9ef83a8236947a3bfaab1ed29df4}{TDR}}\ =\ Value;}
\DoxyCodeLine{02779\ \}}
\DoxyCodeLine{02780\ }
\DoxyCodeLine{02788\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_TransmitData9(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ uint16\_t\ Value)}
\DoxyCodeLine{02789\ \{}
\DoxyCodeLine{02790\ \ \ LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a010c9ef83a8236947a3bfaab1ed29df4}{TDR}}\ =\ Value\ \&\ 0x1FFUL;}
\DoxyCodeLine{02791\ \}}
\DoxyCodeLine{02792\ }
\DoxyCodeLine{02807\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_RequestBreakSending(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02808\ \{}
\DoxyCodeLine{02809\ \ \ SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa542aad2cd39707d95389a2bffc74083}{RQR}},\ (uint16\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1a36c6b492c425b4e5cc94d983ecf1}{USART\_RQR\_SBKRQ}});}
\DoxyCodeLine{02810\ \}}
\DoxyCodeLine{02811\ }
\DoxyCodeLine{02818\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_RequestEnterMuteMode(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02819\ \{}
\DoxyCodeLine{02820\ \ \ SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa542aad2cd39707d95389a2bffc74083}{RQR}},\ (uint16\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aae0f4fb0a74822ce212ea7d9b8463a}{USART\_RQR\_MMRQ}});}
\DoxyCodeLine{02821\ \}}
\DoxyCodeLine{02822\ }
\DoxyCodeLine{02835\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_RequestRxDataFlush(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02836\ \{}
\DoxyCodeLine{02837\ \ \ SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa542aad2cd39707d95389a2bffc74083}{RQR}},\ (uint16\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b148ee7c697bbcf836648063613612a}{USART\_RQR\_RXFRQ}});}
\DoxyCodeLine{02838\ \}}
\DoxyCodeLine{02839\ }
\DoxyCodeLine{02840\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_FIFOEN)}}
\DoxyCodeLine{02851\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_LPUART\_RequestTxDataFlush(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx)}
\DoxyCodeLine{02852\ \{}
\DoxyCodeLine{02853\ \ \ SET\_BIT(LPUARTx-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa542aad2cd39707d95389a2bffc74083}{RQR}},\ (uint16\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa40d2e52b5955b30c9399eb3dec769e8}{USART\_RQR\_TXFRQ}});}
\DoxyCodeLine{02854\ \}}
\DoxyCodeLine{02855\ }
\DoxyCodeLine{02856\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_FIFOEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02861\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{02865\ ErrorStatus\ LL\_LPUART\_DeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx);}
\DoxyCodeLine{02866\ ErrorStatus\ LL\_LPUART\_Init(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *LPUARTx,\ \textcolor{keyword}{const}\ LL\_LPUART\_InitTypeDef\ *LPUART\_InitStruct);}
\DoxyCodeLine{02867\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_LPUART\_StructInit(LL\_LPUART\_InitTypeDef\ *LPUART\_InitStruct);}
\DoxyCodeLine{02871\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02872\ }
\DoxyCodeLine{02881\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02882\ }
\DoxyCodeLine{02887\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{02888\ \}}
\DoxyCodeLine{02889\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02890\ }
\DoxyCodeLine{02891\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4xx\_LL\_LPUART\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02892\ }

\end{DoxyCode}
