Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/trevor/research/NIH_SBIR_R44_DC015443/arria10_projects/AudioResearch_delay_and_sum_beamformer/soc_system.qsys --block-symbol-file --output-directory=/home/trevor/research/NIH_SBIR_R44_DC015443/arria10_projects/AudioResearch_delay_and_sum_beamformer/soc_system --family="Arria 10" --part=10AS066H2F34I1SG
Progress: Loading AudioResearch_delay_and_sum_beamformer/soc_system.qsys
Progress: Reading input file
Progress: Adding FE_Qsys_AD1939_Audio_Research_v1_0 [FE_Qsys_AD1939_Audio_Research_v1 1.0]
Progress: Parameterizing module FE_Qsys_AD1939_Audio_Research_v1_0
Progress: Adding codec_clocks [codec_clocks 1.0]
Progress: Parameterizing module codec_clocks
Progress: Adding ddr4 [altera_emif_a10_hps 18.0]
Progress: Parameterizing module ddr4
Progress: Adding dummy_beamformer_ch_sum_0 [dummy_beamformer_ch_sum 1.0]
Progress: Parameterizing module dummy_beamformer_ch_sum_0
Progress: Adding hps [altera_arria10_hps 18.0]
Progress: Parameterizing module hps
Progress: Adding jtag_master [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module jtag_master
Progress: Adding mic_array_0 [mic_array 1.0]
Progress: Parameterizing module mic_array_0
Progress: Adding mic_array_clocks [mic_array_clocks 1.0]
Progress: Parameterizing module mic_array_clocks
Progress: Adding mono2stereo_adapter_0 [mono2stereo_adapter 1.0]
Progress: Parameterizing module mono2stereo_adapter_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.codec_clocks.MCLK_PLL: Able to implement PLL with user settings
Info: soc_system.ddr4: Debug features for HPS are currently not supported.
Info: soc_system.ddr4.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component/SODIMM".
Info: soc_system.ddr4.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: soc_system.ddr4.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1200.0, 900.0
Info: soc_system.ddr4.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Warning: soc_system.mic_array_clocks.sck_pll: Able to implement PLL - Actual settings differ from Requested settings
Info: soc_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: soc_system.dummy_beamformer_ch_sum_0.AStOutput/mono2stereo_adapter_0.data_in: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: soc_system.dummy_beamformer_ch_sum_0.AStOutput/mono2stereo_adapter_0.data_in: The source channel signal is 8 bits, but the sink is 1 bits. Avalon-ST Adapter will be inserted.
Info: soc_system.mic_array_0.data_out/dummy_beamformer_ch_sum_0.AStInput: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted..
Info: soc_system.mic_array_0.data_out/dummy_beamformer_ch_sum_0.AStInput: The source channel signal is 4 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Info: soc_system.mono2stereo_adapter_0.data_out/FE_Qsys_AD1939_Audio_Research_v1_0.Line_Out: The sink has a error signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: soc_system.mono2stereo_adapter_0.data_out/FE_Qsys_AD1939_Audio_Research_v1_0.Line_Out: The source channel signal is 1 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.Headphone_Out: FE_Qsys_AD1939_Audio_Research_v1_0.Headphone_Out must be connected to an Avalon-ST source
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.XLR1_Out: FE_Qsys_AD1939_Audio_Research_v1_0.XLR1_Out must be connected to an Avalon-ST source
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.XLR2_Out: FE_Qsys_AD1939_Audio_Research_v1_0.XLR2_Out must be connected to an Avalon-ST source
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.Line_In: FE_Qsys_AD1939_Audio_Research_v1_0.Line_In must be connected to an Avalon-ST sink
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.Microphone_In: FE_Qsys_AD1939_Audio_Research_v1_0.Microphone_In must be connected to an Avalon-ST sink
Warning: soc_system.: You have exported the interface codec_clocks.reset_in but not its associated clock interface.  Export the driver of codec_clocks.sys_clk
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/trevor/research/NIH_SBIR_R44_DC015443/arria10_projects/AudioResearch_delay_and_sum_beamformer/soc_system.qsys --synthesis=VHDL --output-directory=/home/trevor/research/NIH_SBIR_R44_DC015443/arria10_projects/AudioResearch_delay_and_sum_beamformer/soc_system --family="Arria 10" --part=10AS066H2F34I1SG
Progress: Loading AudioResearch_delay_and_sum_beamformer/soc_system.qsys
Progress: Reading input file
Progress: Adding FE_Qsys_AD1939_Audio_Research_v1_0 [FE_Qsys_AD1939_Audio_Research_v1 1.0]
Progress: Parameterizing module FE_Qsys_AD1939_Audio_Research_v1_0
Progress: Adding codec_clocks [codec_clocks 1.0]
Progress: Parameterizing module codec_clocks
Progress: Adding ddr4 [altera_emif_a10_hps 18.0]
Progress: Parameterizing module ddr4
Progress: Adding dummy_beamformer_ch_sum_0 [dummy_beamformer_ch_sum 1.0]
Progress: Parameterizing module dummy_beamformer_ch_sum_0
Progress: Adding hps [altera_arria10_hps 18.0]
Progress: Parameterizing module hps
Progress: Adding jtag_master [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module jtag_master
Progress: Adding mic_array_0 [mic_array 1.0]
Progress: Parameterizing module mic_array_0
Progress: Adding mic_array_clocks [mic_array_clocks 1.0]
Progress: Parameterizing module mic_array_clocks
Progress: Adding mono2stereo_adapter_0 [mono2stereo_adapter 1.0]
Progress: Parameterizing module mono2stereo_adapter_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.codec_clocks.MCLK_PLL: Able to implement PLL with user settings
Info: soc_system.ddr4: Debug features for HPS are currently not supported.
Info: soc_system.ddr4.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component/SODIMM".
Info: soc_system.ddr4.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: soc_system.ddr4.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1200.0, 900.0
Info: soc_system.ddr4.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Warning: soc_system.mic_array_clocks.sck_pll: Able to implement PLL - Actual settings differ from Requested settings
Info: soc_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: soc_system.dummy_beamformer_ch_sum_0.AStOutput/mono2stereo_adapter_0.data_in: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: soc_system.dummy_beamformer_ch_sum_0.AStOutput/mono2stereo_adapter_0.data_in: The source channel signal is 8 bits, but the sink is 1 bits. Avalon-ST Adapter will be inserted.
Info: soc_system.mic_array_0.data_out/dummy_beamformer_ch_sum_0.AStInput: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted..
Info: soc_system.mic_array_0.data_out/dummy_beamformer_ch_sum_0.AStInput: The source channel signal is 4 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Info: soc_system.mono2stereo_adapter_0.data_out/FE_Qsys_AD1939_Audio_Research_v1_0.Line_Out: The sink has a error signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: soc_system.mono2stereo_adapter_0.data_out/FE_Qsys_AD1939_Audio_Research_v1_0.Line_Out: The source channel signal is 1 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.Headphone_Out: FE_Qsys_AD1939_Audio_Research_v1_0.Headphone_Out must be connected to an Avalon-ST source
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.XLR1_Out: FE_Qsys_AD1939_Audio_Research_v1_0.XLR1_Out must be connected to an Avalon-ST source
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.XLR2_Out: FE_Qsys_AD1939_Audio_Research_v1_0.XLR2_Out must be connected to an Avalon-ST source
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.Line_In: FE_Qsys_AD1939_Audio_Research_v1_0.Line_In must be connected to an Avalon-ST sink
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.Microphone_In: FE_Qsys_AD1939_Audio_Research_v1_0.Microphone_In must be connected to an Avalon-ST sink
Warning: soc_system.: You have exported the interface codec_clocks.reset_in but not its associated clock interface.  Export the driver of codec_clocks.sys_clk
Info: soc_system: "Transforming system: soc_system"
Info: soc_system: Running transform generation_view_transform
Info: soc_system: Running transform generation_view_transform took 0.000s
Info: FE_Qsys_AD1939_Audio_Research_v1_0: Running transform generation_view_transform
Info: FE_Qsys_AD1939_Audio_Research_v1_0: Running transform generation_view_transform took 0.001s
Info: codec_clocks: Running transform generation_view_transform
Info: codec_clocks: Running transform generation_view_transform took 0.000s
Info: ddr4: Running transform generation_view_transform
Info: ddr4: Running transform generation_view_transform took 0.000s
Info: dummy_beamformer_ch_sum_0: Running transform generation_view_transform
Info: dummy_beamformer_ch_sum_0: Running transform generation_view_transform took 0.000s
Info: hps: Running transform generation_view_transform
Info: hps: Running transform generation_view_transform took 0.642s
Info: jtag_master: Running transform generation_view_transform
Info: jtag_master: Running transform generation_view_transform took 0.000s
Info: mic_array_0: Running transform generation_view_transform
Info: mic_array_0: Running transform generation_view_transform took 0.000s
Info: mic_array_clocks: Running transform generation_view_transform
Info: mic_array_clocks: Running transform generation_view_transform took 0.000s
Info: mono2stereo_adapter_0: Running transform generation_view_transform
Info: mono2stereo_adapter_0: Running transform generation_view_transform took 0.000s
Info: sysid_qsys_0: Running transform generation_view_transform
Info: sysid_qsys_0: Running transform generation_view_transform took 0.000s
Info: MCLK_PLL: Running transform generation_view_transform
Info: MCLK_PLL: Running transform generation_view_transform took 0.000s
Info: mclk_clk_bridge: Running transform generation_view_transform
Info: mclk_clk_bridge: Running transform generation_view_transform took 0.000s
Info: reset_bridge_0: Running transform generation_view_transform
Info: reset_bridge_0: Running transform generation_view_transform took 0.000s
Info: sys_clk_clk_bridge: Running transform generation_view_transform
Info: sys_clk_clk_bridge: Running transform generation_view_transform took 0.000s
Info: arch: Running transform generation_view_transform
Info: arch: Running transform generation_view_transform took 0.000s
Info: fpga_interfaces: Running transform generation_view_transform
Info: fpga_interfaces: Running transform generation_view_transform took 0.000s
Info: hps_io: Running transform generation_view_transform
Info: hps_io: Running transform generation_view_transform took 0.000s
Info: clk_src: Running transform generation_view_transform
Info: clk_src: Running transform generation_view_transform took 0.000s
Info: clk_rst: Running transform generation_view_transform
Info: clk_rst: Running transform generation_view_transform took 0.000s
Info: jtag_phy_embedded_in_jtag_master: Running transform generation_view_transform
Info: jtag_phy_embedded_in_jtag_master: Running transform generation_view_transform took 0.000s
Info: timing_adt: Running transform generation_view_transform
Info: timing_adt: Running transform generation_view_transform took 0.000s
Info: fifo: Running transform generation_view_transform
Info: fifo: Running transform generation_view_transform took 0.000s
Info: b2p: Running transform generation_view_transform
Info: b2p: Running transform generation_view_transform took 0.000s
Info: p2b: Running transform generation_view_transform
Info: p2b: Running transform generation_view_transform took 0.000s
Info: transacto: Running transform generation_view_transform
Info: transacto: Running transform generation_view_transform took 0.000s
Info: b2p_adapter: Running transform generation_view_transform
Info: b2p_adapter: Running transform generation_view_transform took 0.000s
Info: p2b_adapter: Running transform generation_view_transform
Info: p2b_adapter: Running transform generation_view_transform took 0.000s
Info: clock_bridge_0: Running transform generation_view_transform
Info: clock_bridge_0: Running transform generation_view_transform took 0.000s
Info: sck_pll: Running transform generation_view_transform
Info: sck_pll: Running transform generation_view_transform took 0.000s
Info: border: Running transform generation_view_transform
Info: border: Running transform generation_view_transform took 0.000s
Info: soc_system: Running transform merlin_avalon_transform
Info: Interconnect is inserted between master hps.h2f_lw_axi_master and slave sysid_qsys_0.control_slave because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master jtag_master.master and slave mic_array_0.s1 because the master has address signal 32 bit wide, but the slave is 2 bit wide.
Info: Interconnect is inserted between master jtag_master.master and slave mic_array_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master jtag_master.master and slave mic_array_0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master jtag_master.master and slave mic_array_0.s1 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master jtag_master.master and slave mic_array_0.s1 because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0
Info: avalon_st_adapter_002: Inserting channel_adapter: channel_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: soc_system: Running transform merlin_avalon_transform took 1.171s
Info: codec_clocks: Running transform merlin_avalon_transform
Info: codec_clocks: Running transform merlin_avalon_transform took 0.009s
Info: ddr4: Running transform merlin_avalon_transform
Info: ddr4: Running transform merlin_avalon_transform took 0.008s
Info: hps: Running transform merlin_avalon_transform
Info: hps: Running transform merlin_avalon_transform took 0.008s
Info: jtag_master: Running transform merlin_avalon_transform
Info: jtag_master: Running transform merlin_avalon_transform took 0.013s
Info: mic_array_clocks: Running transform merlin_avalon_transform
Info: mic_array_clocks: Running transform merlin_avalon_transform took 0.008s
Info: mm_interconnect_0: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: Running transform merlin_avalon_transform took 0.089s
Info: mm_interconnect_1: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: Running transform merlin_avalon_transform took 0.115s
Info: avalon_st_adapter: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform took 0.008s
Info: hps_io: Running transform merlin_avalon_transform
Info: hps_io: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Running transform merlin_avalon_transform took 0.008s
Info: soc_system: "Naming system components in system: soc_system"
Info: soc_system: "Processing generation queue"
Info: soc_system: "Generating: soc_system"
Info: soc_system: "Generating: AD1939_hps_audio_research"
Info: soc_system: "Generating: soc_system_codec_clocks_10_ns6zpna"
Info: soc_system: "Generating: soc_system_altera_emif_a10_hps_180_oqueytq"
Info: soc_system: "Generating: dummy_beamformer_ch_sum"
Info: soc_system: "Generating: soc_system_altera_arria10_hps_180_ruxeq2a"
Info: soc_system: "Generating: soc_system_altera_jtag_avalon_master_180_sb3msya"
Info: soc_system: "Generating: mic_array_avalon"
Info: soc_system: "Generating: soc_system_mic_array_clocks_10_hjvfn7a"
Info: soc_system: "Generating: mono2stereo_adapter"
Info: soc_system: "Generating: soc_system_altera_avalon_sysid_qsys_180_764gzya"
Info: soc_system: "Generating: soc_system_altera_mm_interconnect_180_n5w4zda"
Info: soc_system: "Generating: soc_system_altera_mm_interconnect_180_iy27qwy"
Info: soc_system: "Generating: soc_system_altera_avalon_st_adapter_180_xlz2poi"
Info: soc_system: "Generating: soc_system_altera_avalon_st_adapter_180_6zobqby"
Info: soc_system: "Generating: soc_system_altera_avalon_st_adapter_180_gbp22va"
Info: soc_system: "Generating: altera_reset_controller"
Info: soc_system: "Generating: soc_system_altera_iopll_180_nrxle5y"
Info: soc_system: "Generating: soc_system_altera_emif_arch_nf_180_hlqzivq"
Info: soc_system: "Generating: soc_system_altera_arria10_interface_generator_140_vbjqidy"
Info: soc_system: "Generating: soc_system_altera_arria10_hps_io_180_geofrnq"
Info: soc_system: "Generating: altera_avalon_st_jtag_interface"
Info: soc_system: "Generating: soc_system_timing_adapter_180_sw6zsri"
Info: soc_system: "Generating: altera_avalon_sc_fifo"
Info: soc_system: "Generating: altera_avalon_st_bytes_to_packets"
Info: soc_system: "Generating: altera_avalon_st_packets_to_bytes"
Info: soc_system: "Generating: altera_avalon_packets_to_master"
Info: soc_system: "Generating: soc_system_channel_adapter_180_6j26mga"
Info: soc_system: "Generating: soc_system_channel_adapter_180_77yxgci"
Info: soc_system: "Generating: soc_system_altera_iopll_180_qn6opli"
Info: soc_system: "Generating: altera_merlin_slave_translator"
Info: soc_system: "Generating: altera_merlin_axi_master_ni"
Info: soc_system: "Generating: altera_merlin_slave_agent"
Info: soc_system: "Generating: soc_system_altera_merlin_router_180_ok3a5xq"
Info: soc_system: "Generating: soc_system_altera_merlin_router_180_6yqffvy"
Info: soc_system: "Generating: altera_merlin_burst_adapter"
Info: soc_system: "Generating: soc_system_altera_merlin_demultiplexer_180_gpvoega"
Info: soc_system: "Generating: soc_system_altera_merlin_multiplexer_180_aogbhry"
Info: soc_system: "Generating: soc_system_altera_merlin_demultiplexer_180_6w2neaq"
Info: soc_system: "Generating: soc_system_altera_merlin_multiplexer_180_27h65fa"
Info: soc_system: "Generating: soc_system_altera_avalon_st_adapter_180_7g3x3ri"
Info: soc_system: "Generating: altera_merlin_master_translator"
Info: soc_system: "Generating: altera_merlin_master_agent"
Info: soc_system: "Generating: soc_system_altera_merlin_router_180_4qn3tqa"
Info: soc_system: "Generating: soc_system_altera_merlin_router_180_nl6zyvy"
Info: soc_system: "Generating: soc_system_altera_merlin_demultiplexer_180_jh7dbka"
Info: soc_system: "Generating: soc_system_altera_merlin_multiplexer_180_yp3ydli"
Info: soc_system: "Generating: soc_system_altera_merlin_demultiplexer_180_ezafeci"
Info: soc_system: "Generating: soc_system_altera_merlin_multiplexer_180_sthvrba"
Info: soc_system: "Generating: altera_avalon_st_handshake_clock_crosser"
Info: soc_system: "Generating: soc_system_channel_adapter_180_zwdd44y"
Info: soc_system: "Generating: soc_system_channel_adapter_180_3ybmbmq"
Info: soc_system: "Generating: soc_system_channel_adapter_180_e3bkb2q"
Info: soc_system: "Generating: soc_system_error_adapter_180_h62ueqq"
Info: soc_system: "Generating: soc_system_altera_arria10_interface_generator_140_5g7ekiy"
Info: soc_system: "Generating: soc_system_error_adapter_180_ww4pkiq"
Info: soc_system: Done "soc_system" with 56 modules, 172 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
