
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2

# Written on Fri Mar  8 13:38:20 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/mwp8699/CE387-Assignments/final_project/syn/rev_2/proj_2_fsm.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                               Requested     Requested     Clock                             Clock                   Clock
Level     Clock                                               Frequency     Period        Type                              Group                   Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                              100.0 MHz     10.000        system                            system_clkgroup         290  
                                                                                                                                                         
0 -       fm_radio|clock                                      100.0 MHz     10.000        inferred                          Inferred_clkgroup_0     3775 
1 .         demodulate|state_derived_clock[2]                 100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     547  
1 .         read_iq_32s_16s_8s_10s|state_derived_clock[0]     100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     176  
1 .         gain_32s_10s_0|state_derived_clock[0]             100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     98   
1 .         gain_32s_10s_1|state_derived_clock[0]             100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     98   
=========================================================================================================================================================


Clock Load Summary
******************

                                                  Clock     Source                                    Clock Pin                               Non-clock Pin                            Non-clock Pin                                           
Clock                                             Load      Pin                                       Seq Example                             Seq Example                              Comb Example                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            290       -                                         right_gain_inst.out_wr_en.C             -                                        -                                                       
                                                                                                                                                                                                                                               
fm_radio|clock                                    3775      clock(port)                               right_gain_fifo_inst.rd_addr[4:0].C     -                                        -                                                       
demodulate|state_derived_clock[2]                 547       demodulate_inst.state[2:0].Q[2](dffr)     demodulate_inst.next_state[2].C         demod_fifo_inst.fifo_buf[31:0].WE[0]     demod_fifo_inst.p_write_buffer\.un11_wr_addr_t.I[1](and)
read_iq_32s_16s_8s_10s|state_derived_clock[0]     176       read_iq_inst.state[0].Q[0](dffr)          read_iq_inst.i_buff[7:0].C              q_fifo_inst.fifo_buf[31:0].WE[0]         q_fifo_inst.p_write_buffer\.un11_wr_addr_t.I[1](and)    
gain_32s_10s_0|state_derived_clock[0]             98        right_gain_inst.state[0].Q[0](dffr)       right_gain_inst.dout[31:0].C            right_gain_inst.temp_in[31:0].E          right_gain_inst.un1_state_1.I[0](inv)                   
gain_32s_10s_1|state_derived_clock[0]             98        left_gain_inst.state[0].Q[0](dffr)        left_gain_inst.dout[31:0].C             left_gain_inst.temp_in[31:0].E           left_gain_inst.un1_state_1.I[0](inv)                    
===============================================================================================================================================================================================================================================
