Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 18 19:28:16 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fwrisc_uart_wraper_timing_summary_routed.rpt -pb fwrisc_uart_wraper_timing_summary_routed.pb -rpx fwrisc_uart_wraper_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrisc_uart_wraper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.452        0.000                      0                 1368        0.046        0.000                      0                 1368        2.000        0.000                       0                   499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.452        0.000                      0                 1368        0.046        0.000                      0                 1368        8.750        0.000                       0                   495  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.459        0.000                      0                 1368        0.046        0.000                      0                 1368        8.750        0.000                       0                   495  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.135ns  (logic 4.627ns (32.735%)  route 9.508ns (67.265%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.592     9.977    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.116    10.093 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_180/O
                         net (fo=1, routed)           0.659    10.753    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_180_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I3_O)        0.328    11.081 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_35/O
                         net (fo=2, routed)           0.906    11.986    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[25]
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.997ns  (logic 4.665ns (33.330%)  route 9.332ns (66.670%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 18.146 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.011     9.397    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X21Y4          LUT4 (Prop_lut4_I3_O)        0.150     9.547 r  u_fwrisc_fpga_top/u_core/u_regfile/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.440     9.987    u_fwrisc_fpga_top/u_core/u_regfile/FSM_sequential_state[3]_i_6_n_0
    SLICE_X18Y4          LUT6 (Prop_lut6_I5_O)        0.332    10.319 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.529    11.848    u_fwrisc_fpga_top/u_core/u_regfile_n_140
    SLICE_X32Y16         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.496    18.146    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X32Y16         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[24]/C
                         clock pessimism             -0.402    17.744    
                         clock uncertainty           -0.149    17.596    
    SLICE_X32Y16         FDRE (Setup_fdre_C_CE)      -0.169    17.427    u_fwrisc_fpga_top/u_core/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         17.427    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.695ns  (logic 4.431ns (32.355%)  route 9.264ns (67.645%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          0.749     9.135    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_218/O
                         net (fo=1, routed)           0.974    10.233    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_218_n_0
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.357 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.189    11.547    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.969ns  (logic 4.663ns (33.381%)  route 9.306ns (66.619%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.313     9.699    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y14         LUT3 (Prop_lut3_I0_O)        0.153     9.852 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.535    10.387    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.327    10.714 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_43/O
                         net (fo=2, routed)           1.107    11.821    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[17]
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -11.821    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.963ns  (logic 4.663ns (33.395%)  route 9.300ns (66.605%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.313     9.699    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y14         LUT3 (Prop_lut3_I0_O)        0.153     9.852 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.535    10.387    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.327    10.714 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_43/O
                         net (fo=2, routed)           1.102    11.815    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[17]
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.950ns  (logic 4.627ns (33.168%)  route 9.323ns (66.832%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.592     9.977    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.116    10.093 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_180/O
                         net (fo=1, routed)           0.659    10.753    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_180_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I3_O)        0.328    11.081 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_35/O
                         net (fo=2, routed)           0.721    11.802    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[25]
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.919ns  (logic 4.630ns (33.264%)  route 9.289ns (66.736%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.314     9.700    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y17         LUT3 (Prop_lut3_I0_O)        0.120     9.820 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_156/O
                         net (fo=1, routed)           0.590    10.409    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_156_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I3_O)        0.327    10.736 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_29/O
                         net (fo=2, routed)           1.034    11.771    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[31]
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.918ns  (logic 4.659ns (33.473%)  route 9.259ns (66.527%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.492     9.878    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.150    10.028 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_176/O
                         net (fo=1, routed)           0.577    10.605    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_176_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I3_O)        0.326    10.931 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_34/O
                         net (fo=2, routed)           0.839    11.770    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[26]
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.918ns  (logic 4.661ns (33.488%)  route 9.257ns (66.512%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.558     9.944    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.152    10.096 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_160/O
                         net (fo=1, routed)           0.436    10.532    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_160_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I3_O)        0.326    10.858 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_30/O
                         net (fo=2, routed)           0.912    11.770    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[30]
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.918ns  (logic 4.661ns (33.488%)  route 9.257ns (66.512%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.558     9.944    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.152    10.096 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_160/O
                         net (fo=1, routed)           0.436    10.532    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_160_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I3_O)        0.326    10.858 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_30/O
                         net (fo=2, routed)           0.912    11.770    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[30]
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  5.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/ram_1_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.541%)  route 0.122ns (46.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.561    -0.448    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X35Y13         FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  u_fwrisc_fpga_top/u_core/dwdata_reg[13]/Q
                         net (fo=2, routed)           0.122    -0.185    u_fwrisc_fpga_top/p_3_in[5]
    RAMB36_X2Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_1_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.871    -0.171    u_fwrisc_fpga_top/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
                         clock pessimism             -0.220    -0.390    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.235    u_fwrisc_fpga_top/ram_1_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.700%)  route 0.243ns (63.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.562    -0.447    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X22Y4          FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.306 r  u_fwrisc_fpga_top/u_core/dwdata_reg[3]/Q
                         net (fo=3, routed)           0.243    -0.063    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[31]_1[3]
    SLICE_X19Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.833    -0.209    u_fwrisc_fpga_top/u_uart/u_UART_Registers/clk_out1
    SLICE_X19Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[3]/C
                         clock pessimism              0.029    -0.180    
    SLICE_X19Y5          FDRE (Hold_fdre_C_D)         0.066    -0.114    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[3]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.135ns  (logic 4.627ns (32.735%)  route 9.508ns (67.265%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.592     9.977    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.116    10.093 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_180/O
                         net (fo=1, routed)           0.659    10.753    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_180_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I3_O)        0.328    11.081 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_35/O
                         net (fo=2, routed)           0.906    11.986    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[25]
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.997ns  (logic 4.665ns (33.330%)  route 9.332ns (66.670%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 18.146 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.011     9.397    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X21Y4          LUT4 (Prop_lut4_I3_O)        0.150     9.547 r  u_fwrisc_fpga_top/u_core/u_regfile/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.440     9.987    u_fwrisc_fpga_top/u_core/u_regfile/FSM_sequential_state[3]_i_6_n_0
    SLICE_X18Y4          LUT6 (Prop_lut6_I5_O)        0.332    10.319 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.529    11.848    u_fwrisc_fpga_top/u_core/u_regfile_n_140
    SLICE_X32Y16         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.496    18.146    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X32Y16         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[24]/C
                         clock pessimism             -0.402    17.744    
                         clock uncertainty           -0.141    17.603    
    SLICE_X32Y16         FDRE (Setup_fdre_C_CE)      -0.169    17.434    u_fwrisc_fpga_top/u_core/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         17.434    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.695ns  (logic 4.431ns (32.355%)  route 9.264ns (67.645%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          0.749     9.135    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I4_O)        0.124     9.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_218/O
                         net (fo=1, routed)           0.974    10.233    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_218_n_0
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.357 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.189    11.547    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.155    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.969ns  (logic 4.663ns (33.381%)  route 9.306ns (66.619%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.313     9.699    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y14         LUT3 (Prop_lut3_I0_O)        0.153     9.852 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.535    10.387    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.327    10.714 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_43/O
                         net (fo=2, routed)           1.107    11.821    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[17]
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -11.821    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.963ns  (logic 4.663ns (33.395%)  route 9.300ns (66.605%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.313     9.699    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y14         LUT3 (Prop_lut3_I0_O)        0.153     9.852 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.535    10.387    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.327    10.714 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_43/O
                         net (fo=2, routed)           1.102    11.815    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[17]
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.950ns  (logic 4.627ns (33.168%)  route 9.323ns (66.832%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.592     9.977    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.116    10.093 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_180/O
                         net (fo=1, routed)           0.659    10.753    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_180_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I3_O)        0.328    11.081 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_35/O
                         net (fo=2, routed)           0.721    11.802    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[25]
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.919ns  (logic 4.630ns (33.264%)  route 9.289ns (66.736%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.314     9.700    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y17         LUT3 (Prop_lut3_I0_O)        0.120     9.820 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_156/O
                         net (fo=1, routed)           0.590    10.409    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_156_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I3_O)        0.327    10.736 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_29/O
                         net (fo=2, routed)           1.034    11.771    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[31]
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.918ns  (logic 4.659ns (33.473%)  route 9.259ns (66.527%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.492     9.878    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.150    10.028 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_176/O
                         net (fo=1, routed)           0.577    10.605    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_176_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I3_O)        0.326    10.931 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_34/O
                         net (fo=2, routed)           0.839    11.770    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[26]
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.918ns  (logic 4.661ns (33.488%)  route 9.257ns (66.512%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.558     9.944    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.152    10.096 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_160/O
                         net (fo=1, routed)           0.436    10.532    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_160_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I3_O)        0.326    10.858 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_30/O
                         net (fo=2, routed)           0.912    11.770    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[30]
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.918ns  (logic 4.661ns (33.488%)  route 9.257ns (66.512%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[5]
                         net (fo=5, routed)           1.410     1.716    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[5]
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.150     1.866 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2/O
                         net (fo=3, routed)           1.215     3.081    u_fwrisc_fpga_top/u_core/u_regfile/pc[5]_i_2_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.409 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_2/O
                         net (fo=2, routed)           0.643     4.052    u_fwrisc_fpga_top/u_core/u_comp/DI[2]
    SLICE_X32Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.456 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.573 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.690 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.690    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.807 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.288     6.095    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.219 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.445     6.664    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.814     7.602    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.536     8.262    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.558     9.944    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.152    10.096 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_160/O
                         net (fo=1, routed)           0.436    10.532    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_160_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I3_O)        0.326    10.858 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_30/O
                         net (fo=2, routed)           0.912    11.770    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[30]
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  5.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y4          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.228    -0.071    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y4          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y4          RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.222    -0.428    
    SLICE_X12Y4          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.118    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/ram_1_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.541%)  route 0.122ns (46.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.561    -0.448    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X35Y13         FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  u_fwrisc_fpga_top/u_core/dwdata_reg[13]/Q
                         net (fo=2, routed)           0.122    -0.185    u_fwrisc_fpga_top/p_3_in[5]
    RAMB36_X2Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_1_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.871    -0.171    u_fwrisc_fpga_top/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
                         clock pessimism             -0.220    -0.390    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.235    u_fwrisc_fpga_top/ram_1_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.700%)  route 0.243ns (63.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.562    -0.447    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X22Y4          FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.306 r  u_fwrisc_fpga_top/u_core/dwdata_reg[3]/Q
                         net (fo=3, routed)           0.243    -0.063    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[31]_1[3]
    SLICE_X19Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.833    -0.209    u_fwrisc_fpga_top/u_uart/u_UART_Registers/clk_out1
    SLICE_X19Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[3]/C
                         clock pessimism              0.029    -0.180    
    SLICE_X19Y5          FDRE (Hold_fdre_C_D)         0.066    -0.114    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[3]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y9     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



