# LC VCO Behavioral Source Bugfix

## Task Contract

The supplied Verilog-A system violates its public circuit contract. Repair the
complete editable bundle.

## Public Verilog-A Interface

Preserve this exact artifact and module interface:

- Artifact `lc_vco_behavioral_source.va`:
  - Module `lc_vco_behavioral_source` (entry)
    - position 0: `vctrl` (input, electrical)
    - position 1: `enable` (input, electrical)
    - position 2: `rst` (input, electrical)
    - position 3: `osc_p` (output, electrical)
    - position 4: `osc_n` (output, electrical)
    - position 5: `freq_metric` (output, electrical)
    - position 6: `amp_metric` (output, electrical)
    - position 7: `valid` (output, electrical)

## Public Parameter Contract

- `lc_vco_behavioral_source.vdd` defaults to `0.9` V; valid range: vdd > vss; sets the logic-high output level.
- `lc_vco_behavioral_source.vss` defaults to `0.0` V; valid range: vss < vdd; sets the logic-low output level.
- `lc_vco_behavioral_source.vcm` defaults to `0.45` V; valid range: vss < vcm < vdd; sets output common mode.
- `lc_vco_behavioral_source.fmin` defaults to `5000000.0` Hz; valid range: fmin > 0; sets minimum frequency.
- `lc_vco_behavioral_source.fmax` defaults to `25000000.0` Hz; valid range: fmax > fmin; sets maximum frequency.
- `lc_vco_behavioral_source.vth` defaults to `0.45` V; valid range: vss < vth < vdd; sets the digital-voltage crossing threshold.
- `lc_vco_behavioral_source.amplitude` defaults to `0.4` V; valid range: 0 < amplitude <= min(vcm-vss,vdd-vcm); sets differential half-amplitude.
- `lc_vco_behavioral_source.tr` defaults to `2e-10` s; valid range: tr > 0; sets transition smoothing.


## Required Behavior

The repaired bundle must satisfy every public property:

- `P_RESET_DISABLE_CENTER`: restore: Reset or disable centers both oscillator outputs at vcm and clears metrics and valid. Required traces: `time`, `vctrl`, `enable`, `rst`, `osc_p`, `osc_n`, `freq_metric`, `amp_metric`, `valid`.
- `P_CONTROL_FREQUENCY_MAP`: restore: Enabled edge periods follow the linear clamped vctrl mapping from fmin to fmax. Required traces: `time`, `vctrl`, `enable`, `rst`, `osc_p`, `osc_n`, `freq_metric`, `amp_metric`, `valid`.
- `P_NO_RETIME_PENDING_TRANSITION`: restore: A control-voltage change affects the next half-period and does not retime a transition that was already pending. Required traces: `time`, `vctrl`, `enable`, `rst`, `osc_p`, `osc_n`, `freq_metric`, `amp_metric`, `valid`.
- `P_COMPLEMENTARY_AMPLITUDE`: restore: Enabled oscillator outputs are complementary around vcm with the declared amplitude. Required traces: `time`, `vctrl`, `enable`, `rst`, `osc_p`, `osc_n`, `freq_metric`, `amp_metric`, `valid`.
- `P_METRIC_REPORTING`: restore: freq_metric reports clamped vctrl and amp_metric reports amplitude while enabled. Required traces: `time`, `vctrl`, `enable`, `rst`, `osc_p`, `osc_n`, `freq_metric`, `amp_metric`, `valid`.
- `P_VALID_AFTER_TWO_CYCLES`: restore: valid remains low until two complete oscillator cycles have elapsed after enable. Required traces: `time`, `vctrl`, `enable`, `rst`, `osc_p`, `osc_n`, `freq_metric`, `amp_metric`, `valid`.


The following canonical public behavior is normative for this derived form:

- On reset or when disabled, drive both oscillator outputs to `vcm`, clear metrics, and clear `valid`.
- When enabled, clamp `vctrl` to `vss..vdd` and map it linearly to `fmin..fmax`.
- Generate complementary square-wave oscillator outputs at `vcm + amplitude` and `vcm - amplitude`.
- Drive `freq_metric` to the clamped control voltage and `amp_metric` to `amplitude` while enabled.
- Assert `valid` after two completed oscillator cycles following enable.
- This is a behavioral oscillator source and must not require an LC tank or branch-current model. On enable, restart both outputs at `vcm`; the first complementary state begins one half-period later. A control-voltage change affects the next half-period and must not retime a transition already pending.


## Modeling Constraints

- Use deterministic voltage-domain behavioral Verilog-A.
- Do not use current contributions, transistor-level devices, validation logic, or simulator side channels.
- Do not hard-code evaluator stimulus timing, stop times, sample windows, or checker tolerances.
- Preserve the exact file set, module graph, ports, parameters, and public traces.
- Do not add debug outputs, validation state, side channels, or stimulus-specific fixes.

## Output Contract

Return the repaired bundle with exactly these paths: `lc_vco_behavioral_source.va`.
Every supplied `.va` file is editable; do not add or omit files.
