#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 8;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x58451f7d6780 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x58451f80fe00 .scope module, "tb_tt_module" "tb_tt_module" 3 4;
 .timescale -8 -8;
P_0x58451f812ca0 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000000010000>;
P_0x58451f812ce0 .param/l "NUM_UNITS" 0 3 6, +C4<00000000000000000000000000000100>;
P_0x58451f812d20 .param/l "PROCESS_CYCLES" 0 3 8, +C4<00000000000000000000000000000010>;
v0x58451f8413d0_0 .var "clk", 0 0;
v0x58451f841490_0 .var/i "code", 31 0;
v0x58451f841570_0 .var/i "data_file", 31 0;
v0x58451f841630_0 .var "ena", 0 0;
v0x58451f841700_0 .var/i "i", 31 0;
v0x58451f8417c0_0 .var/i "int_sample", 31 0;
v0x58451f8418a0_0 .var/i "max_samples", 31 0;
v0x58451f841980_0 .var "rst_n", 0 0;
v0x58451f841a20_0 .var/i "sample_count", 31 0;
v0x58451f841ae0_0 .var "ui_in", 7 0;
v0x58451f841bd0_0 .var "uio_in", 7 0;
L_0x7182dc0405b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x58451f841ca0_0 .net "uio_oe", 7 0, L_0x7182dc0405b8;  1 drivers
L_0x7182dc040570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x58451f841d70_0 .net "uio_out", 7 0, L_0x7182dc040570;  1 drivers
v0x58451f841e40_0 .net "uo_out", 7 0, L_0x58451f853510;  1 drivers
S_0x58451f80edf0 .scope module, "dut" "tt_um_example" 3 24, 4 2 0, S_0x58451f80fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
P_0x58451f815cd0 .param/l "DATA_WIDTH" 0 4 14, +C4<00000000000000000000000000010000>;
P_0x58451f815d10 .param/l "NUM_UNITS" 0 4 13, +C4<00000000000000000000000000000100>;
L_0x58451f7fa870 .functor NOT 1, v0x58451f841980_0, C4<0>, C4<0>, C4<0>;
L_0x7182dc040498 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x58451f83fa90_0 .net/2u *"_ivl_12", 4 0, L_0x7182dc040498;  1 drivers
v0x58451f83fb90_0 .net *"_ivl_14", 31 0, L_0x58451f853070;  1 drivers
L_0x7182dc0404e0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58451f83fc70_0 .net *"_ivl_17", 29 0, L_0x7182dc0404e0;  1 drivers
L_0x7182dc040528 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x58451f83fd60_0 .net/2u *"_ivl_18", 31 0, L_0x7182dc040528;  1 drivers
v0x58451f83fe40_0 .net *"_ivl_21", 31 0, L_0x58451f8531f0;  1 drivers
v0x58451f83ff20_0 .net *"_ivl_23", 1 0, L_0x58451f853330;  1 drivers
v0x58451f840000_0 .net *"_ivl_25", 0 0, L_0x58451f853470;  1 drivers
v0x58451f8400e0_0 .net *"_ivl_32", 0 0, L_0x58451f8537a0;  1 drivers
v0x58451f8401c0_0 .net *"_ivl_5", 5 0, L_0x58451f842020;  1 drivers
v0x58451f8402a0_0 .net *"_ivl_6", 5 0, L_0x58451f8420c0;  1 drivers
v0x58451f840380_0 .net "_unused_ena", 0 0, L_0x58451f853890;  1 drivers
v0x58451f840440_0 .net "_unused_ui", 0 0, L_0x58451f8421e0;  1 drivers
v0x58451f840500_0 .var "byte_idx", 0 0;
v0x58451f8405c0_0 .net "byte_valid", 0 0, L_0x58451f842300;  1 drivers
v0x58451f840680_0 .net "clk", 0 0, v0x58451f8413d0_0;  1 drivers
v0x58451f840720_0 .net "ena", 0 0, v0x58451f841630_0;  1 drivers
v0x58451f8407e0_0 .net "event_array", 7 0, L_0x58451f852e30;  1 drivers
v0x58451f8409b0_0 .net "rst", 0 0, L_0x58451f7fa870;  1 drivers
v0x58451f840a50_0 .net "rst_n", 0 0, v0x58451f841980_0;  1 drivers
v0x58451f840af0_0 .var "sample_sr", 15 0;
v0x58451f840bb0_0 .var "sample_wr_en", 0 0;
v0x58451f840ca0_0 .net "selected_unit", 1 0, L_0x58451f841f30;  1 drivers
v0x58451f840d80_0 .net "spike_array", 3 0, L_0x58451f7d9e70;  1 drivers
v0x58451f840e40_0 .net "ui_in", 7 0, v0x58451f841ae0_0;  1 drivers
v0x58451f840f00_0 .net "uio_in", 7 0, v0x58451f841bd0_0;  1 drivers
v0x58451f840fe0_0 .net "uio_oe", 7 0, L_0x7182dc0405b8;  alias, 1 drivers
v0x58451f8410c0_0 .net "uio_out", 7 0, L_0x7182dc040570;  alias, 1 drivers
v0x58451f8411a0_0 .net "uo_out", 7 0, L_0x58451f853510;  alias, 1 drivers
L_0x58451f841f30 .part v0x58451f841ae0_0, 0, 2;
L_0x58451f842020 .part v0x58451f841ae0_0, 2, 6;
L_0x58451f8420c0 .concat [ 6 0 0 0], L_0x58451f842020;
L_0x58451f8421e0 .reduce/and L_0x58451f8420c0;
L_0x58451f842300 .part v0x58451f841ae0_0, 2, 1;
L_0x58451f853070 .concat [ 2 30 0 0], L_0x58451f841f30, L_0x7182dc0404e0;
L_0x58451f8531f0 .arith/mult 32, L_0x58451f853070, L_0x7182dc040528;
L_0x58451f853330 .part/v L_0x58451f852e30, L_0x58451f8531f0, 2;
L_0x58451f853470 .part/v L_0x58451f7d9e70, L_0x58451f841f30, 1;
L_0x58451f853510 .concat [ 1 2 5 0], L_0x58451f853470, L_0x58451f853330, L_0x7182dc040498;
L_0x58451f8537a0 .concat [ 1 0 0 0], v0x58451f841630_0;
L_0x58451f853890 .reduce/and L_0x58451f8537a0;
S_0x58451f807ff0 .scope module, "u_processing" "processing_system" 4 61, 5 3 0, S_0x58451f80edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "sample_in";
    .port_info 3 /INPUT 1 "write_sample_in";
    .port_info 4 /OUTPUT 4 "spike_detection_array";
    .port_info 5 /OUTPUT 8 "event_out_array";
    .port_info 6 /OUTPUT 1 "sample_valid_debug";
P_0x58451f7f2d40 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
P_0x58451f7f2d80 .param/l "NUM_UNITS" 0 5 4, +C4<00000000000000000000000000000100>;
P_0x58451f7f2dc0 .param/l "RAM_ADDR_W" 1 5 18, +C4<00000000000000000000000000000010>;
L_0x58451f7ecd50 .functor BUFZ 1, v0x58451f83f4d0_0, C4<0>, C4<0>, C4<0>;
L_0x58451f7d9e70 .functor BUFZ 4, L_0x58451f8529d0, C4<0000>, C4<0000>, C4<0000>;
L_0x58451f852e30 .functor BUFZ 8, L_0x58451f852bb0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x58451f83ea50_0 .net "clk", 0 0, v0x58451f8413d0_0;  alias, 1 drivers
v0x58451f83eb10_0 .net "event_out_array", 7 0, L_0x58451f852e30;  alias, 1 drivers
v0x58451f83ebf0_0 .net "event_out_int", 7 0, L_0x58451f852bb0;  1 drivers
v0x58451f83ecb0 .array "proc_word_buf", 3 0, 15 0;
v0x58451f83ee90_0 .net "ram_dout", 15 0, v0x58451f83e2c0_0;  1 drivers
v0x58451f83efa0_0 .var "ram_dout_reg", 15 0;
v0x58451f83f060_0 .net "ram_full_pulse", 0 0, v0x58451f83e3a0_0;  1 drivers
v0x58451f83f100_0 .var "rd_addr", 1 0;
v0x58451f83f1a0_0 .var "read_count", 2 0;
v0x58451f83f2f0_0 .var "read_en", 0 0;
v0x58451f83f390_0 .net "rst", 0 0, L_0x58451f7fa870;  alias, 1 drivers
v0x58451f83f430_0 .net "sample_in", 15 0, v0x58451f840af0_0;  1 drivers
v0x58451f83f4d0_0 .var "sample_valid", 0 0;
v0x58451f83f570_0 .net "sample_valid_debug", 0 0, L_0x58451f7ecd50;  1 drivers
v0x58451f83f630_0 .net "spike_det_int", 3 0, L_0x58451f8529d0;  1 drivers
v0x58451f83f710_0 .net "spike_detection_array", 3 0, L_0x58451f7d9e70;  alias, 1 drivers
v0x58451f83f7f0_0 .net "write_sample_in", 0 0, v0x58451f840bb0_0;  1 drivers
L_0x58451f8529d0 .concat8 [ 1 1 1 1], L_0x58451f7f2ae0, L_0x58451f7f9500, L_0x58451f7ee0c0, L_0x58451f7e6440;
L_0x58451f852bb0 .concat8 [ 2 2 2 2], v0x58451f82e070_0, v0x58451f8324f0_0, v0x58451f836aa0_0, v0x58451f83b100_0;
S_0x58451f807c30 .scope generate, "G_PU[0]" "G_PU[0]" 5 95, 5 95 0, S_0x58451f807ff0;
 .timescale 0 0;
P_0x58451f8169f0 .param/l "GIDX" 1 5 96, +C4<00000000000000000000000000000000>;
P_0x58451f816a30 .param/l "gi" 1 5 95, +C4<00>;
S_0x58451f807910 .scope module, "u_proc" "processing_unit" 5 98, 6 1 0, S_0x58451f807c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 16 "threshold_in";
    .port_info 4 /INPUT 8 "class_a_thresh_in";
    .port_info 5 /INPUT 8 "class_b_thresh_in";
    .port_info 6 /INPUT 16 "timeout_period_in";
    .port_info 7 /OUTPUT 1 "spike_detection";
    .port_info 8 /OUTPUT 2 "event_out";
L_0x58451f7f2ae0 .functor BUFZ 1, v0x58451f82f960_0, C4<0>, C4<0>, C4<0>;
L_0x7182dc040060 .functor BUFT 1, C4<00001010>, C4<0>, C4<0>, C4<0>;
v0x58451f830060_0 .net "class_a_thresh_in", 7 0, L_0x7182dc040060;  1 drivers
L_0x7182dc0400a8 .functor BUFT 1, C4<00000101>, C4<0>, C4<0>, C4<0>;
v0x58451f830140_0 .net "class_b_thresh_in", 7 0, L_0x7182dc0400a8;  1 drivers
v0x58451f830210_0 .net "clk", 0 0, v0x58451f8413d0_0;  alias, 1 drivers
v0x58451f83ecb0_0 .array/port v0x58451f83ecb0, 0;
v0x58451f8302e0_0 .net "data_in", 15 0, v0x58451f83ecb0_0;  1 drivers
v0x58451f830380_0 .net "event_out", 1 0, v0x58451f82e070_0;  1 drivers
v0x58451f830470_0 .var "last_threshold_in", 15 0;
v0x58451f830510_0 .net "rst", 0 0, L_0x58451f7fa870;  alias, 1 drivers
v0x58451f830600_0 .net "spike_detected_internal", 0 0, v0x58451f82f960_0;  1 drivers
v0x58451f8306f0_0 .net "spike_detection", 0 0, L_0x58451f7f2ae0;  1 drivers
L_0x7182dc040018 .functor BUFT 1, C4<0000000011111010>, C4<0>, C4<0>, C4<0>;
v0x58451f830840_0 .net "threshold_in", 15 0, L_0x7182dc040018;  1 drivers
L_0x7182dc0400f0 .functor BUFT 1, C4<0000001111101000>, C4<0>, C4<0>, C4<0>;
v0x58451f830900_0 .net "timeout_period_in", 15 0, L_0x7182dc0400f0;  1 drivers
E_0x58451f782a00 .event posedge, v0x58451f7ecf40_0;
S_0x58451f807620 .scope module, "classifier_instance" "classifier" 6 27, 7 2 0, S_0x58451f807910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "current_detection";
    .port_info 3 /OUTPUT 2 "event_out";
    .port_info 4 /INPUT 8 "class_a_thresh_in";
    .port_info 5 /INPUT 8 "class_b_thresh_in";
    .port_info 6 /INPUT 16 "timeout_period_in";
P_0x58451f78b740 .param/l "COUNTER_CONFIRMATION_A_THRESH" 1 7 21, +C4<00000000000000000000000000000100>;
P_0x58451f78b780 .param/l "COUNTER_CONFIRMATION_B_THRESH" 1 7 22, +C4<00000000000000000000000000000001>;
P_0x58451f78b7c0 .param/l "DECAY_STEP_PERIOD" 1 7 20, +C4<0000000000000000000000000000000000000000000000000011111010000000>;
P_0x58451f78b800 .param/l "EVENT_A" 1 7 14, C4<10>;
P_0x58451f78b840 .param/l "EVENT_B" 1 7 13, C4<01>;
P_0x58451f78b880 .param/l "EVENT_C" 1 7 12, C4<00>;
P_0x58451f78b8c0 .param/l "ICTAL_REFRACTORY_PERIOD" 1 7 19, +C4<0000000000000000000000000000000000000000000000000100111000100000>;
P_0x58451f78b900 .param/l "MAX_EXCITABILITY" 1 7 17, +C4<00000000000000000000000001100100>;
P_0x58451f78b940 .param/l "SAMPLE_RATE" 1 7 16, +C4<00000000000000000000011111010000>;
P_0x58451f78b980 .param/l "SATURATION_EXCITABILITY" 1 7 18, +C4<00000000000000000000000000001010>;
v0x58451f7ee1e0_0 .net "class_a_thresh_in", 7 0, L_0x7182dc040060;  alias, 1 drivers
v0x58451f7e65a0_0 .var "class_a_threshold", 31 0;
v0x58451f7e66a0_0 .net "class_b_thresh_in", 7 0, L_0x7182dc0400a8;  alias, 1 drivers
v0x58451f7ece70_0 .var "class_b_threshold", 31 0;
v0x58451f7ecf40_0 .net "clk", 0 0, v0x58451f8413d0_0;  alias, 1 drivers
v0x58451f7d9fd0_0 .var "counter_confirmation_a", 31 0;
v0x58451f7da0d0_0 .var "counter_confirmation_b", 31 0;
v0x58451f82ded0_0 .net "current_detection", 0 0, v0x58451f82f960_0;  alias, 1 drivers
v0x58451f82df90_0 .var "current_event", 1 0;
v0x58451f82e070_0 .var "event_out", 1 0;
v0x58451f82e150_0 .var "event_start", 31 0;
v0x58451f82e230_0 .var "excitability", 31 0;
v0x58451f82e310_0 .var "k", 31 0;
v0x58451f82e3f0_0 .var "last_a_section_end", 31 0;
v0x58451f82e4d0_0 .var "last_b_section_end", 31 0;
v0x58451f82e5b0_0 .var "last_event_sample_count", 31 0;
v0x58451f82e690_0 .var "last_peak_sample_count", 31 0;
v0x58451f82e770_0 .var "previous_event", 1 0;
v0x58451f82e850_0 .net "reset", 0 0, L_0x58451f7fa870;  alias, 1 drivers
v0x58451f82e910_0 .var "sample_count", 31 0;
v0x58451f82e9f0_0 .var "timeout_period", 31 0;
v0x58451f82ead0_0 .net "timeout_period_in", 15 0, L_0x7182dc0400f0;  alias, 1 drivers
E_0x58451f7607c0 .event posedge, v0x58451f82e850_0, v0x58451f7ecf40_0;
S_0x58451f82ec90 .scope module, "spike_detector_instance" "ado" 6 18, 8 1 0, S_0x58451f807910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 16 "threshold_in";
    .port_info 4 /OUTPUT 1 "spike_detected";
P_0x58451f82ee40 .param/l "OPERATION" 1 8 11, C4<1>;
P_0x58451f82ee80 .param/l "REFRACTORY_SAMPLES" 1 8 17, +C4<00000000000000000000000011111010>;
P_0x58451f82eec0 .param/l "SAMPLE_RATE_HZ" 1 8 16, +C4<00000000000000000000011111010000>;
P_0x58451f82ef00 .param/l "TRAINING" 1 8 10, C4<0>;
v0x58451f82f490_0 .var/s "ado", 15 0;
v0x58451f82f590_0 .net "clk", 0 0, v0x58451f8413d0_0;  alias, 1 drivers
v0x58451f82f650_0 .net "data_in", 15 0, v0x58451f83ecb0_0;  alias, 1 drivers
v0x58451f82f6f0_0 .var "in_refractory", 0 0;
v0x58451f82f790_0 .var "refractory_counter", 31 0;
v0x58451f82f8c0_0 .net "rst", 0 0, L_0x58451f7fa870;  alias, 1 drivers
v0x58451f82f960_0 .var "spike_detected", 0 0;
v0x58451f82fa00_0 .var "state", 0 0;
v0x58451f82faa0_0 .var/s "threshold", 15 0;
v0x58451f82fb60_0 .net "threshold_in", 15 0, L_0x7182dc040018;  alias, 1 drivers
v0x58451f82fc40_0 .var/s "x1", 15 0;
v0x58451f82fd20_0 .var/s "x2", 15 0;
v0x58451f82fe00_0 .var/s "x3", 15 0;
v0x58451f82fee0_0 .var/s "x4", 15 0;
S_0x58451f82f0d0 .scope function.vec4.u16, "abs_val" "abs_val" 8 27, 8 27 0, S_0x58451f82ec90;
 .timescale 0 0;
; Variable abs_val is vec4 return value of scope S_0x58451f82f0d0
v0x58451f82f3b0_0 .var/s "val", 15 0;
TD_tb_tt_module.dut.u_processing.G_PU\x5B0\x5D.u_proc.spike_detector_instance.abs_val ;
    %load/vec4 v0x58451f82f3b0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x58451f82f3b0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x58451f82f3b0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ret/vec4 0, 0, 16;  Assign to abs_val (store_vec4_to_lval)
    %end;
S_0x58451f830aa0 .scope generate, "G_PU[1]" "G_PU[1]" 5 95, 5 95 0, S_0x58451f807ff0;
 .timescale 0 0;
P_0x58451f830c70 .param/l "GIDX" 1 5 96, +C4<00000000000000000000000000000001>;
P_0x58451f830cb0 .param/l "gi" 1 5 95, +C4<01>;
S_0x58451f830e80 .scope module, "u_proc" "processing_unit" 5 98, 6 1 0, S_0x58451f830aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 16 "threshold_in";
    .port_info 4 /INPUT 8 "class_a_thresh_in";
    .port_info 5 /INPUT 8 "class_b_thresh_in";
    .port_info 6 /INPUT 16 "timeout_period_in";
    .port_info 7 /OUTPUT 1 "spike_detection";
    .port_info 8 /OUTPUT 2 "event_out";
L_0x58451f7f9500 .functor BUFZ 1, v0x58451f833eb0_0, C4<0>, C4<0>, C4<0>;
L_0x7182dc040180 .functor BUFT 1, C4<00001010>, C4<0>, C4<0>, C4<0>;
v0x58451f834690_0 .net "class_a_thresh_in", 7 0, L_0x7182dc040180;  1 drivers
L_0x7182dc0401c8 .functor BUFT 1, C4<00000101>, C4<0>, C4<0>, C4<0>;
v0x58451f834770_0 .net "class_b_thresh_in", 7 0, L_0x7182dc0401c8;  1 drivers
v0x58451f834840_0 .net "clk", 0 0, v0x58451f8413d0_0;  alias, 1 drivers
v0x58451f83ecb0_1 .array/port v0x58451f83ecb0, 1;
v0x58451f834910_0 .net "data_in", 15 0, v0x58451f83ecb0_1;  1 drivers
v0x58451f8349e0_0 .net "event_out", 1 0, v0x58451f8324f0_0;  1 drivers
v0x58451f834a80_0 .var "last_threshold_in", 15 0;
v0x58451f834b20_0 .net "rst", 0 0, L_0x58451f7fa870;  alias, 1 drivers
v0x58451f834bc0_0 .net "spike_detected_internal", 0 0, v0x58451f833eb0_0;  1 drivers
v0x58451f834c60_0 .net "spike_detection", 0 0, L_0x58451f7f9500;  1 drivers
L_0x7182dc040138 .functor BUFT 1, C4<0000000011111010>, C4<0>, C4<0>, C4<0>;
v0x58451f834db0_0 .net "threshold_in", 15 0, L_0x7182dc040138;  1 drivers
L_0x7182dc040210 .functor BUFT 1, C4<0000001111101000>, C4<0>, C4<0>, C4<0>;
v0x58451f834e70_0 .net "timeout_period_in", 15 0, L_0x7182dc040210;  1 drivers
S_0x58451f831190 .scope module, "classifier_instance" "classifier" 6 27, 7 2 0, S_0x58451f830e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "current_detection";
    .port_info 3 /OUTPUT 2 "event_out";
    .port_info 4 /INPUT 8 "class_a_thresh_in";
    .port_info 5 /INPUT 8 "class_b_thresh_in";
    .port_info 6 /INPUT 16 "timeout_period_in";
P_0x58451f831390 .param/l "COUNTER_CONFIRMATION_A_THRESH" 1 7 21, +C4<00000000000000000000000000000100>;
P_0x58451f8313d0 .param/l "COUNTER_CONFIRMATION_B_THRESH" 1 7 22, +C4<00000000000000000000000000000001>;
P_0x58451f831410 .param/l "DECAY_STEP_PERIOD" 1 7 20, +C4<0000000000000000000000000000000000000000000000000011111010000000>;
P_0x58451f831450 .param/l "EVENT_A" 1 7 14, C4<10>;
P_0x58451f831490 .param/l "EVENT_B" 1 7 13, C4<01>;
P_0x58451f8314d0 .param/l "EVENT_C" 1 7 12, C4<00>;
P_0x58451f831510 .param/l "ICTAL_REFRACTORY_PERIOD" 1 7 19, +C4<0000000000000000000000000000000000000000000000000100111000100000>;
P_0x58451f831550 .param/l "MAX_EXCITABILITY" 1 7 17, +C4<00000000000000000000000001100100>;
P_0x58451f831590 .param/l "SAMPLE_RATE" 1 7 16, +C4<00000000000000000000011111010000>;
P_0x58451f8315d0 .param/l "SATURATION_EXCITABILITY" 1 7 18, +C4<00000000000000000000000000001010>;
v0x58451f831d10_0 .net "class_a_thresh_in", 7 0, L_0x7182dc040180;  alias, 1 drivers
v0x58451f831df0_0 .var "class_a_threshold", 31 0;
v0x58451f831ed0_0 .net "class_b_thresh_in", 7 0, L_0x7182dc0401c8;  alias, 1 drivers
v0x58451f831fc0_0 .var "class_b_threshold", 31 0;
v0x58451f8320a0_0 .net "clk", 0 0, v0x58451f8413d0_0;  alias, 1 drivers
v0x58451f832190_0 .var "counter_confirmation_a", 31 0;
v0x58451f832270_0 .var "counter_confirmation_b", 31 0;
v0x58451f832350_0 .net "current_detection", 0 0, v0x58451f833eb0_0;  alias, 1 drivers
v0x58451f832410_0 .var "current_event", 1 0;
v0x58451f8324f0_0 .var "event_out", 1 0;
v0x58451f8325d0_0 .var "event_start", 31 0;
v0x58451f8326b0_0 .var "excitability", 31 0;
v0x58451f832790_0 .var "k", 31 0;
v0x58451f832870_0 .var "last_a_section_end", 31 0;
v0x58451f832950_0 .var "last_b_section_end", 31 0;
v0x58451f832a30_0 .var "last_event_sample_count", 31 0;
v0x58451f832b10_0 .var "last_peak_sample_count", 31 0;
v0x58451f832bf0_0 .var "previous_event", 1 0;
v0x58451f832cd0_0 .net "reset", 0 0, L_0x58451f7fa870;  alias, 1 drivers
v0x58451f832d70_0 .var "sample_count", 31 0;
v0x58451f832e50_0 .var "timeout_period", 31 0;
v0x58451f832f30_0 .net "timeout_period_in", 15 0, L_0x7182dc040210;  alias, 1 drivers
S_0x58451f8330f0 .scope module, "spike_detector_instance" "ado" 6 18, 8 1 0, S_0x58451f830e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 16 "threshold_in";
    .port_info 4 /OUTPUT 1 "spike_detected";
P_0x58451f8332a0 .param/l "OPERATION" 1 8 11, C4<1>;
P_0x58451f8332e0 .param/l "REFRACTORY_SAMPLES" 1 8 17, +C4<00000000000000000000000011111010>;
P_0x58451f833320 .param/l "SAMPLE_RATE_HZ" 1 8 16, +C4<00000000000000000000011111010000>;
P_0x58451f833360 .param/l "TRAINING" 1 8 10, C4<0>;
v0x58451f833950_0 .var/s "ado", 15 0;
v0x58451f833a50_0 .net "clk", 0 0, v0x58451f8413d0_0;  alias, 1 drivers
v0x58451f833b10_0 .net "data_in", 15 0, v0x58451f83ecb0_1;  alias, 1 drivers
v0x58451f833be0_0 .var "in_refractory", 0 0;
v0x58451f833ca0_0 .var "refractory_counter", 31 0;
v0x58451f833d80_0 .net "rst", 0 0, L_0x58451f7fa870;  alias, 1 drivers
v0x58451f833eb0_0 .var "spike_detected", 0 0;
v0x58451f833f50_0 .var "state", 0 0;
v0x58451f833ff0_0 .var/s "threshold", 15 0;
v0x58451f834160_0 .net "threshold_in", 15 0, L_0x7182dc040138;  alias, 1 drivers
v0x58451f834240_0 .var/s "x1", 15 0;
v0x58451f834320_0 .var/s "x2", 15 0;
v0x58451f834400_0 .var/s "x3", 15 0;
v0x58451f8344e0_0 .var/s "x4", 15 0;
S_0x58451f833590 .scope function.vec4.u16, "abs_val" "abs_val" 8 27, 8 27 0, S_0x58451f8330f0;
 .timescale 0 0;
; Variable abs_val is vec4 return value of scope S_0x58451f833590
v0x58451f833870_0 .var/s "val", 15 0;
TD_tb_tt_module.dut.u_processing.G_PU\x5B1\x5D.u_proc.spike_detector_instance.abs_val ;
    %load/vec4 v0x58451f833870_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x58451f833870_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x58451f833870_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %ret/vec4 0, 0, 16;  Assign to abs_val (store_vec4_to_lval)
    %end;
S_0x58451f835040 .scope generate, "G_PU[2]" "G_PU[2]" 5 95, 5 95 0, S_0x58451f807ff0;
 .timescale 0 0;
P_0x58451f835220 .param/l "GIDX" 1 5 96, +C4<00000000000000000000000000000010>;
P_0x58451f835260 .param/l "gi" 1 5 95, +C4<010>;
S_0x58451f835430 .scope module, "u_proc" "processing_unit" 5 98, 6 1 0, S_0x58451f835040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 16 "threshold_in";
    .port_info 4 /INPUT 8 "class_a_thresh_in";
    .port_info 5 /INPUT 8 "class_b_thresh_in";
    .port_info 6 /INPUT 16 "timeout_period_in";
    .port_info 7 /OUTPUT 1 "spike_detection";
    .port_info 8 /OUTPUT 2 "event_out";
L_0x58451f7ee0c0 .functor BUFZ 1, v0x58451f838460_0, C4<0>, C4<0>, C4<0>;
L_0x7182dc0402a0 .functor BUFT 1, C4<00001010>, C4<0>, C4<0>, C4<0>;
v0x58451f838bb0_0 .net "class_a_thresh_in", 7 0, L_0x7182dc0402a0;  1 drivers
L_0x7182dc0402e8 .functor BUFT 1, C4<00000101>, C4<0>, C4<0>, C4<0>;
v0x58451f838c90_0 .net "class_b_thresh_in", 7 0, L_0x7182dc0402e8;  1 drivers
v0x58451f838d60_0 .net "clk", 0 0, v0x58451f8413d0_0;  alias, 1 drivers
v0x58451f83ecb0_2 .array/port v0x58451f83ecb0, 2;
v0x58451f838f40_0 .net "data_in", 15 0, v0x58451f83ecb0_2;  1 drivers
v0x58451f839010_0 .net "event_out", 1 0, v0x58451f836aa0_0;  1 drivers
v0x58451f8390b0_0 .var "last_threshold_in", 15 0;
v0x58451f839150_0 .net "rst", 0 0, L_0x58451f7fa870;  alias, 1 drivers
v0x58451f839300_0 .net "spike_detected_internal", 0 0, v0x58451f838460_0;  1 drivers
v0x58451f8393f0_0 .net "spike_detection", 0 0, L_0x58451f7ee0c0;  1 drivers
L_0x7182dc040258 .functor BUFT 1, C4<0000000011111010>, C4<0>, C4<0>, C4<0>;
v0x58451f8394b0_0 .net "threshold_in", 15 0, L_0x7182dc040258;  1 drivers
L_0x7182dc040330 .functor BUFT 1, C4<0000001111101000>, C4<0>, C4<0>, C4<0>;
v0x58451f839570_0 .net "timeout_period_in", 15 0, L_0x7182dc040330;  1 drivers
S_0x58451f835740 .scope module, "classifier_instance" "classifier" 6 27, 7 2 0, S_0x58451f835430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "current_detection";
    .port_info 3 /OUTPUT 2 "event_out";
    .port_info 4 /INPUT 8 "class_a_thresh_in";
    .port_info 5 /INPUT 8 "class_b_thresh_in";
    .port_info 6 /INPUT 16 "timeout_period_in";
P_0x58451f835940 .param/l "COUNTER_CONFIRMATION_A_THRESH" 1 7 21, +C4<00000000000000000000000000000100>;
P_0x58451f835980 .param/l "COUNTER_CONFIRMATION_B_THRESH" 1 7 22, +C4<00000000000000000000000000000001>;
P_0x58451f8359c0 .param/l "DECAY_STEP_PERIOD" 1 7 20, +C4<0000000000000000000000000000000000000000000000000011111010000000>;
P_0x58451f835a00 .param/l "EVENT_A" 1 7 14, C4<10>;
P_0x58451f835a40 .param/l "EVENT_B" 1 7 13, C4<01>;
P_0x58451f835a80 .param/l "EVENT_C" 1 7 12, C4<00>;
P_0x58451f835ac0 .param/l "ICTAL_REFRACTORY_PERIOD" 1 7 19, +C4<0000000000000000000000000000000000000000000000000100111000100000>;
P_0x58451f835b00 .param/l "MAX_EXCITABILITY" 1 7 17, +C4<00000000000000000000000001100100>;
P_0x58451f835b40 .param/l "SAMPLE_RATE" 1 7 16, +C4<00000000000000000000011111010000>;
P_0x58451f835b80 .param/l "SATURATION_EXCITABILITY" 1 7 18, +C4<00000000000000000000000000001010>;
v0x58451f8362c0_0 .net "class_a_thresh_in", 7 0, L_0x7182dc0402a0;  alias, 1 drivers
v0x58451f8363a0_0 .var "class_a_threshold", 31 0;
v0x58451f836480_0 .net "class_b_thresh_in", 7 0, L_0x7182dc0402e8;  alias, 1 drivers
v0x58451f836570_0 .var "class_b_threshold", 31 0;
v0x58451f836650_0 .net "clk", 0 0, v0x58451f8413d0_0;  alias, 1 drivers
v0x58451f836740_0 .var "counter_confirmation_a", 31 0;
v0x58451f836820_0 .var "counter_confirmation_b", 31 0;
v0x58451f836900_0 .net "current_detection", 0 0, v0x58451f838460_0;  alias, 1 drivers
v0x58451f8369c0_0 .var "current_event", 1 0;
v0x58451f836aa0_0 .var "event_out", 1 0;
v0x58451f836b80_0 .var "event_start", 31 0;
v0x58451f836c60_0 .var "excitability", 31 0;
v0x58451f836d40_0 .var "k", 31 0;
v0x58451f836e20_0 .var "last_a_section_end", 31 0;
v0x58451f836f00_0 .var "last_b_section_end", 31 0;
v0x58451f836fe0_0 .var "last_event_sample_count", 31 0;
v0x58451f8370c0_0 .var "last_peak_sample_count", 31 0;
v0x58451f8371a0_0 .var "previous_event", 1 0;
v0x58451f837280_0 .net "reset", 0 0, L_0x58451f7fa870;  alias, 1 drivers
v0x58451f837320_0 .var "sample_count", 31 0;
v0x58451f837400_0 .var "timeout_period", 31 0;
v0x58451f8374e0_0 .net "timeout_period_in", 15 0, L_0x7182dc040330;  alias, 1 drivers
S_0x58451f8376e0 .scope module, "spike_detector_instance" "ado" 6 18, 8 1 0, S_0x58451f835430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 16 "threshold_in";
    .port_info 4 /OUTPUT 1 "spike_detected";
P_0x58451f837890 .param/l "OPERATION" 1 8 11, C4<1>;
P_0x58451f8378d0 .param/l "REFRACTORY_SAMPLES" 1 8 17, +C4<00000000000000000000000011111010>;
P_0x58451f837910 .param/l "SAMPLE_RATE_HZ" 1 8 16, +C4<00000000000000000000011111010000>;
P_0x58451f837950 .param/l "TRAINING" 1 8 10, C4<0>;
v0x58451f837f40_0 .var/s "ado", 15 0;
v0x58451f838040_0 .net "clk", 0 0, v0x58451f8413d0_0;  alias, 1 drivers
v0x58451f838100_0 .net "data_in", 15 0, v0x58451f83ecb0_2;  alias, 1 drivers
v0x58451f8381d0_0 .var "in_refractory", 0 0;
v0x58451f838290_0 .var "refractory_counter", 31 0;
v0x58451f8383c0_0 .net "rst", 0 0, L_0x58451f7fa870;  alias, 1 drivers
v0x58451f838460_0 .var "spike_detected", 0 0;
v0x58451f838500_0 .var "state", 0 0;
v0x58451f8385a0_0 .var/s "threshold", 15 0;
v0x58451f838680_0 .net "threshold_in", 15 0, L_0x7182dc040258;  alias, 1 drivers
v0x58451f838760_0 .var/s "x1", 15 0;
v0x58451f838840_0 .var/s "x2", 15 0;
v0x58451f838920_0 .var/s "x3", 15 0;
v0x58451f838a00_0 .var/s "x4", 15 0;
S_0x58451f837b80 .scope function.vec4.u16, "abs_val" "abs_val" 8 27, 8 27 0, S_0x58451f8376e0;
 .timescale 0 0;
; Variable abs_val is vec4 return value of scope S_0x58451f837b80
v0x58451f837e60_0 .var/s "val", 15 0;
TD_tb_tt_module.dut.u_processing.G_PU\x5B2\x5D.u_proc.spike_detector_instance.abs_val ;
    %load/vec4 v0x58451f837e60_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x58451f837e60_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x58451f837e60_0;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %ret/vec4 0, 0, 16;  Assign to abs_val (store_vec4_to_lval)
    %end;
S_0x58451f839740 .scope generate, "G_PU[3]" "G_PU[3]" 5 95, 5 95 0, S_0x58451f807ff0;
 .timescale 0 0;
P_0x58451f830d50 .param/l "GIDX" 1 5 96, +C4<00000000000000000000000000000011>;
P_0x58451f830d90 .param/l "gi" 1 5 95, +C4<011>;
S_0x58451f839a90 .scope module, "u_proc" "processing_unit" 5 98, 6 1 0, S_0x58451f839740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 16 "threshold_in";
    .port_info 4 /INPUT 8 "class_a_thresh_in";
    .port_info 5 /INPUT 8 "class_b_thresh_in";
    .port_info 6 /INPUT 16 "timeout_period_in";
    .port_info 7 /OUTPUT 1 "spike_detection";
    .port_info 8 /OUTPUT 2 "event_out";
L_0x58451f7e6440 .functor BUFZ 1, v0x58451f83cac0_0, C4<0>, C4<0>, C4<0>;
L_0x7182dc0403c0 .functor BUFT 1, C4<00001010>, C4<0>, C4<0>, C4<0>;
v0x58451f83d210_0 .net "class_a_thresh_in", 7 0, L_0x7182dc0403c0;  1 drivers
L_0x7182dc040408 .functor BUFT 1, C4<00000101>, C4<0>, C4<0>, C4<0>;
v0x58451f83d2f0_0 .net "class_b_thresh_in", 7 0, L_0x7182dc040408;  1 drivers
v0x58451f83d3c0_0 .net "clk", 0 0, v0x58451f8413d0_0;  alias, 1 drivers
v0x58451f83ecb0_3 .array/port v0x58451f83ecb0, 3;
v0x58451f83d490_0 .net "data_in", 15 0, v0x58451f83ecb0_3;  1 drivers
v0x58451f83d560_0 .net "event_out", 1 0, v0x58451f83b100_0;  1 drivers
v0x58451f83d600_0 .var "last_threshold_in", 15 0;
v0x58451f83d6a0_0 .net "rst", 0 0, L_0x58451f7fa870;  alias, 1 drivers
v0x58451f83d740_0 .net "spike_detected_internal", 0 0, v0x58451f83cac0_0;  1 drivers
v0x58451f83d830_0 .net "spike_detection", 0 0, L_0x58451f7e6440;  1 drivers
L_0x7182dc040378 .functor BUFT 1, C4<0000000011111010>, C4<0>, C4<0>, C4<0>;
v0x58451f83d980_0 .net "threshold_in", 15 0, L_0x7182dc040378;  1 drivers
L_0x7182dc040450 .functor BUFT 1, C4<0000001111101000>, C4<0>, C4<0>, C4<0>;
v0x58451f83da40_0 .net "timeout_period_in", 15 0, L_0x7182dc040450;  1 drivers
S_0x58451f839da0 .scope module, "classifier_instance" "classifier" 6 27, 7 2 0, S_0x58451f839a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "current_detection";
    .port_info 3 /OUTPUT 2 "event_out";
    .port_info 4 /INPUT 8 "class_a_thresh_in";
    .port_info 5 /INPUT 8 "class_b_thresh_in";
    .port_info 6 /INPUT 16 "timeout_period_in";
P_0x58451f839fa0 .param/l "COUNTER_CONFIRMATION_A_THRESH" 1 7 21, +C4<00000000000000000000000000000100>;
P_0x58451f839fe0 .param/l "COUNTER_CONFIRMATION_B_THRESH" 1 7 22, +C4<00000000000000000000000000000001>;
P_0x58451f83a020 .param/l "DECAY_STEP_PERIOD" 1 7 20, +C4<0000000000000000000000000000000000000000000000000011111010000000>;
P_0x58451f83a060 .param/l "EVENT_A" 1 7 14, C4<10>;
P_0x58451f83a0a0 .param/l "EVENT_B" 1 7 13, C4<01>;
P_0x58451f83a0e0 .param/l "EVENT_C" 1 7 12, C4<00>;
P_0x58451f83a120 .param/l "ICTAL_REFRACTORY_PERIOD" 1 7 19, +C4<0000000000000000000000000000000000000000000000000100111000100000>;
P_0x58451f83a160 .param/l "MAX_EXCITABILITY" 1 7 17, +C4<00000000000000000000000001100100>;
P_0x58451f83a1a0 .param/l "SAMPLE_RATE" 1 7 16, +C4<00000000000000000000011111010000>;
P_0x58451f83a1e0 .param/l "SATURATION_EXCITABILITY" 1 7 18, +C4<00000000000000000000000000001010>;
v0x58451f83a920_0 .net "class_a_thresh_in", 7 0, L_0x7182dc0403c0;  alias, 1 drivers
v0x58451f83aa00_0 .var "class_a_threshold", 31 0;
v0x58451f83aae0_0 .net "class_b_thresh_in", 7 0, L_0x7182dc040408;  alias, 1 drivers
v0x58451f83abd0_0 .var "class_b_threshold", 31 0;
v0x58451f83acb0_0 .net "clk", 0 0, v0x58451f8413d0_0;  alias, 1 drivers
v0x58451f83ada0_0 .var "counter_confirmation_a", 31 0;
v0x58451f83ae80_0 .var "counter_confirmation_b", 31 0;
v0x58451f83af60_0 .net "current_detection", 0 0, v0x58451f83cac0_0;  alias, 1 drivers
v0x58451f83b020_0 .var "current_event", 1 0;
v0x58451f83b100_0 .var "event_out", 1 0;
v0x58451f83b1e0_0 .var "event_start", 31 0;
v0x58451f83b2c0_0 .var "excitability", 31 0;
v0x58451f83b3a0_0 .var "k", 31 0;
v0x58451f83b480_0 .var "last_a_section_end", 31 0;
v0x58451f83b560_0 .var "last_b_section_end", 31 0;
v0x58451f83b640_0 .var "last_event_sample_count", 31 0;
v0x58451f83b720_0 .var "last_peak_sample_count", 31 0;
v0x58451f83b800_0 .var "previous_event", 1 0;
v0x58451f83b8e0_0 .net "reset", 0 0, L_0x58451f7fa870;  alias, 1 drivers
v0x58451f83b980_0 .var "sample_count", 31 0;
v0x58451f83ba60_0 .var "timeout_period", 31 0;
v0x58451f83bb40_0 .net "timeout_period_in", 15 0, L_0x7182dc040450;  alias, 1 drivers
S_0x58451f83bd40 .scope module, "spike_detector_instance" "ado" 6 18, 8 1 0, S_0x58451f839a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 16 "threshold_in";
    .port_info 4 /OUTPUT 1 "spike_detected";
P_0x58451f83bef0 .param/l "OPERATION" 1 8 11, C4<1>;
P_0x58451f83bf30 .param/l "REFRACTORY_SAMPLES" 1 8 17, +C4<00000000000000000000000011111010>;
P_0x58451f83bf70 .param/l "SAMPLE_RATE_HZ" 1 8 16, +C4<00000000000000000000011111010000>;
P_0x58451f83bfb0 .param/l "TRAINING" 1 8 10, C4<0>;
v0x58451f83c5a0_0 .var/s "ado", 15 0;
v0x58451f83c6a0_0 .net "clk", 0 0, v0x58451f8413d0_0;  alias, 1 drivers
v0x58451f83c760_0 .net "data_in", 15 0, v0x58451f83ecb0_3;  alias, 1 drivers
v0x58451f83c830_0 .var "in_refractory", 0 0;
v0x58451f83c8f0_0 .var "refractory_counter", 31 0;
v0x58451f83ca20_0 .net "rst", 0 0, L_0x58451f7fa870;  alias, 1 drivers
v0x58451f83cac0_0 .var "spike_detected", 0 0;
v0x58451f83cb60_0 .var "state", 0 0;
v0x58451f83cc00_0 .var/s "threshold", 15 0;
v0x58451f83cce0_0 .net "threshold_in", 15 0, L_0x7182dc040378;  alias, 1 drivers
v0x58451f83cdc0_0 .var/s "x1", 15 0;
v0x58451f83cea0_0 .var/s "x2", 15 0;
v0x58451f83cf80_0 .var/s "x3", 15 0;
v0x58451f83d060_0 .var/s "x4", 15 0;
S_0x58451f83c1e0 .scope function.vec4.u16, "abs_val" "abs_val" 8 27, 8 27 0, S_0x58451f83bd40;
 .timescale 0 0;
; Variable abs_val is vec4 return value of scope S_0x58451f83c1e0
v0x58451f83c4c0_0 .var/s "val", 15 0;
TD_tb_tt_module.dut.u_processing.G_PU\x5B3\x5D.u_proc.spike_detector_instance.abs_val ;
    %load/vec4 v0x58451f83c4c0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.6, 8;
    %load/vec4 v0x58451f83c4c0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x58451f83c4c0_0;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %ret/vec4 0, 0, 16;  Assign to abs_val (store_vec4_to_lval)
    %end;
S_0x58451f83dc10 .scope module, "u_ram16" "RAM16" 5 26, 9 2 0, S_0x58451f807ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "READ";
    .port_info 3 /INPUT 1 "WRITE";
    .port_info 4 /OUTPUT 1 "FULL";
    .port_info 5 /INPUT 2 "A";
    .port_info 6 /INPUT 16 "Di";
    .port_info 7 /OUTPUT 16 "Do";
P_0x58451f83ddf0 .param/l "ADDR_WIDTH" 0 9 3, +C4<00000000000000000000000000000010>;
P_0x58451f83de30 .param/l "DEPTH" 1 9 16, +C4<0000000000000000000000000000000100>;
v0x58451f83e030_0 .net "A", 1 0, v0x58451f83f100_0;  1 drivers
v0x58451f83e130_0 .net "CLK", 0 0, v0x58451f8413d0_0;  alias, 1 drivers
v0x58451f83e1f0_0 .net "Di", 15 0, v0x58451f840af0_0;  alias, 1 drivers
v0x58451f83e2c0_0 .var "Do", 15 0;
v0x58451f83e3a0_0 .var "FULL", 0 0;
v0x58451f83e4b0 .array "RAM", 3 0, 15 0;
v0x58451f83e570_0 .net "READ", 0 0, v0x58451f83f2f0_0;  1 drivers
v0x58451f83e630_0 .net "RST", 0 0, L_0x58451f7fa870;  alias, 1 drivers
v0x58451f83e6d0_0 .net "WRITE", 0 0, v0x58451f840bb0_0;  alias, 1 drivers
v0x58451f83e790_0 .var/i "j", 31 0;
v0x58451f83e870_0 .var "wr_addr", 1 0;
    .scope S_0x58451f82ec90;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58451f82f790_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58451f82f6f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x58451f82ec90;
T_5 ;
    %wait E_0x58451f7607c0;
    %load/vec4 v0x58451f82f8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f82fc40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f82fd20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f82fe00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f82fee0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f82f490_0, 0;
    %pushi/vec4 500, 0, 16;
    %assign/vec4 v0x58451f82faa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f82fa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f82f960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f82f790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f82f6f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x58451f82fd20_0;
    %assign/vec4 v0x58451f82fc40_0, 0;
    %load/vec4 v0x58451f82fe00_0;
    %assign/vec4 v0x58451f82fd20_0, 0;
    %load/vec4 v0x58451f82fee0_0;
    %assign/vec4 v0x58451f82fe00_0, 0;
    %load/vec4 v0x58451f82f650_0;
    %assign/vec4 v0x58451f82fee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f82f960_0, 0;
    %load/vec4 v0x58451f82f6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x58451f82f790_0;
    %cmpi/u 250, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f82f6f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f82f790_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x58451f82f790_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f82f790_0, 0;
T_5.5 ;
T_5.2 ;
    %load/vec4 v0x58451f82fa00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 500, 0, 16;
    %assign/vec4 v0x58451f82faa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f82fa00_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x58451f82fb60_0;
    %assign/vec4 v0x58451f82faa0_0, 0;
    %load/vec4 v0x58451f82fee0_0;
    %load/vec4 v0x58451f82fc40_0;
    %sub;
    %store/vec4 v0x58451f82f3b0_0, 0, 16;
    %callf/vec4 TD_tb_tt_module.dut.u_processing.G_PU\x5B0\x5D.u_proc.spike_detector_instance.abs_val, S_0x58451f82f0d0;
    %assign/vec4 v0x58451f82f490_0, 0;
    %load/vec4 v0x58451f82faa0_0;
    %load/vec4 v0x58451f82f490_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x58451f82f6f0_0;
    %nor/r;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f82f960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f82f6f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f82f790_0, 0;
T_5.9 ;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x58451f807620;
T_6 ;
    %wait E_0x58451f7607c0;
    %load/vec4 v0x58451f82e850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f82df90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f82e770_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x58451f7e65a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x58451f7ece70_0, 0;
    %pushi/vec4 10000, 0, 32;
    %assign/vec4 v0x58451f82e9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f82e230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f82e910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f82e690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f82e5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f7d9fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f7da0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f82e3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f82e4d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f82e150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f82e070_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x58451f7ee1e0_0;
    %pad/u 32;
    %assign/vec4 v0x58451f7e65a0_0, 0;
    %load/vec4 v0x58451f7e66a0_0;
    %pad/u 32;
    %assign/vec4 v0x58451f7ece70_0, 0;
    %load/vec4 v0x58451f82ead0_0;
    %pad/u 32;
    %assign/vec4 v0x58451f82e9f0_0, 0;
    %load/vec4 v0x58451f82e910_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f82e910_0, 0;
    %load/vec4 v0x58451f82ded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x58451f82e230_0;
    %addi 100, 0, 32;
    %assign/vec4 v0x58451f82e230_0, 0;
    %load/vec4 v0x58451f82e230_0;
    %cmpi/u 1000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.4, 5;
    %pushi/vec4 1000, 0, 32;
    %assign/vec4 v0x58451f82e230_0, 0;
T_6.4 ;
    %load/vec4 v0x58451f82e910_0;
    %assign/vec4 v0x58451f82e5b0_0, 0;
    %load/vec4 v0x58451f82e910_0;
    %assign/vec4 v0x58451f82e690_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x58451f82e910_0;
    %load/vec4 v0x58451f82e690_0;
    %sub;
    %store/vec4 v0x58451f82e310_0, 0, 32;
    %load/vec4 v0x58451f82e310_0;
    %pad/u 64;
    %cmpi/u 16000, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f82e230_0, 0;
T_6.6 ;
T_6.3 ;
    %load/vec4 v0x58451f82e9f0_0;
    %load/vec4 v0x58451f82e910_0;
    %load/vec4 v0x58451f82e5b0_0;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_6.10, 5;
    %load/vec4 v0x58451f82e230_0;
    %load/vec4 v0x58451f7ece70_0;
    %muli 100, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f82df90_0, 0;
T_6.8 ;
    %load/vec4 v0x58451f7e65a0_0;
    %muli 100, 0, 32;
    %load/vec4 v0x58451f82e230_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.11, 5;
    %load/vec4 v0x58451f7d9fd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f7d9fd0_0, 0;
    %load/vec4 v0x58451f7d9fd0_0;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.13, 5;
    %load/vec4 v0x58451f82df90_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_6.15, 4;
    %load/vec4 v0x58451f82df90_0;
    %assign/vec4 v0x58451f82e770_0, 0;
    %load/vec4 v0x58451f82e910_0;
    %assign/vec4 v0x58451f82e150_0, 0;
T_6.15 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x58451f82df90_0, 0;
T_6.13 ;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x58451f7ece70_0;
    %muli 100, 0, 32;
    %load/vec4 v0x58451f82e230_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.17, 5;
    %load/vec4 v0x58451f82df90_0;
    %cmpi/ne 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.21, 4;
    %pushi/vec4 20000, 0, 64;
    %load/vec4 v0x58451f82e910_0;
    %pad/u 64;
    %load/vec4 v0x58451f82e3f0_0;
    %pad/u 64;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.19, 8;
    %load/vec4 v0x58451f82df90_0;
    %assign/vec4 v0x58451f82e770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x58451f82df90_0, 0;
    %load/vec4 v0x58451f82e910_0;
    %assign/vec4 v0x58451f82e150_0, 0;
    %jmp T_6.20;
T_6.19 ;
    %load/vec4 v0x58451f7da0d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f7da0d0_0, 0;
T_6.20 ;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v0x58451f82df90_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.24, 4;
    %pushi/vec4 20000, 0, 64;
    %load/vec4 v0x58451f82e910_0;
    %pad/u 64;
    %load/vec4 v0x58451f82e3f0_0;
    %pad/u 64;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %load/vec4 v0x58451f7ece70_0;
    %muli 100, 0, 32;
    %load/vec4 v0x58451f82e230_0;
    %cmp/u;
    %jmp/0xz  T_6.25, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x58451f82df90_0, 0;
    %jmp T_6.26;
T_6.25 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f82df90_0, 0;
T_6.26 ;
    %jmp T_6.23;
T_6.22 ;
    %load/vec4 v0x58451f82e770_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_6.27, 4;
    %load/vec4 v0x58451f82e230_0;
    %load/vec4 v0x58451f7ece70_0;
    %muli 100, 0, 32;
    %cmp/u;
    %jmp/0xz  T_6.29, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f7d9fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f7da0d0_0, 0;
T_6.29 ;
    %load/vec4 v0x58451f82df90_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.31, 4;
    %load/vec4 v0x58451f82e910_0;
    %assign/vec4 v0x58451f82e4d0_0, 0;
    %jmp T_6.32;
T_6.31 ;
    %load/vec4 v0x58451f82df90_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.33, 4;
    %load/vec4 v0x58451f82e910_0;
    %assign/vec4 v0x58451f82e3f0_0, 0;
T_6.33 ;
T_6.32 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f82e770_0, 0;
T_6.27 ;
    %load/vec4 v0x58451f82e230_0;
    %load/vec4 v0x58451f7ece70_0;
    %muli 100, 0, 32;
    %cmp/u;
    %jmp/0xz  T_6.35, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f82df90_0, 0;
T_6.35 ;
T_6.23 ;
T_6.18 ;
T_6.12 ;
    %load/vec4 v0x58451f82df90_0;
    %assign/vec4 v0x58451f82e070_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x58451f807910;
T_7 ;
    %wait E_0x58451f782a00;
    %load/vec4 v0x58451f830510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x58451f830840_0;
    %load/vec4 v0x58451f830470_0;
    %cmp/ne;
    %jmp/0xz  T_7.2, 6;
    %vpi_call/w 6 44 "$display", "DEBUG: threshold_in = %h at time %t", v0x58451f830840_0, $time {0 0 0};
    %load/vec4 v0x58451f830840_0;
    %assign/vec4 v0x58451f830470_0, 0;
T_7.2 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x58451f830470_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x58451f8330f0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58451f833ca0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58451f833be0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x58451f8330f0;
T_9 ;
    %wait E_0x58451f7607c0;
    %load/vec4 v0x58451f833d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f834240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f834320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f834400_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f8344e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f833950_0, 0;
    %pushi/vec4 500, 0, 16;
    %assign/vec4 v0x58451f833ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f833f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f833eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f833ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f833be0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x58451f834320_0;
    %assign/vec4 v0x58451f834240_0, 0;
    %load/vec4 v0x58451f834400_0;
    %assign/vec4 v0x58451f834320_0, 0;
    %load/vec4 v0x58451f8344e0_0;
    %assign/vec4 v0x58451f834400_0, 0;
    %load/vec4 v0x58451f833b10_0;
    %assign/vec4 v0x58451f8344e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f833eb0_0, 0;
    %load/vec4 v0x58451f833be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x58451f833ca0_0;
    %cmpi/u 250, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f833be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f833ca0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x58451f833ca0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f833ca0_0, 0;
T_9.5 ;
T_9.2 ;
    %load/vec4 v0x58451f833f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 500, 0, 16;
    %assign/vec4 v0x58451f833ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f833f50_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x58451f834160_0;
    %assign/vec4 v0x58451f833ff0_0, 0;
    %load/vec4 v0x58451f8344e0_0;
    %load/vec4 v0x58451f834240_0;
    %sub;
    %store/vec4 v0x58451f833870_0, 0, 16;
    %callf/vec4 TD_tb_tt_module.dut.u_processing.G_PU\x5B1\x5D.u_proc.spike_detector_instance.abs_val, S_0x58451f833590;
    %assign/vec4 v0x58451f833950_0, 0;
    %load/vec4 v0x58451f833ff0_0;
    %load/vec4 v0x58451f833950_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_9.11, 5;
    %load/vec4 v0x58451f833be0_0;
    %nor/r;
    %and;
T_9.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f833eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f833be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f833ca0_0, 0;
T_9.9 ;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x58451f831190;
T_10 ;
    %wait E_0x58451f7607c0;
    %load/vec4 v0x58451f832cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f832410_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f832bf0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x58451f831df0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x58451f831fc0_0, 0;
    %pushi/vec4 10000, 0, 32;
    %assign/vec4 v0x58451f832e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f8326b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f832d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f832b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f832a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f832190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f832270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f832870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f832950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f8325d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f8324f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x58451f831d10_0;
    %pad/u 32;
    %assign/vec4 v0x58451f831df0_0, 0;
    %load/vec4 v0x58451f831ed0_0;
    %pad/u 32;
    %assign/vec4 v0x58451f831fc0_0, 0;
    %load/vec4 v0x58451f832f30_0;
    %pad/u 32;
    %assign/vec4 v0x58451f832e50_0, 0;
    %load/vec4 v0x58451f832d70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f832d70_0, 0;
    %load/vec4 v0x58451f832350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x58451f8326b0_0;
    %addi 100, 0, 32;
    %assign/vec4 v0x58451f8326b0_0, 0;
    %load/vec4 v0x58451f8326b0_0;
    %cmpi/u 1000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_10.4, 5;
    %pushi/vec4 1000, 0, 32;
    %assign/vec4 v0x58451f8326b0_0, 0;
T_10.4 ;
    %load/vec4 v0x58451f832d70_0;
    %assign/vec4 v0x58451f832a30_0, 0;
    %load/vec4 v0x58451f832d70_0;
    %assign/vec4 v0x58451f832b10_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x58451f832d70_0;
    %load/vec4 v0x58451f832b10_0;
    %sub;
    %store/vec4 v0x58451f832790_0, 0, 32;
    %load/vec4 v0x58451f832790_0;
    %pad/u 64;
    %cmpi/u 16000, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f8326b0_0, 0;
T_10.6 ;
T_10.3 ;
    %load/vec4 v0x58451f832e50_0;
    %load/vec4 v0x58451f832d70_0;
    %load/vec4 v0x58451f832a30_0;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_10.10, 5;
    %load/vec4 v0x58451f8326b0_0;
    %load/vec4 v0x58451f831fc0_0;
    %muli 100, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_10.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f832410_0, 0;
T_10.8 ;
    %load/vec4 v0x58451f831df0_0;
    %muli 100, 0, 32;
    %load/vec4 v0x58451f8326b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.11, 5;
    %load/vec4 v0x58451f832190_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f832190_0, 0;
    %load/vec4 v0x58451f832190_0;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_10.13, 5;
    %load/vec4 v0x58451f832410_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_10.15, 4;
    %load/vec4 v0x58451f832410_0;
    %assign/vec4 v0x58451f832bf0_0, 0;
    %load/vec4 v0x58451f832d70_0;
    %assign/vec4 v0x58451f8325d0_0, 0;
T_10.15 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x58451f832410_0, 0;
T_10.13 ;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x58451f831fc0_0;
    %muli 100, 0, 32;
    %load/vec4 v0x58451f8326b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.17, 5;
    %load/vec4 v0x58451f832410_0;
    %cmpi/ne 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.21, 4;
    %pushi/vec4 20000, 0, 64;
    %load/vec4 v0x58451f832d70_0;
    %pad/u 64;
    %load/vec4 v0x58451f832870_0;
    %pad/u 64;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_10.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.19, 8;
    %load/vec4 v0x58451f832410_0;
    %assign/vec4 v0x58451f832bf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x58451f832410_0, 0;
    %load/vec4 v0x58451f832d70_0;
    %assign/vec4 v0x58451f8325d0_0, 0;
    %jmp T_10.20;
T_10.19 ;
    %load/vec4 v0x58451f832270_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f832270_0, 0;
T_10.20 ;
    %jmp T_10.18;
T_10.17 ;
    %load/vec4 v0x58451f832410_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.24, 4;
    %pushi/vec4 20000, 0, 64;
    %load/vec4 v0x58451f832d70_0;
    %pad/u 64;
    %load/vec4 v0x58451f832870_0;
    %pad/u 64;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_10.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %load/vec4 v0x58451f831fc0_0;
    %muli 100, 0, 32;
    %load/vec4 v0x58451f8326b0_0;
    %cmp/u;
    %jmp/0xz  T_10.25, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x58451f832410_0, 0;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f832410_0, 0;
T_10.26 ;
    %jmp T_10.23;
T_10.22 ;
    %load/vec4 v0x58451f832bf0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0x58451f8326b0_0;
    %load/vec4 v0x58451f831fc0_0;
    %muli 100, 0, 32;
    %cmp/u;
    %jmp/0xz  T_10.29, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f832190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f832270_0, 0;
T_10.29 ;
    %load/vec4 v0x58451f832410_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.31, 4;
    %load/vec4 v0x58451f832d70_0;
    %assign/vec4 v0x58451f832950_0, 0;
    %jmp T_10.32;
T_10.31 ;
    %load/vec4 v0x58451f832410_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.33, 4;
    %load/vec4 v0x58451f832d70_0;
    %assign/vec4 v0x58451f832870_0, 0;
T_10.33 ;
T_10.32 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f832bf0_0, 0;
T_10.27 ;
    %load/vec4 v0x58451f8326b0_0;
    %load/vec4 v0x58451f831fc0_0;
    %muli 100, 0, 32;
    %cmp/u;
    %jmp/0xz  T_10.35, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f832410_0, 0;
T_10.35 ;
T_10.23 ;
T_10.18 ;
T_10.12 ;
    %load/vec4 v0x58451f832410_0;
    %assign/vec4 v0x58451f8324f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x58451f830e80;
T_11 ;
    %wait E_0x58451f782a00;
    %load/vec4 v0x58451f834b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x58451f834db0_0;
    %load/vec4 v0x58451f834a80_0;
    %cmp/ne;
    %jmp/0xz  T_11.2, 6;
    %vpi_call/w 6 44 "$display", "DEBUG: threshold_in = %h at time %t", v0x58451f834db0_0, $time {0 0 0};
    %load/vec4 v0x58451f834db0_0;
    %assign/vec4 v0x58451f834a80_0, 0;
T_11.2 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x58451f834a80_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x58451f8376e0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58451f838290_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58451f8381d0_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0x58451f8376e0;
T_13 ;
    %wait E_0x58451f7607c0;
    %load/vec4 v0x58451f8383c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f838760_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f838840_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f838920_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f838a00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f837f40_0, 0;
    %pushi/vec4 500, 0, 16;
    %assign/vec4 v0x58451f8385a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f838500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f838460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f838290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f8381d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x58451f838840_0;
    %assign/vec4 v0x58451f838760_0, 0;
    %load/vec4 v0x58451f838920_0;
    %assign/vec4 v0x58451f838840_0, 0;
    %load/vec4 v0x58451f838a00_0;
    %assign/vec4 v0x58451f838920_0, 0;
    %load/vec4 v0x58451f838100_0;
    %assign/vec4 v0x58451f838a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f838460_0, 0;
    %load/vec4 v0x58451f8381d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x58451f838290_0;
    %cmpi/u 250, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f8381d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f838290_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x58451f838290_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f838290_0, 0;
T_13.5 ;
T_13.2 ;
    %load/vec4 v0x58451f838500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %jmp T_13.8;
T_13.6 ;
    %pushi/vec4 500, 0, 16;
    %assign/vec4 v0x58451f8385a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f838500_0, 0;
    %jmp T_13.8;
T_13.7 ;
    %load/vec4 v0x58451f838680_0;
    %assign/vec4 v0x58451f8385a0_0, 0;
    %load/vec4 v0x58451f838a00_0;
    %load/vec4 v0x58451f838760_0;
    %sub;
    %store/vec4 v0x58451f837e60_0, 0, 16;
    %callf/vec4 TD_tb_tt_module.dut.u_processing.G_PU\x5B2\x5D.u_proc.spike_detector_instance.abs_val, S_0x58451f837b80;
    %assign/vec4 v0x58451f837f40_0, 0;
    %load/vec4 v0x58451f8385a0_0;
    %load/vec4 v0x58451f837f40_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_13.11, 5;
    %load/vec4 v0x58451f8381d0_0;
    %nor/r;
    %and;
T_13.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f838460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f8381d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f838290_0, 0;
T_13.9 ;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x58451f835740;
T_14 ;
    %wait E_0x58451f7607c0;
    %load/vec4 v0x58451f837280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f8369c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f8371a0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x58451f8363a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x58451f836570_0, 0;
    %pushi/vec4 10000, 0, 32;
    %assign/vec4 v0x58451f837400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f836c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f837320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f8370c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f836fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f836740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f836820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f836e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f836f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f836b80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f836aa0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x58451f8362c0_0;
    %pad/u 32;
    %assign/vec4 v0x58451f8363a0_0, 0;
    %load/vec4 v0x58451f836480_0;
    %pad/u 32;
    %assign/vec4 v0x58451f836570_0, 0;
    %load/vec4 v0x58451f8374e0_0;
    %pad/u 32;
    %assign/vec4 v0x58451f837400_0, 0;
    %load/vec4 v0x58451f837320_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f837320_0, 0;
    %load/vec4 v0x58451f836900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x58451f836c60_0;
    %addi 100, 0, 32;
    %assign/vec4 v0x58451f836c60_0, 0;
    %load/vec4 v0x58451f836c60_0;
    %cmpi/u 1000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_14.4, 5;
    %pushi/vec4 1000, 0, 32;
    %assign/vec4 v0x58451f836c60_0, 0;
T_14.4 ;
    %load/vec4 v0x58451f837320_0;
    %assign/vec4 v0x58451f836fe0_0, 0;
    %load/vec4 v0x58451f837320_0;
    %assign/vec4 v0x58451f8370c0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x58451f837320_0;
    %load/vec4 v0x58451f8370c0_0;
    %sub;
    %store/vec4 v0x58451f836d40_0, 0, 32;
    %load/vec4 v0x58451f836d40_0;
    %pad/u 64;
    %cmpi/u 16000, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f836c60_0, 0;
T_14.6 ;
T_14.3 ;
    %load/vec4 v0x58451f837400_0;
    %load/vec4 v0x58451f837320_0;
    %load/vec4 v0x58451f836fe0_0;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_14.10, 5;
    %load/vec4 v0x58451f836c60_0;
    %load/vec4 v0x58451f836570_0;
    %muli 100, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_14.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f8369c0_0, 0;
T_14.8 ;
    %load/vec4 v0x58451f8363a0_0;
    %muli 100, 0, 32;
    %load/vec4 v0x58451f836c60_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_14.11, 5;
    %load/vec4 v0x58451f836740_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f836740_0, 0;
    %load/vec4 v0x58451f836740_0;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_14.13, 5;
    %load/vec4 v0x58451f8369c0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_14.15, 4;
    %load/vec4 v0x58451f8369c0_0;
    %assign/vec4 v0x58451f8371a0_0, 0;
    %load/vec4 v0x58451f837320_0;
    %assign/vec4 v0x58451f836b80_0, 0;
T_14.15 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x58451f8369c0_0, 0;
T_14.13 ;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0x58451f836570_0;
    %muli 100, 0, 32;
    %load/vec4 v0x58451f836c60_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_14.17, 5;
    %load/vec4 v0x58451f8369c0_0;
    %cmpi/ne 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_14.21, 4;
    %pushi/vec4 20000, 0, 64;
    %load/vec4 v0x58451f837320_0;
    %pad/u 64;
    %load/vec4 v0x58451f836e20_0;
    %pad/u 64;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_14.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.19, 8;
    %load/vec4 v0x58451f8369c0_0;
    %assign/vec4 v0x58451f8371a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x58451f8369c0_0, 0;
    %load/vec4 v0x58451f837320_0;
    %assign/vec4 v0x58451f836b80_0, 0;
    %jmp T_14.20;
T_14.19 ;
    %load/vec4 v0x58451f836820_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f836820_0, 0;
T_14.20 ;
    %jmp T_14.18;
T_14.17 ;
    %load/vec4 v0x58451f8369c0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_14.24, 4;
    %pushi/vec4 20000, 0, 64;
    %load/vec4 v0x58451f837320_0;
    %pad/u 64;
    %load/vec4 v0x58451f836e20_0;
    %pad/u 64;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_14.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.22, 8;
    %load/vec4 v0x58451f836570_0;
    %muli 100, 0, 32;
    %load/vec4 v0x58451f836c60_0;
    %cmp/u;
    %jmp/0xz  T_14.25, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x58451f8369c0_0, 0;
    %jmp T_14.26;
T_14.25 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f8369c0_0, 0;
T_14.26 ;
    %jmp T_14.23;
T_14.22 ;
    %load/vec4 v0x58451f8371a0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_14.27, 4;
    %load/vec4 v0x58451f836c60_0;
    %load/vec4 v0x58451f836570_0;
    %muli 100, 0, 32;
    %cmp/u;
    %jmp/0xz  T_14.29, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f836740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f836820_0, 0;
T_14.29 ;
    %load/vec4 v0x58451f8369c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.31, 4;
    %load/vec4 v0x58451f837320_0;
    %assign/vec4 v0x58451f836f00_0, 0;
    %jmp T_14.32;
T_14.31 ;
    %load/vec4 v0x58451f8369c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.33, 4;
    %load/vec4 v0x58451f837320_0;
    %assign/vec4 v0x58451f836e20_0, 0;
T_14.33 ;
T_14.32 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f8371a0_0, 0;
T_14.27 ;
    %load/vec4 v0x58451f836c60_0;
    %load/vec4 v0x58451f836570_0;
    %muli 100, 0, 32;
    %cmp/u;
    %jmp/0xz  T_14.35, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f8369c0_0, 0;
T_14.35 ;
T_14.23 ;
T_14.18 ;
T_14.12 ;
    %load/vec4 v0x58451f8369c0_0;
    %assign/vec4 v0x58451f836aa0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x58451f835430;
T_15 ;
    %wait E_0x58451f782a00;
    %load/vec4 v0x58451f839150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x58451f8394b0_0;
    %load/vec4 v0x58451f8390b0_0;
    %cmp/ne;
    %jmp/0xz  T_15.2, 6;
    %vpi_call/w 6 44 "$display", "DEBUG: threshold_in = %h at time %t", v0x58451f8394b0_0, $time {0 0 0};
    %load/vec4 v0x58451f8394b0_0;
    %assign/vec4 v0x58451f8390b0_0, 0;
T_15.2 ;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x58451f8390b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x58451f83bd40;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58451f83c8f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58451f83c830_0, 0, 1;
    %end;
    .thread T_16, $init;
    .scope S_0x58451f83bd40;
T_17 ;
    %wait E_0x58451f7607c0;
    %load/vec4 v0x58451f83ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f83cdc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f83cea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f83cf80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f83d060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f83c5a0_0, 0;
    %pushi/vec4 500, 0, 16;
    %assign/vec4 v0x58451f83cc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f83cb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f83cac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f83c8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f83c830_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x58451f83cea0_0;
    %assign/vec4 v0x58451f83cdc0_0, 0;
    %load/vec4 v0x58451f83cf80_0;
    %assign/vec4 v0x58451f83cea0_0, 0;
    %load/vec4 v0x58451f83d060_0;
    %assign/vec4 v0x58451f83cf80_0, 0;
    %load/vec4 v0x58451f83c760_0;
    %assign/vec4 v0x58451f83d060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f83cac0_0, 0;
    %load/vec4 v0x58451f83c830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x58451f83c8f0_0;
    %cmpi/u 250, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_17.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f83c830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f83c8f0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x58451f83c8f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f83c8f0_0, 0;
T_17.5 ;
T_17.2 ;
    %load/vec4 v0x58451f83cb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.6 ;
    %pushi/vec4 500, 0, 16;
    %assign/vec4 v0x58451f83cc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f83cb60_0, 0;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v0x58451f83cce0_0;
    %assign/vec4 v0x58451f83cc00_0, 0;
    %load/vec4 v0x58451f83d060_0;
    %load/vec4 v0x58451f83cdc0_0;
    %sub;
    %store/vec4 v0x58451f83c4c0_0, 0, 16;
    %callf/vec4 TD_tb_tt_module.dut.u_processing.G_PU\x5B3\x5D.u_proc.spike_detector_instance.abs_val, S_0x58451f83c1e0;
    %assign/vec4 v0x58451f83c5a0_0, 0;
    %load/vec4 v0x58451f83cc00_0;
    %load/vec4 v0x58451f83c5a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_17.11, 5;
    %load/vec4 v0x58451f83c830_0;
    %nor/r;
    %and;
T_17.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f83cac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f83c830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f83c8f0_0, 0;
T_17.9 ;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x58451f839da0;
T_18 ;
    %wait E_0x58451f7607c0;
    %load/vec4 v0x58451f83b8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f83b020_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f83b800_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x58451f83aa00_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x58451f83abd0_0, 0;
    %pushi/vec4 10000, 0, 32;
    %assign/vec4 v0x58451f83ba60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f83b2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f83b980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f83b720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f83b640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f83ada0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f83ae80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f83b480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f83b560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f83b1e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f83b100_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x58451f83a920_0;
    %pad/u 32;
    %assign/vec4 v0x58451f83aa00_0, 0;
    %load/vec4 v0x58451f83aae0_0;
    %pad/u 32;
    %assign/vec4 v0x58451f83abd0_0, 0;
    %load/vec4 v0x58451f83bb40_0;
    %pad/u 32;
    %assign/vec4 v0x58451f83ba60_0, 0;
    %load/vec4 v0x58451f83b980_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f83b980_0, 0;
    %load/vec4 v0x58451f83af60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x58451f83b2c0_0;
    %addi 100, 0, 32;
    %assign/vec4 v0x58451f83b2c0_0, 0;
    %load/vec4 v0x58451f83b2c0_0;
    %cmpi/u 1000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.4, 5;
    %pushi/vec4 1000, 0, 32;
    %assign/vec4 v0x58451f83b2c0_0, 0;
T_18.4 ;
    %load/vec4 v0x58451f83b980_0;
    %assign/vec4 v0x58451f83b640_0, 0;
    %load/vec4 v0x58451f83b980_0;
    %assign/vec4 v0x58451f83b720_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x58451f83b980_0;
    %load/vec4 v0x58451f83b720_0;
    %sub;
    %store/vec4 v0x58451f83b3a0_0, 0, 32;
    %load/vec4 v0x58451f83b3a0_0;
    %pad/u 64;
    %cmpi/u 16000, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f83b2c0_0, 0;
T_18.6 ;
T_18.3 ;
    %load/vec4 v0x58451f83ba60_0;
    %load/vec4 v0x58451f83b980_0;
    %load/vec4 v0x58451f83b640_0;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_18.10, 5;
    %load/vec4 v0x58451f83b2c0_0;
    %load/vec4 v0x58451f83abd0_0;
    %muli 100, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_18.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f83b020_0, 0;
T_18.8 ;
    %load/vec4 v0x58451f83aa00_0;
    %muli 100, 0, 32;
    %load/vec4 v0x58451f83b2c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.11, 5;
    %load/vec4 v0x58451f83ada0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f83ada0_0, 0;
    %load/vec4 v0x58451f83ada0_0;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.13, 5;
    %load/vec4 v0x58451f83b020_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_18.15, 4;
    %load/vec4 v0x58451f83b020_0;
    %assign/vec4 v0x58451f83b800_0, 0;
    %load/vec4 v0x58451f83b980_0;
    %assign/vec4 v0x58451f83b1e0_0, 0;
T_18.15 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x58451f83b020_0, 0;
T_18.13 ;
    %jmp T_18.12;
T_18.11 ;
    %load/vec4 v0x58451f83abd0_0;
    %muli 100, 0, 32;
    %load/vec4 v0x58451f83b2c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.17, 5;
    %load/vec4 v0x58451f83b020_0;
    %cmpi/ne 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_18.21, 4;
    %pushi/vec4 20000, 0, 64;
    %load/vec4 v0x58451f83b980_0;
    %pad/u 64;
    %load/vec4 v0x58451f83b480_0;
    %pad/u 64;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_18.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.19, 8;
    %load/vec4 v0x58451f83b020_0;
    %assign/vec4 v0x58451f83b800_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x58451f83b020_0, 0;
    %load/vec4 v0x58451f83b980_0;
    %assign/vec4 v0x58451f83b1e0_0, 0;
    %jmp T_18.20;
T_18.19 ;
    %load/vec4 v0x58451f83ae80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58451f83ae80_0, 0;
T_18.20 ;
    %jmp T_18.18;
T_18.17 ;
    %load/vec4 v0x58451f83b020_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_18.24, 4;
    %pushi/vec4 20000, 0, 64;
    %load/vec4 v0x58451f83b980_0;
    %pad/u 64;
    %load/vec4 v0x58451f83b480_0;
    %pad/u 64;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_18.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.22, 8;
    %load/vec4 v0x58451f83abd0_0;
    %muli 100, 0, 32;
    %load/vec4 v0x58451f83b2c0_0;
    %cmp/u;
    %jmp/0xz  T_18.25, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x58451f83b020_0, 0;
    %jmp T_18.26;
T_18.25 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f83b020_0, 0;
T_18.26 ;
    %jmp T_18.23;
T_18.22 ;
    %load/vec4 v0x58451f83b800_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_18.27, 4;
    %load/vec4 v0x58451f83b2c0_0;
    %load/vec4 v0x58451f83abd0_0;
    %muli 100, 0, 32;
    %cmp/u;
    %jmp/0xz  T_18.29, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f83ada0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58451f83ae80_0, 0;
T_18.29 ;
    %load/vec4 v0x58451f83b020_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_18.31, 4;
    %load/vec4 v0x58451f83b980_0;
    %assign/vec4 v0x58451f83b560_0, 0;
    %jmp T_18.32;
T_18.31 ;
    %load/vec4 v0x58451f83b020_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_18.33, 4;
    %load/vec4 v0x58451f83b980_0;
    %assign/vec4 v0x58451f83b480_0, 0;
T_18.33 ;
T_18.32 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f83b800_0, 0;
T_18.27 ;
    %load/vec4 v0x58451f83b2c0_0;
    %load/vec4 v0x58451f83abd0_0;
    %muli 100, 0, 32;
    %cmp/u;
    %jmp/0xz  T_18.35, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f83b020_0, 0;
T_18.35 ;
T_18.23 ;
T_18.18 ;
T_18.12 ;
    %load/vec4 v0x58451f83b020_0;
    %assign/vec4 v0x58451f83b100_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x58451f839a90;
T_19 ;
    %wait E_0x58451f782a00;
    %load/vec4 v0x58451f83d6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x58451f83d980_0;
    %load/vec4 v0x58451f83d600_0;
    %cmp/ne;
    %jmp/0xz  T_19.2, 6;
    %vpi_call/w 6 44 "$display", "DEBUG: threshold_in = %h at time %t", v0x58451f83d980_0, $time {0 0 0};
    %load/vec4 v0x58451f83d980_0;
    %assign/vec4 v0x58451f83d600_0, 0;
T_19.2 ;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x58451f83d600_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x58451f83dc10;
T_20 ;
    %wait E_0x58451f782a00;
    %load/vec4 v0x58451f83e630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58451f83e790_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x58451f83e790_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x58451f83e790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58451f83e4b0, 0, 4;
    %load/vec4 v0x58451f83e790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58451f83e790_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f83e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f83e3a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f83e2c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f83e3a0_0, 0;
    %load/vec4 v0x58451f83e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x58451f83e1f0_0;
    %load/vec4 v0x58451f83e870_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58451f83e4b0, 0, 4;
    %load/vec4 v0x58451f83e870_0;
    %pad/u 34;
    %cmpi/e 3, 0, 34;
    %jmp/0xz  T_20.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f83e3a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f83e870_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x58451f83e870_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x58451f83e870_0, 0;
T_20.7 ;
T_20.4 ;
    %load/vec4 v0x58451f83e570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0x58451f83e030_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x58451f83e4b0, 4;
    %assign/vec4 v0x58451f83e2c0_0, 0;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f83e2c0_0, 0;
T_20.9 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x58451f807ff0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58451f83f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58451f83f100_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58451f83f4d0_0, 0, 1;
    %end;
    .thread T_21, $init;
    .scope S_0x58451f807ff0;
T_22 ;
    %wait E_0x58451f782a00;
    %load/vec4 v0x58451f83f390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f83f2f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f83f100_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x58451f83f1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f83f4d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f83efa0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f83f4d0_0, 0;
    %load/vec4 v0x58451f83f060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %load/vec4 v0x58451f83f2f0_0;
    %nor/r;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f83f2f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58451f83f100_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x58451f83f1a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f83efa0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x58451f83f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %load/vec4 v0x58451f83ee90_0;
    %assign/vec4 v0x58451f83efa0_0, 0;
    %load/vec4 v0x58451f83f1a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_22.7, 5;
    %load/vec4 v0x58451f83ee90_0;
    %load/vec4 v0x58451f83f1a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58451f83ecb0, 0, 4;
T_22.7 ;
    %load/vec4 v0x58451f83f100_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x58451f83f100_0, 0;
    %load/vec4 v0x58451f83f1a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x58451f83f1a0_0, 0;
    %load/vec4 v0x58451f83f1a0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_22.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f83f2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f83f4d0_0, 0;
T_22.9 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x58451f80edf0;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x58451f840af0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58451f840500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58451f840bb0_0, 0, 1;
    %end;
    .thread T_23, $init;
    .scope S_0x58451f80edf0;
T_24 ;
    %wait E_0x58451f782a00;
    %load/vec4 v0x58451f8409b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f840500_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58451f840af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f840bb0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f840bb0_0, 0;
    %load/vec4 v0x58451f8405c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x58451f840500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x58451f840f00_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x58451f840af0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f840500_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x58451f840f00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x58451f840af0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58451f840500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58451f840bb0_0, 0;
T_24.5 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x58451f80fe00;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58451f8413d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58451f841980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58451f841630_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x58451f841ae0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x58451f841bd0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58451f841a20_0, 0, 32;
    %pushi/vec4 1000000, 0, 32;
    %store/vec4 v0x58451f8418a0_0, 0, 32;
    %end;
    .thread T_25, $init;
    .scope S_0x58451f80fe00;
T_26 ;
    %delay 5, 0;
    %load/vec4 v0x58451f8413d0_0;
    %inv;
    %store/vec4 v0x58451f8413d0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x58451f80fe00;
T_27 ;
    %vpi_call/w 3 37 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x58451f80fe00 {0 0 0};
    %vpi_call/w 3 39 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x58451f80edf0 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x58451f80fe00;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58451f841980_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_28.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.1, 5;
    %jmp/1 T_28.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x58451f782a00;
    %jmp T_28.0;
T_28.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58451f841980_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_28.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.3, 5;
    %jmp/1 T_28.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x58451f782a00;
    %jmp T_28.2;
T_28.3 ;
    %pop/vec4 1;
    %vpi_func 3 58 "$fopen" 32, "test/input_data.csv", "r" {0 0 0};
    %store/vec4 v0x58451f841570_0, 0, 32;
    %load/vec4 v0x58451f841570_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %vpi_call/w 3 60 "$display", "ERROR: Cannot open input_data.txt" {0 0 0};
    %vpi_call/w 3 61 "$finish" {0 0 0};
T_28.4 ;
T_28.6 ;
    %vpi_func 3 65 "$feof" 32, v0x58451f841570_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.8, 9;
    %load/vec4 v0x58451f841a20_0;
    %load/vec4 v0x58451f8418a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_28.8;
    %flag_set/vec4 8;
    %jmp/0xz T_28.7, 8;
    %vpi_func 3 66 "$fscanf" 32, v0x58451f841570_0, "%d\012", v0x58451f8417c0_0 {0 0 0};
    %store/vec4 v0x58451f841490_0, 0, 32;
    %load/vec4 v0x58451f841490_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.9, 4;
    %wait E_0x58451f782a00;
    %load/vec4 v0x58451f8417c0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x58451f841bd0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x58451f841ae0_0, 0, 8;
    %wait E_0x58451f782a00;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x58451f841ae0_0, 0, 8;
    %wait E_0x58451f782a00;
    %load/vec4 v0x58451f8417c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x58451f841bd0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x58451f841ae0_0, 0, 8;
    %wait E_0x58451f782a00;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x58451f841ae0_0, 0, 8;
    %pushi/vec4 2, 0, 32;
T_28.11 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.12, 5;
    %jmp/1 T_28.12, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x58451f782a00;
    %jmp T_28.11;
T_28.12 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58451f841700_0, 0, 32;
T_28.13 ;
    %load/vec4 v0x58451f841700_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.14, 5;
    %load/vec4 v0x58451f841700_0;
    %parti/s 2, 0, 2;
    %pad/u 8;
    %store/vec4 v0x58451f841ae0_0, 0, 8;
    %wait E_0x58451f782a00;
    %load/vec4 v0x58451f841700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58451f841700_0, 0, 32;
    %jmp T_28.13;
T_28.14 ;
    %load/vec4 v0x58451f841a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58451f841a20_0, 0, 32;
    %jmp T_28.10;
T_28.9 ;
    %vpi_call/w 3 98 "$display", "Warning: Skipping malformed line %0d", v0x58451f841a20_0 {0 0 0};
    %wait E_0x58451f782a00;
T_28.10 ;
    %jmp T_28.6;
T_28.7 ;
    %vpi_call/w 3 103 "$fclose", v0x58451f841570_0 {0 0 0};
    %vpi_call/w 3 104 "$display", "Simulation complete \342\200\224 %0d samples processed.", v0x58451f841a20_0 {0 0 0};
    %vpi_call/w 3 105 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "test/tb_tt_module.v";
    "src/project.v";
    "src/processing_system.v";
    "src/processing_unit.v";
    "src/classifier.v";
    "src/ado.v";
    "src/ram.v";
