<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: llvm::TargetRegisterInfo Class Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d7/d2e/classllvm_1_1TargetRegisterInfo.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetRegisterInfo Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>&gt;</code></p>
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Inheritance diagram for llvm::TargetRegisterInfo:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
 <div class="center">
  <img src="../../d7/d2e/classllvm_1_1TargetRegisterInfo.png" usemap="#llvm::TargetRegisterInfo_map" alt=""/>
  <map id="llvm::TargetRegisterInfo_map" name="llvm::TargetRegisterInfo_map">
<area href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html" alt="llvm::MCRegisterInfo" shape="rect" coords="0,0,143,24"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a5f3578b3db9bb49d5d3ac5d282b35034"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <br class="typebreak"/>
<a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">regclass_iterator</a></td></tr>
<tr class="separator:a5f3578b3db9bb49d5d3ac5d282b35034"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ae9aacd409bfca45edfcd7bb432d3f1fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae9aacd409bfca45edfcd7bb432d3f1fe">getMinimalPhysRegClass</a> (unsigned Reg, <a class="el" href="../../df/db3/structllvm_1_1EVT.html">EVT</a> VT=<a class="el" href="../../de/d87/classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ae9aacd409bfca45edfcd7bb432d3f1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa573a1c4e113a51ce990eac6b25913a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">getAllocatableClass</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aa573a1c4e113a51ce990eac6b25913a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44736daa0bd6e64134c104ecebeec861"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a44736daa0bd6e64134c104ecebeec861">getAllocatableSet</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC=nullptr) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a44736daa0bd6e64134c104ecebeec861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6638eb106558e0fc04b8cfdea71b59a3"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6638eb106558e0fc04b8cfdea71b59a3">getCostPerUse</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a6638eb106558e0fc04b8cfdea71b59a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3adf149b595b297d3acb46f7e3aa8ed"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa3adf149b595b297d3acb46f7e3aa8ed">isInAllocatableClass</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aa3adf149b595b297d3acb46f7e3aa8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f921176e810b56f96c25373f191f8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a66f921176e810b56f96c25373f191f8b">getSubRegIndexName</a> (unsigned SubIdx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a66f921176e810b56f96c25373f191f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b2a131c499e5deb4b2ddc5582fb297"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a42b2a131c499e5deb4b2ddc5582fb297">getSubRegIndexLaneMask</a> (unsigned SubIdx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a42b2a131c499e5deb4b2ddc5582fb297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfabab6dab1bb6dbf7330908c5f1c7e3"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#abfabab6dab1bb6dbf7330908c5f1c7e3">getCoveringLanes</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:abfabab6dab1bb6dbf7330908c5f1c7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fac7ec2f43b802397b65018bda0040e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">regsOverlap</a> (unsigned regA, unsigned regB) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a4fac7ec2f43b802397b65018bda0040e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2b26ed3cdd4cee469fa067d4f17447"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a7d2b26ed3cdd4cee469fa067d4f17447">hasRegUnit</a> (unsigned Reg, unsigned <a class="el" href="../../d8/da8/structllvm_1_1RegUnit.html">RegUnit</a>) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a7d2b26ed3cdd4cee469fa067d4f17447"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasRegUnit - Returns true if Reg contains <a class="el" href="../../d8/da8/structllvm_1_1RegUnit.html">RegUnit</a>.  <a href="#a7d2b26ed3cdd4cee469fa067d4f17447">More...</a><br/></td></tr>
<tr class="separator:a7d2b26ed3cdd4cee469fa067d4f17447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3947e64306253bb7c9775206fb2dd7"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d4a/namespacellvm.html#a321d6a5c76103244859081c772c4919d">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#add3947e64306253bb7c9775206fb2dd7">getCalleeSavedRegs</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> *MF=nullptr) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> =0</td></tr>
<tr class="separator:add3947e64306253bb7c9775206fb2dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbdc1cffc65c3d42ac4c8f5003679071"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#abbdc1cffc65c3d42ac4c8f5003679071">getCallPreservedMask</a> (<a class="el" href="../../d3/de6/namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a>) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:abbdc1cffc65c3d42ac4c8f5003679071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82390447c4d818e9ba87147186f2bc9a"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">getReservedRegs</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> =0</td></tr>
<tr class="separator:a82390447c4d818e9ba87147186f2bc9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2112296600ed4c01c2554d6dfb79f4c"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ac2112296600ed4c01c2554d6dfb79f4c">getMatchingSuperReg</a> (unsigned Reg, unsigned SubIdx, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ac2112296600ed4c01c2554d6dfb79f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e02f92695e5d3efbcaae998f26449ab"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a9e02f92695e5d3efbcaae998f26449ab">getMatchingSuperRegClass</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="../../d4/dc4/structA.html">A</a>, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *B, unsigned Idx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a9e02f92695e5d3efbcaae998f26449ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4031f241d28a0a91266e6d83de2758c7"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a4031f241d28a0a91266e6d83de2758c7">getSubClassWithSubReg</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, unsigned Idx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a4031f241d28a0a91266e6d83de2758c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ebdc56bddb36fb1a2e088f1ddd9eac2"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">composeSubRegIndices</a> (unsigned <a class="el" href="../../db/d2c/dwarfdump-test4-decl_8h.html#a2edadf23dba309e5902af6c6dc829482">a</a>, unsigned b) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a0ebdc56bddb36fb1a2e088f1ddd9eac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0794c3a256229574adc89d3aff09c08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ac0794c3a256229574adc89d3aff09c08">getCommonSuperRegClass</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCA, unsigned SubA, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCB, unsigned SubB, unsigned &amp;PreA, unsigned &amp;PreB) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ac0794c3a256229574adc89d3aff09c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e727502aaf54bbd6564e06f6c38f132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">regclass_begin</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a1e727502aaf54bbd6564e06f6c38f132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a773f00b289b2eef69a1b26c350d32332"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">regclass_end</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a773f00b289b2eef69a1b26c350d32332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a901f12fea3fdd4fb7cdffbe494842"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">getNumRegClasses</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a31a901f12fea3fdd4fb7cdffbe494842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e765860317332f714b0f7b447663632"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">getRegClass</a> (unsigned i) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a6e765860317332f714b0f7b447663632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97605349dfd657633ef8afb8c1afa9a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a97605349dfd657633ef8afb8c1afa9a6">getCommonSubClass</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="../../d4/dc4/structA.html">A</a>, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *B) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a97605349dfd657633ef8afb8c1afa9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3a814040f5e721a08d8b9b277b3fec"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a0b3a814040f5e721a08d8b9b277b3fec">getPointerRegClass</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, unsigned <a class="el" href="../../dc/d54/YAMLIOTest_8cpp.html#aa10c9e8951b8ccf714a59ec321bdac5b">Kind</a>=0) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a0b3a814040f5e721a08d8b9b277b3fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b32c0e7e180ae70b1e24695ad280b00"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a9b32c0e7e180ae70b1e24695ad280b00">getCrossCopyRegClass</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a9b32c0e7e180ae70b1e24695ad280b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f9853531f52b368572f9933ebd6de6"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ac8f9853531f52b368572f9933ebd6de6">getLargestLegalSuperClass</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ac8f9853531f52b368572f9933ebd6de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe970f60219cf069303ba0a1bf66919f"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#afe970f60219cf069303ba0a1bf66919f">getRegPressureLimit</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:afe970f60219cf069303ba0a1bf66919f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55dc7cf067f4fdc07a902ca0f3e3a87d"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d01/structllvm_1_1RegClassWeight.html">RegClassWeight</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">getRegClassWeight</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> =0</td></tr>
<tr class="memdesc:a55dc7cf067f4fdc07a902ca0f3e3a87d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the weight in units of pressure for this register class.  <a href="#a55dc7cf067f4fdc07a902ca0f3e3a87d">More...</a><br/></td></tr>
<tr class="separator:a55dc7cf067f4fdc07a902ca0f3e3a87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d52ba3366d25ff35ad6687bc5c0afd"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ab1d52ba3366d25ff35ad6687bc5c0afd">getRegUnitWeight</a> (unsigned <a class="el" href="../../d8/da8/structllvm_1_1RegUnit.html">RegUnit</a>) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> =0</td></tr>
<tr class="memdesc:ab1d52ba3366d25ff35ad6687bc5c0afd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the weight in units of pressure for this register unit.  <a href="#ab1d52ba3366d25ff35ad6687bc5c0afd">More...</a><br/></td></tr>
<tr class="separator:ab1d52ba3366d25ff35ad6687bc5c0afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f68bd50142729a84434a02436bb7b46"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a0f68bd50142729a84434a02436bb7b46">getNumRegPressureSets</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> =0</td></tr>
<tr class="memdesc:a0f68bd50142729a84434a02436bb7b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of dimensions of register pressure.  <a href="#a0f68bd50142729a84434a02436bb7b46">More...</a><br/></td></tr>
<tr class="separator:a0f68bd50142729a84434a02436bb7b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2bb9e82e28af11ea7a7deaef40aea4"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">getRegPressureSetName</a> (unsigned Idx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> =0</td></tr>
<tr class="memdesc:a3c2bb9e82e28af11ea7a7deaef40aea4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the name of this register unit pressure set.  <a href="#a3c2bb9e82e28af11ea7a7deaef40aea4">More...</a><br/></td></tr>
<tr class="separator:a3c2bb9e82e28af11ea7a7deaef40aea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399ed64cd4e9f067fd17ced884e15894"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a399ed64cd4e9f067fd17ced884e15894">getRegPressureSetLimit</a> (unsigned Idx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> =0</td></tr>
<tr class="separator:a399ed64cd4e9f067fd17ced884e15894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8705cbdb90fa57e99be882bf39c2983f"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> int *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a8705cbdb90fa57e99be882bf39c2983f">getRegClassPressureSets</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> =0</td></tr>
<tr class="separator:a8705cbdb90fa57e99be882bf39c2983f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890f0083e12db63b68eb74781d16230e"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> int *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a890f0083e12db63b68eb74781d16230e">getRegUnitPressureSets</a> (unsigned <a class="el" href="../../d8/da8/structllvm_1_1RegUnit.html">RegUnit</a>) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> =0</td></tr>
<tr class="separator:a890f0083e12db63b68eb74781d16230e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae38a1eead06a8ca793c506c9c1a4c4"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a7ae38a1eead06a8ca793c506c9c1a4c4">getRegAllocationHints</a> (unsigned VirtReg, <a class="el" href="../../d1/de5/classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="../../d9/d4a/namespacellvm.html#a321d6a5c76103244859081c772c4919d">MCPhysReg</a> &gt; Order, <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d9/d4a/namespacellvm.html#a321d6a5c76103244859081c772c4919d">MCPhysReg</a> &gt; &amp;Hints, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dd/db0/classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM=nullptr) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a7ae38a1eead06a8ca793c506c9c1a4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5efb4d5eed06061710fbaaa7a3f64e4d"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a5efb4d5eed06061710fbaaa7a3f64e4d">avoidWriteAfterWrite</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5efb4d5eed06061710fbaaa7a3f64e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a092ed193726c24f9a70322dabb3c4fbc"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a092ed193726c24f9a70322dabb3c4fbc">UpdateRegAllocHint</a> (unsigned Reg, unsigned NewReg, <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a092ed193726c24f9a70322dabb3c4fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb00f84ceb57e642996fcb44493db566"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#abb00f84ceb57e642996fcb44493db566">reverseLocalAssignment</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:abb00f84ceb57e642996fcb44493db566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc76cdf1e5a28a62ee6a75b9bc1523e"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6cc76cdf1e5a28a62ee6a75b9bc1523e">mayOverrideLocalAssignment</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a6cc76cdf1e5a28a62ee6a75b9bc1523e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a507befa737231b5b99a8b1b563c36633"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a507befa737231b5b99a8b1b563c36633">getCSRFirstUseCost</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a507befa737231b5b99a8b1b563c36633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dffe4b1c9f6b9f85a9448c1c8b16a9b"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6dffe4b1c9f6b9f85a9448c1c8b16a9b">requiresRegisterScavenging</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a6dffe4b1c9f6b9f85a9448c1c8b16a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5822faad1476d8c4f7d6da249a0e6a1f"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a5822faad1476d8c4f7d6da249a0e6a1f">useFPForScavengingIndex</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5822faad1476d8c4f7d6da249a0e6a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f0c6b9dfbaa9e6a10f15768e772029"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a27f0c6b9dfbaa9e6a10f15768e772029">requiresFrameIndexScavenging</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a27f0c6b9dfbaa9e6a10f15768e772029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b80d824b4e3c38846e4d7b2b463867"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ab1b80d824b4e3c38846e4d7b2b463867">requiresVirtualBaseRegisters</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ab1b80d824b4e3c38846e4d7b2b463867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682bb9e1dd89cc28f032ee568aff0acb"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a682bb9e1dd89cc28f032ee568aff0acb">hasReservedSpillSlot</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, unsigned Reg, int &amp;FrameIdx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a682bb9e1dd89cc28f032ee568aff0acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6dee4ffc5865c1a7c0e64d1347f190a"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ac6dee4ffc5865c1a7c0e64d1347f190a">trackLivenessAfterRegAlloc</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ac6dee4ffc5865c1a7c0e64d1347f190a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf8e30b3e759b1283c5fbda668190ee6"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#adf8e30b3e759b1283c5fbda668190ee6">needsStackRealignment</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:adf8e30b3e759b1283c5fbda668190ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c3a08055fda404d8d0ce0f0daf5658"><td class="memItemLeft" align="right" valign="top">virtual int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a62c3a08055fda404d8d0ce0f0daf5658">getFrameIndexInstrOffset</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int Idx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a62c3a08055fda404d8d0ce0f0daf5658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb2ad0d16e2091a054427ae1c399ad8f"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#adb2ad0d16e2091a054427ae1c399ad8f">needsFrameBaseReg</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int64_t Offset) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:adb2ad0d16e2091a054427ae1c399ad8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff3defd0102c3138e58d4e28e8e943f"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6ff3defd0102c3138e58d4e28e8e943f">materializeFrameBaseRegister</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, unsigned BaseReg, int FrameIdx, int64_t Offset) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a6ff3defd0102c3138e58d4e28e8e943f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a18e21a6cec7e3eb39c67985dbcf194"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a5a18e21a6cec7e3eb39c67985dbcf194">resolveFrameIndex</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned BaseReg, int64_t Offset) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5a18e21a6cec7e3eb39c67985dbcf194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d7d13a35348f2576a8fac1367b8f34"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a24d7d13a35348f2576a8fac1367b8f34">isFrameOffsetLegal</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int64_t Offset) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a24d7d13a35348f2576a8fac1367b8f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496babb541bb625fbea5a69ad79e1bff"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a496babb541bb625fbea5a69ad79e1bff">saveScavengerRegister</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;UseMI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a496babb541bb625fbea5a69ad79e1bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721dd019c7b707883aff3e01134a7134"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a721dd019c7b707883aff3e01134a7134">eliminateFrameIndex</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, int SPAdj, unsigned FIOperandNum, <a class="el" href="../../d9/d9a/classllvm_1_1RegScavenger.html">RegScavenger</a> *RS=nullptr) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> =0</td></tr>
<tr class="separator:a721dd019c7b707883aff3e01134a7134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ea140f64ae986e9d4a1e003b82a621"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a26ea140f64ae986e9d4a1e003b82a621">shouldCoalesce</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC, unsigned SubReg, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC, unsigned DstSubReg, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a26ea140f64ae986e9d4a1e003b82a621"><td class="mdescLeft">&#160;</td><td class="mdescRight">Subtarget Hooks.  <a href="#a26ea140f64ae986e9d4a1e003b82a621">More...</a><br/></td></tr>
<tr class="separator:a26ea140f64ae986e9d4a1e003b82a621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a4c228322f39803f16b2f49d18b0efe"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a2a4c228322f39803f16b2f49d18b0efe">getFrameRegister</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> =0</td></tr>
<tr class="memdesc:a2a4c228322f39803f16b2f49d18b0efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug information queries.  <a href="#a2a4c228322f39803f16b2f49d18b0efe">More...</a><br/></td></tr>
<tr class="separator:a2a4c228322f39803f16b2f49d18b0efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af89db563dc55a19fe702db2c8976bb1a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#af89db563dc55a19fe702db2c8976bb1a">InitMCRegisterInfo</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d99/structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *D, unsigned NR, unsigned RA, unsigned PC, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/d89/classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *<a class="el" href="../../db/db2/structC.html">C</a>, unsigned <a class="el" href="../../d2/d3b/regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d4a/namespacellvm.html#a321d6a5c76103244859081c772c4919d">MCPhysReg</a>(*RURoots)[2], unsigned NRU, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d4a/namespacellvm.html#a321d6a5c76103244859081c772c4919d">MCPhysReg</a> *<a class="el" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> char *Strings, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> uint16_t *SubIndices, unsigned NumIndices, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d2/dad/structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *SubIdxRanges, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> uint16_t *RET)</td></tr>
<tr class="memdesc:af89db563dc55a19fe702db2c8976bb1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize <a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>, called by TableGen auto-generated routines. <em>DO NOT USE</em>.  <a href="#af89db563dc55a19fe702db2c8976bb1a">More...</a><br/></td></tr>
<tr class="separator:af89db563dc55a19fe702db2c8976bb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c254cf3539a51c7d3170e13e84e471"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">mapLLVMRegsToDwarfRegs</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../df/d8f/structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, unsigned Size, bool isEH)</td></tr>
<tr class="memdesc:ab7c254cf3539a51c7d3170e13e84e471"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize LLVM register to Dwarf register number mapping. Called by TableGen auto-generated routines. <em>DO NOT USE</em>.  <a href="#ab7c254cf3539a51c7d3170e13e84e471">More...</a><br/></td></tr>
<tr class="separator:ab7c254cf3539a51c7d3170e13e84e471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b44c113e5e36696965e0a8e237d8644"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">mapDwarfRegsToLLVMRegs</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../df/d8f/structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, unsigned Size, bool isEH)</td></tr>
<tr class="memdesc:a1b44c113e5e36696965e0a8e237d8644"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize Dwarf register to LLVM register number mapping. Called by TableGen auto-generated routines. <em>DO NOT USE</em>.  <a href="#a1b44c113e5e36696965e0a8e237d8644">More...</a><br/></td></tr>
<tr class="separator:a1b44c113e5e36696965e0a8e237d8644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f3252bc2159a64bbcdbae4691fa6873"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a6f3252bc2159a64bbcdbae4691fa6873">mapLLVMRegToSEHReg</a> (unsigned LLVMReg, int SEHReg)</td></tr>
<tr class="separator:a6f3252bc2159a64bbcdbae4691fa6873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58ba5238412b89eed1c5703a7e81f11"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ac58ba5238412b89eed1c5703a7e81f11">getRARegister</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:ac58ba5238412b89eed1c5703a7e81f11"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should return the register where the return address can be found.  <a href="#ac58ba5238412b89eed1c5703a7e81f11">More...</a><br/></td></tr>
<tr class="separator:ac58ba5238412b89eed1c5703a7e81f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f14a8d1bffbc5b4fc4579f9a6f070ed"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a5f14a8d1bffbc5b4fc4579f9a6f070ed">getProgramCounter</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a5f14a8d1bffbc5b4fc4579f9a6f070ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register which is the program counter.  <a href="#a5f14a8d1bffbc5b4fc4579f9a6f070ed">More...</a><br/></td></tr>
<tr class="separator:a5f14a8d1bffbc5b4fc4579f9a6f070ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5efe15a7dbeb71e4e264b7ba17ad4556"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d99/structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a5efe15a7dbeb71e4e264b7ba17ad4556">operator[]</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5efe15a7dbeb71e4e264b7ba17ad4556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7cad509d92fdb8e99164fd5bfe96f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d99/structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aea7cad509d92fdb8e99164fd5bfe96f7">get</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:aea7cad509d92fdb8e99164fd5bfe96f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a get method, equivalent to [], but more useful with a pointer to this object.  <a href="#aea7cad509d92fdb8e99164fd5bfe96f7">More...</a><br/></td></tr>
<tr class="separator:aea7cad509d92fdb8e99164fd5bfe96f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77f29dbf27c325e25aae091aba01c2a"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a> (unsigned Reg, unsigned Idx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:af77f29dbf27c325e25aae091aba01c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the physical register number of sub-register "Index" for physical register RegNo. Return zero if the sub-register does not exist.  <a href="#af77f29dbf27c325e25aae091aba01c2a">More...</a><br/></td></tr>
<tr class="separator:af77f29dbf27c325e25aae091aba01c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f4bfd683b0c4a44aa6a220d60b1f6f"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ab4f4bfd683b0c4a44aa6a220d60b1f6f">getMatchingSuperReg</a> (unsigned Reg, unsigned SubIdx, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/d89/classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *RC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:ab4f4bfd683b0c4a44aa6a220d60b1f6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.  <a href="#ab4f4bfd683b0c4a44aa6a220d60b1f6f">More...</a><br/></td></tr>
<tr class="separator:ab4f4bfd683b0c4a44aa6a220d60b1f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4879cb93d8065ac38108eefad3ef7c"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a8a4879cb93d8065ac38108eefad3ef7c">getSubRegIndex</a> (unsigned RegNo, unsigned SubRegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a8a4879cb93d8065ac38108eefad3ef7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">For a given register pair, return the sub-register index if the second register is a sub-register of the first. Return zero otherwise.  <a href="#a8a4879cb93d8065ac38108eefad3ef7c">More...</a><br/></td></tr>
<tr class="separator:a8a4879cb93d8065ac38108eefad3ef7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe09c3c06e7ff022652102bdeaba8cbd"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#afe09c3c06e7ff022652102bdeaba8cbd">getSubRegIdxSize</a> (unsigned Idx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:afe09c3c06e7ff022652102bdeaba8cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size of the bit range covered by a sub-register index. If the index isn't continuous, return the sum of the sizes of its parts. If the index is used to access subregisters of different sizes, return -1.  <a href="#afe09c3c06e7ff022652102bdeaba8cbd">More...</a><br/></td></tr>
<tr class="separator:afe09c3c06e7ff022652102bdeaba8cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae56eef3d36297a47c67683d39beaac75"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ae56eef3d36297a47c67683d39beaac75">getSubRegIdxOffset</a> (unsigned Idx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:ae56eef3d36297a47c67683d39beaac75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the offset of the bit range covered by a sub-register index. If an Offset doesn't make sense (the index isn't continuous, or is used to access sub-registers at different offsets), return -1.  <a href="#ae56eef3d36297a47c67683d39beaac75">More...</a><br/></td></tr>
<tr class="separator:ae56eef3d36297a47c67683d39beaac75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2546a53db9bdb717a20f9786b1c06137"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a2546a53db9bdb717a20f9786b1c06137">getName</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a2546a53db9bdb717a20f9786b1c06137"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the human-readable symbolic target-specific name for the specified physical register.  <a href="#a2546a53db9bdb717a20f9786b1c06137">More...</a><br/></td></tr>
<tr class="separator:a2546a53db9bdb717a20f9786b1c06137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e9a625f708912164f16c178ceb97d7"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a56e9a625f708912164f16c178ceb97d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of registers this target has (useful for sizing arrays holding per register information)  <a href="#a56e9a625f708912164f16c178ceb97d7">More...</a><br/></td></tr>
<tr class="separator:a56e9a625f708912164f16c178ceb97d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28291bd03f41eb4a3b7bafc1a56be086"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">getNumSubRegIndices</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a28291bd03f41eb4a3b7bafc1a56be086"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op sub-register, while 1 to <a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086" title="Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op...">getNumSubRegIndices()</a> - 1 represent real sub-registers.  <a href="#a28291bd03f41eb4a3b7bafc1a56be086">More...</a><br/></td></tr>
<tr class="separator:a28291bd03f41eb4a3b7bafc1a56be086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3dc2763e3a8855709d186966654062"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062">getNumRegUnits</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:aaf3dc2763e3a8855709d186966654062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of (native) register units in the target. Register units are numbered from 0 to <a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062" title="Return the number of (native) register units in the target. Register units are numbered from 0 to get...">getNumRegUnits()</a> - 1. They can be accessed through <a class="el" href="../../dd/dab/classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> defined below.  <a href="#aaf3dc2763e3a8855709d186966654062">More...</a><br/></td></tr>
<tr class="separator:aaf3dc2763e3a8855709d186966654062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1d330e923a5138ddb044a6ffb5d5747"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ac1d330e923a5138ddb044a6ffb5d5747">getDwarfRegNum</a> (unsigned RegNum, bool isEH) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:ac1d330e923a5138ddb044a6ffb5d5747"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent dwarf register number. Returns -1 if there is no equivalent value. The second parameter allows targets to use different numberings for EH info and debugging info.  <a href="#ac1d330e923a5138ddb044a6ffb5d5747">More...</a><br/></td></tr>
<tr class="separator:ac1d330e923a5138ddb044a6ffb5d5747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643e75ef1d7bd06046c124d50bfeee9a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a643e75ef1d7bd06046c124d50bfeee9a">getLLVMRegNum</a> (unsigned RegNum, bool isEH) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a643e75ef1d7bd06046c124d50bfeee9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a dwarf register back to a target register.  <a href="#a643e75ef1d7bd06046c124d50bfeee9a">More...</a><br/></td></tr>
<tr class="separator:a643e75ef1d7bd06046c124d50bfeee9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ceef2c7709c42f26832b0ad90eeabf"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ae4ceef2c7709c42f26832b0ad90eeabf">getSEHRegNum</a> (unsigned RegNum) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:ae4ceef2c7709c42f26832b0ad90eeabf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent SEH register number. Returns LLVM register number if there is no equivalent value.  <a href="#ae4ceef2c7709c42f26832b0ad90eeabf">More...</a><br/></td></tr>
<tr class="separator:ae4ceef2c7709c42f26832b0ad90eeabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf596e85e5b5d4dae9219b9daee7ba8"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a1cf596e85e5b5d4dae9219b9daee7ba8">getEncodingValue</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a1cf596e85e5b5d4dae9219b9daee7ba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the encoding for RegNo.  <a href="#a1cf596e85e5b5d4dae9219b9daee7ba8">More...</a><br/></td></tr>
<tr class="separator:a1cf596e85e5b5d4dae9219b9daee7ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ba10e9a8cf6231c01fa72a99571674"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ac5ba10e9a8cf6231c01fa72a99571674">isSubRegister</a> (unsigned RegA, unsigned RegB) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:ac5ba10e9a8cf6231c01fa72a99571674"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA.  <a href="#ac5ba10e9a8cf6231c01fa72a99571674">More...</a><br/></td></tr>
<tr class="separator:ac5ba10e9a8cf6231c01fa72a99571674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab473cdc9fb7554bc7375f20d76561e8e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ab473cdc9fb7554bc7375f20d76561e8e">isSuperRegister</a> (unsigned RegA, unsigned RegB) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:ab473cdc9fb7554bc7375f20d76561e8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA.  <a href="#ab473cdc9fb7554bc7375f20d76561e8e">More...</a><br/></td></tr>
<tr class="separator:ab473cdc9fb7554bc7375f20d76561e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5355c911ca9fc5ca213328a57c33afc8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a5355c911ca9fc5ca213328a57c33afc8">isSubRegisterEq</a> (unsigned RegA, unsigned RegB) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a5355c911ca9fc5ca213328a57c33afc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA or if RegB == RegA.  <a href="#a5355c911ca9fc5ca213328a57c33afc8">More...</a><br/></td></tr>
<tr class="separator:a5355c911ca9fc5ca213328a57c33afc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168415f7a4118984e9739a35b12429c3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a168415f7a4118984e9739a35b12429c3">isSuperRegisterEq</a> (unsigned RegA, unsigned RegB) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a168415f7a4118984e9739a35b12429c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA or if RegB == RegA.  <a href="#a168415f7a4118984e9739a35b12429c3">More...</a><br/></td></tr>
<tr class="separator:a168415f7a4118984e9739a35b12429c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:acd7ff2004156240432b82c305aab07db"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">isStackSlot</a> (unsigned Reg)</td></tr>
<tr class="separator:acd7ff2004156240432b82c305aab07db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419e521c9378d4d7b86fa6f2d8e440f8"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a419e521c9378d4d7b86fa6f2d8e440f8">stackSlot2Index</a> (unsigned Reg)</td></tr>
<tr class="separator:a419e521c9378d4d7b86fa6f2d8e440f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420c6d2de82c6ca3240913a039f4f23b"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a420c6d2de82c6ca3240913a039f4f23b">index2StackSlot</a> (int FI)</td></tr>
<tr class="separator:a420c6d2de82c6ca3240913a039f4f23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055858b14215864ed367a8db6c19d6f6"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">isPhysicalRegister</a> (unsigned Reg)</td></tr>
<tr class="separator:a055858b14215864ed367a8db6c19d6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae62c5ea35b71f9020caa94340bc78f37"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">isVirtualRegister</a> (unsigned Reg)</td></tr>
<tr class="separator:ae62c5ea35b71f9020caa94340bc78f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f7275b32d79810c71102ca390273f3"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">virtReg2Index</a> (unsigned Reg)</td></tr>
<tr class="separator:aa0f7275b32d79810c71102ca390273f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70cd177cd3198c912817a21f373b5651"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">index2VirtReg</a> (unsigned Index)</td></tr>
<tr class="separator:a70cd177cd3198c912817a21f373b5651"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a6cb19789f969abd75e9d5601220a6b10"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6cb19789f969abd75e9d5601220a6b10">TargetRegisterInfo</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/df8/structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *<a class="el" href="../../d9/dd7/OptionParsingTest_8cpp.html#a094c367727273b4da2b960ca3b3edc06">ID</a>, <a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af00cd530bd24da7afb1ec0f0ff28a326">RegClassBegin</a>, <a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a9332cfc452fa823e0a51e3becb17f5d3">RegClassEnd</a>, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> char *<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> *SRINames, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> unsigned *SRILaneMasks, unsigned <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af29ce33602e8ccca18e75cc68e380e1a">CoveringLanes</a>)</td></tr>
<tr class="separator:a6cb19789f969abd75e9d5601220a6b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5caef09edefc28aefe75a57b51e9e3"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a5c5caef09edefc28aefe75a57b51e9e3">~TargetRegisterInfo</a> ()</td></tr>
<tr class="separator:a5c5caef09edefc28aefe75a57b51e9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab80aa87a64e6b7bc8bf5f62c9993d67b"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ab80aa87a64e6b7bc8bf5f62c9993d67b">composeSubRegIndicesImpl</a> (unsigned, unsigned) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:ab80aa87a64e6b7bc8bf5f62c9993d67b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overridden by TableGen in targets that have sub-registers.  <a href="#ab80aa87a64e6b7bc8bf5f62c9993d67b">More...</a><br/></td></tr>
<tr class="separator:ab80aa87a64e6b7bc8bf5f62c9993d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a95ffb61a708e1ab281d81f0d7e9c4d1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/df8/structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a95ffb61a708e1ab281d81f0d7e9c4d1d">InfoDesc</a></td></tr>
<tr class="separator:a95ffb61a708e1ab281d81f0d7e9c4d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1bf1be9bab6a603e39b49b603578525"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> char *<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae1bf1be9bab6a603e39b49b603578525">SubRegIndexNames</a></td></tr>
<tr class="separator:ae1bf1be9bab6a603e39b49b603578525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6477820e3e304e4b5dde8e73cef4c9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> unsigned *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af6477820e3e304e4b5dde8e73cef4c9e">SubRegIndexLaneMasks</a></td></tr>
<tr class="separator:af6477820e3e304e4b5dde8e73cef4c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00cd530bd24da7afb1ec0f0ff28a326"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af00cd530bd24da7afb1ec0f0ff28a326">RegClassBegin</a></td></tr>
<tr class="separator:af00cd530bd24da7afb1ec0f0ff28a326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9332cfc452fa823e0a51e3becb17f5d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a9332cfc452fa823e0a51e3becb17f5d3">RegClassEnd</a></td></tr>
<tr class="separator:a9332cfc452fa823e0a51e3becb17f5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29ce33602e8ccca18e75cc68e380e1a"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af29ce33602e8ccca18e75cc68e380e1a">CoveringLanes</a></td></tr>
<tr class="separator:af29ce33602e8ccca18e75cc68e380e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> base class - We assume that the target defines a static array of TargetRegisterDesc objects that represent all of the machine registers that the target has. As such, we simply have to track a pointer to this array so that we can turn register number into a register descriptor. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00219">219</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a5f3578b3db9bb49d5d3ac5d282b35034"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a>* <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">llvm::TargetRegisterInfo::regclass_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00221">221</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a6cb19789f969abd75e9d5601220a6b10"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TargetRegisterInfo::TargetRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/df8/structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *&#160;</td>
          <td class="paramname"><em>ID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td>
          <td class="paramname"><em>RegClassBegin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td>
          <td class="paramname"><em>RegClassEnd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> char *<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> *&#160;</td>
          <td class="paramname"><em>SRINames</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> unsigned *&#160;</td>
          <td class="paramname"><em>SRILaneMasks</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>CoveringLanes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00023">23</a> of file <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  : <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a95ffb61a708e1ab281d81f0d7e9c4d1d">InfoDesc</a>(ID), <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae1bf1be9bab6a603e39b49b603578525">SubRegIndexNames</a>(SRINames),</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af6477820e3e304e4b5dde8e73cef4c9e">SubRegIndexLaneMasks</a>(SRILaneMasks),</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af00cd530bd24da7afb1ec0f0ff28a326">RegClassBegin</a>(RCB), <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a9332cfc452fa823e0a51e3becb17f5d3">RegClassEnd</a>(RCE),</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af29ce33602e8ccca18e75cc68e380e1a">CoveringLanes</a>(SRICoveringLanes) {</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_af6477820e3e304e4b5dde8e73cef4c9e"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af6477820e3e304e4b5dde8e73cef4c9e">llvm::TargetRegisterInfo::SubRegIndexLaneMasks</a></div><div class="ttdeci">const unsigned * SubRegIndexLaneMasks</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00226">TargetRegisterInfo.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae1bf1be9bab6a603e39b49b603578525"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae1bf1be9bab6a603e39b49b603578525">llvm::TargetRegisterInfo::SubRegIndexNames</a></div><div class="ttdeci">const char *const * SubRegIndexNames</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00224">TargetRegisterInfo.h:224</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_af00cd530bd24da7afb1ec0f0ff28a326"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af00cd530bd24da7afb1ec0f0ff28a326">llvm::TargetRegisterInfo::RegClassBegin</a></div><div class="ttdeci">regclass_iterator RegClassBegin</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a9332cfc452fa823e0a51e3becb17f5d3"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a9332cfc452fa823e0a51e3becb17f5d3">llvm::TargetRegisterInfo::RegClassEnd</a></div><div class="ttdeci">regclass_iterator RegClassEnd</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a95ffb61a708e1ab281d81f0d7e9c4d1d"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a95ffb61a708e1ab281d81f0d7e9c4d1d">llvm::TargetRegisterInfo::InfoDesc</a></div><div class="ttdeci">const TargetRegisterInfoDesc * InfoDesc</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00223">TargetRegisterInfo.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_af29ce33602e8ccca18e75cc68e380e1a"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af29ce33602e8ccca18e75cc68e380e1a">llvm::TargetRegisterInfo::CoveringLanes</a></div><div class="ttdeci">unsigned CoveringLanes</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00229">TargetRegisterInfo.h:229</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5c5caef09edefc28aefe75a57b51e9e3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TargetRegisterInfo::~TargetRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00034">34</a> of file <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;{}</div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a5efb4d5eed06061710fbaaa7a3f64e4d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::avoidWriteAfterWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>avoidWriteAfterWrite - Return true if the register allocator should avoid writing a register from RC in two consecutive instructions. This can avoid pipeline stalls on certain architectures. It does cause increased register pressure, though. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00660">660</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;                                                                         {</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0ebdc56bddb36fb1a2e088f1ddd9eac2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterInfo::composeSubRegIndices </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>composeSubRegIndices - Return the subregister index you get from composing two subregister indices.</p>
<p>The special null sub-register index composes as the identity.</p>
<p>If R:a:b is the same register as R:c, then composeSubRegIndices(a, b) returns c. Note that composeSubRegIndices does not tell you about illegal compositions. If R does not have a subreg a, or R:a does not have a subreg b, composeSubRegIndices doesn't tell you.</p>
<p>The <a class="el" href="../../d3/de6/namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching. ">ARM</a> register Q0 has two D subregs dsub_0:D0 and dsub_1:D1. It also has ssub_0:S0 - ssub_3:S3 subregs. If you compose subreg indices dsub_1, ssub_0 you get ssub_2. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00503">503</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                                                              {</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d6/d4f/dwarfdump-test2-helper_8cc.html#a649ae341334b899f441bc69cd7b0a4c4">a</a>) <span class="keywordflow">return</span> b;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordflow">if</span> (!b) <span class="keywordflow">return</span> <a class="code" href="../../d6/d4f/dwarfdump-test2-helper_8cc.html#a649ae341334b899f441bc69cd7b0a4c4">a</a>;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ab80aa87a64e6b7bc8bf5f62c9993d67b">composeSubRegIndicesImpl</a>(<a class="code" href="../../d6/d4f/dwarfdump-test2-helper_8cc.html#a649ae341334b899f441bc69cd7b0a4c4">a</a>, b);</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ab80aa87a64e6b7bc8bf5f62c9993d67b"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ab80aa87a64e6b7bc8bf5f62c9993d67b">llvm::TargetRegisterInfo::composeSubRegIndicesImpl</a></div><div class="ttdeci">virtual unsigned composeSubRegIndicesImpl(unsigned, unsigned) const </div><div class="ttdoc">Overridden by TableGen in targets that have sub-registers. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00511">TargetRegisterInfo.h:511</a></div></div>
<div class="ttc" id="dwarfdump-test2-helper_8cc_html_a649ae341334b899f441bc69cd7b0a4c4"><div class="ttname"><a href="../../d6/d4f/dwarfdump-test2-helper_8cc.html#a649ae341334b899f441bc69cd7b0a4c4">a</a></div><div class="ttdeci">int a()</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d4f/dwarfdump-test2-helper_8cc_source.html#l00001">dwarfdump-test2-helper.cc:1</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab80aa87a64e6b7bc8bf5f62c9993d67b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::TargetRegisterInfo::composeSubRegIndicesImpl </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Overridden by TableGen in targets that have sub-registers. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00511">511</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                                                                      {</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target has no sub-registers&quot;</span>);</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  }</div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a721dd019c7b707883aff3e01134a7134"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetRegisterInfo::eliminateFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>FIOperandNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d9a/classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>eliminateFrameIndex - This method must be overriden to eliminate abstract frame indices from instructions which may use them. The instruction referenced by the iterator contains an MO_FrameIndex operand which must be eliminated by this method. This method may modify or replace the specified instruction, as long as it keeps the iterator pointing at the finished product. SPAdj is the <a class="el" href="../../da/dbc/namespacellvm_1_1SP.html">SP</a> adjustment due to call frame setup instruction. FIOperandNum is the FI operand number. </p>

</div>
</div>
<a class="anchor" id="aea7cad509d92fdb8e99164fd5bfe96f7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d99/structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a>&amp; llvm::MCRegisterInfo::get </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Provide a get method, equivalent to [], but more useful with a pointer to this object. </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00322">322</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                                                  {</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a5efe15a7dbeb71e4e264b7ba17ad4556">operator[]</a>(RegNo);</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a5efe15a7dbeb71e4e264b7ba17ad4556"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a5efe15a7dbeb71e4e264b7ba17ad4556">llvm::MCRegisterInfo::operator[]</a></div><div class="ttdeci">const MCRegisterDesc &amp; operator[](unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00314">MCRegisterInfo.h:314</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa573a1c4e113a51ce990eac6b25913a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getAllocatableClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getAllocatableClass - Return the maximal subclass of the given register class that is alloctable, or NULL. </p>

<p>Definition at line <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00087">87</a> of file <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                                                           {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">if</span> (!RC || RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">isAllocatable</a>())</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *SubClass = RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">getSubClassMask</a>();</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Base = 0, BaseE = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">getNumRegClasses</a>();</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;       Base &lt; BaseE; Base += 32) {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordtype">unsigned</span> Idx = Base;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Mask = *SubClass++; Mask; Mask &gt;&gt;= 1) {</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <span class="keywordtype">unsigned</span> Offset = <a class="code" href="../../d9/d4a/namespacellvm.html#a7a7bd9bd4e9b993241e4bf85f2fb7971">countTrailingZeros</a>(Mask);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">getRegClass</a>(Idx + Offset);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      <span class="keywordflow">if</span> (SubRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">isAllocatable</a>())</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <span class="keywordflow">return</span> SubRC;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      Mask &gt;&gt;= Offset;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      Idx += Offset + 1;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    }</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a31a901f12fea3fdd4fb7cdffbe494842"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">llvm::TargetRegisterInfo::getNumRegClasses</a></div><div class="ttdeci">unsigned getNumRegClasses() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00553">TargetRegisterInfo.h:553</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6e765860317332f714b0f7b447663632"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">llvm::TargetRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00559">TargetRegisterInfo.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ac6b4a5be0d283b9346b6053f03c511d8"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">llvm::TargetRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00100">TargetRegisterInfo.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a35a33974faae4eb881dd6a0c45024de0"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">llvm::TargetRegisterClass::getSubClassMask</a></div><div class="ttdeci">const uint32_t * getSubClassMask() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00151">TargetRegisterInfo.h:151</a></div></div>
<div class="ttc" id="namespacellvm_html_a7a7bd9bd4e9b993241e4bf85f2fb7971"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a7a7bd9bd4e9b993241e4bf85f2fb7971">llvm::countTrailingZeros</a></div><div class="ttdeci">std::enable_if&lt; std::numeric_limits&lt; T &gt;::is_integer &amp;&amp;!std::numeric_limits&lt; T &gt;::is_signed, std::size_t &gt;::type countTrailingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&#39;s from the least significant bit to the most stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/MathExtras_8h_source.html#l00049">MathExtras.h:49</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a44736daa0bd6e64134c104ecebeec861"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> TargetRegisterInfo::getAllocatableSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getAllocatableSet - Returns a bitset indexed by register number indicating if a register is allocatable or not. If a register class is specified, returns the subset for the class. </p>

<p>Definition at line <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00138">138</a> of file <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                                                               {</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> Allocatable(<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a>());</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordflow">if</span> (RC) {</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">// A register class with no allocatable subclass returns an empty set.</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubClass = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">getAllocatableClass</a>(RC);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">if</span> (SubClass)</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      <a class="code" href="../../dd/d43/TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">getAllocatableSetForRC</a>(MF, SubClass, Allocatable);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">TargetRegisterInfo::regclass_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">regclass_begin</a>(),</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;         E = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">regclass_end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <span class="keywordflow">if</span> ((*I)-&gt;isAllocatable())</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <a class="code" href="../../dd/d43/TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">getAllocatableSetForRC</a>(MF, *<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Allocatable);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  }</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// Mask out the reserved registers</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> Reserved = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">getReservedRegs</a>(MF);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  Allocatable &amp;= Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a2a8677748ff6a6469bb9185e1d178fd1">flip</a>();</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">return</span> Allocatable;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a773f00b289b2eef69a1b26c350d32332"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">llvm::TargetRegisterInfo::regclass_end</a></div><div class="ttdeci">regclass_iterator regclass_end() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00551">TargetRegisterInfo.h:551</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a56e9a625f708912164f16c178ceb97d7"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00359">MCRegisterInfo.h:359</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a1e727502aaf54bbd6564e06f6c38f132"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">llvm::TargetRegisterInfo::regclass_begin</a></div><div class="ttdeci">regclass_iterator regclass_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00550">TargetRegisterInfo.h:550</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aa573a1c4e113a51ce990eac6b25913a0"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">llvm::TargetRegisterInfo::getAllocatableClass</a></div><div class="ttdeci">const TargetRegisterClass * getAllocatableClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00087">TargetRegisterInfo.cpp:87</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8cpp_html_a5e3d92b49e8116d3df7c9264615e2d2d"><div class="ttname"><a href="../../dd/d43/TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">getAllocatableSetForRC</a></div><div class="ttdeci">static void getAllocatableSetForRC(const MachineFunction &amp;MF, const TargetRegisterClass *RC, BitVector &amp;R)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00130">TargetRegisterInfo.cpp:130</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a2a8677748ff6a6469bb9185e1d178fd1"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a2a8677748ff6a6469bb9185e1d178fd1">llvm::BitVector::flip</a></div><div class="ttdeci">BitVector &amp; flip()</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00314">BitVector.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a82390447c4d818e9ba87147186f2bc9a"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">llvm::TargetRegisterInfo::getReservedRegs</a></div><div class="ttdeci">virtual BitVector getReservedRegs(const MachineFunction &amp;MF) const =0</div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a5f3578b3db9bb49d5d3ac5d282b35034"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">llvm::TargetRegisterInfo::regclass_iterator</a></div><div class="ttdeci">const TargetRegisterClass *const * regclass_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00221">TargetRegisterInfo.h:221</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="add3947e64306253bb7c9775206fb2dd7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d4a/namespacellvm.html#a321d6a5c76103244859081c772c4919d">MCPhysReg</a>* llvm::TargetRegisterInfo::getCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em> = <code>nullptr</code></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getCalleeSavedRegs - Return a null-terminated list of all of the callee saved registers on this target. The register should be in the order of desired callee-save stack frame offset. The first register is closest to the incoming stack pointer if stack grows down, and vice versa. </p>

</div>
</div>
<a class="anchor" id="abbdc1cffc65c3d42ac4c8f5003679071"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> uint32_t* llvm::TargetRegisterInfo::getCallPreservedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/de6/namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getCallPreservedMask - Return a mask of call-preserved registers for the given calling convention on the current sub-target. The mask should include all call-preserved aliases. This is used by the register allocator to determine which registers can be live across a call.</p>
<p>The mask is an array containing (TRI::getNumRegs()+31)/32 entries. <a class="el" href="../../d4/dc4/structA.html">A</a> set bit indicates that all bits of the corresponding register are preserved across the function call. The bit mask is expected to be sub-register complete, i.e. if <a class="el" href="../../d4/dc4/structA.html">A</a> is preserved, so are all its sub-registers.</p>
<p>Bits are numbered from the LSB, so the bit for physical register Reg can be found as (Mask[Reg / 32] &gt;&gt; Reg % 32) &amp; 1.</p>
<p><a class="el" href="../../d4/dc4/structA.html">A</a> NULL pointer means that no register mask will be used, and call instructions should use implicit-def operands to indicate call clobbered registers. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00444">444</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                                                                    {</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="comment">// The default mask clobbers everything.  All targets should override.</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a97605349dfd657633ef8afb8c1afa9a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getCommonSubClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>A</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getCommonSubClass - find the largest common subclass of <a class="el" href="../../d4/dc4/structA.html">A</a> and B. Return NULL if there is no common subclass. </p>

<p>Definition at line <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00171">171</a> of file <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                                                          {</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">// First take care of the trivial cases.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">if</span> (A == B)</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d0/da4/namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">A</a>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">if</span> (!A || !B)</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="comment">// Register classes are ordered topologically, so the largest common</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">// sub-class it the common sub-class with the smallest ID.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../dd/d43/TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a>(A-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">getSubClassMask</a>(), B-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">getSubClassMask</a>(), <span class="keyword">this</span>);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1ARM__PROC_html_aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5"><div class="ttname"><a href="../../d0/da4/namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">llvm::ARM_PROC::A</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dc4/ARMBaseInfo_8h_source.html#l00098">ARMBaseInfo.h:98</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8cpp_html_af72f7bb57183a32ad9703b426b27421c"><div class="ttname"><a href="../../dd/d43/TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a></div><div class="ttdeci">static const TargetRegisterClass * firstCommonClass(const uint32_t *A, const uint32_t *B, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00161">TargetRegisterInfo.cpp:161</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a35a33974faae4eb881dd6a0c45024de0"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">llvm::TargetRegisterClass::getSubClassMask</a></div><div class="ttdeci">const uint32_t * getSubClassMask() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00151">TargetRegisterInfo.h:151</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac0794c3a256229574adc89d3aff09c08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getCommonSuperRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RCA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RCB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>PreA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>PreB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getCommonSuperRegClass - Find a common super-register class if it exists.</p>
<p>Find a register class, SuperRC and two sub-register indices, PreA and PreB, such that:</p>
<ol type="1">
<li>PreA + SubA == PreB + SubB (using <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">composeSubRegIndices()</a>), and</li>
<li>For all Reg in SuperRC: Reg:PreA in RCA and Reg:PreB in RCB, and</li>
<li>SuperRC-&gt;getSize() &gt;= max(RCA-&gt;getSize(), RCB-&gt;getSize()).</li>
</ol>
<p>SuperRC will be chosen such that no super-class of SuperRC satisfies the requirements, and there is no register class with a smaller spill size that satisfies the requirements.</p>
<p>SubA and SubB must not be 0. <a class="el" href="../../d0/d66/classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users. ">Use</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a9e02f92695e5d3efbcaae998f26449ab">getMatchingSuperRegClass()</a> instead.</p>
<p>Either of the PreA and PreB sub-register indices may be returned as 0. In that case, the returned register class will be a sub-class of the corresponding argument register class.</p>
<p>The function returns NULL if no register class can be found. </p>

<p>Definition at line <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00201">201</a> of file <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                                             {</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(RCA &amp;&amp; SubA &amp;&amp; RCB &amp;&amp; SubB &amp;&amp; <span class="stringliteral">&quot;Invalid arguments&quot;</span>);</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="comment">// Search all pairs of sub-register indices that project into RCA and RCB</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="comment">// respectively. This is quadratic, but usually the sets are very small. On</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">// most targets like X86, there will only be a single sub-register index</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">// (e.g., sub_16bit projecting into GR16).</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">// The worst case is a register class like DPR on ARM.</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="comment">// We have indices dsub_0..dsub_7 projecting into that class.</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">// It is very common that one register class is a sub-register of the other.</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">// Arrange for RCA to be the larger register so the answer will be found in</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="comment">// the first iteration. This makes the search linear for the most common</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="comment">// case.</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BestRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordtype">unsigned</span> *BestPreA = &amp;PreA;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordtype">unsigned</span> *BestPreB = &amp;PreB;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">if</span> (RCA-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() &lt; RCB-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>()) {</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <a class="code" href="../../d8/dcc/namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(RCA, RCB);</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <a class="code" href="../../d8/dcc/namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(SubA, SubB);</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="../../d8/dcc/namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(BestPreA, BestPreB);</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  }</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">// Also terminate the search one we have found a register class as small as</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">// RCA.</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordtype">unsigned</span> MinSize = RCA-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>();</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html">SuperRegClassIterator</a> IA(RCA, <span class="keyword">this</span>, <span class="keyword">true</span>); IA.<a class="code" href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html#aefbca0758b5f55e95b329d3139331252">isValid</a>(); ++IA) {</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordtype">unsigned</span> FinalA = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">composeSubRegIndices</a>(IA.getSubReg(), SubA);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html">SuperRegClassIterator</a> IB(RCB, <span class="keyword">this</span>, <span class="keyword">true</span>); IB.<a class="code" href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html#aefbca0758b5f55e95b329d3139331252">isValid</a>(); ++IB) {</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="comment">// Check if a common super-register class exists for this index pair.</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <a class="code" href="../../dd/d43/TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a>(IA.getMask(), IB.getMask(), <span class="keyword">this</span>);</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      <span class="keywordflow">if</span> (!RC || RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() &lt; MinSize)</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      <span class="comment">// The indexes must compose identically: PreA+SubA == PreB+SubB.</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <span class="keywordtype">unsigned</span> FinalB = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">composeSubRegIndices</a>(IB.getSubReg(), SubB);</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      <span class="keywordflow">if</span> (FinalA != FinalB)</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <span class="comment">// Is RC a better candidate than BestRC?</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <span class="keywordflow">if</span> (BestRC &amp;&amp; RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() &gt;= BestRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>())</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <span class="comment">// Yes, RC is the smallest super-register seen so far.</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      BestRC = RC;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      *BestPreA = IA.getSubReg();</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      *BestPreB = IB.getSubReg();</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="comment">// Bail early if we reached MinSize. We won&#39;t find a better candidate.</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="keywordflow">if</span> (BestRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() == MinSize)</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <span class="keywordflow">return</span> BestRC;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    }</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  }</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">return</span> BestRC;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html"><div class="ttname"><a href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html">llvm::SuperRegClassIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00847">TargetRegisterInfo.h:847</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ae220352610e3badb61763dcbae9b7a6f"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">llvm::TargetRegisterClass::getSize</a></div><div class="ttdeci">unsigned getSize() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00087">TargetRegisterInfo.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html_aefbca0758b5f55e95b329d3139331252"><div class="ttname"><a href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html#aefbca0758b5f55e95b329d3139331252">llvm::SuperRegClassIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">Returns true if this iterator is still pointing at a valid entry. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00868">TargetRegisterInfo.h:868</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="../../d8/dcc/namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00590">BitVector.h:590</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8cpp_html_af72f7bb57183a32ad9703b426b27421c"><div class="ttname"><a href="../../dd/d43/TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a></div><div class="ttdeci">static const TargetRegisterClass * firstCommonClass(const uint32_t *A, const uint32_t *B, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00161">TargetRegisterInfo.cpp:161</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a0ebdc56bddb36fb1a2e088f1ddd9eac2"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">llvm::TargetRegisterInfo::composeSubRegIndices</a></div><div class="ttdeci">unsigned composeSubRegIndices(unsigned a, unsigned b) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00503">TargetRegisterInfo.h:503</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6638eb106558e0fc04b8cfdea71b59a3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterInfo::getCostPerUse </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getCostPerUse - Return the additional cost of using this register instead of other registers in its class. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00324">324</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                                               {</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a95ffb61a708e1ab281d81f0d7e9c4d1d">InfoDesc</a>[RegNo].<a class="code" href="../../dc/df8/structllvm_1_1TargetRegisterInfoDesc.html#afa34c038576dd9c63b4e046300c171c9">CostPerUse</a>;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  }</div>
<div class="ttc" id="structllvm_1_1TargetRegisterInfoDesc_html_afa34c038576dd9c63b4e046300c171c9"><div class="ttname"><a href="../../dc/df8/structllvm_1_1TargetRegisterInfoDesc.html#afa34c038576dd9c63b4e046300c171c9">llvm::TargetRegisterInfoDesc::CostPerUse</a></div><div class="ttdeci">unsigned CostPerUse</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00202">TargetRegisterInfo.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a95ffb61a708e1ab281d81f0d7e9c4d1d"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a95ffb61a708e1ab281d81f0d7e9c4d1d">llvm::TargetRegisterInfo::InfoDesc</a></div><div class="ttdeci">const TargetRegisterInfoDesc * InfoDesc</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00223">TargetRegisterInfo.h:223</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abfabab6dab1bb6dbf7330908c5f1c7e3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterInfo::getCoveringLanes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>The lane masks returned by <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a42b2a131c499e5deb4b2ddc5582fb297">getSubRegIndexLaneMask()</a> above can only be used to determine if sub-registers overlap - they can't be used to determine if a set of sub-registers completely cover another sub-register.</p>
<p>The <a class="el" href="../../d8/d06/namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching. ">X86</a> general purpose registers have two lanes corresponding to the sub_8bit and sub_8bit_hi sub-registers. Both sub_32bit and sub_16bit have lane masks '3', but the sub_16bit sub-register doesn't fully cover the sub_32bit sub-register.</p>
<p>On the other hand, the <a class="el" href="../../d3/de6/namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching. ">ARM</a> NEON lanes fully cover their registers: The dsub_0 sub-register is completely covered by the ssub_0 and ssub_1 lanes. This is related to the CoveredBySubRegs property on register definitions.</p>
<p>This function returns a bit mask of lanes that completely cover their sub-registers. More precisely, given:</p>
<p>Covering = <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#abfabab6dab1bb6dbf7330908c5f1c7e3">getCoveringLanes()</a>; MaskA = getSubRegIndexLaneMask(SubA); MaskB = getSubRegIndexLaneMask(SubB);</p>
<p>If (MaskA &amp; ~(MaskB &amp; Covering)) == 0, then SubA is completely covered by SubB. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00390">390</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af29ce33602e8ccca18e75cc68e380e1a">CoveringLanes</a>; }</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_af29ce33602e8ccca18e75cc68e380e1a"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af29ce33602e8ccca18e75cc68e380e1a">llvm::TargetRegisterInfo::CoveringLanes</a></div><div class="ttdeci">unsigned CoveringLanes</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00229">TargetRegisterInfo.h:229</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9b32c0e7e180ae70b1e24695ad280b00"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getCrossCopyRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getCrossCopyRegClass - Returns a legal register class to copy a register in the specified class to or from. If it is possible to copy the register directly without using a cross register class copy, return the specified RC. Returns NULL if it is not possible to copy between a two registers of the specified class. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00584">584</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                                                            {</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a507befa737231b5b99a8b1b563c36633"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::TargetRegisterInfo::getCSRFirstUseCost </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Allow the target to override the cost of using a callee-saved register for the first time. Default value of 0 means we will use a callee-saved register if it is available. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00695">695</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;{ <span class="keywordflow">return</span> 0; }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac1d330e923a5138ddb044a6ffb5d5747"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getDwarfRegNum </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Map a target register to an equivalent dwarf register number. Returns -1 if there is no equivalent value. The second parameter allows targets to use different numberings for EH info and debugging info. </p>

<p>Definition at line <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html#l00061">61</a> of file <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                                                   {</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keyword">const</span> DwarfLLVMRegPair *M = isEH ? <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a1446417a6f0dfadf5a9eb5b2a182e059">EHL2DwarfRegs</a> : <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a17f9328b381b7a96f82f5279536ef493">L2DwarfRegs</a>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordtype">unsigned</span> Size = isEH ? <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa88e55f6b75b6c3460e0e992c4698ac4">EHL2DwarfRegsSize</a> : <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a18c628855599c97c683fb8cb3925635f">L2DwarfRegsSize</a>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  DwarfLLVMRegPair Key = { RegNum, 0 };</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">const</span> DwarfLLVMRegPair *<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::lower_bound(M, M+Size, Key);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordflow">if</span> (I == M+Size || I-&gt;FromReg != RegNum)</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordflow">return</span> I-&gt;ToReg;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a17f9328b381b7a96f82f5279536ef493"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a17f9328b381b7a96f82f5279536ef493">llvm::MCRegisterInfo::L2DwarfRegs</a></div><div class="ttdeci">const DwarfLLVMRegPair * L2DwarfRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00177">MCRegisterInfo.h:177</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a1446417a6f0dfadf5a9eb5b2a182e059"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a1446417a6f0dfadf5a9eb5b2a182e059">llvm::MCRegisterInfo::EHL2DwarfRegs</a></div><div class="ttdeci">const DwarfLLVMRegPair * EHL2DwarfRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00178">MCRegisterInfo.h:178</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_aa88e55f6b75b6c3460e0e992c4698ac4"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa88e55f6b75b6c3460e0e992c4698ac4">llvm::MCRegisterInfo::EHL2DwarfRegsSize</a></div><div class="ttdeci">unsigned EHL2DwarfRegsSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00174">MCRegisterInfo.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a18c628855599c97c683fb8cb3925635f"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a18c628855599c97c683fb8cb3925635f">llvm::MCRegisterInfo::L2DwarfRegsSize</a></div><div class="ttdeci">unsigned L2DwarfRegsSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00173">MCRegisterInfo.h:173</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1cf596e85e5b5d4dae9219b9daee7ba8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t llvm::MCRegisterInfo::getEncodingValue </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the encoding for RegNo. </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00405">405</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                                  {</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(RegNo &lt; <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa620991b540ef6cc9a8e419d8b9c6521">NumRegs</a> &amp;&amp;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;           <span class="stringliteral">&quot;Attempting to get encoding for invalid register number!&quot;</span>);</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa4e7bd7bd37f516924081c0e8ca5454c">RegEncodingTable</a>[RegNo];</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_aa4e7bd7bd37f516924081c0e8ca5454c"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa4e7bd7bd37f516924081c0e8ca5454c">llvm::MCRegisterInfo::RegEncodingTable</a></div><div class="ttdeci">const uint16_t * RegEncodingTable</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00170">MCRegisterInfo.h:170</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_aa620991b540ef6cc9a8e419d8b9c6521"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa620991b540ef6cc9a8e419d8b9c6521">llvm::MCRegisterInfo::NumRegs</a></div><div class="ttdeci">unsigned NumRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00156">MCRegisterInfo.h:156</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a62c3a08055fda404d8d0ce0f0daf5658"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int64_t llvm::TargetRegisterInfo::getFrameIndexInstrOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getFrameIndexInstrOffset - Get the offset from the referenced frame index in the instruction, if there is one. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00749">749</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;                                                          {</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2a4c228322f39803f16b2f49d18b0efe"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::TargetRegisterInfo::getFrameRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Debug information queries. </p>
<p>getFrameRegister - This method should return the register used as a base for values allocated in the current stack frame. </p>

</div>
</div>
<a class="anchor" id="ac8f9853531f52b368572f9933ebd6de6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getLargestLegalSuperClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getLargestLegalSuperClass - Returns the largest super class of RC that is legal to use in the current sub-target and has the same spill size. The returned register class can be used to create virtual registers which means that all its registers can be copied and spilled. </p>
<p>The default implementation is very conservative and doesn't allow the register allocator to inflate register classes. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00593">593</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                                                                 {<span class="comment"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">    /// The default implementation is very conservative and doesn&#39;t allow the</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">    /// register allocator to inflate register classes.</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"></span>    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a643e75ef1d7bd06046c124d50bfeee9a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getLLVMRegNum </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Map a dwarf register back to a target register. </p>

<p>Definition at line <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html#l00072">72</a> of file <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                                                  {</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keyword">const</span> DwarfLLVMRegPair *M = isEH ? <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a21a01aa3ef51e6e201157cce5d8f8526">EHDwarf2LRegs</a> : <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#af1c131d49c4d0f672c2132085f7e6176">Dwarf2LRegs</a>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordtype">unsigned</span> Size = isEH ? <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a74a71dd60aaa8151556962f3655ae492">EHDwarf2LRegsSize</a> : <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a98c90079c6bbf40879ec419c04ad4739">Dwarf2LRegsSize</a>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  DwarfLLVMRegPair Key = { RegNum, 0 };</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keyword">const</span> DwarfLLVMRegPair *<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::lower_bound(M, M+Size, Key);</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(I != M+Size &amp;&amp; I-&gt;FromReg == RegNum &amp;&amp; <span class="stringliteral">&quot;Invalid RegNum&quot;</span>);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">return</span> I-&gt;ToReg;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a98c90079c6bbf40879ec419c04ad4739"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a98c90079c6bbf40879ec419c04ad4739">llvm::MCRegisterInfo::Dwarf2LRegsSize</a></div><div class="ttdeci">unsigned Dwarf2LRegsSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00175">MCRegisterInfo.h:175</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a74a71dd60aaa8151556962f3655ae492"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a74a71dd60aaa8151556962f3655ae492">llvm::MCRegisterInfo::EHDwarf2LRegsSize</a></div><div class="ttdeci">unsigned EHDwarf2LRegsSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00176">MCRegisterInfo.h:176</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a21a01aa3ef51e6e201157cce5d8f8526"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a21a01aa3ef51e6e201157cce5d8f8526">llvm::MCRegisterInfo::EHDwarf2LRegs</a></div><div class="ttdeci">const DwarfLLVMRegPair * EHDwarf2LRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00180">MCRegisterInfo.h:180</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_af1c131d49c4d0f672c2132085f7e6176"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#af1c131d49c4d0f672c2132085f7e6176">llvm::MCRegisterInfo::Dwarf2LRegs</a></div><div class="ttdeci">const DwarfLLVMRegPair * Dwarf2LRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00179">MCRegisterInfo.h:179</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab4f4bfd683b0c4a44aa6a220d60b1f6f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned MCRegisterInfo::getMatchingSuperReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/d89/classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg. </p>

<p>Definition at line <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html#l00018">18</a> of file <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;                                                                              {</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d3/d12/classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> Supers(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">this</span>); Supers.<a class="code" href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++Supers)</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;    <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="../../d8/d89/classllvm_1_1MCRegisterClass.html#a7c9bd98c9444cf8a4e74577c4777919b">contains</a>(*Supers) &amp;&amp; <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> == <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(*Supers, SubIdx))</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;      <span class="keywordflow">return</span> *Supers;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_abccd358b92366e5284e7e674e86b241f"><div class="ttname"><a href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="../../d3/d12/classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00454">MCRegisterInfo.h:454</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_af77f29dbf27c325e25aae091aba01c2a"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">llvm::MCRegisterInfo::getSubReg</a></div><div class="ttdeci">unsigned getSubReg(unsigned Reg, unsigned Idx) const </div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d8f/MCRegisterInfo_8cpp_source.html#l00026">MCRegisterInfo.cpp:26</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a7c9bd98c9444cf8a4e74577c4777919b"><div class="ttname"><a href="../../d8/d89/classllvm_1_1MCRegisterClass.html#a7c9bd98c9444cf8a4e74577c4777919b">llvm::MCRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00071">MCRegisterInfo.h:71</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac2112296600ed4c01c2554d6dfb79f4c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterInfo::getMatchingSuperReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getMatchingSuperReg - Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00457">457</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                                                                    {</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ab4f4bfd683b0c4a44aa6a220d60b1f6f">MCRegisterInfo::getMatchingSuperReg</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, SubIdx, RC-&gt;MC);</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab4f4bfd683b0c4a44aa6a220d60b1f6f"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ab4f4bfd683b0c4a44aa6a220d60b1f6f">llvm::MCRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">unsigned getMatchingSuperReg(unsigned Reg, unsigned SubIdx, const MCRegisterClass *RC) const </div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg...</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d8f/MCRegisterInfo_8cpp_source.html#l00018">MCRegisterInfo.cpp:18</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9e02f92695e5d3efbcaae998f26449ab"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getMatchingSuperRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>A</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getMatchingSuperRegClass - Return a subclass of the specified register class <a class="el" href="../../d4/dc4/structA.html">A</a> so that each register in it has a sub-register of the specified sub-register index which is in the specified register class B.</p>
<p>TableGen will synthesize missing <a class="el" href="../../d4/dc4/structA.html">A</a> sub-classes. </p>

<p>Definition at line <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00185">185</a> of file <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                                                 {</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(A &amp;&amp; B &amp;&amp; <span class="stringliteral">&quot;Missing register class&quot;</span>);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Idx &amp;&amp; <span class="stringliteral">&quot;Bad sub-register index&quot;</span>);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">// Find Idx in the list of super-register indices.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html">SuperRegClassIterator</a> RCI(B, <span class="keyword">this</span>); RCI.<a class="code" href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html#aefbca0758b5f55e95b329d3139331252">isValid</a>(); ++RCI)</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordflow">if</span> (RCI.getSubReg() == Idx)</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <span class="comment">// The bit mask contains all register classes that are projected into B</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      <span class="comment">// by Idx. Find a class that is also a sub-class of A.</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../dd/d43/TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a>(RCI.getMask(), A-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">getSubClassMask</a>(), <span class="keyword">this</span>);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html"><div class="ttname"><a href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html">llvm::SuperRegClassIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00847">TargetRegisterInfo.h:847</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html_aefbca0758b5f55e95b329d3139331252"><div class="ttname"><a href="../../d3/d15/classllvm_1_1SuperRegClassIterator.html#aefbca0758b5f55e95b329d3139331252">llvm::SuperRegClassIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">Returns true if this iterator is still pointing at a valid entry. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00868">TargetRegisterInfo.h:868</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8cpp_html_af72f7bb57183a32ad9703b426b27421c"><div class="ttname"><a href="../../dd/d43/TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a></div><div class="ttdeci">static const TargetRegisterClass * firstCommonClass(const uint32_t *A, const uint32_t *B, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00161">TargetRegisterInfo.cpp:161</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a35a33974faae4eb881dd6a0c45024de0"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">llvm::TargetRegisterClass::getSubClassMask</a></div><div class="ttdeci">const uint32_t * getSubClassMask() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00151">TargetRegisterInfo.h:151</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae9aacd409bfca45edfcd7bb432d3f1fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * TargetRegisterInfo::getMinimalPhysRegClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../df/db3/structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em> = <code><a class="el" href="../../de/d87/classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getMinimalPhysRegClass - Returns the Register Class of a physical register of the given type, picking the most sub register class of the right type that contains this physreg. </p>

<p>Definition at line <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00111">111</a> of file <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                                                     {</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">isPhysicalRegister</a>(reg) &amp;&amp; <span class="stringliteral">&quot;reg must be a physical register&quot;</span>);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="comment">// Pick the most sub register class of the right type that contains</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// this physreg.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* BestRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">regclass_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">regclass_begin</a>(), E = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">regclass_end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>){</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* RC = *<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">if</span> ((VT == <a class="code" href="../../de/d87/classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a> || RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(VT)) &amp;&amp; RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">contains</a>(reg) &amp;&amp;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        (!BestRC || BestRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a1cdc53914d9be935bf3882c08dcc4a0d">hasSubClass</a>(RC)))</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      BestRC = RC;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  }</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(BestRC &amp;&amp; <span class="stringliteral">&quot;Couldn&#39;t find the register class&quot;</span>);</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">return</span> BestRC;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a773f00b289b2eef69a1b26c350d32332"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">llvm::TargetRegisterInfo::regclass_end</a></div><div class="ttdeci">regclass_iterator regclass_end() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00551">TargetRegisterInfo.h:551</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="../../de/d87/classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d88/MachineValueType_8h_source.html#l00037">MachineValueType.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a1e727502aaf54bbd6564e06f6c38f132"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">llvm::TargetRegisterInfo::regclass_begin</a></div><div class="ttdeci">regclass_iterator regclass_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00550">TargetRegisterInfo.h:550</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a1cdc53914d9be935bf3882c08dcc4a0d"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a1cdc53914d9be935bf3882c08dcc4a0d">llvm::TargetRegisterClass::hasSubClass</a></div><div class="ttdeci">bool hasSubClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00125">TargetRegisterInfo.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a055858b14215864ed367a8db6c19d6f6"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00280">TargetRegisterInfo.h:280</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_afdb5953dce337bafb4df1acb1125512a"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">llvm::TargetRegisterClass::hasType</a></div><div class="ttdeci">bool hasType(EVT vt) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00104">TargetRegisterInfo.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a5f3578b3db9bb49d5d3ac5d282b35034"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">llvm::TargetRegisterInfo::regclass_iterator</a></div><div class="ttdeci">const TargetRegisterClass *const * regclass_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00221">TargetRegisterInfo.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a18659a1da7db1674fa972c28846a3958"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00076">TargetRegisterInfo.h:76</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2546a53db9bdb717a20f9786b1c06137"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> char* llvm::MCRegisterInfo::getName </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the human-readable symbolic target-specific name for the specified physical register. </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00353">353</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                                            {</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a1189f9310d3fbb014c068c6b37a64a61">RegStrings</a> + <span class="keyword">get</span>(RegNo).<a class="code" href="../../d8/d4b/namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1GraphProgram_html_a0ad4685976f8c4d4a697a53fbe05d10b"><div class="ttname"><a href="../../d8/d4b/namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">llvm::GraphProgram::Name</a></div><div class="ttdeci">Name</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dec/GraphWriter_8h_source.html#l00044">GraphWriter.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a1189f9310d3fbb014c068c6b37a64a61"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a1189f9310d3fbb014c068c6b37a64a61">llvm::MCRegisterInfo::RegStrings</a></div><div class="ttdeci">const char * RegStrings</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00164">MCRegisterInfo.h:164</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a31a901f12fea3fdd4fb7cdffbe494842"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterInfo::getNumRegClasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00553">553</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                                    {</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">return</span> (<span class="keywordtype">unsigned</span>)(<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">regclass_end</a>()-<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">regclass_begin</a>());</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a773f00b289b2eef69a1b26c350d32332"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">llvm::TargetRegisterInfo::regclass_end</a></div><div class="ttdeci">regclass_iterator regclass_end() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00551">TargetRegisterInfo.h:551</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a1e727502aaf54bbd6564e06f6c38f132"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">llvm::TargetRegisterInfo::regclass_begin</a></div><div class="ttdeci">regclass_iterator regclass_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00550">TargetRegisterInfo.h:550</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0f68bd50142729a84434a02436bb7b46"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::TargetRegisterInfo::getNumRegPressureSets </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the number of dimensions of register pressure. </p>

</div>
</div>
<a class="anchor" id="a56e9a625f708912164f16c178ceb97d7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MCRegisterInfo::getNumRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of registers this target has (useful for sizing arrays holding per register information) </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00359">359</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                              {</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa620991b540ef6cc9a8e419d8b9c6521">NumRegs</a>;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_aa620991b540ef6cc9a8e419d8b9c6521"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa620991b540ef6cc9a8e419d8b9c6521">llvm::MCRegisterInfo::NumRegs</a></div><div class="ttdeci">unsigned NumRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00156">MCRegisterInfo.h:156</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aaf3dc2763e3a8855709d186966654062"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MCRegisterInfo::getNumRegUnits </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of (native) register units in the target. Register units are numbered from 0 to <a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062" title="Return the number of (native) register units in the target. Register units are numbered from 0 to get...">getNumRegUnits()</a> - 1. They can be accessed through <a class="el" href="../../dd/dab/classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> defined below. </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00373">373</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                                  {</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a66b72219bd2264eccdbdc307254d2cc4">NumRegUnits</a>;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a66b72219bd2264eccdbdc307254d2cc4"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a66b72219bd2264eccdbdc307254d2cc4">llvm::MCRegisterInfo::NumRegUnits</a></div><div class="ttdeci">unsigned NumRegUnits</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00161">MCRegisterInfo.h:161</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a28291bd03f41eb4a3b7bafc1a56be086"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MCRegisterInfo::getNumSubRegIndices </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op sub-register, while 1 to <a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086" title="Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op...">getNumSubRegIndices()</a> - 1 represent real sub-registers. </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00366">366</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                                       {</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a677bdf16f121f92ac6adcc5cfef66c38">NumSubRegIndices</a>;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a677bdf16f121f92ac6adcc5cfef66c38"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a677bdf16f121f92ac6adcc5cfef66c38">llvm::MCRegisterInfo::NumSubRegIndices</a></div><div class="ttdeci">unsigned NumSubRegIndices</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00169">MCRegisterInfo.h:169</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0b3a814040f5e721a08d8b9b277b3fec"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getPointerRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Kind</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getPointerRegClass - Returns a <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> used for pointer values. If a target supports multiple different pointer register classes, kind specifies which one is indicated. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00574">574</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                                                                       {</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement getPointerRegClass!&quot;</span>);</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  }</div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5f14a8d1bffbc5b4fc4579f9a6f070ed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MCRegisterInfo::getProgramCounter </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register which is the program counter. </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00310">310</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                                     {</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ac2e6fedea3043e44c2e127dd229ec223">PCReg</a>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ac2e6fedea3043e44c2e127dd229ec223"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ac2e6fedea3043e44c2e127dd229ec223">llvm::MCRegisterInfo::PCReg</a></div><div class="ttdeci">unsigned PCReg</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00158">MCRegisterInfo.h:158</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac58ba5238412b89eed1c5703a7e81f11"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MCRegisterInfo::getRARegister </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method should return the register where the return address can be found. </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00305">305</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                 {</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a7f91e4b43e83d61d7164bc2db664f92d">RAReg</a>;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a7f91e4b43e83d61d7164bc2db664f92d"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a7f91e4b43e83d61d7164bc2db664f92d">llvm::MCRegisterInfo::RAReg</a></div><div class="ttdeci">unsigned RAReg</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00157">MCRegisterInfo.h:157</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7ae38a1eead06a8ca793c506c9c1a4c4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetRegisterInfo::getRegAllocationHints </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>VirtReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/de5/classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="../../d9/d4a/namespacellvm.html#a321d6a5c76103244859081c772c4919d">MCPhysReg</a> &gt;&#160;</td>
          <td class="paramname"><em>Order</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d9/d4a/namespacellvm.html#a321d6a5c76103244859081c772c4919d">MCPhysReg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Hints</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dd/db0/classllvm_1_1VirtRegMap.html">VirtRegMap</a> *&#160;</td>
          <td class="paramname"><em>VRM</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get a list of 'hint' registers that the register allocator should try first when allocating a physical register for the virtual register VirtReg. These registers are effectively moved to the front of the allocation order.</p>
<p>The Order argument is the allocation order for VirtReg's register class as returned from <a class="el" href="../../df/dd0/classllvm_1_1RegisterClassInfo.html#a3812bd10f638bd6a46451e9e82bf1ca8">RegisterClassInfo::getOrder()</a>. The hint registers must come from Order, and they must not be reserved.</p>
<p>The default implementation of this function can resolve target-independent hints provided to MRI::setRegAllocationHint with HintType == 0. Targets that override this function should defer to the default implementation if they have no reason to change the allocation order for VirtReg. There may be target-independent hints. </p>

<p>Definition at line <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00264">264</a> of file <a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                                                       {</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  std::pair&lt;unsigned, unsigned&gt; <a class="code" href="../../dc/d3a/AArch64CollectLOH_8cpp.html#ad8a36316b060bb8da08ad49a4a1b421e">Hint</a> = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">getRegAllocationHint</a>(VirtReg);</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="comment">// Hints with HintType != 0 were set by target-dependent code.</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="comment">// Such targets must provide their own implementation of</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="comment">// TRI::getRegAllocationHints to interpret those hint types.</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Hint.first == 0 &amp;&amp; <span class="stringliteral">&quot;Target must implement TRI::getRegAllocationHints&quot;</span>);</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="comment">// Target-independent hints are either a physical or a virtual register.</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordtype">unsigned</span> Phys = Hint.second;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">if</span> (VRM &amp;&amp; <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">isVirtualRegister</a>(Phys))</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    Phys = VRM-&gt;<a class="code" href="../../dd/db0/classllvm_1_1VirtRegMap.html#aa8ead3a5e2e6171733c0cd869f6ddb68">getPhys</a>(Phys);</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">// Check that Phys is a valid hint in VirtReg&#39;s register class.</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">isPhysicalRegister</a>(Phys))</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">isReserved</a>(Phys))</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="comment">// Check that Phys is in the allocation order. We shouldn&#39;t heed hints</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">// from VirtReg&#39;s register class if they aren&#39;t in the allocation order. The</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">// target probably has a reason for removing the register.</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">if</span> (std::find(Order.<a class="code" href="../../d1/de5/classllvm_1_1ArrayRef.html#a836367b39ed630bf14db99923c22740e">begin</a>(), Order.<a class="code" href="../../d1/de5/classllvm_1_1ArrayRef.html#a38ed8cc3c342ad6910e8c869d3e2b9cf">end</a>(), Phys) == Order.<a class="code" href="../../d1/de5/classllvm_1_1ArrayRef.html#a38ed8cc3c342ad6910e8c869d3e2b9cf">end</a>())</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="comment">// All clear, tell the register allocator to prefer this register.</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  Hints.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Phys);</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00225">SmallVector.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a38ed8cc3c342ad6910e8c869d3e2b9cf"><div class="ttname"><a href="../../d1/de5/classllvm_1_1ArrayRef.html#a38ed8cc3c342ad6910e8c869d3e2b9cf">llvm::ArrayRef::end</a></div><div class="ttdeci">iterator end() const </div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/da8/ArrayRef_8h_source.html#l00098">ArrayRef.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="AArch64CollectLOH_8cpp_html_ad8a36316b060bb8da08ad49a4a1b421e"><div class="ttname"><a href="../../dc/d3a/AArch64CollectLOH_8cpp.html#ad8a36316b060bb8da08ad49a4a1b421e">Hint</a></div><div class="ttdeci">aarch64 collect AArch64 Collect Linker Optimization Hint(LOH)&quot;</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aacf576836c018b7d4a484110a1920815"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">llvm::MachineRegisterInfo::getRegAllocationHint</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getRegAllocationHint(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00607">MachineRegisterInfo.h:607</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a008f499ae277e4936b5b897ddb4bcb7e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(unsigned PhysReg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00718">MachineRegisterInfo.h:718</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a836367b39ed630bf14db99923c22740e"><div class="ttname"><a href="../../d1/de5/classllvm_1_1ArrayRef.html#a836367b39ed630bf14db99923c22740e">llvm::ArrayRef::begin</a></div><div class="ttdeci">iterator begin() const </div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/da8/ArrayRef_8h_source.html#l00097">ArrayRef.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a055858b14215864ed367a8db6c19d6f6"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00280">TargetRegisterInfo.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_aa8ead3a5e2e6171733c0cd869f6ddb68"><div class="ttname"><a href="../../dd/db0/classllvm_1_1VirtRegMap.html#aa8ead3a5e2e6171733c0cd869f6ddb68">llvm::VirtRegMap::getPhys</a></div><div class="ttdeci">unsigned getPhys(unsigned virtReg) const </div><div class="ttdoc">returns the physical register mapped to the specified virtual register </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/db4/VirtRegMap_8h_source.html#l00098">VirtRegMap.h:98</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6e765860317332f714b0f7b447663632"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getRegClass - Returns the register class associated with the enumeration value. See class <a class="el" href="../../da/d82/classllvm_1_1MCOperandInfo.html">MCOperandInfo</a>. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00559">559</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                                                           {</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(i &lt; <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">getNumRegClasses</a>() &amp;&amp; <span class="stringliteral">&quot;Register Class ID out of range&quot;</span>);</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af00cd530bd24da7afb1ec0f0ff28a326">RegClassBegin</a>[i];</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a31a901f12fea3fdd4fb7cdffbe494842"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">llvm::TargetRegisterInfo::getNumRegClasses</a></div><div class="ttdeci">unsigned getNumRegClasses() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00553">TargetRegisterInfo.h:553</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_af00cd530bd24da7afb1ec0f0ff28a326"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af00cd530bd24da7afb1ec0f0ff28a326">llvm::TargetRegisterInfo::RegClassBegin</a></div><div class="ttdeci">regclass_iterator RegClassBegin</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8705cbdb90fa57e99be882bf39c2983f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> int* llvm::TargetRegisterInfo::getRegClassPressureSets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get the dimensions of register pressure impacted by this register class. Returns a -1 terminated array of pressure set IDs. </p>

</div>
</div>
<a class="anchor" id="a55dc7cf067f4fdc07a902ca0f3e3a87d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d01/structllvm_1_1RegClassWeight.html">RegClassWeight</a>&amp; llvm::TargetRegisterInfo::getRegClassWeight </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the weight in units of pressure for this register class. </p>

</div>
</div>
<a class="anchor" id="afe970f60219cf069303ba0a1bf66919f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::TargetRegisterInfo::getRegPressureLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getRegPressureLimit - Return the register pressure "high water mark" for the specific register class. The scheduler is in high register pressure mode (for the specific register class) if it goes over the limit.</p>
<p>Note: this is the old register pressure model that relies on a manually specified representative register class per value type. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00605">605</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                                                                  {</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a399ed64cd4e9f067fd17ced884e15894"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::TargetRegisterInfo::getRegPressureSetLimit </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get the register unit pressure limit for this dimension. This limit must be adjusted dynamically for reserved registers. </p>

</div>
</div>
<a class="anchor" id="a3c2bb9e82e28af11ea7a7deaef40aea4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> char* llvm::TargetRegisterInfo::getRegPressureSetName </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the name of this register unit pressure set. </p>

</div>
</div>
<a class="anchor" id="a890f0083e12db63b68eb74781d16230e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> int* llvm::TargetRegisterInfo::getRegUnitPressureSets </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get the dimensions of register pressure impacted by this register unit. Returns a -1 terminated array of pressure set IDs. </p>

</div>
</div>
<a class="anchor" id="ab1d52ba3366d25ff35ad6687bc5c0afd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::TargetRegisterInfo::getRegUnitWeight </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the weight in units of pressure for this register unit. </p>

</div>
</div>
<a class="anchor" id="a82390447c4d818e9ba87147186f2bc9a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> llvm::TargetRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getReservedRegs - Returns a bitset indexed by physical register number indicating if a register is a special register that has particular uses and should be considered unavailable at all times, e.g. <a class="el" href="../../da/dbc/namespacellvm_1_1SP.html">SP</a>, RA. This is used by register scavenger to determine what registers are free. </p>

</div>
</div>
<a class="anchor" id="ae4ceef2c7709c42f26832b0ad90eeabf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int MCRegisterInfo::getSEHRegNum </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNum</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Map a target register to an equivalent SEH register number. Returns LLVM register number if there is no equivalent value. </p>

<p>Definition at line <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html#l00082">82</a> of file <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                                      {</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d5/d64/classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, int&gt;::const_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a582dcb4d688230be2e583daeee8fab53">L2SEHRegs</a>.<a class="code" href="../../d9/d72/classllvm_1_1DenseMapBase.html#a21cf94357e53cd1069aba475266fdb63">find</a>(RegNum);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">if</span> (I == <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a582dcb4d688230be2e583daeee8fab53">L2SEHRegs</a>.<a class="code" href="../../d9/d72/classllvm_1_1DenseMapBase.html#a321e37d79af8b4287f8a1dcf9aff9c01">end</a>()) <span class="keywordflow">return</span> (<span class="keywordtype">int</span>)RegNum;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keywordflow">return</span> I-&gt;second;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="../../d5/d64/classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d73/DenseMap_8h_source.html#l00529">DenseMap.h:529</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a321e37d79af8b4287f8a1dcf9aff9c01"><div class="ttname"><a href="../../d9/d72/classllvm_1_1DenseMapBase.html#a321e37d79af8b4287f8a1dcf9aff9c01">llvm::DenseMapBase::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d73/DenseMap_8h_source.html#l00058">DenseMap.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a582dcb4d688230be2e583daeee8fab53"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a582dcb4d688230be2e583daeee8fab53">llvm::MCRegisterInfo::L2SEHRegs</a></div><div class="ttdeci">DenseMap&lt; unsigned, int &gt; L2SEHRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00181">MCRegisterInfo.h:181</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a21cf94357e53cd1069aba475266fdb63"><div class="ttname"><a href="../../d9/d72/classllvm_1_1DenseMapBase.html#a21cf94357e53cd1069aba475266fdb63">llvm::DenseMapBase::find</a></div><div class="ttdeci">iterator find(const KeyT &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d73/DenseMap_8h_source.html#l00109">DenseMap.h:109</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4031f241d28a0a91266e6d83de2758c7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::TargetRegisterInfo::getSubClassWithSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSubClassWithSubReg - Returns the largest legal sub-class of RC that supports the sub-register index Idx. If no such sub-class exists, return NULL. If all registers in RC already have an Idx sub-register, return RC.</p>
<p>TableGen generates a version of this function that is good enough in most cases. Targets can override if they have constraints that TableGen doesn't understand. For example, the x86 sub_8bit sub-register index is supported by the full GR32 register class in 64-bit mode, but only by the GR32_ABCD regiister class in 32-bit mode.</p>
<p>TableGen will synthesize missing RC sub-classes. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00484">484</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                                                                           {</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Idx == 0 &amp;&amp; <span class="stringliteral">&quot;Target has no sub-registers&quot;</span>);</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  }</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af77f29dbf27c325e25aae091aba01c2a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned MCRegisterInfo::getSubReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the physical register number of sub-register "Index" for physical register RegNo. Return zero if the sub-register does not exist. </p>

<p>Definition at line <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html#l00026">26</a> of file <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;                                                                   {</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Idx &amp;&amp; Idx &lt; <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">getNumSubRegIndices</a>() &amp;&amp;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;         <span class="stringliteral">&quot;This is not a subregister index&quot;</span>);</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="comment">// Get a pointer to the corresponding SubRegIndices list. This list has the</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="comment">// name of each sub-register in the same order as MCSubRegIterator.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keyword">const</span> uint16_t *SRI = <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a09405597445301177b8d5b6d683f563e">SubRegIndices</a> + <span class="keyword">get</span>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>).<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a09405597445301177b8d5b6d683f563e">SubRegIndices</a>;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d0/dbe/classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> Subs(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">this</span>); Subs.<a class="code" href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++Subs, ++SRI)</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <span class="keywordflow">if</span> (*SRI == Idx)</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;      <span class="keywordflow">return</span> *Subs;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a09405597445301177b8d5b6d683f563e"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a09405597445301177b8d5b6d683f563e">llvm::MCRegisterInfo::SubRegIndices</a></div><div class="ttdeci">const uint16_t * SubRegIndices</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00165">MCRegisterInfo.h:165</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_abccd358b92366e5284e7e674e86b241f"><div class="ttname"><a href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a28291bd03f41eb4a3b7bafc1a56be086"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">llvm::MCRegisterInfo::getNumSubRegIndices</a></div><div class="ttdeci">unsigned getNumSubRegIndices() const </div><div class="ttdoc">Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op...</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00366">MCRegisterInfo.h:366</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="../../d0/dbe/classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00441">MCRegisterInfo.h:441</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae56eef3d36297a47c67683d39beaac75"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned MCRegisterInfo::getSubRegIdxOffset </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the offset of the bit range covered by a sub-register index. If an Offset doesn't make sense (the index isn't continuous, or is used to access sub-registers at different offsets), return -1. </p>

<p>Definition at line <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html#l00055">55</a> of file <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                                              {</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Idx &amp;&amp; Idx &lt; <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">getNumSubRegIndices</a>() &amp;&amp;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;         <span class="stringliteral">&quot;This is not a subregister index&quot;</span>);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a0f35bc130126ee495a101e0b00fac7bf">SubRegIdxRanges</a>[Idx].<a class="code" href="../../d2/dad/structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#a920aa6c311c3f95e1fd888b49bf99a5f">Offset</a>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a28291bd03f41eb4a3b7bafc1a56be086"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">llvm::MCRegisterInfo::getNumSubRegIndices</a></div><div class="ttdeci">unsigned getNumSubRegIndices() const </div><div class="ttdoc">Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op...</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00366">MCRegisterInfo.h:366</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits_html_a920aa6c311c3f95e1fd888b49bf99a5f"><div class="ttname"><a href="../../d2/dad/structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#a920aa6c311c3f95e1fd888b49bf99a5f">llvm::MCRegisterInfo::SubRegCoveredBits::Offset</a></div><div class="ttdeci">uint16_t Offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00151">MCRegisterInfo.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a0f35bc130126ee495a101e0b00fac7bf"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a0f35bc130126ee495a101e0b00fac7bf">llvm::MCRegisterInfo::SubRegIdxRanges</a></div><div class="ttdeci">const SubRegCoveredBits * SubRegIdxRanges</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00167">MCRegisterInfo.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afe09c3c06e7ff022652102bdeaba8cbd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned MCRegisterInfo::getSubRegIdxSize </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the size of the bit range covered by a sub-register index. If the index isn't continuous, return the sum of the sizes of its parts. If the index is used to access subregisters of different sizes, return -1. </p>

<p>Definition at line <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html#l00049">49</a> of file <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                                            {</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Idx &amp;&amp; Idx &lt; <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">getNumSubRegIndices</a>() &amp;&amp;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;         <span class="stringliteral">&quot;This is not a subregister index&quot;</span>);</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a0f35bc130126ee495a101e0b00fac7bf">SubRegIdxRanges</a>[Idx].<a class="code" href="../../d2/dad/structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#af467713f396035d661eef448a8afd2aa">Size</a>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a28291bd03f41eb4a3b7bafc1a56be086"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">llvm::MCRegisterInfo::getNumSubRegIndices</a></div><div class="ttdeci">unsigned getNumSubRegIndices() const </div><div class="ttdoc">Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op...</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00366">MCRegisterInfo.h:366</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits_html_af467713f396035d661eef448a8afd2aa"><div class="ttname"><a href="../../d2/dad/structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#af467713f396035d661eef448a8afd2aa">llvm::MCRegisterInfo::SubRegCoveredBits::Size</a></div><div class="ttdeci">uint16_t Size</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00152">MCRegisterInfo.h:152</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a0f35bc130126ee495a101e0b00fac7bf"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a0f35bc130126ee495a101e0b00fac7bf">llvm::MCRegisterInfo::SubRegIdxRanges</a></div><div class="ttdeci">const SubRegCoveredBits * SubRegIdxRanges</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00167">MCRegisterInfo.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8a4879cb93d8065ac38108eefad3ef7c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned MCRegisterInfo::getSubRegIndex </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubRegNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For a given register pair, return the sub-register index if the second register is a sub-register of the first. Return zero otherwise. </p>

<p>Definition at line <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html#l00038">38</a> of file <a class="el" href="../../d9/d8f/MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                                                                           {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(SubReg &amp;&amp; SubReg &lt; <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a>() &amp;&amp; <span class="stringliteral">&quot;This is not a register&quot;</span>);</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="comment">// Get a pointer to the corresponding SubRegIndices list. This list has the</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="comment">// name of each sub-register in the same order as MCSubRegIterator.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keyword">const</span> uint16_t *SRI = <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a09405597445301177b8d5b6d683f563e">SubRegIndices</a> + <span class="keyword">get</span>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>).<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a09405597445301177b8d5b6d683f563e">SubRegIndices</a>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d0/dbe/classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> Subs(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">this</span>); Subs.<a class="code" href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++Subs, ++SRI)</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keywordflow">if</span> (*Subs == SubReg)</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;      <span class="keywordflow">return</span> *SRI;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a09405597445301177b8d5b6d683f563e"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a09405597445301177b8d5b6d683f563e">llvm::MCRegisterInfo::SubRegIndices</a></div><div class="ttdeci">const uint16_t * SubRegIndices</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00165">MCRegisterInfo.h:165</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_abccd358b92366e5284e7e674e86b241f"><div class="ttname"><a href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a56e9a625f708912164f16c178ceb97d7"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00359">MCRegisterInfo.h:359</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="../../d0/dbe/classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00441">MCRegisterInfo.h:441</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a42b2a131c499e5deb4b2ddc5582fb297"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterInfo::getSubRegIndexLaneMask </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSubRegIndexLaneMask - Return a bitmask representing the parts of a register that are covered by SubIdx.</p>
<p>Lane masks for sub-register indices are similar to register units for physical registers. The individual bits in a lane mask can't be assigned any specific meaning. They can be used to check if two sub-register indices overlap.</p>
<p>If the target has a register such that:</p>
<p>getSubReg(Reg, A) overlaps getSubReg(Reg, B)</p>
<p>then:</p>
<p>getSubRegIndexLaneMask(A) &amp; getSubRegIndexLaneMask(B) != 0</p>
<p>The converse is not necessarily true. If two lane masks have a common bit, the corresponding sub-registers may not overlap, but it can be assumed that they usually will. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00361">361</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                                                         {</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="comment">// SubIdx == 0 is allowed, it has the lane mask ~0u.</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(SubIdx &lt; <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">getNumSubRegIndices</a>() &amp;&amp; <span class="stringliteral">&quot;This is not a subregister index&quot;</span>);</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af6477820e3e304e4b5dde8e73cef4c9e">SubRegIndexLaneMasks</a>[SubIdx];</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_af6477820e3e304e4b5dde8e73cef4c9e"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af6477820e3e304e4b5dde8e73cef4c9e">llvm::TargetRegisterInfo::SubRegIndexLaneMasks</a></div><div class="ttdeci">const unsigned * SubRegIndexLaneMasks</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00226">TargetRegisterInfo.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a28291bd03f41eb4a3b7bafc1a56be086"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">llvm::MCRegisterInfo::getNumSubRegIndices</a></div><div class="ttdeci">unsigned getNumSubRegIndices() const </div><div class="ttdoc">Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op...</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00366">MCRegisterInfo.h:366</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a66f921176e810b56f96c25373f191f8b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> char* llvm::TargetRegisterInfo::getSubRegIndexName </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubIdx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSubRegIndexName - Return the human-readable symbolic target-specific name for the specified SubRegIndex. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00336">336</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                                                        {</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(SubIdx &amp;&amp; SubIdx &lt; <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">getNumSubRegIndices</a>() &amp;&amp;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;           <span class="stringliteral">&quot;This is not a subregister index&quot;</span>);</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae1bf1be9bab6a603e39b49b603578525">SubRegIndexNames</a>[SubIdx-1];</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae1bf1be9bab6a603e39b49b603578525"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae1bf1be9bab6a603e39b49b603578525">llvm::TargetRegisterInfo::SubRegIndexNames</a></div><div class="ttdeci">const char *const * SubRegIndexNames</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00224">TargetRegisterInfo.h:224</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a28291bd03f41eb4a3b7bafc1a56be086"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">llvm::MCRegisterInfo::getNumSubRegIndices</a></div><div class="ttdeci">unsigned getNumSubRegIndices() const </div><div class="ttdoc">Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op...</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00366">MCRegisterInfo.h:366</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7d2b26ed3cdd4cee469fa067d4f17447"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterInfo::hasRegUnit </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegUnit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>hasRegUnit - Returns true if Reg contains <a class="el" href="../../d8/da8/structllvm_1_1RegUnit.html">RegUnit</a>. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00411">411</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                                                        {</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdaa5f1dcfe0ac250e2c0f285517494f">MCRegUnitIterator</a> Units(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">this</span>); Units.isValid(); ++Units)</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;      <span class="keywordflow">if</span> (*Units == RegUnit)</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_acdaa5f1dcfe0ac250e2c0f285517494f"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdaa5f1dcfe0ac250e2c0f285517494f">llvm::MCRegisterInfo::MCRegUnitIterator</a></div><div class="ttdeci">friend class MCRegUnitIterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00234">MCRegisterInfo.h:234</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a682bb9e1dd89cc28f032ee568aff0acb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::hasReservedSpillSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasReservedSpillSlot - Return true if target has reserved a spill slot in the stack frame of the given function for the specified register. e.g. On x86, if the frame register is required, the first fixed stack object is reserved as its spill slot. This tells <a class="el" href="../../d4/de8/classllvm_1_1PEI.html">PEI</a> not to create a new stack frame object for the given register. It should be called only after processFunctionBeforeCalleeSavedScan(). </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00729">729</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                                                         {</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a420c6d2de82c6ca3240913a039f4f23b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned llvm::TargetRegisterInfo::index2StackSlot </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>index2StackSlot - Convert a non-negative frame index to a stack slot register value. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00273">273</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                          {</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(FI &gt;= 0 &amp;&amp; <span class="stringliteral">&quot;Cannot hold a negative frame index.&quot;</span>);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">return</span> FI + (1u &lt;&lt; 30);</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  }</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a70cd177cd3198c912817a21f373b5651"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned llvm::TargetRegisterInfo::index2VirtReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>index2VirtReg - Convert a 0-based index to a virtual register number. This is the inverse operation of <a class="el" href="../../d7/d8b/structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a> below. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00301">301</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                                                {</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">return</span> Index | (1u &lt;&lt; 31);</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af89db563dc55a19fe702db2c8976bb1a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::InitMCRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d99/structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *&#160;</td>
          <td class="paramname"><em>D</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/d89/classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>C</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d4a/namespacellvm.html#a321d6a5c76103244859081c772c4919d">MCPhysReg</a>(*)&#160;</td>
          <td class="paramname"><em>RURoots</em>[2], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NRU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d4a/namespacellvm.html#a321d6a5c76103244859081c772c4919d">MCPhysReg</a> *&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> char *&#160;</td>
          <td class="paramname"><em>Strings</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> uint16_t *&#160;</td>
          <td class="paramname"><em>SubIndices</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumIndices</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d2/dad/structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *&#160;</td>
          <td class="paramname"><em>SubIdxRanges</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> uint16_t *&#160;</td>
          <td class="paramname"><em>RET</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize <a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>, called by TableGen auto-generated routines. <em>DO NOT USE</em>. </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00239">239</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                               {</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a54c02aa4e6491600a7ec4d7372fa18b2">Desc</a> = D;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa620991b540ef6cc9a8e419d8b9c6521">NumRegs</a> = NR;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a7f91e4b43e83d61d7164bc2db664f92d">RAReg</a> = RA;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ac2e6fedea3043e44c2e127dd229ec223">PCReg</a> = PC;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ae424236d74a204c21f85d27410b8bf42">Classes</a> = <a class="code" href="../../d3/de6/namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974afd841a49aec1539bc88abc8ff9e170fb">C</a>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a6f1c52146ecff648622f443b8af1b349">DiffLists</a> = <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a1189f9310d3fbb014c068c6b37a64a61">RegStrings</a> = Strings;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a9b79c907cd11441d53fafe21c060bbc8">NumClasses</a> = <a class="code" href="../../d2/d3b/regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#af739cac0b1e828ec0380bfb96bbab0b9">RegUnitRoots</a> = RURoots;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a66b72219bd2264eccdbdc307254d2cc4">NumRegUnits</a> = NRU;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a09405597445301177b8d5b6d683f563e">SubRegIndices</a> = SubIndices;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a677bdf16f121f92ac6adcc5cfef66c38">NumSubRegIndices</a> = NumIndices;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a0f35bc130126ee495a101e0b00fac7bf">SubRegIdxRanges</a> = SubIdxRanges;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa4e7bd7bd37f516924081c0e8ca5454c">RegEncodingTable</a> = RET;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a09405597445301177b8d5b6d683f563e"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a09405597445301177b8d5b6d683f563e">llvm::MCRegisterInfo::SubRegIndices</a></div><div class="ttdeci">const uint16_t * SubRegIndices</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00165">MCRegisterInfo.h:165</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974afd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="../../d3/de6/namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974afd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d55/CallingConv_8h_source.html#l00031">CallingConv.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a9b79c907cd11441d53fafe21c060bbc8"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a9b79c907cd11441d53fafe21c060bbc8">llvm::MCRegisterInfo::NumClasses</a></div><div class="ttdeci">unsigned NumClasses</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00160">MCRegisterInfo.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a7f91e4b43e83d61d7164bc2db664f92d"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a7f91e4b43e83d61d7164bc2db664f92d">llvm::MCRegisterInfo::RAReg</a></div><div class="ttdeci">unsigned RAReg</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00157">MCRegisterInfo.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a66b72219bd2264eccdbdc307254d2cc4"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a66b72219bd2264eccdbdc307254d2cc4">llvm::MCRegisterInfo::NumRegUnits</a></div><div class="ttdeci">unsigned NumRegUnits</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00161">MCRegisterInfo.h:161</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dca/GlobalMerge_8cpp_source.html#l00146">GlobalMerge.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_aa4e7bd7bd37f516924081c0e8ca5454c"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa4e7bd7bd37f516924081c0e8ca5454c">llvm::MCRegisterInfo::RegEncodingTable</a></div><div class="ttdeci">const uint16_t * RegEncodingTable</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00170">MCRegisterInfo.h:170</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a6f1c52146ecff648622f443b8af1b349"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a6f1c52146ecff648622f443b8af1b349">llvm::MCRegisterInfo::DiffLists</a></div><div class="ttdeci">const MCPhysReg * DiffLists</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00163">MCRegisterInfo.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_af739cac0b1e828ec0380bfb96bbab0b9"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#af739cac0b1e828ec0380bfb96bbab0b9">llvm::MCRegisterInfo::RegUnitRoots</a></div><div class="ttdeci">const MCPhysReg(* RegUnitRoots)[2]</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00162">MCRegisterInfo.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ac2e6fedea3043e44c2e127dd229ec223"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ac2e6fedea3043e44c2e127dd229ec223">llvm::MCRegisterInfo::PCReg</a></div><div class="ttdeci">unsigned PCReg</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00158">MCRegisterInfo.h:158</a></div></div>
<div class="ttc" id="regutils_8h_html_a1fa2460e32327ade49189c95740bc1b5"><div class="ttname"><a href="../../d2/d3b/regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a></div><div class="ttdeci">#define NC</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d3b/regutils_8h_source.html#l00042">regutils.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ae424236d74a204c21f85d27410b8bf42"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ae424236d74a204c21f85d27410b8bf42">llvm::MCRegisterInfo::Classes</a></div><div class="ttdeci">const MCRegisterClass * Classes</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00159">MCRegisterInfo.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a677bdf16f121f92ac6adcc5cfef66c38"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a677bdf16f121f92ac6adcc5cfef66c38">llvm::MCRegisterInfo::NumSubRegIndices</a></div><div class="ttdeci">unsigned NumSubRegIndices</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00169">MCRegisterInfo.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_aa620991b540ef6cc9a8e419d8b9c6521"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa620991b540ef6cc9a8e419d8b9c6521">llvm::MCRegisterInfo::NumRegs</a></div><div class="ttdeci">unsigned NumRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00156">MCRegisterInfo.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a54c02aa4e6491600a7ec4d7372fa18b2"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a54c02aa4e6491600a7ec4d7372fa18b2">llvm::MCRegisterInfo::Desc</a></div><div class="ttdeci">const MCRegisterDesc * Desc</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00155">MCRegisterInfo.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a1189f9310d3fbb014c068c6b37a64a61"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a1189f9310d3fbb014c068c6b37a64a61">llvm::MCRegisterInfo::RegStrings</a></div><div class="ttdeci">const char * RegStrings</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00164">MCRegisterInfo.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a0f35bc130126ee495a101e0b00fac7bf"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a0f35bc130126ee495a101e0b00fac7bf">llvm::MCRegisterInfo::SubRegIdxRanges</a></div><div class="ttdeci">const SubRegCoveredBits * SubRegIdxRanges</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00167">MCRegisterInfo.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a24d7d13a35348f2576a8fac1367b8f34"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::isFrameOffsetLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isFrameOffsetLegal - Determine whether a given offset immediate is encodable to resolve a frame index. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00780">780</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                                                        {</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;isFrameOffsetLegal does not exist on this target&quot;</span>);</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  }</div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa3adf149b595b297d3acb46f7e3aa8ed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterInfo::isInAllocatableClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isInAllocatableClass - Return true if the register is in the allocation of any register class. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00330">330</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                                                  {</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a95ffb61a708e1ab281d81f0d7e9c4d1d">InfoDesc</a>[RegNo].<a class="code" href="../../dc/df8/structllvm_1_1TargetRegisterInfoDesc.html#aa7279f86207e059681069e8994feeaf5">inAllocatableClass</a>;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  }</div>
<div class="ttc" id="structllvm_1_1TargetRegisterInfoDesc_html_aa7279f86207e059681069e8994feeaf5"><div class="ttname"><a href="../../dc/df8/structllvm_1_1TargetRegisterInfoDesc.html#aa7279f86207e059681069e8994feeaf5">llvm::TargetRegisterInfoDesc::inAllocatableClass</a></div><div class="ttdeci">bool inAllocatableClass</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00203">TargetRegisterInfo.h:203</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a95ffb61a708e1ab281d81f0d7e9c4d1d"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a95ffb61a708e1ab281d81f0d7e9c4d1d">llvm::TargetRegisterInfo::InfoDesc</a></div><div class="ttdeci">const TargetRegisterInfoDesc * InfoDesc</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00223">TargetRegisterInfo.h:223</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a055858b14215864ed367a8db6c19d6f6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::TargetRegisterInfo::isPhysicalRegister </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isPhysicalRegister - Return true if the specified register number is in the physical register namespace. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00280">280</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                                               {</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">isStackSlot</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) &amp;&amp; <span class="stringliteral">&quot;Not a register! Check isStackSlot() first.&quot;</span>);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordflow">return</span> int(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) &gt; 0;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_acd7ff2004156240432b82c305aab07db"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">llvm::TargetRegisterInfo::isStackSlot</a></div><div class="ttdeci">static bool isStackSlot(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00260">TargetRegisterInfo.h:260</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="acd7ff2004156240432b82c305aab07db"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::TargetRegisterInfo::isStackSlot </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable that normally holds a register. <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">isStackSlot()</a> returns true if Reg is in the range used for stack slots.</p>
<p>Note that <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">isVirtualRegister()</a> and <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">isPhysicalRegister()</a> cannot handle stack slots, so if a variable may contains a stack slot, always check <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">isStackSlot()</a> first. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00260">260</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                        {</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">return</span> int(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) &gt;= (1 &lt;&lt; 30);</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac5ba10e9a8cf6231c01fa72a99571674"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCRegisterInfo::isSubRegister </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a sub-register of RegA. </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00412">412</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                                                         {</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ab473cdc9fb7554bc7375f20d76561e8e">isSuperRegister</a>(RegB, RegA);</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab473cdc9fb7554bc7375f20d76561e8e"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ab473cdc9fb7554bc7375f20d76561e8e">llvm::MCRegisterInfo::isSuperRegister</a></div><div class="ttdeci">bool isSuperRegister(unsigned RegA, unsigned RegB) const </div><div class="ttdoc">Returns true if RegB is a super-register of RegA. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00468">MCRegisterInfo.h:468</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5355c911ca9fc5ca213328a57c33afc8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCRegisterInfo::isSubRegisterEq </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a sub-register of RegA or if RegB == RegA. </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00420">420</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                                                           {</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a168415f7a4118984e9739a35b12429c3">isSuperRegisterEq</a>(RegB, RegA);</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a168415f7a4118984e9739a35b12429c3"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a168415f7a4118984e9739a35b12429c3">llvm::MCRegisterInfo::isSuperRegisterEq</a></div><div class="ttdeci">bool isSuperRegisterEq(unsigned RegA, unsigned RegB) const </div><div class="ttdoc">Returns true if RegB is a super-register of RegA or if RegB == RegA. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00426">MCRegisterInfo.h:426</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab473cdc9fb7554bc7375f20d76561e8e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCRegisterInfo::isSuperRegister </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a super-register of RegA. </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00468">468</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                                                             {</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a98195db99f78cd46313e0de07882b7bb">MCSuperRegIterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(RegA, <span class="keyword">this</span>); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="keywordflow">if</span> (*<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == RegB)</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a98195db99f78cd46313e0de07882b7bb"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a98195db99f78cd46313e0de07882b7bb">llvm::MCRegisterInfo::MCSuperRegIterator</a></div><div class="ttdeci">friend class MCSuperRegIterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00233">MCRegisterInfo.h:233</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a168415f7a4118984e9739a35b12429c3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCRegisterInfo::isSuperRegisterEq </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a super-register of RegA or if RegB == RegA. </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00426">426</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                                                             {</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">return</span> RegA == RegB || <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ab473cdc9fb7554bc7375f20d76561e8e">isSuperRegister</a>(RegA, RegB);</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab473cdc9fb7554bc7375f20d76561e8e"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#ab473cdc9fb7554bc7375f20d76561e8e">llvm::MCRegisterInfo::isSuperRegister</a></div><div class="ttdeci">bool isSuperRegister(unsigned RegA, unsigned RegB) const </div><div class="ttdoc">Returns true if RegB is a super-register of RegA. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00468">MCRegisterInfo.h:468</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae62c5ea35b71f9020caa94340bc78f37"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::TargetRegisterInfo::isVirtualRegister </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isVirtualRegister - Return true if the specified register number is in the virtual register namespace. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00287">287</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                              {</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">isStackSlot</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) &amp;&amp; <span class="stringliteral">&quot;Not a register! Check isStackSlot() first.&quot;</span>);</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">return</span> int(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) &lt; 0;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_acd7ff2004156240432b82c305aab07db"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">llvm::TargetRegisterInfo::isStackSlot</a></div><div class="ttdeci">static bool isStackSlot(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00260">TargetRegisterInfo.h:260</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1b44c113e5e36696965e0a8e237d8644"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::mapDwarfRegsToLLVMRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../df/d8f/structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *&#160;</td>
          <td class="paramname"><em>Map</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Used to initialize Dwarf register to LLVM register number mapping. Called by TableGen auto-generated routines. <em>DO NOT USE</em>. </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00283">283</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                         {</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordflow">if</span> (isEH) {</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;      <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a21a01aa3ef51e6e201157cce5d8f8526">EHDwarf2LRegs</a> = Map;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a74a71dd60aaa8151556962f3655ae492">EHDwarf2LRegsSize</a> = Size;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#af1c131d49c4d0f672c2132085f7e6176">Dwarf2LRegs</a> = Map;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a98c90079c6bbf40879ec419c04ad4739">Dwarf2LRegsSize</a> = Size;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    }</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a98c90079c6bbf40879ec419c04ad4739"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a98c90079c6bbf40879ec419c04ad4739">llvm::MCRegisterInfo::Dwarf2LRegsSize</a></div><div class="ttdeci">unsigned Dwarf2LRegsSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00175">MCRegisterInfo.h:175</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a74a71dd60aaa8151556962f3655ae492"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a74a71dd60aaa8151556962f3655ae492">llvm::MCRegisterInfo::EHDwarf2LRegsSize</a></div><div class="ttdeci">unsigned EHDwarf2LRegsSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00176">MCRegisterInfo.h:176</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a21a01aa3ef51e6e201157cce5d8f8526"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a21a01aa3ef51e6e201157cce5d8f8526">llvm::MCRegisterInfo::EHDwarf2LRegs</a></div><div class="ttdeci">const DwarfLLVMRegPair * EHDwarf2LRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00180">MCRegisterInfo.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_af1c131d49c4d0f672c2132085f7e6176"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#af1c131d49c4d0f672c2132085f7e6176">llvm::MCRegisterInfo::Dwarf2LRegs</a></div><div class="ttdeci">const DwarfLLVMRegPair * Dwarf2LRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00179">MCRegisterInfo.h:179</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab7c254cf3539a51c7d3170e13e84e471"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::mapLLVMRegsToDwarfRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../df/d8f/structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *&#160;</td>
          <td class="paramname"><em>Map</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Used to initialize LLVM register to Dwarf register number mapping. Called by TableGen auto-generated routines. <em>DO NOT USE</em>. </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00269">269</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                         {</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">if</span> (isEH) {</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a1446417a6f0dfadf5a9eb5b2a182e059">EHL2DwarfRegs</a> = Map;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa88e55f6b75b6c3460e0e992c4698ac4">EHL2DwarfRegsSize</a> = Size;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a17f9328b381b7a96f82f5279536ef493">L2DwarfRegs</a> = Map;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a18c628855599c97c683fb8cb3925635f">L2DwarfRegsSize</a> = Size;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    }</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a17f9328b381b7a96f82f5279536ef493"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a17f9328b381b7a96f82f5279536ef493">llvm::MCRegisterInfo::L2DwarfRegs</a></div><div class="ttdeci">const DwarfLLVMRegPair * L2DwarfRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00177">MCRegisterInfo.h:177</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a1446417a6f0dfadf5a9eb5b2a182e059"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a1446417a6f0dfadf5a9eb5b2a182e059">llvm::MCRegisterInfo::EHL2DwarfRegs</a></div><div class="ttdeci">const DwarfLLVMRegPair * EHL2DwarfRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00178">MCRegisterInfo.h:178</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_aa88e55f6b75b6c3460e0e992c4698ac4"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa88e55f6b75b6c3460e0e992c4698ac4">llvm::MCRegisterInfo::EHL2DwarfRegsSize</a></div><div class="ttdeci">unsigned EHL2DwarfRegsSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00174">MCRegisterInfo.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a18c628855599c97c683fb8cb3925635f"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a18c628855599c97c683fb8cb3925635f">llvm::MCRegisterInfo::L2DwarfRegsSize</a></div><div class="ttdeci">unsigned L2DwarfRegsSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00173">MCRegisterInfo.h:173</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6f3252bc2159a64bbcdbae4691fa6873"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::mapLLVMRegToSEHReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>LLVMReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>SEHReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping. By default the SEH register number is just the same as the LLVM register number. FIXME: TableGen these numbers. Currently this requires target specific initialization code. </p>

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00299">299</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                                                        {</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a582dcb4d688230be2e583daeee8fab53">L2SEHRegs</a>[LLVMReg] = SEHReg;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a582dcb4d688230be2e583daeee8fab53"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a582dcb4d688230be2e583daeee8fab53">llvm::MCRegisterInfo::L2SEHRegs</a></div><div class="ttdeci">DenseMap&lt; unsigned, int &gt; L2SEHRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00181">MCRegisterInfo.h:181</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6ff3defd0102c3138e58d4e28e8e943f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetRegisterInfo::materializeFrameBaseRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>materializeFrameBaseRegister - Insert defining instruction(s) for BaseReg to be a pointer to FrameIdx before insertion point I. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00764">764</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;                                                                  {</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;materializeFrameBaseRegister does not exist on this &quot;</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                     <span class="stringliteral">&quot;target&quot;</span>);</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  }</div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6cc76cdf1e5a28a62ee6a75b9bc1523e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::mayOverrideLocalAssignment </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Allow the target to override register assignment heuristics based on the live range size. If this returns false, then local live ranges are always assigned in order regardless of their size. This is a temporary hook for debugging downstream codegen failures exposed by regalloc. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00690">690</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="adb2ad0d16e2091a054427ae1c399ad8f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::needsFrameBaseReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>needsFrameBaseReg - Returns true if the instruction's frame index reference would be better served by a base register other than FP or <a class="el" href="../../da/dbc/namespacellvm_1_1SP.html">SP</a>. Used by LocalStackFrameAllocation to determine which frame index references it should create new base registers for. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00758">758</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                                                                         {</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="adf8e30b3e759b1283c5fbda668190ee6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::needsStackRealignment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>needsStackRealignment - true if storage within the function requires the stack pointer to be aligned more than the normal calling convention calls for. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00743">743</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                                                                      {</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5efe15a7dbeb71e4e264b7ba17ad4556"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d99/structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a>&amp; llvm::MCRegisterInfo::operator[] </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00314">314</a> of file <a class="el" href="../../d2/d5f/MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                                                         {</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(RegNo &lt; <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa620991b540ef6cc9a8e419d8b9c6521">NumRegs</a> &amp;&amp;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;           <span class="stringliteral">&quot;Attempting to access record for invalid register number!&quot;</span>);</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a54c02aa4e6491600a7ec4d7372fa18b2">Desc</a>[RegNo];</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  }</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_aa620991b540ef6cc9a8e419d8b9c6521"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#aa620991b540ef6cc9a8e419d8b9c6521">llvm::MCRegisterInfo::NumRegs</a></div><div class="ttdeci">unsigned NumRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00156">MCRegisterInfo.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a54c02aa4e6491600a7ec4d7372fa18b2"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a54c02aa4e6491600a7ec4d7372fa18b2">llvm::MCRegisterInfo::Desc</a></div><div class="ttdeci">const MCRegisterDesc * Desc</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00155">MCRegisterInfo.h:155</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1e727502aaf54bbd6564e06f6c38f132"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> llvm::TargetRegisterInfo::regclass_begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Register class iterators </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00550">550</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af00cd530bd24da7afb1ec0f0ff28a326">RegClassBegin</a>; }</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_af00cd530bd24da7afb1ec0f0ff28a326"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#af00cd530bd24da7afb1ec0f0ff28a326">llvm::TargetRegisterInfo::RegClassBegin</a></div><div class="ttdeci">regclass_iterator RegClassBegin</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a773f00b289b2eef69a1b26c350d32332"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> llvm::TargetRegisterInfo::regclass_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00551">551</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a9332cfc452fa823e0a51e3becb17f5d3">RegClassEnd</a>; }</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a9332cfc452fa823e0a51e3becb17f5d3"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a9332cfc452fa823e0a51e3becb17f5d3">llvm::TargetRegisterInfo::RegClassEnd</a></div><div class="ttdeci">regclass_iterator RegClassEnd</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4fac7ec2f43b802397b65018bda0040e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterInfo::regsOverlap </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>regA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>regB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>regsOverlap - Returns true if the two registers are equal or alias each other. The registers may be virtual register. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00394">394</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                                                       {</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordflow">if</span> (regA == regB) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">isVirtualRegister</a>(regA) || <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">isVirtualRegister</a>(regB))</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="comment">// Regunits are numerically ordered. Find a common unit.</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdaa5f1dcfe0ac250e2c0f285517494f">MCRegUnitIterator</a> RUA(regA, <span class="keyword">this</span>);</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdaa5f1dcfe0ac250e2c0f285517494f">MCRegUnitIterator</a> RUB(regB, <span class="keyword">this</span>);</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      <span class="keywordflow">if</span> (*RUA == *RUB) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;      <span class="keywordflow">if</span> (*RUA &lt; *RUB) ++RUA;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      <span class="keywordflow">else</span>             ++RUB;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    } <span class="keywordflow">while</span> (RUA.isValid() &amp;&amp; RUB.isValid());</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_acdaa5f1dcfe0ac250e2c0f285517494f"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdaa5f1dcfe0ac250e2c0f285517494f">llvm::MCRegisterInfo::MCRegUnitIterator</a></div><div class="ttdeci">friend class MCRegUnitIterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00234">MCRegisterInfo.h:234</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a27f0c6b9dfbaa9e6a10f15768e772029"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::requiresFrameIndexScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>requiresFrameIndexScavenging - returns true if the target requires post <a class="el" href="../../d4/de8/classllvm_1_1PEI.html">PEI</a> scavenging of registers for materializing frame index constants. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00712">712</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                                                                             {</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6dffe4b1c9f6b9f85a9448c1c8b16a9b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::requiresRegisterScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>requiresRegisterScavenging - returns true if the target requires (and can make use of) the register scavenger. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00699">699</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;                                                                           {</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab1b80d824b4e3c38846e4d7b2b463867"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::requiresVirtualBaseRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>requiresVirtualBaseRegisters - Returns true if the target wants the LocalStackAllocation pass to be run and virtual base registers used for more efficient stack access. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00719">719</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                                                                             {</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5a18e21a6cec7e3eb39c67985dbcf194"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetRegisterInfo::resolveFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>resolveFrameIndex - Resolve a frame index operand of an instruction to reference the indicated base register plus offset instead. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00773">773</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                                                       {</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;resolveFrameIndex does not exist on this target&quot;</span>);</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  }</div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abb00f84ceb57e642996fcb44493db566"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::reverseLocalAssignment </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Allow the target to reverse allocation order of local live ranges. This will generally allocate shorter local live ranges first. For targets with many registers, this could reduce regalloc compile time by a large factor. It is disabled by default for three reasons: (1) Top-down allocation is simpler and easier to debug for targets that don't benefit from reversing the order. (2) Bottom-up allocation could result in poor evicition decisions on some targets affecting the performance of compiled code. (3) Bottom-up allocation is no longer guaranteed to optimally color. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00684">684</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a496babb541bb625fbea5a69ad79e1bff"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::saveScavengerRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>saveScavengerRegister - Spill the register so it can be used by the register scavenger. Return true if the register was spilled, false otherwise. If this function does not spill the register, the scavenger will instead spill it to the emergency spill slot. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00791">791</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;                                                         {</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a26ea140f64ae986e9d4a1e003b82a621"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::shouldCoalesce </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SrcRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>DstRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DstSubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>NewRC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Subtarget Hooks. </p>
<p>SrcRC and DstRC will be morphed into NewRC if this returns true. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00814">814</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  { <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a419e521c9378d4d7b86fa6f2d8e440f8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int llvm::TargetRegisterInfo::stackSlot2Index </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>stackSlot2Index - Compute the frame index from a register value representing a stack slot. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00266">266</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                           {</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">isStackSlot</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) &amp;&amp; <span class="stringliteral">&quot;Not a stack slot&quot;</span>);</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">return</span> int(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> - (1u &lt;&lt; 30));</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_acd7ff2004156240432b82c305aab07db"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">llvm::TargetRegisterInfo::isStackSlot</a></div><div class="ttdeci">static bool isStackSlot(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00260">TargetRegisterInfo.h:260</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac6dee4ffc5865c1a7c0e64d1347f190a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::trackLivenessAfterRegAlloc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>trackLivenessAfterRegAlloc - returns true if the live-ins should be tracked after register allocation. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00736">736</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;                                                                           {</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a092ed193726c24f9a70322dabb3c4fbc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetRegisterInfo::UpdateRegAllocHint </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NewReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>UpdateRegAllocHint - <a class="el" href="../../d4/dc4/structA.html">A</a> callback to allow target a chance to update register allocation hints when a register is "changed" (e.g. coalesced) to another register. e.g. On <a class="el" href="../../d3/de6/namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching. ">ARM</a>, some virtual registers should target register pairs, if one of pair is coalesced to another register, the allocation hint of the other half of the pair should be changed to point to the new register. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00670">670</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                                                             {</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="comment">// Do nothing.</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5822faad1476d8c4f7d6da249a0e6a1f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::TargetRegisterInfo::useFPForScavengingIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>useFPForScavengingIndex - returns true if the target wants to use frame pointer based accesses to spill to the scavenger emergency spill slot. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00706">706</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                                                                        {</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa0f7275b32d79810c71102ca390273f3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned llvm::TargetRegisterInfo::virtReg2Index </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>virtReg2Index - Convert a virtual register number to a 0-based index. The first virtual register in a function will get the index 0. </p>

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00294">294</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                              {</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">isVirtualRegister</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) &amp;&amp; <span class="stringliteral">&quot;Not a virtual register&quot;</span>);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> &amp; ~(1u &lt;&lt; 31);</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="af29ce33602e8ccca18e75cc68e380e1a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterInfo::CoveringLanes</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00229">229</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95ffb61a708e1ab281d81f0d7e9c4d1d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/df8/structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a>* llvm::TargetRegisterInfo::InfoDesc</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00223">223</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="af00cd530bd24da7afb1ec0f0ff28a326"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> llvm::TargetRegisterInfo::RegClassBegin</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00228">228</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9332cfc452fa823e0a51e3becb17f5d3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> llvm::TargetRegisterInfo::RegClassEnd</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00228">228</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="af6477820e3e304e4b5dde8e73cef4c9e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> unsigned* llvm::TargetRegisterInfo::SubRegIndexLaneMasks</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00226">226</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae1bf1be9bab6a603e39b49b603578525"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> char* <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a>* llvm::TargetRegisterInfo::SubRegIndexNames</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00224">224</a> of file <a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="../../d9/d26/TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a></li>
<li><a class="el" href="../../dd/d43/TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d9/d4a/namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:53:51 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
