============================================================
   Tang Dynasty, V4.4.433
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.4.433/bin/td.exe
   Built at =   17:57:18 Feb 26 2019
   Run by =     Administrator
   Run Date =   Thu May  9 13:58:45 2019

   Run on =     JSB-C
============================================================
RUN-1002 : start command "open_project URAT_Examples.al"
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file al_ip/DCFIFO.v
HDL-1007 : analyze verilog file al_ip/ROM0.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/UARTSender.v
HDL-8007 ERROR: 'FIFO_WE' is not declared in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/UARTSender.v(40)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/UARTSender.v(84)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/UARTSender.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/UARTSender.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/UARTSender.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v
HDL-1007 : analyze verilog file Source/UART_CTRL.v
HDL-8007 ERROR: syntax error near ')' in Source/UART_CTRL.v(11)
HDL-1007 : Verilog file 'Source/UART_CTRL.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file al_ip/DCFIFO.v
HDL-1007 : analyze verilog file al_ip/ROM0.v
HDL-1007 : analyze verilog file Source/UART_CTRL.v
HDL-8007 ERROR: concurrent assignment to a non-net 'FIFO_WE' is not permitted in Source/UART_CTRL.v(27)
HDL-8007 ERROR: ignore module module due to previous errors in Source/UART_CTRL.v(39)
HDL-1007 : Verilog file 'Source/UART_CTRL.v' ignored due to errors
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file al_ip/DCFIFO.v
HDL-1007 : analyze verilog file al_ip/ROM0.v
HDL-1007 : analyze verilog file Source/UART_CTRL.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file al_ip/DCFIFO.v
HDL-1007 : analyze verilog file al_ip/ROM0.v
HDL-1007 : analyze verilog file Source/UART_CTRL.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1007 : elaborate module CLK_MOD in Source/CLK_MOD.v(1)
HDL-1007 : elaborate module UARTFIFO in al_ip/DCFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=8,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,RESETMODE="SYNC",ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module UART_CTRL in Source/UART_CTRL.v(1)
HDL-1007 : elaborate module ROMx8x64 in al_ip/ROM0.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=6,ADDR_WIDTH_B=6,DATA_DEPTH_A=64,DATA_DEPTH_B=64,MODE="SP",INIT_FILE="ROM0.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module UARTSender in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/UARTSender.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 10 for port 'Data' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(91)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "UARTFIFO"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1012 : SanityCheck: Model "UARTSender"
SYN-1012 : SanityCheck: Model "UART_CTRL"
SYN-1012 : SanityCheck: Model "ROMx8x64"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "GPIO" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(17)
SYN-5014 WARNING: the net's pin: pin "GPIO" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model UARTFIFO
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 9 instances.
SYN-1011 : Flatten model UARTSender
SYN-1011 : Flatten model UART_CTRL
SYN-1011 : Flatten model ROMx8x64
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 669/178 useful/useless nets, 456/96 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 241 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 665/18 useful/useless nets, 452/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 2 better
SYN-1014 : Optimize round 3
SYN-1032 : 665/0 useful/useless nets, 452/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file URAT_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Gate Statistics
#Basic gates          159
  #and                  5
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 11
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                142
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ               1
#MACRO_MUX            260

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |16     |142    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment UART_TX  LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db URAT_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea URAT_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U3/ROM1/inst"
SYN-2541 : Reading BRAM "U3/ROM1/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\al_ip\ROM0.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 512x8, read 512x8.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 676/0 useful/useless nets, 464/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2571 : Optimize after map_dsp, round 1, 2 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 708/0 useful/useless nets, 496/0 useful/useless insts
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-1032 : 708/0 useful/useless nets, 496/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 26 macro adder
SYN-1032 : 1616/80 useful/useless nets, 1404/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 248 (3.02), #lev = 3 (1.65)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 246 (3.02), #lev = 3 (1.65)
SYN-2581 : Mapping with K=4, #lut = 244 (3.00), #lev = 3 (1.65)
SYN-2581 : Mapping with K=4, #lut = 244 (3.00), #lev = 3 (1.65)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 608 instances into 251 LUTs, name keeping = 79%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1247/0 useful/useless nets, 1035/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 142 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 337 adder to BLE ...
SYN-4008 : Packed 337 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 251 LUT to BLE ...
SYN-4008 : Packed 251 LUT and 141 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 109 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 251/515 primitive instances ...
RUN-1002 : start command "report_area -file URAT_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  751   out of  19600    3.83%
#reg                  142   out of  19600    0.72%
#le                   751
  #lut only           609   out of    751   81.09%
  #reg only             0   out of    751    0.00%
  #lut&reg            142   out of    751   18.91%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               1
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |751   |751   |142   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db URAT_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_50M is clkc1 of pll Pll/pll_inst.
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_50M" drive clk pins.
SYN-4024 : Net "UART_CLK" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net CLK_50M as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4025 : Tag rtl::Net UART_CLK as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net UART_CLK to drive 22 clock pins.
RUN-1001 : There are total 392 instances
RUN-1001 : 189 mslices, 188 lslices, 7 pads, 2 brams, 0 dsps
RUN-1001 : There are total 730 nets
RUN-1001 : 559 nets have 2 pins
RUN-1001 : 111 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 390 instances, 377 slices, 26 macros(250 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2556, tnet num: 728, tinst num: 390, tnode num: 2895, tedge num: 4422.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 728 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 192 clock pins, and constraint 339 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.092337s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (84.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 177151
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.976918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 138552, overlap = 2.25
PHY-3002 : Step(2): len = 110385, overlap = 4.5
PHY-3002 : Step(3): len = 96684.8, overlap = 2.25
PHY-3002 : Step(4): len = 86858.6, overlap = 4.5
PHY-3002 : Step(5): len = 79235.3, overlap = 4.5
PHY-3002 : Step(6): len = 68446.4, overlap = 2.25
PHY-3002 : Step(7): len = 60902.3, overlap = 4.5
PHY-3002 : Step(8): len = 56664.8, overlap = 4.5
PHY-3002 : Step(9): len = 47561.3, overlap = 2.25
PHY-3002 : Step(10): len = 40994.5, overlap = 4.5
PHY-3002 : Step(11): len = 37736.8, overlap = 4.5
PHY-3002 : Step(12): len = 33670.1, overlap = 4.5
PHY-3002 : Step(13): len = 31681.1, overlap = 4.5
PHY-3002 : Step(14): len = 30035.9, overlap = 5.25
PHY-3002 : Step(15): len = 28203.6, overlap = 6.25
PHY-3002 : Step(16): len = 26339.8, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00118476
PHY-3002 : Step(17): len = 26807.6, overlap = 4
PHY-3002 : Step(18): len = 26601.4, overlap = 4
PHY-3002 : Step(19): len = 26619.4, overlap = 4
PHY-3002 : Step(20): len = 25650.6, overlap = 1.75
PHY-3002 : Step(21): len = 25348.1, overlap = 4
PHY-3002 : Step(22): len = 25130.2, overlap = 4
PHY-3002 : Step(23): len = 24915.4, overlap = 3.75
PHY-3002 : Step(24): len = 24887.9, overlap = 3.5
PHY-3002 : Step(25): len = 24198, overlap = 3.25
PHY-3002 : Step(26): len = 23952.7, overlap = 5.5
PHY-3002 : Step(27): len = 23423.1, overlap = 3.25
PHY-3002 : Step(28): len = 23153.7, overlap = 2.75
PHY-3002 : Step(29): len = 22509.6, overlap = 2.5
PHY-3002 : Step(30): len = 20562.9, overlap = 2.25
PHY-3002 : Step(31): len = 20051.6, overlap = 4.5
PHY-3002 : Step(32): len = 19604.7, overlap = 2.25
PHY-3002 : Step(33): len = 19526.2, overlap = 2.25
PHY-3002 : Step(34): len = 19423, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006289s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (248.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.976918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03685e-05
PHY-3002 : Step(35): len = 19806.9, overlap = 3
PHY-3002 : Step(36): len = 19585.5, overlap = 3.25
PHY-3002 : Step(37): len = 19311.8, overlap = 3.25
PHY-3002 : Step(38): len = 18685.1, overlap = 2
PHY-3002 : Step(39): len = 17901.6, overlap = 2
PHY-3002 : Step(40): len = 17268, overlap = 2
PHY-3002 : Step(41): len = 16716.4, overlap = 2
PHY-3002 : Step(42): len = 16347.2, overlap = 2.25
PHY-3002 : Step(43): len = 15730.4, overlap = 2.25
PHY-3002 : Step(44): len = 15606.4, overlap = 2.25
PHY-3002 : Step(45): len = 15360.6, overlap = 2
PHY-3002 : Step(46): len = 15279.4, overlap = 2.25
PHY-3002 : Step(47): len = 15091.5, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.0737e-05
PHY-3002 : Step(48): len = 14917.5, overlap = 2
PHY-3002 : Step(49): len = 14883.7, overlap = 2.25
PHY-3002 : Step(50): len = 14875.2, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.1474e-05
PHY-3002 : Step(51): len = 14779.3, overlap = 4.75
PHY-3002 : Step(52): len = 14794.3, overlap = 4.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.976918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.4881e-05
PHY-3002 : Step(53): len = 14829, overlap = 14
PHY-3002 : Step(54): len = 14860.8, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.9762e-05
PHY-3002 : Step(55): len = 15065.2, overlap = 13.5
PHY-3002 : Step(56): len = 15168.9, overlap = 13.25
PHY-3002 : Step(57): len = 15374.5, overlap = 11.75
PHY-3002 : Step(58): len = 15555.8, overlap = 11.75
PHY-3002 : Step(59): len = 15590.5, overlap = 12.5
PHY-3002 : Step(60): len = 15733.3, overlap = 13.75
PHY-3002 : Step(61): len = 15824.4, overlap = 14
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.95241e-05
PHY-3002 : Step(62): len = 15775.2, overlap = 14
PHY-3002 : Step(63): len = 15988.7, overlap = 13.5
PHY-3002 : Step(64): len = 15988.7, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018928s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (82.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.976918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00103282
PHY-3002 : Step(65): len = 24821.2, overlap = 4
PHY-3002 : Step(66): len = 23849.4, overlap = 4.75
PHY-3002 : Step(67): len = 23305.9, overlap = 6
PHY-3002 : Step(68): len = 22676.4, overlap = 5.75
PHY-3002 : Step(69): len = 21982.4, overlap = 7.5
PHY-3002 : Step(70): len = 21661.1, overlap = 8.75
PHY-3002 : Step(71): len = 21471.2, overlap = 9.25
PHY-3002 : Step(72): len = 21315.9, overlap = 8
PHY-3002 : Step(73): len = 21446.6, overlap = 8.5
PHY-3002 : Step(74): len = 21496.6, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00206564
PHY-3002 : Step(75): len = 21752.4, overlap = 8.25
PHY-3002 : Step(76): len = 21795.8, overlap = 8.25
PHY-3002 : Step(77): len = 21729.3, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00413129
PHY-3002 : Step(78): len = 21848.8, overlap = 8.25
PHY-3002 : Step(79): len = 21900.3, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 24221.4, Over = 0
PHY-3001 : Final: Len = 24221.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.704328s wall, 2.106013s user + 0.655204s system = 2.761218s CPU (162.0%)

RUN-1004 : used memory is 182 MB, reserved memory is 141 MB, peak memory is 182 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 298 to 269
PHY-1001 : Pin misalignment score is improved from 269 to 267
PHY-1001 : Pin misalignment score is improved from 267 to 267
PHY-1001 : Pin local connectivity score is improved from 20 to 0
PHY-1001 : Pin misalignment score is improved from 269 to 266
PHY-1001 : Pin misalignment score is improved from 266 to 266
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : End pin swap;  0.212120s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (110.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 392 instances
RUN-1001 : 189 mslices, 188 lslices, 7 pads, 2 brams, 0 dsps
RUN-1001 : There are total 730 nets
RUN-1001 : 559 nets have 2 pins
RUN-1001 : 111 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 28608, over cnt = 71(0%), over = 96, worst = 4
PHY-1002 : len = 28904, over cnt = 34(0%), over = 42, worst = 4
PHY-1002 : len = 29008, over cnt = 28(0%), over = 31, worst = 2
PHY-1002 : len = 29424, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 29424, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 29424, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2556, tnet num: 728, tinst num: 390, tnode num: 2895, tedge num: 4422.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 728 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 192 clock pins, and constraint 339 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.256325s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (121.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net UART_CLK will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.214233s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (94.7%)

PHY-1002 : len = 9152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.461799s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (101.3%)

PHY-1002 : len = 27440, over cnt = 57(0%), over = 59, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.390533s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (99.9%)

PHY-1002 : len = 26224, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.044019s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (70.9%)

PHY-1002 : len = 26184, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.023376s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (66.7%)

PHY-1002 : len = 26176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 :  0.593002s wall, 0.936006s user + 0.046800s system = 0.982806s CPU (165.7%)

PHY-1002 : len = 69008, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 69008
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net UART_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.999242s wall, 8.424054s user + 0.296402s system = 8.720456s CPU (96.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  9.564851s wall, 9.079258s user + 0.358802s system = 9.438061s CPU (98.7%)

RUN-1004 : used memory is 295 MB, reserved memory is 269 MB, peak memory is 626 MB
RUN-1002 : start command "report_area -io_info -file URAT_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  751   out of  19600    3.83%
#reg                  142   out of  19600    0.72%
#le                   751
  #lut only           609   out of    751   81.09%
  #reg only             0   out of    751    0.00%
  #lut&reg            142   out of    751   18.91%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               1
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 4   out of     16   25.00%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db URAT_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000110110110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 392
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 730, pip num: 5540
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 595 valid insts, and 19944 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file URAT_Examples.bit.
RUN-1003 : finish command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000110110110000000000000000" in  2.164610s wall, 5.475635s user + 0.109201s system = 5.584836s CPU (258.0%)

RUN-1004 : used memory is 303 MB, reserved memory is 277 MB, peak memory is 626 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit" in  1.977337s wall, 1.809612s user + 0.171601s system = 1.981213s CPU (100.2%)

RUN-1004 : used memory is 416 MB, reserved memory is 382 MB, peak memory is 626 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.739017s wall, 0.405603s user + 0.109201s system = 0.514803s CPU (7.6%)

RUN-1004 : used memory is 444 MB, reserved memory is 410 MB, peak memory is 626 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.490697s wall, 2.371215s user + 0.312002s system = 2.683217s CPU (28.3%)

RUN-1004 : used memory is 322 MB, reserved memory is 295 MB, peak memory is 626 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file al_ip/DCFIFO.v
HDL-1007 : analyze verilog file al_ip/ROM0.v
HDL-1007 : analyze verilog file Source/UART_CTRL.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file al_ip/DCFIFO.v
HDL-1007 : analyze verilog file al_ip/ROM0.v
HDL-1007 : analyze verilog file Source/UART_CTRL.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1007 : elaborate module CLK_MOD in Source/CLK_MOD.v(1)
HDL-1007 : elaborate module UARTFIFO in al_ip/DCFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=8,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,RESETMODE="SYNC",ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module UART_CTRL in Source/UART_CTRL.v(1)
HDL-1007 : elaborate module ROMx8x64 in al_ip/ROM0.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=6,ADDR_WIDTH_B=6,DATA_DEPTH_A=64,DATA_DEPTH_B=64,MODE="SP",INIT_FILE="ROM0.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module UARTSender in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/UARTSender.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 10 for port 'Data' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(91)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "UARTFIFO"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1012 : SanityCheck: Model "UARTSender"
SYN-1012 : SanityCheck: Model "UART_CTRL"
SYN-1012 : SanityCheck: Model "ROMx8x64"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "GPIO" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(17)
SYN-5014 WARNING: the net's pin: pin "GPIO" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model UARTFIFO
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 9 instances.
SYN-1011 : Flatten model UARTSender
SYN-1011 : Flatten model UART_CTRL
SYN-1011 : Flatten model ROMx8x64
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 670/178 useful/useless nets, 457/96 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1015 : Optimize round 1, 237 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 665/17 useful/useless nets, 452/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 2 better
SYN-1014 : Optimize round 3
SYN-1032 : 665/0 useful/useless nets, 452/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file URAT_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Gate Statistics
#Basic gates          158
  #and                  4
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 10
  #bufif1               0
  #MX21                 2
  #FADD                 0
  #DFF                142
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ               1
#MACRO_MUX            261

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |15     |142    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment UART_TX  LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db URAT_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea URAT_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U3/ROM1/inst"
SYN-2541 : Reading BRAM "U3/ROM1/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\al_ip\ROM0.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 512x8, read 512x8.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 676/0 useful/useless nets, 464/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2571 : Optimize after map_dsp, round 1, 2 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 708/0 useful/useless nets, 496/0 useful/useless insts
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-1032 : 708/0 useful/useless nets, 496/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 26 macro adder
SYN-1032 : 1630/80 useful/useless nets, 1418/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 253 (3.08), #lev = 3 (1.65)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 252 (3.05), #lev = 3 (1.65)
SYN-2581 : Mapping with K=4, #lut = 245 (3.01), #lev = 3 (1.65)
SYN-2581 : Mapping with K=4, #lut = 245 (3.01), #lev = 3 (1.65)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 622 instances into 252 LUTs, name keeping = 78%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1248/0 useful/useless nets, 1036/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 142 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 337 adder to BLE ...
SYN-4008 : Packed 337 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 252 LUT to BLE ...
SYN-4008 : Packed 252 LUT and 141 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 110 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 252/516 primitive instances ...
RUN-1002 : start command "report_area -file URAT_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  752   out of  19600    3.84%
#reg                  142   out of  19600    0.72%
#le                   752
  #lut only           610   out of    752   81.12%
  #reg only             0   out of    752    0.00%
  #lut&reg            142   out of    752   18.88%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               1
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |752   |752   |142   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db URAT_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_50M is clkc1 of pll Pll/pll_inst.
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_50M" drive clk pins.
SYN-4024 : Net "UART_CLK" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net CLK_50M as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4025 : Tag rtl::Net UART_CLK as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net UART_CLK to drive 22 clock pins.
RUN-1001 : There are total 393 instances
RUN-1001 : 189 mslices, 189 lslices, 7 pads, 2 brams, 0 dsps
RUN-1001 : There are total 730 nets
RUN-1001 : 556 nets have 2 pins
RUN-1001 : 105 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 391 instances, 378 slices, 26 macros(250 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2560, tnet num: 728, tinst num: 391, tnode num: 2898, tedge num: 4429.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 728 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 192 clock pins, and constraint 338 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078310s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 175641
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.976857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(80): len = 136673, overlap = 4.5
PHY-3002 : Step(81): len = 104821, overlap = 4.5
PHY-3002 : Step(82): len = 90043.6, overlap = 0
PHY-3002 : Step(83): len = 80962, overlap = 4.5
PHY-3002 : Step(84): len = 73467.1, overlap = 4.5
PHY-3002 : Step(85): len = 64286.3, overlap = 2.25
PHY-3002 : Step(86): len = 57589.9, overlap = 4.5
PHY-3002 : Step(87): len = 52676.5, overlap = 4.5
PHY-3002 : Step(88): len = 44494.9, overlap = 2.25
PHY-3002 : Step(89): len = 38346.4, overlap = 4.5
PHY-3002 : Step(90): len = 35539.8, overlap = 4.5
PHY-3002 : Step(91): len = 32371.2, overlap = 4.5
PHY-3002 : Step(92): len = 30770.4, overlap = 4.5
PHY-3002 : Step(93): len = 28665, overlap = 4.5
PHY-3002 : Step(94): len = 27114.5, overlap = 4.5
PHY-3002 : Step(95): len = 25822.5, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000460809
PHY-3002 : Step(96): len = 26186, overlap = 4.5
PHY-3002 : Step(97): len = 25842.5, overlap = 2.25
PHY-3002 : Step(98): len = 25538.7, overlap = 2.25
PHY-3002 : Step(99): len = 25188.8, overlap = 2.25
PHY-3002 : Step(100): len = 24768, overlap = 2.25
PHY-3002 : Step(101): len = 23579.3, overlap = 4.5
PHY-3002 : Step(102): len = 22550.5, overlap = 4.5
PHY-3002 : Step(103): len = 22167, overlap = 0
PHY-3002 : Step(104): len = 21732.3, overlap = 2.25
PHY-3002 : Step(105): len = 21530.4, overlap = 2.25
PHY-3002 : Step(106): len = 20641.3, overlap = 2.25
PHY-3002 : Step(107): len = 19846.6, overlap = 4.5
PHY-3002 : Step(108): len = 19035.1, overlap = 4.5
PHY-3002 : Step(109): len = 18702, overlap = 2.25
PHY-3002 : Step(110): len = 18229.1, overlap = 2.75
PHY-3002 : Step(111): len = 17839.1, overlap = 3
PHY-3002 : Step(112): len = 17351.1, overlap = 5.25
PHY-3002 : Step(113): len = 17201.3, overlap = 3.25
PHY-3002 : Step(114): len = 16969.6, overlap = 5.5
PHY-3002 : Step(115): len = 16682.6, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000921618
PHY-3002 : Step(116): len = 16626.8, overlap = 3.25
PHY-3002 : Step(117): len = 16593.5, overlap = 1
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00184324
PHY-3002 : Step(118): len = 16530.5, overlap = 3.25
PHY-3002 : Step(119): len = 16530.5, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005431s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.976857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.4629e-06
PHY-3002 : Step(120): len = 17227.6, overlap = 5.75
PHY-3002 : Step(121): len = 17197.6, overlap = 5.75
PHY-3002 : Step(122): len = 16951.3, overlap = 5.5
PHY-3002 : Step(123): len = 16765.2, overlap = 4.5
PHY-3002 : Step(124): len = 16631.5, overlap = 3.75
PHY-3002 : Step(125): len = 16352.5, overlap = 2.5
PHY-3002 : Step(126): len = 16116.5, overlap = 2.5
PHY-3002 : Step(127): len = 15665.6, overlap = 2.75
PHY-3002 : Step(128): len = 15114.2, overlap = 2.5
PHY-3002 : Step(129): len = 14828.7, overlap = 2.25
PHY-3002 : Step(130): len = 14545, overlap = 2.25
PHY-3002 : Step(131): len = 14383.9, overlap = 2
PHY-3002 : Step(132): len = 13932.3, overlap = 2
PHY-3002 : Step(133): len = 13315.1, overlap = 2
PHY-3002 : Step(134): len = 12558.2, overlap = 1.5
PHY-3002 : Step(135): len = 11844, overlap = 0.75
PHY-3002 : Step(136): len = 11399.9, overlap = 2.25
PHY-3002 : Step(137): len = 11060.2, overlap = 3
PHY-3002 : Step(138): len = 10675, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29258e-05
PHY-3002 : Step(139): len = 10482.6, overlap = 3.25
PHY-3002 : Step(140): len = 10471.2, overlap = 3.25
PHY-3002 : Step(141): len = 10469.8, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58516e-05
PHY-3002 : Step(142): len = 10466.4, overlap = 3.5
PHY-3002 : Step(143): len = 10505.7, overlap = 3.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.976857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.46191e-05
PHY-3002 : Step(144): len = 10551.7, overlap = 16.25
PHY-3002 : Step(145): len = 10590.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92381e-05
PHY-3002 : Step(146): len = 10966.1, overlap = 13.75
PHY-3002 : Step(147): len = 11130.3, overlap = 13.25
PHY-3002 : Step(148): len = 11651.4, overlap = 13
PHY-3002 : Step(149): len = 12087.7, overlap = 11.5
PHY-3002 : Step(150): len = 12428.8, overlap = 11.75
PHY-3002 : Step(151): len = 12800.2, overlap = 12.5
PHY-3002 : Step(152): len = 12955.6, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.84763e-05
PHY-3002 : Step(153): len = 12949.8, overlap = 13.25
PHY-3002 : Step(154): len = 13147.5, overlap = 13.25
PHY-3002 : Step(155): len = 13285, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018806s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (83.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.976857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00155066
PHY-3002 : Step(156): len = 21536.8, overlap = 3.5
PHY-3002 : Step(157): len = 20799.6, overlap = 4.5
PHY-3002 : Step(158): len = 20286.4, overlap = 5.5
PHY-3002 : Step(159): len = 19757.1, overlap = 7.25
PHY-3002 : Step(160): len = 19095.5, overlap = 8
PHY-3002 : Step(161): len = 18958.2, overlap = 8.5
PHY-3002 : Step(162): len = 18941, overlap = 8.25
PHY-3002 : Step(163): len = 18653.9, overlap = 8.75
PHY-3002 : Step(164): len = 18564.4, overlap = 9.25
PHY-3002 : Step(165): len = 18458, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00310132
PHY-3002 : Step(166): len = 18714.6, overlap = 9.75
PHY-3002 : Step(167): len = 18776.1, overlap = 10.25
PHY-3002 : Step(168): len = 18793.5, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00620265
PHY-3002 : Step(169): len = 18890.8, overlap = 9.25
PHY-3002 : Step(170): len = 18909.8, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006265s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (249.0%)

PHY-3001 : Legalized: Len = 21109.4, Over = 0
PHY-3001 : Final: Len = 21109.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.615743s wall, 2.012413s user + 0.733205s system = 2.745618s CPU (169.9%)

RUN-1004 : used memory is 308 MB, reserved memory is 283 MB, peak memory is 626 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 281 to 264
PHY-1001 : Pin misalignment score is improved from 264 to 262
PHY-1001 : Pin misalignment score is improved from 262 to 262
PHY-1001 : Pin local connectivity score is improved from 25 to 0
PHY-1001 : Pin misalignment score is improved from 269 to 263
PHY-1001 : Pin misalignment score is improved from 263 to 263
PHY-1001 : Pin local connectivity score is improved from 6 to 0
PHY-1001 : End pin swap;  0.209594s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (111.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 393 instances
RUN-1001 : 189 mslices, 189 lslices, 7 pads, 2 brams, 0 dsps
RUN-1001 : There are total 730 nets
RUN-1001 : 556 nets have 2 pins
RUN-1001 : 105 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 25040, over cnt = 79(0%), over = 110, worst = 3
PHY-1002 : len = 25344, over cnt = 43(0%), over = 55, worst = 3
PHY-1002 : len = 25384, over cnt = 39(0%), over = 42, worst = 2
PHY-1002 : len = 25960, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 25976, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2560, tnet num: 728, tinst num: 391, tnode num: 2898, tedge num: 4429.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 728 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 192 clock pins, and constraint 338 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.285724s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (109.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net UART_CLK will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.161540s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (96.6%)

PHY-1002 : len = 9424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.536510s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (96.0%)

PHY-1002 : len = 28064, over cnt = 60(0%), over = 62, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.378972s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (98.8%)

PHY-1002 : len = 26968, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.109117s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (114.4%)

PHY-1002 : len = 26888, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.068785s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (90.7%)

PHY-1002 : len = 26776, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.046766s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (100.1%)

PHY-1002 : len = 26776, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.037404s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (83.4%)

PHY-1002 : len = 26776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 :  0.550841s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (152.9%)

PHY-1002 : len = 64720, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 64720
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net UART_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.270266s wall, 4.305628s user + 0.405603s system = 4.711230s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.853925s wall, 4.914032s user + 0.436803s system = 5.350834s CPU (110.2%)

RUN-1004 : used memory is 316 MB, reserved memory is 304 MB, peak memory is 654 MB
RUN-1002 : start command "report_area -io_info -file URAT_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  752   out of  19600    3.84%
#reg                  142   out of  19600    0.72%
#le                   752
  #lut only           610   out of    752   81.12%
  #reg only             0   out of    752    0.00%
  #lut&reg            142   out of    752   18.88%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               1
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 4   out of     16   25.00%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db URAT_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000110110110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 393
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 730, pip num: 5396
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 555 valid insts, and 19724 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file URAT_Examples.bit.
RUN-1003 : finish command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000110110110000000000000000" in  2.113720s wall, 5.335234s user + 0.093601s system = 5.428835s CPU (256.8%)

RUN-1004 : used memory is 323 MB, reserved memory is 309 MB, peak memory is 654 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit" in  1.889763s wall, 1.809612s user + 0.078001s system = 1.887612s CPU (99.9%)

RUN-1004 : used memory is 417 MB, reserved memory is 402 MB, peak memory is 654 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.788908s wall, 0.374402s user + 0.218401s system = 0.592804s CPU (8.7%)

RUN-1004 : used memory is 442 MB, reserved memory is 425 MB, peak memory is 654 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.393542s wall, 2.293215s user + 0.296402s system = 2.589617s CPU (27.6%)

RUN-1004 : used memory is 330 MB, reserved memory is 313 MB, peak memory is 654 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file al_ip/DCFIFO.v
HDL-1007 : analyze verilog file al_ip/ROM0.v
HDL-1007 : analyze verilog file Source/UART_CTRL.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/UARTSender.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file al_ip/DCFIFO.v
HDL-1007 : analyze verilog file al_ip/ROM0.v
HDL-1007 : analyze verilog file Source/UART_CTRL.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1007 : elaborate module CLK_MOD in Source/CLK_MOD.v(1)
HDL-1007 : elaborate module UARTFIFO in al_ip/DCFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=8,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,RESETMODE="SYNC",ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module UART_CTRL in Source/UART_CTRL.v(1)
HDL-1007 : elaborate module ROMx8x64 in al_ip/ROM0.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=6,ADDR_WIDTH_B=6,DATA_DEPTH_A=64,DATA_DEPTH_B=64,MODE="SP",INIT_FILE="ROM0.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module UARTSender in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/UARTSender.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 10 for port 'Data' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(91)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "UARTFIFO"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1012 : SanityCheck: Model "UARTSender"
SYN-1012 : SanityCheck: Model "UART_CTRL"
SYN-1012 : SanityCheck: Model "ROMx8x64"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "GPIO" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(17)
SYN-5014 WARNING: the net's pin: pin "GPIO" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model UARTFIFO
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 9 instances.
SYN-1011 : Flatten model UARTSender
SYN-1011 : Flatten model UART_CTRL
SYN-1011 : Flatten model ROMx8x64
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 694/178 useful/useless nets, 481/96 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 11 distributor mux.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 1, 263 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 689/18 useful/useless nets, 476/11 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 12 better
SYN-1014 : Optimize round 3
SYN-1032 : 689/0 useful/useless nets, 476/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file URAT_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Gate Statistics
#Basic gates          179
  #and                 14
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21                 7
  #FADD                 0
  #DFF                142
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ               1
#MACRO_MUX            264

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |36     |142    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment UART_TX  LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db URAT_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea URAT_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U3/ROM1/inst"
SYN-2541 : Reading BRAM "U3/ROM1/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\al_ip\ROM0.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 512x8, read 512x8.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 700/0 useful/useless nets, 488/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2571 : Optimize after map_dsp, round 1, 2 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 698/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 732/0 useful/useless nets, 520/0 useful/useless insts
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-1032 : 732/0 useful/useless nets, 520/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 26 macro adder
SYN-1032 : 1640/80 useful/useless nets, 1428/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 237 (3.09), #lev = 3 (1.64)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 236 (3.06), #lev = 3 (1.64)
SYN-2581 : Mapping with K=4, #lut = 236 (3.03), #lev = 3 (1.64)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 632 instances into 244 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1240/0 useful/useless nets, 1028/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 142 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 337 adder to BLE ...
SYN-4008 : Packed 337 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 244 LUT to BLE ...
SYN-4008 : Packed 244 LUT and 141 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 102 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 244/508 primitive instances ...
RUN-1002 : start command "report_area -file URAT_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  744   out of  19600    3.80%
#reg                  142   out of  19600    0.72%
#le                   744
  #lut only           602   out of    744   80.91%
  #reg only             0   out of    744    0.00%
  #lut&reg            142   out of    744   19.09%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               1
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |744   |744   |142   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db URAT_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_50M is clkc1 of pll Pll/pll_inst.
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_50M" drive clk pins.
SYN-4024 : Net "UART_CLK" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net CLK_50M as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4025 : Tag rtl::Net UART_CLK as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net UART_CLK to drive 23 clock pins.
RUN-1001 : There are total 389 instances
RUN-1001 : 187 mslices, 187 lslices, 7 pads, 2 brams, 0 dsps
RUN-1001 : There are total 722 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 109 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 387 instances, 374 slices, 26 macros(250 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2533, tnet num: 720, tinst num: 387, tnode num: 2874, tedge num: 4390.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 341 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.074454s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (104.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 167430
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.977102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(171): len = 125834, overlap = 4.5
PHY-3002 : Step(172): len = 97290.4, overlap = 2.25
PHY-3002 : Step(173): len = 87613.7, overlap = 4.5
PHY-3002 : Step(174): len = 79343, overlap = 2.25
PHY-3002 : Step(175): len = 70858.5, overlap = 4.5
PHY-3002 : Step(176): len = 61260.4, overlap = 4.5
PHY-3002 : Step(177): len = 55371.2, overlap = 4.5
PHY-3002 : Step(178): len = 50169.1, overlap = 4.5
PHY-3002 : Step(179): len = 42940.8, overlap = 4.5
PHY-3002 : Step(180): len = 38311.4, overlap = 4.5
PHY-3002 : Step(181): len = 35552.9, overlap = 4.5
PHY-3002 : Step(182): len = 32005.3, overlap = 4.5
PHY-3002 : Step(183): len = 30406.5, overlap = 4.5
PHY-3002 : Step(184): len = 28235.9, overlap = 4.5
PHY-3002 : Step(185): len = 26745.4, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000508506
PHY-3002 : Step(186): len = 27102.6, overlap = 2.25
PHY-3002 : Step(187): len = 26909.6, overlap = 2.25
PHY-3002 : Step(188): len = 26933.4, overlap = 2.25
PHY-3002 : Step(189): len = 26312.9, overlap = 2.25
PHY-3002 : Step(190): len = 26009.9, overlap = 2.25
PHY-3002 : Step(191): len = 25314.7, overlap = 4.5
PHY-3002 : Step(192): len = 25190.6, overlap = 4.5
PHY-3002 : Step(193): len = 25052.5, overlap = 2.25
PHY-3002 : Step(194): len = 24969.2, overlap = 2.25
PHY-3002 : Step(195): len = 24704.5, overlap = 2.25
PHY-3002 : Step(196): len = 24581, overlap = 2.25
PHY-3002 : Step(197): len = 24352.6, overlap = 2.25
PHY-3002 : Step(198): len = 23735.6, overlap = 4.5
PHY-3002 : Step(199): len = 22940.5, overlap = 4.5
PHY-3002 : Step(200): len = 21787.4, overlap = 0
PHY-3002 : Step(201): len = 20916.8, overlap = 4.5
PHY-3002 : Step(202): len = 20821.3, overlap = 4.5
PHY-3002 : Step(203): len = 20535.5, overlap = 4.5
PHY-3002 : Step(204): len = 20401.6, overlap = 4.5
PHY-3002 : Step(205): len = 20219.7, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00101701
PHY-3002 : Step(206): len = 20063.8, overlap = 2.25
PHY-3002 : Step(207): len = 20040.1, overlap = 2.25
PHY-3002 : Step(208): len = 19974.5, overlap = 2.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00203402
PHY-3002 : Step(209): len = 19946.9, overlap = 2.25
PHY-3002 : Step(210): len = 19946.9, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005448s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.977102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.58246e-06
PHY-3002 : Step(211): len = 20168.6, overlap = 2
PHY-3002 : Step(212): len = 19937.2, overlap = 2
PHY-3002 : Step(213): len = 19342.3, overlap = 2.25
PHY-3002 : Step(214): len = 18883, overlap = 2
PHY-3002 : Step(215): len = 18357.8, overlap = 2.5
PHY-3002 : Step(216): len = 17530.5, overlap = 3
PHY-3002 : Step(217): len = 16891.6, overlap = 3.25
PHY-3002 : Step(218): len = 16364, overlap = 3.25
PHY-3002 : Step(219): len = 15741.3, overlap = 2.75
PHY-3002 : Step(220): len = 15123.3, overlap = 3
PHY-3002 : Step(221): len = 14787.1, overlap = 3.5
PHY-3002 : Step(222): len = 14609.8, overlap = 3.5
PHY-3002 : Step(223): len = 14057.9, overlap = 3
PHY-3002 : Step(224): len = 13322.9, overlap = 4.5
PHY-3002 : Step(225): len = 12839.6, overlap = 4.75
PHY-3002 : Step(226): len = 12409.4, overlap = 3.75
PHY-3002 : Step(227): len = 12144.8, overlap = 3
PHY-3002 : Step(228): len = 11882, overlap = 2.25
PHY-3002 : Step(229): len = 11504, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91649e-05
PHY-3002 : Step(230): len = 11267.5, overlap = 2
PHY-3002 : Step(231): len = 11267.5, overlap = 2
PHY-3002 : Step(232): len = 11157.2, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.83299e-05
PHY-3002 : Step(233): len = 11157.3, overlap = 3.25
PHY-3002 : Step(234): len = 11157.3, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.977102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.39812e-05
PHY-3002 : Step(235): len = 11147, overlap = 15
PHY-3002 : Step(236): len = 11199.9, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.79624e-05
PHY-3002 : Step(237): len = 11431.6, overlap = 14.5
PHY-3002 : Step(238): len = 11697.2, overlap = 14
PHY-3002 : Step(239): len = 12388.8, overlap = 13.5
PHY-3002 : Step(240): len = 12167.6, overlap = 14.5
PHY-3002 : Step(241): len = 12173.5, overlap = 14.5
PHY-3002 : Step(242): len = 12175.1, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.59248e-05
PHY-3002 : Step(243): len = 12653.1, overlap = 14.5
PHY-3002 : Step(244): len = 13013.3, overlap = 14.5
PHY-3002 : Step(245): len = 13470.8, overlap = 14.25
PHY-3002 : Step(246): len = 13265.1, overlap = 15
PHY-3002 : Step(247): len = 13265.1, overlap = 15
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00011185
PHY-3002 : Step(248): len = 14041.1, overlap = 13.5
PHY-3002 : Step(249): len = 14356.6, overlap = 13
PHY-3002 : Step(250): len = 14559.2, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017741s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (175.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.977102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00163362
PHY-3002 : Step(251): len = 20734.8, overlap = 2.25
PHY-3002 : Step(252): len = 20318.1, overlap = 4.5
PHY-3002 : Step(253): len = 19370.4, overlap = 5
PHY-3002 : Step(254): len = 18767, overlap = 6.25
PHY-3002 : Step(255): len = 18501.8, overlap = 6.25
PHY-3002 : Step(256): len = 18466, overlap = 7
PHY-3002 : Step(257): len = 18095.5, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00326724
PHY-3002 : Step(258): len = 18252.4, overlap = 7.25
PHY-3002 : Step(259): len = 18292.4, overlap = 6.75
PHY-3002 : Step(260): len = 18239.8, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00653448
PHY-3002 : Step(261): len = 18327.3, overlap = 7.5
PHY-3002 : Step(262): len = 18328.2, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006569s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20199.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2.
PHY-3001 : Final: Len = 20211.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.544595s wall, 2.496016s user + 0.608404s system = 3.104420s CPU (201.0%)

RUN-1004 : used memory is 314 MB, reserved memory is 310 MB, peak memory is 654 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 275 to 255
PHY-1001 : Pin misalignment score is improved from 255 to 252
PHY-1001 : Pin misalignment score is improved from 252 to 252
PHY-1001 : Pin local connectivity score is improved from 23 to 0
PHY-1001 : Pin misalignment score is improved from 263 to 258
PHY-1001 : Pin misalignment score is improved from 258 to 258
PHY-1001 : Pin local connectivity score is improved from 6 to 0
PHY-1001 : End pin swap;  0.212188s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (110.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 389 instances
RUN-1001 : 187 mslices, 187 lslices, 7 pads, 2 brams, 0 dsps
RUN-1001 : There are total 722 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 109 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 24360, over cnt = 75(0%), over = 96, worst = 3
PHY-1002 : len = 24632, over cnt = 30(0%), over = 35, worst = 3
PHY-1002 : len = 24672, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 25048, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 25072, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 25072, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2533, tnet num: 720, tinst num: 387, tnode num: 2874, tedge num: 4390.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 341 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.254408s wall, 0.265202s user + 0.015600s system = 0.280802s CPU (110.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net UART_CLK will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.152220s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (112.7%)

PHY-1002 : len = 9952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.538700s wall, 0.546003s user + 0.031200s system = 0.577204s CPU (107.1%)

PHY-1002 : len = 28456, over cnt = 59(0%), over = 62, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.348076s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (98.6%)

PHY-1002 : len = 27824, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.029714s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (105.0%)

PHY-1002 : len = 27832, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.021612s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (72.2%)

PHY-1002 : len = 27832, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.022881s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (136.4%)

PHY-1002 : len = 27832, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.018020s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (86.6%)

PHY-1002 : len = 27840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 :  0.472199s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (135.5%)

PHY-1002 : len = 64432, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 64432
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net UART_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.889043s wall, 3.853225s user + 0.327602s system = 4.180827s CPU (107.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.440036s wall, 4.414828s user + 0.390002s system = 4.804831s CPU (108.2%)

RUN-1004 : used memory is 290 MB, reserved memory is 310 MB, peak memory is 654 MB
RUN-1002 : start command "report_area -io_info -file URAT_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  744   out of  19600    3.80%
#reg                  142   out of  19600    0.72%
#le                   744
  #lut only           602   out of    744   80.91%
  #reg only             0   out of    744    0.00%
  #lut&reg            142   out of    744   19.09%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               1
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 4   out of     16   25.00%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db URAT_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000110110110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 389
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 722, pip num: 5346
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 544 valid insts, and 19542 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file URAT_Examples.bit.
RUN-1003 : finish command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000110110110000000000000000" in  1.896736s wall, 4.680030s user + 0.046800s system = 4.726830s CPU (249.2%)

RUN-1004 : used memory is 304 MB, reserved memory is 317 MB, peak memory is 654 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit" in  1.865496s wall, 1.825212s user + 0.046800s system = 1.872012s CPU (100.3%)

RUN-1004 : used memory is 400 MB, reserved memory is 409 MB, peak memory is 654 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.765845s wall, 0.405603s user + 0.093601s system = 0.499203s CPU (7.4%)

RUN-1004 : used memory is 428 MB, reserved memory is 436 MB, peak memory is 654 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.392918s wall, 2.371215s user + 0.187201s system = 2.558416s CPU (27.2%)

RUN-1004 : used memory is 310 MB, reserved memory is 318 MB, peak memory is 654 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file al_ip/DCFIFO.v
HDL-1007 : analyze verilog file al_ip/ROM0.v
HDL-1007 : analyze verilog file Source/UART_CTRL.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1007 : elaborate module CLK_MOD in Source/CLK_MOD.v(1)
HDL-1007 : elaborate module UARTFIFO in al_ip/DCFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=8,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,RESETMODE="SYNC",ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module UART_CTRL in Source/UART_CTRL.v(1)
HDL-1007 : elaborate module ROMx8x64 in al_ip/ROM0.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=6,ADDR_WIDTH_B=6,DATA_DEPTH_A=64,DATA_DEPTH_B=64,MODE="SP",INIT_FILE="ROM0.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module UARTSender in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/UARTSender.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 10 for port 'Data' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(91)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "UARTFIFO"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1012 : SanityCheck: Model "UARTSender"
SYN-1012 : SanityCheck: Model "UART_CTRL"
SYN-1012 : SanityCheck: Model "ROMx8x64"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "GPIO" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(17)
SYN-5014 WARNING: the net's pin: pin "GPIO" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model UARTFIFO
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 9 instances.
SYN-1011 : Flatten model UARTSender
SYN-1011 : Flatten model UART_CTRL
SYN-1011 : Flatten model ROMx8x64
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 694/178 useful/useless nets, 481/96 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 11 distributor mux.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 1, 263 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 689/18 useful/useless nets, 476/11 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 12 better
SYN-1014 : Optimize round 3
SYN-1032 : 689/0 useful/useless nets, 476/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file URAT_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Gate Statistics
#Basic gates          179
  #and                 14
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21                 7
  #FADD                 0
  #DFF                142
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ               1
#MACRO_MUX            264

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |36     |142    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment UART_TX  LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db URAT_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea URAT_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U3/ROM1/inst"
SYN-2541 : Reading BRAM "U3/ROM1/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\al_ip\ROM0.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 512x8, read 512x8.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 700/0 useful/useless nets, 488/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2571 : Optimize after map_dsp, round 1, 2 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 698/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 732/0 useful/useless nets, 520/0 useful/useless insts
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-1032 : 732/0 useful/useless nets, 520/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 26 macro adder
SYN-1032 : 1640/80 useful/useless nets, 1428/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 237 (3.09), #lev = 3 (1.64)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 236 (3.06), #lev = 3 (1.64)
SYN-2581 : Mapping with K=4, #lut = 236 (3.03), #lev = 3 (1.64)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 632 instances into 244 LUTs, name keeping = 81%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1240/0 useful/useless nets, 1028/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 142 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 337 adder to BLE ...
SYN-4008 : Packed 337 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 244 LUT to BLE ...
SYN-4008 : Packed 244 LUT and 141 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 102 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 244/508 primitive instances ...
RUN-1002 : start command "report_area -file URAT_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  744   out of  19600    3.80%
#reg                  142   out of  19600    0.72%
#le                   744
  #lut only           602   out of    744   80.91%
  #reg only             0   out of    744    0.00%
  #lut&reg            142   out of    744   19.09%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               1
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |744   |744   |142   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db URAT_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_50M is clkc1 of pll Pll/pll_inst.
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_50M" drive clk pins.
SYN-4024 : Net "UART_CLK" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net CLK_50M as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4025 : Tag rtl::Net UART_CLK as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net UART_CLK to drive 23 clock pins.
RUN-1001 : There are total 389 instances
RUN-1001 : 187 mslices, 187 lslices, 7 pads, 2 brams, 0 dsps
RUN-1001 : There are total 722 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 109 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 387 instances, 374 slices, 26 macros(250 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2533, tnet num: 720, tinst num: 387, tnode num: 2874, tedge num: 4390.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 341 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070669s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (154.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 167430
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.977102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(263): len = 125834, overlap = 4.5
PHY-3002 : Step(264): len = 97290.4, overlap = 2.25
PHY-3002 : Step(265): len = 87613.7, overlap = 4.5
PHY-3002 : Step(266): len = 79343, overlap = 2.25
PHY-3002 : Step(267): len = 70858.5, overlap = 4.5
PHY-3002 : Step(268): len = 61260.4, overlap = 4.5
PHY-3002 : Step(269): len = 55371.2, overlap = 4.5
PHY-3002 : Step(270): len = 50169.1, overlap = 4.5
PHY-3002 : Step(271): len = 42940.8, overlap = 4.5
PHY-3002 : Step(272): len = 38311.4, overlap = 4.5
PHY-3002 : Step(273): len = 35552.9, overlap = 4.5
PHY-3002 : Step(274): len = 32005.3, overlap = 4.5
PHY-3002 : Step(275): len = 30406.5, overlap = 4.5
PHY-3002 : Step(276): len = 28235.9, overlap = 4.5
PHY-3002 : Step(277): len = 26745.4, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000508506
PHY-3002 : Step(278): len = 27102.6, overlap = 2.25
PHY-3002 : Step(279): len = 26909.6, overlap = 2.25
PHY-3002 : Step(280): len = 26933.4, overlap = 2.25
PHY-3002 : Step(281): len = 26312.9, overlap = 2.25
PHY-3002 : Step(282): len = 26009.9, overlap = 2.25
PHY-3002 : Step(283): len = 25314.7, overlap = 4.5
PHY-3002 : Step(284): len = 25190.6, overlap = 4.5
PHY-3002 : Step(285): len = 25052.5, overlap = 2.25
PHY-3002 : Step(286): len = 24969.2, overlap = 2.25
PHY-3002 : Step(287): len = 24704.5, overlap = 2.25
PHY-3002 : Step(288): len = 24581, overlap = 2.25
PHY-3002 : Step(289): len = 24352.6, overlap = 2.25
PHY-3002 : Step(290): len = 23735.6, overlap = 4.5
PHY-3002 : Step(291): len = 22940.5, overlap = 4.5
PHY-3002 : Step(292): len = 21787.4, overlap = 0
PHY-3002 : Step(293): len = 20916.8, overlap = 4.5
PHY-3002 : Step(294): len = 20821.3, overlap = 4.5
PHY-3002 : Step(295): len = 20535.5, overlap = 4.5
PHY-3002 : Step(296): len = 20401.6, overlap = 4.5
PHY-3002 : Step(297): len = 20219.7, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00101701
PHY-3002 : Step(298): len = 20063.8, overlap = 2.25
PHY-3002 : Step(299): len = 20040.1, overlap = 2.25
PHY-3002 : Step(300): len = 19974.5, overlap = 2.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00203402
PHY-3002 : Step(301): len = 19946.9, overlap = 2.25
PHY-3002 : Step(302): len = 19946.9, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011261s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.977102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.58246e-06
PHY-3002 : Step(303): len = 20168.6, overlap = 2
PHY-3002 : Step(304): len = 19937.2, overlap = 2
PHY-3002 : Step(305): len = 19342.3, overlap = 2.25
PHY-3002 : Step(306): len = 18883, overlap = 2
PHY-3002 : Step(307): len = 18357.8, overlap = 2.5
PHY-3002 : Step(308): len = 17530.5, overlap = 3
PHY-3002 : Step(309): len = 16891.6, overlap = 3.25
PHY-3002 : Step(310): len = 16364, overlap = 3.25
PHY-3002 : Step(311): len = 15741.3, overlap = 2.75
PHY-3002 : Step(312): len = 15123.3, overlap = 3
PHY-3002 : Step(313): len = 14787.1, overlap = 3.5
PHY-3002 : Step(314): len = 14609.8, overlap = 3.5
PHY-3002 : Step(315): len = 14057.9, overlap = 3
PHY-3002 : Step(316): len = 13322.9, overlap = 4.5
PHY-3002 : Step(317): len = 12839.6, overlap = 4.75
PHY-3002 : Step(318): len = 12409.4, overlap = 3.75
PHY-3002 : Step(319): len = 12144.8, overlap = 3
PHY-3002 : Step(320): len = 11882, overlap = 2.25
PHY-3002 : Step(321): len = 11504, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91649e-05
PHY-3002 : Step(322): len = 11267.5, overlap = 2
PHY-3002 : Step(323): len = 11267.5, overlap = 2
PHY-3002 : Step(324): len = 11157.2, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.83299e-05
PHY-3002 : Step(325): len = 11157.3, overlap = 3.25
PHY-3002 : Step(326): len = 11157.3, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.977102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.39812e-05
PHY-3002 : Step(327): len = 11147, overlap = 15
PHY-3002 : Step(328): len = 11199.9, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.79624e-05
PHY-3002 : Step(329): len = 11431.6, overlap = 14.5
PHY-3002 : Step(330): len = 11697.2, overlap = 14
PHY-3002 : Step(331): len = 12388.8, overlap = 13.5
PHY-3002 : Step(332): len = 12167.6, overlap = 14.5
PHY-3002 : Step(333): len = 12173.5, overlap = 14.5
PHY-3002 : Step(334): len = 12175.1, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.59248e-05
PHY-3002 : Step(335): len = 12653.1, overlap = 14.5
PHY-3002 : Step(336): len = 13013.3, overlap = 14.5
PHY-3002 : Step(337): len = 13470.8, overlap = 14.25
PHY-3002 : Step(338): len = 13265.1, overlap = 15
PHY-3002 : Step(339): len = 13265.1, overlap = 15
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00011185
PHY-3002 : Step(340): len = 14041.1, overlap = 13.5
PHY-3002 : Step(341): len = 14356.6, overlap = 13
PHY-3002 : Step(342): len = 14559.2, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019726s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (158.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.977102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00163362
PHY-3002 : Step(343): len = 20734.8, overlap = 2.25
PHY-3002 : Step(344): len = 20318.1, overlap = 4.5
PHY-3002 : Step(345): len = 19370.4, overlap = 5
PHY-3002 : Step(346): len = 18767, overlap = 6.25
PHY-3002 : Step(347): len = 18501.8, overlap = 6.25
PHY-3002 : Step(348): len = 18466, overlap = 7
PHY-3002 : Step(349): len = 18095.5, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00326724
PHY-3002 : Step(350): len = 18252.4, overlap = 7.25
PHY-3002 : Step(351): len = 18292.4, overlap = 6.75
PHY-3002 : Step(352): len = 18239.8, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00653448
PHY-3002 : Step(353): len = 18327.3, overlap = 7.5
PHY-3002 : Step(354): len = 18328.2, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007427s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20199.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2.
PHY-3001 : Final: Len = 20211.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.613806s wall, 2.652017s user + 0.561604s system = 3.213621s CPU (199.1%)

RUN-1004 : used memory is 294 MB, reserved memory is 309 MB, peak memory is 654 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 275 to 255
PHY-1001 : Pin misalignment score is improved from 255 to 252
PHY-1001 : Pin misalignment score is improved from 252 to 252
PHY-1001 : Pin local connectivity score is improved from 23 to 0
PHY-1001 : Pin misalignment score is improved from 263 to 258
PHY-1001 : Pin misalignment score is improved from 258 to 258
PHY-1001 : Pin local connectivity score is improved from 6 to 0
PHY-1001 : End pin swap;  0.212423s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (102.8%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 389 instances
RUN-1001 : 187 mslices, 187 lslices, 7 pads, 2 brams, 0 dsps
RUN-1001 : There are total 722 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 109 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 24360, over cnt = 75(0%), over = 96, worst = 3
PHY-1002 : len = 24632, over cnt = 30(0%), over = 35, worst = 3
PHY-1002 : len = 24672, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 25048, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 25072, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 25072, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2533, tnet num: 720, tinst num: 387, tnode num: 2874, tedge num: 4390.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 341 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.255535s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (103.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net UART_CLK will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.157362s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (119.0%)

PHY-1002 : len = 9952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.646544s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (98.9%)

PHY-1002 : len = 28456, over cnt = 59(0%), over = 62, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.370197s wall, 0.390002s user + 0.015600s system = 0.405603s CPU (109.6%)

PHY-1002 : len = 27824, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.028590s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (54.6%)

PHY-1002 : len = 27832, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.020866s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (74.8%)

PHY-1002 : len = 27832, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.023611s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (66.1%)

PHY-1002 : len = 27832, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.016285s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (287.4%)

PHY-1002 : len = 27840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 :  0.509653s wall, 0.577204s user + 0.031200s system = 0.608404s CPU (119.4%)

PHY-1002 : len = 64432, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 64432
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net UART_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.179093s wall, 4.009226s user + 0.436803s system = 4.446028s CPU (106.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.729275s wall, 4.570829s user + 0.468003s system = 5.038832s CPU (106.5%)

RUN-1004 : used memory is 302 MB, reserved memory is 312 MB, peak memory is 654 MB
RUN-1002 : start command "report_area -io_info -file URAT_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  744   out of  19600    3.80%
#reg                  142   out of  19600    0.72%
#le                   744
  #lut only           602   out of    744   80.91%
  #reg only             0   out of    744    0.00%
  #lut&reg            142   out of    744   19.09%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               1
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 4   out of     16   25.00%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db URAT_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000110110110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 389
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 722, pip num: 5346
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 544 valid insts, and 19542 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file URAT_Examples.bit.
RUN-1003 : finish command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000110110110000000000000000" in  1.925177s wall, 4.945232s user + 0.062400s system = 5.007632s CPU (260.1%)

RUN-1004 : used memory is 310 MB, reserved memory is 321 MB, peak memory is 654 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit" in  1.822162s wall, 1.825212s user + 0.031200s system = 1.856412s CPU (101.9%)

RUN-1004 : used memory is 411 MB, reserved memory is 420 MB, peak memory is 654 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.765000s wall, 0.452403s user + 0.062400s system = 0.514803s CPU (7.6%)

RUN-1004 : used memory is 432 MB, reserved memory is 439 MB, peak memory is 654 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.320120s wall, 2.402415s user + 0.109201s system = 2.511616s CPU (26.9%)

RUN-1004 : used memory is 313 MB, reserved memory is 319 MB, peak memory is 654 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file al_ip/DCFIFO.v
HDL-1007 : analyze verilog file al_ip/ROM0.v
HDL-1007 : analyze verilog file Source/UART_CTRL.v
HDL-1007 : analyze verilog file Source/TOP.v
HDL-1007 : analyze verilog file al_ip/SysPll.v
HDL-1007 : analyze verilog file Source/LEDRGBCtrl.v
HDL-1007 : analyze verilog file Source/PWM.v
HDL-1007 : analyze verilog file Source/CLK_MOD.v
HDL-1007 : analyze verilog file Source/UARTSender.v
HDL-1007 : analyze verilog file al_ip/DCFIFO.v
HDL-1007 : analyze verilog file al_ip/ROM0.v
HDL-1007 : analyze verilog file Source/UART_CTRL.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(1)
HDL-1007 : elaborate module SysPll in al_ip/SysPll.v(25)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=6,FBCLK_DIV=25,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=5,CLKC3_DIV=30,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=4,CLKC3_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module LEDRGBCtrl in Source/LEDRGBCtrl.v(1)
HDL-1007 : elaborate module PWM in Source/PWM.v(1)
HDL-1007 : elaborate module CLK_MOD in Source/CLK_MOD.v(1)
HDL-1007 : elaborate module UARTFIFO in al_ip/DCFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=8,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,RESETMODE="SYNC",ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module UART_CTRL in Source/UART_CTRL.v(1)
HDL-1007 : elaborate module ROMx8x64 in al_ip/ROM0.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=6,ADDR_WIDTH_B=6,DATA_DEPTH_A=64,DATA_DEPTH_B=64,MODE="SP",INIT_FILE="ROM0.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module UARTSender in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/UARTSender.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 10 for port 'Data' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(91)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "UARTFIFO"
SYN-1012 : SanityCheck: Model "SysPll"
SYN-1012 : SanityCheck: Model "LEDRGBCtrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1012 : SanityCheck: Model "UARTSender"
SYN-1012 : SanityCheck: Model "UART_CTRL"
SYN-1012 : SanityCheck: Model "ROMx8x64"
SYN-1043 : Mark SysPll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "GPIO" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(17)
SYN-5014 WARNING: the net's pin: pin "GPIO" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/Source/TOP.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model UARTFIFO
SYN-1011 : Flatten model SysPll
SYN-1011 : Flatten model LEDRGBCtrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 9 instances.
SYN-1011 : Flatten model UARTSender
SYN-1011 : Flatten model UART_CTRL
SYN-1011 : Flatten model ROMx8x64
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 698/178 useful/useless nets, 484/96 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 11 distributor mux.
SYN-1016 : Merged 16 instances.
SYN-1015 : Optimize round 1, 263 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 693/18 useful/useless nets, 479/11 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 12 better
SYN-1014 : Optimize round 3
SYN-1032 : 693/0 useful/useless nets, 479/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file URAT_Examples_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Gate Statistics
#Basic gates          180
  #and                 14
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21                 7
  #FADD                 0
  #DFF                143
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ               1
#MACRO_MUX            266

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |36     |143    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/IO.adc"
RUN-1002 : start command "set_pin_assignment CLK_24M  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LEDs[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LEDs[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LEDs[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment UART_TX  LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db URAT_Examples_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea URAT_Examples_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U3/ROM1/inst"
SYN-2541 : Reading BRAM "U3/ROM1/inst" init file "E:/Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\al_ip\ROM0.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 512x8, read 512x8.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 704/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2571 : Optimize after map_dsp, round 1, 2 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 702/0 useful/useless nets, 489/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 736/0 useful/useless nets, 523/0 useful/useless insts
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-1032 : 736/0 useful/useless nets, 523/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 26 macro adder
SYN-1032 : 1646/80 useful/useless nets, 1433/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 238 (3.11), #lev = 3 (1.64)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 238 (3.07), #lev = 3 (1.64)
SYN-2581 : Mapping with K=4, #lut = 231 (3.01), #lev = 3 (1.64)
SYN-2581 : Mapping with K=4, #lut = 231 (3.01), #lev = 3 (1.64)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 634 instances into 239 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1239/0 useful/useless nets, 1026/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 143 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 331 adder to BLE ...
SYN-4008 : Packed 331 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 239 LUT to BLE ...
SYN-4008 : Packed 239 LUT and 142 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 96 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 239/502 primitive instances ...
RUN-1002 : start command "report_area -file URAT_Examples_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  737   out of  19600    3.76%
#reg                  143   out of  19600    0.73%
#le                   737
  #lut only           594   out of    737   80.60%
  #reg only             0   out of    737    0.00%
  #lut&reg            143   out of    737   19.40%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               1
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |737   |737   |143   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db URAT_Examples_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net Pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_50M is clkc1 of pll Pll/pll_inst.
SYN-4019 : Net CLK_24M_pad is refclk of pll Pll/pll_inst.
SYN-4020 : Net CLK_24M_pad is fbclk of pll Pll/pll_inst.
SYN-4024 : Net "CLK_50M" drive clk pins.
SYN-4024 : Net "UART_CLK" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_24M_pad as clock net
SYN-4025 : Tag rtl::Net CLK_50M as clock net
SYN-4025 : Tag rtl::Net Pll/clk0_out as clock net
SYN-4025 : Tag rtl::Net UART_CLK as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net UART_CLK to drive 19 clock pins.
RUN-1001 : There are total 385 instances
RUN-1001 : 185 mslices, 185 lslices, 7 pads, 2 brams, 0 dsps
RUN-1001 : There are total 717 nets
RUN-1001 : 546 nets have 2 pins
RUN-1001 : 114 nets have [3 - 5] pins
RUN-1001 : 5 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 383 instances, 370 slices, 26 macros(249 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2504, tnet num: 715, tinst num: 383, tnode num: 2840, tedge num: 4353.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 715 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 188 clock pins, and constraint 336 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070541s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (110.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 173471
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.977347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(355): len = 130772, overlap = 2.25
PHY-3002 : Step(356): len = 100995, overlap = 4.5
PHY-3002 : Step(357): len = 89323.1, overlap = 2.25
PHY-3002 : Step(358): len = 78578.8, overlap = 4.5
PHY-3002 : Step(359): len = 68106.7, overlap = 4.5
PHY-3002 : Step(360): len = 59473.7, overlap = 4.5
PHY-3002 : Step(361): len = 51849.5, overlap = 2.25
PHY-3002 : Step(362): len = 46611.7, overlap = 4.5
PHY-3002 : Step(363): len = 41774.1, overlap = 4.5
PHY-3002 : Step(364): len = 36771.5, overlap = 4.5
PHY-3002 : Step(365): len = 34115.2, overlap = 4.5
PHY-3002 : Step(366): len = 31875.8, overlap = 4.5
PHY-3002 : Step(367): len = 29486.3, overlap = 4.5
PHY-3002 : Step(368): len = 28874.8, overlap = 4.5
PHY-3002 : Step(369): len = 28308.8, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000357655
PHY-3002 : Step(370): len = 28542, overlap = 2.25
PHY-3002 : Step(371): len = 28161.3, overlap = 0
PHY-3002 : Step(372): len = 27731.2, overlap = 2.25
PHY-3002 : Step(373): len = 27359.2, overlap = 2.25
PHY-3002 : Step(374): len = 26901.4, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00071531
PHY-3002 : Step(375): len = 26990.9, overlap = 2.25
PHY-3002 : Step(376): len = 25759.8, overlap = 2.25
PHY-3002 : Step(377): len = 25212.9, overlap = 2.25
PHY-3002 : Step(378): len = 24270.4, overlap = 2.25
PHY-3002 : Step(379): len = 23728.1, overlap = 4.5
PHY-3002 : Step(380): len = 23535.1, overlap = 4.5
PHY-3002 : Step(381): len = 23178.4, overlap = 2.25
PHY-3002 : Step(382): len = 22188.4, overlap = 2.25
PHY-3002 : Step(383): len = 20203.2, overlap = 2.25
PHY-3002 : Step(384): len = 19102.2, overlap = 0
PHY-3002 : Step(385): len = 18228.6, overlap = 2.25
PHY-3002 : Step(386): len = 18049.7, overlap = 2.25
PHY-3002 : Step(387): len = 17726, overlap = 4.5
PHY-3002 : Step(388): len = 17452.8, overlap = 2.25
PHY-3002 : Step(389): len = 17052.8, overlap = 2.25
PHY-3002 : Step(390): len = 16398.5, overlap = 2.25
PHY-3002 : Step(391): len = 16007.9, overlap = 2.25
PHY-3002 : Step(392): len = 15740.6, overlap = 0
PHY-3002 : Step(393): len = 15548.8, overlap = 0
PHY-3002 : Step(394): len = 15550.9, overlap = 4.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00143062
PHY-3002 : Step(395): len = 15395.7, overlap = 2.25
PHY-3002 : Step(396): len = 15375.1, overlap = 2.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00286124
PHY-3002 : Step(397): len = 15379.1, overlap = 2.25
PHY-3002 : Step(398): len = 15382.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005144s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.977347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.88683e-06
PHY-3002 : Step(399): len = 15486.1, overlap = 1.75
PHY-3002 : Step(400): len = 15466.7, overlap = 2.25
PHY-3002 : Step(401): len = 15252.8, overlap = 1.75
PHY-3002 : Step(402): len = 15224.1, overlap = 1.75
PHY-3002 : Step(403): len = 14950.4, overlap = 0.5
PHY-3002 : Step(404): len = 14752.5, overlap = 0.5
PHY-3002 : Step(405): len = 14313.9, overlap = 0.5
PHY-3002 : Step(406): len = 13814.6, overlap = 0.5
PHY-3002 : Step(407): len = 13406.8, overlap = 0.5
PHY-3002 : Step(408): len = 12909.8, overlap = 0.75
PHY-3002 : Step(409): len = 12638.5, overlap = 0.5
PHY-3002 : Step(410): len = 12336.5, overlap = 0.75
PHY-3002 : Step(411): len = 12010.7, overlap = 0.5
PHY-3002 : Step(412): len = 11767.3, overlap = 0.25
PHY-3002 : Step(413): len = 11128, overlap = 1
PHY-3002 : Step(414): len = 10054.1, overlap = 2.5
PHY-3002 : Step(415): len = 9678.8, overlap = 2.5
PHY-3002 : Step(416): len = 9554.8, overlap = 2.75
PHY-3002 : Step(417): len = 9416.8, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.77366e-06
PHY-3002 : Step(418): len = 9348.8, overlap = 2.5
PHY-3002 : Step(419): len = 9357.8, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.95473e-05
PHY-3002 : Step(420): len = 9422.3, overlap = 2.5
PHY-3002 : Step(421): len = 9422.3, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.977347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30255e-05
PHY-3002 : Step(422): len = 9466.1, overlap = 14.25
PHY-3002 : Step(423): len = 9496.7, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.60511e-05
PHY-3002 : Step(424): len = 9750.9, overlap = 14
PHY-3002 : Step(425): len = 9914.6, overlap = 13.75
PHY-3002 : Step(426): len = 10708, overlap = 12
PHY-3002 : Step(427): len = 10572.4, overlap = 11.5
PHY-3002 : Step(428): len = 10610, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.21021e-05
PHY-3002 : Step(429): len = 11162.2, overlap = 12.5
PHY-3002 : Step(430): len = 11380.9, overlap = 12.5
PHY-3002 : Step(431): len = 11666, overlap = 13.5
PHY-3002 : Step(432): len = 12194.1, overlap = 13.25
PHY-3002 : Step(433): len = 12643.8, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024791s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (251.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.977347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00139271
PHY-3002 : Step(434): len = 20442.3, overlap = 3.25
PHY-3002 : Step(435): len = 20179.7, overlap = 4.25
PHY-3002 : Step(436): len = 19404.9, overlap = 5.25
PHY-3002 : Step(437): len = 18588.5, overlap = 7.5
PHY-3002 : Step(438): len = 18442.4, overlap = 9.5
PHY-3002 : Step(439): len = 18293.1, overlap = 9.5
PHY-3002 : Step(440): len = 18234.1, overlap = 9.5
PHY-3002 : Step(441): len = 18014.5, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00268605
PHY-3002 : Step(442): len = 18397.7, overlap = 9.75
PHY-3002 : Step(443): len = 18551, overlap = 9.75
PHY-3002 : Step(444): len = 18567.7, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00537211
PHY-3002 : Step(445): len = 18655.1, overlap = 9.5
PHY-3002 : Step(446): len = 18710.7, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012505s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (124.7%)

PHY-3001 : Legalized: Len = 20660.8, Over = 0
PHY-3001 : Final: Len = 20660.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.907462s wall, 2.964019s user + 0.561604s system = 3.525623s CPU (184.8%)

RUN-1004 : used memory is 295 MB, reserved memory is 307 MB, peak memory is 654 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 283 to 264
PHY-1001 : Pin misalignment score is improved from 264 to 264
PHY-1001 : Pin local connectivity score is improved from 20 to 0
PHY-1001 : Pin misalignment score is improved from 271 to 266
PHY-1001 : Pin misalignment score is improved from 266 to 266
PHY-1001 : Pin local connectivity score is improved from 6 to 0
PHY-1001 : End pin swap;  0.172340s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (90.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 385 instances
RUN-1001 : 185 mslices, 185 lslices, 7 pads, 2 brams, 0 dsps
RUN-1001 : There are total 717 nets
RUN-1001 : 546 nets have 2 pins
RUN-1001 : 114 nets have [3 - 5] pins
RUN-1001 : 5 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 25720, over cnt = 62(0%), over = 72, worst = 4
PHY-1002 : len = 25752, over cnt = 22(0%), over = 27, worst = 4
PHY-1002 : len = 25776, over cnt = 18(0%), over = 20, worst = 2
PHY-1002 : len = 26120, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2504, tnet num: 715, tinst num: 383, tnode num: 2840, tedge num: 4353.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 715 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 188 clock pins, and constraint 336 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.269005s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (116.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net UART_CLK will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.158377s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (108.4%)

PHY-1002 : len = 10584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.495160s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (100.8%)

PHY-1002 : len = 29936, over cnt = 45(0%), over = 47, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.351554s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (97.6%)

PHY-1002 : len = 29088, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.038557s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (161.8%)

PHY-1002 : len = 29096, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.034824s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (134.4%)

PHY-1002 : len = 29096, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.033515s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (139.6%)

PHY-1002 : len = 29096, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.027154s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (57.4%)

PHY-1002 : len = 29096, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.024083s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (64.8%)

PHY-1002 : len = 29096, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.023364s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (66.8%)

PHY-1002 : len = 29096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 :  0.593580s wall, 0.811205s user + 0.015600s system = 0.826805s CPU (139.3%)

PHY-1002 : len = 67704, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 67704
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_24M_pad will be routed on clock mesh
PHY-1001 : net CLK_50M will be routed on clock mesh
PHY-1001 : clock net Pll/clk0_out will be merged with clock Pll/clk0_buf
PHY-1001 : net UART_CLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.088105s wall, 4.134027s user + 0.234002s system = 4.368028s CPU (106.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.616080s wall, 4.680030s user + 0.265202s system = 4.945232s CPU (107.1%)

RUN-1004 : used memory is 307 MB, reserved memory is 317 MB, peak memory is 654 MB
RUN-1002 : start command "report_area -io_info -file URAT_Examples_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                     7
  #input                2
  #output               5
  #inout                0

Utilization Statistics
#lut                  737   out of  19600    3.76%
#reg                  143   out of  19600    0.73%
#le                   737
  #lut only           594   out of    737   80.60%
  #reg only             0   out of    737    0.00%
  #lut&reg            143   out of    737   19.40%
#dsp                    0   out of     29    0.00%
#bram                   2   out of     64    3.13%
  #bram9k               1
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 4   out of     16   25.00%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db URAT_Examples_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000110110110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 385
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 717, pip num: 5390
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 605 valid insts, and 19516 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file URAT_Examples.bit.
RUN-1003 : finish command "bitgen -bit URAT_Examples.bit -version 0X00 -g ucode:00000000110110110000000000000000" in  2.401365s wall, 5.850038s user + 0.031200s system = 5.881238s CPU (244.9%)

RUN-1004 : used memory is 316 MB, reserved memory is 326 MB, peak memory is 654 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit" in  1.850336s wall, 1.731611s user + 0.124801s system = 1.856412s CPU (100.3%)

RUN-1004 : used memory is 417 MB, reserved memory is 426 MB, peak memory is 654 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.747552s wall, 0.468003s user + 0.140401s system = 0.608404s CPU (9.0%)

RUN-1004 : used memory is 439 MB, reserved memory is 447 MB, peak memory is 654 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.359522s wall, 2.340015s user + 0.280802s system = 2.620817s CPU (28.0%)

RUN-1004 : used memory is 318 MB, reserved memory is 323 MB, peak memory is 654 MB
GUI-1001 : Download success!
