Perfect ‚Äî let‚Äôs do a **clean, start‚Äëto‚Äëfinish Level‚Äë3 hands-on**, strictly inside **Day‚Äë43.5 ‚Üí Level‚Äë3: TLM FIFO ‚Äì TLM FIFO**. We‚Äôll **upgrade your Level‚Äë2 TB** step by step. No confusion about DUT FIFO, no protocol changes, no Level‚Äë2 distractions.

---

# üìò Day‚Äë43.5 ‚Äî **Level-3: TLM FIFO ‚Äì TLM FIFO**

**Goal:**

* Fully block both expected and actual paths.
* Detect **missing, duplicate, or out-of-order transactions**.
* Keep **DUT unchanged**, **sequences unchanged**, **predictor/monitor safe**.

**Difference vs Level‚Äë2:**

| Aspect         | Level-2             | Level-3               |
| -------------- | ------------------- | --------------------- |
| Expected       | TLM FIFO (blocking) | TLM FIFO (blocking)   |
| Actual         | Queue [$]           | TLM FIFO (blocking)   |
| Scoreboard     | get expected only   | dual blocking `get()` |
| False passes   | possible            | eliminated            |
| DUT / Protocol | unchanged           | unchanged             |

---

## 1Ô∏è‚É£ Predictor ‚Äî Level-3

**Only small modification from Level‚Äë2**. Same `exp_fifo`.

```systemverilog
class my_predictor extends uvm_component;
  `uvm_component_utils(my_predictor)

  uvm_analysis_imp #(my_txn, my_predictor) in_ap;
  uvm_tlm_analysis_fifo #(my_txn) exp_fifo;  // blocking FIFO

  function new(string name, uvm_component parent);
    super.new(name, parent);
    in_ap = new("in_ap", this);
    exp_fifo = new("exp_fifo", this);
  endfunction

  function void write(my_txn t);
    my_txn exp = t.clone();  // deep copy
    exp_fifo.write(exp);      // push to TLM FIFO

    `uvm_info("PRED",
      $sformatf("Expected written to FIFO: %0d", exp.data),
      UVM_LOW)
  endfunction
endclass
```

‚úÖ Predictor remains **unchanged from Level‚Äë2**, only `exp_fifo` used in scoreboard.

---

## 2Ô∏è‚É£ Monitor ‚Äî Level-3

**Now we upgrade actual path to TLM FIFO**:

```systemverilog
class my_monitor extends uvm_component;
  `uvm_component_utils(my_monitor)

  uvm_analysis_port #(my_txn) ap;
  uvm_tlm_analysis_fifo #(my_txn) act_fifo;  // new blocking FIFO

  function new(string name, uvm_component parent);
    super.new(name, parent);
    ap = new("ap", this);
    act_fifo = new("act_fifo", this);
  endfunction

  function void write(my_txn t);
    my_txn act = t.clone();          // deep copy
    act_fifo.write(act);             // push to TLM FIFO

    `uvm_info("MON",
      $sformatf("Observed Data (ACCEPT EDGE) = %0d", act.data),
      UVM_LOW)
  endfunction
endclass
```

‚úÖ Key: **actual path now has TLM FIFO**, enabling dual blocking comparison.

---

## 3Ô∏è‚É£ Scoreboard ‚Äî Level-3

**Dual blocking `get()`**:

```systemverilog
class my_scoreboard extends uvm_component;
  `uvm_component_utils(my_scoreboard)

  uvm_analysis_imp #(my_txn, my_scoreboard) act_imp;
  my_predictor pred;
  my_monitor mon;

  function new(string name, uvm_component parent);
    super.new(name, parent);
    act_imp = new("act_imp", this);
  endfunction

  function void write(my_txn t); // called by monitor
    // NO queue, monitor now blocks
    `uvm_info("SCB", $sformatf("Actual received: %0d", t.data), UVM_LOW)
  endfunction

  task run_phase(uvm_phase phase);
    my_txn exp, act;

    forever begin
      // dual blocking
      pred.exp_fifo.get(exp);   // block until expected
      mon.act_fifo.get(act);    // block until actual

      if (act.data == exp.data)
        `uvm_info("SCB", "MATCH", UVM_LOW)
      else
        `uvm_error("SCB", "MISMATCH");
    end
  endtask
endclass
```

‚úÖ Now **scoreboard ensures**:

* One-to-one match
* No missing or extra actuals
* Out-of-order detected

---

## 4Ô∏è‚É£ ENV ‚Äî Level-3

```systemverilog
// connections
mon.ap.connect(pred.in_ap);  // optional
scb.pred = pred;
scb.mon  = mon;
```

* **No other changes**.
* DUT, sequences, and test remain **exactly as Level‚Äë2**.

---

## 5Ô∏è‚É£ Expected Simulation Observations

### Normal case

```
[PRED] Expected written to FIFO: 10
[MON] Observed Data (ACCEPT EDGE) = 10
[SCB] MATCH
...
[TEST] Scoreboard complete observed
```

### If actual is missing / duplicate / out-of-order

```
[SCB] MISMATCH  // immediately detected
```

* Unlike Level‚Äë2, there is **no false-pass**.

---

## 6Ô∏è‚É£ Optional Bug Injection ‚Äî Verify Level-3 catches errors

* Drop one actual in monitor ‚Üí **SCB immediately errors**
* Duplicate DUT output ‚Üí **SCB immediately errors**
* Out-of-order transaction ‚Üí **SCB immediately errors**

‚úÖ Demonstrates why **dual TLM FIFO + blocking get()** is essential.

---

## 7Ô∏è‚É£ Key Takeaways ‚Äî Level-3

| Aspect                   | Level-2 | Level-3       |
| ------------------------ | ------- | ------------- |
| Expected FIFO            | ‚úÖ       | ‚úÖ             |
| Actual FIFO              | ‚ùå Queue | ‚úÖ TLM FIFO    |
| Scoreboard blocking      | partial | dual blocking |
| Detect missing/duplicate | ‚ùå       | ‚úÖ             |
| Detect out-of-order      | ‚ùå       | ‚úÖ             |
| DUT change               | ‚ùå       | ‚ùå             |
| Protocol dependency      | ‚ùå       | ‚ùå             |

---

## 8Ô∏è‚É£ Next Steps After Level-3

* **Option A:** Inject multiple DUT bugs ‚Üí Level-3 should catch all
* **Option B:** Transition to **Day-44 ‚Üí Phase-aligned + Analysis FIFOs** for multi-stream correctness and regression hygiene
* **Option C:** Start **coverage & reporting refinements**

---

If you want, I can **draw a visual flow of Level-3 hands-on**, showing **Predictor FIFO ‚Üí Scoreboard ‚Üê Monitor FIFO**, with **blocking `get()` and matching**, just like the visual we did for Level‚Äë2.

Do you want me to do that next?
