%TF.GenerationSoftware,KiCad,Pcbnew,(6.0.5)*%
%TF.CreationDate,2022-07-21T21:10:46+10:00*%
%TF.ProjectId,glitcher,676c6974-6368-4657-922e-6b696361645f,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L4,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (6.0.5)) date 2022-07-21 21:10:46*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10R,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,5.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15R,4.190000X2.665000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16C,0.970000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17R,0.890000X0.460000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18C,2.999999*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19R,3.500001X3.500001*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20RoundRect,0.750000X-0.749999X-1.000000X0.749999X-1.000000X0.749999X1.000000X-0.749999X1.000000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD21RoundRect,0.875000X-0.875000X-0.875000X0.875000X-0.875000X0.875000X0.875000X-0.875000X0.875000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD22C,3.000000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD23C,0.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD24C,0.250000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U1,1,UART0_TX/I2C0_SDA/SPI0_RX/GP0*%
%TO.N,RPI_GP0*%
X92705000Y-50805000D03*
D11*
%TO.P,U1,2,UART0_RX/I2C0_SCL/GPI0_CSn/GP1*%
%TO.N,RPI_GP1*%
X92705000Y-53345000D03*
%TO.P,U1,3,GND*%
%TO.N,GND*%
X92705000Y-55885000D03*
%TO.P,U1,4,I2C1_SDA/SPI0_SCK/GP2*%
%TO.N,RPI_GP2*%
X92705000Y-58425000D03*
%TO.P,U1,5,I2C1_SCL/SPI0_TX/GP3*%
%TO.N,RPI_GP3*%
X92705000Y-60965000D03*
%TO.P,U1,6,UART1_TX/I2C0_SDA/SPI0_RX/GP4*%
%TO.N,RPI_GP4*%
X92705000Y-63505000D03*
%TO.P,U1,7,UART1_RX/I2C0_SCL/SPI0_CSn/GP5*%
%TO.N,RPI_GP5*%
X92705000Y-66045000D03*
%TO.P,U1,8,GND*%
%TO.N,GND*%
X92705000Y-68585000D03*
%TO.P,U1,9,I2C1_SDA/SPI0_SCK/GP6*%
%TO.N,RPI_GP6*%
X92705000Y-71125000D03*
%TO.P,U1,10,I2C1_SCL/SPI0_TX/GP7*%
%TO.N,RPI_GP7*%
X92705000Y-73665000D03*
%TO.P,U1,11,UART1_TX/I2C0_SDA/SPI1_RX/GP8*%
%TO.N,RPI_GP8*%
X92705000Y-76205000D03*
%TO.P,U1,12,UART1_RX/I2C0_SCL/SPI1_CSn/GP9*%
%TO.N,RPI_GP9*%
X92705000Y-78745000D03*
%TO.P,U1,13,GND*%
%TO.N,GND*%
X92705000Y-81285000D03*
%TO.P,U1,14,I2C1_SDA/SPI1_SCK/GP10*%
%TO.N,RPI_GP10*%
X92705000Y-83825000D03*
%TO.P,U1,15,I2C1_SCL/SPI1_TX/GP11*%
%TO.N,RPI_GP11*%
X92705000Y-86365000D03*
%TO.P,U1,16,UART0_TX/I2C0_SDA/GPI1_RX/GP12*%
%TO.N,RPI_GP12*%
X92705000Y-88905000D03*
%TO.P,U1,17,UART0_RX/I2C0_SCL/SPI1_CSn/GP13*%
%TO.N,RPI_GP13*%
X92705000Y-91445000D03*
%TO.P,U1,18,GND*%
%TO.N,GND*%
X92705000Y-93985000D03*
%TO.P,U1,19,I2C1_SDA/SPI1_SCK/GP14*%
%TO.N,RPI_GP14*%
X92705000Y-96525000D03*
%TO.P,U1,20,I2C1_SCL/SPI1_TX/GP15*%
%TO.N,RPI_GP15*%
X92705000Y-99065000D03*
%TO.P,U1,21,UART0_TX/I2C0_SDA/SPI0_RX/GP16*%
%TO.N,RPI_GP16*%
X110485000Y-99065000D03*
%TO.P,U1,22,UART0_RX/I2C0_SCL/SPI0_CSn/GP17*%
%TO.N,RPI_GP17*%
X110485000Y-96525000D03*
%TO.P,U1,23,GND*%
%TO.N,GND*%
X110485000Y-93985000D03*
%TO.P,U1,24,I2C1_SDA/SPI0_SCK/GP18*%
%TO.N,unconnected-(U1-Pad24)*%
X110485000Y-91445000D03*
%TO.P,U1,25,I2C1_SCL/SPI0_TX/GP19*%
%TO.N,unconnected-(U1-Pad25)*%
X110485000Y-88905000D03*
%TO.P,U1,26,I2C0_SDA/GP20*%
%TO.N,unconnected-(U1-Pad26)*%
X110485000Y-86365000D03*
%TO.P,U1,27,I2C0_SCL/GP21*%
%TO.N,FPGA_4*%
X110485000Y-83825000D03*
%TO.P,U1,28,GND*%
%TO.N,unconnected-(U1-Pad28)*%
X110485000Y-81285000D03*
%TO.P,U1,29,GP22*%
%TO.N,FPGA_3*%
X110485000Y-78745000D03*
%TO.P,U1,30,RUN*%
%TO.N,unconnected-(U1-Pad30)*%
X110485000Y-76205000D03*
%TO.P,U1,31,I2C1_SDA/ADC0/GP26*%
%TO.N,Net-(TP2-Pad1)*%
X110485000Y-73665000D03*
%TO.P,U1,32,I2C1_SCL/ADC1/GP27*%
%TO.N,Net-(TP1-Pad1)*%
X110485000Y-71125000D03*
%TO.P,U1,33,AGND/GND*%
%TO.N,unconnected-(U1-Pad33)*%
X110485000Y-68585000D03*
%TO.P,U1,34,ADC2/GP28*%
%TO.N,unconnected-(U1-Pad34)*%
X110485000Y-66045000D03*
%TO.P,U1,35,ADC_VREF*%
%TO.N,unconnected-(U1-Pad35)*%
X110485000Y-63505000D03*
%TO.P,U1,36,3V3OUT*%
%TO.N,unconnected-(U1-Pad36)*%
X110485000Y-60965000D03*
%TO.P,U1,37,3V3_EN*%
%TO.N,unconnected-(U1-Pad37)*%
X110485000Y-58425000D03*
%TO.P,U1,38,GND*%
%TO.N,GND*%
X110485000Y-55885000D03*
%TO.P,U1,39,VSYS*%
%TO.N,Net-(JP2-Pad1)*%
X110485000Y-53345000D03*
%TO.P,U1,40,VBUS*%
%TO.N,unconnected-(U1-Pad40)*%
X110485000Y-50805000D03*
%TD*%
D12*
%TO.P,J4,1,Pin_1*%
%TO.N,GND*%
X217920704Y-53340000D03*
D13*
%TO.P,J4,2,Pin_2*%
%TO.N,X_OUT*%
X217920714Y-55880000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,GND*%
X217920714Y-58420000D03*
%TD*%
D12*
%TO.P,J_RIGHTEXP_OUTER1,1,Pin_1*%
%TO.N,X_OUT*%
X210755714Y-50800000D03*
D13*
%TO.P,J_RIGHTEXP_OUTER1,2,Pin_2*%
%TO.N,Y_OUT*%
X208215714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,3,Pin_3*%
%TO.N,Z_OUT*%
X205675714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,4,Pin_4*%
%TO.N,FREE_RIGHT4*%
X203135714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,5,Pin_5*%
%TO.N,MAX4619_A*%
X200595714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,6,Pin_6*%
%TO.N,MAX4619_B*%
X198055714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,7,Pin_7*%
%TO.N,MAX4619_C*%
X195515714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,8,Pin_8*%
%TO.N,FPGA_GPIO_12*%
X192975714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,9,Pin_9*%
%TO.N,FPGA_GPIO_11*%
X190435714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,10,Pin_10*%
%TO.N,FPGA_GPIO_10*%
X187895714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,11,Pin_11*%
%TO.N,FPGA_GPIO_9*%
X185355714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,12,Pin_12*%
%TO.N,FPGA_GPIO_8*%
X182815714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,13,Pin_13*%
%TO.N,FPGA_GPIO_7*%
X180275714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,14,Pin_14*%
%TO.N,FPGA_GPIO_6*%
X177735714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,15,Pin_15*%
%TO.N,FPGA_GPIO_5*%
X175195714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,16,Pin_16*%
%TO.N,FPGA_GPIO_4*%
X172655714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,17,Pin_17*%
%TO.N,FPGA_GPIO_3*%
X170115714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,18,Pin_18*%
%TO.N,FPGA_GPIO_2*%
X167575714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,19,Pin_19*%
%TO.N,VCC_3V3_ALWAYS*%
X165035714Y-50800000D03*
%TO.P,J_RIGHTEXP_OUTER1,20,Pin_20*%
%TO.N,GND*%
X162495714Y-50800000D03*
%TD*%
D14*
%TO.P,REF\u002A\u002A,1*%
%TO.N,N/C*%
X223455714Y-118110000D03*
%TD*%
D12*
%TO.P,J_LEFTEXP1,1,Pin_1*%
%TO.N,GND*%
X210755714Y-116840000D03*
D13*
%TO.P,J_LEFTEXP1,2,Pin_2*%
%TO.N,FREE_LEFT2*%
X208215714Y-116840000D03*
%TO.P,J_LEFTEXP1,3,Pin_3*%
%TO.N,RPI_GP2*%
X205675714Y-116840000D03*
%TO.P,J_LEFTEXP1,4,Pin_4*%
%TO.N,RPI_GP3*%
X203135714Y-116840000D03*
%TO.P,J_LEFTEXP1,5,Pin_5*%
%TO.N,RPI_GP4*%
X200595714Y-116840000D03*
%TO.P,J_LEFTEXP1,6,Pin_6*%
%TO.N,RPI_GP5*%
X198055714Y-116840000D03*
%TO.P,J_LEFTEXP1,7,Pin_7*%
%TO.N,RPI_GP6*%
X195515714Y-116840000D03*
%TO.P,J_LEFTEXP1,8,Pin_8*%
%TO.N,RPI_GP7*%
X192975714Y-116840000D03*
%TO.P,J_LEFTEXP1,9,Pin_9*%
%TO.N,RPI_GP8*%
X190435714Y-116840000D03*
%TO.P,J_LEFTEXP1,10,Pin_10*%
%TO.N,RPI_GP9*%
X187895714Y-116840000D03*
%TO.P,J_LEFTEXP1,11,Pin_11*%
%TO.N,RPI_GP10*%
X185355714Y-116840000D03*
%TO.P,J_LEFTEXP1,12,Pin_12*%
%TO.N,RPI_GP11*%
X182815714Y-116840000D03*
%TO.P,J_LEFTEXP1,13,Pin_13*%
%TO.N,RPI_GP12*%
X180275714Y-116840000D03*
%TO.P,J_LEFTEXP1,14,Pin_14*%
%TO.N,RPI_GP13*%
X177735714Y-116840000D03*
%TO.P,J_LEFTEXP1,15,Pin_15*%
%TO.N,RPI_GP14*%
X175195714Y-116840000D03*
%TO.P,J_LEFTEXP1,16,Pin_16*%
%TO.N,RPI_GP15*%
X172655714Y-116840000D03*
%TO.P,J_LEFTEXP1,17,Pin_17*%
%TO.N,FREE_LEFT17*%
X170115714Y-116840000D03*
%TO.P,J_LEFTEXP1,18,Pin_18*%
%TO.N,FREE_LEFT18*%
X167575714Y-116840000D03*
%TO.P,J_LEFTEXP1,19,Pin_19*%
%TO.N,VCC_SWITCHED*%
X165035714Y-116840000D03*
%TO.P,J_LEFTEXP1,20,Pin_20*%
%TO.N,GND*%
X162495714Y-116840000D03*
%TD*%
D12*
%TO.P,J_LEFTEXP_OUTER1,1,Pin_1*%
%TO.N,GND*%
X210755716Y-111759992D03*
D13*
%TO.P,J_LEFTEXP_OUTER1,2,Pin_2*%
%TO.N,FREE_LEFT2*%
X208215714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,3,Pin_3*%
%TO.N,RPI_GP2*%
X205675714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,4,Pin_4*%
%TO.N,RPI_GP3*%
X203135714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,5,Pin_5*%
%TO.N,RPI_GP4*%
X200595714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,6,Pin_6*%
%TO.N,RPI_GP5*%
X198055714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,7,Pin_7*%
%TO.N,RPI_GP6*%
X195515714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,8,Pin_8*%
%TO.N,RPI_GP7*%
X192975714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,9,Pin_9*%
%TO.N,RPI_GP8*%
X190435714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,10,Pin_10*%
%TO.N,RPI_GP9*%
X187895714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,11,Pin_11*%
%TO.N,RPI_GP10*%
X185355714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,12,Pin_12*%
%TO.N,RPI_GP11*%
X182815714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,13,Pin_13*%
%TO.N,RPI_GP12*%
X180275714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,14,Pin_14*%
%TO.N,RPI_GP13*%
X177735714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,15,Pin_15*%
%TO.N,RPI_GP14*%
X175195714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,16,Pin_16*%
%TO.N,RPI_GP15*%
X172655714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,17,Pin_17*%
%TO.N,FREE_LEFT17*%
X170115714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,18,Pin_18*%
%TO.N,FREE_LEFT18*%
X167575714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,19,Pin_19*%
%TO.N,VCC_SWITCHED*%
X165035714Y-111760000D03*
%TO.P,J_LEFTEXP_OUTER1,20,Pin_20*%
%TO.N,GND*%
X162495716Y-111759992D03*
%TD*%
D15*
%TO.P,HS2_OUT1,2,Ext*%
%TO.N,GND*%
X225540714Y-97472500D03*
D16*
X222555714Y-97472500D03*
D17*
X223000714Y-97472500D03*
D15*
X225540714Y-90487500D03*
D16*
X222555714Y-90487500D03*
D17*
X223000714Y-90487500D03*
%TD*%
D12*
%TO.P,J2,1,Pin_1*%
%TO.N,GND*%
X184085714Y-72390000D03*
D13*
%TO.P,J2,2,Pin_2*%
%TO.N,VCC_3V3*%
X184085714Y-74930000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,VCC_2V5*%
X184085714Y-77470000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,VCC_1V8*%
X184085714Y-80010000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,VCC_1V2*%
X184085714Y-82550000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,VCC_VADJ*%
X184085714Y-85090000D03*
%TD*%
D16*
%TO.P,SMA_Y1,2,Ext*%
%TO.N,GND*%
X222555714Y-72072500D03*
X222555714Y-65087500D03*
D15*
X225540714Y-72072500D03*
X225540714Y-65087500D03*
D17*
X223000714Y-72072500D03*
X223000714Y-65087500D03*
%TD*%
D16*
%TO.P,TRIG_IN1,2,Ext*%
%TO.N,GND*%
X222555714Y-103187500D03*
D15*
X225540714Y-110172500D03*
X225540714Y-103187500D03*
D16*
X222555714Y-110172500D03*
D17*
X223000714Y-110172500D03*
X223000714Y-103187500D03*
%TD*%
D12*
%TO.P,J7,1,Pin_1*%
%TO.N,GND*%
X217920704Y-78740000D03*
D13*
%TO.P,J7,2,Pin_2*%
%TO.N,Z_OUT*%
X217920714Y-81280000D03*
%TO.P,J7,3,Pin_3*%
%TO.N,GND*%
X217920714Y-83820000D03*
%TD*%
D12*
%TO.P,J_RIGHTEXP1,1,Pin_1*%
%TO.N,X_OUT*%
X210755714Y-45720000D03*
D13*
%TO.P,J_RIGHTEXP1,2,Pin_2*%
%TO.N,Y_OUT*%
X208215714Y-45720000D03*
%TO.P,J_RIGHTEXP1,3,Pin_3*%
%TO.N,Z_OUT*%
X205675714Y-45720000D03*
%TO.P,J_RIGHTEXP1,4,Pin_4*%
%TO.N,FREE_RIGHT4*%
X203135714Y-45720000D03*
%TO.P,J_RIGHTEXP1,5,Pin_5*%
%TO.N,MAX4619_A*%
X200595714Y-45720000D03*
%TO.P,J_RIGHTEXP1,6,Pin_6*%
%TO.N,MAX4619_B*%
X198055714Y-45720000D03*
%TO.P,J_RIGHTEXP1,7,Pin_7*%
%TO.N,MAX4619_C*%
X195515714Y-45720000D03*
%TO.P,J_RIGHTEXP1,8,Pin_8*%
%TO.N,FPGA_GPIO_12*%
X192975714Y-45720000D03*
%TO.P,J_RIGHTEXP1,9,Pin_9*%
%TO.N,FPGA_GPIO_11*%
X190435714Y-45720000D03*
%TO.P,J_RIGHTEXP1,10,Pin_10*%
%TO.N,FPGA_GPIO_10*%
X187895714Y-45720000D03*
%TO.P,J_RIGHTEXP1,11,Pin_11*%
%TO.N,FPGA_GPIO_9*%
X185355714Y-45720000D03*
%TO.P,J_RIGHTEXP1,12,Pin_12*%
%TO.N,FPGA_GPIO_8*%
X182815714Y-45720000D03*
%TO.P,J_RIGHTEXP1,13,Pin_13*%
%TO.N,FPGA_GPIO_7*%
X180275714Y-45720000D03*
%TO.P,J_RIGHTEXP1,14,Pin_14*%
%TO.N,FPGA_GPIO_6*%
X177735714Y-45720000D03*
%TO.P,J_RIGHTEXP1,15,Pin_15*%
%TO.N,FPGA_GPIO_5*%
X175195714Y-45720000D03*
%TO.P,J_RIGHTEXP1,16,Pin_16*%
%TO.N,FPGA_GPIO_4*%
X172655714Y-45720000D03*
%TO.P,J_RIGHTEXP1,17,Pin_17*%
%TO.N,FPGA_GPIO_3*%
X170115714Y-45720000D03*
%TO.P,J_RIGHTEXP1,18,Pin_18*%
%TO.N,FPGA_GPIO_2*%
X167575714Y-45720000D03*
%TO.P,J_RIGHTEXP1,19,Pin_19*%
%TO.N,VCC_3V3_ALWAYS*%
X165035714Y-45720000D03*
%TO.P,J_RIGHTEXP1,20,Pin_20*%
%TO.N,GND*%
X162495714Y-45720000D03*
%TD*%
D14*
%TO.P,REF\u002A\u002A,1*%
%TO.N,N/C*%
X223455714Y-44450000D03*
%TD*%
D12*
%TO.P,J5,1,Pin_1*%
%TO.N,GND*%
X217920704Y-66040000D03*
D13*
%TO.P,J5,2,Pin_2*%
%TO.N,Y_OUT*%
X217920714Y-68580000D03*
%TO.P,J5,3,Pin_3*%
%TO.N,GND*%
X217920714Y-71120000D03*
%TD*%
D12*
%TO.P,J6,1,Pin_1*%
%TO.N,GND*%
X217920704Y-104140000D03*
D13*
%TO.P,J6,2,Pin_2*%
%TO.N,TRIG_IN*%
X217920714Y-106680000D03*
%TO.P,J6,3,Pin_3*%
%TO.N,GND*%
X217920714Y-109220000D03*
%TD*%
D14*
%TO.P,REF\u002A\u002A,1*%
%TO.N,N/C*%
X90170000Y-44450000D03*
%TD*%
D18*
%TO.P,REF\u002A\u002A,1*%
%TO.N,GL_GATE*%
X210755714Y-107315000D03*
%TD*%
D12*
%TO.P,PINS_Z_INPUT1,1,Pin_1*%
%TO.N,Net-(PINS_Z_INPUT1-Pad1)*%
X191705714Y-91440000D03*
D13*
%TO.P,PINS_Z_INPUT1,2,Pin_2*%
%TO.N,Net-(PINS_Z_INPUT1-Pad2)*%
X191705714Y-88900000D03*
%TD*%
D11*
%TO.P,U2,1,PIO01*%
%TO.N,MAX4619_C*%
X134555718Y-109219992D03*
%TO.P,U2,2,PIO02*%
%TO.N,MAX4619_B*%
X134555714Y-106680000D03*
%TO.P,U2,3,PIO03*%
%TO.N,MAX4619_A*%
X134555714Y-104140000D03*
%TO.P,U2,4,PIO04*%
%TO.N,FPGA_GPIO_12*%
X134555714Y-101600000D03*
%TO.P,U2,5,PIO05*%
%TO.N,FPGA_GPIO_11*%
X134555714Y-99060000D03*
%TO.P,U2,6,PIO06*%
%TO.N,FPGA_GPIO_10*%
X134555714Y-96520000D03*
%TO.P,U2,7,PIO07*%
%TO.N,FPGA_GPIO_9*%
X134555714Y-93980000D03*
%TO.P,U2,8,PIO08*%
%TO.N,FPGA_GPIO_8*%
X134555714Y-91440000D03*
%TO.P,U2,9,PIO09*%
%TO.N,FPGA_GPIO_7*%
X134555714Y-88900000D03*
%TO.P,U2,10,PIO10*%
%TO.N,FPGA_GPIO_6*%
X134555714Y-86360000D03*
%TO.P,U2,11,PIO11*%
%TO.N,FPGA_GPIO_5*%
X134555714Y-83820000D03*
%TO.P,U2,12,PIO12*%
%TO.N,FPGA_GPIO_4*%
X134555714Y-81280000D03*
%TO.P,U2,13,PIO13*%
%TO.N,FPGA_GPIO_3*%
X134555714Y-78740000D03*
%TO.P,U2,14,PIO14*%
%TO.N,FPGA_GPIO_2*%
X134555714Y-76200000D03*
%TO.P,U2,15,PIO15*%
%TO.N,FPGA_GPIO_1*%
X134555714Y-73660000D03*
%TO.P,U2,16,PIO16*%
%TO.N,unconnected-(U2-Pad16)*%
X134555714Y-71120000D03*
%TO.P,U2,17,PIO17*%
%TO.N,unconnected-(U2-Pad17)*%
X134555714Y-68580000D03*
%TO.P,U2,18,PIO18*%
%TO.N,unconnected-(U2-Pad18)*%
X134555714Y-66040000D03*
%TO.P,U2,19,PIO19*%
%TO.N,unconnected-(U2-Pad19)*%
X134555714Y-63500000D03*
%TO.P,U2,20,PIO20*%
%TO.N,unconnected-(U2-Pad20)*%
X134555714Y-60960000D03*
%TO.P,U2,21,PIO21*%
%TO.N,unconnected-(U2-Pad21)*%
X134555714Y-58420000D03*
%TO.P,U2,22,PIO22*%
%TO.N,unconnected-(U2-Pad22)*%
X134555714Y-55880000D03*
%TO.P,U2,23,PIO23*%
%TO.N,unconnected-(U2-Pad23)*%
X134555714Y-53340000D03*
%TO.P,U2,24,VU*%
%TO.N,Net-(FB1-Pad2)*%
X134555714Y-50800000D03*
%TO.P,U2,25,GND*%
%TO.N,GND*%
X119315714Y-50800000D03*
%TO.P,U2,26,PIO26*%
%TO.N,RPI_GP0*%
X119315714Y-53340000D03*
%TO.P,U2,27,PIO27*%
%TO.N,RPI_GP1*%
X119315714Y-55880000D03*
%TO.P,U2,28,PIO28*%
%TO.N,FPGA_3*%
X119315714Y-58420000D03*
%TO.P,U2,29,PIO29*%
%TO.N,FPGA_4*%
X119315714Y-60960000D03*
%TO.P,U2,30,PIO30*%
%TO.N,unconnected-(U2-Pad30)*%
X119315714Y-63500000D03*
%TO.P,U2,31,PIO31*%
%TO.N,unconnected-(U2-Pad31)*%
X119315714Y-66040000D03*
%TO.P,U2,32,PIO32*%
%TO.N,unconnected-(U2-Pad32)*%
X119315714Y-68580000D03*
%TO.P,U2,33,PIO33*%
%TO.N,unconnected-(U2-Pad33)*%
X119315714Y-71120000D03*
%TO.P,U2,34,PIO34*%
%TO.N,unconnected-(U2-Pad34)*%
X119315714Y-73660000D03*
%TO.P,U2,35,PIO35*%
%TO.N,unconnected-(U2-Pad35)*%
X119315714Y-76200000D03*
%TO.P,U2,36,PIO36*%
%TO.N,unconnected-(U2-Pad36)*%
X119315714Y-78740000D03*
%TO.P,U2,37,PIO37*%
%TO.N,unconnected-(U2-Pad37)*%
X119315714Y-81280000D03*
%TO.P,U2,38,PIO38*%
%TO.N,unconnected-(U2-Pad38)*%
X119315714Y-83820000D03*
%TO.P,U2,39,PIO39*%
%TO.N,unconnected-(U2-Pad39)*%
X119315714Y-86360000D03*
%TO.P,U2,40,PIO40*%
%TO.N,unconnected-(U2-Pad40)*%
X119315714Y-88900000D03*
%TO.P,U2,41,PIO41*%
%TO.N,unconnected-(U2-Pad41)*%
X119315714Y-91440000D03*
%TO.P,U2,42,PIO42*%
%TO.N,unconnected-(U2-Pad42)*%
X119315714Y-93980000D03*
%TO.P,U2,43,PIO43*%
%TO.N,unconnected-(U2-Pad43)*%
X119315714Y-96520000D03*
%TO.P,U2,44,PIO44*%
%TO.N,unconnected-(U2-Pad44)*%
X119315714Y-99060000D03*
%TO.P,U2,45,PIO45*%
%TO.N,unconnected-(U2-Pad45)*%
X119315714Y-101600000D03*
%TO.P,U2,46,PIO46*%
%TO.N,unconnected-(U2-Pad46)*%
X119315714Y-104140000D03*
%TO.P,U2,47,PIO47*%
%TO.N,unconnected-(U2-Pad47)*%
X119315714Y-106680000D03*
%TO.P,U2,48,PIO48*%
%TO.N,unconnected-(U2-Pad48)*%
X119315714Y-109220000D03*
%TD*%
%TO.P,U3,1,Y1*%
%TO.N,Net-(PINS_Y_INPUT1-Pad2)*%
X200605722Y-72379992D03*
%TO.P,U3,2,Y0*%
%TO.N,Net-(PINS_Y_INPUT1-Pad1)*%
X200605714Y-74920000D03*
%TO.P,U3,3,Z1*%
%TO.N,Net-(PINS_Z_INPUT1-Pad2)*%
X200605714Y-77460000D03*
%TO.P,U3,4,Z*%
%TO.N,Z_OUT*%
X200605714Y-80000000D03*
%TO.P,U3,5,Z0*%
%TO.N,Net-(PINS_Z_INPUT1-Pad1)*%
X200605714Y-82540000D03*
%TO.P,U3,6,ENABLE*%
%TO.N,MAX4619_EN*%
X200605714Y-85080000D03*
%TO.P,U3,7,NC*%
%TO.N,unconnected-(U3-Pad7)*%
X200605714Y-87620000D03*
%TO.P,U3,8,GND*%
%TO.N,GND*%
X200605714Y-90160000D03*
%TO.P,U3,9,C*%
%TO.N,MAX4619_C*%
X208225714Y-90160000D03*
%TO.P,U3,10,B*%
%TO.N,MAX4619_B*%
X208225714Y-87620000D03*
%TO.P,U3,11,A*%
%TO.N,MAX4619_A*%
X208225714Y-85080000D03*
%TO.P,U3,12,X0*%
%TO.N,Net-(PINS_X_INPUT1-Pad2)*%
X208225714Y-82540000D03*
%TO.P,U3,13,X1*%
%TO.N,Net-(PINS_X_INPUT1-Pad1)*%
X208225714Y-80000000D03*
%TO.P,U3,14,X*%
%TO.N,X_OUT*%
X208225714Y-77460000D03*
%TO.P,U3,15,Y*%
%TO.N,Y_OUT*%
X208225714Y-74920000D03*
%TO.P,U3,16,VCC*%
%TO.N,VCC_3V3_ALWAYS*%
X208225714Y-72380000D03*
%TD*%
D19*
%TO.P,J1,1*%
%TO.N,VCC*%
X97375724Y-108262492D03*
D20*
%TO.P,J1,2*%
%TO.N,GND*%
X89755724Y-108262492D03*
D21*
%TO.P,J1,3*%
%TO.N,N/C*%
X94375726Y-112962496D03*
%TD*%
D14*
%TO.P,REF\u002A\u002A,1*%
%TO.N,N/C*%
X90105713Y-118110000D03*
%TD*%
D12*
%TO.P,J3,1,Pin_1*%
%TO.N,GND*%
X217920704Y-91440000D03*
D13*
%TO.P,J3,2,Pin_2*%
%TO.N,HS2_OUT*%
X217920714Y-93980000D03*
%TO.P,J3,3,Pin_3*%
%TO.N,GND*%
X217920714Y-96520000D03*
%TD*%
D12*
%TO.P,PINS_Y_INPUT1,1,Pin_1*%
%TO.N,Net-(PINS_Y_INPUT1-Pad1)*%
X191705714Y-81280000D03*
D13*
%TO.P,PINS_Y_INPUT1,2,Pin_2*%
%TO.N,Net-(PINS_Y_INPUT1-Pad2)*%
X191705714Y-78740000D03*
%TD*%
D16*
%TO.P,SMA_Z1,2,Ext*%
%TO.N,GND*%
X222555714Y-84772500D03*
D15*
X225540714Y-77787500D03*
X225540714Y-84772500D03*
D17*
X223000714Y-77787500D03*
D16*
X222555714Y-77787500D03*
D17*
X223000714Y-84772500D03*
%TD*%
D15*
%TO.P,SMA_X1,2,Ext*%
%TO.N,GND*%
X225540714Y-59372500D03*
D17*
X223000714Y-59372500D03*
X223000714Y-52387500D03*
D16*
X222555714Y-59372500D03*
X222555714Y-52387500D03*
D15*
X225540714Y-52387500D03*
%TD*%
D12*
%TO.P,PINS_X_INPUT1,1,Pin_1*%
%TO.N,Net-(PINS_X_INPUT1-Pad1)*%
X191705714Y-68580000D03*
D13*
%TO.P,PINS_X_INPUT1,2,Pin_2*%
%TO.N,Net-(PINS_X_INPUT1-Pad2)*%
X191705714Y-71120000D03*
%TD*%
D22*
%TO.P,TP2,1,1*%
%TO.N,Net-(TP2-Pad1)*%
X101600000Y-66040000D03*
%TD*%
%TO.P,TP1,1,1*%
%TO.N,Net-(TP1-Pad1)*%
X101600000Y-59690000D03*
%TD*%
D23*
%TO.N,GND*%
X162495714Y-78740000D03*
X142175714Y-71120000D03*
X180275714Y-91440000D03*
X180275714Y-81280000D03*
X162495714Y-99060000D03*
X180275714Y-71120000D03*
X142175714Y-81280000D03*
X180275714Y-60960000D03*
X208215714Y-101600000D03*
X142175714Y-91440000D03*
X142175714Y-101600000D03*
X109155714Y-114300000D03*
X162495714Y-58420000D03*
X142175714Y-60960000D03*
X162495714Y-68580000D03*
X162495714Y-88900000D03*
%TO.N,VCC*%
X109155714Y-111760000D03*
%TO.N,VCC_3V3_ALWAYS*%
X208215714Y-58420000D03*
X210755714Y-68580000D03*
%TO.N,MAX4619_EN*%
X203135714Y-68580000D03*
%TO.N,RPI_GP7*%
X138430000Y-83820000D03*
%TO.N,VCC_SWITCHED*%
X165035714Y-109220000D03*
X142175714Y-86360000D03*
X142175714Y-96520000D03*
X142175714Y-66040000D03*
X142175714Y-76200000D03*
X195515714Y-63500000D03*
X142175714Y-55880000D03*
%TD*%
D24*
%TO.N,GND*%
X113030000Y-95250000D02*
X114300000Y-95250000D01*
X221603214Y-96520000D02*
X222555714Y-97472500D01*
X162495714Y-78740000D02*
X165035714Y-81280000D01*
X159955714Y-81280000D02*
X142175714Y-81280000D01*
X217920704Y-91440000D02*
X219095225Y-92614521D01*
X164311203Y-109944511D02*
X162495714Y-111760000D01*
X162495714Y-68580000D02*
X159955714Y-71120000D01*
X165035714Y-71120000D02*
X180275714Y-71120000D01*
X142900225Y-71844511D02*
X142175714Y-71120000D01*
X217920704Y-53340000D02*
X219095225Y-54514521D01*
X219095225Y-67214521D02*
X219095225Y-69945489D01*
X111760000Y-55880000D02*
X114235714Y-55880000D01*
X217920714Y-83820000D02*
X221603214Y-83820000D01*
X114300000Y-109155714D02*
X114300000Y-95250000D01*
X182815714Y-71120000D02*
X184085714Y-72390000D01*
X165335817Y-109944511D02*
X164311203Y-109944511D01*
X141451203Y-100875489D02*
X141451203Y-92164511D01*
X111760000Y-93980000D02*
X113030000Y-95250000D01*
X180275714Y-71120000D02*
X182815714Y-71120000D01*
X219095225Y-82645489D02*
X217920714Y-83820000D01*
X159955714Y-60960000D02*
X142175714Y-60960000D01*
X162495714Y-68580000D02*
X165035714Y-71120000D01*
X217920704Y-104140000D02*
X221603214Y-104140000D01*
X221603214Y-58420000D02*
X222555714Y-59372500D01*
X221603214Y-109220000D02*
X222555714Y-110172500D01*
X219095225Y-69945489D02*
X217920714Y-71120000D01*
X142900225Y-80555489D02*
X142900225Y-71844511D01*
X146231100Y-50800000D02*
X140905714Y-56125386D01*
X165035714Y-91440000D02*
X180275714Y-91440000D01*
X162495714Y-88900000D02*
X159955714Y-91440000D01*
X114300000Y-94424754D02*
X114300000Y-58420000D01*
X142175714Y-91440000D02*
X142900225Y-90715489D01*
X221603214Y-91440000D02*
X222555714Y-90487500D01*
X219095225Y-108045489D02*
X217920714Y-109220000D01*
X219095225Y-105314521D02*
X219095225Y-108045489D01*
X221603214Y-71120000D02*
X222555714Y-72072500D01*
X162495714Y-88900000D02*
X165035714Y-91440000D01*
X142175714Y-101600000D02*
X141451203Y-100875489D01*
X221603214Y-83820000D02*
X222555714Y-84772500D01*
X142900225Y-90715489D02*
X142900225Y-82004511D01*
X219095225Y-54514521D02*
X219095225Y-57245489D01*
X142175714Y-81280000D02*
X142900225Y-80555489D01*
X208215714Y-101144990D02*
X217920704Y-91440000D01*
X221603214Y-104140000D02*
X222555714Y-103187500D01*
X217920704Y-66040000D02*
X221603214Y-66040000D01*
X141451203Y-92164511D02*
X142175714Y-91440000D01*
X181450225Y-92614511D02*
X198151203Y-92614511D01*
X159955714Y-71120000D02*
X142175714Y-71120000D01*
X165760225Y-109520103D02*
X165335817Y-109944511D01*
X159955714Y-91440000D02*
X142175714Y-91440000D01*
X162495714Y-50800000D02*
X146231100Y-50800000D01*
X142175714Y-71120000D02*
X142900225Y-70395489D01*
X219095225Y-95345489D02*
X217920714Y-96520000D01*
X114300000Y-58420000D02*
X111760000Y-55880000D01*
X217920714Y-109220000D02*
X221603214Y-109220000D01*
X221603214Y-53340000D02*
X222555714Y-52387500D01*
X221603214Y-66040000D02*
X222555714Y-65087500D01*
X109155714Y-114300000D02*
X114300000Y-109155714D01*
X219095225Y-92614521D02*
X219095225Y-95345489D01*
X217920704Y-78740000D02*
X219095225Y-79914521D01*
X217920704Y-104140000D02*
X219095225Y-105314521D01*
X217920714Y-58420000D02*
X221603214Y-58420000D01*
X114235714Y-55880000D02*
X119315714Y-50800000D01*
X142900225Y-70395489D02*
X142900225Y-61684511D01*
X140905714Y-56125386D02*
X140905714Y-59690000D01*
X217920714Y-96520000D02*
X221603214Y-96520000D01*
X217920704Y-78740000D02*
X221603214Y-78740000D01*
X198151203Y-92614511D02*
X200605714Y-90160000D01*
X217920704Y-91440000D02*
X221603214Y-91440000D01*
X165760225Y-102324511D02*
X165760225Y-109520103D01*
X114300000Y-95250000D02*
X114300000Y-93980000D01*
X162495714Y-58420000D02*
X165035714Y-60960000D01*
X162495714Y-58420000D02*
X159955714Y-60960000D01*
X208215714Y-101600000D02*
X208215714Y-101144990D01*
X217920704Y-53340000D02*
X221603214Y-53340000D01*
X219095225Y-57245489D02*
X217920714Y-58420000D01*
X221603214Y-78740000D02*
X222555714Y-77787500D01*
X142900225Y-61684511D02*
X142175714Y-60960000D01*
X165035714Y-60960000D02*
X180275714Y-60960000D01*
X219095225Y-79914521D02*
X219095225Y-82645489D01*
X165035714Y-81280000D02*
X180275714Y-81280000D01*
X140905714Y-59690000D02*
X142175714Y-60960000D01*
X162495714Y-99060000D02*
X165760225Y-102324511D01*
X217920704Y-66040000D02*
X219095225Y-67214521D01*
X217920714Y-71120000D02*
X221603214Y-71120000D01*
X180275714Y-91440000D02*
X181450225Y-92614511D01*
X162495714Y-78740000D02*
X159955714Y-81280000D01*
X142900225Y-82004511D02*
X142175714Y-81280000D01*
%TO.N,VCC_3V3_ALWAYS*%
X208215714Y-66040000D02*
X210755714Y-68580000D01*
X208215714Y-58420000D02*
X208215714Y-66040000D01*
%TO.N,X_OUT*%
X208225714Y-77460000D02*
X216746203Y-68939511D01*
X216746203Y-68939511D02*
X216746203Y-57054511D01*
X216746203Y-57054511D02*
X217920714Y-55880000D01*
%TO.N,Net-(PINS_X_INPUT1-Pad1)*%
X206965714Y-78740000D02*
X208225714Y-80000000D01*
X199895403Y-78740000D02*
X206965714Y-78740000D01*
X199081194Y-75955480D02*
X199081194Y-77925791D01*
X191705714Y-68580000D02*
X199081194Y-75955480D01*
X199081194Y-77925791D02*
X199895403Y-78740000D01*
%TO.N,Net-(PINS_X_INPUT1-Pad2)*%
X198055714Y-81280000D02*
X191705714Y-74930000D01*
X206965714Y-81280000D02*
X198055714Y-81280000D01*
X208225714Y-82540000D02*
X206965714Y-81280000D01*
X191705714Y-74930000D02*
X191705714Y-71120000D01*
%TO.N,Net-(TP1-Pad1)*%
X110485000Y-71125000D02*
X101600000Y-62240000D01*
X101600000Y-62240000D02*
X101600000Y-59690000D01*
%TO.N,VCC_SWITCHED*%
X142175714Y-55880000D02*
X187895714Y-55880000D01*
X165035714Y-109220000D02*
X152335714Y-96520000D01*
X152335714Y-96520000D02*
X142175714Y-96520000D01*
X187895714Y-55880000D02*
X195515714Y-63500000D01*
%TO.N,Net-(TP2-Pad1)*%
X109225000Y-73665000D02*
X110485000Y-73665000D01*
X101600000Y-66040000D02*
X109225000Y-73665000D01*
%TD*%
M02*
