-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
-- Date        : Fri Jul 17 23:17:50 2020
-- Host        : ConnerServer running 64-bit Manjaro Linux
-- Command     : write_vhdl -force -mode funcsim
--               /NetDrive/Personal/Projects/Keytar/VivadoKeytar/VivadoKeytar.srcs/sources_1/bd/system/ip/system_Synth_0_0/system_Synth_0_0_sim_netlist.vhdl
-- Design      : system_Synth_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen : entity is "WaveGen";
end system_Synth_0_0_WaveGen;

architecture STRUCTURE of system_Synth_0_0_WaveGen is
  signal \Waveform[0]_i_2__8_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__8_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__8_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__8_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__8_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__8_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__8_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__8_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__8_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__8_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__8_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__8_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__8_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__8_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__8_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__8_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__8_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__8_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__8_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__8_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__8_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__8_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__8_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__8_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__8_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__8_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__8_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__8_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__8_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__8_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__8_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__8_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__8_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__8_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__8_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__8_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__8_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__8_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__8_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__8_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__8_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__8_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__8_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__8_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__8_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__8_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__8_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__8_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__8_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__8_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__8_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__8_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__8_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__8_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__8_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__8_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__8_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__8_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__8_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__8_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__8_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__8_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__8_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__8_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__8_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__8_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__8_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__8\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__8\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__8\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__8\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__8\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__8\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__8_n_0\
    );
\Waveform[0]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__8_n_0\
    );
\Waveform[0]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__8_n_0\
    );
\Waveform[0]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__8_n_0\
    );
\Waveform[12]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__8_n_0\
    );
\Waveform[12]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__8_n_0\
    );
\Waveform[12]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__8_n_0\
    );
\Waveform[12]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__8_n_0\
    );
\Waveform[16]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__8_n_0\
    );
\Waveform[16]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__8_n_0\
    );
\Waveform[16]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__8_n_0\
    );
\Waveform[16]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__8_n_0\
    );
\Waveform[20]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__8_n_0\
    );
\Waveform[20]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__8_n_0\
    );
\Waveform[20]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__8_n_0\
    );
\Waveform[20]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__8_n_0\
    );
\Waveform[22]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__8_n_0\
    );
\Waveform[4]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__8_n_0\
    );
\Waveform[4]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__8_n_0\
    );
\Waveform[4]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__8_n_0\
    );
\Waveform[8]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__8_n_0\
    );
\Waveform[8]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__8_n_0\
    );
\Waveform[8]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__8_n_0\
    );
\Waveform[8]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__8_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__8_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__8_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__8_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__8_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__8_n_4\,
      O(2) => \Waveform_reg[0]_i_1__8_n_5\,
      O(1) => \Waveform_reg[0]_i_1__8_n_6\,
      O(0) => \Waveform_reg[0]_i_1__8_n_7\,
      S(3) => \Waveform[0]_i_2__8_n_0\,
      S(2) => \Waveform[0]_i_3__8_n_0\,
      S(1) => \Waveform[0]_i_4__8_n_0\,
      S(0) => \Waveform[0]_i_5__8_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__8_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__8_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__8_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__8_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__8_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__8_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__8_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__8_n_4\,
      O(2) => \Waveform_reg[12]_i_1__8_n_5\,
      O(1) => \Waveform_reg[12]_i_1__8_n_6\,
      O(0) => \Waveform_reg[12]_i_1__8_n_7\,
      S(3) => \Waveform[12]_i_2__8_n_0\,
      S(2) => \Waveform[12]_i_3__8_n_0\,
      S(1) => \Waveform[12]_i_4__8_n_0\,
      S(0) => \Waveform[12]_i_5__8_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__8_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__8_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__8_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__8_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__8_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__8_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__8_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__8_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__8_n_4\,
      O(2) => \Waveform_reg[16]_i_1__8_n_5\,
      O(1) => \Waveform_reg[16]_i_1__8_n_6\,
      O(0) => \Waveform_reg[16]_i_1__8_n_7\,
      S(3) => \Waveform[16]_i_2__8_n_0\,
      S(2) => \Waveform[16]_i_3__8_n_0\,
      S(1) => \Waveform[16]_i_4__8_n_0\,
      S(0) => \Waveform[16]_i_5__8_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__8_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__8_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__8_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__8_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__8_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__8_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__8_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__8_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__8_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__8_n_4\,
      O(2) => \Waveform_reg[20]_i_1__8_n_5\,
      O(1) => \Waveform_reg[20]_i_1__8_n_6\,
      O(0) => \Waveform_reg[20]_i_1__8_n_7\,
      S(3) => \Waveform[20]_i_2__8_n_0\,
      S(2) => \Waveform[20]_i_3__8_n_0\,
      S(1) => \Waveform[20]_i_4__8_n_0\,
      S(0) => \Waveform[20]_i_5__8_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__8_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__8_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__8_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__8_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__8_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__8_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__8_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__8_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__8_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__8_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__8_n_4\,
      O(2) => \Waveform_reg[4]_i_1__8_n_5\,
      O(1) => \Waveform_reg[4]_i_1__8_n_6\,
      O(0) => \Waveform_reg[4]_i_1__8_n_7\,
      S(3) => \Waveform[4]_i_2__8_n_0\,
      S(2) => \Waveform[4]_i_3__8_n_0\,
      S(1) => \Waveform[4]_i_4__8_n_0\,
      S(0) => \Waveform[4]_i_5__8_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__8_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__8_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__8_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__8_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__8_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__8_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__8_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__8_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__8_n_4\,
      O(2) => \Waveform_reg[8]_i_1__8_n_5\,
      O(1) => \Waveform_reg[8]_i_1__8_n_6\,
      O(0) => \Waveform_reg[8]_i_1__8_n_7\,
      S(3) => \Waveform[8]_i_2__8_n_0\,
      S(2) => \Waveform[8]_i_3__8_n_0\,
      S(1) => \Waveform[8]_i_4__8_n_0\,
      S(0) => \Waveform[8]_i_5__8_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__8_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_0 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_0 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_0;

architecture STRUCTURE of system_Synth_0_0_WaveGen_0 is
  signal \Waveform[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__7_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__7_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__7_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__7_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__7_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__7_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__7_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__7_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__7_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__7_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__7_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__7_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__7_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__7_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__7_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__7_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__7_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__7_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__7_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__7_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__7_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__7_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__7_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__7_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__7_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__7_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__7_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__7_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__7_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__7_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__7_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__7_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__7_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__7_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__7_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__7_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__7_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__7_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__7_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__7_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__7_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__7_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__7_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__7_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__7_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__7_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__7_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__7_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__7_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__7_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__7_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__7_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__7_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__7_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__7_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__7_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__7_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__7_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__7\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__7_n_0\
    );
\Waveform[0]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__7_n_0\
    );
\Waveform[0]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__7_n_0\
    );
\Waveform[0]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__7_n_0\
    );
\Waveform[12]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__7_n_0\
    );
\Waveform[12]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__7_n_0\
    );
\Waveform[12]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__7_n_0\
    );
\Waveform[12]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__7_n_0\
    );
\Waveform[16]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__7_n_0\
    );
\Waveform[16]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__7_n_0\
    );
\Waveform[16]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__7_n_0\
    );
\Waveform[16]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__7_n_0\
    );
\Waveform[20]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__7_n_0\
    );
\Waveform[20]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__7_n_0\
    );
\Waveform[20]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__7_n_0\
    );
\Waveform[20]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__7_n_0\
    );
\Waveform[4]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__7_n_0\
    );
\Waveform[4]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__7_n_0\
    );
\Waveform[4]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__7_n_0\
    );
\Waveform[4]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__7_n_0\
    );
\Waveform[8]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__7_n_0\
    );
\Waveform[8]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__7_n_0\
    );
\Waveform[8]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__7_n_0\
    );
\Waveform[8]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__7_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__7_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__7_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__7_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__7_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__7_n_4\,
      O(2) => \Waveform_reg[0]_i_1__7_n_5\,
      O(1) => \Waveform_reg[0]_i_1__7_n_6\,
      O(0) => \Waveform_reg[0]_i_1__7_n_7\,
      S(3) => \Waveform[0]_i_2__7_n_0\,
      S(2) => \Waveform[0]_i_3__7_n_0\,
      S(1) => \Waveform[0]_i_4__7_n_0\,
      S(0) => \Waveform[0]_i_5__7_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__7_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__7_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__7_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__7_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__7_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__7_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__7_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__7_n_4\,
      O(2) => \Waveform_reg[12]_i_1__7_n_5\,
      O(1) => \Waveform_reg[12]_i_1__7_n_6\,
      O(0) => \Waveform_reg[12]_i_1__7_n_7\,
      S(3) => \Waveform[12]_i_2__7_n_0\,
      S(2) => \Waveform[12]_i_3__7_n_0\,
      S(1) => \Waveform[12]_i_4__7_n_0\,
      S(0) => \Waveform[12]_i_5__7_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__7_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__7_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__7_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__7_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__7_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__7_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__7_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__7_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__7_n_4\,
      O(2) => \Waveform_reg[16]_i_1__7_n_5\,
      O(1) => \Waveform_reg[16]_i_1__7_n_6\,
      O(0) => \Waveform_reg[16]_i_1__7_n_7\,
      S(3) => \Waveform[16]_i_2__7_n_0\,
      S(2) => \Waveform[16]_i_3__7_n_0\,
      S(1) => \Waveform[16]_i_4__7_n_0\,
      S(0) => \Waveform[16]_i_5__7_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__7_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__7_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__7_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__7_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__7_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__7_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__7_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__7_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__7_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__7_n_4\,
      O(2) => \Waveform_reg[20]_i_1__7_n_5\,
      O(1) => \Waveform_reg[20]_i_1__7_n_6\,
      O(0) => \Waveform_reg[20]_i_1__7_n_7\,
      S(3) => \Waveform[20]_i_2__7_n_0\,
      S(2) => \Waveform[20]_i_3__7_n_0\,
      S(1) => \Waveform[20]_i_4__7_n_0\,
      S(0) => \Waveform[20]_i_5__7_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__7_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__7_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__7_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__7_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__7_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__7_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__7_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__7_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__7_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__7_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__7_n_4\,
      O(2) => \Waveform_reg[4]_i_1__7_n_5\,
      O(1) => \Waveform_reg[4]_i_1__7_n_6\,
      O(0) => \Waveform_reg[4]_i_1__7_n_7\,
      S(3) => \Waveform[4]_i_2__7_n_0\,
      S(2) => \Waveform[4]_i_3__7_n_0\,
      S(1) => \Waveform[4]_i_4__7_n_0\,
      S(0) => \Waveform[4]_i_5__7_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__7_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__7_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__7_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__7_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__7_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__7_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__7_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__7_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__7_n_4\,
      O(2) => \Waveform_reg[8]_i_1__7_n_5\,
      O(1) => \Waveform_reg[8]_i_1__7_n_6\,
      O(0) => \Waveform_reg[8]_i_1__7_n_7\,
      S(3) => \Waveform[8]_i_2__7_n_0\,
      S(2) => \Waveform[8]_i_3__7_n_0\,
      S(1) => \Waveform[8]_i_4__7_n_0\,
      S(0) => \Waveform[8]_i_5__7_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__7_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_1 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_1 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_1;

architecture STRUCTURE of system_Synth_0_0_WaveGen_1 is
  signal \Waveform[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__6_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__6_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__6_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__6_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__6_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__6_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__6_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__6_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__6_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__6_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__6_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__6_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__6_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__6_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__6_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__6_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__6_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__6_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__6_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__6_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__6_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__6_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__6_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__6_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__6_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__6_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__6_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__6_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__6_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__6_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__6_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__6_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__6_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__6_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__6_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__6_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__6_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__6_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__6_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__6\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__6_n_0\
    );
\Waveform[0]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__6_n_0\
    );
\Waveform[0]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__6_n_0\
    );
\Waveform[0]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__6_n_0\
    );
\Waveform[12]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__6_n_0\
    );
\Waveform[12]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__6_n_0\
    );
\Waveform[12]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__6_n_0\
    );
\Waveform[12]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__6_n_0\
    );
\Waveform[16]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__6_n_0\
    );
\Waveform[16]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__6_n_0\
    );
\Waveform[16]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__6_n_0\
    );
\Waveform[16]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__6_n_0\
    );
\Waveform[20]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__6_n_0\
    );
\Waveform[20]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__6_n_0\
    );
\Waveform[20]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__6_n_0\
    );
\Waveform[20]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__6_n_0\
    );
\Waveform[22]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__6_n_0\
    );
\Waveform[4]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__6_n_0\
    );
\Waveform[4]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__6_n_0\
    );
\Waveform[4]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__6_n_0\
    );
\Waveform[8]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__6_n_0\
    );
\Waveform[8]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__6_n_0\
    );
\Waveform[8]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__6_n_0\
    );
\Waveform[8]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__6_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__6_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__6_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__6_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__6_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__6_n_4\,
      O(2) => \Waveform_reg[0]_i_1__6_n_5\,
      O(1) => \Waveform_reg[0]_i_1__6_n_6\,
      O(0) => \Waveform_reg[0]_i_1__6_n_7\,
      S(3) => \Waveform[0]_i_2__6_n_0\,
      S(2) => \Waveform[0]_i_3__6_n_0\,
      S(1) => \Waveform[0]_i_4__6_n_0\,
      S(0) => \Waveform[0]_i_5__6_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__6_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__6_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__6_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__6_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__6_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__6_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__6_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__6_n_4\,
      O(2) => \Waveform_reg[12]_i_1__6_n_5\,
      O(1) => \Waveform_reg[12]_i_1__6_n_6\,
      O(0) => \Waveform_reg[12]_i_1__6_n_7\,
      S(3) => \Waveform[12]_i_2__6_n_0\,
      S(2) => \Waveform[12]_i_3__6_n_0\,
      S(1) => \Waveform[12]_i_4__6_n_0\,
      S(0) => \Waveform[12]_i_5__6_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__6_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__6_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__6_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__6_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__6_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__6_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__6_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__6_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__6_n_4\,
      O(2) => \Waveform_reg[16]_i_1__6_n_5\,
      O(1) => \Waveform_reg[16]_i_1__6_n_6\,
      O(0) => \Waveform_reg[16]_i_1__6_n_7\,
      S(3) => \Waveform[16]_i_2__6_n_0\,
      S(2) => \Waveform[16]_i_3__6_n_0\,
      S(1) => \Waveform[16]_i_4__6_n_0\,
      S(0) => \Waveform[16]_i_5__6_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__6_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__6_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__6_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__6_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__6_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__6_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__6_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__6_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__6_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__6_n_4\,
      O(2) => \Waveform_reg[20]_i_1__6_n_5\,
      O(1) => \Waveform_reg[20]_i_1__6_n_6\,
      O(0) => \Waveform_reg[20]_i_1__6_n_7\,
      S(3) => \Waveform[20]_i_2__6_n_0\,
      S(2) => \Waveform[20]_i_3__6_n_0\,
      S(1) => \Waveform[20]_i_4__6_n_0\,
      S(0) => \Waveform[20]_i_5__6_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__6_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__6_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__6_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__6_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__6_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__6_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__6_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__6_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__6_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__6_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__6_n_4\,
      O(2) => \Waveform_reg[4]_i_1__6_n_5\,
      O(1) => \Waveform_reg[4]_i_1__6_n_6\,
      O(0) => \Waveform_reg[4]_i_1__6_n_7\,
      S(3) => \Waveform[4]_i_2__6_n_0\,
      S(2) => \Waveform[4]_i_3__6_n_0\,
      S(1) => \Waveform[4]_i_4__6_n_0\,
      S(0) => \Waveform[4]_i_5__6_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__6_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__6_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__6_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__6_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__6_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__6_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__6_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__6_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__6_n_4\,
      O(2) => \Waveform_reg[8]_i_1__6_n_5\,
      O(1) => \Waveform_reg[8]_i_1__6_n_6\,
      O(0) => \Waveform_reg[8]_i_1__6_n_7\,
      S(3) => \Waveform[8]_i_2__6_n_0\,
      S(2) => \Waveform[8]_i_3__6_n_0\,
      S(1) => \Waveform[8]_i_4__6_n_0\,
      S(0) => \Waveform[8]_i_5__6_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__6_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_10 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_10 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_10;

architecture STRUCTURE of system_Synth_0_0_WaveGen_10 is
  signal \Waveform[0]_i_2__56_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__56_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__56_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__56_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__56_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__56_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__56_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__56_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__56_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__56_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__56_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__56_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__56_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__56_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__56_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__56_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__56_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__56_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__56_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__56_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__56_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__56_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__56_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__56_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__56_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__56_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__56_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__56_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__56_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__56_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__56_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__56_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__56_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__56_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__56_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__56_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__56_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__56_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__56_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__56_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__56_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__56_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__56_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__56_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__56_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__56_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__56_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__56_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__56_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__56_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__56_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__56_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__56_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__56_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__56_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__56_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__56_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__56_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__56_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__56_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__56_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__56_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__56_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__56_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__56_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__56_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__56_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__56_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__56_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__56_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__56_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__56_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__56\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__56\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__56\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__56\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__56\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__56\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__56_n_0\
    );
\Waveform[0]_i_3__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__56_n_0\
    );
\Waveform[0]_i_4__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__56_n_0\
    );
\Waveform[0]_i_5__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__56_n_0\
    );
\Waveform[12]_i_2__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__56_n_0\
    );
\Waveform[12]_i_3__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__56_n_0\
    );
\Waveform[12]_i_4__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__56_n_0\
    );
\Waveform[12]_i_5__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__56_n_0\
    );
\Waveform[16]_i_2__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__56_n_0\
    );
\Waveform[16]_i_3__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__56_n_0\
    );
\Waveform[16]_i_4__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__56_n_0\
    );
\Waveform[16]_i_5__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__56_n_0\
    );
\Waveform[20]_i_2__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__56_n_0\
    );
\Waveform[20]_i_3__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__56_n_0\
    );
\Waveform[20]_i_4__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__56_n_0\
    );
\Waveform[20]_i_5__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__56_n_0\
    );
\Waveform[22]_INST_0_i_303\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__56_n_0\
    );
\Waveform[4]_i_3__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__56_n_0\
    );
\Waveform[4]_i_4__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__56_n_0\
    );
\Waveform[4]_i_5__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__56_n_0\
    );
\Waveform[8]_i_2__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__56_n_0\
    );
\Waveform[8]_i_3__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__56_n_0\
    );
\Waveform[8]_i_4__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__56_n_0\
    );
\Waveform[8]_i_5__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__56_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__56_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__56_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__56_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__56_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__56_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__56_n_4\,
      O(2) => \Waveform_reg[0]_i_1__56_n_5\,
      O(1) => \Waveform_reg[0]_i_1__56_n_6\,
      O(0) => \Waveform_reg[0]_i_1__56_n_7\,
      S(3) => \Waveform[0]_i_2__56_n_0\,
      S(2) => \Waveform[0]_i_3__56_n_0\,
      S(1) => \Waveform[0]_i_4__56_n_0\,
      S(0) => \Waveform[0]_i_5__56_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__56_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__56_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__56_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__56\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__56_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__56_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__56_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__56_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__56_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__56_n_4\,
      O(2) => \Waveform_reg[12]_i_1__56_n_5\,
      O(1) => \Waveform_reg[12]_i_1__56_n_6\,
      O(0) => \Waveform_reg[12]_i_1__56_n_7\,
      S(3) => \Waveform[12]_i_2__56_n_0\,
      S(2) => \Waveform[12]_i_3__56_n_0\,
      S(1) => \Waveform[12]_i_4__56_n_0\,
      S(0) => \Waveform[12]_i_5__56_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__56_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__56_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__56_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__56_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__56\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__56_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__56_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__56_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__56_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__56_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__56_n_4\,
      O(2) => \Waveform_reg[16]_i_1__56_n_5\,
      O(1) => \Waveform_reg[16]_i_1__56_n_6\,
      O(0) => \Waveform_reg[16]_i_1__56_n_7\,
      S(3) => \Waveform[16]_i_2__56_n_0\,
      S(2) => \Waveform[16]_i_3__56_n_0\,
      S(1) => \Waveform[16]_i_4__56_n_0\,
      S(0) => \Waveform[16]_i_5__56_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__56_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__56_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__56_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__56_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__56_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__56\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__56_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__56_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__56_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__56_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__56_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__56_n_4\,
      O(2) => \Waveform_reg[20]_i_1__56_n_5\,
      O(1) => \Waveform_reg[20]_i_1__56_n_6\,
      O(0) => \Waveform_reg[20]_i_1__56_n_7\,
      S(3) => \Waveform[20]_i_2__56_n_0\,
      S(2) => \Waveform[20]_i_3__56_n_0\,
      S(1) => \Waveform[20]_i_4__56_n_0\,
      S(0) => \Waveform[20]_i_5__56_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__56_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__56_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__56_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__56_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__56_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__56_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__56\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__56_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__56_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__56_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__56_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__56_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__56_n_4\,
      O(2) => \Waveform_reg[4]_i_1__56_n_5\,
      O(1) => \Waveform_reg[4]_i_1__56_n_6\,
      O(0) => \Waveform_reg[4]_i_1__56_n_7\,
      S(3) => \Waveform[4]_i_2__56_n_0\,
      S(2) => \Waveform[4]_i_3__56_n_0\,
      S(1) => \Waveform[4]_i_4__56_n_0\,
      S(0) => \Waveform[4]_i_5__56_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__56_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__56_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__56_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__56_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__56\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__56_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__56_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__56_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__56_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__56_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__56_n_4\,
      O(2) => \Waveform_reg[8]_i_1__56_n_5\,
      O(1) => \Waveform_reg[8]_i_1__56_n_6\,
      O(0) => \Waveform_reg[8]_i_1__56_n_7\,
      S(3) => \Waveform[8]_i_2__56_n_0\,
      S(2) => \Waveform[8]_i_3__56_n_0\,
      S(1) => \Waveform[8]_i_4__56_n_0\,
      S(0) => \Waveform[8]_i_5__56_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__56_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_11 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_11 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_11;

architecture STRUCTURE of system_Synth_0_0_WaveGen_11 is
  signal \Waveform[0]_i_2__55_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__55_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__55_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__55_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__55_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__55_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__55_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__55_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__55_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__55_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__55_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__55_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__55_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__55_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__55_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__55_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__55_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__55_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__55_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__55_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__55_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__55_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__55_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__55_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__55_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__55_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__55_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__55_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__55_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__55_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__55_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__55_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__55_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__55_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__55_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__55_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__55_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__55_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__55_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__55_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__55_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__55_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__55_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__55_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__55_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__55_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__55_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__55_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__55_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__55_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__55_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__55_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__55_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__55_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__55_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__55_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__55_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__55_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__55_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__55_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__55_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__55_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__55_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__55_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__55_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__55_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__55_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__55_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__55_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__55_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__55_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__55_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__55\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__55\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__55\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__55\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__55\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__55\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__55_n_0\
    );
\Waveform[0]_i_3__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__55_n_0\
    );
\Waveform[0]_i_4__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__55_n_0\
    );
\Waveform[0]_i_5__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__55_n_0\
    );
\Waveform[12]_i_2__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__55_n_0\
    );
\Waveform[12]_i_3__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__55_n_0\
    );
\Waveform[12]_i_4__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__55_n_0\
    );
\Waveform[12]_i_5__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__55_n_0\
    );
\Waveform[16]_i_2__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__55_n_0\
    );
\Waveform[16]_i_3__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__55_n_0\
    );
\Waveform[16]_i_4__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__55_n_0\
    );
\Waveform[16]_i_5__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__55_n_0\
    );
\Waveform[20]_i_2__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__55_n_0\
    );
\Waveform[20]_i_3__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__55_n_0\
    );
\Waveform[20]_i_4__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__55_n_0\
    );
\Waveform[20]_i_5__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__55_n_0\
    );
\Waveform[4]_i_2__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__55_n_0\
    );
\Waveform[4]_i_3__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__55_n_0\
    );
\Waveform[4]_i_4__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__55_n_0\
    );
\Waveform[4]_i_5__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__55_n_0\
    );
\Waveform[8]_i_2__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__55_n_0\
    );
\Waveform[8]_i_3__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__55_n_0\
    );
\Waveform[8]_i_4__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__55_n_0\
    );
\Waveform[8]_i_5__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__55_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__55_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__55\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__55_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__55_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__55_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__55_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__55_n_4\,
      O(2) => \Waveform_reg[0]_i_1__55_n_5\,
      O(1) => \Waveform_reg[0]_i_1__55_n_6\,
      O(0) => \Waveform_reg[0]_i_1__55_n_7\,
      S(3) => \Waveform[0]_i_2__55_n_0\,
      S(2) => \Waveform[0]_i_3__55_n_0\,
      S(1) => \Waveform[0]_i_4__55_n_0\,
      S(0) => \Waveform[0]_i_5__55_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__55_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__55_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__55_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__55\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__55_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__55_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__55_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__55_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__55_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__55_n_4\,
      O(2) => \Waveform_reg[12]_i_1__55_n_5\,
      O(1) => \Waveform_reg[12]_i_1__55_n_6\,
      O(0) => \Waveform_reg[12]_i_1__55_n_7\,
      S(3) => \Waveform[12]_i_2__55_n_0\,
      S(2) => \Waveform[12]_i_3__55_n_0\,
      S(1) => \Waveform[12]_i_4__55_n_0\,
      S(0) => \Waveform[12]_i_5__55_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__55_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__55_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__55_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__55_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__55\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__55_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__55_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__55_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__55_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__55_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__55_n_4\,
      O(2) => \Waveform_reg[16]_i_1__55_n_5\,
      O(1) => \Waveform_reg[16]_i_1__55_n_6\,
      O(0) => \Waveform_reg[16]_i_1__55_n_7\,
      S(3) => \Waveform[16]_i_2__55_n_0\,
      S(2) => \Waveform[16]_i_3__55_n_0\,
      S(1) => \Waveform[16]_i_4__55_n_0\,
      S(0) => \Waveform[16]_i_5__55_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__55_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__55_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__55_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__55_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__55_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__55\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__55_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__55_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__55_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__55_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__55_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__55_n_4\,
      O(2) => \Waveform_reg[20]_i_1__55_n_5\,
      O(1) => \Waveform_reg[20]_i_1__55_n_6\,
      O(0) => \Waveform_reg[20]_i_1__55_n_7\,
      S(3) => \Waveform[20]_i_2__55_n_0\,
      S(2) => \Waveform[20]_i_3__55_n_0\,
      S(1) => \Waveform[20]_i_4__55_n_0\,
      S(0) => \Waveform[20]_i_5__55_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__55_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__55_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__55_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__55_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__55_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__55_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__55\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__55_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__55_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__55_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__55_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__55_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__55_n_4\,
      O(2) => \Waveform_reg[4]_i_1__55_n_5\,
      O(1) => \Waveform_reg[4]_i_1__55_n_6\,
      O(0) => \Waveform_reg[4]_i_1__55_n_7\,
      S(3) => \Waveform[4]_i_2__55_n_0\,
      S(2) => \Waveform[4]_i_3__55_n_0\,
      S(1) => \Waveform[4]_i_4__55_n_0\,
      S(0) => \Waveform[4]_i_5__55_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__55_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__55_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__55_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__55_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__55\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__55_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__55_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__55_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__55_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__55_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__55_n_4\,
      O(2) => \Waveform_reg[8]_i_1__55_n_5\,
      O(1) => \Waveform_reg[8]_i_1__55_n_6\,
      O(0) => \Waveform_reg[8]_i_1__55_n_7\,
      S(3) => \Waveform[8]_i_2__55_n_0\,
      S(2) => \Waveform[8]_i_3__55_n_0\,
      S(1) => \Waveform[8]_i_4__55_n_0\,
      S(0) => \Waveform[8]_i_5__55_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__55_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_12 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_12 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_12;

architecture STRUCTURE of system_Synth_0_0_WaveGen_12 is
  signal \Waveform[0]_i_2__54_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__54_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__54_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__54_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__54_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__54_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__54_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__54_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__54_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__54_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__54_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__54_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__54_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__54_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__54_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__54_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__54_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__54_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__54_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__54_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__54_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__54_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__54_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__54_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__54_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__54_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__54_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__54_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__54_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__54_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__54_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__54_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__54_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__54_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__54_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__54_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__54_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__54_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__54_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__54_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__54_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__54_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__54_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__54_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__54_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__54_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__54_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__54_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__54_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__54_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__54_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__54_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__54_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__54_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__54_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__54_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__54_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__54_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__54_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__54_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__54_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__54_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__54_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__54_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__54_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__54_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__54_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__54_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__54_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__54_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__54_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__54_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__54\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__54\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__54\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__54\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__54\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__54\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__54_n_0\
    );
\Waveform[0]_i_3__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__54_n_0\
    );
\Waveform[0]_i_4__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__54_n_0\
    );
\Waveform[0]_i_5__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__54_n_0\
    );
\Waveform[12]_i_2__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__54_n_0\
    );
\Waveform[12]_i_3__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__54_n_0\
    );
\Waveform[12]_i_4__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__54_n_0\
    );
\Waveform[12]_i_5__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__54_n_0\
    );
\Waveform[16]_i_2__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__54_n_0\
    );
\Waveform[16]_i_3__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__54_n_0\
    );
\Waveform[16]_i_4__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__54_n_0\
    );
\Waveform[16]_i_5__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__54_n_0\
    );
\Waveform[20]_i_2__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__54_n_0\
    );
\Waveform[20]_i_3__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__54_n_0\
    );
\Waveform[20]_i_4__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__54_n_0\
    );
\Waveform[20]_i_5__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__54_n_0\
    );
\Waveform[22]_INST_0_i_285\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__54_n_0\
    );
\Waveform[4]_i_3__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__54_n_0\
    );
\Waveform[4]_i_4__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__54_n_0\
    );
\Waveform[4]_i_5__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__54_n_0\
    );
\Waveform[8]_i_2__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__54_n_0\
    );
\Waveform[8]_i_3__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__54_n_0\
    );
\Waveform[8]_i_4__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__54_n_0\
    );
\Waveform[8]_i_5__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__54_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__54_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__54\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__54_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__54_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__54_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__54_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__54_n_4\,
      O(2) => \Waveform_reg[0]_i_1__54_n_5\,
      O(1) => \Waveform_reg[0]_i_1__54_n_6\,
      O(0) => \Waveform_reg[0]_i_1__54_n_7\,
      S(3) => \Waveform[0]_i_2__54_n_0\,
      S(2) => \Waveform[0]_i_3__54_n_0\,
      S(1) => \Waveform[0]_i_4__54_n_0\,
      S(0) => \Waveform[0]_i_5__54_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__54_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__54_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__54_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__54\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__54_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__54_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__54_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__54_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__54_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__54_n_4\,
      O(2) => \Waveform_reg[12]_i_1__54_n_5\,
      O(1) => \Waveform_reg[12]_i_1__54_n_6\,
      O(0) => \Waveform_reg[12]_i_1__54_n_7\,
      S(3) => \Waveform[12]_i_2__54_n_0\,
      S(2) => \Waveform[12]_i_3__54_n_0\,
      S(1) => \Waveform[12]_i_4__54_n_0\,
      S(0) => \Waveform[12]_i_5__54_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__54_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__54_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__54_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__54_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__54\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__54_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__54_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__54_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__54_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__54_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__54_n_4\,
      O(2) => \Waveform_reg[16]_i_1__54_n_5\,
      O(1) => \Waveform_reg[16]_i_1__54_n_6\,
      O(0) => \Waveform_reg[16]_i_1__54_n_7\,
      S(3) => \Waveform[16]_i_2__54_n_0\,
      S(2) => \Waveform[16]_i_3__54_n_0\,
      S(1) => \Waveform[16]_i_4__54_n_0\,
      S(0) => \Waveform[16]_i_5__54_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__54_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__54_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__54_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__54_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__54_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__54\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__54_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__54_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__54_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__54_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__54_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__54_n_4\,
      O(2) => \Waveform_reg[20]_i_1__54_n_5\,
      O(1) => \Waveform_reg[20]_i_1__54_n_6\,
      O(0) => \Waveform_reg[20]_i_1__54_n_7\,
      S(3) => \Waveform[20]_i_2__54_n_0\,
      S(2) => \Waveform[20]_i_3__54_n_0\,
      S(1) => \Waveform[20]_i_4__54_n_0\,
      S(0) => \Waveform[20]_i_5__54_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__54_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__54_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__54_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__54_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__54_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__54_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__54\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__54_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__54_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__54_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__54_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__54_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__54_n_4\,
      O(2) => \Waveform_reg[4]_i_1__54_n_5\,
      O(1) => \Waveform_reg[4]_i_1__54_n_6\,
      O(0) => \Waveform_reg[4]_i_1__54_n_7\,
      S(3) => \Waveform[4]_i_2__54_n_0\,
      S(2) => \Waveform[4]_i_3__54_n_0\,
      S(1) => \Waveform[4]_i_4__54_n_0\,
      S(0) => \Waveform[4]_i_5__54_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__54_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__54_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__54_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__54_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__54\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__54_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__54_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__54_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__54_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__54_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__54_n_4\,
      O(2) => \Waveform_reg[8]_i_1__54_n_5\,
      O(1) => \Waveform_reg[8]_i_1__54_n_6\,
      O(0) => \Waveform_reg[8]_i_1__54_n_7\,
      S(3) => \Waveform[8]_i_2__54_n_0\,
      S(2) => \Waveform[8]_i_3__54_n_0\,
      S(1) => \Waveform[8]_i_4__54_n_0\,
      S(0) => \Waveform[8]_i_5__54_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__54_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_13 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_13 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_13;

architecture STRUCTURE of system_Synth_0_0_WaveGen_13 is
  signal \Waveform[0]_i_2__53_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__53_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__53_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__53_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__53_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__53_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__53_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__53_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__53_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__53_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__53_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__53_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__53_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__53_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__53_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__53_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__53_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__53_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__53_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__53_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__53_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__53_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__53_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__53_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__53_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__53_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__53_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__53_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__53_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__53_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__53_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__53_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__53_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__53_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__53_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__53_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__53_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__53_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__53_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__53_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__53_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__53_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__53_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__53_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__53_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__53_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__53_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__53_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__53_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__53_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__53_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__53_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__53_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__53_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__53_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__53_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__53_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__53_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__53_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__53_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__53_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__53_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__53_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__53_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__53_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__53_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__53_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__53_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__53_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__53_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__53_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__53_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__53\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__53\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__53\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__53\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__53\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__53\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__53_n_0\
    );
\Waveform[0]_i_3__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__53_n_0\
    );
\Waveform[0]_i_4__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__53_n_0\
    );
\Waveform[0]_i_5__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__53_n_0\
    );
\Waveform[12]_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__53_n_0\
    );
\Waveform[12]_i_3__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__53_n_0\
    );
\Waveform[12]_i_4__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__53_n_0\
    );
\Waveform[12]_i_5__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__53_n_0\
    );
\Waveform[16]_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__53_n_0\
    );
\Waveform[16]_i_3__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__53_n_0\
    );
\Waveform[16]_i_4__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__53_n_0\
    );
\Waveform[16]_i_5__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__53_n_0\
    );
\Waveform[20]_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__53_n_0\
    );
\Waveform[20]_i_3__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__53_n_0\
    );
\Waveform[20]_i_4__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__53_n_0\
    );
\Waveform[20]_i_5__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__53_n_0\
    );
\Waveform[22]_INST_0_i_295\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__53_n_0\
    );
\Waveform[4]_i_3__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__53_n_0\
    );
\Waveform[4]_i_4__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__53_n_0\
    );
\Waveform[4]_i_5__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__53_n_0\
    );
\Waveform[8]_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__53_n_0\
    );
\Waveform[8]_i_3__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__53_n_0\
    );
\Waveform[8]_i_4__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__53_n_0\
    );
\Waveform[8]_i_5__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__53_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__53_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__53\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__53_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__53_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__53_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__53_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__53_n_4\,
      O(2) => \Waveform_reg[0]_i_1__53_n_5\,
      O(1) => \Waveform_reg[0]_i_1__53_n_6\,
      O(0) => \Waveform_reg[0]_i_1__53_n_7\,
      S(3) => \Waveform[0]_i_2__53_n_0\,
      S(2) => \Waveform[0]_i_3__53_n_0\,
      S(1) => \Waveform[0]_i_4__53_n_0\,
      S(0) => \Waveform[0]_i_5__53_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__53_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__53_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__53_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__53\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__53_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__53_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__53_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__53_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__53_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__53_n_4\,
      O(2) => \Waveform_reg[12]_i_1__53_n_5\,
      O(1) => \Waveform_reg[12]_i_1__53_n_6\,
      O(0) => \Waveform_reg[12]_i_1__53_n_7\,
      S(3) => \Waveform[12]_i_2__53_n_0\,
      S(2) => \Waveform[12]_i_3__53_n_0\,
      S(1) => \Waveform[12]_i_4__53_n_0\,
      S(0) => \Waveform[12]_i_5__53_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__53_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__53_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__53_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__53_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__53\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__53_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__53_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__53_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__53_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__53_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__53_n_4\,
      O(2) => \Waveform_reg[16]_i_1__53_n_5\,
      O(1) => \Waveform_reg[16]_i_1__53_n_6\,
      O(0) => \Waveform_reg[16]_i_1__53_n_7\,
      S(3) => \Waveform[16]_i_2__53_n_0\,
      S(2) => \Waveform[16]_i_3__53_n_0\,
      S(1) => \Waveform[16]_i_4__53_n_0\,
      S(0) => \Waveform[16]_i_5__53_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__53_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__53_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__53_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__53_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__53_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__53\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__53_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__53_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__53_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__53_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__53_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__53_n_4\,
      O(2) => \Waveform_reg[20]_i_1__53_n_5\,
      O(1) => \Waveform_reg[20]_i_1__53_n_6\,
      O(0) => \Waveform_reg[20]_i_1__53_n_7\,
      S(3) => \Waveform[20]_i_2__53_n_0\,
      S(2) => \Waveform[20]_i_3__53_n_0\,
      S(1) => \Waveform[20]_i_4__53_n_0\,
      S(0) => \Waveform[20]_i_5__53_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__53_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__53_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__53_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__53_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__53_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__53_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__53\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__53_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__53_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__53_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__53_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__53_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__53_n_4\,
      O(2) => \Waveform_reg[4]_i_1__53_n_5\,
      O(1) => \Waveform_reg[4]_i_1__53_n_6\,
      O(0) => \Waveform_reg[4]_i_1__53_n_7\,
      S(3) => \Waveform[4]_i_2__53_n_0\,
      S(2) => \Waveform[4]_i_3__53_n_0\,
      S(1) => \Waveform[4]_i_4__53_n_0\,
      S(0) => \Waveform[4]_i_5__53_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__53_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__53_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__53_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__53_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__53\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__53_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__53_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__53_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__53_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__53_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__53_n_4\,
      O(2) => \Waveform_reg[8]_i_1__53_n_5\,
      O(1) => \Waveform_reg[8]_i_1__53_n_6\,
      O(0) => \Waveform_reg[8]_i_1__53_n_7\,
      S(3) => \Waveform[8]_i_2__53_n_0\,
      S(2) => \Waveform[8]_i_3__53_n_0\,
      S(1) => \Waveform[8]_i_4__53_n_0\,
      S(0) => \Waveform[8]_i_5__53_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__53_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_14 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_14 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_14;

architecture STRUCTURE of system_Synth_0_0_WaveGen_14 is
  signal \Waveform[0]_i_2__52_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__52_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__52_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__52_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__52_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__52_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__52_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__52_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__52_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__52_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__52_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__52_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__52_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__52_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__52_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__52_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__52_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__52_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__52_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__52_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__52_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__52_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__52_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__52_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__52_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__52_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__52_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__52_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__52_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__52_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__52_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__52_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__52_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__52_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__52_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__52_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__52_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__52_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__52_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__52_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__52_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__52_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__52_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__52_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__52_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__52_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__52_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__52_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__52_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__52_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__52_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__52_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__52_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__52_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__52_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__52_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__52_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__52_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__52_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__52_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__52_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__52_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__52_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__52_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__52_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__52_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__52_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__52_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__52_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__52_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__52_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__52_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__52\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__52\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__52\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__52\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__52\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__52\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__52_n_0\
    );
\Waveform[0]_i_3__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__52_n_0\
    );
\Waveform[0]_i_4__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__52_n_0\
    );
\Waveform[0]_i_5__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__52_n_0\
    );
\Waveform[12]_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__52_n_0\
    );
\Waveform[12]_i_3__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__52_n_0\
    );
\Waveform[12]_i_4__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__52_n_0\
    );
\Waveform[12]_i_5__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__52_n_0\
    );
\Waveform[16]_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__52_n_0\
    );
\Waveform[16]_i_3__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__52_n_0\
    );
\Waveform[16]_i_4__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__52_n_0\
    );
\Waveform[16]_i_5__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__52_n_0\
    );
\Waveform[20]_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__52_n_0\
    );
\Waveform[20]_i_3__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__52_n_0\
    );
\Waveform[20]_i_4__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__52_n_0\
    );
\Waveform[20]_i_5__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__52_n_0\
    );
\Waveform[4]_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__52_n_0\
    );
\Waveform[4]_i_3__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__52_n_0\
    );
\Waveform[4]_i_4__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__52_n_0\
    );
\Waveform[4]_i_5__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__52_n_0\
    );
\Waveform[8]_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__52_n_0\
    );
\Waveform[8]_i_3__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__52_n_0\
    );
\Waveform[8]_i_4__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__52_n_0\
    );
\Waveform[8]_i_5__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__52_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__52_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__52\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__52_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__52_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__52_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__52_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__52_n_4\,
      O(2) => \Waveform_reg[0]_i_1__52_n_5\,
      O(1) => \Waveform_reg[0]_i_1__52_n_6\,
      O(0) => \Waveform_reg[0]_i_1__52_n_7\,
      S(3) => \Waveform[0]_i_2__52_n_0\,
      S(2) => \Waveform[0]_i_3__52_n_0\,
      S(1) => \Waveform[0]_i_4__52_n_0\,
      S(0) => \Waveform[0]_i_5__52_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__52_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__52_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__52_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__52\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__52_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__52_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__52_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__52_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__52_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__52_n_4\,
      O(2) => \Waveform_reg[12]_i_1__52_n_5\,
      O(1) => \Waveform_reg[12]_i_1__52_n_6\,
      O(0) => \Waveform_reg[12]_i_1__52_n_7\,
      S(3) => \Waveform[12]_i_2__52_n_0\,
      S(2) => \Waveform[12]_i_3__52_n_0\,
      S(1) => \Waveform[12]_i_4__52_n_0\,
      S(0) => \Waveform[12]_i_5__52_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__52_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__52_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__52_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__52_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__52\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__52_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__52_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__52_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__52_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__52_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__52_n_4\,
      O(2) => \Waveform_reg[16]_i_1__52_n_5\,
      O(1) => \Waveform_reg[16]_i_1__52_n_6\,
      O(0) => \Waveform_reg[16]_i_1__52_n_7\,
      S(3) => \Waveform[16]_i_2__52_n_0\,
      S(2) => \Waveform[16]_i_3__52_n_0\,
      S(1) => \Waveform[16]_i_4__52_n_0\,
      S(0) => \Waveform[16]_i_5__52_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__52_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__52_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__52_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__52_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__52_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__52\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__52_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__52_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__52_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__52_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__52_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__52_n_4\,
      O(2) => \Waveform_reg[20]_i_1__52_n_5\,
      O(1) => \Waveform_reg[20]_i_1__52_n_6\,
      O(0) => \Waveform_reg[20]_i_1__52_n_7\,
      S(3) => \Waveform[20]_i_2__52_n_0\,
      S(2) => \Waveform[20]_i_3__52_n_0\,
      S(1) => \Waveform[20]_i_4__52_n_0\,
      S(0) => \Waveform[20]_i_5__52_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__52_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__52_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__52_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__52_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__52_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__52_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__52\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__52_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__52_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__52_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__52_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__52_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__52_n_4\,
      O(2) => \Waveform_reg[4]_i_1__52_n_5\,
      O(1) => \Waveform_reg[4]_i_1__52_n_6\,
      O(0) => \Waveform_reg[4]_i_1__52_n_7\,
      S(3) => \Waveform[4]_i_2__52_n_0\,
      S(2) => \Waveform[4]_i_3__52_n_0\,
      S(1) => \Waveform[4]_i_4__52_n_0\,
      S(0) => \Waveform[4]_i_5__52_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__52_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__52_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__52_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__52_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__52\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__52_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__52_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__52_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__52_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__52_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__52_n_4\,
      O(2) => \Waveform_reg[8]_i_1__52_n_5\,
      O(1) => \Waveform_reg[8]_i_1__52_n_6\,
      O(0) => \Waveform_reg[8]_i_1__52_n_7\,
      S(3) => \Waveform[8]_i_2__52_n_0\,
      S(2) => \Waveform[8]_i_3__52_n_0\,
      S(1) => \Waveform[8]_i_4__52_n_0\,
      S(0) => \Waveform[8]_i_5__52_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__52_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_15 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_15 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_15;

architecture STRUCTURE of system_Synth_0_0_WaveGen_15 is
  signal \Waveform[0]_i_2__51_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__51_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__51_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__51_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__51_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__51_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__51_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__51_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__51_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__51_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__51_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__51_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__51_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__51_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__51_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__51_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__51_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__51_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__51_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__51_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__51_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__51_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__51_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__51_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__51_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__51_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__51_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__51_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__51_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__51_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__51_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__51_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__51_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__51_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__51_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__51_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__51_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__51_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__51_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__51_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__51_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__51_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__51_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__51_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__51_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__51_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__51_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__51_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__51_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__51_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__51_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__51_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__51_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__51_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__51_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__51_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__51_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__51_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__51_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__51_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__51_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__51_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__51_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__51_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__51_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__51_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__51_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__51_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__51_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__51_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__51_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__51_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__51\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__51\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__51\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__51\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__51\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__51\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__51_n_0\
    );
\Waveform[0]_i_3__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__51_n_0\
    );
\Waveform[0]_i_4__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__51_n_0\
    );
\Waveform[0]_i_5__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__51_n_0\
    );
\Waveform[12]_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__51_n_0\
    );
\Waveform[12]_i_3__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__51_n_0\
    );
\Waveform[12]_i_4__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__51_n_0\
    );
\Waveform[12]_i_5__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__51_n_0\
    );
\Waveform[16]_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__51_n_0\
    );
\Waveform[16]_i_3__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__51_n_0\
    );
\Waveform[16]_i_4__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__51_n_0\
    );
\Waveform[16]_i_5__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__51_n_0\
    );
\Waveform[20]_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__51_n_0\
    );
\Waveform[20]_i_3__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__51_n_0\
    );
\Waveform[20]_i_4__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__51_n_0\
    );
\Waveform[20]_i_5__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__51_n_0\
    );
\Waveform[22]_INST_0_i_283\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__51_n_0\
    );
\Waveform[4]_i_3__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__51_n_0\
    );
\Waveform[4]_i_4__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__51_n_0\
    );
\Waveform[4]_i_5__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__51_n_0\
    );
\Waveform[8]_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__51_n_0\
    );
\Waveform[8]_i_3__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__51_n_0\
    );
\Waveform[8]_i_4__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__51_n_0\
    );
\Waveform[8]_i_5__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__51_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__51_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__51\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__51_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__51_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__51_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__51_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__51_n_4\,
      O(2) => \Waveform_reg[0]_i_1__51_n_5\,
      O(1) => \Waveform_reg[0]_i_1__51_n_6\,
      O(0) => \Waveform_reg[0]_i_1__51_n_7\,
      S(3) => \Waveform[0]_i_2__51_n_0\,
      S(2) => \Waveform[0]_i_3__51_n_0\,
      S(1) => \Waveform[0]_i_4__51_n_0\,
      S(0) => \Waveform[0]_i_5__51_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__51_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__51_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__51_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__51\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__51_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__51_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__51_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__51_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__51_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__51_n_4\,
      O(2) => \Waveform_reg[12]_i_1__51_n_5\,
      O(1) => \Waveform_reg[12]_i_1__51_n_6\,
      O(0) => \Waveform_reg[12]_i_1__51_n_7\,
      S(3) => \Waveform[12]_i_2__51_n_0\,
      S(2) => \Waveform[12]_i_3__51_n_0\,
      S(1) => \Waveform[12]_i_4__51_n_0\,
      S(0) => \Waveform[12]_i_5__51_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__51_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__51_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__51_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__51_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__51\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__51_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__51_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__51_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__51_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__51_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__51_n_4\,
      O(2) => \Waveform_reg[16]_i_1__51_n_5\,
      O(1) => \Waveform_reg[16]_i_1__51_n_6\,
      O(0) => \Waveform_reg[16]_i_1__51_n_7\,
      S(3) => \Waveform[16]_i_2__51_n_0\,
      S(2) => \Waveform[16]_i_3__51_n_0\,
      S(1) => \Waveform[16]_i_4__51_n_0\,
      S(0) => \Waveform[16]_i_5__51_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__51_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__51_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__51_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__51_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__51_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__51\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__51_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__51_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__51_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__51_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__51_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__51_n_4\,
      O(2) => \Waveform_reg[20]_i_1__51_n_5\,
      O(1) => \Waveform_reg[20]_i_1__51_n_6\,
      O(0) => \Waveform_reg[20]_i_1__51_n_7\,
      S(3) => \Waveform[20]_i_2__51_n_0\,
      S(2) => \Waveform[20]_i_3__51_n_0\,
      S(1) => \Waveform[20]_i_4__51_n_0\,
      S(0) => \Waveform[20]_i_5__51_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__51_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__51_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__51_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__51_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__51_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__51_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__51\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__51_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__51_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__51_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__51_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__51_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__51_n_4\,
      O(2) => \Waveform_reg[4]_i_1__51_n_5\,
      O(1) => \Waveform_reg[4]_i_1__51_n_6\,
      O(0) => \Waveform_reg[4]_i_1__51_n_7\,
      S(3) => \Waveform[4]_i_2__51_n_0\,
      S(2) => \Waveform[4]_i_3__51_n_0\,
      S(1) => \Waveform[4]_i_4__51_n_0\,
      S(0) => \Waveform[4]_i_5__51_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__51_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__51_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__51_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__51_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__51\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__51_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__51_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__51_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__51_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__51_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__51_n_4\,
      O(2) => \Waveform_reg[8]_i_1__51_n_5\,
      O(1) => \Waveform_reg[8]_i_1__51_n_6\,
      O(0) => \Waveform_reg[8]_i_1__51_n_7\,
      S(3) => \Waveform[8]_i_2__51_n_0\,
      S(2) => \Waveform[8]_i_3__51_n_0\,
      S(1) => \Waveform[8]_i_4__51_n_0\,
      S(0) => \Waveform[8]_i_5__51_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__51_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_16 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_16 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_16;

architecture STRUCTURE of system_Synth_0_0_WaveGen_16 is
  signal \Waveform[0]_i_2__50_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__50_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__50_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__50_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__50_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__50_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__50_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__50_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__50_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__50_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__50_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__50_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__50_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__50_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__50_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__50_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__50_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__50_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__50_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__50_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__50_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__50_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__50_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__50_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__50_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__50_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__50_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__50_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__50_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__50_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__50_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__50_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__50_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__50_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__50_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__50_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__50_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__50_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__50_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__50_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__50_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__50_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__50_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__50_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__50_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__50_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__50_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__50_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__50_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__50_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__50_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__50_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__50_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__50_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__50_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__50_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__50_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__50_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__50_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__50_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__50_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__50_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__50_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__50_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__50_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__50_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__50_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__50_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__50_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__50_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__50_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__50_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__50\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__50\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__50\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__50\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__50\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__50\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__50_n_0\
    );
\Waveform[0]_i_3__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__50_n_0\
    );
\Waveform[0]_i_4__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__50_n_0\
    );
\Waveform[0]_i_5__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__50_n_0\
    );
\Waveform[12]_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__50_n_0\
    );
\Waveform[12]_i_3__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__50_n_0\
    );
\Waveform[12]_i_4__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__50_n_0\
    );
\Waveform[12]_i_5__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__50_n_0\
    );
\Waveform[16]_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__50_n_0\
    );
\Waveform[16]_i_3__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__50_n_0\
    );
\Waveform[16]_i_4__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__50_n_0\
    );
\Waveform[16]_i_5__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__50_n_0\
    );
\Waveform[20]_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__50_n_0\
    );
\Waveform[20]_i_3__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__50_n_0\
    );
\Waveform[20]_i_4__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__50_n_0\
    );
\Waveform[20]_i_5__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__50_n_0\
    );
\Waveform[22]_INST_0_i_287\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__50_n_0\
    );
\Waveform[4]_i_3__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__50_n_0\
    );
\Waveform[4]_i_4__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__50_n_0\
    );
\Waveform[4]_i_5__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__50_n_0\
    );
\Waveform[8]_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__50_n_0\
    );
\Waveform[8]_i_3__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__50_n_0\
    );
\Waveform[8]_i_4__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__50_n_0\
    );
\Waveform[8]_i_5__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__50_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__50_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__50\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__50_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__50_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__50_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__50_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__50_n_4\,
      O(2) => \Waveform_reg[0]_i_1__50_n_5\,
      O(1) => \Waveform_reg[0]_i_1__50_n_6\,
      O(0) => \Waveform_reg[0]_i_1__50_n_7\,
      S(3) => \Waveform[0]_i_2__50_n_0\,
      S(2) => \Waveform[0]_i_3__50_n_0\,
      S(1) => \Waveform[0]_i_4__50_n_0\,
      S(0) => \Waveform[0]_i_5__50_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__50_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__50_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__50_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__50\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__50_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__50_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__50_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__50_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__50_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__50_n_4\,
      O(2) => \Waveform_reg[12]_i_1__50_n_5\,
      O(1) => \Waveform_reg[12]_i_1__50_n_6\,
      O(0) => \Waveform_reg[12]_i_1__50_n_7\,
      S(3) => \Waveform[12]_i_2__50_n_0\,
      S(2) => \Waveform[12]_i_3__50_n_0\,
      S(1) => \Waveform[12]_i_4__50_n_0\,
      S(0) => \Waveform[12]_i_5__50_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__50_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__50_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__50_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__50_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__50\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__50_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__50_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__50_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__50_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__50_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__50_n_4\,
      O(2) => \Waveform_reg[16]_i_1__50_n_5\,
      O(1) => \Waveform_reg[16]_i_1__50_n_6\,
      O(0) => \Waveform_reg[16]_i_1__50_n_7\,
      S(3) => \Waveform[16]_i_2__50_n_0\,
      S(2) => \Waveform[16]_i_3__50_n_0\,
      S(1) => \Waveform[16]_i_4__50_n_0\,
      S(0) => \Waveform[16]_i_5__50_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__50_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__50_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__50_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__50_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__50_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__50\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__50_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__50_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__50_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__50_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__50_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__50_n_4\,
      O(2) => \Waveform_reg[20]_i_1__50_n_5\,
      O(1) => \Waveform_reg[20]_i_1__50_n_6\,
      O(0) => \Waveform_reg[20]_i_1__50_n_7\,
      S(3) => \Waveform[20]_i_2__50_n_0\,
      S(2) => \Waveform[20]_i_3__50_n_0\,
      S(1) => \Waveform[20]_i_4__50_n_0\,
      S(0) => \Waveform[20]_i_5__50_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__50_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__50_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__50_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__50_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__50_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__50_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__50\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__50_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__50_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__50_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__50_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__50_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__50_n_4\,
      O(2) => \Waveform_reg[4]_i_1__50_n_5\,
      O(1) => \Waveform_reg[4]_i_1__50_n_6\,
      O(0) => \Waveform_reg[4]_i_1__50_n_7\,
      S(3) => \Waveform[4]_i_2__50_n_0\,
      S(2) => \Waveform[4]_i_3__50_n_0\,
      S(1) => \Waveform[4]_i_4__50_n_0\,
      S(0) => \Waveform[4]_i_5__50_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__50_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__50_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__50_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__50_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__50\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__50_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__50_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__50_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__50_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__50_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__50_n_4\,
      O(2) => \Waveform_reg[8]_i_1__50_n_5\,
      O(1) => \Waveform_reg[8]_i_1__50_n_6\,
      O(0) => \Waveform_reg[8]_i_1__50_n_7\,
      S(3) => \Waveform[8]_i_2__50_n_0\,
      S(2) => \Waveform[8]_i_3__50_n_0\,
      S(1) => \Waveform[8]_i_4__50_n_0\,
      S(0) => \Waveform[8]_i_5__50_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__50_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_17 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_17 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_17;

architecture STRUCTURE of system_Synth_0_0_WaveGen_17 is
  signal \Waveform[0]_i_2__49_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__49_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__49_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__49_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__49_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__49_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__49_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__49_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__49_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__49_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__49_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__49_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__49_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__49_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__49_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__49_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__49_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__49_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__49_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__49_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__49_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__49_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__49_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__49_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__49_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__49_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__49_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__49_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__49_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__49_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__49_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__49_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__49_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__49_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__49_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__49_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__49_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__49_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__49_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__49_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__49_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__49_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__49_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__49_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__49_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__49_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__49_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__49_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__49_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__49_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__49_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__49_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__49_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__49_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__49_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__49_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__49_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__49_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__49_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__49_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__49_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__49_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__49_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__49_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__49_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__49_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__49_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__49_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__49_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__49_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__49_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__49_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__49\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__49\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__49\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__49\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__49\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__49\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__49_n_0\
    );
\Waveform[0]_i_3__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__49_n_0\
    );
\Waveform[0]_i_4__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__49_n_0\
    );
\Waveform[0]_i_5__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__49_n_0\
    );
\Waveform[12]_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__49_n_0\
    );
\Waveform[12]_i_3__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__49_n_0\
    );
\Waveform[12]_i_4__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__49_n_0\
    );
\Waveform[12]_i_5__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__49_n_0\
    );
\Waveform[16]_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__49_n_0\
    );
\Waveform[16]_i_3__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__49_n_0\
    );
\Waveform[16]_i_4__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__49_n_0\
    );
\Waveform[16]_i_5__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__49_n_0\
    );
\Waveform[20]_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__49_n_0\
    );
\Waveform[20]_i_3__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__49_n_0\
    );
\Waveform[20]_i_4__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__49_n_0\
    );
\Waveform[20]_i_5__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__49_n_0\
    );
\Waveform[4]_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__49_n_0\
    );
\Waveform[4]_i_3__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__49_n_0\
    );
\Waveform[4]_i_4__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__49_n_0\
    );
\Waveform[4]_i_5__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__49_n_0\
    );
\Waveform[8]_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__49_n_0\
    );
\Waveform[8]_i_3__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__49_n_0\
    );
\Waveform[8]_i_4__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__49_n_0\
    );
\Waveform[8]_i_5__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__49_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__49_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__49_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__49_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__49_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__49_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__49_n_4\,
      O(2) => \Waveform_reg[0]_i_1__49_n_5\,
      O(1) => \Waveform_reg[0]_i_1__49_n_6\,
      O(0) => \Waveform_reg[0]_i_1__49_n_7\,
      S(3) => \Waveform[0]_i_2__49_n_0\,
      S(2) => \Waveform[0]_i_3__49_n_0\,
      S(1) => \Waveform[0]_i_4__49_n_0\,
      S(0) => \Waveform[0]_i_5__49_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__49_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__49_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__49_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__49\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__49_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__49_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__49_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__49_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__49_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__49_n_4\,
      O(2) => \Waveform_reg[12]_i_1__49_n_5\,
      O(1) => \Waveform_reg[12]_i_1__49_n_6\,
      O(0) => \Waveform_reg[12]_i_1__49_n_7\,
      S(3) => \Waveform[12]_i_2__49_n_0\,
      S(2) => \Waveform[12]_i_3__49_n_0\,
      S(1) => \Waveform[12]_i_4__49_n_0\,
      S(0) => \Waveform[12]_i_5__49_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__49_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__49_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__49_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__49_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__49\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__49_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__49_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__49_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__49_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__49_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__49_n_4\,
      O(2) => \Waveform_reg[16]_i_1__49_n_5\,
      O(1) => \Waveform_reg[16]_i_1__49_n_6\,
      O(0) => \Waveform_reg[16]_i_1__49_n_7\,
      S(3) => \Waveform[16]_i_2__49_n_0\,
      S(2) => \Waveform[16]_i_3__49_n_0\,
      S(1) => \Waveform[16]_i_4__49_n_0\,
      S(0) => \Waveform[16]_i_5__49_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__49_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__49_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__49_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__49_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__49_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__49\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__49_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__49_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__49_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__49_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__49_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__49_n_4\,
      O(2) => \Waveform_reg[20]_i_1__49_n_5\,
      O(1) => \Waveform_reg[20]_i_1__49_n_6\,
      O(0) => \Waveform_reg[20]_i_1__49_n_7\,
      S(3) => \Waveform[20]_i_2__49_n_0\,
      S(2) => \Waveform[20]_i_3__49_n_0\,
      S(1) => \Waveform[20]_i_4__49_n_0\,
      S(0) => \Waveform[20]_i_5__49_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__49_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__49_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__49_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__49_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__49_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__49_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__49\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__49_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__49_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__49_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__49_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__49_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__49_n_4\,
      O(2) => \Waveform_reg[4]_i_1__49_n_5\,
      O(1) => \Waveform_reg[4]_i_1__49_n_6\,
      O(0) => \Waveform_reg[4]_i_1__49_n_7\,
      S(3) => \Waveform[4]_i_2__49_n_0\,
      S(2) => \Waveform[4]_i_3__49_n_0\,
      S(1) => \Waveform[4]_i_4__49_n_0\,
      S(0) => \Waveform[4]_i_5__49_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__49_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__49_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__49_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__49_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__49\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__49_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__49_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__49_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__49_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__49_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__49_n_4\,
      O(2) => \Waveform_reg[8]_i_1__49_n_5\,
      O(1) => \Waveform_reg[8]_i_1__49_n_6\,
      O(0) => \Waveform_reg[8]_i_1__49_n_7\,
      S(3) => \Waveform[8]_i_2__49_n_0\,
      S(2) => \Waveform[8]_i_3__49_n_0\,
      S(1) => \Waveform[8]_i_4__49_n_0\,
      S(0) => \Waveform[8]_i_5__49_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__49_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_18 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_18 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_18;

architecture STRUCTURE of system_Synth_0_0_WaveGen_18 is
  signal \Waveform[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__3_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__3_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__3\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__3_n_0\
    );
\Waveform[0]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__3_n_0\
    );
\Waveform[0]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__3_n_0\
    );
\Waveform[0]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__3_n_0\
    );
\Waveform[12]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__3_n_0\
    );
\Waveform[12]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__3_n_0\
    );
\Waveform[12]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__3_n_0\
    );
\Waveform[12]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__3_n_0\
    );
\Waveform[16]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__3_n_0\
    );
\Waveform[16]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__3_n_0\
    );
\Waveform[16]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__3_n_0\
    );
\Waveform[16]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__3_n_0\
    );
\Waveform[20]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__3_n_0\
    );
\Waveform[20]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__3_n_0\
    );
\Waveform[20]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__3_n_0\
    );
\Waveform[20]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__3_n_0\
    );
\Waveform[22]_INST_0_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__3_n_0\
    );
\Waveform[4]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__3_n_0\
    );
\Waveform[4]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__3_n_0\
    );
\Waveform[4]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__3_n_0\
    );
\Waveform[8]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__3_n_0\
    );
\Waveform[8]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__3_n_0\
    );
\Waveform[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__3_n_0\
    );
\Waveform[8]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__3_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__3_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__3_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__3_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__3_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__3_n_4\,
      O(2) => \Waveform_reg[0]_i_1__3_n_5\,
      O(1) => \Waveform_reg[0]_i_1__3_n_6\,
      O(0) => \Waveform_reg[0]_i_1__3_n_7\,
      S(3) => \Waveform[0]_i_2__3_n_0\,
      S(2) => \Waveform[0]_i_3__3_n_0\,
      S(1) => \Waveform[0]_i_4__3_n_0\,
      S(0) => \Waveform[0]_i_5__3_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__3_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__3_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__3_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__3_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__3_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__3_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__3_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__3_n_4\,
      O(2) => \Waveform_reg[12]_i_1__3_n_5\,
      O(1) => \Waveform_reg[12]_i_1__3_n_6\,
      O(0) => \Waveform_reg[12]_i_1__3_n_7\,
      S(3) => \Waveform[12]_i_2__3_n_0\,
      S(2) => \Waveform[12]_i_3__3_n_0\,
      S(1) => \Waveform[12]_i_4__3_n_0\,
      S(0) => \Waveform[12]_i_5__3_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__3_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__3_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__3_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__3_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__3_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__3_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__3_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__3_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__3_n_4\,
      O(2) => \Waveform_reg[16]_i_1__3_n_5\,
      O(1) => \Waveform_reg[16]_i_1__3_n_6\,
      O(0) => \Waveform_reg[16]_i_1__3_n_7\,
      S(3) => \Waveform[16]_i_2__3_n_0\,
      S(2) => \Waveform[16]_i_3__3_n_0\,
      S(1) => \Waveform[16]_i_4__3_n_0\,
      S(0) => \Waveform[16]_i_5__3_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__3_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__3_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__3_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__3_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__3_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__3_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__3_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__3_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__3_n_4\,
      O(2) => \Waveform_reg[20]_i_1__3_n_5\,
      O(1) => \Waveform_reg[20]_i_1__3_n_6\,
      O(0) => \Waveform_reg[20]_i_1__3_n_7\,
      S(3) => \Waveform[20]_i_2__3_n_0\,
      S(2) => \Waveform[20]_i_3__3_n_0\,
      S(1) => \Waveform[20]_i_4__3_n_0\,
      S(0) => \Waveform[20]_i_5__3_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__3_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__3_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__3_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__3_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__3_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__3_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__3_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__3_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__3_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__3_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__3_n_4\,
      O(2) => \Waveform_reg[4]_i_1__3_n_5\,
      O(1) => \Waveform_reg[4]_i_1__3_n_6\,
      O(0) => \Waveform_reg[4]_i_1__3_n_7\,
      S(3) => \Waveform[4]_i_2__3_n_0\,
      S(2) => \Waveform[4]_i_3__3_n_0\,
      S(1) => \Waveform[4]_i_4__3_n_0\,
      S(0) => \Waveform[4]_i_5__3_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__3_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__3_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__3_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__3_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__3_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__3_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__3_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__3_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__3_n_4\,
      O(2) => \Waveform_reg[8]_i_1__3_n_5\,
      O(1) => \Waveform_reg[8]_i_1__3_n_6\,
      O(0) => \Waveform_reg[8]_i_1__3_n_7\,
      S(3) => \Waveform[8]_i_2__3_n_0\,
      S(2) => \Waveform[8]_i_3__3_n_0\,
      S(1) => \Waveform[8]_i_4__3_n_0\,
      S(0) => \Waveform[8]_i_5__3_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__3_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_19 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_19 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_19;

architecture STRUCTURE of system_Synth_0_0_WaveGen_19 is
  signal \Waveform[0]_i_2__48_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__48_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__48_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__48_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__48_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__48_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__48_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__48_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__48_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__48_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__48_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__48_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__48_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__48_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__48_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__48_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__48_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__48_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__48_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__48_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__48_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__48_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__48_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__48_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__48_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__48_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__48_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__48_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__48_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__48_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__48_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__48_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__48_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__48_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__48_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__48_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__48_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__48_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__48_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__48_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__48_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__48_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__48_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__48_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__48_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__48_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__48_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__48_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__48_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__48_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__48_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__48_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__48_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__48_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__48_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__48_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__48_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__48_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__48_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__48_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__48_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__48_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__48_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__48_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__48_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__48_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__48_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__48_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__48_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__48_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__48_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__48_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__48\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__48\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__48\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__48\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__48\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__48\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__48_n_0\
    );
\Waveform[0]_i_3__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__48_n_0\
    );
\Waveform[0]_i_4__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__48_n_0\
    );
\Waveform[0]_i_5__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__48_n_0\
    );
\Waveform[12]_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__48_n_0\
    );
\Waveform[12]_i_3__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__48_n_0\
    );
\Waveform[12]_i_4__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__48_n_0\
    );
\Waveform[12]_i_5__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__48_n_0\
    );
\Waveform[16]_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__48_n_0\
    );
\Waveform[16]_i_3__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__48_n_0\
    );
\Waveform[16]_i_4__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__48_n_0\
    );
\Waveform[16]_i_5__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__48_n_0\
    );
\Waveform[20]_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__48_n_0\
    );
\Waveform[20]_i_3__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__48_n_0\
    );
\Waveform[20]_i_4__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__48_n_0\
    );
\Waveform[20]_i_5__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__48_n_0\
    );
\Waveform[22]_INST_0_i_281\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__48_n_0\
    );
\Waveform[4]_i_3__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__48_n_0\
    );
\Waveform[4]_i_4__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__48_n_0\
    );
\Waveform[4]_i_5__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__48_n_0\
    );
\Waveform[8]_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__48_n_0\
    );
\Waveform[8]_i_3__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__48_n_0\
    );
\Waveform[8]_i_4__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__48_n_0\
    );
\Waveform[8]_i_5__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__48_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__48_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__48_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__48_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__48_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__48_n_4\,
      O(2) => \Waveform_reg[0]_i_1__48_n_5\,
      O(1) => \Waveform_reg[0]_i_1__48_n_6\,
      O(0) => \Waveform_reg[0]_i_1__48_n_7\,
      S(3) => \Waveform[0]_i_2__48_n_0\,
      S(2) => \Waveform[0]_i_3__48_n_0\,
      S(1) => \Waveform[0]_i_4__48_n_0\,
      S(0) => \Waveform[0]_i_5__48_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__48_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__48_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__48_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__48\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__48_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__48_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__48_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__48_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__48_n_4\,
      O(2) => \Waveform_reg[12]_i_1__48_n_5\,
      O(1) => \Waveform_reg[12]_i_1__48_n_6\,
      O(0) => \Waveform_reg[12]_i_1__48_n_7\,
      S(3) => \Waveform[12]_i_2__48_n_0\,
      S(2) => \Waveform[12]_i_3__48_n_0\,
      S(1) => \Waveform[12]_i_4__48_n_0\,
      S(0) => \Waveform[12]_i_5__48_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__48_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__48_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__48_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__48_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__48\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__48_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__48_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__48_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__48_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__48_n_4\,
      O(2) => \Waveform_reg[16]_i_1__48_n_5\,
      O(1) => \Waveform_reg[16]_i_1__48_n_6\,
      O(0) => \Waveform_reg[16]_i_1__48_n_7\,
      S(3) => \Waveform[16]_i_2__48_n_0\,
      S(2) => \Waveform[16]_i_3__48_n_0\,
      S(1) => \Waveform[16]_i_4__48_n_0\,
      S(0) => \Waveform[16]_i_5__48_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__48_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__48_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__48_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__48_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__48_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__48\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__48_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__48_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__48_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__48_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__48_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__48_n_4\,
      O(2) => \Waveform_reg[20]_i_1__48_n_5\,
      O(1) => \Waveform_reg[20]_i_1__48_n_6\,
      O(0) => \Waveform_reg[20]_i_1__48_n_7\,
      S(3) => \Waveform[20]_i_2__48_n_0\,
      S(2) => \Waveform[20]_i_3__48_n_0\,
      S(1) => \Waveform[20]_i_4__48_n_0\,
      S(0) => \Waveform[20]_i_5__48_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__48_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__48_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__48_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__48_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__48_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__48_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__48\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__48_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__48_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__48_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__48_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__48_n_4\,
      O(2) => \Waveform_reg[4]_i_1__48_n_5\,
      O(1) => \Waveform_reg[4]_i_1__48_n_6\,
      O(0) => \Waveform_reg[4]_i_1__48_n_7\,
      S(3) => \Waveform[4]_i_2__48_n_0\,
      S(2) => \Waveform[4]_i_3__48_n_0\,
      S(1) => \Waveform[4]_i_4__48_n_0\,
      S(0) => \Waveform[4]_i_5__48_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__48_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__48_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__48_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__48_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__48\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__48_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__48_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__48_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__48_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__48_n_4\,
      O(2) => \Waveform_reg[8]_i_1__48_n_5\,
      O(1) => \Waveform_reg[8]_i_1__48_n_6\,
      O(0) => \Waveform_reg[8]_i_1__48_n_7\,
      S(3) => \Waveform[8]_i_2__48_n_0\,
      S(2) => \Waveform[8]_i_3__48_n_0\,
      S(1) => \Waveform[8]_i_4__48_n_0\,
      S(0) => \Waveform[8]_i_5__48_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__48_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_2 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_2 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_2;

architecture STRUCTURE of system_Synth_0_0_WaveGen_2 is
  signal \Waveform[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__5_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__5_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__5_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__5_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__5_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__5_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__5_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__5_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__5_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__5_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__5_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__5_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__5_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__5_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__5_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__5_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__5_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__5_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__5_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__5_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__5_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__5_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__5_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__5_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__5_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__5_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__5_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__5\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__5_n_0\
    );
\Waveform[0]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__5_n_0\
    );
\Waveform[0]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__5_n_0\
    );
\Waveform[0]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__5_n_0\
    );
\Waveform[12]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__5_n_0\
    );
\Waveform[12]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__5_n_0\
    );
\Waveform[12]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__5_n_0\
    );
\Waveform[12]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__5_n_0\
    );
\Waveform[16]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__5_n_0\
    );
\Waveform[16]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__5_n_0\
    );
\Waveform[16]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__5_n_0\
    );
\Waveform[16]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__5_n_0\
    );
\Waveform[20]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__5_n_0\
    );
\Waveform[20]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__5_n_0\
    );
\Waveform[20]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__5_n_0\
    );
\Waveform[20]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__5_n_0\
    );
\Waveform[22]_INST_0_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__5_n_0\
    );
\Waveform[4]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__5_n_0\
    );
\Waveform[4]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__5_n_0\
    );
\Waveform[4]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__5_n_0\
    );
\Waveform[8]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__5_n_0\
    );
\Waveform[8]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__5_n_0\
    );
\Waveform[8]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__5_n_0\
    );
\Waveform[8]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__5_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__5_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__5_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__5_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__5_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__5_n_4\,
      O(2) => \Waveform_reg[0]_i_1__5_n_5\,
      O(1) => \Waveform_reg[0]_i_1__5_n_6\,
      O(0) => \Waveform_reg[0]_i_1__5_n_7\,
      S(3) => \Waveform[0]_i_2__5_n_0\,
      S(2) => \Waveform[0]_i_3__5_n_0\,
      S(1) => \Waveform[0]_i_4__5_n_0\,
      S(0) => \Waveform[0]_i_5__5_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__5_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__5_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__5_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__5_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__5_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__5_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__5_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__5_n_4\,
      O(2) => \Waveform_reg[12]_i_1__5_n_5\,
      O(1) => \Waveform_reg[12]_i_1__5_n_6\,
      O(0) => \Waveform_reg[12]_i_1__5_n_7\,
      S(3) => \Waveform[12]_i_2__5_n_0\,
      S(2) => \Waveform[12]_i_3__5_n_0\,
      S(1) => \Waveform[12]_i_4__5_n_0\,
      S(0) => \Waveform[12]_i_5__5_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__5_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__5_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__5_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__5_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__5_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__5_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__5_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__5_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__5_n_4\,
      O(2) => \Waveform_reg[16]_i_1__5_n_5\,
      O(1) => \Waveform_reg[16]_i_1__5_n_6\,
      O(0) => \Waveform_reg[16]_i_1__5_n_7\,
      S(3) => \Waveform[16]_i_2__5_n_0\,
      S(2) => \Waveform[16]_i_3__5_n_0\,
      S(1) => \Waveform[16]_i_4__5_n_0\,
      S(0) => \Waveform[16]_i_5__5_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__5_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__5_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__5_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__5_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__5_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__5_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__5_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__5_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__5_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__5_n_4\,
      O(2) => \Waveform_reg[20]_i_1__5_n_5\,
      O(1) => \Waveform_reg[20]_i_1__5_n_6\,
      O(0) => \Waveform_reg[20]_i_1__5_n_7\,
      S(3) => \Waveform[20]_i_2__5_n_0\,
      S(2) => \Waveform[20]_i_3__5_n_0\,
      S(1) => \Waveform[20]_i_4__5_n_0\,
      S(0) => \Waveform[20]_i_5__5_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__5_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__5_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__5_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__5_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__5_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__5_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__5_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__5_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__5_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__5_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__5_n_4\,
      O(2) => \Waveform_reg[4]_i_1__5_n_5\,
      O(1) => \Waveform_reg[4]_i_1__5_n_6\,
      O(0) => \Waveform_reg[4]_i_1__5_n_7\,
      S(3) => \Waveform[4]_i_2__5_n_0\,
      S(2) => \Waveform[4]_i_3__5_n_0\,
      S(1) => \Waveform[4]_i_4__5_n_0\,
      S(0) => \Waveform[4]_i_5__5_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__5_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__5_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__5_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__5_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__5_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__5_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__5_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__5_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__5_n_4\,
      O(2) => \Waveform_reg[8]_i_1__5_n_5\,
      O(1) => \Waveform_reg[8]_i_1__5_n_6\,
      O(0) => \Waveform_reg[8]_i_1__5_n_7\,
      S(3) => \Waveform[8]_i_2__5_n_0\,
      S(2) => \Waveform[8]_i_3__5_n_0\,
      S(1) => \Waveform[8]_i_4__5_n_0\,
      S(0) => \Waveform[8]_i_5__5_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__5_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_20 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_20 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_20;

architecture STRUCTURE of system_Synth_0_0_WaveGen_20 is
  signal \Waveform[0]_i_2__47_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__47_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__47_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__47_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__47_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__47_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__47_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__47_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__47_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__47_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__47_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__47_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__47_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__47_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__47_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__47_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__47_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__47_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__47_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__47_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__47_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__47_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__47_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__47_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__47_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__47_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__47_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__47_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__47_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__47_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__47_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__47_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__47_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__47_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__47_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__47_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__47_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__47_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__47_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__47_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__47_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__47_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__47_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__47_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__47_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__47_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__47_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__47_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__47_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__47_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__47_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__47_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__47_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__47_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__47_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__47_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__47_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__47_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__47_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__47_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__47_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__47_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__47_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__47_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__47_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__47_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__47_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__47_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__47_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__47_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__47_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__47_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__47\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__47\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__47\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__47\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__47\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__47\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__47_n_0\
    );
\Waveform[0]_i_3__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__47_n_0\
    );
\Waveform[0]_i_4__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__47_n_0\
    );
\Waveform[0]_i_5__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__47_n_0\
    );
\Waveform[12]_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__47_n_0\
    );
\Waveform[12]_i_3__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__47_n_0\
    );
\Waveform[12]_i_4__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__47_n_0\
    );
\Waveform[12]_i_5__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__47_n_0\
    );
\Waveform[16]_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__47_n_0\
    );
\Waveform[16]_i_3__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__47_n_0\
    );
\Waveform[16]_i_4__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__47_n_0\
    );
\Waveform[16]_i_5__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__47_n_0\
    );
\Waveform[20]_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__47_n_0\
    );
\Waveform[20]_i_3__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__47_n_0\
    );
\Waveform[20]_i_4__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__47_n_0\
    );
\Waveform[20]_i_5__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__47_n_0\
    );
\Waveform[22]_INST_0_i_453\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_457\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__47_n_0\
    );
\Waveform[4]_i_3__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__47_n_0\
    );
\Waveform[4]_i_4__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__47_n_0\
    );
\Waveform[4]_i_5__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__47_n_0\
    );
\Waveform[8]_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__47_n_0\
    );
\Waveform[8]_i_3__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__47_n_0\
    );
\Waveform[8]_i_4__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__47_n_0\
    );
\Waveform[8]_i_5__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__47_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__47_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__47_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__47_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__47_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__47_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__47_n_4\,
      O(2) => \Waveform_reg[0]_i_1__47_n_5\,
      O(1) => \Waveform_reg[0]_i_1__47_n_6\,
      O(0) => \Waveform_reg[0]_i_1__47_n_7\,
      S(3) => \Waveform[0]_i_2__47_n_0\,
      S(2) => \Waveform[0]_i_3__47_n_0\,
      S(1) => \Waveform[0]_i_4__47_n_0\,
      S(0) => \Waveform[0]_i_5__47_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__47_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__47_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__47_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__47\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__47_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__47_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__47_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__47_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__47_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__47_n_4\,
      O(2) => \Waveform_reg[12]_i_1__47_n_5\,
      O(1) => \Waveform_reg[12]_i_1__47_n_6\,
      O(0) => \Waveform_reg[12]_i_1__47_n_7\,
      S(3) => \Waveform[12]_i_2__47_n_0\,
      S(2) => \Waveform[12]_i_3__47_n_0\,
      S(1) => \Waveform[12]_i_4__47_n_0\,
      S(0) => \Waveform[12]_i_5__47_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__47_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__47_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__47_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__47_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__47\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__47_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__47_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__47_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__47_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__47_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__47_n_4\,
      O(2) => \Waveform_reg[16]_i_1__47_n_5\,
      O(1) => \Waveform_reg[16]_i_1__47_n_6\,
      O(0) => \Waveform_reg[16]_i_1__47_n_7\,
      S(3) => \Waveform[16]_i_2__47_n_0\,
      S(2) => \Waveform[16]_i_3__47_n_0\,
      S(1) => \Waveform[16]_i_4__47_n_0\,
      S(0) => \Waveform[16]_i_5__47_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__47_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__47_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__47_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__47_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__47_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__47\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__47_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__47_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__47_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__47_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__47_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__47_n_4\,
      O(2) => \Waveform_reg[20]_i_1__47_n_5\,
      O(1) => \Waveform_reg[20]_i_1__47_n_6\,
      O(0) => \Waveform_reg[20]_i_1__47_n_7\,
      S(3) => \Waveform[20]_i_2__47_n_0\,
      S(2) => \Waveform[20]_i_3__47_n_0\,
      S(1) => \Waveform[20]_i_4__47_n_0\,
      S(0) => \Waveform[20]_i_5__47_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__47_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__47_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__47_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__47_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__47_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__47_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__47\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__47_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__47_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__47_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__47_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__47_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__47_n_4\,
      O(2) => \Waveform_reg[4]_i_1__47_n_5\,
      O(1) => \Waveform_reg[4]_i_1__47_n_6\,
      O(0) => \Waveform_reg[4]_i_1__47_n_7\,
      S(3) => \Waveform[4]_i_2__47_n_0\,
      S(2) => \Waveform[4]_i_3__47_n_0\,
      S(1) => \Waveform[4]_i_4__47_n_0\,
      S(0) => \Waveform[4]_i_5__47_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__47_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__47_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__47_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__47_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__47\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__47_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__47_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__47_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__47_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__47_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__47_n_4\,
      O(2) => \Waveform_reg[8]_i_1__47_n_5\,
      O(1) => \Waveform_reg[8]_i_1__47_n_6\,
      O(0) => \Waveform_reg[8]_i_1__47_n_7\,
      S(3) => \Waveform[8]_i_2__47_n_0\,
      S(2) => \Waveform[8]_i_3__47_n_0\,
      S(1) => \Waveform[8]_i_4__47_n_0\,
      S(0) => \Waveform[8]_i_5__47_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__47_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_21 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_21 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_21;

architecture STRUCTURE of system_Synth_0_0_WaveGen_21 is
  signal \Waveform[0]_i_2__46_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__46_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__46_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__46_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__46_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__46_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__46_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__46_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__46_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__46_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__46_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__46_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__46_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__46_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__46_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__46_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__46_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__46_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__46_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__46_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__46_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__46_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__46_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__46_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__46_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__46_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__46_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__46_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__46_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__46_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__46_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__46_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__46_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__46_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__46_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__46_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__46_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__46_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__46_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__46_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__46_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__46_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__46_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__46_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__46_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__46_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__46_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__46_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__46_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__46_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__46_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__46_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__46_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__46_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__46_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__46_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__46_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__46_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__46_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__46_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__46_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__46_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__46_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__46_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__46_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__46_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__46_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__46_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__46_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__46_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__46_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__46_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__46\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__46\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__46\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__46\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__46\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__46\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__46_n_0\
    );
\Waveform[0]_i_3__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__46_n_0\
    );
\Waveform[0]_i_4__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__46_n_0\
    );
\Waveform[0]_i_5__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__46_n_0\
    );
\Waveform[12]_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__46_n_0\
    );
\Waveform[12]_i_3__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__46_n_0\
    );
\Waveform[12]_i_4__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__46_n_0\
    );
\Waveform[12]_i_5__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__46_n_0\
    );
\Waveform[16]_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__46_n_0\
    );
\Waveform[16]_i_3__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__46_n_0\
    );
\Waveform[16]_i_4__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__46_n_0\
    );
\Waveform[16]_i_5__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__46_n_0\
    );
\Waveform[20]_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__46_n_0\
    );
\Waveform[20]_i_3__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__46_n_0\
    );
\Waveform[20]_i_4__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__46_n_0\
    );
\Waveform[20]_i_5__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__46_n_0\
    );
\Waveform[4]_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__46_n_0\
    );
\Waveform[4]_i_3__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__46_n_0\
    );
\Waveform[4]_i_4__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__46_n_0\
    );
\Waveform[4]_i_5__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__46_n_0\
    );
\Waveform[8]_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__46_n_0\
    );
\Waveform[8]_i_3__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__46_n_0\
    );
\Waveform[8]_i_4__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__46_n_0\
    );
\Waveform[8]_i_5__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__46_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__46_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__46\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__46_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__46_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__46_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__46_n_4\,
      O(2) => \Waveform_reg[0]_i_1__46_n_5\,
      O(1) => \Waveform_reg[0]_i_1__46_n_6\,
      O(0) => \Waveform_reg[0]_i_1__46_n_7\,
      S(3) => \Waveform[0]_i_2__46_n_0\,
      S(2) => \Waveform[0]_i_3__46_n_0\,
      S(1) => \Waveform[0]_i_4__46_n_0\,
      S(0) => \Waveform[0]_i_5__46_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__46_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__46_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__46_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__46\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__46_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__46_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__46_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__46_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__46_n_4\,
      O(2) => \Waveform_reg[12]_i_1__46_n_5\,
      O(1) => \Waveform_reg[12]_i_1__46_n_6\,
      O(0) => \Waveform_reg[12]_i_1__46_n_7\,
      S(3) => \Waveform[12]_i_2__46_n_0\,
      S(2) => \Waveform[12]_i_3__46_n_0\,
      S(1) => \Waveform[12]_i_4__46_n_0\,
      S(0) => \Waveform[12]_i_5__46_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__46_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__46_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__46_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__46_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__46\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__46_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__46_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__46_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__46_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__46_n_4\,
      O(2) => \Waveform_reg[16]_i_1__46_n_5\,
      O(1) => \Waveform_reg[16]_i_1__46_n_6\,
      O(0) => \Waveform_reg[16]_i_1__46_n_7\,
      S(3) => \Waveform[16]_i_2__46_n_0\,
      S(2) => \Waveform[16]_i_3__46_n_0\,
      S(1) => \Waveform[16]_i_4__46_n_0\,
      S(0) => \Waveform[16]_i_5__46_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__46_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__46_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__46_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__46_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__46_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__46\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__46_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__46_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__46_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__46_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__46_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__46_n_4\,
      O(2) => \Waveform_reg[20]_i_1__46_n_5\,
      O(1) => \Waveform_reg[20]_i_1__46_n_6\,
      O(0) => \Waveform_reg[20]_i_1__46_n_7\,
      S(3) => \Waveform[20]_i_2__46_n_0\,
      S(2) => \Waveform[20]_i_3__46_n_0\,
      S(1) => \Waveform[20]_i_4__46_n_0\,
      S(0) => \Waveform[20]_i_5__46_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__46_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__46_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__46_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__46_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__46_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__46_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__46\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__46_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__46_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__46_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__46_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__46_n_4\,
      O(2) => \Waveform_reg[4]_i_1__46_n_5\,
      O(1) => \Waveform_reg[4]_i_1__46_n_6\,
      O(0) => \Waveform_reg[4]_i_1__46_n_7\,
      S(3) => \Waveform[4]_i_2__46_n_0\,
      S(2) => \Waveform[4]_i_3__46_n_0\,
      S(1) => \Waveform[4]_i_4__46_n_0\,
      S(0) => \Waveform[4]_i_5__46_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__46_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__46_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__46_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__46_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__46\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__46_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__46_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__46_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__46_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__46_n_4\,
      O(2) => \Waveform_reg[8]_i_1__46_n_5\,
      O(1) => \Waveform_reg[8]_i_1__46_n_6\,
      O(0) => \Waveform_reg[8]_i_1__46_n_7\,
      S(3) => \Waveform[8]_i_2__46_n_0\,
      S(2) => \Waveform[8]_i_3__46_n_0\,
      S(1) => \Waveform[8]_i_4__46_n_0\,
      S(0) => \Waveform[8]_i_5__46_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__46_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_22 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_22 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_22;

architecture STRUCTURE of system_Synth_0_0_WaveGen_22 is
  signal \Waveform[0]_i_2__45_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__45_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__45_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__45_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__45_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__45_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__45_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__45_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__45_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__45_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__45_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__45_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__45_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__45_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__45_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__45_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__45_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__45_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__45_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__45_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__45_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__45_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__45_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__45_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__45_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__45_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__45_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__45_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__45_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__45_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__45_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__45_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__45_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__45_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__45_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__45_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__45_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__45_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__45_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__45_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__45_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__45_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__45_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__45_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__45_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__45_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__45_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__45_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__45_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__45_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__45_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__45_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__45_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__45_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__45_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__45_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__45_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__45_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__45_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__45_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__45_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__45_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__45_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__45_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__45_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__45_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__45_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__45_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__45_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__45_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__45_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__45_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__45\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__45\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__45\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__45\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__45\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__45\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__45_n_0\
    );
\Waveform[0]_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__45_n_0\
    );
\Waveform[0]_i_4__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__45_n_0\
    );
\Waveform[0]_i_5__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__45_n_0\
    );
\Waveform[12]_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__45_n_0\
    );
\Waveform[12]_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__45_n_0\
    );
\Waveform[12]_i_4__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__45_n_0\
    );
\Waveform[12]_i_5__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__45_n_0\
    );
\Waveform[16]_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__45_n_0\
    );
\Waveform[16]_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__45_n_0\
    );
\Waveform[16]_i_4__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__45_n_0\
    );
\Waveform[16]_i_5__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__45_n_0\
    );
\Waveform[20]_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__45_n_0\
    );
\Waveform[20]_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__45_n_0\
    );
\Waveform[20]_i_4__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__45_n_0\
    );
\Waveform[20]_i_5__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__45_n_0\
    );
\Waveform[22]_INST_0_i_435\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__45_n_0\
    );
\Waveform[4]_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__45_n_0\
    );
\Waveform[4]_i_4__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__45_n_0\
    );
\Waveform[4]_i_5__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__45_n_0\
    );
\Waveform[8]_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__45_n_0\
    );
\Waveform[8]_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__45_n_0\
    );
\Waveform[8]_i_4__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__45_n_0\
    );
\Waveform[8]_i_5__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__45_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__45_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__45_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__45_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__45_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__45_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__45_n_4\,
      O(2) => \Waveform_reg[0]_i_1__45_n_5\,
      O(1) => \Waveform_reg[0]_i_1__45_n_6\,
      O(0) => \Waveform_reg[0]_i_1__45_n_7\,
      S(3) => \Waveform[0]_i_2__45_n_0\,
      S(2) => \Waveform[0]_i_3__45_n_0\,
      S(1) => \Waveform[0]_i_4__45_n_0\,
      S(0) => \Waveform[0]_i_5__45_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__45_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__45_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__45_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__45\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__45_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__45_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__45_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__45_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__45_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__45_n_4\,
      O(2) => \Waveform_reg[12]_i_1__45_n_5\,
      O(1) => \Waveform_reg[12]_i_1__45_n_6\,
      O(0) => \Waveform_reg[12]_i_1__45_n_7\,
      S(3) => \Waveform[12]_i_2__45_n_0\,
      S(2) => \Waveform[12]_i_3__45_n_0\,
      S(1) => \Waveform[12]_i_4__45_n_0\,
      S(0) => \Waveform[12]_i_5__45_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__45_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__45_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__45_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__45_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__45\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__45_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__45_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__45_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__45_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__45_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__45_n_4\,
      O(2) => \Waveform_reg[16]_i_1__45_n_5\,
      O(1) => \Waveform_reg[16]_i_1__45_n_6\,
      O(0) => \Waveform_reg[16]_i_1__45_n_7\,
      S(3) => \Waveform[16]_i_2__45_n_0\,
      S(2) => \Waveform[16]_i_3__45_n_0\,
      S(1) => \Waveform[16]_i_4__45_n_0\,
      S(0) => \Waveform[16]_i_5__45_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__45_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__45_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__45_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__45_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__45_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__45\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__45_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__45_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__45_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__45_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__45_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__45_n_4\,
      O(2) => \Waveform_reg[20]_i_1__45_n_5\,
      O(1) => \Waveform_reg[20]_i_1__45_n_6\,
      O(0) => \Waveform_reg[20]_i_1__45_n_7\,
      S(3) => \Waveform[20]_i_2__45_n_0\,
      S(2) => \Waveform[20]_i_3__45_n_0\,
      S(1) => \Waveform[20]_i_4__45_n_0\,
      S(0) => \Waveform[20]_i_5__45_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__45_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__45_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__45_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__45_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__45_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__45_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__45\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__45_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__45_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__45_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__45_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__45_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__45_n_4\,
      O(2) => \Waveform_reg[4]_i_1__45_n_5\,
      O(1) => \Waveform_reg[4]_i_1__45_n_6\,
      O(0) => \Waveform_reg[4]_i_1__45_n_7\,
      S(3) => \Waveform[4]_i_2__45_n_0\,
      S(2) => \Waveform[4]_i_3__45_n_0\,
      S(1) => \Waveform[4]_i_4__45_n_0\,
      S(0) => \Waveform[4]_i_5__45_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__45_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__45_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__45_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__45_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__45\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__45_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__45_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__45_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__45_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__45_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__45_n_4\,
      O(2) => \Waveform_reg[8]_i_1__45_n_5\,
      O(1) => \Waveform_reg[8]_i_1__45_n_6\,
      O(0) => \Waveform_reg[8]_i_1__45_n_7\,
      S(3) => \Waveform[8]_i_2__45_n_0\,
      S(2) => \Waveform[8]_i_3__45_n_0\,
      S(1) => \Waveform[8]_i_4__45_n_0\,
      S(0) => \Waveform[8]_i_5__45_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__45_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_23 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_23 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_23;

architecture STRUCTURE of system_Synth_0_0_WaveGen_23 is
  signal \Waveform[0]_i_2__44_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__44_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__44_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__44_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__44_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__44_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__44_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__44_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__44_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__44_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__44_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__44_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__44_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__44_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__44_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__44_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__44_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__44_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__44_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__44_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__44_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__44_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__44_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__44_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__44_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__44_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__44_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__44_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__44_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__44_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__44_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__44_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__44_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__44_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__44_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__44_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__44_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__44_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__44_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__44_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__44_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__44_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__44_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__44_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__44_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__44_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__44_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__44_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__44_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__44_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__44_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__44_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__44_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__44_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__44_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__44_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__44_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__44_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__44_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__44_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__44_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__44_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__44_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__44_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__44_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__44_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__44_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__44_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__44_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__44_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__44_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__44_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__44\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__44\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__44\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__44\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__44\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__44\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__44_n_0\
    );
\Waveform[0]_i_3__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__44_n_0\
    );
\Waveform[0]_i_4__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__44_n_0\
    );
\Waveform[0]_i_5__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__44_n_0\
    );
\Waveform[12]_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__44_n_0\
    );
\Waveform[12]_i_3__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__44_n_0\
    );
\Waveform[12]_i_4__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__44_n_0\
    );
\Waveform[12]_i_5__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__44_n_0\
    );
\Waveform[16]_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__44_n_0\
    );
\Waveform[16]_i_3__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__44_n_0\
    );
\Waveform[16]_i_4__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__44_n_0\
    );
\Waveform[16]_i_5__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__44_n_0\
    );
\Waveform[20]_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__44_n_0\
    );
\Waveform[20]_i_3__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__44_n_0\
    );
\Waveform[20]_i_4__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__44_n_0\
    );
\Waveform[20]_i_5__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__44_n_0\
    );
\Waveform[22]_INST_0_i_445\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__44_n_0\
    );
\Waveform[4]_i_3__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__44_n_0\
    );
\Waveform[4]_i_4__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__44_n_0\
    );
\Waveform[4]_i_5__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__44_n_0\
    );
\Waveform[8]_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__44_n_0\
    );
\Waveform[8]_i_3__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__44_n_0\
    );
\Waveform[8]_i_4__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__44_n_0\
    );
\Waveform[8]_i_5__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__44_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__44_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__44\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__44_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__44_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__44_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__44_n_4\,
      O(2) => \Waveform_reg[0]_i_1__44_n_5\,
      O(1) => \Waveform_reg[0]_i_1__44_n_6\,
      O(0) => \Waveform_reg[0]_i_1__44_n_7\,
      S(3) => \Waveform[0]_i_2__44_n_0\,
      S(2) => \Waveform[0]_i_3__44_n_0\,
      S(1) => \Waveform[0]_i_4__44_n_0\,
      S(0) => \Waveform[0]_i_5__44_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__44_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__44_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__44_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__44\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__44_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__44_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__44_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__44_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__44_n_4\,
      O(2) => \Waveform_reg[12]_i_1__44_n_5\,
      O(1) => \Waveform_reg[12]_i_1__44_n_6\,
      O(0) => \Waveform_reg[12]_i_1__44_n_7\,
      S(3) => \Waveform[12]_i_2__44_n_0\,
      S(2) => \Waveform[12]_i_3__44_n_0\,
      S(1) => \Waveform[12]_i_4__44_n_0\,
      S(0) => \Waveform[12]_i_5__44_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__44_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__44_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__44_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__44_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__44\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__44_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__44_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__44_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__44_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__44_n_4\,
      O(2) => \Waveform_reg[16]_i_1__44_n_5\,
      O(1) => \Waveform_reg[16]_i_1__44_n_6\,
      O(0) => \Waveform_reg[16]_i_1__44_n_7\,
      S(3) => \Waveform[16]_i_2__44_n_0\,
      S(2) => \Waveform[16]_i_3__44_n_0\,
      S(1) => \Waveform[16]_i_4__44_n_0\,
      S(0) => \Waveform[16]_i_5__44_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__44_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__44_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__44_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__44_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__44_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__44\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__44_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__44_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__44_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__44_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__44_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__44_n_4\,
      O(2) => \Waveform_reg[20]_i_1__44_n_5\,
      O(1) => \Waveform_reg[20]_i_1__44_n_6\,
      O(0) => \Waveform_reg[20]_i_1__44_n_7\,
      S(3) => \Waveform[20]_i_2__44_n_0\,
      S(2) => \Waveform[20]_i_3__44_n_0\,
      S(1) => \Waveform[20]_i_4__44_n_0\,
      S(0) => \Waveform[20]_i_5__44_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__44_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__44_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__44_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__44_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__44_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__44_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__44\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__44_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__44_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__44_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__44_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__44_n_4\,
      O(2) => \Waveform_reg[4]_i_1__44_n_5\,
      O(1) => \Waveform_reg[4]_i_1__44_n_6\,
      O(0) => \Waveform_reg[4]_i_1__44_n_7\,
      S(3) => \Waveform[4]_i_2__44_n_0\,
      S(2) => \Waveform[4]_i_3__44_n_0\,
      S(1) => \Waveform[4]_i_4__44_n_0\,
      S(0) => \Waveform[4]_i_5__44_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__44_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__44_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__44_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__44_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__44\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__44_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__44_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__44_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__44_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__44_n_4\,
      O(2) => \Waveform_reg[8]_i_1__44_n_5\,
      O(1) => \Waveform_reg[8]_i_1__44_n_6\,
      O(0) => \Waveform_reg[8]_i_1__44_n_7\,
      S(3) => \Waveform[8]_i_2__44_n_0\,
      S(2) => \Waveform[8]_i_3__44_n_0\,
      S(1) => \Waveform[8]_i_4__44_n_0\,
      S(0) => \Waveform[8]_i_5__44_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__44_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_24 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_24 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_24;

architecture STRUCTURE of system_Synth_0_0_WaveGen_24 is
  signal \Waveform[0]_i_2__43_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__43_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__43_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__43_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__43_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__43_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__43_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__43_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__43_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__43_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__43_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__43_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__43_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__43_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__43_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__43_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__43_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__43_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__43_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__43_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__43_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__43_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__43_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__43_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__43_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__43_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__43_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__43_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__43_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__43_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__43_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__43_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__43_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__43_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__43_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__43_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__43_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__43_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__43_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__43_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__43_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__43_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__43_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__43_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__43_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__43_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__43_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__43_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__43_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__43_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__43_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__43_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__43_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__43_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__43_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__43_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__43_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__43_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__43_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__43_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__43_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__43_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__43_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__43_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__43_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__43_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__43_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__43_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__43_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__43_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__43_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__43\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__43\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__43\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__43\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__43\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__43\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__43_n_0\
    );
\Waveform[0]_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__43_n_0\
    );
\Waveform[0]_i_4__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__43_n_0\
    );
\Waveform[0]_i_5__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__43_n_0\
    );
\Waveform[12]_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__43_n_0\
    );
\Waveform[12]_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__43_n_0\
    );
\Waveform[12]_i_4__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__43_n_0\
    );
\Waveform[12]_i_5__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__43_n_0\
    );
\Waveform[16]_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__43_n_0\
    );
\Waveform[16]_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__43_n_0\
    );
\Waveform[16]_i_4__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__43_n_0\
    );
\Waveform[16]_i_5__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__43_n_0\
    );
\Waveform[20]_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__43_n_0\
    );
\Waveform[20]_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__43_n_0\
    );
\Waveform[20]_i_4__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__43_n_0\
    );
\Waveform[20]_i_5__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__43_n_0\
    );
\Waveform[4]_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__43_n_0\
    );
\Waveform[4]_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__43_n_0\
    );
\Waveform[4]_i_4__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__43_n_0\
    );
\Waveform[4]_i_5__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__43_n_0\
    );
\Waveform[8]_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__43_n_0\
    );
\Waveform[8]_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__43_n_0\
    );
\Waveform[8]_i_4__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__43_n_0\
    );
\Waveform[8]_i_5__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__43_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__43_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__43_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__43_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__43_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__43_n_4\,
      O(2) => \Waveform_reg[0]_i_1__43_n_5\,
      O(1) => \Waveform_reg[0]_i_1__43_n_6\,
      O(0) => \Waveform_reg[0]_i_1__43_n_7\,
      S(3) => \Waveform[0]_i_2__43_n_0\,
      S(2) => \Waveform[0]_i_3__43_n_0\,
      S(1) => \Waveform[0]_i_4__43_n_0\,
      S(0) => \Waveform[0]_i_5__43_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__43_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__43_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__43_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__43\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__43_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__43_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__43_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__43_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__43_n_4\,
      O(2) => \Waveform_reg[12]_i_1__43_n_5\,
      O(1) => \Waveform_reg[12]_i_1__43_n_6\,
      O(0) => \Waveform_reg[12]_i_1__43_n_7\,
      S(3) => \Waveform[12]_i_2__43_n_0\,
      S(2) => \Waveform[12]_i_3__43_n_0\,
      S(1) => \Waveform[12]_i_4__43_n_0\,
      S(0) => \Waveform[12]_i_5__43_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__43_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__43_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__43_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__43_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__43\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__43_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__43_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__43_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__43_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__43_n_4\,
      O(2) => \Waveform_reg[16]_i_1__43_n_5\,
      O(1) => \Waveform_reg[16]_i_1__43_n_6\,
      O(0) => \Waveform_reg[16]_i_1__43_n_7\,
      S(3) => \Waveform[16]_i_2__43_n_0\,
      S(2) => \Waveform[16]_i_3__43_n_0\,
      S(1) => \Waveform[16]_i_4__43_n_0\,
      S(0) => \Waveform[16]_i_5__43_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__43_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__43_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__43_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__43_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__43_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__43\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__43_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__43_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__43_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__43_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__43_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__43_n_4\,
      O(2) => \Waveform_reg[20]_i_1__43_n_5\,
      O(1) => \Waveform_reg[20]_i_1__43_n_6\,
      O(0) => \Waveform_reg[20]_i_1__43_n_7\,
      S(3) => \Waveform[20]_i_2__43_n_0\,
      S(2) => \Waveform[20]_i_3__43_n_0\,
      S(1) => \Waveform[20]_i_4__43_n_0\,
      S(0) => \Waveform[20]_i_5__43_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__43_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__43_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__43_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__43_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__43_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__43_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__43\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__43_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__43_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__43_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__43_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__43_n_4\,
      O(2) => \Waveform_reg[4]_i_1__43_n_5\,
      O(1) => \Waveform_reg[4]_i_1__43_n_6\,
      O(0) => \Waveform_reg[4]_i_1__43_n_7\,
      S(3) => \Waveform[4]_i_2__43_n_0\,
      S(2) => \Waveform[4]_i_3__43_n_0\,
      S(1) => \Waveform[4]_i_4__43_n_0\,
      S(0) => \Waveform[4]_i_5__43_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__43_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__43_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__43_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__43_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__43\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__43_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__43_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__43_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__43_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__43_n_4\,
      O(2) => \Waveform_reg[8]_i_1__43_n_5\,
      O(1) => \Waveform_reg[8]_i_1__43_n_6\,
      O(0) => \Waveform_reg[8]_i_1__43_n_7\,
      S(3) => \Waveform[8]_i_2__43_n_0\,
      S(2) => \Waveform[8]_i_3__43_n_0\,
      S(1) => \Waveform[8]_i_4__43_n_0\,
      S(0) => \Waveform[8]_i_5__43_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__43_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_25 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_25 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_25;

architecture STRUCTURE of system_Synth_0_0_WaveGen_25 is
  signal \Waveform[0]_i_2__42_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__42_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__42_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__42_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__42_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__42_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__42_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__42_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__42_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__42_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__42_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__42_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__42_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__42_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__42_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__42_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__42_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__42_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__42_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__42_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__42_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__42_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__42_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__42_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__42_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__42_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__42_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__42_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__42_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__42_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__42_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__42_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__42_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__42_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__42_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__42_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__42_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__42_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__42_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__42_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__42_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__42_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__42_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__42_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__42_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__42_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__42_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__42_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__42_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__42_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__42_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__42_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__42_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__42_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__42_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__42_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__42_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__42_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__42_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__42_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__42_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__42_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__42_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__42_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__42_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__42_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__42_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__42_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__42_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__42_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__42_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__42_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__42\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__42\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__42\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__42\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__42\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__42\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__42_n_0\
    );
\Waveform[0]_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__42_n_0\
    );
\Waveform[0]_i_4__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__42_n_0\
    );
\Waveform[0]_i_5__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__42_n_0\
    );
\Waveform[12]_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__42_n_0\
    );
\Waveform[12]_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__42_n_0\
    );
\Waveform[12]_i_4__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__42_n_0\
    );
\Waveform[12]_i_5__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__42_n_0\
    );
\Waveform[16]_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__42_n_0\
    );
\Waveform[16]_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__42_n_0\
    );
\Waveform[16]_i_4__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__42_n_0\
    );
\Waveform[16]_i_5__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__42_n_0\
    );
\Waveform[20]_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__42_n_0\
    );
\Waveform[20]_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__42_n_0\
    );
\Waveform[20]_i_4__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__42_n_0\
    );
\Waveform[20]_i_5__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__42_n_0\
    );
\Waveform[22]_INST_0_i_433\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__42_n_0\
    );
\Waveform[4]_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__42_n_0\
    );
\Waveform[4]_i_4__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__42_n_0\
    );
\Waveform[4]_i_5__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__42_n_0\
    );
\Waveform[8]_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__42_n_0\
    );
\Waveform[8]_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__42_n_0\
    );
\Waveform[8]_i_4__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__42_n_0\
    );
\Waveform[8]_i_5__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__42_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__42_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__42\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__42_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__42_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__42_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__42_n_4\,
      O(2) => \Waveform_reg[0]_i_1__42_n_5\,
      O(1) => \Waveform_reg[0]_i_1__42_n_6\,
      O(0) => \Waveform_reg[0]_i_1__42_n_7\,
      S(3) => \Waveform[0]_i_2__42_n_0\,
      S(2) => \Waveform[0]_i_3__42_n_0\,
      S(1) => \Waveform[0]_i_4__42_n_0\,
      S(0) => \Waveform[0]_i_5__42_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__42_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__42_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__42_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__42\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__42_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__42_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__42_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__42_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__42_n_4\,
      O(2) => \Waveform_reg[12]_i_1__42_n_5\,
      O(1) => \Waveform_reg[12]_i_1__42_n_6\,
      O(0) => \Waveform_reg[12]_i_1__42_n_7\,
      S(3) => \Waveform[12]_i_2__42_n_0\,
      S(2) => \Waveform[12]_i_3__42_n_0\,
      S(1) => \Waveform[12]_i_4__42_n_0\,
      S(0) => \Waveform[12]_i_5__42_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__42_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__42_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__42_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__42_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__42\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__42_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__42_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__42_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__42_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__42_n_4\,
      O(2) => \Waveform_reg[16]_i_1__42_n_5\,
      O(1) => \Waveform_reg[16]_i_1__42_n_6\,
      O(0) => \Waveform_reg[16]_i_1__42_n_7\,
      S(3) => \Waveform[16]_i_2__42_n_0\,
      S(2) => \Waveform[16]_i_3__42_n_0\,
      S(1) => \Waveform[16]_i_4__42_n_0\,
      S(0) => \Waveform[16]_i_5__42_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__42_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__42_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__42_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__42_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__42_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__42\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__42_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__42_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__42_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__42_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__42_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__42_n_4\,
      O(2) => \Waveform_reg[20]_i_1__42_n_5\,
      O(1) => \Waveform_reg[20]_i_1__42_n_6\,
      O(0) => \Waveform_reg[20]_i_1__42_n_7\,
      S(3) => \Waveform[20]_i_2__42_n_0\,
      S(2) => \Waveform[20]_i_3__42_n_0\,
      S(1) => \Waveform[20]_i_4__42_n_0\,
      S(0) => \Waveform[20]_i_5__42_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__42_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__42_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__42_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__42_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__42_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__42_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__42\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__42_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__42_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__42_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__42_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__42_n_4\,
      O(2) => \Waveform_reg[4]_i_1__42_n_5\,
      O(1) => \Waveform_reg[4]_i_1__42_n_6\,
      O(0) => \Waveform_reg[4]_i_1__42_n_7\,
      S(3) => \Waveform[4]_i_2__42_n_0\,
      S(2) => \Waveform[4]_i_3__42_n_0\,
      S(1) => \Waveform[4]_i_4__42_n_0\,
      S(0) => \Waveform[4]_i_5__42_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__42_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__42_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__42_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__42_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__42\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__42_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__42_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__42_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__42_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__42_n_4\,
      O(2) => \Waveform_reg[8]_i_1__42_n_5\,
      O(1) => \Waveform_reg[8]_i_1__42_n_6\,
      O(0) => \Waveform_reg[8]_i_1__42_n_7\,
      S(3) => \Waveform[8]_i_2__42_n_0\,
      S(2) => \Waveform[8]_i_3__42_n_0\,
      S(1) => \Waveform[8]_i_4__42_n_0\,
      S(0) => \Waveform[8]_i_5__42_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__42_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_26 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_26 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_26;

architecture STRUCTURE of system_Synth_0_0_WaveGen_26 is
  signal \Waveform[0]_i_2__41_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__41_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__41_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__41_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__41_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__41_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__41_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__41_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__41_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__41_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__41_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__41_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__41_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__41_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__41_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__41_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__41_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__41_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__41_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__41_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__41_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__41_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__41_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__41_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__41_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__41_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__41_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__41_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__41_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__41_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__41_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__41_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__41_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__41_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__41_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__41_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__41_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__41_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__41_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__41_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__41_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__41_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__41_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__41_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__41_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__41_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__41_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__41_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__41_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__41_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__41_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__41_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__41_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__41_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__41_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__41_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__41_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__41_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__41_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__41_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__41_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__41_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__41_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__41_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__41_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__41_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__41_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__41_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__41_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__41_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__41_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__41_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__41\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__41\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__41\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__41\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__41\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__41\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__41_n_0\
    );
\Waveform[0]_i_3__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__41_n_0\
    );
\Waveform[0]_i_4__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__41_n_0\
    );
\Waveform[0]_i_5__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__41_n_0\
    );
\Waveform[12]_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__41_n_0\
    );
\Waveform[12]_i_3__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__41_n_0\
    );
\Waveform[12]_i_4__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__41_n_0\
    );
\Waveform[12]_i_5__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__41_n_0\
    );
\Waveform[16]_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__41_n_0\
    );
\Waveform[16]_i_3__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__41_n_0\
    );
\Waveform[16]_i_4__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__41_n_0\
    );
\Waveform[16]_i_5__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__41_n_0\
    );
\Waveform[20]_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__41_n_0\
    );
\Waveform[20]_i_3__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__41_n_0\
    );
\Waveform[20]_i_4__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__41_n_0\
    );
\Waveform[20]_i_5__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__41_n_0\
    );
\Waveform[22]_INST_0_i_437\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_441\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__41_n_0\
    );
\Waveform[4]_i_3__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__41_n_0\
    );
\Waveform[4]_i_4__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__41_n_0\
    );
\Waveform[4]_i_5__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__41_n_0\
    );
\Waveform[8]_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__41_n_0\
    );
\Waveform[8]_i_3__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__41_n_0\
    );
\Waveform[8]_i_4__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__41_n_0\
    );
\Waveform[8]_i_5__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__41_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__41_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__41\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__41_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__41_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__41_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__41_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__41_n_4\,
      O(2) => \Waveform_reg[0]_i_1__41_n_5\,
      O(1) => \Waveform_reg[0]_i_1__41_n_6\,
      O(0) => \Waveform_reg[0]_i_1__41_n_7\,
      S(3) => \Waveform[0]_i_2__41_n_0\,
      S(2) => \Waveform[0]_i_3__41_n_0\,
      S(1) => \Waveform[0]_i_4__41_n_0\,
      S(0) => \Waveform[0]_i_5__41_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__41_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__41_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__41_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__41\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__41_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__41_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__41_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__41_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__41_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__41_n_4\,
      O(2) => \Waveform_reg[12]_i_1__41_n_5\,
      O(1) => \Waveform_reg[12]_i_1__41_n_6\,
      O(0) => \Waveform_reg[12]_i_1__41_n_7\,
      S(3) => \Waveform[12]_i_2__41_n_0\,
      S(2) => \Waveform[12]_i_3__41_n_0\,
      S(1) => \Waveform[12]_i_4__41_n_0\,
      S(0) => \Waveform[12]_i_5__41_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__41_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__41_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__41_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__41_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__41\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__41_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__41_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__41_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__41_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__41_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__41_n_4\,
      O(2) => \Waveform_reg[16]_i_1__41_n_5\,
      O(1) => \Waveform_reg[16]_i_1__41_n_6\,
      O(0) => \Waveform_reg[16]_i_1__41_n_7\,
      S(3) => \Waveform[16]_i_2__41_n_0\,
      S(2) => \Waveform[16]_i_3__41_n_0\,
      S(1) => \Waveform[16]_i_4__41_n_0\,
      S(0) => \Waveform[16]_i_5__41_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__41_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__41_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__41_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__41_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__41_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__41\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__41_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__41_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__41_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__41_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__41_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__41_n_4\,
      O(2) => \Waveform_reg[20]_i_1__41_n_5\,
      O(1) => \Waveform_reg[20]_i_1__41_n_6\,
      O(0) => \Waveform_reg[20]_i_1__41_n_7\,
      S(3) => \Waveform[20]_i_2__41_n_0\,
      S(2) => \Waveform[20]_i_3__41_n_0\,
      S(1) => \Waveform[20]_i_4__41_n_0\,
      S(0) => \Waveform[20]_i_5__41_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__41_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__41_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__41_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__41_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__41_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__41_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__41\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__41_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__41_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__41_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__41_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__41_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__41_n_4\,
      O(2) => \Waveform_reg[4]_i_1__41_n_5\,
      O(1) => \Waveform_reg[4]_i_1__41_n_6\,
      O(0) => \Waveform_reg[4]_i_1__41_n_7\,
      S(3) => \Waveform[4]_i_2__41_n_0\,
      S(2) => \Waveform[4]_i_3__41_n_0\,
      S(1) => \Waveform[4]_i_4__41_n_0\,
      S(0) => \Waveform[4]_i_5__41_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__41_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__41_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__41_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__41_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__41\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__41_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__41_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__41_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__41_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__41_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__41_n_4\,
      O(2) => \Waveform_reg[8]_i_1__41_n_5\,
      O(1) => \Waveform_reg[8]_i_1__41_n_6\,
      O(0) => \Waveform_reg[8]_i_1__41_n_7\,
      S(3) => \Waveform[8]_i_2__41_n_0\,
      S(2) => \Waveform[8]_i_3__41_n_0\,
      S(1) => \Waveform[8]_i_4__41_n_0\,
      S(0) => \Waveform[8]_i_5__41_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__41_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_27 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_27 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_27;

architecture STRUCTURE of system_Synth_0_0_WaveGen_27 is
  signal \Waveform[0]_i_2__40_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__40_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__40_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__40_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__40_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__40_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__40_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__40_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__40_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__40_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__40_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__40_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__40_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__40_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__40_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__40_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__40_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__40_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__40_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__40_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__40_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__40_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__40_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__40_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__40_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__40_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__40_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__40_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__40_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__40_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__40_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__40_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__40_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__40_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__40_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__40_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__40_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__40_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__40_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__40_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__40_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__40_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__40_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__40_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__40_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__40_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__40_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__40_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__40_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__40_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__40_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__40_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__40_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__40_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__40_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__40_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__40_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__40_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__40_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__40_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__40_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__40_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__40_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__40_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__40_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__40_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__40_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__40_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__40_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__40_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__40_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__40\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__40\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__40\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__40\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__40\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__40\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__40_n_0\
    );
\Waveform[0]_i_3__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__40_n_0\
    );
\Waveform[0]_i_4__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__40_n_0\
    );
\Waveform[0]_i_5__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__40_n_0\
    );
\Waveform[12]_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__40_n_0\
    );
\Waveform[12]_i_3__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__40_n_0\
    );
\Waveform[12]_i_4__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__40_n_0\
    );
\Waveform[12]_i_5__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__40_n_0\
    );
\Waveform[16]_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__40_n_0\
    );
\Waveform[16]_i_3__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__40_n_0\
    );
\Waveform[16]_i_4__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__40_n_0\
    );
\Waveform[16]_i_5__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__40_n_0\
    );
\Waveform[20]_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__40_n_0\
    );
\Waveform[20]_i_3__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__40_n_0\
    );
\Waveform[20]_i_4__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__40_n_0\
    );
\Waveform[20]_i_5__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__40_n_0\
    );
\Waveform[4]_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__40_n_0\
    );
\Waveform[4]_i_3__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__40_n_0\
    );
\Waveform[4]_i_4__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__40_n_0\
    );
\Waveform[4]_i_5__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__40_n_0\
    );
\Waveform[8]_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__40_n_0\
    );
\Waveform[8]_i_3__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__40_n_0\
    );
\Waveform[8]_i_4__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__40_n_0\
    );
\Waveform[8]_i_5__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__40_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__40_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__40_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__40_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__40_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__40_n_4\,
      O(2) => \Waveform_reg[0]_i_1__40_n_5\,
      O(1) => \Waveform_reg[0]_i_1__40_n_6\,
      O(0) => \Waveform_reg[0]_i_1__40_n_7\,
      S(3) => \Waveform[0]_i_2__40_n_0\,
      S(2) => \Waveform[0]_i_3__40_n_0\,
      S(1) => \Waveform[0]_i_4__40_n_0\,
      S(0) => \Waveform[0]_i_5__40_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__40_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__40_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__40_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__40\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__40_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__40_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__40_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__40_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__40_n_4\,
      O(2) => \Waveform_reg[12]_i_1__40_n_5\,
      O(1) => \Waveform_reg[12]_i_1__40_n_6\,
      O(0) => \Waveform_reg[12]_i_1__40_n_7\,
      S(3) => \Waveform[12]_i_2__40_n_0\,
      S(2) => \Waveform[12]_i_3__40_n_0\,
      S(1) => \Waveform[12]_i_4__40_n_0\,
      S(0) => \Waveform[12]_i_5__40_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__40_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__40_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__40_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__40_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__40\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__40_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__40_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__40_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__40_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__40_n_4\,
      O(2) => \Waveform_reg[16]_i_1__40_n_5\,
      O(1) => \Waveform_reg[16]_i_1__40_n_6\,
      O(0) => \Waveform_reg[16]_i_1__40_n_7\,
      S(3) => \Waveform[16]_i_2__40_n_0\,
      S(2) => \Waveform[16]_i_3__40_n_0\,
      S(1) => \Waveform[16]_i_4__40_n_0\,
      S(0) => \Waveform[16]_i_5__40_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__40_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__40_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__40_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__40_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__40_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__40\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__40_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__40_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__40_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__40_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__40_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__40_n_4\,
      O(2) => \Waveform_reg[20]_i_1__40_n_5\,
      O(1) => \Waveform_reg[20]_i_1__40_n_6\,
      O(0) => \Waveform_reg[20]_i_1__40_n_7\,
      S(3) => \Waveform[20]_i_2__40_n_0\,
      S(2) => \Waveform[20]_i_3__40_n_0\,
      S(1) => \Waveform[20]_i_4__40_n_0\,
      S(0) => \Waveform[20]_i_5__40_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__40_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__40_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__40_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__40_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__40_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__40_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__40\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__40_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__40_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__40_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__40_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__40_n_4\,
      O(2) => \Waveform_reg[4]_i_1__40_n_5\,
      O(1) => \Waveform_reg[4]_i_1__40_n_6\,
      O(0) => \Waveform_reg[4]_i_1__40_n_7\,
      S(3) => \Waveform[4]_i_2__40_n_0\,
      S(2) => \Waveform[4]_i_3__40_n_0\,
      S(1) => \Waveform[4]_i_4__40_n_0\,
      S(0) => \Waveform[4]_i_5__40_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__40_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__40_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__40_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__40_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__40\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__40_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__40_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__40_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__40_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__40_n_4\,
      O(2) => \Waveform_reg[8]_i_1__40_n_5\,
      O(1) => \Waveform_reg[8]_i_1__40_n_6\,
      O(0) => \Waveform_reg[8]_i_1__40_n_7\,
      S(3) => \Waveform[8]_i_2__40_n_0\,
      S(2) => \Waveform[8]_i_3__40_n_0\,
      S(1) => \Waveform[8]_i_4__40_n_0\,
      S(0) => \Waveform[8]_i_5__40_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__40_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_28 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_28 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_28;

architecture STRUCTURE of system_Synth_0_0_WaveGen_28 is
  signal \Waveform[0]_i_2__39_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__39_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__39_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__39_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__39_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__39_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__39_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__39_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__39_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__39_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__39_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__39_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__39_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__39_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__39_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__39_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__39_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__39_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__39_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__39_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__39_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__39_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__39_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__39_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__39_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__39_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__39_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__39_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__39_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__39_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__39_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__39_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__39_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__39_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__39_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__39_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__39_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__39_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__39_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__39_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__39_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__39_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__39_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__39_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__39_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__39_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__39_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__39_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__39_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__39_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__39_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__39_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__39_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__39_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__39_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__39_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__39_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__39_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__39_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__39_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__39_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__39_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__39_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__39_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__39_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__39_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__39_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__39_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__39_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__39_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__39_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__39_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__39\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__39\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__39\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__39\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__39\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__39\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__39_n_0\
    );
\Waveform[0]_i_3__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__39_n_0\
    );
\Waveform[0]_i_4__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__39_n_0\
    );
\Waveform[0]_i_5__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__39_n_0\
    );
\Waveform[12]_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__39_n_0\
    );
\Waveform[12]_i_3__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__39_n_0\
    );
\Waveform[12]_i_4__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__39_n_0\
    );
\Waveform[12]_i_5__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__39_n_0\
    );
\Waveform[16]_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__39_n_0\
    );
\Waveform[16]_i_3__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__39_n_0\
    );
\Waveform[16]_i_4__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__39_n_0\
    );
\Waveform[16]_i_5__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__39_n_0\
    );
\Waveform[20]_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__39_n_0\
    );
\Waveform[20]_i_3__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__39_n_0\
    );
\Waveform[20]_i_4__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__39_n_0\
    );
\Waveform[20]_i_5__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__39_n_0\
    );
\Waveform[22]_INST_0_i_431\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__39_n_0\
    );
\Waveform[4]_i_3__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__39_n_0\
    );
\Waveform[4]_i_4__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__39_n_0\
    );
\Waveform[4]_i_5__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__39_n_0\
    );
\Waveform[8]_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__39_n_0\
    );
\Waveform[8]_i_3__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__39_n_0\
    );
\Waveform[8]_i_4__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__39_n_0\
    );
\Waveform[8]_i_5__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__39_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__39_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__39_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__39_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__39_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__39_n_4\,
      O(2) => \Waveform_reg[0]_i_1__39_n_5\,
      O(1) => \Waveform_reg[0]_i_1__39_n_6\,
      O(0) => \Waveform_reg[0]_i_1__39_n_7\,
      S(3) => \Waveform[0]_i_2__39_n_0\,
      S(2) => \Waveform[0]_i_3__39_n_0\,
      S(1) => \Waveform[0]_i_4__39_n_0\,
      S(0) => \Waveform[0]_i_5__39_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__39_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__39_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__39_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__39\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__39_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__39_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__39_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__39_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__39_n_4\,
      O(2) => \Waveform_reg[12]_i_1__39_n_5\,
      O(1) => \Waveform_reg[12]_i_1__39_n_6\,
      O(0) => \Waveform_reg[12]_i_1__39_n_7\,
      S(3) => \Waveform[12]_i_2__39_n_0\,
      S(2) => \Waveform[12]_i_3__39_n_0\,
      S(1) => \Waveform[12]_i_4__39_n_0\,
      S(0) => \Waveform[12]_i_5__39_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__39_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__39_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__39_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__39_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__39\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__39_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__39_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__39_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__39_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__39_n_4\,
      O(2) => \Waveform_reg[16]_i_1__39_n_5\,
      O(1) => \Waveform_reg[16]_i_1__39_n_6\,
      O(0) => \Waveform_reg[16]_i_1__39_n_7\,
      S(3) => \Waveform[16]_i_2__39_n_0\,
      S(2) => \Waveform[16]_i_3__39_n_0\,
      S(1) => \Waveform[16]_i_4__39_n_0\,
      S(0) => \Waveform[16]_i_5__39_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__39_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__39_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__39_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__39_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__39_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__39\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__39_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__39_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__39_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__39_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__39_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__39_n_4\,
      O(2) => \Waveform_reg[20]_i_1__39_n_5\,
      O(1) => \Waveform_reg[20]_i_1__39_n_6\,
      O(0) => \Waveform_reg[20]_i_1__39_n_7\,
      S(3) => \Waveform[20]_i_2__39_n_0\,
      S(2) => \Waveform[20]_i_3__39_n_0\,
      S(1) => \Waveform[20]_i_4__39_n_0\,
      S(0) => \Waveform[20]_i_5__39_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__39_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__39_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__39_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__39_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__39_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__39_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__39\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__39_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__39_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__39_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__39_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__39_n_4\,
      O(2) => \Waveform_reg[4]_i_1__39_n_5\,
      O(1) => \Waveform_reg[4]_i_1__39_n_6\,
      O(0) => \Waveform_reg[4]_i_1__39_n_7\,
      S(3) => \Waveform[4]_i_2__39_n_0\,
      S(2) => \Waveform[4]_i_3__39_n_0\,
      S(1) => \Waveform[4]_i_4__39_n_0\,
      S(0) => \Waveform[4]_i_5__39_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__39_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__39_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__39_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__39_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__39\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__39_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__39_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__39_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__39_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__39_n_4\,
      O(2) => \Waveform_reg[8]_i_1__39_n_5\,
      O(1) => \Waveform_reg[8]_i_1__39_n_6\,
      O(0) => \Waveform_reg[8]_i_1__39_n_7\,
      S(3) => \Waveform[8]_i_2__39_n_0\,
      S(2) => \Waveform[8]_i_3__39_n_0\,
      S(1) => \Waveform[8]_i_4__39_n_0\,
      S(0) => \Waveform[8]_i_5__39_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__39_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_29 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_29 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_29;

architecture STRUCTURE of system_Synth_0_0_WaveGen_29 is
  signal \Waveform[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__2\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__2_n_0\
    );
\Waveform[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__2_n_0\
    );
\Waveform[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__2_n_0\
    );
\Waveform[0]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__2_n_0\
    );
\Waveform[12]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__2_n_0\
    );
\Waveform[12]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__2_n_0\
    );
\Waveform[12]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__2_n_0\
    );
\Waveform[12]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__2_n_0\
    );
\Waveform[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__2_n_0\
    );
\Waveform[16]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__2_n_0\
    );
\Waveform[16]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__2_n_0\
    );
\Waveform[16]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__2_n_0\
    );
\Waveform[20]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__2_n_0\
    );
\Waveform[20]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__2_n_0\
    );
\Waveform[20]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__2_n_0\
    );
\Waveform[20]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__2_n_0\
    );
\Waveform[22]_INST_0_i_177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__2_n_0\
    );
\Waveform[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__2_n_0\
    );
\Waveform[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__2_n_0\
    );
\Waveform[4]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__2_n_0\
    );
\Waveform[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__2_n_0\
    );
\Waveform[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__2_n_0\
    );
\Waveform[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__2_n_0\
    );
\Waveform[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__2_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__2_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__2_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__2_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__2_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__2_n_4\,
      O(2) => \Waveform_reg[0]_i_1__2_n_5\,
      O(1) => \Waveform_reg[0]_i_1__2_n_6\,
      O(0) => \Waveform_reg[0]_i_1__2_n_7\,
      S(3) => \Waveform[0]_i_2__2_n_0\,
      S(2) => \Waveform[0]_i_3__2_n_0\,
      S(1) => \Waveform[0]_i_4__2_n_0\,
      S(0) => \Waveform[0]_i_5__2_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__2_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__2_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__2_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__2_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__2_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__2_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__2_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__2_n_4\,
      O(2) => \Waveform_reg[12]_i_1__2_n_5\,
      O(1) => \Waveform_reg[12]_i_1__2_n_6\,
      O(0) => \Waveform_reg[12]_i_1__2_n_7\,
      S(3) => \Waveform[12]_i_2__2_n_0\,
      S(2) => \Waveform[12]_i_3__2_n_0\,
      S(1) => \Waveform[12]_i_4__2_n_0\,
      S(0) => \Waveform[12]_i_5__2_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__2_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__2_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__2_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__2_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__2_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__2_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__2_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__2_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__2_n_4\,
      O(2) => \Waveform_reg[16]_i_1__2_n_5\,
      O(1) => \Waveform_reg[16]_i_1__2_n_6\,
      O(0) => \Waveform_reg[16]_i_1__2_n_7\,
      S(3) => \Waveform[16]_i_2__2_n_0\,
      S(2) => \Waveform[16]_i_3__2_n_0\,
      S(1) => \Waveform[16]_i_4__2_n_0\,
      S(0) => \Waveform[16]_i_5__2_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__2_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__2_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__2_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__2_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__2_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__2_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__2_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__2_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__2_n_4\,
      O(2) => \Waveform_reg[20]_i_1__2_n_5\,
      O(1) => \Waveform_reg[20]_i_1__2_n_6\,
      O(0) => \Waveform_reg[20]_i_1__2_n_7\,
      S(3) => \Waveform[20]_i_2__2_n_0\,
      S(2) => \Waveform[20]_i_3__2_n_0\,
      S(1) => \Waveform[20]_i_4__2_n_0\,
      S(0) => \Waveform[20]_i_5__2_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__2_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__2_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__2_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__2_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__2_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__2_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__2_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__2_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__2_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__2_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__2_n_4\,
      O(2) => \Waveform_reg[4]_i_1__2_n_5\,
      O(1) => \Waveform_reg[4]_i_1__2_n_6\,
      O(0) => \Waveform_reg[4]_i_1__2_n_7\,
      S(3) => \Waveform[4]_i_2__2_n_0\,
      S(2) => \Waveform[4]_i_3__2_n_0\,
      S(1) => \Waveform[4]_i_4__2_n_0\,
      S(0) => \Waveform[4]_i_5__2_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__2_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__2_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__2_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__2_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__2_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__2_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__2_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__2_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__2_n_4\,
      O(2) => \Waveform_reg[8]_i_1__2_n_5\,
      O(1) => \Waveform_reg[8]_i_1__2_n_6\,
      O(0) => \Waveform_reg[8]_i_1__2_n_7\,
      S(3) => \Waveform[8]_i_2__2_n_0\,
      S(2) => \Waveform[8]_i_3__2_n_0\,
      S(1) => \Waveform[8]_i_4__2_n_0\,
      S(0) => \Waveform[8]_i_5__2_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__2_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_3 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_3 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_3;

architecture STRUCTURE of system_Synth_0_0_WaveGen_3 is
  signal \Waveform[0]_i_2__62_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__62_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__62_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__62_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__62_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__62_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__62_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__62_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__62_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__62_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__62_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__62_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__62_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__62_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__62_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__62_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__62_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__62_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__62_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__62_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__62_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__62_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__62_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__62_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__62_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__62_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__62_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__62_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__62_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__62_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__62_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__62_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__62_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__62_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__62_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__62_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__62_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__62_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__62_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__62_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__62_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__62_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__62_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__62_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__62_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__62_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__62_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__62_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__62_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__62_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__62_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__62_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__62_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__62_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__62_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__62_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__62_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__62_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__62_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__62_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__62_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__62_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__62_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__62_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__62_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__62_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__62_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__62_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__62_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__62_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__62_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__62_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__62\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__62\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__62\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__62\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__62\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__62\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__62_n_0\
    );
\Waveform[0]_i_3__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__62_n_0\
    );
\Waveform[0]_i_4__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__62_n_0\
    );
\Waveform[0]_i_5__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__62_n_0\
    );
\Waveform[12]_i_2__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__62_n_0\
    );
\Waveform[12]_i_3__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__62_n_0\
    );
\Waveform[12]_i_4__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__62_n_0\
    );
\Waveform[12]_i_5__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__62_n_0\
    );
\Waveform[16]_i_2__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__62_n_0\
    );
\Waveform[16]_i_3__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__62_n_0\
    );
\Waveform[16]_i_4__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__62_n_0\
    );
\Waveform[16]_i_5__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__62_n_0\
    );
\Waveform[20]_i_2__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__62_n_0\
    );
\Waveform[20]_i_3__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__62_n_0\
    );
\Waveform[20]_i_4__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__62_n_0\
    );
\Waveform[20]_i_5__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__62_n_0\
    );
\Waveform[22]_INST_0_i_323\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__62_n_0\
    );
\Waveform[4]_i_3__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__62_n_0\
    );
\Waveform[4]_i_4__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__62_n_0\
    );
\Waveform[4]_i_5__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__62_n_0\
    );
\Waveform[8]_i_2__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__62_n_0\
    );
\Waveform[8]_i_3__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__62_n_0\
    );
\Waveform[8]_i_4__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__62_n_0\
    );
\Waveform[8]_i_5__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__62_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__62_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__62\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__62_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__62_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__62_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__62_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__62_n_4\,
      O(2) => \Waveform_reg[0]_i_1__62_n_5\,
      O(1) => \Waveform_reg[0]_i_1__62_n_6\,
      O(0) => \Waveform_reg[0]_i_1__62_n_7\,
      S(3) => \Waveform[0]_i_2__62_n_0\,
      S(2) => \Waveform[0]_i_3__62_n_0\,
      S(1) => \Waveform[0]_i_4__62_n_0\,
      S(0) => \Waveform[0]_i_5__62_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__62_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__62_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__62_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__62\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__62_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__62_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__62_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__62_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__62_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__62_n_4\,
      O(2) => \Waveform_reg[12]_i_1__62_n_5\,
      O(1) => \Waveform_reg[12]_i_1__62_n_6\,
      O(0) => \Waveform_reg[12]_i_1__62_n_7\,
      S(3) => \Waveform[12]_i_2__62_n_0\,
      S(2) => \Waveform[12]_i_3__62_n_0\,
      S(1) => \Waveform[12]_i_4__62_n_0\,
      S(0) => \Waveform[12]_i_5__62_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__62_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__62_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__62_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__62_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__62\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__62_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__62_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__62_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__62_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__62_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__62_n_4\,
      O(2) => \Waveform_reg[16]_i_1__62_n_5\,
      O(1) => \Waveform_reg[16]_i_1__62_n_6\,
      O(0) => \Waveform_reg[16]_i_1__62_n_7\,
      S(3) => \Waveform[16]_i_2__62_n_0\,
      S(2) => \Waveform[16]_i_3__62_n_0\,
      S(1) => \Waveform[16]_i_4__62_n_0\,
      S(0) => \Waveform[16]_i_5__62_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__62_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__62_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__62_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__62_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__62_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__62\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__62_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__62_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__62_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__62_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__62_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__62_n_4\,
      O(2) => \Waveform_reg[20]_i_1__62_n_5\,
      O(1) => \Waveform_reg[20]_i_1__62_n_6\,
      O(0) => \Waveform_reg[20]_i_1__62_n_7\,
      S(3) => \Waveform[20]_i_2__62_n_0\,
      S(2) => \Waveform[20]_i_3__62_n_0\,
      S(1) => \Waveform[20]_i_4__62_n_0\,
      S(0) => \Waveform[20]_i_5__62_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__62_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__62_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__62_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__62_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__62_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__62_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__62\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__62_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__62_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__62_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__62_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__62_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__62_n_4\,
      O(2) => \Waveform_reg[4]_i_1__62_n_5\,
      O(1) => \Waveform_reg[4]_i_1__62_n_6\,
      O(0) => \Waveform_reg[4]_i_1__62_n_7\,
      S(3) => \Waveform[4]_i_2__62_n_0\,
      S(2) => \Waveform[4]_i_3__62_n_0\,
      S(1) => \Waveform[4]_i_4__62_n_0\,
      S(0) => \Waveform[4]_i_5__62_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__62_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__62_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__62_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__62_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__62\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__62_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__62_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__62_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__62_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__62_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__62_n_4\,
      O(2) => \Waveform_reg[8]_i_1__62_n_5\,
      O(1) => \Waveform_reg[8]_i_1__62_n_6\,
      O(0) => \Waveform_reg[8]_i_1__62_n_7\,
      S(3) => \Waveform[8]_i_2__62_n_0\,
      S(2) => \Waveform[8]_i_3__62_n_0\,
      S(1) => \Waveform[8]_i_4__62_n_0\,
      S(0) => \Waveform[8]_i_5__62_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__62_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_30 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_30 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_30;

architecture STRUCTURE of system_Synth_0_0_WaveGen_30 is
  signal \Waveform[0]_i_2__38_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__38_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__38_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__38_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__38_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__38_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__38_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__38_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__38_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__38_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__38_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__38_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__38_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__38_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__38_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__38_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__38_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__38_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__38_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__38_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__38_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__38_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__38_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__38_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__38_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__38_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__38_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__38_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__38_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__38_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__38_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__38_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__38_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__38_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__38_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__38_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__38_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__38_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__38_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__38_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__38_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__38_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__38_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__38_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__38_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__38_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__38_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__38_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__38_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__38_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__38_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__38_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__38_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__38_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__38_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__38_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__38_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__38_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__38_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__38_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__38_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__38_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__38_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__38_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__38_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__38_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__38_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__38_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__38_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__38_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__38_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__38\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__38\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__38\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__38\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__38\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__38\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__38_n_0\
    );
\Waveform[0]_i_3__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__38_n_0\
    );
\Waveform[0]_i_4__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__38_n_0\
    );
\Waveform[0]_i_5__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__38_n_0\
    );
\Waveform[12]_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__38_n_0\
    );
\Waveform[12]_i_3__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__38_n_0\
    );
\Waveform[12]_i_4__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__38_n_0\
    );
\Waveform[12]_i_5__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__38_n_0\
    );
\Waveform[16]_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__38_n_0\
    );
\Waveform[16]_i_3__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__38_n_0\
    );
\Waveform[16]_i_4__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__38_n_0\
    );
\Waveform[16]_i_5__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__38_n_0\
    );
\Waveform[20]_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__38_n_0\
    );
\Waveform[20]_i_3__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__38_n_0\
    );
\Waveform[20]_i_4__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__38_n_0\
    );
\Waveform[20]_i_5__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__38_n_0\
    );
\Waveform[22]_INST_0_i_423\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_427\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__38_n_0\
    );
\Waveform[4]_i_3__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__38_n_0\
    );
\Waveform[4]_i_4__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__38_n_0\
    );
\Waveform[4]_i_5__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__38_n_0\
    );
\Waveform[8]_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__38_n_0\
    );
\Waveform[8]_i_3__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__38_n_0\
    );
\Waveform[8]_i_4__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__38_n_0\
    );
\Waveform[8]_i_5__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__38_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__38_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__38_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__38_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__38_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__38_n_4\,
      O(2) => \Waveform_reg[0]_i_1__38_n_5\,
      O(1) => \Waveform_reg[0]_i_1__38_n_6\,
      O(0) => \Waveform_reg[0]_i_1__38_n_7\,
      S(3) => \Waveform[0]_i_2__38_n_0\,
      S(2) => \Waveform[0]_i_3__38_n_0\,
      S(1) => \Waveform[0]_i_4__38_n_0\,
      S(0) => \Waveform[0]_i_5__38_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__38_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__38_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__38_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__38\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__38_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__38_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__38_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__38_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__38_n_4\,
      O(2) => \Waveform_reg[12]_i_1__38_n_5\,
      O(1) => \Waveform_reg[12]_i_1__38_n_6\,
      O(0) => \Waveform_reg[12]_i_1__38_n_7\,
      S(3) => \Waveform[12]_i_2__38_n_0\,
      S(2) => \Waveform[12]_i_3__38_n_0\,
      S(1) => \Waveform[12]_i_4__38_n_0\,
      S(0) => \Waveform[12]_i_5__38_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__38_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__38_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__38_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__38_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__38\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__38_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__38_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__38_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__38_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__38_n_4\,
      O(2) => \Waveform_reg[16]_i_1__38_n_5\,
      O(1) => \Waveform_reg[16]_i_1__38_n_6\,
      O(0) => \Waveform_reg[16]_i_1__38_n_7\,
      S(3) => \Waveform[16]_i_2__38_n_0\,
      S(2) => \Waveform[16]_i_3__38_n_0\,
      S(1) => \Waveform[16]_i_4__38_n_0\,
      S(0) => \Waveform[16]_i_5__38_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__38_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__38_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__38_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__38_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__38_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__38\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__38_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__38_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__38_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__38_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__38_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__38_n_4\,
      O(2) => \Waveform_reg[20]_i_1__38_n_5\,
      O(1) => \Waveform_reg[20]_i_1__38_n_6\,
      O(0) => \Waveform_reg[20]_i_1__38_n_7\,
      S(3) => \Waveform[20]_i_2__38_n_0\,
      S(2) => \Waveform[20]_i_3__38_n_0\,
      S(1) => \Waveform[20]_i_4__38_n_0\,
      S(0) => \Waveform[20]_i_5__38_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__38_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__38_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__38_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__38_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__38_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__38_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__38\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__38_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__38_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__38_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__38_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__38_n_4\,
      O(2) => \Waveform_reg[4]_i_1__38_n_5\,
      O(1) => \Waveform_reg[4]_i_1__38_n_6\,
      O(0) => \Waveform_reg[4]_i_1__38_n_7\,
      S(3) => \Waveform[4]_i_2__38_n_0\,
      S(2) => \Waveform[4]_i_3__38_n_0\,
      S(1) => \Waveform[4]_i_4__38_n_0\,
      S(0) => \Waveform[4]_i_5__38_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__38_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__38_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__38_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__38_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__38\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__38_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__38_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__38_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__38_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__38_n_4\,
      O(2) => \Waveform_reg[8]_i_1__38_n_5\,
      O(1) => \Waveform_reg[8]_i_1__38_n_6\,
      O(0) => \Waveform_reg[8]_i_1__38_n_7\,
      S(3) => \Waveform[8]_i_2__38_n_0\,
      S(2) => \Waveform[8]_i_3__38_n_0\,
      S(1) => \Waveform[8]_i_4__38_n_0\,
      S(0) => \Waveform[8]_i_5__38_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__38_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_31 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_31 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_31;

architecture STRUCTURE of system_Synth_0_0_WaveGen_31 is
  signal \Waveform[0]_i_2__37_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__37_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__37_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__37_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__37_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__37_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__37_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__37_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__37_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__37_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__37_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__37_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__37_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__37_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__37_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__37_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__37_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__37_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__37_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__37_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__37_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__37_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__37_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__37_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__37_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__37_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__37_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__37_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__37_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__37_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__37_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__37_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__37_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__37_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__37_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__37_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__37_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__37_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__37_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__37_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__37_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__37_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__37_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__37_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__37_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__37_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__37_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__37_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__37_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__37_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__37_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__37_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__37_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__37_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__37_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__37_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__37_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__37_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__37_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__37_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__37_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__37_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__37_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__37_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__37_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__37_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__37_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__37_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__37_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__37_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__37_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__37\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__37\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__37\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__37\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__37\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__37\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__37_n_0\
    );
\Waveform[0]_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__37_n_0\
    );
\Waveform[0]_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__37_n_0\
    );
\Waveform[0]_i_5__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__37_n_0\
    );
\Waveform[12]_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__37_n_0\
    );
\Waveform[12]_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__37_n_0\
    );
\Waveform[12]_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__37_n_0\
    );
\Waveform[12]_i_5__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__37_n_0\
    );
\Waveform[16]_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__37_n_0\
    );
\Waveform[16]_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__37_n_0\
    );
\Waveform[16]_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__37_n_0\
    );
\Waveform[16]_i_5__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__37_n_0\
    );
\Waveform[20]_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__37_n_0\
    );
\Waveform[20]_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__37_n_0\
    );
\Waveform[20]_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__37_n_0\
    );
\Waveform[20]_i_5__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__37_n_0\
    );
\Waveform[4]_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__37_n_0\
    );
\Waveform[4]_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__37_n_0\
    );
\Waveform[4]_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__37_n_0\
    );
\Waveform[4]_i_5__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__37_n_0\
    );
\Waveform[8]_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__37_n_0\
    );
\Waveform[8]_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__37_n_0\
    );
\Waveform[8]_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__37_n_0\
    );
\Waveform[8]_i_5__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__37_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__37_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__37_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__37_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__37_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__37_n_4\,
      O(2) => \Waveform_reg[0]_i_1__37_n_5\,
      O(1) => \Waveform_reg[0]_i_1__37_n_6\,
      O(0) => \Waveform_reg[0]_i_1__37_n_7\,
      S(3) => \Waveform[0]_i_2__37_n_0\,
      S(2) => \Waveform[0]_i_3__37_n_0\,
      S(1) => \Waveform[0]_i_4__37_n_0\,
      S(0) => \Waveform[0]_i_5__37_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__37_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__37_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__37_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__37\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__37_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__37_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__37_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__37_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__37_n_4\,
      O(2) => \Waveform_reg[12]_i_1__37_n_5\,
      O(1) => \Waveform_reg[12]_i_1__37_n_6\,
      O(0) => \Waveform_reg[12]_i_1__37_n_7\,
      S(3) => \Waveform[12]_i_2__37_n_0\,
      S(2) => \Waveform[12]_i_3__37_n_0\,
      S(1) => \Waveform[12]_i_4__37_n_0\,
      S(0) => \Waveform[12]_i_5__37_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__37_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__37_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__37_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__37_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__37\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__37_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__37_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__37_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__37_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__37_n_4\,
      O(2) => \Waveform_reg[16]_i_1__37_n_5\,
      O(1) => \Waveform_reg[16]_i_1__37_n_6\,
      O(0) => \Waveform_reg[16]_i_1__37_n_7\,
      S(3) => \Waveform[16]_i_2__37_n_0\,
      S(2) => \Waveform[16]_i_3__37_n_0\,
      S(1) => \Waveform[16]_i_4__37_n_0\,
      S(0) => \Waveform[16]_i_5__37_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__37_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__37_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__37_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__37_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__37_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__37\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__37_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__37_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__37_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__37_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__37_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__37_n_4\,
      O(2) => \Waveform_reg[20]_i_1__37_n_5\,
      O(1) => \Waveform_reg[20]_i_1__37_n_6\,
      O(0) => \Waveform_reg[20]_i_1__37_n_7\,
      S(3) => \Waveform[20]_i_2__37_n_0\,
      S(2) => \Waveform[20]_i_3__37_n_0\,
      S(1) => \Waveform[20]_i_4__37_n_0\,
      S(0) => \Waveform[20]_i_5__37_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__37_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__37_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__37_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__37_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__37_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__37_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__37\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__37_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__37_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__37_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__37_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__37_n_4\,
      O(2) => \Waveform_reg[4]_i_1__37_n_5\,
      O(1) => \Waveform_reg[4]_i_1__37_n_6\,
      O(0) => \Waveform_reg[4]_i_1__37_n_7\,
      S(3) => \Waveform[4]_i_2__37_n_0\,
      S(2) => \Waveform[4]_i_3__37_n_0\,
      S(1) => \Waveform[4]_i_4__37_n_0\,
      S(0) => \Waveform[4]_i_5__37_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__37_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__37_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__37_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__37_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__37\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__37_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__37_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__37_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__37_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__37_n_4\,
      O(2) => \Waveform_reg[8]_i_1__37_n_5\,
      O(1) => \Waveform_reg[8]_i_1__37_n_6\,
      O(0) => \Waveform_reg[8]_i_1__37_n_7\,
      S(3) => \Waveform[8]_i_2__37_n_0\,
      S(2) => \Waveform[8]_i_3__37_n_0\,
      S(1) => \Waveform[8]_i_4__37_n_0\,
      S(0) => \Waveform[8]_i_5__37_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__37_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_32 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_32 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_32;

architecture STRUCTURE of system_Synth_0_0_WaveGen_32 is
  signal \Waveform[0]_i_2__36_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__36_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__36_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__36_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__36_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__36_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__36_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__36_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__36_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__36_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__36_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__36_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__36_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__36_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__36_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__36_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__36_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__36_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__36_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__36_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__36_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__36_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__36_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__36_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__36_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__36_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__36_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__36_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__36_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__36_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__36_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__36_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__36_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__36_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__36_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__36_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__36_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__36_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__36_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__36_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__36_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__36_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__36_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__36_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__36_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__36_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__36_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__36_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__36_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__36_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__36_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__36_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__36_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__36_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__36_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__36_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__36_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__36_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__36_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__36_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__36_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__36_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__36_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__36_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__36_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__36_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__36_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__36_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__36_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__36_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__36_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__36\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__36\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__36\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__36\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__36\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__36\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__36_n_0\
    );
\Waveform[0]_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__36_n_0\
    );
\Waveform[0]_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__36_n_0\
    );
\Waveform[0]_i_5__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__36_n_0\
    );
\Waveform[12]_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__36_n_0\
    );
\Waveform[12]_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__36_n_0\
    );
\Waveform[12]_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__36_n_0\
    );
\Waveform[12]_i_5__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__36_n_0\
    );
\Waveform[16]_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__36_n_0\
    );
\Waveform[16]_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__36_n_0\
    );
\Waveform[16]_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__36_n_0\
    );
\Waveform[16]_i_5__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__36_n_0\
    );
\Waveform[20]_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__36_n_0\
    );
\Waveform[20]_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__36_n_0\
    );
\Waveform[20]_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__36_n_0\
    );
\Waveform[20]_i_5__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__36_n_0\
    );
\Waveform[22]_INST_0_i_405\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__36_n_0\
    );
\Waveform[4]_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__36_n_0\
    );
\Waveform[4]_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__36_n_0\
    );
\Waveform[4]_i_5__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__36_n_0\
    );
\Waveform[8]_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__36_n_0\
    );
\Waveform[8]_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__36_n_0\
    );
\Waveform[8]_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__36_n_0\
    );
\Waveform[8]_i_5__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__36_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__36_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__36\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__36_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__36_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__36_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__36_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__36_n_4\,
      O(2) => \Waveform_reg[0]_i_1__36_n_5\,
      O(1) => \Waveform_reg[0]_i_1__36_n_6\,
      O(0) => \Waveform_reg[0]_i_1__36_n_7\,
      S(3) => \Waveform[0]_i_2__36_n_0\,
      S(2) => \Waveform[0]_i_3__36_n_0\,
      S(1) => \Waveform[0]_i_4__36_n_0\,
      S(0) => \Waveform[0]_i_5__36_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__36_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__36_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__36_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__36\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__36_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__36_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__36_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__36_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__36_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__36_n_4\,
      O(2) => \Waveform_reg[12]_i_1__36_n_5\,
      O(1) => \Waveform_reg[12]_i_1__36_n_6\,
      O(0) => \Waveform_reg[12]_i_1__36_n_7\,
      S(3) => \Waveform[12]_i_2__36_n_0\,
      S(2) => \Waveform[12]_i_3__36_n_0\,
      S(1) => \Waveform[12]_i_4__36_n_0\,
      S(0) => \Waveform[12]_i_5__36_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__36_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__36_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__36_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__36_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__36\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__36_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__36_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__36_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__36_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__36_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__36_n_4\,
      O(2) => \Waveform_reg[16]_i_1__36_n_5\,
      O(1) => \Waveform_reg[16]_i_1__36_n_6\,
      O(0) => \Waveform_reg[16]_i_1__36_n_7\,
      S(3) => \Waveform[16]_i_2__36_n_0\,
      S(2) => \Waveform[16]_i_3__36_n_0\,
      S(1) => \Waveform[16]_i_4__36_n_0\,
      S(0) => \Waveform[16]_i_5__36_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__36_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__36_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__36_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__36_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__36_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__36\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__36_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__36_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__36_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__36_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__36_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__36_n_4\,
      O(2) => \Waveform_reg[20]_i_1__36_n_5\,
      O(1) => \Waveform_reg[20]_i_1__36_n_6\,
      O(0) => \Waveform_reg[20]_i_1__36_n_7\,
      S(3) => \Waveform[20]_i_2__36_n_0\,
      S(2) => \Waveform[20]_i_3__36_n_0\,
      S(1) => \Waveform[20]_i_4__36_n_0\,
      S(0) => \Waveform[20]_i_5__36_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__36_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__36_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__36_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__36_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__36_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__36_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__36\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__36_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__36_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__36_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__36_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__36_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__36_n_4\,
      O(2) => \Waveform_reg[4]_i_1__36_n_5\,
      O(1) => \Waveform_reg[4]_i_1__36_n_6\,
      O(0) => \Waveform_reg[4]_i_1__36_n_7\,
      S(3) => \Waveform[4]_i_2__36_n_0\,
      S(2) => \Waveform[4]_i_3__36_n_0\,
      S(1) => \Waveform[4]_i_4__36_n_0\,
      S(0) => \Waveform[4]_i_5__36_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__36_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__36_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__36_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__36_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__36\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__36_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__36_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__36_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__36_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__36_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__36_n_4\,
      O(2) => \Waveform_reg[8]_i_1__36_n_5\,
      O(1) => \Waveform_reg[8]_i_1__36_n_6\,
      O(0) => \Waveform_reg[8]_i_1__36_n_7\,
      S(3) => \Waveform[8]_i_2__36_n_0\,
      S(2) => \Waveform[8]_i_3__36_n_0\,
      S(1) => \Waveform[8]_i_4__36_n_0\,
      S(0) => \Waveform[8]_i_5__36_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__36_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_33 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_33 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_33;

architecture STRUCTURE of system_Synth_0_0_WaveGen_33 is
  signal \Waveform[0]_i_2__35_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__35_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__35_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__35_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__35_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__35_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__35_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__35_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__35_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__35_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__35_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__35_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__35_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__35_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__35_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__35_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__35_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__35_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__35_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__35_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__35_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__35_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__35_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__35_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__35_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__35_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__35_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__35_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__35_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__35_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__35_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__35_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__35_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__35_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__35_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__35_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__35_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__35_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__35_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__35_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__35_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__35_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__35_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__35_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__35_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__35_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__35_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__35_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__35_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__35_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__35_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__35_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__35_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__35_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__35_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__35_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__35_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__35_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__35_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__35_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__35_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__35_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__35_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__35_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__35_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__35_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__35_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__35_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__35_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__35_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__35_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__35\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__35\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__35\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__35\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__35\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__35\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__35_n_0\
    );
\Waveform[0]_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__35_n_0\
    );
\Waveform[0]_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__35_n_0\
    );
\Waveform[0]_i_5__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__35_n_0\
    );
\Waveform[12]_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__35_n_0\
    );
\Waveform[12]_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__35_n_0\
    );
\Waveform[12]_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__35_n_0\
    );
\Waveform[12]_i_5__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__35_n_0\
    );
\Waveform[16]_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__35_n_0\
    );
\Waveform[16]_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__35_n_0\
    );
\Waveform[16]_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__35_n_0\
    );
\Waveform[16]_i_5__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__35_n_0\
    );
\Waveform[20]_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__35_n_0\
    );
\Waveform[20]_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__35_n_0\
    );
\Waveform[20]_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__35_n_0\
    );
\Waveform[20]_i_5__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__35_n_0\
    );
\Waveform[22]_INST_0_i_415\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__35_n_0\
    );
\Waveform[4]_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__35_n_0\
    );
\Waveform[4]_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__35_n_0\
    );
\Waveform[4]_i_5__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__35_n_0\
    );
\Waveform[8]_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__35_n_0\
    );
\Waveform[8]_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__35_n_0\
    );
\Waveform[8]_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__35_n_0\
    );
\Waveform[8]_i_5__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__35_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__35_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__35_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__35_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__35_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__35_n_4\,
      O(2) => \Waveform_reg[0]_i_1__35_n_5\,
      O(1) => \Waveform_reg[0]_i_1__35_n_6\,
      O(0) => \Waveform_reg[0]_i_1__35_n_7\,
      S(3) => \Waveform[0]_i_2__35_n_0\,
      S(2) => \Waveform[0]_i_3__35_n_0\,
      S(1) => \Waveform[0]_i_4__35_n_0\,
      S(0) => \Waveform[0]_i_5__35_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__35_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__35_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__35_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__35\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__35_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__35_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__35_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__35_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__35_n_4\,
      O(2) => \Waveform_reg[12]_i_1__35_n_5\,
      O(1) => \Waveform_reg[12]_i_1__35_n_6\,
      O(0) => \Waveform_reg[12]_i_1__35_n_7\,
      S(3) => \Waveform[12]_i_2__35_n_0\,
      S(2) => \Waveform[12]_i_3__35_n_0\,
      S(1) => \Waveform[12]_i_4__35_n_0\,
      S(0) => \Waveform[12]_i_5__35_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__35_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__35_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__35_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__35_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__35\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__35_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__35_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__35_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__35_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__35_n_4\,
      O(2) => \Waveform_reg[16]_i_1__35_n_5\,
      O(1) => \Waveform_reg[16]_i_1__35_n_6\,
      O(0) => \Waveform_reg[16]_i_1__35_n_7\,
      S(3) => \Waveform[16]_i_2__35_n_0\,
      S(2) => \Waveform[16]_i_3__35_n_0\,
      S(1) => \Waveform[16]_i_4__35_n_0\,
      S(0) => \Waveform[16]_i_5__35_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__35_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__35_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__35_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__35_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__35_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__35\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__35_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__35_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__35_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__35_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__35_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__35_n_4\,
      O(2) => \Waveform_reg[20]_i_1__35_n_5\,
      O(1) => \Waveform_reg[20]_i_1__35_n_6\,
      O(0) => \Waveform_reg[20]_i_1__35_n_7\,
      S(3) => \Waveform[20]_i_2__35_n_0\,
      S(2) => \Waveform[20]_i_3__35_n_0\,
      S(1) => \Waveform[20]_i_4__35_n_0\,
      S(0) => \Waveform[20]_i_5__35_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__35_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__35_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__35_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__35_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__35_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__35_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__35\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__35_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__35_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__35_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__35_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__35_n_4\,
      O(2) => \Waveform_reg[4]_i_1__35_n_5\,
      O(1) => \Waveform_reg[4]_i_1__35_n_6\,
      O(0) => \Waveform_reg[4]_i_1__35_n_7\,
      S(3) => \Waveform[4]_i_2__35_n_0\,
      S(2) => \Waveform[4]_i_3__35_n_0\,
      S(1) => \Waveform[4]_i_4__35_n_0\,
      S(0) => \Waveform[4]_i_5__35_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__35_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__35_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__35_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__35_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__35\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__35_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__35_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__35_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__35_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__35_n_4\,
      O(2) => \Waveform_reg[8]_i_1__35_n_5\,
      O(1) => \Waveform_reg[8]_i_1__35_n_6\,
      O(0) => \Waveform_reg[8]_i_1__35_n_7\,
      S(3) => \Waveform[8]_i_2__35_n_0\,
      S(2) => \Waveform[8]_i_3__35_n_0\,
      S(1) => \Waveform[8]_i_4__35_n_0\,
      S(0) => \Waveform[8]_i_5__35_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__35_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_34 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_34 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_34;

architecture STRUCTURE of system_Synth_0_0_WaveGen_34 is
  signal \Waveform[0]_i_2__34_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__34_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__34_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__34_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__34_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__34_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__34_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__34_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__34_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__34_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__34_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__34_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__34_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__34_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__34_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__34_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__34_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__34_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__34_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__34_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__34_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__34_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__34_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__34_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__34_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__34_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__34_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__34_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__34_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__34_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__34_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__34_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__34_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__34_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__34_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__34_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__34_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__34_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__34_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__34_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__34_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__34_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__34_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__34_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__34_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__34_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__34_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__34_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__34_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__34_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__34_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__34_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__34_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__34_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__34_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__34_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__34_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__34_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__34_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__34_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__34_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__34_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__34_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__34_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__34_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__34_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__34_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__34_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__34_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__34_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__34_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__34_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__34\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__34\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__34\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__34\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__34\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__34\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__34_n_0\
    );
\Waveform[0]_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__34_n_0\
    );
\Waveform[0]_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__34_n_0\
    );
\Waveform[0]_i_5__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__34_n_0\
    );
\Waveform[12]_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__34_n_0\
    );
\Waveform[12]_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__34_n_0\
    );
\Waveform[12]_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__34_n_0\
    );
\Waveform[12]_i_5__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__34_n_0\
    );
\Waveform[16]_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__34_n_0\
    );
\Waveform[16]_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__34_n_0\
    );
\Waveform[16]_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__34_n_0\
    );
\Waveform[16]_i_5__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__34_n_0\
    );
\Waveform[20]_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__34_n_0\
    );
\Waveform[20]_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__34_n_0\
    );
\Waveform[20]_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__34_n_0\
    );
\Waveform[20]_i_5__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__34_n_0\
    );
\Waveform[4]_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__34_n_0\
    );
\Waveform[4]_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__34_n_0\
    );
\Waveform[4]_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__34_n_0\
    );
\Waveform[4]_i_5__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__34_n_0\
    );
\Waveform[8]_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__34_n_0\
    );
\Waveform[8]_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__34_n_0\
    );
\Waveform[8]_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__34_n_0\
    );
\Waveform[8]_i_5__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__34_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__34_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__34_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__34_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__34_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__34_n_4\,
      O(2) => \Waveform_reg[0]_i_1__34_n_5\,
      O(1) => \Waveform_reg[0]_i_1__34_n_6\,
      O(0) => \Waveform_reg[0]_i_1__34_n_7\,
      S(3) => \Waveform[0]_i_2__34_n_0\,
      S(2) => \Waveform[0]_i_3__34_n_0\,
      S(1) => \Waveform[0]_i_4__34_n_0\,
      S(0) => \Waveform[0]_i_5__34_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__34_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__34_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__34_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__34\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__34_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__34_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__34_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__34_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__34_n_4\,
      O(2) => \Waveform_reg[12]_i_1__34_n_5\,
      O(1) => \Waveform_reg[12]_i_1__34_n_6\,
      O(0) => \Waveform_reg[12]_i_1__34_n_7\,
      S(3) => \Waveform[12]_i_2__34_n_0\,
      S(2) => \Waveform[12]_i_3__34_n_0\,
      S(1) => \Waveform[12]_i_4__34_n_0\,
      S(0) => \Waveform[12]_i_5__34_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__34_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__34_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__34_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__34_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__34\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__34_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__34_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__34_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__34_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__34_n_4\,
      O(2) => \Waveform_reg[16]_i_1__34_n_5\,
      O(1) => \Waveform_reg[16]_i_1__34_n_6\,
      O(0) => \Waveform_reg[16]_i_1__34_n_7\,
      S(3) => \Waveform[16]_i_2__34_n_0\,
      S(2) => \Waveform[16]_i_3__34_n_0\,
      S(1) => \Waveform[16]_i_4__34_n_0\,
      S(0) => \Waveform[16]_i_5__34_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__34_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__34_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__34_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__34_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__34_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__34\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__34_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__34_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__34_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__34_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__34_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__34_n_4\,
      O(2) => \Waveform_reg[20]_i_1__34_n_5\,
      O(1) => \Waveform_reg[20]_i_1__34_n_6\,
      O(0) => \Waveform_reg[20]_i_1__34_n_7\,
      S(3) => \Waveform[20]_i_2__34_n_0\,
      S(2) => \Waveform[20]_i_3__34_n_0\,
      S(1) => \Waveform[20]_i_4__34_n_0\,
      S(0) => \Waveform[20]_i_5__34_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__34_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__34_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__34_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__34_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__34_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__34_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__34\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__34_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__34_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__34_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__34_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__34_n_4\,
      O(2) => \Waveform_reg[4]_i_1__34_n_5\,
      O(1) => \Waveform_reg[4]_i_1__34_n_6\,
      O(0) => \Waveform_reg[4]_i_1__34_n_7\,
      S(3) => \Waveform[4]_i_2__34_n_0\,
      S(2) => \Waveform[4]_i_3__34_n_0\,
      S(1) => \Waveform[4]_i_4__34_n_0\,
      S(0) => \Waveform[4]_i_5__34_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__34_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__34_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__34_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__34_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__34\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__34_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__34_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__34_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__34_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__34_n_4\,
      O(2) => \Waveform_reg[8]_i_1__34_n_5\,
      O(1) => \Waveform_reg[8]_i_1__34_n_6\,
      O(0) => \Waveform_reg[8]_i_1__34_n_7\,
      S(3) => \Waveform[8]_i_2__34_n_0\,
      S(2) => \Waveform[8]_i_3__34_n_0\,
      S(1) => \Waveform[8]_i_4__34_n_0\,
      S(0) => \Waveform[8]_i_5__34_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__34_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_35 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_35 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_35;

architecture STRUCTURE of system_Synth_0_0_WaveGen_35 is
  signal \Waveform[0]_i_2__33_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__33_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__33_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__33_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__33_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__33_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__33_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__33_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__33_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__33_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__33_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__33_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__33_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__33_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__33_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__33_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__33_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__33_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__33_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__33_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__33_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__33_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__33_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__33_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__33_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__33_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__33_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__33_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__33_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__33_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__33_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__33_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__33_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__33_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__33_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__33_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__33_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__33_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__33_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__33_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__33_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__33_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__33_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__33_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__33_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__33_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__33_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__33_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__33_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__33_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__33_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__33_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__33_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__33_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__33_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__33_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__33_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__33_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__33_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__33_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__33_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__33_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__33_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__33_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__33_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__33_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__33_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__33_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__33_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__33_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__33_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__33\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__33\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__33\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__33\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__33\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__33\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__33_n_0\
    );
\Waveform[0]_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__33_n_0\
    );
\Waveform[0]_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__33_n_0\
    );
\Waveform[0]_i_5__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__33_n_0\
    );
\Waveform[12]_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__33_n_0\
    );
\Waveform[12]_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__33_n_0\
    );
\Waveform[12]_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__33_n_0\
    );
\Waveform[12]_i_5__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__33_n_0\
    );
\Waveform[16]_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__33_n_0\
    );
\Waveform[16]_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__33_n_0\
    );
\Waveform[16]_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__33_n_0\
    );
\Waveform[16]_i_5__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__33_n_0\
    );
\Waveform[20]_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__33_n_0\
    );
\Waveform[20]_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__33_n_0\
    );
\Waveform[20]_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__33_n_0\
    );
\Waveform[20]_i_5__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__33_n_0\
    );
\Waveform[22]_INST_0_i_403\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__33_n_0\
    );
\Waveform[4]_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__33_n_0\
    );
\Waveform[4]_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__33_n_0\
    );
\Waveform[4]_i_5__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__33_n_0\
    );
\Waveform[8]_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__33_n_0\
    );
\Waveform[8]_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__33_n_0\
    );
\Waveform[8]_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__33_n_0\
    );
\Waveform[8]_i_5__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__33_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__33_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__33\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__33_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__33_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__33_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__33_n_4\,
      O(2) => \Waveform_reg[0]_i_1__33_n_5\,
      O(1) => \Waveform_reg[0]_i_1__33_n_6\,
      O(0) => \Waveform_reg[0]_i_1__33_n_7\,
      S(3) => \Waveform[0]_i_2__33_n_0\,
      S(2) => \Waveform[0]_i_3__33_n_0\,
      S(1) => \Waveform[0]_i_4__33_n_0\,
      S(0) => \Waveform[0]_i_5__33_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__33_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__33_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__33_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__33\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__33_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__33_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__33_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__33_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__33_n_4\,
      O(2) => \Waveform_reg[12]_i_1__33_n_5\,
      O(1) => \Waveform_reg[12]_i_1__33_n_6\,
      O(0) => \Waveform_reg[12]_i_1__33_n_7\,
      S(3) => \Waveform[12]_i_2__33_n_0\,
      S(2) => \Waveform[12]_i_3__33_n_0\,
      S(1) => \Waveform[12]_i_4__33_n_0\,
      S(0) => \Waveform[12]_i_5__33_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__33_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__33_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__33_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__33_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__33\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__33_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__33_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__33_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__33_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__33_n_4\,
      O(2) => \Waveform_reg[16]_i_1__33_n_5\,
      O(1) => \Waveform_reg[16]_i_1__33_n_6\,
      O(0) => \Waveform_reg[16]_i_1__33_n_7\,
      S(3) => \Waveform[16]_i_2__33_n_0\,
      S(2) => \Waveform[16]_i_3__33_n_0\,
      S(1) => \Waveform[16]_i_4__33_n_0\,
      S(0) => \Waveform[16]_i_5__33_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__33_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__33_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__33_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__33_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__33_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__33\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__33_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__33_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__33_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__33_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__33_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__33_n_4\,
      O(2) => \Waveform_reg[20]_i_1__33_n_5\,
      O(1) => \Waveform_reg[20]_i_1__33_n_6\,
      O(0) => \Waveform_reg[20]_i_1__33_n_7\,
      S(3) => \Waveform[20]_i_2__33_n_0\,
      S(2) => \Waveform[20]_i_3__33_n_0\,
      S(1) => \Waveform[20]_i_4__33_n_0\,
      S(0) => \Waveform[20]_i_5__33_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__33_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__33_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__33_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__33_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__33_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__33_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__33\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__33_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__33_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__33_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__33_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__33_n_4\,
      O(2) => \Waveform_reg[4]_i_1__33_n_5\,
      O(1) => \Waveform_reg[4]_i_1__33_n_6\,
      O(0) => \Waveform_reg[4]_i_1__33_n_7\,
      S(3) => \Waveform[4]_i_2__33_n_0\,
      S(2) => \Waveform[4]_i_3__33_n_0\,
      S(1) => \Waveform[4]_i_4__33_n_0\,
      S(0) => \Waveform[4]_i_5__33_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__33_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__33_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__33_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__33_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__33\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__33_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__33_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__33_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__33_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__33_n_4\,
      O(2) => \Waveform_reg[8]_i_1__33_n_5\,
      O(1) => \Waveform_reg[8]_i_1__33_n_6\,
      O(0) => \Waveform_reg[8]_i_1__33_n_7\,
      S(3) => \Waveform[8]_i_2__33_n_0\,
      S(2) => \Waveform[8]_i_3__33_n_0\,
      S(1) => \Waveform[8]_i_4__33_n_0\,
      S(0) => \Waveform[8]_i_5__33_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__33_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_36 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_36 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_36;

architecture STRUCTURE of system_Synth_0_0_WaveGen_36 is
  signal \Waveform[0]_i_2__32_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__32_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__32_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__32_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__32_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__32_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__32_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__32_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__32_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__32_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__32_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__32_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__32_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__32_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__32_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__32_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__32_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__32_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__32_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__32_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__32_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__32_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__32_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__32_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__32_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__32_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__32_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__32_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__32_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__32_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__32_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__32_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__32_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__32_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__32_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__32_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__32_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__32_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__32_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__32_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__32_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__32_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__32_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__32_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__32_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__32_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__32_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__32_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__32_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__32_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__32_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__32_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__32_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__32_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__32_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__32_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__32_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__32_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__32_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__32_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__32_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__32_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__32_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__32_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__32_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__32_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__32_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__32_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__32_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__32_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__32_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__32_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__32\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__32\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__32\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__32\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__32\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__32\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__32_n_0\
    );
\Waveform[0]_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__32_n_0\
    );
\Waveform[0]_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__32_n_0\
    );
\Waveform[0]_i_5__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__32_n_0\
    );
\Waveform[12]_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__32_n_0\
    );
\Waveform[12]_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__32_n_0\
    );
\Waveform[12]_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__32_n_0\
    );
\Waveform[12]_i_5__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__32_n_0\
    );
\Waveform[16]_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__32_n_0\
    );
\Waveform[16]_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__32_n_0\
    );
\Waveform[16]_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__32_n_0\
    );
\Waveform[16]_i_5__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__32_n_0\
    );
\Waveform[20]_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__32_n_0\
    );
\Waveform[20]_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__32_n_0\
    );
\Waveform[20]_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__32_n_0\
    );
\Waveform[20]_i_5__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__32_n_0\
    );
\Waveform[22]_INST_0_i_407\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__32_n_0\
    );
\Waveform[4]_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__32_n_0\
    );
\Waveform[4]_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__32_n_0\
    );
\Waveform[4]_i_5__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__32_n_0\
    );
\Waveform[8]_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__32_n_0\
    );
\Waveform[8]_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__32_n_0\
    );
\Waveform[8]_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__32_n_0\
    );
\Waveform[8]_i_5__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__32_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__32_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__32_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__32_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__32_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__32_n_4\,
      O(2) => \Waveform_reg[0]_i_1__32_n_5\,
      O(1) => \Waveform_reg[0]_i_1__32_n_6\,
      O(0) => \Waveform_reg[0]_i_1__32_n_7\,
      S(3) => \Waveform[0]_i_2__32_n_0\,
      S(2) => \Waveform[0]_i_3__32_n_0\,
      S(1) => \Waveform[0]_i_4__32_n_0\,
      S(0) => \Waveform[0]_i_5__32_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__32_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__32_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__32_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__32\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__32_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__32_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__32_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__32_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__32_n_4\,
      O(2) => \Waveform_reg[12]_i_1__32_n_5\,
      O(1) => \Waveform_reg[12]_i_1__32_n_6\,
      O(0) => \Waveform_reg[12]_i_1__32_n_7\,
      S(3) => \Waveform[12]_i_2__32_n_0\,
      S(2) => \Waveform[12]_i_3__32_n_0\,
      S(1) => \Waveform[12]_i_4__32_n_0\,
      S(0) => \Waveform[12]_i_5__32_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__32_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__32_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__32_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__32_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__32\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__32_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__32_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__32_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__32_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__32_n_4\,
      O(2) => \Waveform_reg[16]_i_1__32_n_5\,
      O(1) => \Waveform_reg[16]_i_1__32_n_6\,
      O(0) => \Waveform_reg[16]_i_1__32_n_7\,
      S(3) => \Waveform[16]_i_2__32_n_0\,
      S(2) => \Waveform[16]_i_3__32_n_0\,
      S(1) => \Waveform[16]_i_4__32_n_0\,
      S(0) => \Waveform[16]_i_5__32_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__32_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__32_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__32_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__32_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__32_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__32\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__32_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__32_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__32_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__32_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__32_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__32_n_4\,
      O(2) => \Waveform_reg[20]_i_1__32_n_5\,
      O(1) => \Waveform_reg[20]_i_1__32_n_6\,
      O(0) => \Waveform_reg[20]_i_1__32_n_7\,
      S(3) => \Waveform[20]_i_2__32_n_0\,
      S(2) => \Waveform[20]_i_3__32_n_0\,
      S(1) => \Waveform[20]_i_4__32_n_0\,
      S(0) => \Waveform[20]_i_5__32_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__32_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__32_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__32_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__32_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__32_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__32_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__32\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__32_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__32_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__32_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__32_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__32_n_4\,
      O(2) => \Waveform_reg[4]_i_1__32_n_5\,
      O(1) => \Waveform_reg[4]_i_1__32_n_6\,
      O(0) => \Waveform_reg[4]_i_1__32_n_7\,
      S(3) => \Waveform[4]_i_2__32_n_0\,
      S(2) => \Waveform[4]_i_3__32_n_0\,
      S(1) => \Waveform[4]_i_4__32_n_0\,
      S(0) => \Waveform[4]_i_5__32_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__32_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__32_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__32_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__32_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__32\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__32_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__32_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__32_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__32_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__32_n_4\,
      O(2) => \Waveform_reg[8]_i_1__32_n_5\,
      O(1) => \Waveform_reg[8]_i_1__32_n_6\,
      O(0) => \Waveform_reg[8]_i_1__32_n_7\,
      S(3) => \Waveform[8]_i_2__32_n_0\,
      S(2) => \Waveform[8]_i_3__32_n_0\,
      S(1) => \Waveform[8]_i_4__32_n_0\,
      S(0) => \Waveform[8]_i_5__32_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__32_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_37 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_37 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_37;

architecture STRUCTURE of system_Synth_0_0_WaveGen_37 is
  signal \Waveform[0]_i_2__31_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__31_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__31_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__31_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__31_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__31_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__31_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__31_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__31_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__31_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__31_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__31_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__31_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__31_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__31_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__31_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__31_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__31_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__31_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__31_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__31_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__31_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__31_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__31_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__31_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__31_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__31_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__31_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__31_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__31_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__31_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__31_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__31_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__31_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__31_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__31_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__31_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__31_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__31_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__31_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__31_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__31_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__31_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__31_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__31_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__31_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__31_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__31_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__31_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__31_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__31_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__31_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__31_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__31_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__31_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__31_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__31_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__31_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__31_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__31_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__31_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__31_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__31_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__31_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__31_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__31_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__31_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__31_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__31_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__31_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__31_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__31_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__31\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__31\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__31\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__31\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__31\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__31\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__31_n_0\
    );
\Waveform[0]_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__31_n_0\
    );
\Waveform[0]_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__31_n_0\
    );
\Waveform[0]_i_5__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__31_n_0\
    );
\Waveform[12]_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__31_n_0\
    );
\Waveform[12]_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__31_n_0\
    );
\Waveform[12]_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__31_n_0\
    );
\Waveform[12]_i_5__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__31_n_0\
    );
\Waveform[16]_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__31_n_0\
    );
\Waveform[16]_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__31_n_0\
    );
\Waveform[16]_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__31_n_0\
    );
\Waveform[16]_i_5__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__31_n_0\
    );
\Waveform[20]_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__31_n_0\
    );
\Waveform[20]_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__31_n_0\
    );
\Waveform[20]_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__31_n_0\
    );
\Waveform[20]_i_5__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__31_n_0\
    );
\Waveform[4]_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__31_n_0\
    );
\Waveform[4]_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__31_n_0\
    );
\Waveform[4]_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__31_n_0\
    );
\Waveform[4]_i_5__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__31_n_0\
    );
\Waveform[8]_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__31_n_0\
    );
\Waveform[8]_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__31_n_0\
    );
\Waveform[8]_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__31_n_0\
    );
\Waveform[8]_i_5__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__31_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__31_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__31_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__31_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__31_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__31_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__31_n_4\,
      O(2) => \Waveform_reg[0]_i_1__31_n_5\,
      O(1) => \Waveform_reg[0]_i_1__31_n_6\,
      O(0) => \Waveform_reg[0]_i_1__31_n_7\,
      S(3) => \Waveform[0]_i_2__31_n_0\,
      S(2) => \Waveform[0]_i_3__31_n_0\,
      S(1) => \Waveform[0]_i_4__31_n_0\,
      S(0) => \Waveform[0]_i_5__31_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__31_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__31_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__31_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__31\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__31_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__31_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__31_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__31_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__31_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__31_n_4\,
      O(2) => \Waveform_reg[12]_i_1__31_n_5\,
      O(1) => \Waveform_reg[12]_i_1__31_n_6\,
      O(0) => \Waveform_reg[12]_i_1__31_n_7\,
      S(3) => \Waveform[12]_i_2__31_n_0\,
      S(2) => \Waveform[12]_i_3__31_n_0\,
      S(1) => \Waveform[12]_i_4__31_n_0\,
      S(0) => \Waveform[12]_i_5__31_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__31_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__31_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__31_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__31_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__31\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__31_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__31_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__31_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__31_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__31_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__31_n_4\,
      O(2) => \Waveform_reg[16]_i_1__31_n_5\,
      O(1) => \Waveform_reg[16]_i_1__31_n_6\,
      O(0) => \Waveform_reg[16]_i_1__31_n_7\,
      S(3) => \Waveform[16]_i_2__31_n_0\,
      S(2) => \Waveform[16]_i_3__31_n_0\,
      S(1) => \Waveform[16]_i_4__31_n_0\,
      S(0) => \Waveform[16]_i_5__31_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__31_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__31_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__31_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__31_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__31_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__31\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__31_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__31_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__31_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__31_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__31_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__31_n_4\,
      O(2) => \Waveform_reg[20]_i_1__31_n_5\,
      O(1) => \Waveform_reg[20]_i_1__31_n_6\,
      O(0) => \Waveform_reg[20]_i_1__31_n_7\,
      S(3) => \Waveform[20]_i_2__31_n_0\,
      S(2) => \Waveform[20]_i_3__31_n_0\,
      S(1) => \Waveform[20]_i_4__31_n_0\,
      S(0) => \Waveform[20]_i_5__31_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__31_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__31_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__31_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__31_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__31_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__31_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__31\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__31_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__31_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__31_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__31_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__31_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__31_n_4\,
      O(2) => \Waveform_reg[4]_i_1__31_n_5\,
      O(1) => \Waveform_reg[4]_i_1__31_n_6\,
      O(0) => \Waveform_reg[4]_i_1__31_n_7\,
      S(3) => \Waveform[4]_i_2__31_n_0\,
      S(2) => \Waveform[4]_i_3__31_n_0\,
      S(1) => \Waveform[4]_i_4__31_n_0\,
      S(0) => \Waveform[4]_i_5__31_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__31_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__31_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__31_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__31_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__31\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__31_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__31_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__31_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__31_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__31_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__31_n_4\,
      O(2) => \Waveform_reg[8]_i_1__31_n_5\,
      O(1) => \Waveform_reg[8]_i_1__31_n_6\,
      O(0) => \Waveform_reg[8]_i_1__31_n_7\,
      S(3) => \Waveform[8]_i_2__31_n_0\,
      S(2) => \Waveform[8]_i_3__31_n_0\,
      S(1) => \Waveform[8]_i_4__31_n_0\,
      S(0) => \Waveform[8]_i_5__31_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__31_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_38 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_38 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_38;

architecture STRUCTURE of system_Synth_0_0_WaveGen_38 is
  signal \Waveform[0]_i_2__30_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__30_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__30_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__30_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__30_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__30_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__30_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__30_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__30_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__30_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__30_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__30_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__30_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__30_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__30_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__30_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__30_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__30_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__30_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__30_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__30_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__30_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__30_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__30_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__30_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__30_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__30_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__30_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__30_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__30_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__30_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__30_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__30_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__30_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__30_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__30_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__30_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__30_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__30_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__30_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__30_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__30_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__30_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__30_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__30_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__30_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__30_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__30_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__30_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__30_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__30_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__30_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__30_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__30_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__30_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__30_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__30_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__30_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__30_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__30_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__30_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__30_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__30_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__30_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__30_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__30_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__30_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__30_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__30_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__30_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__30\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__30\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__30\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__30\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__30\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__30\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__30_n_0\
    );
\Waveform[0]_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__30_n_0\
    );
\Waveform[0]_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__30_n_0\
    );
\Waveform[0]_i_5__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__30_n_0\
    );
\Waveform[12]_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__30_n_0\
    );
\Waveform[12]_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__30_n_0\
    );
\Waveform[12]_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__30_n_0\
    );
\Waveform[12]_i_5__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__30_n_0\
    );
\Waveform[16]_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__30_n_0\
    );
\Waveform[16]_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__30_n_0\
    );
\Waveform[16]_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__30_n_0\
    );
\Waveform[16]_i_5__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__30_n_0\
    );
\Waveform[20]_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__30_n_0\
    );
\Waveform[20]_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__30_n_0\
    );
\Waveform[20]_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__30_n_0\
    );
\Waveform[20]_i_5__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__30_n_0\
    );
\Waveform[22]_INST_0_i_401\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__30_n_0\
    );
\Waveform[4]_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__30_n_0\
    );
\Waveform[4]_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__30_n_0\
    );
\Waveform[4]_i_5__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__30_n_0\
    );
\Waveform[8]_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__30_n_0\
    );
\Waveform[8]_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__30_n_0\
    );
\Waveform[8]_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__30_n_0\
    );
\Waveform[8]_i_5__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__30_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__30_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__30_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__30_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__30_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__30_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__30_n_4\,
      O(2) => \Waveform_reg[0]_i_1__30_n_5\,
      O(1) => \Waveform_reg[0]_i_1__30_n_6\,
      O(0) => \Waveform_reg[0]_i_1__30_n_7\,
      S(3) => \Waveform[0]_i_2__30_n_0\,
      S(2) => \Waveform[0]_i_3__30_n_0\,
      S(1) => \Waveform[0]_i_4__30_n_0\,
      S(0) => \Waveform[0]_i_5__30_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__30_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__30_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__30_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__30\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__30_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__30_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__30_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__30_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__30_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__30_n_4\,
      O(2) => \Waveform_reg[12]_i_1__30_n_5\,
      O(1) => \Waveform_reg[12]_i_1__30_n_6\,
      O(0) => \Waveform_reg[12]_i_1__30_n_7\,
      S(3) => \Waveform[12]_i_2__30_n_0\,
      S(2) => \Waveform[12]_i_3__30_n_0\,
      S(1) => \Waveform[12]_i_4__30_n_0\,
      S(0) => \Waveform[12]_i_5__30_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__30_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__30_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__30_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__30_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__30\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__30_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__30_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__30_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__30_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__30_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__30_n_4\,
      O(2) => \Waveform_reg[16]_i_1__30_n_5\,
      O(1) => \Waveform_reg[16]_i_1__30_n_6\,
      O(0) => \Waveform_reg[16]_i_1__30_n_7\,
      S(3) => \Waveform[16]_i_2__30_n_0\,
      S(2) => \Waveform[16]_i_3__30_n_0\,
      S(1) => \Waveform[16]_i_4__30_n_0\,
      S(0) => \Waveform[16]_i_5__30_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__30_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__30_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__30_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__30_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__30_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__30\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__30_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__30_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__30_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__30_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__30_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__30_n_4\,
      O(2) => \Waveform_reg[20]_i_1__30_n_5\,
      O(1) => \Waveform_reg[20]_i_1__30_n_6\,
      O(0) => \Waveform_reg[20]_i_1__30_n_7\,
      S(3) => \Waveform[20]_i_2__30_n_0\,
      S(2) => \Waveform[20]_i_3__30_n_0\,
      S(1) => \Waveform[20]_i_4__30_n_0\,
      S(0) => \Waveform[20]_i_5__30_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__30_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__30_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__30_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__30_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__30_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__30_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__30\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__30_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__30_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__30_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__30_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__30_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__30_n_4\,
      O(2) => \Waveform_reg[4]_i_1__30_n_5\,
      O(1) => \Waveform_reg[4]_i_1__30_n_6\,
      O(0) => \Waveform_reg[4]_i_1__30_n_7\,
      S(3) => \Waveform[4]_i_2__30_n_0\,
      S(2) => \Waveform[4]_i_3__30_n_0\,
      S(1) => \Waveform[4]_i_4__30_n_0\,
      S(0) => \Waveform[4]_i_5__30_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__30_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__30_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__30_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__30_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__30\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__30_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__30_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__30_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__30_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__30_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__30_n_4\,
      O(2) => \Waveform_reg[8]_i_1__30_n_5\,
      O(1) => \Waveform_reg[8]_i_1__30_n_6\,
      O(0) => \Waveform_reg[8]_i_1__30_n_7\,
      S(3) => \Waveform[8]_i_2__30_n_0\,
      S(2) => \Waveform[8]_i_3__30_n_0\,
      S(1) => \Waveform[8]_i_4__30_n_0\,
      S(0) => \Waveform[8]_i_5__30_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__30_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_39 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_39 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_39;

architecture STRUCTURE of system_Synth_0_0_WaveGen_39 is
  signal \Waveform[0]_i_2__29_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__29_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__29_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__29_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__29_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__29_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__29_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__29_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__29_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__29_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__29_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__29_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__29_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__29_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__29_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__29_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__29_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__29_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__29_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__29_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__29_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__29_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__29_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__29_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__29_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__29_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__29_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__29_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__29_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__29_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__29_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__29_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__29_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__29_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__29_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__29_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__29_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__29_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__29_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__29_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__29_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__29_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__29_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__29_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__29_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__29_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__29_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__29_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__29_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__29_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__29_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__29_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__29_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__29_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__29_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__29_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__29_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__29_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__29_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__29_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__29_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__29_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__29_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__29_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__29_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__29_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__29_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__29_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__29_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__29_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__29\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__29\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__29\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__29\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__29\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__29\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__29_n_0\
    );
\Waveform[0]_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__29_n_0\
    );
\Waveform[0]_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__29_n_0\
    );
\Waveform[0]_i_5__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__29_n_0\
    );
\Waveform[12]_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__29_n_0\
    );
\Waveform[12]_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__29_n_0\
    );
\Waveform[12]_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__29_n_0\
    );
\Waveform[12]_i_5__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__29_n_0\
    );
\Waveform[16]_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__29_n_0\
    );
\Waveform[16]_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__29_n_0\
    );
\Waveform[16]_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__29_n_0\
    );
\Waveform[16]_i_5__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__29_n_0\
    );
\Waveform[20]_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__29_n_0\
    );
\Waveform[20]_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__29_n_0\
    );
\Waveform[20]_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__29_n_0\
    );
\Waveform[20]_i_5__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__29_n_0\
    );
\Waveform[22]_INST_0_i_393\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__29_n_0\
    );
\Waveform[4]_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__29_n_0\
    );
\Waveform[4]_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__29_n_0\
    );
\Waveform[4]_i_5__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__29_n_0\
    );
\Waveform[8]_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__29_n_0\
    );
\Waveform[8]_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__29_n_0\
    );
\Waveform[8]_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__29_n_0\
    );
\Waveform[8]_i_5__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__29_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__29_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__29_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__29_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__29_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__29_n_4\,
      O(2) => \Waveform_reg[0]_i_1__29_n_5\,
      O(1) => \Waveform_reg[0]_i_1__29_n_6\,
      O(0) => \Waveform_reg[0]_i_1__29_n_7\,
      S(3) => \Waveform[0]_i_2__29_n_0\,
      S(2) => \Waveform[0]_i_3__29_n_0\,
      S(1) => \Waveform[0]_i_4__29_n_0\,
      S(0) => \Waveform[0]_i_5__29_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__29_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__29_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__29_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__29\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__29_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__29_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__29_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__29_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__29_n_4\,
      O(2) => \Waveform_reg[12]_i_1__29_n_5\,
      O(1) => \Waveform_reg[12]_i_1__29_n_6\,
      O(0) => \Waveform_reg[12]_i_1__29_n_7\,
      S(3) => \Waveform[12]_i_2__29_n_0\,
      S(2) => \Waveform[12]_i_3__29_n_0\,
      S(1) => \Waveform[12]_i_4__29_n_0\,
      S(0) => \Waveform[12]_i_5__29_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__29_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__29_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__29_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__29_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__29\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__29_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__29_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__29_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__29_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__29_n_4\,
      O(2) => \Waveform_reg[16]_i_1__29_n_5\,
      O(1) => \Waveform_reg[16]_i_1__29_n_6\,
      O(0) => \Waveform_reg[16]_i_1__29_n_7\,
      S(3) => \Waveform[16]_i_2__29_n_0\,
      S(2) => \Waveform[16]_i_3__29_n_0\,
      S(1) => \Waveform[16]_i_4__29_n_0\,
      S(0) => \Waveform[16]_i_5__29_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__29_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__29_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__29_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__29_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__29_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__29\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__29_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__29_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__29_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__29_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__29_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__29_n_4\,
      O(2) => \Waveform_reg[20]_i_1__29_n_5\,
      O(1) => \Waveform_reg[20]_i_1__29_n_6\,
      O(0) => \Waveform_reg[20]_i_1__29_n_7\,
      S(3) => \Waveform[20]_i_2__29_n_0\,
      S(2) => \Waveform[20]_i_3__29_n_0\,
      S(1) => \Waveform[20]_i_4__29_n_0\,
      S(0) => \Waveform[20]_i_5__29_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__29_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__29_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__29_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__29_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__29_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__29_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__29\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__29_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__29_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__29_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__29_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__29_n_4\,
      O(2) => \Waveform_reg[4]_i_1__29_n_5\,
      O(1) => \Waveform_reg[4]_i_1__29_n_6\,
      O(0) => \Waveform_reg[4]_i_1__29_n_7\,
      S(3) => \Waveform[4]_i_2__29_n_0\,
      S(2) => \Waveform[4]_i_3__29_n_0\,
      S(1) => \Waveform[4]_i_4__29_n_0\,
      S(0) => \Waveform[4]_i_5__29_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__29_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__29_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__29_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__29_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__29\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__29_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__29_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__29_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__29_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__29_n_4\,
      O(2) => \Waveform_reg[8]_i_1__29_n_5\,
      O(1) => \Waveform_reg[8]_i_1__29_n_6\,
      O(0) => \Waveform_reg[8]_i_1__29_n_7\,
      S(3) => \Waveform[8]_i_2__29_n_0\,
      S(2) => \Waveform[8]_i_3__29_n_0\,
      S(1) => \Waveform[8]_i_4__29_n_0\,
      S(0) => \Waveform[8]_i_5__29_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__29_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_4 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_4 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_4;

architecture STRUCTURE of system_Synth_0_0_WaveGen_4 is
  signal \Waveform[0]_i_2__61_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__61_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__61_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__61_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__61_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__61_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__61_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__61_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__61_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__61_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__61_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__61_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__61_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__61_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__61_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__61_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__61_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__61_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__61_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__61_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__61_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__61_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__61_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__61_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__61_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__61_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__61_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__61_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__61_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__61_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__61_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__61_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__61_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__61_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__61_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__61_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__61_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__61_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__61_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__61_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__61_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__61_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__61_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__61_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__61_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__61_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__61_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__61_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__61_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__61_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__61_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__61_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__61_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__61_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__61_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__61_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__61_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__61_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__61_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__61_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__61_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__61_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__61_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__61_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__61_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__61_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__61_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__61_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__61_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__61_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__61_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__61_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__61\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__61\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__61\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__61\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__61\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__61\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__61_n_0\
    );
\Waveform[0]_i_3__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__61_n_0\
    );
\Waveform[0]_i_4__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__61_n_0\
    );
\Waveform[0]_i_5__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__61_n_0\
    );
\Waveform[12]_i_2__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__61_n_0\
    );
\Waveform[12]_i_3__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__61_n_0\
    );
\Waveform[12]_i_4__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__61_n_0\
    );
\Waveform[12]_i_5__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__61_n_0\
    );
\Waveform[16]_i_2__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__61_n_0\
    );
\Waveform[16]_i_3__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__61_n_0\
    );
\Waveform[16]_i_4__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__61_n_0\
    );
\Waveform[16]_i_5__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__61_n_0\
    );
\Waveform[20]_i_2__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__61_n_0\
    );
\Waveform[20]_i_3__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__61_n_0\
    );
\Waveform[20]_i_4__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__61_n_0\
    );
\Waveform[20]_i_5__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__61_n_0\
    );
\Waveform[4]_i_2__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__61_n_0\
    );
\Waveform[4]_i_3__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__61_n_0\
    );
\Waveform[4]_i_4__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__61_n_0\
    );
\Waveform[4]_i_5__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__61_n_0\
    );
\Waveform[8]_i_2__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__61_n_0\
    );
\Waveform[8]_i_3__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__61_n_0\
    );
\Waveform[8]_i_4__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__61_n_0\
    );
\Waveform[8]_i_5__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__61_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__61_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__61\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__61_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__61_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__61_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__61_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__61_n_4\,
      O(2) => \Waveform_reg[0]_i_1__61_n_5\,
      O(1) => \Waveform_reg[0]_i_1__61_n_6\,
      O(0) => \Waveform_reg[0]_i_1__61_n_7\,
      S(3) => \Waveform[0]_i_2__61_n_0\,
      S(2) => \Waveform[0]_i_3__61_n_0\,
      S(1) => \Waveform[0]_i_4__61_n_0\,
      S(0) => \Waveform[0]_i_5__61_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__61_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__61_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__61_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__61\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__61_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__61_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__61_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__61_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__61_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__61_n_4\,
      O(2) => \Waveform_reg[12]_i_1__61_n_5\,
      O(1) => \Waveform_reg[12]_i_1__61_n_6\,
      O(0) => \Waveform_reg[12]_i_1__61_n_7\,
      S(3) => \Waveform[12]_i_2__61_n_0\,
      S(2) => \Waveform[12]_i_3__61_n_0\,
      S(1) => \Waveform[12]_i_4__61_n_0\,
      S(0) => \Waveform[12]_i_5__61_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__61_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__61_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__61_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__61_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__61\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__61_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__61_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__61_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__61_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__61_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__61_n_4\,
      O(2) => \Waveform_reg[16]_i_1__61_n_5\,
      O(1) => \Waveform_reg[16]_i_1__61_n_6\,
      O(0) => \Waveform_reg[16]_i_1__61_n_7\,
      S(3) => \Waveform[16]_i_2__61_n_0\,
      S(2) => \Waveform[16]_i_3__61_n_0\,
      S(1) => \Waveform[16]_i_4__61_n_0\,
      S(0) => \Waveform[16]_i_5__61_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__61_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__61_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__61_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__61_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__61_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__61\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__61_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__61_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__61_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__61_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__61_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__61_n_4\,
      O(2) => \Waveform_reg[20]_i_1__61_n_5\,
      O(1) => \Waveform_reg[20]_i_1__61_n_6\,
      O(0) => \Waveform_reg[20]_i_1__61_n_7\,
      S(3) => \Waveform[20]_i_2__61_n_0\,
      S(2) => \Waveform[20]_i_3__61_n_0\,
      S(1) => \Waveform[20]_i_4__61_n_0\,
      S(0) => \Waveform[20]_i_5__61_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__61_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__61_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__61_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__61_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__61_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__61_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__61\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__61_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__61_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__61_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__61_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__61_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__61_n_4\,
      O(2) => \Waveform_reg[4]_i_1__61_n_5\,
      O(1) => \Waveform_reg[4]_i_1__61_n_6\,
      O(0) => \Waveform_reg[4]_i_1__61_n_7\,
      S(3) => \Waveform[4]_i_2__61_n_0\,
      S(2) => \Waveform[4]_i_3__61_n_0\,
      S(1) => \Waveform[4]_i_4__61_n_0\,
      S(0) => \Waveform[4]_i_5__61_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__61_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__61_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__61_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__61_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__61\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__61_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__61_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__61_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__61_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__61_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__61_n_4\,
      O(2) => \Waveform_reg[8]_i_1__61_n_5\,
      O(1) => \Waveform_reg[8]_i_1__61_n_6\,
      O(0) => \Waveform_reg[8]_i_1__61_n_7\,
      S(3) => \Waveform[8]_i_2__61_n_0\,
      S(2) => \Waveform[8]_i_3__61_n_0\,
      S(1) => \Waveform[8]_i_4__61_n_0\,
      S(0) => \Waveform[8]_i_5__61_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__61_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_40 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_40 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_40;

architecture STRUCTURE of system_Synth_0_0_WaveGen_40 is
  signal \Waveform[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__1\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__1_n_0\
    );
\Waveform[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__1_n_0\
    );
\Waveform[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__1_n_0\
    );
\Waveform[0]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__1_n_0\
    );
\Waveform[12]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__1_n_0\
    );
\Waveform[12]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__1_n_0\
    );
\Waveform[12]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__1_n_0\
    );
\Waveform[12]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__1_n_0\
    );
\Waveform[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__1_n_0\
    );
\Waveform[16]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__1_n_0\
    );
\Waveform[16]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__1_n_0\
    );
\Waveform[16]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__1_n_0\
    );
\Waveform[20]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__1_n_0\
    );
\Waveform[20]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__1_n_0\
    );
\Waveform[20]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__1_n_0\
    );
\Waveform[20]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__1_n_0\
    );
\Waveform[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__1_n_0\
    );
\Waveform[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__1_n_0\
    );
\Waveform[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__1_n_0\
    );
\Waveform[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__1_n_0\
    );
\Waveform[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__1_n_0\
    );
\Waveform[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__1_n_0\
    );
\Waveform[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__1_n_0\
    );
\Waveform[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__1_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__1_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__1_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__1_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__1_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__1_n_4\,
      O(2) => \Waveform_reg[0]_i_1__1_n_5\,
      O(1) => \Waveform_reg[0]_i_1__1_n_6\,
      O(0) => \Waveform_reg[0]_i_1__1_n_7\,
      S(3) => \Waveform[0]_i_2__1_n_0\,
      S(2) => \Waveform[0]_i_3__1_n_0\,
      S(1) => \Waveform[0]_i_4__1_n_0\,
      S(0) => \Waveform[0]_i_5__1_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__1_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__1_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__1_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__1_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__1_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__1_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__1_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__1_n_4\,
      O(2) => \Waveform_reg[12]_i_1__1_n_5\,
      O(1) => \Waveform_reg[12]_i_1__1_n_6\,
      O(0) => \Waveform_reg[12]_i_1__1_n_7\,
      S(3) => \Waveform[12]_i_2__1_n_0\,
      S(2) => \Waveform[12]_i_3__1_n_0\,
      S(1) => \Waveform[12]_i_4__1_n_0\,
      S(0) => \Waveform[12]_i_5__1_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__1_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__1_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__1_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__1_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__1_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__1_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__1_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__1_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__1_n_4\,
      O(2) => \Waveform_reg[16]_i_1__1_n_5\,
      O(1) => \Waveform_reg[16]_i_1__1_n_6\,
      O(0) => \Waveform_reg[16]_i_1__1_n_7\,
      S(3) => \Waveform[16]_i_2__1_n_0\,
      S(2) => \Waveform[16]_i_3__1_n_0\,
      S(1) => \Waveform[16]_i_4__1_n_0\,
      S(0) => \Waveform[16]_i_5__1_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__1_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__1_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__1_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__1_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__1_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__1_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__1_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__1_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__1_n_4\,
      O(2) => \Waveform_reg[20]_i_1__1_n_5\,
      O(1) => \Waveform_reg[20]_i_1__1_n_6\,
      O(0) => \Waveform_reg[20]_i_1__1_n_7\,
      S(3) => \Waveform[20]_i_2__1_n_0\,
      S(2) => \Waveform[20]_i_3__1_n_0\,
      S(1) => \Waveform[20]_i_4__1_n_0\,
      S(0) => \Waveform[20]_i_5__1_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__1_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__1_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__1_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__1_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__1_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__1_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__1_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__1_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__1_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__1_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__1_n_4\,
      O(2) => \Waveform_reg[4]_i_1__1_n_5\,
      O(1) => \Waveform_reg[4]_i_1__1_n_6\,
      O(0) => \Waveform_reg[4]_i_1__1_n_7\,
      S(3) => \Waveform[4]_i_2__1_n_0\,
      S(2) => \Waveform[4]_i_3__1_n_0\,
      S(1) => \Waveform[4]_i_4__1_n_0\,
      S(0) => \Waveform[4]_i_5__1_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__1_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__1_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__1_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__1_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__1_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__1_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__1_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__1_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__1_n_4\,
      O(2) => \Waveform_reg[8]_i_1__1_n_5\,
      O(1) => \Waveform_reg[8]_i_1__1_n_6\,
      O(0) => \Waveform_reg[8]_i_1__1_n_7\,
      S(3) => \Waveform[8]_i_2__1_n_0\,
      S(2) => \Waveform[8]_i_3__1_n_0\,
      S(1) => \Waveform[8]_i_4__1_n_0\,
      S(0) => \Waveform[8]_i_5__1_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__1_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_41 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_41 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_41;

architecture STRUCTURE of system_Synth_0_0_WaveGen_41 is
  signal \Waveform[0]_i_2__28_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__28_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__28_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__28_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__28_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__28_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__28_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__28_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__28_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__28_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__28_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__28_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__28_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__28_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__28_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__28_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__28_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__28_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__28_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__28_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__28_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__28_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__28_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__28_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__28_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__28_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__28_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__28_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__28_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__28_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__28_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__28_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__28_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__28_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__28_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__28_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__28_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__28_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__28_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__28_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__28_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__28_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__28_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__28_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__28_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__28_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__28_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__28_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__28_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__28_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__28_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__28_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__28_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__28_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__28_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__28_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__28_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__28_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__28_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__28_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__28_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__28_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__28_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__28_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__28_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__28_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__28_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__28_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__28_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__28_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__28\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__28\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__28\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__28\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__28\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__28\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__28_n_0\
    );
\Waveform[0]_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__28_n_0\
    );
\Waveform[0]_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__28_n_0\
    );
\Waveform[0]_i_5__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__28_n_0\
    );
\Waveform[12]_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__28_n_0\
    );
\Waveform[12]_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__28_n_0\
    );
\Waveform[12]_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__28_n_0\
    );
\Waveform[12]_i_5__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__28_n_0\
    );
\Waveform[16]_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__28_n_0\
    );
\Waveform[16]_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__28_n_0\
    );
\Waveform[16]_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__28_n_0\
    );
\Waveform[16]_i_5__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__28_n_0\
    );
\Waveform[20]_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__28_n_0\
    );
\Waveform[20]_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__28_n_0\
    );
\Waveform[20]_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__28_n_0\
    );
\Waveform[20]_i_5__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__28_n_0\
    );
\Waveform[4]_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__28_n_0\
    );
\Waveform[4]_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__28_n_0\
    );
\Waveform[4]_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__28_n_0\
    );
\Waveform[4]_i_5__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__28_n_0\
    );
\Waveform[8]_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__28_n_0\
    );
\Waveform[8]_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__28_n_0\
    );
\Waveform[8]_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__28_n_0\
    );
\Waveform[8]_i_5__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__28_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__28_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__28_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__28_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__28_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__28_n_4\,
      O(2) => \Waveform_reg[0]_i_1__28_n_5\,
      O(1) => \Waveform_reg[0]_i_1__28_n_6\,
      O(0) => \Waveform_reg[0]_i_1__28_n_7\,
      S(3) => \Waveform[0]_i_2__28_n_0\,
      S(2) => \Waveform[0]_i_3__28_n_0\,
      S(1) => \Waveform[0]_i_4__28_n_0\,
      S(0) => \Waveform[0]_i_5__28_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__28_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__28_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__28_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__28\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__28_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__28_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__28_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__28_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__28_n_4\,
      O(2) => \Waveform_reg[12]_i_1__28_n_5\,
      O(1) => \Waveform_reg[12]_i_1__28_n_6\,
      O(0) => \Waveform_reg[12]_i_1__28_n_7\,
      S(3) => \Waveform[12]_i_2__28_n_0\,
      S(2) => \Waveform[12]_i_3__28_n_0\,
      S(1) => \Waveform[12]_i_4__28_n_0\,
      S(0) => \Waveform[12]_i_5__28_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__28_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__28_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__28_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__28_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__28\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__28_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__28_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__28_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__28_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__28_n_4\,
      O(2) => \Waveform_reg[16]_i_1__28_n_5\,
      O(1) => \Waveform_reg[16]_i_1__28_n_6\,
      O(0) => \Waveform_reg[16]_i_1__28_n_7\,
      S(3) => \Waveform[16]_i_2__28_n_0\,
      S(2) => \Waveform[16]_i_3__28_n_0\,
      S(1) => \Waveform[16]_i_4__28_n_0\,
      S(0) => \Waveform[16]_i_5__28_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__28_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__28_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__28_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__28_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__28_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__28\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__28_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__28_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__28_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__28_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__28_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__28_n_4\,
      O(2) => \Waveform_reg[20]_i_1__28_n_5\,
      O(1) => \Waveform_reg[20]_i_1__28_n_6\,
      O(0) => \Waveform_reg[20]_i_1__28_n_7\,
      S(3) => \Waveform[20]_i_2__28_n_0\,
      S(2) => \Waveform[20]_i_3__28_n_0\,
      S(1) => \Waveform[20]_i_4__28_n_0\,
      S(0) => \Waveform[20]_i_5__28_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__28_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__28_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__28_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__28_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__28_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__28_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__28\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__28_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__28_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__28_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__28_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__28_n_4\,
      O(2) => \Waveform_reg[4]_i_1__28_n_5\,
      O(1) => \Waveform_reg[4]_i_1__28_n_6\,
      O(0) => \Waveform_reg[4]_i_1__28_n_7\,
      S(3) => \Waveform[4]_i_2__28_n_0\,
      S(2) => \Waveform[4]_i_3__28_n_0\,
      S(1) => \Waveform[4]_i_4__28_n_0\,
      S(0) => \Waveform[4]_i_5__28_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__28_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__28_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__28_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__28_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__28\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__28_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__28_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__28_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__28_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__28_n_4\,
      O(2) => \Waveform_reg[8]_i_1__28_n_5\,
      O(1) => \Waveform_reg[8]_i_1__28_n_6\,
      O(0) => \Waveform_reg[8]_i_1__28_n_7\,
      S(3) => \Waveform[8]_i_2__28_n_0\,
      S(2) => \Waveform[8]_i_3__28_n_0\,
      S(1) => \Waveform[8]_i_4__28_n_0\,
      S(0) => \Waveform[8]_i_5__28_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__28_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_42 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_42 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_42;

architecture STRUCTURE of system_Synth_0_0_WaveGen_42 is
  signal \Waveform[0]_i_2__27_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__27_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__27_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__27_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__27_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__27_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__27_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__27_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__27_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__27_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__27_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__27_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__27_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__27_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__27_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__27_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__27_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__27_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__27_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__27_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__27_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__27_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__27_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__27_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__27_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__27_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__27_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__27_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__27_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__27_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__27_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__27_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__27_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__27_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__27_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__27_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__27_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__27_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__27_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__27_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__27_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__27_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__27_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__27_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__27_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__27_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__27_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__27_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__27_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__27_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__27_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__27_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__27_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__27_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__27_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__27_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__27_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__27_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__27_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__27_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__27_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__27_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__27_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__27_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__27_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__27_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__27_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__27_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__27_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__27_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__27\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__27\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__27\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__27\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__27\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__27\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__27_n_0\
    );
\Waveform[0]_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__27_n_0\
    );
\Waveform[0]_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__27_n_0\
    );
\Waveform[0]_i_5__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__27_n_0\
    );
\Waveform[12]_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__27_n_0\
    );
\Waveform[12]_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__27_n_0\
    );
\Waveform[12]_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__27_n_0\
    );
\Waveform[12]_i_5__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__27_n_0\
    );
\Waveform[16]_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__27_n_0\
    );
\Waveform[16]_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__27_n_0\
    );
\Waveform[16]_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__27_n_0\
    );
\Waveform[16]_i_5__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__27_n_0\
    );
\Waveform[20]_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__27_n_0\
    );
\Waveform[20]_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__27_n_0\
    );
\Waveform[20]_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__27_n_0\
    );
\Waveform[20]_i_5__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__27_n_0\
    );
\Waveform[22]_INST_0_i_375\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__27_n_0\
    );
\Waveform[4]_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__27_n_0\
    );
\Waveform[4]_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__27_n_0\
    );
\Waveform[4]_i_5__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__27_n_0\
    );
\Waveform[8]_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__27_n_0\
    );
\Waveform[8]_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__27_n_0\
    );
\Waveform[8]_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__27_n_0\
    );
\Waveform[8]_i_5__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__27_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__27_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__27_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__27_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__27_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__27_n_4\,
      O(2) => \Waveform_reg[0]_i_1__27_n_5\,
      O(1) => \Waveform_reg[0]_i_1__27_n_6\,
      O(0) => \Waveform_reg[0]_i_1__27_n_7\,
      S(3) => \Waveform[0]_i_2__27_n_0\,
      S(2) => \Waveform[0]_i_3__27_n_0\,
      S(1) => \Waveform[0]_i_4__27_n_0\,
      S(0) => \Waveform[0]_i_5__27_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__27_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__27_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__27_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__27\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__27_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__27_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__27_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__27_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__27_n_4\,
      O(2) => \Waveform_reg[12]_i_1__27_n_5\,
      O(1) => \Waveform_reg[12]_i_1__27_n_6\,
      O(0) => \Waveform_reg[12]_i_1__27_n_7\,
      S(3) => \Waveform[12]_i_2__27_n_0\,
      S(2) => \Waveform[12]_i_3__27_n_0\,
      S(1) => \Waveform[12]_i_4__27_n_0\,
      S(0) => \Waveform[12]_i_5__27_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__27_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__27_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__27_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__27_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__27\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__27_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__27_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__27_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__27_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__27_n_4\,
      O(2) => \Waveform_reg[16]_i_1__27_n_5\,
      O(1) => \Waveform_reg[16]_i_1__27_n_6\,
      O(0) => \Waveform_reg[16]_i_1__27_n_7\,
      S(3) => \Waveform[16]_i_2__27_n_0\,
      S(2) => \Waveform[16]_i_3__27_n_0\,
      S(1) => \Waveform[16]_i_4__27_n_0\,
      S(0) => \Waveform[16]_i_5__27_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__27_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__27_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__27_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__27_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__27_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__27\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__27_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__27_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__27_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__27_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__27_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__27_n_4\,
      O(2) => \Waveform_reg[20]_i_1__27_n_5\,
      O(1) => \Waveform_reg[20]_i_1__27_n_6\,
      O(0) => \Waveform_reg[20]_i_1__27_n_7\,
      S(3) => \Waveform[20]_i_2__27_n_0\,
      S(2) => \Waveform[20]_i_3__27_n_0\,
      S(1) => \Waveform[20]_i_4__27_n_0\,
      S(0) => \Waveform[20]_i_5__27_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__27_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__27_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__27_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__27_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__27_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__27_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__27\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__27_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__27_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__27_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__27_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__27_n_4\,
      O(2) => \Waveform_reg[4]_i_1__27_n_5\,
      O(1) => \Waveform_reg[4]_i_1__27_n_6\,
      O(0) => \Waveform_reg[4]_i_1__27_n_7\,
      S(3) => \Waveform[4]_i_2__27_n_0\,
      S(2) => \Waveform[4]_i_3__27_n_0\,
      S(1) => \Waveform[4]_i_4__27_n_0\,
      S(0) => \Waveform[4]_i_5__27_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__27_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__27_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__27_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__27_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__27\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__27_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__27_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__27_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__27_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__27_n_4\,
      O(2) => \Waveform_reg[8]_i_1__27_n_5\,
      O(1) => \Waveform_reg[8]_i_1__27_n_6\,
      O(0) => \Waveform_reg[8]_i_1__27_n_7\,
      S(3) => \Waveform[8]_i_2__27_n_0\,
      S(2) => \Waveform[8]_i_3__27_n_0\,
      S(1) => \Waveform[8]_i_4__27_n_0\,
      S(0) => \Waveform[8]_i_5__27_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__27_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_43 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_43 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_43;

architecture STRUCTURE of system_Synth_0_0_WaveGen_43 is
  signal \Waveform[0]_i_2__26_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__26_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__26_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__26_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__26_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__26_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__26_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__26_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__26_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__26_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__26_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__26_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__26_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__26_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__26_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__26_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__26_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__26_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__26_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__26_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__26_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__26_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__26_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__26_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__26_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__26_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__26_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__26_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__26_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__26_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__26_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__26_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__26_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__26_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__26_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__26_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__26_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__26_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__26_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__26_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__26_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__26_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__26_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__26_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__26_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__26_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__26_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__26_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__26_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__26_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__26_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__26_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__26_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__26_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__26_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__26_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__26_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__26_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__26_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__26_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__26_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__26_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__26_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__26_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__26_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__26_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__26_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__26_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__26_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__26_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__26_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__26\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__26\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__26\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__26\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__26\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__26\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__26_n_0\
    );
\Waveform[0]_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__26_n_0\
    );
\Waveform[0]_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__26_n_0\
    );
\Waveform[0]_i_5__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__26_n_0\
    );
\Waveform[12]_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__26_n_0\
    );
\Waveform[12]_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__26_n_0\
    );
\Waveform[12]_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__26_n_0\
    );
\Waveform[12]_i_5__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__26_n_0\
    );
\Waveform[16]_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__26_n_0\
    );
\Waveform[16]_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__26_n_0\
    );
\Waveform[16]_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__26_n_0\
    );
\Waveform[16]_i_5__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__26_n_0\
    );
\Waveform[20]_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__26_n_0\
    );
\Waveform[20]_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__26_n_0\
    );
\Waveform[20]_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__26_n_0\
    );
\Waveform[20]_i_5__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__26_n_0\
    );
\Waveform[22]_INST_0_i_385\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__26_n_0\
    );
\Waveform[4]_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__26_n_0\
    );
\Waveform[4]_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__26_n_0\
    );
\Waveform[4]_i_5__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__26_n_0\
    );
\Waveform[8]_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__26_n_0\
    );
\Waveform[8]_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__26_n_0\
    );
\Waveform[8]_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__26_n_0\
    );
\Waveform[8]_i_5__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__26_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__26_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__26_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__26_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__26_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__26_n_4\,
      O(2) => \Waveform_reg[0]_i_1__26_n_5\,
      O(1) => \Waveform_reg[0]_i_1__26_n_6\,
      O(0) => \Waveform_reg[0]_i_1__26_n_7\,
      S(3) => \Waveform[0]_i_2__26_n_0\,
      S(2) => \Waveform[0]_i_3__26_n_0\,
      S(1) => \Waveform[0]_i_4__26_n_0\,
      S(0) => \Waveform[0]_i_5__26_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__26_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__26_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__26_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__26\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__26_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__26_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__26_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__26_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__26_n_4\,
      O(2) => \Waveform_reg[12]_i_1__26_n_5\,
      O(1) => \Waveform_reg[12]_i_1__26_n_6\,
      O(0) => \Waveform_reg[12]_i_1__26_n_7\,
      S(3) => \Waveform[12]_i_2__26_n_0\,
      S(2) => \Waveform[12]_i_3__26_n_0\,
      S(1) => \Waveform[12]_i_4__26_n_0\,
      S(0) => \Waveform[12]_i_5__26_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__26_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__26_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__26_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__26_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__26\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__26_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__26_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__26_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__26_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__26_n_4\,
      O(2) => \Waveform_reg[16]_i_1__26_n_5\,
      O(1) => \Waveform_reg[16]_i_1__26_n_6\,
      O(0) => \Waveform_reg[16]_i_1__26_n_7\,
      S(3) => \Waveform[16]_i_2__26_n_0\,
      S(2) => \Waveform[16]_i_3__26_n_0\,
      S(1) => \Waveform[16]_i_4__26_n_0\,
      S(0) => \Waveform[16]_i_5__26_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__26_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__26_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__26_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__26_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__26_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__26\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__26_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__26_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__26_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__26_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__26_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__26_n_4\,
      O(2) => \Waveform_reg[20]_i_1__26_n_5\,
      O(1) => \Waveform_reg[20]_i_1__26_n_6\,
      O(0) => \Waveform_reg[20]_i_1__26_n_7\,
      S(3) => \Waveform[20]_i_2__26_n_0\,
      S(2) => \Waveform[20]_i_3__26_n_0\,
      S(1) => \Waveform[20]_i_4__26_n_0\,
      S(0) => \Waveform[20]_i_5__26_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__26_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__26_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__26_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__26_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__26_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__26_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__26\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__26_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__26_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__26_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__26_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__26_n_4\,
      O(2) => \Waveform_reg[4]_i_1__26_n_5\,
      O(1) => \Waveform_reg[4]_i_1__26_n_6\,
      O(0) => \Waveform_reg[4]_i_1__26_n_7\,
      S(3) => \Waveform[4]_i_2__26_n_0\,
      S(2) => \Waveform[4]_i_3__26_n_0\,
      S(1) => \Waveform[4]_i_4__26_n_0\,
      S(0) => \Waveform[4]_i_5__26_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__26_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__26_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__26_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__26_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__26\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__26_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__26_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__26_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__26_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__26_n_4\,
      O(2) => \Waveform_reg[8]_i_1__26_n_5\,
      O(1) => \Waveform_reg[8]_i_1__26_n_6\,
      O(0) => \Waveform_reg[8]_i_1__26_n_7\,
      S(3) => \Waveform[8]_i_2__26_n_0\,
      S(2) => \Waveform[8]_i_3__26_n_0\,
      S(1) => \Waveform[8]_i_4__26_n_0\,
      S(0) => \Waveform[8]_i_5__26_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__26_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_44 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_44 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_44;

architecture STRUCTURE of system_Synth_0_0_WaveGen_44 is
  signal \Waveform[0]_i_2__25_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__25_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__25_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__25_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__25_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__25_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__25_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__25_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__25_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__25_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__25_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__25_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__25_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__25_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__25_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__25_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__25_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__25_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__25_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__25_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__25_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__25_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__25_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__25_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__25_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__25_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__25_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__25_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__25_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__25_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__25_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__25_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__25_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__25_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__25_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__25_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__25_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__25_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__25_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__25_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__25_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__25_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__25_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__25_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__25_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__25_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__25_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__25_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__25_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__25_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__25_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__25_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__25_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__25_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__25_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__25_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__25_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__25_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__25_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__25_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__25_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__25_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__25_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__25_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__25_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__25_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__25_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__25_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__25_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__25_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__25\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__25\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__25\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__25\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__25\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__25\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__25_n_0\
    );
\Waveform[0]_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__25_n_0\
    );
\Waveform[0]_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__25_n_0\
    );
\Waveform[0]_i_5__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__25_n_0\
    );
\Waveform[12]_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__25_n_0\
    );
\Waveform[12]_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__25_n_0\
    );
\Waveform[12]_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__25_n_0\
    );
\Waveform[12]_i_5__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__25_n_0\
    );
\Waveform[16]_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__25_n_0\
    );
\Waveform[16]_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__25_n_0\
    );
\Waveform[16]_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__25_n_0\
    );
\Waveform[16]_i_5__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__25_n_0\
    );
\Waveform[20]_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__25_n_0\
    );
\Waveform[20]_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__25_n_0\
    );
\Waveform[20]_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__25_n_0\
    );
\Waveform[20]_i_5__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__25_n_0\
    );
\Waveform[4]_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__25_n_0\
    );
\Waveform[4]_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__25_n_0\
    );
\Waveform[4]_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__25_n_0\
    );
\Waveform[4]_i_5__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__25_n_0\
    );
\Waveform[8]_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__25_n_0\
    );
\Waveform[8]_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__25_n_0\
    );
\Waveform[8]_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__25_n_0\
    );
\Waveform[8]_i_5__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__25_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__25_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__25_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__25_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__25_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__25_n_4\,
      O(2) => \Waveform_reg[0]_i_1__25_n_5\,
      O(1) => \Waveform_reg[0]_i_1__25_n_6\,
      O(0) => \Waveform_reg[0]_i_1__25_n_7\,
      S(3) => \Waveform[0]_i_2__25_n_0\,
      S(2) => \Waveform[0]_i_3__25_n_0\,
      S(1) => \Waveform[0]_i_4__25_n_0\,
      S(0) => \Waveform[0]_i_5__25_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__25_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__25_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__25_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__25_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__25_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__25_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__25_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__25_n_4\,
      O(2) => \Waveform_reg[12]_i_1__25_n_5\,
      O(1) => \Waveform_reg[12]_i_1__25_n_6\,
      O(0) => \Waveform_reg[12]_i_1__25_n_7\,
      S(3) => \Waveform[12]_i_2__25_n_0\,
      S(2) => \Waveform[12]_i_3__25_n_0\,
      S(1) => \Waveform[12]_i_4__25_n_0\,
      S(0) => \Waveform[12]_i_5__25_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__25_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__25_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__25_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__25_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__25_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__25_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__25_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__25_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__25_n_4\,
      O(2) => \Waveform_reg[16]_i_1__25_n_5\,
      O(1) => \Waveform_reg[16]_i_1__25_n_6\,
      O(0) => \Waveform_reg[16]_i_1__25_n_7\,
      S(3) => \Waveform[16]_i_2__25_n_0\,
      S(2) => \Waveform[16]_i_3__25_n_0\,
      S(1) => \Waveform[16]_i_4__25_n_0\,
      S(0) => \Waveform[16]_i_5__25_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__25_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__25_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__25_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__25_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__25_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__25_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__25_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__25_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__25_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__25_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__25_n_4\,
      O(2) => \Waveform_reg[20]_i_1__25_n_5\,
      O(1) => \Waveform_reg[20]_i_1__25_n_6\,
      O(0) => \Waveform_reg[20]_i_1__25_n_7\,
      S(3) => \Waveform[20]_i_2__25_n_0\,
      S(2) => \Waveform[20]_i_3__25_n_0\,
      S(1) => \Waveform[20]_i_4__25_n_0\,
      S(0) => \Waveform[20]_i_5__25_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__25_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__25_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__25_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__25_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__25_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__25_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__25_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__25_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__25_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__25_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__25_n_4\,
      O(2) => \Waveform_reg[4]_i_1__25_n_5\,
      O(1) => \Waveform_reg[4]_i_1__25_n_6\,
      O(0) => \Waveform_reg[4]_i_1__25_n_7\,
      S(3) => \Waveform[4]_i_2__25_n_0\,
      S(2) => \Waveform[4]_i_3__25_n_0\,
      S(1) => \Waveform[4]_i_4__25_n_0\,
      S(0) => \Waveform[4]_i_5__25_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__25_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__25_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__25_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__25_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__25_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__25_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__25_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__25_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__25_n_4\,
      O(2) => \Waveform_reg[8]_i_1__25_n_5\,
      O(1) => \Waveform_reg[8]_i_1__25_n_6\,
      O(0) => \Waveform_reg[8]_i_1__25_n_7\,
      S(3) => \Waveform[8]_i_2__25_n_0\,
      S(2) => \Waveform[8]_i_3__25_n_0\,
      S(1) => \Waveform[8]_i_4__25_n_0\,
      S(0) => \Waveform[8]_i_5__25_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__25_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_45 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_45 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_45;

architecture STRUCTURE of system_Synth_0_0_WaveGen_45 is
  signal \Waveform[0]_i_2__24_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__24_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__24_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__24_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__24_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__24_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__24_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__24_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__24_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__24_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__24_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__24_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__24_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__24_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__24_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__24_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__24_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__24_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__24_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__24_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__24_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__24_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__24_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__24_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__24_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__24_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__24_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__24_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__24_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__24_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__24_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__24_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__24_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__24_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__24_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__24_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__24_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__24_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__24_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__24_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__24_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__24_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__24_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__24_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__24_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__24_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__24_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__24_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__24_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__24_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__24_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__24_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__24_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__24_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__24_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__24_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__24_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__24_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__24_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__24_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__24_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__24_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__24_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__24_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__24_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__24_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__24_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__24_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__24_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__24_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__24\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__24\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__24\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__24\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__24\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__24\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__24_n_0\
    );
\Waveform[0]_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__24_n_0\
    );
\Waveform[0]_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__24_n_0\
    );
\Waveform[0]_i_5__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__24_n_0\
    );
\Waveform[12]_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__24_n_0\
    );
\Waveform[12]_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__24_n_0\
    );
\Waveform[12]_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__24_n_0\
    );
\Waveform[12]_i_5__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__24_n_0\
    );
\Waveform[16]_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__24_n_0\
    );
\Waveform[16]_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__24_n_0\
    );
\Waveform[16]_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__24_n_0\
    );
\Waveform[16]_i_5__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__24_n_0\
    );
\Waveform[20]_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__24_n_0\
    );
\Waveform[20]_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__24_n_0\
    );
\Waveform[20]_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__24_n_0\
    );
\Waveform[20]_i_5__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__24_n_0\
    );
\Waveform[22]_INST_0_i_373\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__24_n_0\
    );
\Waveform[4]_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__24_n_0\
    );
\Waveform[4]_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__24_n_0\
    );
\Waveform[4]_i_5__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__24_n_0\
    );
\Waveform[8]_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__24_n_0\
    );
\Waveform[8]_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__24_n_0\
    );
\Waveform[8]_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__24_n_0\
    );
\Waveform[8]_i_5__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__24_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__24_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__24_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__24_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__24_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__24_n_4\,
      O(2) => \Waveform_reg[0]_i_1__24_n_5\,
      O(1) => \Waveform_reg[0]_i_1__24_n_6\,
      O(0) => \Waveform_reg[0]_i_1__24_n_7\,
      S(3) => \Waveform[0]_i_2__24_n_0\,
      S(2) => \Waveform[0]_i_3__24_n_0\,
      S(1) => \Waveform[0]_i_4__24_n_0\,
      S(0) => \Waveform[0]_i_5__24_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__24_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__24_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__24_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__24_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__24_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__24_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__24_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__24_n_4\,
      O(2) => \Waveform_reg[12]_i_1__24_n_5\,
      O(1) => \Waveform_reg[12]_i_1__24_n_6\,
      O(0) => \Waveform_reg[12]_i_1__24_n_7\,
      S(3) => \Waveform[12]_i_2__24_n_0\,
      S(2) => \Waveform[12]_i_3__24_n_0\,
      S(1) => \Waveform[12]_i_4__24_n_0\,
      S(0) => \Waveform[12]_i_5__24_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__24_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__24_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__24_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__24_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__24_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__24_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__24_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__24_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__24_n_4\,
      O(2) => \Waveform_reg[16]_i_1__24_n_5\,
      O(1) => \Waveform_reg[16]_i_1__24_n_6\,
      O(0) => \Waveform_reg[16]_i_1__24_n_7\,
      S(3) => \Waveform[16]_i_2__24_n_0\,
      S(2) => \Waveform[16]_i_3__24_n_0\,
      S(1) => \Waveform[16]_i_4__24_n_0\,
      S(0) => \Waveform[16]_i_5__24_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__24_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__24_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__24_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__24_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__24_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__24_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__24_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__24_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__24_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__24_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__24_n_4\,
      O(2) => \Waveform_reg[20]_i_1__24_n_5\,
      O(1) => \Waveform_reg[20]_i_1__24_n_6\,
      O(0) => \Waveform_reg[20]_i_1__24_n_7\,
      S(3) => \Waveform[20]_i_2__24_n_0\,
      S(2) => \Waveform[20]_i_3__24_n_0\,
      S(1) => \Waveform[20]_i_4__24_n_0\,
      S(0) => \Waveform[20]_i_5__24_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__24_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__24_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__24_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__24_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__24_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__24_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__24_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__24_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__24_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__24_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__24_n_4\,
      O(2) => \Waveform_reg[4]_i_1__24_n_5\,
      O(1) => \Waveform_reg[4]_i_1__24_n_6\,
      O(0) => \Waveform_reg[4]_i_1__24_n_7\,
      S(3) => \Waveform[4]_i_2__24_n_0\,
      S(2) => \Waveform[4]_i_3__24_n_0\,
      S(1) => \Waveform[4]_i_4__24_n_0\,
      S(0) => \Waveform[4]_i_5__24_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__24_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__24_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__24_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__24_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__24_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__24_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__24_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__24_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__24_n_4\,
      O(2) => \Waveform_reg[8]_i_1__24_n_5\,
      O(1) => \Waveform_reg[8]_i_1__24_n_6\,
      O(0) => \Waveform_reg[8]_i_1__24_n_7\,
      S(3) => \Waveform[8]_i_2__24_n_0\,
      S(2) => \Waveform[8]_i_3__24_n_0\,
      S(1) => \Waveform[8]_i_4__24_n_0\,
      S(0) => \Waveform[8]_i_5__24_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__24_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_46 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_46 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_46;

architecture STRUCTURE of system_Synth_0_0_WaveGen_46 is
  signal \Waveform[0]_i_2__23_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__23_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__23_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__23_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__23_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__23_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__23_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__23_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__23_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__23_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__23_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__23_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__23_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__23_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__23_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__23_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__23_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__23_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__23_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__23_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__23_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__23_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__23_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__23_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__23_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__23_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__23_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__23_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__23_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__23_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__23_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__23_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__23_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__23_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__23_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__23_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__23_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__23_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__23_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__23_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__23_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__23_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__23_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__23_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__23_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__23_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__23_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__23_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__23_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__23_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__23_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__23_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__23_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__23_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__23_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__23_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__23_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__23_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__23_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__23_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__23_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__23_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__23_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__23_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__23_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__23_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__23_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__23_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__23_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__23_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__23\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__23\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__23\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__23\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__23\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__23\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__23_n_0\
    );
\Waveform[0]_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__23_n_0\
    );
\Waveform[0]_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__23_n_0\
    );
\Waveform[0]_i_5__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__23_n_0\
    );
\Waveform[12]_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__23_n_0\
    );
\Waveform[12]_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__23_n_0\
    );
\Waveform[12]_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__23_n_0\
    );
\Waveform[12]_i_5__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__23_n_0\
    );
\Waveform[16]_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__23_n_0\
    );
\Waveform[16]_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__23_n_0\
    );
\Waveform[16]_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__23_n_0\
    );
\Waveform[16]_i_5__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__23_n_0\
    );
\Waveform[20]_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__23_n_0\
    );
\Waveform[20]_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__23_n_0\
    );
\Waveform[20]_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__23_n_0\
    );
\Waveform[20]_i_5__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__23_n_0\
    );
\Waveform[22]_INST_0_i_377\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__23_n_0\
    );
\Waveform[4]_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__23_n_0\
    );
\Waveform[4]_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__23_n_0\
    );
\Waveform[4]_i_5__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__23_n_0\
    );
\Waveform[8]_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__23_n_0\
    );
\Waveform[8]_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__23_n_0\
    );
\Waveform[8]_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__23_n_0\
    );
\Waveform[8]_i_5__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__23_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__23_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__23_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__23_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__23_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__23_n_4\,
      O(2) => \Waveform_reg[0]_i_1__23_n_5\,
      O(1) => \Waveform_reg[0]_i_1__23_n_6\,
      O(0) => \Waveform_reg[0]_i_1__23_n_7\,
      S(3) => \Waveform[0]_i_2__23_n_0\,
      S(2) => \Waveform[0]_i_3__23_n_0\,
      S(1) => \Waveform[0]_i_4__23_n_0\,
      S(0) => \Waveform[0]_i_5__23_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__23_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__23_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__23_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__23_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__23_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__23_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__23_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__23_n_4\,
      O(2) => \Waveform_reg[12]_i_1__23_n_5\,
      O(1) => \Waveform_reg[12]_i_1__23_n_6\,
      O(0) => \Waveform_reg[12]_i_1__23_n_7\,
      S(3) => \Waveform[12]_i_2__23_n_0\,
      S(2) => \Waveform[12]_i_3__23_n_0\,
      S(1) => \Waveform[12]_i_4__23_n_0\,
      S(0) => \Waveform[12]_i_5__23_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__23_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__23_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__23_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__23_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__23_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__23_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__23_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__23_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__23_n_4\,
      O(2) => \Waveform_reg[16]_i_1__23_n_5\,
      O(1) => \Waveform_reg[16]_i_1__23_n_6\,
      O(0) => \Waveform_reg[16]_i_1__23_n_7\,
      S(3) => \Waveform[16]_i_2__23_n_0\,
      S(2) => \Waveform[16]_i_3__23_n_0\,
      S(1) => \Waveform[16]_i_4__23_n_0\,
      S(0) => \Waveform[16]_i_5__23_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__23_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__23_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__23_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__23_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__23_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__23_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__23_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__23_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__23_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__23_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__23_n_4\,
      O(2) => \Waveform_reg[20]_i_1__23_n_5\,
      O(1) => \Waveform_reg[20]_i_1__23_n_6\,
      O(0) => \Waveform_reg[20]_i_1__23_n_7\,
      S(3) => \Waveform[20]_i_2__23_n_0\,
      S(2) => \Waveform[20]_i_3__23_n_0\,
      S(1) => \Waveform[20]_i_4__23_n_0\,
      S(0) => \Waveform[20]_i_5__23_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__23_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__23_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__23_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__23_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__23_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__23_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__23_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__23_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__23_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__23_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__23_n_4\,
      O(2) => \Waveform_reg[4]_i_1__23_n_5\,
      O(1) => \Waveform_reg[4]_i_1__23_n_6\,
      O(0) => \Waveform_reg[4]_i_1__23_n_7\,
      S(3) => \Waveform[4]_i_2__23_n_0\,
      S(2) => \Waveform[4]_i_3__23_n_0\,
      S(1) => \Waveform[4]_i_4__23_n_0\,
      S(0) => \Waveform[4]_i_5__23_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__23_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__23_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__23_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__23_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__23_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__23_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__23_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__23_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__23_n_4\,
      O(2) => \Waveform_reg[8]_i_1__23_n_5\,
      O(1) => \Waveform_reg[8]_i_1__23_n_6\,
      O(0) => \Waveform_reg[8]_i_1__23_n_7\,
      S(3) => \Waveform[8]_i_2__23_n_0\,
      S(2) => \Waveform[8]_i_3__23_n_0\,
      S(1) => \Waveform[8]_i_4__23_n_0\,
      S(0) => \Waveform[8]_i_5__23_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__23_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_47 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_47 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_47;

architecture STRUCTURE of system_Synth_0_0_WaveGen_47 is
  signal \Waveform[0]_i_2__22_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__22_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__22_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__22_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__22_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__22_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__22_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__22_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__22_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__22_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__22_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__22_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__22_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__22_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__22_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__22_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__22_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__22_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__22_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__22_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__22_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__22_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__22_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__22_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__22_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__22_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__22_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__22_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__22_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__22_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__22_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__22_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__22_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__22_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__22_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__22_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__22_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__22_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__22_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__22_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__22_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__22_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__22_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__22_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__22_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__22_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__22_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__22_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__22_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__22_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__22_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__22_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__22_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__22_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__22_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__22_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__22_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__22_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__22_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__22_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__22_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__22_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__22_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__22_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__22_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__22_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__22_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__22_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__22_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__22_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__22\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__22\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__22\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__22\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__22\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__22\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__22_n_0\
    );
\Waveform[0]_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__22_n_0\
    );
\Waveform[0]_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__22_n_0\
    );
\Waveform[0]_i_5__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__22_n_0\
    );
\Waveform[12]_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__22_n_0\
    );
\Waveform[12]_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__22_n_0\
    );
\Waveform[12]_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__22_n_0\
    );
\Waveform[12]_i_5__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__22_n_0\
    );
\Waveform[16]_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__22_n_0\
    );
\Waveform[16]_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__22_n_0\
    );
\Waveform[16]_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__22_n_0\
    );
\Waveform[16]_i_5__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__22_n_0\
    );
\Waveform[20]_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__22_n_0\
    );
\Waveform[20]_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__22_n_0\
    );
\Waveform[20]_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__22_n_0\
    );
\Waveform[20]_i_5__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__22_n_0\
    );
\Waveform[4]_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__22_n_0\
    );
\Waveform[4]_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__22_n_0\
    );
\Waveform[4]_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__22_n_0\
    );
\Waveform[4]_i_5__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__22_n_0\
    );
\Waveform[8]_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__22_n_0\
    );
\Waveform[8]_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__22_n_0\
    );
\Waveform[8]_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__22_n_0\
    );
\Waveform[8]_i_5__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__22_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__22_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__22_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__22_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__22_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__22_n_4\,
      O(2) => \Waveform_reg[0]_i_1__22_n_5\,
      O(1) => \Waveform_reg[0]_i_1__22_n_6\,
      O(0) => \Waveform_reg[0]_i_1__22_n_7\,
      S(3) => \Waveform[0]_i_2__22_n_0\,
      S(2) => \Waveform[0]_i_3__22_n_0\,
      S(1) => \Waveform[0]_i_4__22_n_0\,
      S(0) => \Waveform[0]_i_5__22_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__22_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__22_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__22_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__22_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__22_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__22_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__22_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__22_n_4\,
      O(2) => \Waveform_reg[12]_i_1__22_n_5\,
      O(1) => \Waveform_reg[12]_i_1__22_n_6\,
      O(0) => \Waveform_reg[12]_i_1__22_n_7\,
      S(3) => \Waveform[12]_i_2__22_n_0\,
      S(2) => \Waveform[12]_i_3__22_n_0\,
      S(1) => \Waveform[12]_i_4__22_n_0\,
      S(0) => \Waveform[12]_i_5__22_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__22_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__22_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__22_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__22_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__22_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__22_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__22_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__22_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__22_n_4\,
      O(2) => \Waveform_reg[16]_i_1__22_n_5\,
      O(1) => \Waveform_reg[16]_i_1__22_n_6\,
      O(0) => \Waveform_reg[16]_i_1__22_n_7\,
      S(3) => \Waveform[16]_i_2__22_n_0\,
      S(2) => \Waveform[16]_i_3__22_n_0\,
      S(1) => \Waveform[16]_i_4__22_n_0\,
      S(0) => \Waveform[16]_i_5__22_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__22_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__22_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__22_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__22_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__22_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__22_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__22_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__22_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__22_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__22_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__22_n_4\,
      O(2) => \Waveform_reg[20]_i_1__22_n_5\,
      O(1) => \Waveform_reg[20]_i_1__22_n_6\,
      O(0) => \Waveform_reg[20]_i_1__22_n_7\,
      S(3) => \Waveform[20]_i_2__22_n_0\,
      S(2) => \Waveform[20]_i_3__22_n_0\,
      S(1) => \Waveform[20]_i_4__22_n_0\,
      S(0) => \Waveform[20]_i_5__22_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__22_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__22_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__22_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__22_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__22_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__22_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__22_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__22_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__22_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__22_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__22_n_4\,
      O(2) => \Waveform_reg[4]_i_1__22_n_5\,
      O(1) => \Waveform_reg[4]_i_1__22_n_6\,
      O(0) => \Waveform_reg[4]_i_1__22_n_7\,
      S(3) => \Waveform[4]_i_2__22_n_0\,
      S(2) => \Waveform[4]_i_3__22_n_0\,
      S(1) => \Waveform[4]_i_4__22_n_0\,
      S(0) => \Waveform[4]_i_5__22_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__22_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__22_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__22_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__22_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__22_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__22_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__22_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__22_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__22_n_4\,
      O(2) => \Waveform_reg[8]_i_1__22_n_5\,
      O(1) => \Waveform_reg[8]_i_1__22_n_6\,
      O(0) => \Waveform_reg[8]_i_1__22_n_7\,
      S(3) => \Waveform[8]_i_2__22_n_0\,
      S(2) => \Waveform[8]_i_3__22_n_0\,
      S(1) => \Waveform[8]_i_4__22_n_0\,
      S(0) => \Waveform[8]_i_5__22_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__22_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_48 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_48 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_48;

architecture STRUCTURE of system_Synth_0_0_WaveGen_48 is
  signal \Waveform[0]_i_2__21_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__21_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__21_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__21_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__21_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__21_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__21_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__21_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__21_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__21_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__21_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__21_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__21_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__21_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__21_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__21_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__21_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__21_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__21_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__21_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__21_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__21_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__21_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__21_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__21_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__21_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__21_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__21_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__21_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__21_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__21_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__21_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__21_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__21_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__21_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__21_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__21_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__21_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__21_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__21_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__21_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__21_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__21_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__21_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__21_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__21_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__21_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__21_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__21_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__21_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__21_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__21_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__21_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__21_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__21_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__21_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__21_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__21_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__21_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__21_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__21_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__21_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__21_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__21_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__21_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__21_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__21_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__21_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__21_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__21_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__21\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__21\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__21\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__21\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__21\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__21\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__21_n_0\
    );
\Waveform[0]_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__21_n_0\
    );
\Waveform[0]_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__21_n_0\
    );
\Waveform[0]_i_5__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__21_n_0\
    );
\Waveform[12]_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__21_n_0\
    );
\Waveform[12]_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__21_n_0\
    );
\Waveform[12]_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__21_n_0\
    );
\Waveform[12]_i_5__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__21_n_0\
    );
\Waveform[16]_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__21_n_0\
    );
\Waveform[16]_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__21_n_0\
    );
\Waveform[16]_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__21_n_0\
    );
\Waveform[16]_i_5__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__21_n_0\
    );
\Waveform[20]_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__21_n_0\
    );
\Waveform[20]_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__21_n_0\
    );
\Waveform[20]_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__21_n_0\
    );
\Waveform[20]_i_5__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__21_n_0\
    );
\Waveform[22]_INST_0_i_371\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__21_n_0\
    );
\Waveform[4]_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__21_n_0\
    );
\Waveform[4]_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__21_n_0\
    );
\Waveform[4]_i_5__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__21_n_0\
    );
\Waveform[8]_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__21_n_0\
    );
\Waveform[8]_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__21_n_0\
    );
\Waveform[8]_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__21_n_0\
    );
\Waveform[8]_i_5__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__21_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__21_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__21_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__21_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__21_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__21_n_4\,
      O(2) => \Waveform_reg[0]_i_1__21_n_5\,
      O(1) => \Waveform_reg[0]_i_1__21_n_6\,
      O(0) => \Waveform_reg[0]_i_1__21_n_7\,
      S(3) => \Waveform[0]_i_2__21_n_0\,
      S(2) => \Waveform[0]_i_3__21_n_0\,
      S(1) => \Waveform[0]_i_4__21_n_0\,
      S(0) => \Waveform[0]_i_5__21_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__21_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__21_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__21_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__21_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__21_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__21_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__21_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__21_n_4\,
      O(2) => \Waveform_reg[12]_i_1__21_n_5\,
      O(1) => \Waveform_reg[12]_i_1__21_n_6\,
      O(0) => \Waveform_reg[12]_i_1__21_n_7\,
      S(3) => \Waveform[12]_i_2__21_n_0\,
      S(2) => \Waveform[12]_i_3__21_n_0\,
      S(1) => \Waveform[12]_i_4__21_n_0\,
      S(0) => \Waveform[12]_i_5__21_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__21_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__21_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__21_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__21_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__21_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__21_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__21_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__21_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__21_n_4\,
      O(2) => \Waveform_reg[16]_i_1__21_n_5\,
      O(1) => \Waveform_reg[16]_i_1__21_n_6\,
      O(0) => \Waveform_reg[16]_i_1__21_n_7\,
      S(3) => \Waveform[16]_i_2__21_n_0\,
      S(2) => \Waveform[16]_i_3__21_n_0\,
      S(1) => \Waveform[16]_i_4__21_n_0\,
      S(0) => \Waveform[16]_i_5__21_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__21_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__21_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__21_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__21_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__21_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__21_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__21_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__21_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__21_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__21_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__21_n_4\,
      O(2) => \Waveform_reg[20]_i_1__21_n_5\,
      O(1) => \Waveform_reg[20]_i_1__21_n_6\,
      O(0) => \Waveform_reg[20]_i_1__21_n_7\,
      S(3) => \Waveform[20]_i_2__21_n_0\,
      S(2) => \Waveform[20]_i_3__21_n_0\,
      S(1) => \Waveform[20]_i_4__21_n_0\,
      S(0) => \Waveform[20]_i_5__21_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__21_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__21_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__21_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__21_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__21_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__21_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__21_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__21_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__21_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__21_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__21_n_4\,
      O(2) => \Waveform_reg[4]_i_1__21_n_5\,
      O(1) => \Waveform_reg[4]_i_1__21_n_6\,
      O(0) => \Waveform_reg[4]_i_1__21_n_7\,
      S(3) => \Waveform[4]_i_2__21_n_0\,
      S(2) => \Waveform[4]_i_3__21_n_0\,
      S(1) => \Waveform[4]_i_4__21_n_0\,
      S(0) => \Waveform[4]_i_5__21_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__21_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__21_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__21_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__21_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__21_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__21_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__21_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__21_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__21_n_4\,
      O(2) => \Waveform_reg[8]_i_1__21_n_5\,
      O(1) => \Waveform_reg[8]_i_1__21_n_6\,
      O(0) => \Waveform_reg[8]_i_1__21_n_7\,
      S(3) => \Waveform[8]_i_2__21_n_0\,
      S(2) => \Waveform[8]_i_3__21_n_0\,
      S(1) => \Waveform[8]_i_4__21_n_0\,
      S(0) => \Waveform[8]_i_5__21_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__21_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_49 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_49 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_49;

architecture STRUCTURE of system_Synth_0_0_WaveGen_49 is
  signal \Waveform[0]_i_2__20_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__20_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__20_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__20_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__20_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__20_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__20_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__20_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__20_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__20_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__20_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__20_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__20_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__20_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__20_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__20_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__20_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__20_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__20_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__20_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__20_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__20_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__20_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__20_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__20_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__20_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__20_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__20_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__20_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__20_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__20_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__20_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__20_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__20_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__20_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__20_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__20_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__20_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__20_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__20_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__20_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__20_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__20_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__20_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__20_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__20_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__20_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__20_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__20_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__20_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__20_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__20_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__20_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__20_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__20_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__20_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__20_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__20_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__20_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__20_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__20_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__20_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__20_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__20_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__20_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__20_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__20_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__20_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__20_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__20_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__20\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__20\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__20\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__20\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__20\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__20\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__20_n_0\
    );
\Waveform[0]_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__20_n_0\
    );
\Waveform[0]_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__20_n_0\
    );
\Waveform[0]_i_5__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__20_n_0\
    );
\Waveform[12]_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__20_n_0\
    );
\Waveform[12]_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__20_n_0\
    );
\Waveform[12]_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__20_n_0\
    );
\Waveform[12]_i_5__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__20_n_0\
    );
\Waveform[16]_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__20_n_0\
    );
\Waveform[16]_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__20_n_0\
    );
\Waveform[16]_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__20_n_0\
    );
\Waveform[16]_i_5__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__20_n_0\
    );
\Waveform[20]_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__20_n_0\
    );
\Waveform[20]_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__20_n_0\
    );
\Waveform[20]_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__20_n_0\
    );
\Waveform[20]_i_5__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__20_n_0\
    );
\Waveform[22]_INST_0_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__20_n_0\
    );
\Waveform[4]_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__20_n_0\
    );
\Waveform[4]_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__20_n_0\
    );
\Waveform[4]_i_5__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__20_n_0\
    );
\Waveform[8]_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__20_n_0\
    );
\Waveform[8]_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__20_n_0\
    );
\Waveform[8]_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__20_n_0\
    );
\Waveform[8]_i_5__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__20_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__20_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__20_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__20_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__20_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__20_n_4\,
      O(2) => \Waveform_reg[0]_i_1__20_n_5\,
      O(1) => \Waveform_reg[0]_i_1__20_n_6\,
      O(0) => \Waveform_reg[0]_i_1__20_n_7\,
      S(3) => \Waveform[0]_i_2__20_n_0\,
      S(2) => \Waveform[0]_i_3__20_n_0\,
      S(1) => \Waveform[0]_i_4__20_n_0\,
      S(0) => \Waveform[0]_i_5__20_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__20_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__20_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__20_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__20_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__20_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__20_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__20_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__20_n_4\,
      O(2) => \Waveform_reg[12]_i_1__20_n_5\,
      O(1) => \Waveform_reg[12]_i_1__20_n_6\,
      O(0) => \Waveform_reg[12]_i_1__20_n_7\,
      S(3) => \Waveform[12]_i_2__20_n_0\,
      S(2) => \Waveform[12]_i_3__20_n_0\,
      S(1) => \Waveform[12]_i_4__20_n_0\,
      S(0) => \Waveform[12]_i_5__20_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__20_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__20_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__20_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__20_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__20_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__20_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__20_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__20_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__20_n_4\,
      O(2) => \Waveform_reg[16]_i_1__20_n_5\,
      O(1) => \Waveform_reg[16]_i_1__20_n_6\,
      O(0) => \Waveform_reg[16]_i_1__20_n_7\,
      S(3) => \Waveform[16]_i_2__20_n_0\,
      S(2) => \Waveform[16]_i_3__20_n_0\,
      S(1) => \Waveform[16]_i_4__20_n_0\,
      S(0) => \Waveform[16]_i_5__20_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__20_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__20_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__20_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__20_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__20_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__20_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__20_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__20_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__20_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__20_n_4\,
      O(2) => \Waveform_reg[20]_i_1__20_n_5\,
      O(1) => \Waveform_reg[20]_i_1__20_n_6\,
      O(0) => \Waveform_reg[20]_i_1__20_n_7\,
      S(3) => \Waveform[20]_i_2__20_n_0\,
      S(2) => \Waveform[20]_i_3__20_n_0\,
      S(1) => \Waveform[20]_i_4__20_n_0\,
      S(0) => \Waveform[20]_i_5__20_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__20_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__20_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__20_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__20_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__20_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__20_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__20_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__20_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__20_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__20_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__20_n_4\,
      O(2) => \Waveform_reg[4]_i_1__20_n_5\,
      O(1) => \Waveform_reg[4]_i_1__20_n_6\,
      O(0) => \Waveform_reg[4]_i_1__20_n_7\,
      S(3) => \Waveform[4]_i_2__20_n_0\,
      S(2) => \Waveform[4]_i_3__20_n_0\,
      S(1) => \Waveform[4]_i_4__20_n_0\,
      S(0) => \Waveform[4]_i_5__20_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__20_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__20_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__20_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__20_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__20_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__20_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__20_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__20_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__20_n_4\,
      O(2) => \Waveform_reg[8]_i_1__20_n_5\,
      O(1) => \Waveform_reg[8]_i_1__20_n_6\,
      O(0) => \Waveform_reg[8]_i_1__20_n_7\,
      S(3) => \Waveform[8]_i_2__20_n_0\,
      S(2) => \Waveform[8]_i_3__20_n_0\,
      S(1) => \Waveform[8]_i_4__20_n_0\,
      S(0) => \Waveform[8]_i_5__20_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__20_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_5 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_5 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_5;

architecture STRUCTURE of system_Synth_0_0_WaveGen_5 is
  signal \Waveform[0]_i_2__60_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__60_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__60_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__60_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__60_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__60_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__60_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__60_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__60_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__60_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__60_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__60_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__60_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__60_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__60_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__60_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__60_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__60_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__60_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__60_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__60_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__60_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__60_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__60_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__60_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__60_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__60_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__60_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__60_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__60_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__60_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__60_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__60_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__60_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__60_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__60_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__60_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__60_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__60_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__60_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__60_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__60_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__60_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__60_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__60_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__60_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__60_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__60_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__60_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__60_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__60_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__60_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__60_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__60_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__60_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__60_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__60_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__60_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__60_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__60_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__60_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__60_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__60_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__60_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__60_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__60_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__60_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__60_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__60_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__60_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__60_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__60_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__60\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__60\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__60\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__60\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__60\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__60\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__60_n_0\
    );
\Waveform[0]_i_3__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__60_n_0\
    );
\Waveform[0]_i_4__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__60_n_0\
    );
\Waveform[0]_i_5__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__60_n_0\
    );
\Waveform[12]_i_2__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__60_n_0\
    );
\Waveform[12]_i_3__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__60_n_0\
    );
\Waveform[12]_i_4__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__60_n_0\
    );
\Waveform[12]_i_5__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__60_n_0\
    );
\Waveform[16]_i_2__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__60_n_0\
    );
\Waveform[16]_i_3__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__60_n_0\
    );
\Waveform[16]_i_4__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__60_n_0\
    );
\Waveform[16]_i_5__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__60_n_0\
    );
\Waveform[20]_i_2__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__60_n_0\
    );
\Waveform[20]_i_3__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__60_n_0\
    );
\Waveform[20]_i_4__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__60_n_0\
    );
\Waveform[20]_i_5__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__60_n_0\
    );
\Waveform[22]_INST_0_i_313\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__60_n_0\
    );
\Waveform[4]_i_3__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__60_n_0\
    );
\Waveform[4]_i_4__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__60_n_0\
    );
\Waveform[4]_i_5__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__60_n_0\
    );
\Waveform[8]_i_2__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__60_n_0\
    );
\Waveform[8]_i_3__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__60_n_0\
    );
\Waveform[8]_i_4__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__60_n_0\
    );
\Waveform[8]_i_5__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__60_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__60_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__60\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__60_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__60_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__60_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__60_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__60_n_4\,
      O(2) => \Waveform_reg[0]_i_1__60_n_5\,
      O(1) => \Waveform_reg[0]_i_1__60_n_6\,
      O(0) => \Waveform_reg[0]_i_1__60_n_7\,
      S(3) => \Waveform[0]_i_2__60_n_0\,
      S(2) => \Waveform[0]_i_3__60_n_0\,
      S(1) => \Waveform[0]_i_4__60_n_0\,
      S(0) => \Waveform[0]_i_5__60_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__60_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__60_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__60_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__60\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__60_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__60_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__60_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__60_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__60_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__60_n_4\,
      O(2) => \Waveform_reg[12]_i_1__60_n_5\,
      O(1) => \Waveform_reg[12]_i_1__60_n_6\,
      O(0) => \Waveform_reg[12]_i_1__60_n_7\,
      S(3) => \Waveform[12]_i_2__60_n_0\,
      S(2) => \Waveform[12]_i_3__60_n_0\,
      S(1) => \Waveform[12]_i_4__60_n_0\,
      S(0) => \Waveform[12]_i_5__60_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__60_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__60_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__60_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__60_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__60\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__60_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__60_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__60_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__60_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__60_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__60_n_4\,
      O(2) => \Waveform_reg[16]_i_1__60_n_5\,
      O(1) => \Waveform_reg[16]_i_1__60_n_6\,
      O(0) => \Waveform_reg[16]_i_1__60_n_7\,
      S(3) => \Waveform[16]_i_2__60_n_0\,
      S(2) => \Waveform[16]_i_3__60_n_0\,
      S(1) => \Waveform[16]_i_4__60_n_0\,
      S(0) => \Waveform[16]_i_5__60_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__60_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__60_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__60_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__60_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__60_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__60\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__60_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__60_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__60_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__60_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__60_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__60_n_4\,
      O(2) => \Waveform_reg[20]_i_1__60_n_5\,
      O(1) => \Waveform_reg[20]_i_1__60_n_6\,
      O(0) => \Waveform_reg[20]_i_1__60_n_7\,
      S(3) => \Waveform[20]_i_2__60_n_0\,
      S(2) => \Waveform[20]_i_3__60_n_0\,
      S(1) => \Waveform[20]_i_4__60_n_0\,
      S(0) => \Waveform[20]_i_5__60_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__60_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__60_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__60_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__60_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__60_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__60_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__60\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__60_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__60_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__60_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__60_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__60_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__60_n_4\,
      O(2) => \Waveform_reg[4]_i_1__60_n_5\,
      O(1) => \Waveform_reg[4]_i_1__60_n_6\,
      O(0) => \Waveform_reg[4]_i_1__60_n_7\,
      S(3) => \Waveform[4]_i_2__60_n_0\,
      S(2) => \Waveform[4]_i_3__60_n_0\,
      S(1) => \Waveform[4]_i_4__60_n_0\,
      S(0) => \Waveform[4]_i_5__60_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__60_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__60_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__60_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__60_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__60\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__60_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__60_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__60_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__60_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__60_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__60_n_4\,
      O(2) => \Waveform_reg[8]_i_1__60_n_5\,
      O(1) => \Waveform_reg[8]_i_1__60_n_6\,
      O(0) => \Waveform_reg[8]_i_1__60_n_7\,
      S(3) => \Waveform[8]_i_2__60_n_0\,
      S(2) => \Waveform[8]_i_3__60_n_0\,
      S(1) => \Waveform[8]_i_4__60_n_0\,
      S(0) => \Waveform[8]_i_5__60_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__60_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_50 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_50 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_50;

architecture STRUCTURE of system_Synth_0_0_WaveGen_50 is
  signal \Waveform[0]_i_2__19_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__19_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__19_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__19_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__19_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__19_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__19_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__19_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__19_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__19_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__19_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__19_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__19_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__19_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__19_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__19_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__19_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__19_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__19_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__19_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__19_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__19_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__19_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__19_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__19_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__19_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__19_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__19_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__19_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__19_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__19_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__19_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__19_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__19_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__19_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__19_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__19_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__19_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__19_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__19_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__19_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__19_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__19_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__19_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__19_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__19_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__19_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__19_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__19_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__19_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__19_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__19_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__19_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__19_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__19_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__19_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__19_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__19_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__19_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__19_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__19_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__19_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__19_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__19_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__19_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__19_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__19_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__19_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__19_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__19_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__19\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__19\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__19\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__19\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__19\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__19\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__19_n_0\
    );
\Waveform[0]_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__19_n_0\
    );
\Waveform[0]_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__19_n_0\
    );
\Waveform[0]_i_5__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__19_n_0\
    );
\Waveform[12]_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__19_n_0\
    );
\Waveform[12]_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__19_n_0\
    );
\Waveform[12]_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__19_n_0\
    );
\Waveform[12]_i_5__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__19_n_0\
    );
\Waveform[16]_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__19_n_0\
    );
\Waveform[16]_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__19_n_0\
    );
\Waveform[16]_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__19_n_0\
    );
\Waveform[16]_i_5__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__19_n_0\
    );
\Waveform[20]_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__19_n_0\
    );
\Waveform[20]_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__19_n_0\
    );
\Waveform[20]_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__19_n_0\
    );
\Waveform[20]_i_5__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__19_n_0\
    );
\Waveform[4]_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__19_n_0\
    );
\Waveform[4]_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__19_n_0\
    );
\Waveform[4]_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__19_n_0\
    );
\Waveform[4]_i_5__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__19_n_0\
    );
\Waveform[8]_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__19_n_0\
    );
\Waveform[8]_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__19_n_0\
    );
\Waveform[8]_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__19_n_0\
    );
\Waveform[8]_i_5__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__19_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__19_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__19_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__19_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__19_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__19_n_4\,
      O(2) => \Waveform_reg[0]_i_1__19_n_5\,
      O(1) => \Waveform_reg[0]_i_1__19_n_6\,
      O(0) => \Waveform_reg[0]_i_1__19_n_7\,
      S(3) => \Waveform[0]_i_2__19_n_0\,
      S(2) => \Waveform[0]_i_3__19_n_0\,
      S(1) => \Waveform[0]_i_4__19_n_0\,
      S(0) => \Waveform[0]_i_5__19_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__19_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__19_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__19_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__19_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__19_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__19_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__19_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__19_n_4\,
      O(2) => \Waveform_reg[12]_i_1__19_n_5\,
      O(1) => \Waveform_reg[12]_i_1__19_n_6\,
      O(0) => \Waveform_reg[12]_i_1__19_n_7\,
      S(3) => \Waveform[12]_i_2__19_n_0\,
      S(2) => \Waveform[12]_i_3__19_n_0\,
      S(1) => \Waveform[12]_i_4__19_n_0\,
      S(0) => \Waveform[12]_i_5__19_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__19_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__19_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__19_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__19_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__19_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__19_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__19_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__19_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__19_n_4\,
      O(2) => \Waveform_reg[16]_i_1__19_n_5\,
      O(1) => \Waveform_reg[16]_i_1__19_n_6\,
      O(0) => \Waveform_reg[16]_i_1__19_n_7\,
      S(3) => \Waveform[16]_i_2__19_n_0\,
      S(2) => \Waveform[16]_i_3__19_n_0\,
      S(1) => \Waveform[16]_i_4__19_n_0\,
      S(0) => \Waveform[16]_i_5__19_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__19_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__19_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__19_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__19_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__19_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__19_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__19_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__19_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__19_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__19_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__19_n_4\,
      O(2) => \Waveform_reg[20]_i_1__19_n_5\,
      O(1) => \Waveform_reg[20]_i_1__19_n_6\,
      O(0) => \Waveform_reg[20]_i_1__19_n_7\,
      S(3) => \Waveform[20]_i_2__19_n_0\,
      S(2) => \Waveform[20]_i_3__19_n_0\,
      S(1) => \Waveform[20]_i_4__19_n_0\,
      S(0) => \Waveform[20]_i_5__19_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__19_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__19_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__19_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__19_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__19_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__19_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__19_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__19_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__19_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__19_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__19_n_4\,
      O(2) => \Waveform_reg[4]_i_1__19_n_5\,
      O(1) => \Waveform_reg[4]_i_1__19_n_6\,
      O(0) => \Waveform_reg[4]_i_1__19_n_7\,
      S(3) => \Waveform[4]_i_2__19_n_0\,
      S(2) => \Waveform[4]_i_3__19_n_0\,
      S(1) => \Waveform[4]_i_4__19_n_0\,
      S(0) => \Waveform[4]_i_5__19_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__19_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__19_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__19_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__19_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__19_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__19_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__19_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__19_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__19_n_4\,
      O(2) => \Waveform_reg[8]_i_1__19_n_5\,
      O(1) => \Waveform_reg[8]_i_1__19_n_6\,
      O(0) => \Waveform_reg[8]_i_1__19_n_7\,
      S(3) => \Waveform[8]_i_2__19_n_0\,
      S(2) => \Waveform[8]_i_3__19_n_0\,
      S(1) => \Waveform[8]_i_4__19_n_0\,
      S(0) => \Waveform[8]_i_5__19_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__19_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_51 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_51 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_51;

architecture STRUCTURE of system_Synth_0_0_WaveGen_51 is
  signal \Waveform[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__0\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__0_n_0\
    );
\Waveform[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__0_n_0\
    );
\Waveform[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__0_n_0\
    );
\Waveform[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__0_n_0\
    );
\Waveform[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__0_n_0\
    );
\Waveform[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__0_n_0\
    );
\Waveform[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__0_n_0\
    );
\Waveform[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__0_n_0\
    );
\Waveform[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__0_n_0\
    );
\Waveform[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__0_n_0\
    );
\Waveform[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__0_n_0\
    );
\Waveform[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__0_n_0\
    );
\Waveform[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__0_n_0\
    );
\Waveform[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__0_n_0\
    );
\Waveform[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__0_n_0\
    );
\Waveform[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__0_n_0\
    );
\Waveform[22]_INST_0_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__0_n_0\
    );
\Waveform[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__0_n_0\
    );
\Waveform[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__0_n_0\
    );
\Waveform[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__0_n_0\
    );
\Waveform[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__0_n_0\
    );
\Waveform[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__0_n_0\
    );
\Waveform[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__0_n_0\
    );
\Waveform[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__0_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__0_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__0_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__0_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__0_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__0_n_4\,
      O(2) => \Waveform_reg[0]_i_1__0_n_5\,
      O(1) => \Waveform_reg[0]_i_1__0_n_6\,
      O(0) => \Waveform_reg[0]_i_1__0_n_7\,
      S(3) => \Waveform[0]_i_2__0_n_0\,
      S(2) => \Waveform[0]_i_3__0_n_0\,
      S(1) => \Waveform[0]_i_4__0_n_0\,
      S(0) => \Waveform[0]_i_5__0_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__0_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__0_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__0_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__0_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__0_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__0_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__0_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__0_n_4\,
      O(2) => \Waveform_reg[12]_i_1__0_n_5\,
      O(1) => \Waveform_reg[12]_i_1__0_n_6\,
      O(0) => \Waveform_reg[12]_i_1__0_n_7\,
      S(3) => \Waveform[12]_i_2__0_n_0\,
      S(2) => \Waveform[12]_i_3__0_n_0\,
      S(1) => \Waveform[12]_i_4__0_n_0\,
      S(0) => \Waveform[12]_i_5__0_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__0_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__0_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__0_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__0_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__0_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__0_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__0_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__0_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__0_n_4\,
      O(2) => \Waveform_reg[16]_i_1__0_n_5\,
      O(1) => \Waveform_reg[16]_i_1__0_n_6\,
      O(0) => \Waveform_reg[16]_i_1__0_n_7\,
      S(3) => \Waveform[16]_i_2__0_n_0\,
      S(2) => \Waveform[16]_i_3__0_n_0\,
      S(1) => \Waveform[16]_i_4__0_n_0\,
      S(0) => \Waveform[16]_i_5__0_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__0_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__0_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__0_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__0_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__0_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__0_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__0_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__0_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__0_n_4\,
      O(2) => \Waveform_reg[20]_i_1__0_n_5\,
      O(1) => \Waveform_reg[20]_i_1__0_n_6\,
      O(0) => \Waveform_reg[20]_i_1__0_n_7\,
      S(3) => \Waveform[20]_i_2__0_n_0\,
      S(2) => \Waveform[20]_i_3__0_n_0\,
      S(1) => \Waveform[20]_i_4__0_n_0\,
      S(0) => \Waveform[20]_i_5__0_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__0_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__0_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__0_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__0_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__0_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__0_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__0_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__0_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__0_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__0_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__0_n_4\,
      O(2) => \Waveform_reg[4]_i_1__0_n_5\,
      O(1) => \Waveform_reg[4]_i_1__0_n_6\,
      O(0) => \Waveform_reg[4]_i_1__0_n_7\,
      S(3) => \Waveform[4]_i_2__0_n_0\,
      S(2) => \Waveform[4]_i_3__0_n_0\,
      S(1) => \Waveform[4]_i_4__0_n_0\,
      S(0) => \Waveform[4]_i_5__0_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__0_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__0_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__0_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__0_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__0_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__0_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__0_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__0_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__0_n_4\,
      O(2) => \Waveform_reg[8]_i_1__0_n_5\,
      O(1) => \Waveform_reg[8]_i_1__0_n_6\,
      O(0) => \Waveform_reg[8]_i_1__0_n_7\,
      S(3) => \Waveform[8]_i_2__0_n_0\,
      S(2) => \Waveform[8]_i_3__0_n_0\,
      S(1) => \Waveform[8]_i_4__0_n_0\,
      S(0) => \Waveform[8]_i_5__0_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__0_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_52 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_52 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_52;

architecture STRUCTURE of system_Synth_0_0_WaveGen_52 is
  signal \Waveform[0]_i_2__18_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__18_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__18_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__18_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__18_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__18_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__18_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__18_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__18_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__18_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__18_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__18_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__18_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__18_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__18_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__18_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__18_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__18_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__18_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__18_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__18_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__18_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__18_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__18_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__18_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__18_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__18_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__18_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__18_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__18_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__18_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__18_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__18_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__18_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__18_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__18_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__18_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__18_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__18_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__18_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__18_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__18_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__18_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__18_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__18_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__18_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__18_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__18_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__18_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__18_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__18_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__18_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__18_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__18_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__18_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__18_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__18_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__18_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__18_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__18_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__18_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__18_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__18_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__18_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__18_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__18_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__18_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__18_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__18_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__18_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__18\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__18\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__18\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__18\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__18\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__18\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__18_n_0\
    );
\Waveform[0]_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__18_n_0\
    );
\Waveform[0]_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__18_n_0\
    );
\Waveform[0]_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__18_n_0\
    );
\Waveform[12]_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__18_n_0\
    );
\Waveform[12]_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__18_n_0\
    );
\Waveform[12]_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__18_n_0\
    );
\Waveform[12]_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__18_n_0\
    );
\Waveform[16]_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__18_n_0\
    );
\Waveform[16]_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__18_n_0\
    );
\Waveform[16]_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__18_n_0\
    );
\Waveform[16]_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__18_n_0\
    );
\Waveform[20]_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__18_n_0\
    );
\Waveform[20]_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__18_n_0\
    );
\Waveform[20]_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__18_n_0\
    );
\Waveform[20]_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__18_n_0\
    );
\Waveform[22]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__18_n_0\
    );
\Waveform[4]_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__18_n_0\
    );
\Waveform[4]_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__18_n_0\
    );
\Waveform[4]_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__18_n_0\
    );
\Waveform[8]_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__18_n_0\
    );
\Waveform[8]_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__18_n_0\
    );
\Waveform[8]_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__18_n_0\
    );
\Waveform[8]_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__18_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__18_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__18_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__18_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__18_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__18_n_4\,
      O(2) => \Waveform_reg[0]_i_1__18_n_5\,
      O(1) => \Waveform_reg[0]_i_1__18_n_6\,
      O(0) => \Waveform_reg[0]_i_1__18_n_7\,
      S(3) => \Waveform[0]_i_2__18_n_0\,
      S(2) => \Waveform[0]_i_3__18_n_0\,
      S(1) => \Waveform[0]_i_4__18_n_0\,
      S(0) => \Waveform[0]_i_5__18_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__18_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__18_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__18_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__18_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__18_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__18_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__18_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__18_n_4\,
      O(2) => \Waveform_reg[12]_i_1__18_n_5\,
      O(1) => \Waveform_reg[12]_i_1__18_n_6\,
      O(0) => \Waveform_reg[12]_i_1__18_n_7\,
      S(3) => \Waveform[12]_i_2__18_n_0\,
      S(2) => \Waveform[12]_i_3__18_n_0\,
      S(1) => \Waveform[12]_i_4__18_n_0\,
      S(0) => \Waveform[12]_i_5__18_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__18_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__18_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__18_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__18_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__18_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__18_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__18_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__18_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__18_n_4\,
      O(2) => \Waveform_reg[16]_i_1__18_n_5\,
      O(1) => \Waveform_reg[16]_i_1__18_n_6\,
      O(0) => \Waveform_reg[16]_i_1__18_n_7\,
      S(3) => \Waveform[16]_i_2__18_n_0\,
      S(2) => \Waveform[16]_i_3__18_n_0\,
      S(1) => \Waveform[16]_i_4__18_n_0\,
      S(0) => \Waveform[16]_i_5__18_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__18_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__18_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__18_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__18_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__18_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__18_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__18_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__18_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__18_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__18_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__18_n_4\,
      O(2) => \Waveform_reg[20]_i_1__18_n_5\,
      O(1) => \Waveform_reg[20]_i_1__18_n_6\,
      O(0) => \Waveform_reg[20]_i_1__18_n_7\,
      S(3) => \Waveform[20]_i_2__18_n_0\,
      S(2) => \Waveform[20]_i_3__18_n_0\,
      S(1) => \Waveform[20]_i_4__18_n_0\,
      S(0) => \Waveform[20]_i_5__18_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__18_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__18_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__18_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__18_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__18_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__18_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__18_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__18_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__18_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__18_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__18_n_4\,
      O(2) => \Waveform_reg[4]_i_1__18_n_5\,
      O(1) => \Waveform_reg[4]_i_1__18_n_6\,
      O(0) => \Waveform_reg[4]_i_1__18_n_7\,
      S(3) => \Waveform[4]_i_2__18_n_0\,
      S(2) => \Waveform[4]_i_3__18_n_0\,
      S(1) => \Waveform[4]_i_4__18_n_0\,
      S(0) => \Waveform[4]_i_5__18_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__18_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__18_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__18_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__18_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__18_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__18_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__18_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__18_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__18_n_4\,
      O(2) => \Waveform_reg[8]_i_1__18_n_5\,
      O(1) => \Waveform_reg[8]_i_1__18_n_6\,
      O(0) => \Waveform_reg[8]_i_1__18_n_7\,
      S(3) => \Waveform[8]_i_2__18_n_0\,
      S(2) => \Waveform[8]_i_3__18_n_0\,
      S(1) => \Waveform[8]_i_4__18_n_0\,
      S(0) => \Waveform[8]_i_5__18_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__18_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_53 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_53 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_53;

architecture STRUCTURE of system_Synth_0_0_WaveGen_53 is
  signal \Waveform[0]_i_2__17_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__17_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__17_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__17_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__17_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__17_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__17_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__17_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__17_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__17_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__17_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__17_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__17_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__17_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__17_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__17_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__17_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__17_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__17_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__17_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__17_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__17_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__17_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__17_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__17_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__17_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__17_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__17_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__17_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__17_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__17_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__17_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__17_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__17_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__17_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__17_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__17_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__17_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__17_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__17_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__17_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__17_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__17_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__17_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__17_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__17_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__17_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__17_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__17_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__17_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__17_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__17_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__17_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__17_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__17_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__17_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__17_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__17_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__17_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__17_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__17_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__17_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__17_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__17_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__17_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__17_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__17_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__17_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__17_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__17\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__17\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__17\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__17\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__17\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__17\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__17_n_0\
    );
\Waveform[0]_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__17_n_0\
    );
\Waveform[0]_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__17_n_0\
    );
\Waveform[0]_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__17_n_0\
    );
\Waveform[12]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__17_n_0\
    );
\Waveform[12]_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__17_n_0\
    );
\Waveform[12]_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__17_n_0\
    );
\Waveform[12]_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__17_n_0\
    );
\Waveform[16]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__17_n_0\
    );
\Waveform[16]_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__17_n_0\
    );
\Waveform[16]_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__17_n_0\
    );
\Waveform[16]_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__17_n_0\
    );
\Waveform[20]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__17_n_0\
    );
\Waveform[20]_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__17_n_0\
    );
\Waveform[20]_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__17_n_0\
    );
\Waveform[20]_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__17_n_0\
    );
\Waveform[22]_INST_0_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[22]_INST_0_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[4]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__17_n_0\
    );
\Waveform[4]_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__17_n_0\
    );
\Waveform[4]_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__17_n_0\
    );
\Waveform[4]_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__17_n_0\
    );
\Waveform[8]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__17_n_0\
    );
\Waveform[8]_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__17_n_0\
    );
\Waveform[8]_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__17_n_0\
    );
\Waveform[8]_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__17_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__17_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__17_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__17_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__17_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__17_n_4\,
      O(2) => \Waveform_reg[0]_i_1__17_n_5\,
      O(1) => \Waveform_reg[0]_i_1__17_n_6\,
      O(0) => \Waveform_reg[0]_i_1__17_n_7\,
      S(3) => \Waveform[0]_i_2__17_n_0\,
      S(2) => \Waveform[0]_i_3__17_n_0\,
      S(1) => \Waveform[0]_i_4__17_n_0\,
      S(0) => \Waveform[0]_i_5__17_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__17_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__17_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__17_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__17_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__17_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__17_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__17_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__17_n_4\,
      O(2) => \Waveform_reg[12]_i_1__17_n_5\,
      O(1) => \Waveform_reg[12]_i_1__17_n_6\,
      O(0) => \Waveform_reg[12]_i_1__17_n_7\,
      S(3) => \Waveform[12]_i_2__17_n_0\,
      S(2) => \Waveform[12]_i_3__17_n_0\,
      S(1) => \Waveform[12]_i_4__17_n_0\,
      S(0) => \Waveform[12]_i_5__17_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__17_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__17_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__17_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__17_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__17_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__17_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__17_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__17_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__17_n_4\,
      O(2) => \Waveform_reg[16]_i_1__17_n_5\,
      O(1) => \Waveform_reg[16]_i_1__17_n_6\,
      O(0) => \Waveform_reg[16]_i_1__17_n_7\,
      S(3) => \Waveform[16]_i_2__17_n_0\,
      S(2) => \Waveform[16]_i_3__17_n_0\,
      S(1) => \Waveform[16]_i_4__17_n_0\,
      S(0) => \Waveform[16]_i_5__17_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__17_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__17_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__17_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__17_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__17_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__17_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__17_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__17_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__17_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__17_n_4\,
      O(2) => \Waveform_reg[20]_i_1__17_n_5\,
      O(1) => \Waveform_reg[20]_i_1__17_n_6\,
      O(0) => \Waveform_reg[20]_i_1__17_n_7\,
      S(3) => \Waveform[20]_i_2__17_n_0\,
      S(2) => \Waveform[20]_i_3__17_n_0\,
      S(1) => \Waveform[20]_i_4__17_n_0\,
      S(0) => \Waveform[20]_i_5__17_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__17_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__17_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__17_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__17_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__17_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__17_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__17_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__17_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__17_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__17_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__17_n_4\,
      O(2) => \Waveform_reg[4]_i_1__17_n_5\,
      O(1) => \Waveform_reg[4]_i_1__17_n_6\,
      O(0) => \Waveform_reg[4]_i_1__17_n_7\,
      S(3) => \Waveform[4]_i_2__17_n_0\,
      S(2) => \Waveform[4]_i_3__17_n_0\,
      S(1) => \Waveform[4]_i_4__17_n_0\,
      S(0) => \Waveform[4]_i_5__17_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__17_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__17_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__17_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__17_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__17_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__17_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__17_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__17_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__17_n_4\,
      O(2) => \Waveform_reg[8]_i_1__17_n_5\,
      O(1) => \Waveform_reg[8]_i_1__17_n_6\,
      O(0) => \Waveform_reg[8]_i_1__17_n_7\,
      S(3) => \Waveform[8]_i_2__17_n_0\,
      S(2) => \Waveform[8]_i_3__17_n_0\,
      S(1) => \Waveform[8]_i_4__17_n_0\,
      S(0) => \Waveform[8]_i_5__17_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__17_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_54 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_54 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_54;

architecture STRUCTURE of system_Synth_0_0_WaveGen_54 is
  signal \Waveform[0]_i_2__16_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__16_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__16_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__16_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__16_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__16_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__16_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__16_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__16_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__16_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__16_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__16_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__16_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__16_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__16_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__16_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__16_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__16_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__16_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__16_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__16_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__16_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__16_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__16_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__16_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__16_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__16_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__16_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__16_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__16_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__16_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__16_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__16_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__16_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__16_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__16_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__16_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__16_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__16_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__16_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__16_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__16_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__16_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__16_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__16_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__16_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__16_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__16_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__16_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__16_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__16_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__16_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__16_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__16_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__16_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__16_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__16_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__16_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__16_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__16_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__16_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__16_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__16_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__16_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__16_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__16_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__16_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__16_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__16_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__16\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__16\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__16\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__16\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__16\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__16\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__16_n_0\
    );
\Waveform[0]_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__16_n_0\
    );
\Waveform[0]_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__16_n_0\
    );
\Waveform[0]_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__16_n_0\
    );
\Waveform[12]_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__16_n_0\
    );
\Waveform[12]_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__16_n_0\
    );
\Waveform[12]_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__16_n_0\
    );
\Waveform[12]_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__16_n_0\
    );
\Waveform[16]_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__16_n_0\
    );
\Waveform[16]_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__16_n_0\
    );
\Waveform[16]_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__16_n_0\
    );
\Waveform[16]_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__16_n_0\
    );
\Waveform[20]_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__16_n_0\
    );
\Waveform[20]_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__16_n_0\
    );
\Waveform[20]_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__16_n_0\
    );
\Waveform[20]_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__16_n_0\
    );
\Waveform[4]_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__16_n_0\
    );
\Waveform[4]_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__16_n_0\
    );
\Waveform[4]_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__16_n_0\
    );
\Waveform[4]_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__16_n_0\
    );
\Waveform[8]_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__16_n_0\
    );
\Waveform[8]_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__16_n_0\
    );
\Waveform[8]_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__16_n_0\
    );
\Waveform[8]_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__16_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__16_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__16_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__16_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__16_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__16_n_4\,
      O(2) => \Waveform_reg[0]_i_1__16_n_5\,
      O(1) => \Waveform_reg[0]_i_1__16_n_6\,
      O(0) => \Waveform_reg[0]_i_1__16_n_7\,
      S(3) => \Waveform[0]_i_2__16_n_0\,
      S(2) => \Waveform[0]_i_3__16_n_0\,
      S(1) => \Waveform[0]_i_4__16_n_0\,
      S(0) => \Waveform[0]_i_5__16_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__16_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__16_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__16_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__16_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__16_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__16_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__16_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__16_n_4\,
      O(2) => \Waveform_reg[12]_i_1__16_n_5\,
      O(1) => \Waveform_reg[12]_i_1__16_n_6\,
      O(0) => \Waveform_reg[12]_i_1__16_n_7\,
      S(3) => \Waveform[12]_i_2__16_n_0\,
      S(2) => \Waveform[12]_i_3__16_n_0\,
      S(1) => \Waveform[12]_i_4__16_n_0\,
      S(0) => \Waveform[12]_i_5__16_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__16_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__16_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__16_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__16_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__16_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__16_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__16_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__16_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__16_n_4\,
      O(2) => \Waveform_reg[16]_i_1__16_n_5\,
      O(1) => \Waveform_reg[16]_i_1__16_n_6\,
      O(0) => \Waveform_reg[16]_i_1__16_n_7\,
      S(3) => \Waveform[16]_i_2__16_n_0\,
      S(2) => \Waveform[16]_i_3__16_n_0\,
      S(1) => \Waveform[16]_i_4__16_n_0\,
      S(0) => \Waveform[16]_i_5__16_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__16_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__16_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__16_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__16_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__16_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__16_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__16_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__16_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__16_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__16_n_4\,
      O(2) => \Waveform_reg[20]_i_1__16_n_5\,
      O(1) => \Waveform_reg[20]_i_1__16_n_6\,
      O(0) => \Waveform_reg[20]_i_1__16_n_7\,
      S(3) => \Waveform[20]_i_2__16_n_0\,
      S(2) => \Waveform[20]_i_3__16_n_0\,
      S(1) => \Waveform[20]_i_4__16_n_0\,
      S(0) => \Waveform[20]_i_5__16_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__16_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__16_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__16_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__16_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__16_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__16_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__16_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__16_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__16_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__16_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__16_n_4\,
      O(2) => \Waveform_reg[4]_i_1__16_n_5\,
      O(1) => \Waveform_reg[4]_i_1__16_n_6\,
      O(0) => \Waveform_reg[4]_i_1__16_n_7\,
      S(3) => \Waveform[4]_i_2__16_n_0\,
      S(2) => \Waveform[4]_i_3__16_n_0\,
      S(1) => \Waveform[4]_i_4__16_n_0\,
      S(0) => \Waveform[4]_i_5__16_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__16_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__16_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__16_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__16_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__16_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__16_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__16_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__16_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__16_n_4\,
      O(2) => \Waveform_reg[8]_i_1__16_n_5\,
      O(1) => \Waveform_reg[8]_i_1__16_n_6\,
      O(0) => \Waveform_reg[8]_i_1__16_n_7\,
      S(3) => \Waveform[8]_i_2__16_n_0\,
      S(2) => \Waveform[8]_i_3__16_n_0\,
      S(1) => \Waveform[8]_i_4__16_n_0\,
      S(0) => \Waveform[8]_i_5__16_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__16_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_55 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_55 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_55;

architecture STRUCTURE of system_Synth_0_0_WaveGen_55 is
  signal \Waveform[0]_i_2__15_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__15_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__15_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__15_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__15_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__15_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__15_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__15_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__15_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__15_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__15_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__15_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__15_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__15_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__15_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__15_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__15_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__15_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__15_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__15_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__15_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__15_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__15_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__15_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__15_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__15_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__15_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__15_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__15_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__15_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__15_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__15_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__15_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__15_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__15_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__15_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__15_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__15_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__15_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__15_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__15_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__15_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__15_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__15_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__15_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__15_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__15_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__15_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__15_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__15_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__15_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__15_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__15_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__15_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__15_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__15_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__15_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__15_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__15_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__15_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__15_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__15_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__15_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__15_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__15_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__15_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__15_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__15_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__15_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__15\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__15\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__15\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__15\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__15\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__15\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__15_n_0\
    );
\Waveform[0]_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__15_n_0\
    );
\Waveform[0]_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__15_n_0\
    );
\Waveform[0]_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__15_n_0\
    );
\Waveform[12]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__15_n_0\
    );
\Waveform[12]_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__15_n_0\
    );
\Waveform[12]_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__15_n_0\
    );
\Waveform[12]_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__15_n_0\
    );
\Waveform[16]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__15_n_0\
    );
\Waveform[16]_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__15_n_0\
    );
\Waveform[16]_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__15_n_0\
    );
\Waveform[16]_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__15_n_0\
    );
\Waveform[20]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__15_n_0\
    );
\Waveform[20]_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__15_n_0\
    );
\Waveform[20]_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__15_n_0\
    );
\Waveform[20]_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__15_n_0\
    );
\Waveform[22]_INST_0_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__15_n_0\
    );
\Waveform[4]_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__15_n_0\
    );
\Waveform[4]_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__15_n_0\
    );
\Waveform[4]_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__15_n_0\
    );
\Waveform[8]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__15_n_0\
    );
\Waveform[8]_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__15_n_0\
    );
\Waveform[8]_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__15_n_0\
    );
\Waveform[8]_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__15_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__15_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__15_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__15_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__15_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__15_n_4\,
      O(2) => \Waveform_reg[0]_i_1__15_n_5\,
      O(1) => \Waveform_reg[0]_i_1__15_n_6\,
      O(0) => \Waveform_reg[0]_i_1__15_n_7\,
      S(3) => \Waveform[0]_i_2__15_n_0\,
      S(2) => \Waveform[0]_i_3__15_n_0\,
      S(1) => \Waveform[0]_i_4__15_n_0\,
      S(0) => \Waveform[0]_i_5__15_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__15_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__15_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__15_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__15_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__15_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__15_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__15_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__15_n_4\,
      O(2) => \Waveform_reg[12]_i_1__15_n_5\,
      O(1) => \Waveform_reg[12]_i_1__15_n_6\,
      O(0) => \Waveform_reg[12]_i_1__15_n_7\,
      S(3) => \Waveform[12]_i_2__15_n_0\,
      S(2) => \Waveform[12]_i_3__15_n_0\,
      S(1) => \Waveform[12]_i_4__15_n_0\,
      S(0) => \Waveform[12]_i_5__15_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__15_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__15_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__15_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__15_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__15_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__15_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__15_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__15_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__15_n_4\,
      O(2) => \Waveform_reg[16]_i_1__15_n_5\,
      O(1) => \Waveform_reg[16]_i_1__15_n_6\,
      O(0) => \Waveform_reg[16]_i_1__15_n_7\,
      S(3) => \Waveform[16]_i_2__15_n_0\,
      S(2) => \Waveform[16]_i_3__15_n_0\,
      S(1) => \Waveform[16]_i_4__15_n_0\,
      S(0) => \Waveform[16]_i_5__15_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__15_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__15_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__15_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__15_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__15_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__15_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__15_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__15_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__15_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__15_n_4\,
      O(2) => \Waveform_reg[20]_i_1__15_n_5\,
      O(1) => \Waveform_reg[20]_i_1__15_n_6\,
      O(0) => \Waveform_reg[20]_i_1__15_n_7\,
      S(3) => \Waveform[20]_i_2__15_n_0\,
      S(2) => \Waveform[20]_i_3__15_n_0\,
      S(1) => \Waveform[20]_i_4__15_n_0\,
      S(0) => \Waveform[20]_i_5__15_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__15_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__15_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__15_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__15_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__15_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__15_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__15_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__15_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__15_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__15_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__15_n_4\,
      O(2) => \Waveform_reg[4]_i_1__15_n_5\,
      O(1) => \Waveform_reg[4]_i_1__15_n_6\,
      O(0) => \Waveform_reg[4]_i_1__15_n_7\,
      S(3) => \Waveform[4]_i_2__15_n_0\,
      S(2) => \Waveform[4]_i_3__15_n_0\,
      S(1) => \Waveform[4]_i_4__15_n_0\,
      S(0) => \Waveform[4]_i_5__15_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__15_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__15_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__15_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__15_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__15_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__15_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__15_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__15_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__15_n_4\,
      O(2) => \Waveform_reg[8]_i_1__15_n_5\,
      O(1) => \Waveform_reg[8]_i_1__15_n_6\,
      O(0) => \Waveform_reg[8]_i_1__15_n_7\,
      S(3) => \Waveform[8]_i_2__15_n_0\,
      S(2) => \Waveform[8]_i_3__15_n_0\,
      S(1) => \Waveform[8]_i_4__15_n_0\,
      S(0) => \Waveform[8]_i_5__15_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__15_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_56 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_56 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_56;

architecture STRUCTURE of system_Synth_0_0_WaveGen_56 is
  signal \Waveform[0]_i_2__14_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__14_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__14_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__14_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__14_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__14_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__14_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__14_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__14_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__14_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__14_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__14_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__14_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__14_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__14_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__14_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__14_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__14_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__14_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__14_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__14_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__14_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__14_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__14_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__14_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__14_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__14_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__14_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__14_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__14_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__14_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__14_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__14_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__14_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__14_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__14_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__14_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__14_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__14_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__14_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__14_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__14_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__14_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__14_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__14_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__14_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__14_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__14_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__14_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__14_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__14_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__14_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__14_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__14_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__14_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__14_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__14_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__14_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__14_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__14_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__14_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__14_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__14_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__14_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__14_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__14_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__14_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__14_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__14_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__14\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__14\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__14\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__14\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__14\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__14\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__14_n_0\
    );
\Waveform[0]_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__14_n_0\
    );
\Waveform[0]_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__14_n_0\
    );
\Waveform[0]_i_5__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__14_n_0\
    );
\Waveform[12]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__14_n_0\
    );
\Waveform[12]_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__14_n_0\
    );
\Waveform[12]_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__14_n_0\
    );
\Waveform[12]_i_5__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__14_n_0\
    );
\Waveform[16]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__14_n_0\
    );
\Waveform[16]_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__14_n_0\
    );
\Waveform[16]_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__14_n_0\
    );
\Waveform[16]_i_5__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__14_n_0\
    );
\Waveform[20]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__14_n_0\
    );
\Waveform[20]_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__14_n_0\
    );
\Waveform[20]_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__14_n_0\
    );
\Waveform[20]_i_5__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__14_n_0\
    );
\Waveform[22]_INST_0_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__14_n_0\
    );
\Waveform[4]_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__14_n_0\
    );
\Waveform[4]_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__14_n_0\
    );
\Waveform[4]_i_5__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__14_n_0\
    );
\Waveform[8]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__14_n_0\
    );
\Waveform[8]_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__14_n_0\
    );
\Waveform[8]_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__14_n_0\
    );
\Waveform[8]_i_5__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__14_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__14_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__14_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__14_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__14_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__14_n_4\,
      O(2) => \Waveform_reg[0]_i_1__14_n_5\,
      O(1) => \Waveform_reg[0]_i_1__14_n_6\,
      O(0) => \Waveform_reg[0]_i_1__14_n_7\,
      S(3) => \Waveform[0]_i_2__14_n_0\,
      S(2) => \Waveform[0]_i_3__14_n_0\,
      S(1) => \Waveform[0]_i_4__14_n_0\,
      S(0) => \Waveform[0]_i_5__14_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__14_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__14_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__14_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__14_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__14_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__14_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__14_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__14_n_4\,
      O(2) => \Waveform_reg[12]_i_1__14_n_5\,
      O(1) => \Waveform_reg[12]_i_1__14_n_6\,
      O(0) => \Waveform_reg[12]_i_1__14_n_7\,
      S(3) => \Waveform[12]_i_2__14_n_0\,
      S(2) => \Waveform[12]_i_3__14_n_0\,
      S(1) => \Waveform[12]_i_4__14_n_0\,
      S(0) => \Waveform[12]_i_5__14_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__14_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__14_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__14_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__14_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__14_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__14_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__14_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__14_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__14_n_4\,
      O(2) => \Waveform_reg[16]_i_1__14_n_5\,
      O(1) => \Waveform_reg[16]_i_1__14_n_6\,
      O(0) => \Waveform_reg[16]_i_1__14_n_7\,
      S(3) => \Waveform[16]_i_2__14_n_0\,
      S(2) => \Waveform[16]_i_3__14_n_0\,
      S(1) => \Waveform[16]_i_4__14_n_0\,
      S(0) => \Waveform[16]_i_5__14_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__14_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__14_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__14_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__14_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__14_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__14_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__14_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__14_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__14_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__14_n_4\,
      O(2) => \Waveform_reg[20]_i_1__14_n_5\,
      O(1) => \Waveform_reg[20]_i_1__14_n_6\,
      O(0) => \Waveform_reg[20]_i_1__14_n_7\,
      S(3) => \Waveform[20]_i_2__14_n_0\,
      S(2) => \Waveform[20]_i_3__14_n_0\,
      S(1) => \Waveform[20]_i_4__14_n_0\,
      S(0) => \Waveform[20]_i_5__14_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__14_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__14_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__14_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__14_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__14_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__14_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__14_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__14_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__14_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__14_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__14_n_4\,
      O(2) => \Waveform_reg[4]_i_1__14_n_5\,
      O(1) => \Waveform_reg[4]_i_1__14_n_6\,
      O(0) => \Waveform_reg[4]_i_1__14_n_7\,
      S(3) => \Waveform[4]_i_2__14_n_0\,
      S(2) => \Waveform[4]_i_3__14_n_0\,
      S(1) => \Waveform[4]_i_4__14_n_0\,
      S(0) => \Waveform[4]_i_5__14_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__14_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__14_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__14_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__14_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__14_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__14_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__14_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__14_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__14_n_4\,
      O(2) => \Waveform_reg[8]_i_1__14_n_5\,
      O(1) => \Waveform_reg[8]_i_1__14_n_6\,
      O(0) => \Waveform_reg[8]_i_1__14_n_7\,
      S(3) => \Waveform[8]_i_2__14_n_0\,
      S(2) => \Waveform[8]_i_3__14_n_0\,
      S(1) => \Waveform[8]_i_4__14_n_0\,
      S(0) => \Waveform[8]_i_5__14_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__14_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_57 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_57 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_57;

architecture STRUCTURE of system_Synth_0_0_WaveGen_57 is
  signal \Waveform[0]_i_2__13_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__13_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__13_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__13_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__13_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__13_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__13_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__13_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__13_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__13_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__13_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__13_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__13_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__13_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__13_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__13_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__13_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__13_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__13_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__13_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__13_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__13_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__13_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__13_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__13_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__13_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__13_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__13_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__13_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__13_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__13_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__13_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__13_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__13_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__13_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__13_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__13_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__13_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__13_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__13_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__13_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__13_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__13_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__13_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__13_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__13_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__13_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__13_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__13_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__13_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__13_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__13_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__13_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__13_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__13_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__13_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__13_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__13_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__13_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__13_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__13_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__13_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__13_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__13_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__13_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__13_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__13_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__13_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__13_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__13\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__13\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__13\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__13\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__13\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__13\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__13_n_0\
    );
\Waveform[0]_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__13_n_0\
    );
\Waveform[0]_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__13_n_0\
    );
\Waveform[0]_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__13_n_0\
    );
\Waveform[12]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__13_n_0\
    );
\Waveform[12]_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__13_n_0\
    );
\Waveform[12]_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__13_n_0\
    );
\Waveform[12]_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__13_n_0\
    );
\Waveform[16]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__13_n_0\
    );
\Waveform[16]_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__13_n_0\
    );
\Waveform[16]_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__13_n_0\
    );
\Waveform[16]_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__13_n_0\
    );
\Waveform[20]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__13_n_0\
    );
\Waveform[20]_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__13_n_0\
    );
\Waveform[20]_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__13_n_0\
    );
\Waveform[20]_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__13_n_0\
    );
\Waveform[4]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__13_n_0\
    );
\Waveform[4]_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__13_n_0\
    );
\Waveform[4]_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__13_n_0\
    );
\Waveform[4]_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__13_n_0\
    );
\Waveform[8]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__13_n_0\
    );
\Waveform[8]_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__13_n_0\
    );
\Waveform[8]_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__13_n_0\
    );
\Waveform[8]_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__13_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__13_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__13_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__13_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__13_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__13_n_4\,
      O(2) => \Waveform_reg[0]_i_1__13_n_5\,
      O(1) => \Waveform_reg[0]_i_1__13_n_6\,
      O(0) => \Waveform_reg[0]_i_1__13_n_7\,
      S(3) => \Waveform[0]_i_2__13_n_0\,
      S(2) => \Waveform[0]_i_3__13_n_0\,
      S(1) => \Waveform[0]_i_4__13_n_0\,
      S(0) => \Waveform[0]_i_5__13_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__13_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__13_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__13_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__13_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__13_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__13_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__13_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__13_n_4\,
      O(2) => \Waveform_reg[12]_i_1__13_n_5\,
      O(1) => \Waveform_reg[12]_i_1__13_n_6\,
      O(0) => \Waveform_reg[12]_i_1__13_n_7\,
      S(3) => \Waveform[12]_i_2__13_n_0\,
      S(2) => \Waveform[12]_i_3__13_n_0\,
      S(1) => \Waveform[12]_i_4__13_n_0\,
      S(0) => \Waveform[12]_i_5__13_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__13_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__13_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__13_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__13_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__13_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__13_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__13_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__13_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__13_n_4\,
      O(2) => \Waveform_reg[16]_i_1__13_n_5\,
      O(1) => \Waveform_reg[16]_i_1__13_n_6\,
      O(0) => \Waveform_reg[16]_i_1__13_n_7\,
      S(3) => \Waveform[16]_i_2__13_n_0\,
      S(2) => \Waveform[16]_i_3__13_n_0\,
      S(1) => \Waveform[16]_i_4__13_n_0\,
      S(0) => \Waveform[16]_i_5__13_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__13_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__13_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__13_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__13_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__13_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__13_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__13_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__13_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__13_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__13_n_4\,
      O(2) => \Waveform_reg[20]_i_1__13_n_5\,
      O(1) => \Waveform_reg[20]_i_1__13_n_6\,
      O(0) => \Waveform_reg[20]_i_1__13_n_7\,
      S(3) => \Waveform[20]_i_2__13_n_0\,
      S(2) => \Waveform[20]_i_3__13_n_0\,
      S(1) => \Waveform[20]_i_4__13_n_0\,
      S(0) => \Waveform[20]_i_5__13_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__13_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__13_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__13_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__13_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__13_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__13_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__13_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__13_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__13_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__13_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__13_n_4\,
      O(2) => \Waveform_reg[4]_i_1__13_n_5\,
      O(1) => \Waveform_reg[4]_i_1__13_n_6\,
      O(0) => \Waveform_reg[4]_i_1__13_n_7\,
      S(3) => \Waveform[4]_i_2__13_n_0\,
      S(2) => \Waveform[4]_i_3__13_n_0\,
      S(1) => \Waveform[4]_i_4__13_n_0\,
      S(0) => \Waveform[4]_i_5__13_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__13_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__13_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__13_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__13_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__13_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__13_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__13_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__13_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__13_n_4\,
      O(2) => \Waveform_reg[8]_i_1__13_n_5\,
      O(1) => \Waveform_reg[8]_i_1__13_n_6\,
      O(0) => \Waveform_reg[8]_i_1__13_n_7\,
      S(3) => \Waveform[8]_i_2__13_n_0\,
      S(2) => \Waveform[8]_i_3__13_n_0\,
      S(1) => \Waveform[8]_i_4__13_n_0\,
      S(0) => \Waveform[8]_i_5__13_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__13_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_58 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_58 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_58;

architecture STRUCTURE of system_Synth_0_0_WaveGen_58 is
  signal \Waveform[0]_i_2__12_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__12_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__12_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__12_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__12_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__12_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__12_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__12_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__12_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__12_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__12_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__12_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__12_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__12_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__12_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__12_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__12_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__12_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__12_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__12_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__12_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__12_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__12_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__12_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__12_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__12_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__12_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__12_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__12_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__12_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__12_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__12_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__12_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__12_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__12_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__12_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__12_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__12_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__12_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__12_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__12_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__12_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__12_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__12_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__12_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__12_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__12_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__12_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__12_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__12_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__12_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__12_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__12_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__12_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__12_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__12_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__12_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__12_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__12_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__12_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__12_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__12_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__12_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__12_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__12_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__12_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__12_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__12_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__12_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__12\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__12\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__12\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__12\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__12\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__12\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__12_n_0\
    );
\Waveform[0]_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__12_n_0\
    );
\Waveform[0]_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__12_n_0\
    );
\Waveform[0]_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__12_n_0\
    );
\Waveform[12]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__12_n_0\
    );
\Waveform[12]_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__12_n_0\
    );
\Waveform[12]_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__12_n_0\
    );
\Waveform[12]_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__12_n_0\
    );
\Waveform[16]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__12_n_0\
    );
\Waveform[16]_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__12_n_0\
    );
\Waveform[16]_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__12_n_0\
    );
\Waveform[16]_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__12_n_0\
    );
\Waveform[20]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__12_n_0\
    );
\Waveform[20]_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__12_n_0\
    );
\Waveform[20]_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__12_n_0\
    );
\Waveform[20]_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__12_n_0\
    );
\Waveform[22]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__12_n_0\
    );
\Waveform[4]_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__12_n_0\
    );
\Waveform[4]_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__12_n_0\
    );
\Waveform[4]_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__12_n_0\
    );
\Waveform[8]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__12_n_0\
    );
\Waveform[8]_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__12_n_0\
    );
\Waveform[8]_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__12_n_0\
    );
\Waveform[8]_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__12_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__12_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__12_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__12_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__12_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__12_n_4\,
      O(2) => \Waveform_reg[0]_i_1__12_n_5\,
      O(1) => \Waveform_reg[0]_i_1__12_n_6\,
      O(0) => \Waveform_reg[0]_i_1__12_n_7\,
      S(3) => \Waveform[0]_i_2__12_n_0\,
      S(2) => \Waveform[0]_i_3__12_n_0\,
      S(1) => \Waveform[0]_i_4__12_n_0\,
      S(0) => \Waveform[0]_i_5__12_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__12_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__12_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__12_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__12_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__12_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__12_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__12_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__12_n_4\,
      O(2) => \Waveform_reg[12]_i_1__12_n_5\,
      O(1) => \Waveform_reg[12]_i_1__12_n_6\,
      O(0) => \Waveform_reg[12]_i_1__12_n_7\,
      S(3) => \Waveform[12]_i_2__12_n_0\,
      S(2) => \Waveform[12]_i_3__12_n_0\,
      S(1) => \Waveform[12]_i_4__12_n_0\,
      S(0) => \Waveform[12]_i_5__12_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__12_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__12_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__12_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__12_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__12_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__12_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__12_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__12_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__12_n_4\,
      O(2) => \Waveform_reg[16]_i_1__12_n_5\,
      O(1) => \Waveform_reg[16]_i_1__12_n_6\,
      O(0) => \Waveform_reg[16]_i_1__12_n_7\,
      S(3) => \Waveform[16]_i_2__12_n_0\,
      S(2) => \Waveform[16]_i_3__12_n_0\,
      S(1) => \Waveform[16]_i_4__12_n_0\,
      S(0) => \Waveform[16]_i_5__12_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__12_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__12_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__12_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__12_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__12_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__12_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__12_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__12_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__12_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__12_n_4\,
      O(2) => \Waveform_reg[20]_i_1__12_n_5\,
      O(1) => \Waveform_reg[20]_i_1__12_n_6\,
      O(0) => \Waveform_reg[20]_i_1__12_n_7\,
      S(3) => \Waveform[20]_i_2__12_n_0\,
      S(2) => \Waveform[20]_i_3__12_n_0\,
      S(1) => \Waveform[20]_i_4__12_n_0\,
      S(0) => \Waveform[20]_i_5__12_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__12_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__12_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__12_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__12_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__12_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__12_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__12_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__12_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__12_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__12_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__12_n_4\,
      O(2) => \Waveform_reg[4]_i_1__12_n_5\,
      O(1) => \Waveform_reg[4]_i_1__12_n_6\,
      O(0) => \Waveform_reg[4]_i_1__12_n_7\,
      S(3) => \Waveform[4]_i_2__12_n_0\,
      S(2) => \Waveform[4]_i_3__12_n_0\,
      S(1) => \Waveform[4]_i_4__12_n_0\,
      S(0) => \Waveform[4]_i_5__12_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__12_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__12_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__12_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__12_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__12_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__12_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__12_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__12_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__12_n_4\,
      O(2) => \Waveform_reg[8]_i_1__12_n_5\,
      O(1) => \Waveform_reg[8]_i_1__12_n_6\,
      O(0) => \Waveform_reg[8]_i_1__12_n_7\,
      S(3) => \Waveform[8]_i_2__12_n_0\,
      S(2) => \Waveform[8]_i_3__12_n_0\,
      S(1) => \Waveform[8]_i_4__12_n_0\,
      S(0) => \Waveform[8]_i_5__12_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__12_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_59 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_59 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_59;

architecture STRUCTURE of system_Synth_0_0_WaveGen_59 is
  signal \Waveform[0]_i_2__11_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__11_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__11_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__11_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__11_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__11_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__11_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__11_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__11_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__11_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__11_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__11_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__11_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__11_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__11_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__11_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__11_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__11_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__11_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__11_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__11_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__11_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__11_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__11_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__11_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__11_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__11_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__11_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__11_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__11_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__11_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__11_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__11_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__11_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__11_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__11_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__11_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__11_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__11_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__11_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__11_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__11_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__11_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__11_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__11_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__11_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__11_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__11_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__11_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__11_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__11_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__11_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__11_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__11_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__11_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__11_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__11_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__11_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__11_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__11_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__11_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__11_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__11_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__11_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__11_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__11_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__11_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__11_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__11_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__11\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__11\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__11\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__11\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__11\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__11\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__11_n_0\
    );
\Waveform[0]_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__11_n_0\
    );
\Waveform[0]_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__11_n_0\
    );
\Waveform[0]_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__11_n_0\
    );
\Waveform[12]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__11_n_0\
    );
\Waveform[12]_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__11_n_0\
    );
\Waveform[12]_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__11_n_0\
    );
\Waveform[12]_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__11_n_0\
    );
\Waveform[16]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__11_n_0\
    );
\Waveform[16]_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__11_n_0\
    );
\Waveform[16]_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__11_n_0\
    );
\Waveform[16]_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__11_n_0\
    );
\Waveform[20]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__11_n_0\
    );
\Waveform[20]_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__11_n_0\
    );
\Waveform[20]_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__11_n_0\
    );
\Waveform[20]_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__11_n_0\
    );
\Waveform[22]_INST_0_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__11_n_0\
    );
\Waveform[4]_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__11_n_0\
    );
\Waveform[4]_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__11_n_0\
    );
\Waveform[4]_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__11_n_0\
    );
\Waveform[8]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__11_n_0\
    );
\Waveform[8]_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__11_n_0\
    );
\Waveform[8]_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__11_n_0\
    );
\Waveform[8]_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__11_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__11_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__11_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__11_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__11_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__11_n_4\,
      O(2) => \Waveform_reg[0]_i_1__11_n_5\,
      O(1) => \Waveform_reg[0]_i_1__11_n_6\,
      O(0) => \Waveform_reg[0]_i_1__11_n_7\,
      S(3) => \Waveform[0]_i_2__11_n_0\,
      S(2) => \Waveform[0]_i_3__11_n_0\,
      S(1) => \Waveform[0]_i_4__11_n_0\,
      S(0) => \Waveform[0]_i_5__11_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__11_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__11_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__11_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__11_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__11_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__11_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__11_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__11_n_4\,
      O(2) => \Waveform_reg[12]_i_1__11_n_5\,
      O(1) => \Waveform_reg[12]_i_1__11_n_6\,
      O(0) => \Waveform_reg[12]_i_1__11_n_7\,
      S(3) => \Waveform[12]_i_2__11_n_0\,
      S(2) => \Waveform[12]_i_3__11_n_0\,
      S(1) => \Waveform[12]_i_4__11_n_0\,
      S(0) => \Waveform[12]_i_5__11_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__11_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__11_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__11_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__11_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__11_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__11_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__11_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__11_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__11_n_4\,
      O(2) => \Waveform_reg[16]_i_1__11_n_5\,
      O(1) => \Waveform_reg[16]_i_1__11_n_6\,
      O(0) => \Waveform_reg[16]_i_1__11_n_7\,
      S(3) => \Waveform[16]_i_2__11_n_0\,
      S(2) => \Waveform[16]_i_3__11_n_0\,
      S(1) => \Waveform[16]_i_4__11_n_0\,
      S(0) => \Waveform[16]_i_5__11_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__11_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__11_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__11_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__11_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__11_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__11_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__11_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__11_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__11_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__11_n_4\,
      O(2) => \Waveform_reg[20]_i_1__11_n_5\,
      O(1) => \Waveform_reg[20]_i_1__11_n_6\,
      O(0) => \Waveform_reg[20]_i_1__11_n_7\,
      S(3) => \Waveform[20]_i_2__11_n_0\,
      S(2) => \Waveform[20]_i_3__11_n_0\,
      S(1) => \Waveform[20]_i_4__11_n_0\,
      S(0) => \Waveform[20]_i_5__11_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__11_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__11_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__11_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__11_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__11_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__11_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__11_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__11_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__11_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__11_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__11_n_4\,
      O(2) => \Waveform_reg[4]_i_1__11_n_5\,
      O(1) => \Waveform_reg[4]_i_1__11_n_6\,
      O(0) => \Waveform_reg[4]_i_1__11_n_7\,
      S(3) => \Waveform[4]_i_2__11_n_0\,
      S(2) => \Waveform[4]_i_3__11_n_0\,
      S(1) => \Waveform[4]_i_4__11_n_0\,
      S(0) => \Waveform[4]_i_5__11_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__11_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__11_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__11_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__11_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__11_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__11_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__11_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__11_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__11_n_4\,
      O(2) => \Waveform_reg[8]_i_1__11_n_5\,
      O(1) => \Waveform_reg[8]_i_1__11_n_6\,
      O(0) => \Waveform_reg[8]_i_1__11_n_7\,
      S(3) => \Waveform[8]_i_2__11_n_0\,
      S(2) => \Waveform[8]_i_3__11_n_0\,
      S(1) => \Waveform[8]_i_4__11_n_0\,
      S(0) => \Waveform[8]_i_5__11_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__11_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_6 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_6 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_6;

architecture STRUCTURE of system_Synth_0_0_WaveGen_6 is
  signal \Waveform[0]_i_2__59_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__59_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__59_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__59_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__59_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__59_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__59_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__59_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__59_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__59_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__59_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__59_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__59_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__59_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__59_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__59_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__59_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__59_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__59_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__59_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__59_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__59_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__59_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__59_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__59_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__59_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__59_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__59_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__59_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__59_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__59_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__59_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__59_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__59_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__59_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__59_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__59_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__59_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__59_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__59_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__59_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__59_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__59_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__59_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__59_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__59_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__59_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__59_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__59_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__59_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__59_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__59_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__59_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__59_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__59_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__59_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__59_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__59_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__59_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__59_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__59_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__59_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__59_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__59_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__59_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__59_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__59_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__59_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__59_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__59_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__59_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__59_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__59\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__59\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__59\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__59\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__59\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__59\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__59_n_0\
    );
\Waveform[0]_i_3__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__59_n_0\
    );
\Waveform[0]_i_4__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__59_n_0\
    );
\Waveform[0]_i_5__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__59_n_0\
    );
\Waveform[12]_i_2__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__59_n_0\
    );
\Waveform[12]_i_3__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__59_n_0\
    );
\Waveform[12]_i_4__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__59_n_0\
    );
\Waveform[12]_i_5__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__59_n_0\
    );
\Waveform[16]_i_2__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__59_n_0\
    );
\Waveform[16]_i_3__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__59_n_0\
    );
\Waveform[16]_i_4__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__59_n_0\
    );
\Waveform[16]_i_5__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__59_n_0\
    );
\Waveform[20]_i_2__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__59_n_0\
    );
\Waveform[20]_i_3__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__59_n_0\
    );
\Waveform[20]_i_4__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__59_n_0\
    );
\Waveform[20]_i_5__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__59_n_0\
    );
\Waveform[22]_INST_0_i_315\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(1),
      I2 => Waveform_reg_1(1),
      I3 => \^waveform_reg\(22),
      I4 => Waveform_reg_0(0),
      I5 => Waveform_reg_1(0),
      O => S(0)
    );
\Waveform[4]_i_2__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__59_n_0\
    );
\Waveform[4]_i_3__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__59_n_0\
    );
\Waveform[4]_i_4__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__59_n_0\
    );
\Waveform[4]_i_5__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__59_n_0\
    );
\Waveform[8]_i_2__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__59_n_0\
    );
\Waveform[8]_i_3__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__59_n_0\
    );
\Waveform[8]_i_4__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__59_n_0\
    );
\Waveform[8]_i_5__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__59_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__59_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__59\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__59_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__59_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__59_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__59_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__59_n_4\,
      O(2) => \Waveform_reg[0]_i_1__59_n_5\,
      O(1) => \Waveform_reg[0]_i_1__59_n_6\,
      O(0) => \Waveform_reg[0]_i_1__59_n_7\,
      S(3) => \Waveform[0]_i_2__59_n_0\,
      S(2) => \Waveform[0]_i_3__59_n_0\,
      S(1) => \Waveform[0]_i_4__59_n_0\,
      S(0) => \Waveform[0]_i_5__59_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__59_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__59_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__59_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__59\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__59_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__59_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__59_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__59_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__59_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__59_n_4\,
      O(2) => \Waveform_reg[12]_i_1__59_n_5\,
      O(1) => \Waveform_reg[12]_i_1__59_n_6\,
      O(0) => \Waveform_reg[12]_i_1__59_n_7\,
      S(3) => \Waveform[12]_i_2__59_n_0\,
      S(2) => \Waveform[12]_i_3__59_n_0\,
      S(1) => \Waveform[12]_i_4__59_n_0\,
      S(0) => \Waveform[12]_i_5__59_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__59_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__59_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__59_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__59_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__59\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__59_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__59_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__59_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__59_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__59_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__59_n_4\,
      O(2) => \Waveform_reg[16]_i_1__59_n_5\,
      O(1) => \Waveform_reg[16]_i_1__59_n_6\,
      O(0) => \Waveform_reg[16]_i_1__59_n_7\,
      S(3) => \Waveform[16]_i_2__59_n_0\,
      S(2) => \Waveform[16]_i_3__59_n_0\,
      S(1) => \Waveform[16]_i_4__59_n_0\,
      S(0) => \Waveform[16]_i_5__59_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__59_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__59_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__59_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__59_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__59_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__59\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__59_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__59_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__59_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__59_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__59_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__59_n_4\,
      O(2) => \Waveform_reg[20]_i_1__59_n_5\,
      O(1) => \Waveform_reg[20]_i_1__59_n_6\,
      O(0) => \Waveform_reg[20]_i_1__59_n_7\,
      S(3) => \Waveform[20]_i_2__59_n_0\,
      S(2) => \Waveform[20]_i_3__59_n_0\,
      S(1) => \Waveform[20]_i_4__59_n_0\,
      S(0) => \Waveform[20]_i_5__59_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__59_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__59_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__59_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__59_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__59_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__59_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__59\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__59_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__59_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__59_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__59_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__59_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__59_n_4\,
      O(2) => \Waveform_reg[4]_i_1__59_n_5\,
      O(1) => \Waveform_reg[4]_i_1__59_n_6\,
      O(0) => \Waveform_reg[4]_i_1__59_n_7\,
      S(3) => \Waveform[4]_i_2__59_n_0\,
      S(2) => \Waveform[4]_i_3__59_n_0\,
      S(1) => \Waveform[4]_i_4__59_n_0\,
      S(0) => \Waveform[4]_i_5__59_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__59_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__59_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__59_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__59_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__59\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__59_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__59_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__59_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__59_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__59_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__59_n_4\,
      O(2) => \Waveform_reg[8]_i_1__59_n_5\,
      O(1) => \Waveform_reg[8]_i_1__59_n_6\,
      O(0) => \Waveform_reg[8]_i_1__59_n_7\,
      S(3) => \Waveform[8]_i_2__59_n_0\,
      S(2) => \Waveform[8]_i_3__59_n_0\,
      S(1) => \Waveform[8]_i_4__59_n_0\,
      S(0) => \Waveform[8]_i_5__59_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__59_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_60 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_60 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_60;

architecture STRUCTURE of system_Synth_0_0_WaveGen_60 is
  signal \Waveform[0]_i_2__10_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__10_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__10_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__10_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__10_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__10_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__10_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__10_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__10_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__10_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__10_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__10_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__10_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__10_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__10_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__10_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__10_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__10_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__10_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__10_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__10_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__10_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__10_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__10_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__10_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__10_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__10_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__10_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__10_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__10_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__10_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__10_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__10_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__10_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__10_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__10_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__10_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__10_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__10_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__10_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__10_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__10_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__10_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__10_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__10_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__10_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__10_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__10_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__10_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__10_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__10_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__10_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__10_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__10_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__10_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__10_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__10_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__10_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__10_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__10_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__10_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__10_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__10_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__10_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__10_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__10_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__10_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__10_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__10\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__10\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__10\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__10\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__10\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__10\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__10_n_0\
    );
\Waveform[0]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__10_n_0\
    );
\Waveform[0]_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__10_n_0\
    );
\Waveform[0]_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__10_n_0\
    );
\Waveform[12]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__10_n_0\
    );
\Waveform[12]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__10_n_0\
    );
\Waveform[12]_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__10_n_0\
    );
\Waveform[12]_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__10_n_0\
    );
\Waveform[16]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__10_n_0\
    );
\Waveform[16]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__10_n_0\
    );
\Waveform[16]_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__10_n_0\
    );
\Waveform[16]_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__10_n_0\
    );
\Waveform[20]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__10_n_0\
    );
\Waveform[20]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__10_n_0\
    );
\Waveform[20]_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__10_n_0\
    );
\Waveform[20]_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__10_n_0\
    );
\Waveform[4]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__10_n_0\
    );
\Waveform[4]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__10_n_0\
    );
\Waveform[4]_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__10_n_0\
    );
\Waveform[4]_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__10_n_0\
    );
\Waveform[8]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__10_n_0\
    );
\Waveform[8]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__10_n_0\
    );
\Waveform[8]_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__10_n_0\
    );
\Waveform[8]_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__10_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__10_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__10_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__10_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__10_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__10_n_4\,
      O(2) => \Waveform_reg[0]_i_1__10_n_5\,
      O(1) => \Waveform_reg[0]_i_1__10_n_6\,
      O(0) => \Waveform_reg[0]_i_1__10_n_7\,
      S(3) => \Waveform[0]_i_2__10_n_0\,
      S(2) => \Waveform[0]_i_3__10_n_0\,
      S(1) => \Waveform[0]_i_4__10_n_0\,
      S(0) => \Waveform[0]_i_5__10_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__10_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__10_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__10_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__10_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__10_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__10_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__10_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__10_n_4\,
      O(2) => \Waveform_reg[12]_i_1__10_n_5\,
      O(1) => \Waveform_reg[12]_i_1__10_n_6\,
      O(0) => \Waveform_reg[12]_i_1__10_n_7\,
      S(3) => \Waveform[12]_i_2__10_n_0\,
      S(2) => \Waveform[12]_i_3__10_n_0\,
      S(1) => \Waveform[12]_i_4__10_n_0\,
      S(0) => \Waveform[12]_i_5__10_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__10_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__10_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__10_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__10_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__10_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__10_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__10_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__10_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__10_n_4\,
      O(2) => \Waveform_reg[16]_i_1__10_n_5\,
      O(1) => \Waveform_reg[16]_i_1__10_n_6\,
      O(0) => \Waveform_reg[16]_i_1__10_n_7\,
      S(3) => \Waveform[16]_i_2__10_n_0\,
      S(2) => \Waveform[16]_i_3__10_n_0\,
      S(1) => \Waveform[16]_i_4__10_n_0\,
      S(0) => \Waveform[16]_i_5__10_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__10_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__10_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__10_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__10_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__10_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__10_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__10_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__10_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__10_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__10_n_4\,
      O(2) => \Waveform_reg[20]_i_1__10_n_5\,
      O(1) => \Waveform_reg[20]_i_1__10_n_6\,
      O(0) => \Waveform_reg[20]_i_1__10_n_7\,
      S(3) => \Waveform[20]_i_2__10_n_0\,
      S(2) => \Waveform[20]_i_3__10_n_0\,
      S(1) => \Waveform[20]_i_4__10_n_0\,
      S(0) => \Waveform[20]_i_5__10_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__10_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__10_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__10_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__10_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__10_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__10_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__10_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__10_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__10_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__10_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__10_n_4\,
      O(2) => \Waveform_reg[4]_i_1__10_n_5\,
      O(1) => \Waveform_reg[4]_i_1__10_n_6\,
      O(0) => \Waveform_reg[4]_i_1__10_n_7\,
      S(3) => \Waveform[4]_i_2__10_n_0\,
      S(2) => \Waveform[4]_i_3__10_n_0\,
      S(1) => \Waveform[4]_i_4__10_n_0\,
      S(0) => \Waveform[4]_i_5__10_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__10_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__10_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__10_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__10_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__10_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__10_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__10_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__10_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__10_n_4\,
      O(2) => \Waveform_reg[8]_i_1__10_n_5\,
      O(1) => \Waveform_reg[8]_i_1__10_n_6\,
      O(0) => \Waveform_reg[8]_i_1__10_n_7\,
      S(3) => \Waveform[8]_i_2__10_n_0\,
      S(2) => \Waveform[8]_i_3__10_n_0\,
      S(1) => \Waveform[8]_i_4__10_n_0\,
      S(0) => \Waveform[8]_i_5__10_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__10_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_61 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_61 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_61;

architecture STRUCTURE of system_Synth_0_0_WaveGen_61 is
  signal \Waveform[0]_i_2__9_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__9_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__9_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__9_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__9_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__9_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__9_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__9_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__9_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__9_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__9_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__9_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__9_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__9_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__9_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__9_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__9_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__9_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__9_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__9_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__9_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__9_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__9_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__9_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__9_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__9_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__9_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__9_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__9_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__9_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__9_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__9_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__9_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__9_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__9_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__9_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__9_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__9_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__9_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__9_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__9_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__9_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__9_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__9_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__9_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__9_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__9_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__9_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__9_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__9_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__9_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__9_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__9_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__9_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__9_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__9_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__9_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__9_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__9_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__9_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__9_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__9_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__9_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__9_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__9_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__9_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__9_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__9_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__9\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__9\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__9\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__9\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__9\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__9\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__9_n_0\
    );
\Waveform[0]_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__9_n_0\
    );
\Waveform[0]_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__9_n_0\
    );
\Waveform[0]_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__9_n_0\
    );
\Waveform[12]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__9_n_0\
    );
\Waveform[12]_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__9_n_0\
    );
\Waveform[12]_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__9_n_0\
    );
\Waveform[12]_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__9_n_0\
    );
\Waveform[16]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__9_n_0\
    );
\Waveform[16]_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__9_n_0\
    );
\Waveform[16]_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__9_n_0\
    );
\Waveform[16]_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__9_n_0\
    );
\Waveform[20]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__9_n_0\
    );
\Waveform[20]_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__9_n_0\
    );
\Waveform[20]_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__9_n_0\
    );
\Waveform[20]_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__9_n_0\
    );
\Waveform[22]_INST_0_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__9_n_0\
    );
\Waveform[4]_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__9_n_0\
    );
\Waveform[4]_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__9_n_0\
    );
\Waveform[4]_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__9_n_0\
    );
\Waveform[8]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__9_n_0\
    );
\Waveform[8]_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__9_n_0\
    );
\Waveform[8]_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__9_n_0\
    );
\Waveform[8]_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__9_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__9_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__9_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__9_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__9_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__9_n_4\,
      O(2) => \Waveform_reg[0]_i_1__9_n_5\,
      O(1) => \Waveform_reg[0]_i_1__9_n_6\,
      O(0) => \Waveform_reg[0]_i_1__9_n_7\,
      S(3) => \Waveform[0]_i_2__9_n_0\,
      S(2) => \Waveform[0]_i_3__9_n_0\,
      S(1) => \Waveform[0]_i_4__9_n_0\,
      S(0) => \Waveform[0]_i_5__9_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__9_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__9_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__9_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__9_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__9_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__9_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__9_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__9_n_4\,
      O(2) => \Waveform_reg[12]_i_1__9_n_5\,
      O(1) => \Waveform_reg[12]_i_1__9_n_6\,
      O(0) => \Waveform_reg[12]_i_1__9_n_7\,
      S(3) => \Waveform[12]_i_2__9_n_0\,
      S(2) => \Waveform[12]_i_3__9_n_0\,
      S(1) => \Waveform[12]_i_4__9_n_0\,
      S(0) => \Waveform[12]_i_5__9_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__9_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__9_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__9_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__9_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__9_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__9_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__9_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__9_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__9_n_4\,
      O(2) => \Waveform_reg[16]_i_1__9_n_5\,
      O(1) => \Waveform_reg[16]_i_1__9_n_6\,
      O(0) => \Waveform_reg[16]_i_1__9_n_7\,
      S(3) => \Waveform[16]_i_2__9_n_0\,
      S(2) => \Waveform[16]_i_3__9_n_0\,
      S(1) => \Waveform[16]_i_4__9_n_0\,
      S(0) => \Waveform[16]_i_5__9_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__9_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__9_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__9_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__9_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__9_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__9_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__9_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__9_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__9_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__9_n_4\,
      O(2) => \Waveform_reg[20]_i_1__9_n_5\,
      O(1) => \Waveform_reg[20]_i_1__9_n_6\,
      O(0) => \Waveform_reg[20]_i_1__9_n_7\,
      S(3) => \Waveform[20]_i_2__9_n_0\,
      S(2) => \Waveform[20]_i_3__9_n_0\,
      S(1) => \Waveform[20]_i_4__9_n_0\,
      S(0) => \Waveform[20]_i_5__9_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__9_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__9_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__9_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__9_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__9_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__9_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__9_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__9_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__9_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__9_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__9_n_4\,
      O(2) => \Waveform_reg[4]_i_1__9_n_5\,
      O(1) => \Waveform_reg[4]_i_1__9_n_6\,
      O(0) => \Waveform_reg[4]_i_1__9_n_7\,
      S(3) => \Waveform[4]_i_2__9_n_0\,
      S(2) => \Waveform[4]_i_3__9_n_0\,
      S(1) => \Waveform[4]_i_4__9_n_0\,
      S(0) => \Waveform[4]_i_5__9_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__9_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__9_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__9_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__9_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__9_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__9_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__9_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__9_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__9_n_4\,
      O(2) => \Waveform_reg[8]_i_1__9_n_5\,
      O(1) => \Waveform_reg[8]_i_1__9_n_6\,
      O(0) => \Waveform_reg[8]_i_1__9_n_7\,
      S(3) => \Waveform[8]_i_2__9_n_0\,
      S(2) => \Waveform[8]_i_3__9_n_0\,
      S(1) => \Waveform[8]_i_4__9_n_0\,
      S(0) => \Waveform[8]_i_5__9_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__9_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_62 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Waveform_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_72\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_62 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_62;

architecture STRUCTURE of system_Synth_0_0_WaveGen_62 is
  signal \Waveform[0]_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2_n_0\
    );
\Waveform[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3_n_0\
    );
\Waveform[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4_n_0\
    );
\Waveform[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5_n_0\
    );
\Waveform[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2_n_0\
    );
\Waveform[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3_n_0\
    );
\Waveform[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4_n_0\
    );
\Waveform[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5_n_0\
    );
\Waveform[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2_n_0\
    );
\Waveform[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3_n_0\
    );
\Waveform[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4_n_0\
    );
\Waveform[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5_n_0\
    );
\Waveform[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2_n_0\
    );
\Waveform[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3_n_0\
    );
\Waveform[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4_n_0\
    );
\Waveform[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5_n_0\
    );
\Waveform[22]_INST_0_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_72\(1),
      I1 => O(1),
      I2 => \^waveform_reg\(23),
      O => \Waveform_reg[23]_0\(0)
    );
\Waveform[22]_INST_0_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => O(1),
      I2 => \Waveform[22]_INST_0_i_72\(1),
      O => DI(0)
    );
\Waveform[22]_INST_0_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => O(1),
      I2 => \Waveform[22]_INST_0_i_72\(1),
      I3 => \^waveform_reg\(22),
      I4 => O(0),
      I5 => \Waveform[22]_INST_0_i_72\(0),
      O => S(0)
    );
\Waveform[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2_n_0\
    );
\Waveform[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3_n_0\
    );
\Waveform[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4_n_0\
    );
\Waveform[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5_n_0\
    );
\Waveform[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2_n_0\
    );
\Waveform[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3_n_0\
    );
\Waveform[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4_n_0\
    );
\Waveform[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1_n_0\,
      CO(2) => \Waveform_reg[0]_i_1_n_1\,
      CO(1) => \Waveform_reg[0]_i_1_n_2\,
      CO(0) => \Waveform_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1_n_4\,
      O(2) => \Waveform_reg[0]_i_1_n_5\,
      O(1) => \Waveform_reg[0]_i_1_n_6\,
      O(0) => \Waveform_reg[0]_i_1_n_7\,
      S(3) => \Waveform[0]_i_2_n_0\,
      S(2) => \Waveform[0]_i_3_n_0\,
      S(1) => \Waveform[0]_i_4_n_0\,
      S(0) => \Waveform[0]_i_5_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1_n_0\,
      CO(3) => \Waveform_reg[12]_i_1_n_0\,
      CO(2) => \Waveform_reg[12]_i_1_n_1\,
      CO(1) => \Waveform_reg[12]_i_1_n_2\,
      CO(0) => \Waveform_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1_n_4\,
      O(2) => \Waveform_reg[12]_i_1_n_5\,
      O(1) => \Waveform_reg[12]_i_1_n_6\,
      O(0) => \Waveform_reg[12]_i_1_n_7\,
      S(3) => \Waveform[12]_i_2_n_0\,
      S(2) => \Waveform[12]_i_3_n_0\,
      S(1) => \Waveform[12]_i_4_n_0\,
      S(0) => \Waveform[12]_i_5_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1_n_0\,
      CO(3) => \Waveform_reg[16]_i_1_n_0\,
      CO(2) => \Waveform_reg[16]_i_1_n_1\,
      CO(1) => \Waveform_reg[16]_i_1_n_2\,
      CO(0) => \Waveform_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1_n_4\,
      O(2) => \Waveform_reg[16]_i_1_n_5\,
      O(1) => \Waveform_reg[16]_i_1_n_6\,
      O(0) => \Waveform_reg[16]_i_1_n_7\,
      S(3) => \Waveform[16]_i_2_n_0\,
      S(2) => \Waveform[16]_i_3_n_0\,
      S(1) => \Waveform[16]_i_4_n_0\,
      S(0) => \Waveform[16]_i_5_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1_n_1\,
      CO(1) => \Waveform_reg[20]_i_1_n_2\,
      CO(0) => \Waveform_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1_n_4\,
      O(2) => \Waveform_reg[20]_i_1_n_5\,
      O(1) => \Waveform_reg[20]_i_1_n_6\,
      O(0) => \Waveform_reg[20]_i_1_n_7\,
      S(3) => \Waveform[20]_i_2_n_0\,
      S(2) => \Waveform[20]_i_3_n_0\,
      S(1) => \Waveform[20]_i_4_n_0\,
      S(0) => \Waveform[20]_i_5_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1_n_0\,
      CO(3) => \Waveform_reg[4]_i_1_n_0\,
      CO(2) => \Waveform_reg[4]_i_1_n_1\,
      CO(1) => \Waveform_reg[4]_i_1_n_2\,
      CO(0) => \Waveform_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1_n_4\,
      O(2) => \Waveform_reg[4]_i_1_n_5\,
      O(1) => \Waveform_reg[4]_i_1_n_6\,
      O(0) => \Waveform_reg[4]_i_1_n_7\,
      S(3) => \Waveform[4]_i_2_n_0\,
      S(2) => \Waveform[4]_i_3_n_0\,
      S(1) => \Waveform[4]_i_4_n_0\,
      S(0) => \Waveform[4]_i_5_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1_n_0\,
      CO(3) => \Waveform_reg[8]_i_1_n_0\,
      CO(2) => \Waveform_reg[8]_i_1_n_1\,
      CO(1) => \Waveform_reg[8]_i_1_n_2\,
      CO(0) => \Waveform_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1_n_4\,
      O(2) => \Waveform_reg[8]_i_1_n_5\,
      O(1) => \Waveform_reg[8]_i_1_n_6\,
      O(0) => \Waveform_reg[8]_i_1_n_7\,
      S(3) => \Waveform[8]_i_2_n_0\,
      S(2) => \Waveform[8]_i_3_n_0\,
      S(1) => \Waveform[8]_i_4_n_0\,
      S(0) => \Waveform[8]_i_5_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_7 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_7 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_7;

architecture STRUCTURE of system_Synth_0_0_WaveGen_7 is
  signal \Waveform[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__4_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__4_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__4_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__4_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__4_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__4_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__4_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__4\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__4_n_0\
    );
\Waveform[0]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__4_n_0\
    );
\Waveform[0]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__4_n_0\
    );
\Waveform[0]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__4_n_0\
    );
\Waveform[12]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__4_n_0\
    );
\Waveform[12]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__4_n_0\
    );
\Waveform[12]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__4_n_0\
    );
\Waveform[12]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__4_n_0\
    );
\Waveform[16]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__4_n_0\
    );
\Waveform[16]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__4_n_0\
    );
\Waveform[16]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__4_n_0\
    );
\Waveform[16]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__4_n_0\
    );
\Waveform[20]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__4_n_0\
    );
\Waveform[20]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__4_n_0\
    );
\Waveform[20]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__4_n_0\
    );
\Waveform[20]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__4_n_0\
    );
\Waveform[4]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__4_n_0\
    );
\Waveform[4]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__4_n_0\
    );
\Waveform[4]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__4_n_0\
    );
\Waveform[4]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__4_n_0\
    );
\Waveform[8]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__4_n_0\
    );
\Waveform[8]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__4_n_0\
    );
\Waveform[8]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__4_n_0\
    );
\Waveform[8]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__4_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__4_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__4_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__4_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__4_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__4_n_4\,
      O(2) => \Waveform_reg[0]_i_1__4_n_5\,
      O(1) => \Waveform_reg[0]_i_1__4_n_6\,
      O(0) => \Waveform_reg[0]_i_1__4_n_7\,
      S(3) => \Waveform[0]_i_2__4_n_0\,
      S(2) => \Waveform[0]_i_3__4_n_0\,
      S(1) => \Waveform[0]_i_4__4_n_0\,
      S(0) => \Waveform[0]_i_5__4_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__4_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__4_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__4_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__4_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__4_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__4_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__4_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__4_n_4\,
      O(2) => \Waveform_reg[12]_i_1__4_n_5\,
      O(1) => \Waveform_reg[12]_i_1__4_n_6\,
      O(0) => \Waveform_reg[12]_i_1__4_n_7\,
      S(3) => \Waveform[12]_i_2__4_n_0\,
      S(2) => \Waveform[12]_i_3__4_n_0\,
      S(1) => \Waveform[12]_i_4__4_n_0\,
      S(0) => \Waveform[12]_i_5__4_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__4_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__4_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__4_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__4_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__4_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__4_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__4_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__4_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__4_n_4\,
      O(2) => \Waveform_reg[16]_i_1__4_n_5\,
      O(1) => \Waveform_reg[16]_i_1__4_n_6\,
      O(0) => \Waveform_reg[16]_i_1__4_n_7\,
      S(3) => \Waveform[16]_i_2__4_n_0\,
      S(2) => \Waveform[16]_i_3__4_n_0\,
      S(1) => \Waveform[16]_i_4__4_n_0\,
      S(0) => \Waveform[16]_i_5__4_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__4_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__4_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__4_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__4_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__4_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__4_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__4_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__4_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__4_n_4\,
      O(2) => \Waveform_reg[20]_i_1__4_n_5\,
      O(1) => \Waveform_reg[20]_i_1__4_n_6\,
      O(0) => \Waveform_reg[20]_i_1__4_n_7\,
      S(3) => \Waveform[20]_i_2__4_n_0\,
      S(2) => \Waveform[20]_i_3__4_n_0\,
      S(1) => \Waveform[20]_i_4__4_n_0\,
      S(0) => \Waveform[20]_i_5__4_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__4_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__4_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__4_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__4_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__4_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__4_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__4_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__4_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__4_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__4_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__4_n_4\,
      O(2) => \Waveform_reg[4]_i_1__4_n_5\,
      O(1) => \Waveform_reg[4]_i_1__4_n_6\,
      O(0) => \Waveform_reg[4]_i_1__4_n_7\,
      S(3) => \Waveform[4]_i_2__4_n_0\,
      S(2) => \Waveform[4]_i_3__4_n_0\,
      S(1) => \Waveform[4]_i_4__4_n_0\,
      S(0) => \Waveform[4]_i_5__4_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__4_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__4_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__4_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__4_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__4_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__4_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__4_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__4_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__4_n_4\,
      O(2) => \Waveform_reg[8]_i_1__4_n_5\,
      O(1) => \Waveform_reg[8]_i_1__4_n_6\,
      O(0) => \Waveform_reg[8]_i_1__4_n_7\,
      S(3) => \Waveform[8]_i_2__4_n_0\,
      S(2) => \Waveform[8]_i_3__4_n_0\,
      S(1) => \Waveform[8]_i_4__4_n_0\,
      S(0) => \Waveform[8]_i_5__4_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__4_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_8 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_8 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_8;

architecture STRUCTURE of system_Synth_0_0_WaveGen_8 is
  signal \Waveform[0]_i_2__58_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__58_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__58_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__58_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__58_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__58_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__58_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__58_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__58_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__58_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__58_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__58_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__58_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__58_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__58_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__58_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__58_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__58_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__58_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__58_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__58_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__58_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__58_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__58_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__58_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__58_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__58_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__58_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__58_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__58_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__58_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__58_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__58_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__58_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__58_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__58_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__58_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__58_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__58_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__58_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__58_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__58_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__58_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__58_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__58_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__58_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__58_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__58_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__58_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__58_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__58_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__58_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__58_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__58_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__58_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__58_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__58_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__58_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__58_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__58_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__58_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__58_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__58_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__58_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__58_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__58_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__58_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__58_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__58_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__58_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__58_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__58_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__58\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__58\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__58\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__58\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__58\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__58\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__58_n_0\
    );
\Waveform[0]_i_3__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__58_n_0\
    );
\Waveform[0]_i_4__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__58_n_0\
    );
\Waveform[0]_i_5__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__58_n_0\
    );
\Waveform[12]_i_2__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__58_n_0\
    );
\Waveform[12]_i_3__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__58_n_0\
    );
\Waveform[12]_i_4__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__58_n_0\
    );
\Waveform[12]_i_5__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__58_n_0\
    );
\Waveform[16]_i_2__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__58_n_0\
    );
\Waveform[16]_i_3__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__58_n_0\
    );
\Waveform[16]_i_4__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__58_n_0\
    );
\Waveform[16]_i_5__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__58_n_0\
    );
\Waveform[20]_i_2__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__58_n_0\
    );
\Waveform[20]_i_3__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__58_n_0\
    );
\Waveform[20]_i_4__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__58_n_0\
    );
\Waveform[20]_i_5__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__58_n_0\
    );
\Waveform[4]_i_2__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__58_n_0\
    );
\Waveform[4]_i_3__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__58_n_0\
    );
\Waveform[4]_i_4__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__58_n_0\
    );
\Waveform[4]_i_5__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__58_n_0\
    );
\Waveform[8]_i_2__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__58_n_0\
    );
\Waveform[8]_i_3__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__58_n_0\
    );
\Waveform[8]_i_4__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__58_n_0\
    );
\Waveform[8]_i_5__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__58_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__58_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__58\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__58_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__58_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__58_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__58_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__58_n_4\,
      O(2) => \Waveform_reg[0]_i_1__58_n_5\,
      O(1) => \Waveform_reg[0]_i_1__58_n_6\,
      O(0) => \Waveform_reg[0]_i_1__58_n_7\,
      S(3) => \Waveform[0]_i_2__58_n_0\,
      S(2) => \Waveform[0]_i_3__58_n_0\,
      S(1) => \Waveform[0]_i_4__58_n_0\,
      S(0) => \Waveform[0]_i_5__58_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__58_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__58_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__58_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__58\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__58_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__58_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__58_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__58_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__58_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__58_n_4\,
      O(2) => \Waveform_reg[12]_i_1__58_n_5\,
      O(1) => \Waveform_reg[12]_i_1__58_n_6\,
      O(0) => \Waveform_reg[12]_i_1__58_n_7\,
      S(3) => \Waveform[12]_i_2__58_n_0\,
      S(2) => \Waveform[12]_i_3__58_n_0\,
      S(1) => \Waveform[12]_i_4__58_n_0\,
      S(0) => \Waveform[12]_i_5__58_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__58_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__58_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__58_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__58_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__58\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__58_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__58_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__58_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__58_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__58_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__58_n_4\,
      O(2) => \Waveform_reg[16]_i_1__58_n_5\,
      O(1) => \Waveform_reg[16]_i_1__58_n_6\,
      O(0) => \Waveform_reg[16]_i_1__58_n_7\,
      S(3) => \Waveform[16]_i_2__58_n_0\,
      S(2) => \Waveform[16]_i_3__58_n_0\,
      S(1) => \Waveform[16]_i_4__58_n_0\,
      S(0) => \Waveform[16]_i_5__58_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__58_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__58_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__58_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__58_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__58_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__58\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__58_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__58_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__58_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__58_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__58_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__58_n_4\,
      O(2) => \Waveform_reg[20]_i_1__58_n_5\,
      O(1) => \Waveform_reg[20]_i_1__58_n_6\,
      O(0) => \Waveform_reg[20]_i_1__58_n_7\,
      S(3) => \Waveform[20]_i_2__58_n_0\,
      S(2) => \Waveform[20]_i_3__58_n_0\,
      S(1) => \Waveform[20]_i_4__58_n_0\,
      S(0) => \Waveform[20]_i_5__58_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__58_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__58_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__58_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__58_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__58_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__58_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__58\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__58_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__58_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__58_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__58_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__58_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__58_n_4\,
      O(2) => \Waveform_reg[4]_i_1__58_n_5\,
      O(1) => \Waveform_reg[4]_i_1__58_n_6\,
      O(0) => \Waveform_reg[4]_i_1__58_n_7\,
      S(3) => \Waveform[4]_i_2__58_n_0\,
      S(2) => \Waveform[4]_i_3__58_n_0\,
      S(1) => \Waveform[4]_i_4__58_n_0\,
      S(0) => \Waveform[4]_i_5__58_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__58_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__58_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__58_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__58_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__58\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__58_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__58_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__58_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__58_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__58_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__58_n_4\,
      O(2) => \Waveform_reg[8]_i_1__58_n_5\,
      O(1) => \Waveform_reg[8]_i_1__58_n_6\,
      O(0) => \Waveform_reg[8]_i_1__58_n_7\,
      S(3) => \Waveform[8]_i_2__58_n_0\,
      S(2) => \Waveform[8]_i_3__58_n_0\,
      S(1) => \Waveform[8]_i_4__58_n_0\,
      S(0) => \Waveform[8]_i_5__58_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__58_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_WaveGen_9 is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_WaveGen_9 : entity is "WaveGen";
end system_Synth_0_0_WaveGen_9;

architecture STRUCTURE of system_Synth_0_0_WaveGen_9 is
  signal \Waveform[0]_i_2__57_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_3__57_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_4__57_n_0\ : STD_LOGIC;
  signal \Waveform[0]_i_5__57_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_2__57_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_3__57_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_4__57_n_0\ : STD_LOGIC;
  signal \Waveform[12]_i_5__57_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_2__57_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_3__57_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_4__57_n_0\ : STD_LOGIC;
  signal \Waveform[16]_i_5__57_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_2__57_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_3__57_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_4__57_n_0\ : STD_LOGIC;
  signal \Waveform[20]_i_5__57_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_2__57_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_3__57_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_4__57_n_0\ : STD_LOGIC;
  signal \Waveform[4]_i_5__57_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_2__57_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_3__57_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_4__57_n_0\ : STD_LOGIC;
  signal \Waveform[8]_i_5__57_n_0\ : STD_LOGIC;
  signal \^waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Waveform_reg[0]_i_1__57_n_0\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__57_n_1\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__57_n_2\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__57_n_3\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__57_n_4\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__57_n_5\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__57_n_6\ : STD_LOGIC;
  signal \Waveform_reg[0]_i_1__57_n_7\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__57_n_0\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__57_n_1\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__57_n_2\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__57_n_3\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__57_n_4\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__57_n_5\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__57_n_6\ : STD_LOGIC;
  signal \Waveform_reg[12]_i_1__57_n_7\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__57_n_0\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__57_n_1\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__57_n_2\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__57_n_3\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__57_n_4\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__57_n_5\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__57_n_6\ : STD_LOGIC;
  signal \Waveform_reg[16]_i_1__57_n_7\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__57_n_1\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__57_n_2\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__57_n_3\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__57_n_4\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__57_n_5\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__57_n_6\ : STD_LOGIC;
  signal \Waveform_reg[20]_i_1__57_n_7\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__57_n_0\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__57_n_1\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__57_n_2\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__57_n_3\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__57_n_4\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__57_n_5\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__57_n_6\ : STD_LOGIC;
  signal \Waveform_reg[4]_i_1__57_n_7\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__57_n_0\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__57_n_1\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__57_n_2\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__57_n_3\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__57_n_4\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__57_n_5\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__57_n_6\ : STD_LOGIC;
  signal \Waveform_reg[8]_i_1__57_n_7\ : STD_LOGIC;
  signal \NLW_Waveform_reg[20]_i_1__57_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform_reg[0]_i_1__57\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[12]_i_1__57\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[16]_i_1__57\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[20]_i_1__57\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[4]_i_1__57\ : label is 11;
  attribute ADDER_THRESHOLD of \Waveform_reg[8]_i_1__57\ : label is 11;
begin
  Waveform_reg(23 downto 0) <= \^waveform_reg\(23 downto 0);
\Waveform[0]_i_2__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^waveform_reg\(3),
      O => \Waveform[0]_i_2__57_n_0\
    );
\Waveform[0]_i_3__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^waveform_reg\(2),
      O => \Waveform[0]_i_3__57_n_0\
    );
\Waveform[0]_i_4__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^waveform_reg\(1),
      O => \Waveform[0]_i_4__57_n_0\
    );
\Waveform[0]_i_5__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^waveform_reg\(0),
      O => \Waveform[0]_i_5__57_n_0\
    );
\Waveform[12]_i_2__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^waveform_reg\(15),
      O => \Waveform[12]_i_2__57_n_0\
    );
\Waveform[12]_i_3__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^waveform_reg\(14),
      O => \Waveform[12]_i_3__57_n_0\
    );
\Waveform[12]_i_4__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^waveform_reg\(13),
      O => \Waveform[12]_i_4__57_n_0\
    );
\Waveform[12]_i_5__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^waveform_reg\(12),
      O => \Waveform[12]_i_5__57_n_0\
    );
\Waveform[16]_i_2__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^waveform_reg\(19),
      O => \Waveform[16]_i_2__57_n_0\
    );
\Waveform[16]_i_3__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^waveform_reg\(18),
      O => \Waveform[16]_i_3__57_n_0\
    );
\Waveform[16]_i_4__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^waveform_reg\(17),
      O => \Waveform[16]_i_4__57_n_0\
    );
\Waveform[16]_i_5__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^waveform_reg\(16),
      O => \Waveform[16]_i_5__57_n_0\
    );
\Waveform[20]_i_2__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \^waveform_reg\(23),
      O => \Waveform[20]_i_2__57_n_0\
    );
\Waveform[20]_i_3__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \^waveform_reg\(22),
      O => \Waveform[20]_i_3__57_n_0\
    );
\Waveform[20]_i_4__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \^waveform_reg\(21),
      O => \Waveform[20]_i_4__57_n_0\
    );
\Waveform[20]_i_5__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \^waveform_reg\(20),
      O => \Waveform[20]_i_5__57_n_0\
    );
\Waveform[22]_INST_0_i_311\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^waveform_reg\(23),
      I1 => Waveform_reg_0(0),
      I2 => Waveform_reg_1(0),
      O => DI(0)
    );
\Waveform[4]_i_2__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^waveform_reg\(7),
      O => \Waveform[4]_i_2__57_n_0\
    );
\Waveform[4]_i_3__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^waveform_reg\(6),
      O => \Waveform[4]_i_3__57_n_0\
    );
\Waveform[4]_i_4__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^waveform_reg\(5),
      O => \Waveform[4]_i_4__57_n_0\
    );
\Waveform[4]_i_5__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^waveform_reg\(4),
      O => \Waveform[4]_i_5__57_n_0\
    );
\Waveform[8]_i_2__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^waveform_reg\(11),
      O => \Waveform[8]_i_2__57_n_0\
    );
\Waveform[8]_i_3__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^waveform_reg\(10),
      O => \Waveform[8]_i_3__57_n_0\
    );
\Waveform[8]_i_4__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^waveform_reg\(9),
      O => \Waveform[8]_i_4__57_n_0\
    );
\Waveform[8]_i_5__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^waveform_reg\(8),
      O => \Waveform[8]_i_5__57_n_0\
    );
\Waveform_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__57_n_7\,
      Q => \^waveform_reg\(0),
      R => '0'
    );
\Waveform_reg[0]_i_1__57\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform_reg[0]_i_1__57_n_0\,
      CO(2) => \Waveform_reg[0]_i_1__57_n_1\,
      CO(1) => \Waveform_reg[0]_i_1__57_n_2\,
      CO(0) => \Waveform_reg[0]_i_1__57_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \Waveform_reg[0]_i_1__57_n_4\,
      O(2) => \Waveform_reg[0]_i_1__57_n_5\,
      O(1) => \Waveform_reg[0]_i_1__57_n_6\,
      O(0) => \Waveform_reg[0]_i_1__57_n_7\,
      S(3) => \Waveform[0]_i_2__57_n_0\,
      S(2) => \Waveform[0]_i_3__57_n_0\,
      S(1) => \Waveform[0]_i_4__57_n_0\,
      S(0) => \Waveform[0]_i_5__57_n_0\
    );
\Waveform_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__57_n_5\,
      Q => \^waveform_reg\(10),
      R => '0'
    );
\Waveform_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__57_n_4\,
      Q => \^waveform_reg\(11),
      R => '0'
    );
\Waveform_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__57_n_7\,
      Q => \^waveform_reg\(12),
      R => '0'
    );
\Waveform_reg[12]_i_1__57\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[8]_i_1__57_n_0\,
      CO(3) => \Waveform_reg[12]_i_1__57_n_0\,
      CO(2) => \Waveform_reg[12]_i_1__57_n_1\,
      CO(1) => \Waveform_reg[12]_i_1__57_n_2\,
      CO(0) => \Waveform_reg[12]_i_1__57_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \Waveform_reg[12]_i_1__57_n_4\,
      O(2) => \Waveform_reg[12]_i_1__57_n_5\,
      O(1) => \Waveform_reg[12]_i_1__57_n_6\,
      O(0) => \Waveform_reg[12]_i_1__57_n_7\,
      S(3) => \Waveform[12]_i_2__57_n_0\,
      S(2) => \Waveform[12]_i_3__57_n_0\,
      S(1) => \Waveform[12]_i_4__57_n_0\,
      S(0) => \Waveform[12]_i_5__57_n_0\
    );
\Waveform_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__57_n_6\,
      Q => \^waveform_reg\(13),
      R => '0'
    );
\Waveform_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__57_n_5\,
      Q => \^waveform_reg\(14),
      R => '0'
    );
\Waveform_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[12]_i_1__57_n_4\,
      Q => \^waveform_reg\(15),
      R => '0'
    );
\Waveform_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__57_n_7\,
      Q => \^waveform_reg\(16),
      R => '0'
    );
\Waveform_reg[16]_i_1__57\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[12]_i_1__57_n_0\,
      CO(3) => \Waveform_reg[16]_i_1__57_n_0\,
      CO(2) => \Waveform_reg[16]_i_1__57_n_1\,
      CO(1) => \Waveform_reg[16]_i_1__57_n_2\,
      CO(0) => \Waveform_reg[16]_i_1__57_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \Waveform_reg[16]_i_1__57_n_4\,
      O(2) => \Waveform_reg[16]_i_1__57_n_5\,
      O(1) => \Waveform_reg[16]_i_1__57_n_6\,
      O(0) => \Waveform_reg[16]_i_1__57_n_7\,
      S(3) => \Waveform[16]_i_2__57_n_0\,
      S(2) => \Waveform[16]_i_3__57_n_0\,
      S(1) => \Waveform[16]_i_4__57_n_0\,
      S(0) => \Waveform[16]_i_5__57_n_0\
    );
\Waveform_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__57_n_6\,
      Q => \^waveform_reg\(17),
      R => '0'
    );
\Waveform_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__57_n_5\,
      Q => \^waveform_reg\(18),
      R => '0'
    );
\Waveform_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[16]_i_1__57_n_4\,
      Q => \^waveform_reg\(19),
      R => '0'
    );
\Waveform_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__57_n_6\,
      Q => \^waveform_reg\(1),
      R => '0'
    );
\Waveform_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__57_n_7\,
      Q => \^waveform_reg\(20),
      R => '0'
    );
\Waveform_reg[20]_i_1__57\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[16]_i_1__57_n_0\,
      CO(3) => \NLW_Waveform_reg[20]_i_1__57_CO_UNCONNECTED\(3),
      CO(2) => \Waveform_reg[20]_i_1__57_n_1\,
      CO(1) => \Waveform_reg[20]_i_1__57_n_2\,
      CO(0) => \Waveform_reg[20]_i_1__57_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(22 downto 20),
      O(3) => \Waveform_reg[20]_i_1__57_n_4\,
      O(2) => \Waveform_reg[20]_i_1__57_n_5\,
      O(1) => \Waveform_reg[20]_i_1__57_n_6\,
      O(0) => \Waveform_reg[20]_i_1__57_n_7\,
      S(3) => \Waveform[20]_i_2__57_n_0\,
      S(2) => \Waveform[20]_i_3__57_n_0\,
      S(1) => \Waveform[20]_i_4__57_n_0\,
      S(0) => \Waveform[20]_i_5__57_n_0\
    );
\Waveform_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__57_n_6\,
      Q => \^waveform_reg\(21),
      R => '0'
    );
\Waveform_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__57_n_5\,
      Q => \^waveform_reg\(22),
      R => '0'
    );
\Waveform_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[20]_i_1__57_n_4\,
      Q => \^waveform_reg\(23),
      R => '0'
    );
\Waveform_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__57_n_5\,
      Q => \^waveform_reg\(2),
      R => '0'
    );
\Waveform_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[0]_i_1__57_n_4\,
      Q => \^waveform_reg\(3),
      R => '0'
    );
\Waveform_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__57_n_7\,
      Q => \^waveform_reg\(4),
      R => '0'
    );
\Waveform_reg[4]_i_1__57\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[0]_i_1__57_n_0\,
      CO(3) => \Waveform_reg[4]_i_1__57_n_0\,
      CO(2) => \Waveform_reg[4]_i_1__57_n_1\,
      CO(1) => \Waveform_reg[4]_i_1__57_n_2\,
      CO(0) => \Waveform_reg[4]_i_1__57_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \Waveform_reg[4]_i_1__57_n_4\,
      O(2) => \Waveform_reg[4]_i_1__57_n_5\,
      O(1) => \Waveform_reg[4]_i_1__57_n_6\,
      O(0) => \Waveform_reg[4]_i_1__57_n_7\,
      S(3) => \Waveform[4]_i_2__57_n_0\,
      S(2) => \Waveform[4]_i_3__57_n_0\,
      S(1) => \Waveform[4]_i_4__57_n_0\,
      S(0) => \Waveform[4]_i_5__57_n_0\
    );
\Waveform_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__57_n_6\,
      Q => \^waveform_reg\(5),
      R => '0'
    );
\Waveform_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__57_n_5\,
      Q => \^waveform_reg\(6),
      R => '0'
    );
\Waveform_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[4]_i_1__57_n_4\,
      Q => \^waveform_reg\(7),
      R => '0'
    );
\Waveform_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__57_n_7\,
      Q => \^waveform_reg\(8),
      R => '0'
    );
\Waveform_reg[8]_i_1__57\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform_reg[4]_i_1__57_n_0\,
      CO(3) => \Waveform_reg[8]_i_1__57_n_0\,
      CO(2) => \Waveform_reg[8]_i_1__57_n_1\,
      CO(1) => \Waveform_reg[8]_i_1__57_n_2\,
      CO(0) => \Waveform_reg[8]_i_1__57_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \Waveform_reg[8]_i_1__57_n_4\,
      O(2) => \Waveform_reg[8]_i_1__57_n_5\,
      O(1) => \Waveform_reg[8]_i_1__57_n_6\,
      O(0) => \Waveform_reg[8]_i_1__57_n_7\,
      S(3) => \Waveform[8]_i_2__57_n_0\,
      S(2) => \Waveform[8]_i_3__57_n_0\,
      S(1) => \Waveform[8]_i_4__57_n_0\,
      S(0) => \Waveform[8]_i_5__57_n_0\
    );
\Waveform_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock1MHz,
      CE => '1',
      D => \Waveform_reg[8]_i_1__57_n_6\,
      Q => \^waveform_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_Channel is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Waveform_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusPAddr_9_sp_1 : out STD_LOGIC;
    BusPAddr_14_sp_1 : out STD_LOGIC;
    BusPAddr_0_sp_1 : out STD_LOGIC;
    BusPAddr_7_sp_1 : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Waveform[22]_INST_0_i_72\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPAddr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_Channel : entity is "Channel";
end system_Synth_0_0_Channel;

architecture STRUCTURE of system_Synth_0_0_Channel is
  signal BusPAddr_0_sn_1 : STD_LOGIC;
  signal BusPAddr_14_sn_1 : STD_LOGIC;
  signal BusPAddr_7_sn_1 : STD_LOGIC;
  signal BusPAddr_9_sn_1 : STD_LOGIC;
  signal \BusPReady_i_1__62_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal increment : STD_LOGIC;
begin
  BusPAddr_0_sp_1 <= BusPAddr_0_sn_1;
  BusPAddr_14_sp_1 <= BusPAddr_14_sn_1;
  BusPAddr_7_sp_1 <= BusPAddr_7_sn_1;
  BusPAddr_9_sp_1 <= BusPAddr_9_sn_1;
\BusPReady_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__62_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__62_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => BusPAddr_9_sn_1,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr_14_sn_1,
      I3 => BusPAddr(11),
      I4 => BusPAddr(12),
      I5 => BusPAddr_0_sn_1,
      O => increment
    );
\increment[23]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => BusPAddr_7_sn_1,
      I1 => BusPAddr(9),
      I2 => BusPAddr(10),
      O => BusPAddr_9_sn_1
    );
\increment[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => BusPAddr(14),
      I1 => BusPAddr(15),
      I2 => BusPAddr(16),
      I3 => BusPAddr(17),
      I4 => BusPAddr(18),
      I5 => BusPAddr(13),
      O => BusPAddr_14_sn_1
    );
\increment[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPAddr(0),
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      O => BusPAddr_0_sn_1
    );
\increment[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => BusPAddr(7),
      I1 => BusPAddr(3),
      I2 => BusPAddr(4),
      I3 => BusPAddr(5),
      I4 => BusPAddr(6),
      I5 => BusPAddr(8),
      O => BusPAddr_7_sn_1
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(0),
      Q => \in\(0),
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(10),
      Q => \in\(10),
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(11),
      Q => \in\(11),
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(12),
      Q => \in\(12),
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(13),
      Q => \in\(13),
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(14),
      Q => \in\(14),
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(15),
      Q => \in\(15),
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(16),
      Q => \in\(16),
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(17),
      Q => \in\(17),
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(18),
      Q => \in\(18),
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(19),
      Q => \in\(19),
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(1),
      Q => \in\(1),
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(20),
      Q => \in\(20),
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(21),
      Q => \in\(21),
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(22),
      Q => \in\(22),
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(23),
      Q => \in\(23),
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(2),
      Q => \in\(2),
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(3),
      Q => \in\(3),
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(4),
      Q => \in\(4),
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(5),
      Q => \in\(5),
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(6),
      Q => \in\(6),
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(7),
      Q => \in\(7),
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(8),
      Q => \in\(8),
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => increment,
      D => BusPWriteData(9),
      Q => \in\(9),
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_62
     port map (
      DI(0) => DI(0),
      O(1 downto 0) => O(1 downto 0),
      Q(23 downto 0) => \in\(23 downto 0),
      S(0) => S(0),
      \Waveform[22]_INST_0_i_72\(1 downto 0) => \Waveform[22]_INST_0_i_72\(1 downto 0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      \Waveform_reg[23]_0\(0) => \Waveform_reg[23]\(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized0\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusPAddr_9_sp_1 : out STD_LOGIC;
    BusPAddr_7_sp_1 : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized0\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized0\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized0\ is
  signal BusPAddr_7_sn_1 : STD_LOGIC;
  signal BusPAddr_9_sn_1 : STD_LOGIC;
  signal \BusPReady_i_1__61_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__61_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
  BusPAddr_7_sp_1 <= BusPAddr_7_sn_1;
  BusPAddr_9_sp_1 <= BusPAddr_9_sn_1;
\BusPReady_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__61_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__61_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => \increment_reg[0]_0\,
      I2 => BusPAddr(9),
      I3 => BusPAddr(8),
      I4 => \increment_reg[0]_1\,
      I5 => BusPAddr_9_sn_1,
      O => \increment[23]_i_1__61_n_0\
    );
\increment[23]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => BusPAddr_7_sn_1,
      I1 => BusPAddr(6),
      I2 => BusPAddr(7),
      O => BusPAddr_9_sn_1
    );
\increment[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => BusPAddr(4),
      I1 => BusPAddr(0),
      I2 => BusPAddr(1),
      I3 => BusPAddr(2),
      I4 => BusPAddr(3),
      I5 => BusPAddr(5),
      O => BusPAddr_7_sn_1
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__61_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_51
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized1\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[9]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized1\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized1\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized1\ is
  signal \^buspaddr[9]\ : STD_LOGIC;
  signal \BusPReady_i_1__60_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__60_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
  \BusPAddr[9]\ <= \^buspaddr[9]\;
\BusPReady_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__60_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__60_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => \increment_reg[0]_0\,
      I2 => BusPAddr(3),
      I3 => BusPAddr(2),
      I4 => \increment_reg[0]_1\,
      I5 => \^buspaddr[9]\,
      O => \increment[23]_i_1__60_n_0\
    );
\increment[23]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => BusPAddr(0),
      I1 => \increment_reg[0]_2\,
      I2 => BusPAddr(1),
      O => \^buspaddr[9]\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__60_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_40
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized10\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized10\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized10\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized10\ is
  signal \BusPReady_i_1__51_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__51_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__51_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__51_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__51_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__51_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_60
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized11\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized11\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized11\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized11\ is
  signal \BusPReady_i_1__50_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__50_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__50_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__50_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__50_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__50_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_59
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized12\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized12\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized12\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized12\ is
  signal \BusPReady_i_1__49_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__49_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__49_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__49_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__49_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__49_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_58
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized13\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized13\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized13\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized13\ is
  signal \BusPReady_i_1__48_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__48_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__48_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__48_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__48_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__48_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_57
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized14\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized14\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized14\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized14\ is
  signal \BusPReady_i_1__47_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__47_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__47_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__47_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__47_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__47_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_56
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized15\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized15\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized15\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized15\ is
  signal \BusPReady_i_1__46_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__46_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__46_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__46_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__46_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__46_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_55
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized16\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized16\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized16\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized16\ is
  signal \BusPReady_i_1__45_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__45_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__45_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__45_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__45_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__45_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_54
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized17\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized17\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized17\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized17\ is
  signal \BusPReady_i_1__44_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__44_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__44_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__44_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__44_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__44_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_53
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized18\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized18\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized18\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized18\ is
  signal \BusPReady_i_1__43_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__43_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__43_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__43_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__43_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__43_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_52
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized19\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized19\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized19\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized19\ is
  signal \BusPReady_i_1__42_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__42_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__42_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__42_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__42_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__42_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_50
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized2\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[9]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized2\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized2\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized2\ is
  signal \^buspaddr[9]\ : STD_LOGIC;
  signal \BusPReady_i_1__59_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__59_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
  \BusPAddr[9]\ <= \^buspaddr[9]\;
\BusPReady_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__59_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__59_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => \increment_reg[0]_0\,
      I2 => BusPAddr(3),
      I3 => BusPAddr(2),
      I4 => \increment_reg[0]_1\,
      I5 => \^buspaddr[9]\,
      O => \increment[23]_i_1__59_n_0\
    );
\increment[23]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => BusPAddr(0),
      I1 => \increment_reg[0]_2\,
      I2 => BusPAddr(1),
      O => \^buspaddr[9]\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__59_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_29
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized20\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized20\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized20\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized20\ is
  signal \BusPReady_i_1__41_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__41_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__41_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__41_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__41_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__41_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_49
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized21\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized21\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized21\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized21\ is
  signal \BusPReady_i_1__40_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__40_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__40_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__40_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__40_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__40_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_48
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized22\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized22\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized22\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized22\ is
  signal \BusPReady_i_1__39_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__39_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__39_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__39_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__39_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__39_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_47
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized23\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized23\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized23\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized23\ is
  signal \BusPReady_i_1__38_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__38_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__38_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__38_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__38_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__38_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_46
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized24\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized24\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized24\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized24\ is
  signal \BusPReady_i_1__37_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__37_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__37_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__37_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__37_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__37_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_45
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized25\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized25\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized25\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized25\ is
  signal \BusPReady_i_1__36_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__36_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__36_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__36_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__36_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__36_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_44
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized26\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized26\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized26\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized26\ is
  signal \BusPReady_i_1__35_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__35_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__35_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__35_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__35_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__35_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_43
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized27\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized27\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized27\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized27\ is
  signal \BusPReady_i_1__34_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__34_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__34_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__34_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__34_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__34_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_42
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized28\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized28\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized28\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized28\ is
  signal \BusPReady_i_1__33_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__33_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__33_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__33_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__33_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__33_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_41
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized29\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized29\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized29\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized29\ is
  signal \BusPReady_i_1__32_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__32_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__32_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__32_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__32_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__32_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_39
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized3\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[10]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized3\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized3\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized3\ is
  signal \^buspaddr[10]\ : STD_LOGIC;
  signal \BusPReady_i_1__58_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__58_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
  \BusPAddr[10]\ <= \^buspaddr[10]\;
\BusPReady_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__58_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__58_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => \increment_reg[0]_0\,
      I2 => BusPAddr(3),
      I3 => BusPAddr(2),
      I4 => \increment_reg[0]_1\,
      I5 => \^buspaddr[10]\,
      O => \increment[23]_i_1__58_n_0\
    );
\increment[23]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => \increment_reg[0]_2\,
      I2 => BusPAddr(0),
      O => \^buspaddr[10]\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__58_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_18
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized30\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized30\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized30\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized30\ is
  signal \BusPReady_i_1__31_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__31_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__31_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__31_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__31_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__31_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_38
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized31\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized31\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized31\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized31\ is
  signal \BusPReady_i_1__30_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__30_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__30_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__30_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => \increment_reg[0]_1\,
      I3 => BusPAddr(0),
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__30_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__30_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_37
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized32\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized32\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized32\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized32\ is
  signal \BusPReady_i_1__29_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__29_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__29_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__29_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => \increment_reg[0]_1\,
      I3 => BusPAddr(0),
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__29_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__29_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_36
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized33\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized33\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized33\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized33\ is
  signal \BusPReady_i_1__28_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__28_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__28_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__28_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => \increment_reg[0]_1\,
      I3 => BusPAddr(0),
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__28_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__28_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_35
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized34\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized34\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized34\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized34\ is
  signal \BusPReady_i_1__27_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__27_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__27_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__27_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => \increment_reg[0]_1\,
      I3 => BusPAddr(0),
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__27_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__27_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_34
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized35\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized35\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized35\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized35\ is
  signal \BusPReady_i_1__26_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__26_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__26_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__26_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => \increment_reg[0]_1\,
      I3 => BusPAddr(0),
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__26_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__26_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_33
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized36\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized36\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized36\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized36\ is
  signal \BusPReady_i_1__25_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__25_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__25_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__25_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => \increment_reg[0]_1\,
      I3 => BusPAddr(0),
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__25_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__25_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_32
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized37\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized37\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized37\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized37\ is
  signal \BusPReady_i_1__24_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__24_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__24_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__24_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => \increment_reg[0]_1\,
      I3 => BusPAddr(0),
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__24_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__24_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_31
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized38\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized38\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized38\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized38\ is
  signal \BusPReady_i_1__23_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__23_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__23_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__23_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => \increment_reg[0]_1\,
      I3 => BusPAddr(0),
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__23_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__23_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_30
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized39\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized39\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized39\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized39\ is
  signal \BusPReady_i_1__22_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__22_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__22_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__22_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__22_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__22_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_28
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized4\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \BusPAddr[10]\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized4\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized4\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized4\ is
  signal \^buspaddr[10]\ : STD_LOGIC;
  signal \BusPReady_i_1__57_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__57_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
  \BusPAddr[10]\ <= \^buspaddr[10]\;
\BusPReady_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__57_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__57_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => \increment_reg[0]_0\,
      I2 => BusPAddr(3),
      I3 => BusPAddr(2),
      I4 => \increment_reg[0]_1\,
      I5 => \^buspaddr[10]\,
      O => \increment[23]_i_1__57_n_0\
    );
\increment[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => BusPAddr(1),
      I1 => \increment_reg[0]_2\,
      I2 => BusPAddr(0),
      O => \^buspaddr[10]\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__57_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_7
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized40\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized40\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized40\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized40\ is
  signal \BusPReady_i_1__21_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__21_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__21_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__21_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__21_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__21_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_27
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized41\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized41\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized41\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized41\ is
  signal \BusPReady_i_1__20_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__20_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__20_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__20_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__20_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__20_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_26
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized42\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized42\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized42\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized42\ is
  signal \BusPReady_i_1__19_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__19_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__19_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__19_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__19_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__19_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_25
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized43\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized43\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized43\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized43\ is
  signal \BusPReady_i_1__18_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__18_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__18_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__18_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__18_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__18_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_24
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized44\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized44\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized44\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized44\ is
  signal \BusPReady_i_1__17_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__17_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__17_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__17_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__17_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__17_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_23
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized45\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized45\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized45\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized45\ is
  signal \BusPReady_i_1__16_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__16_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__16_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__16_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__16_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__16_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_22
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized46\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized46\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized46\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized46\ is
  signal \BusPReady_i_1__15_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__15_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__15_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__15_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__15_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__15_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_21
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized47\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized47\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized47\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized47\ is
  signal \BusPReady_i_1__14_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__14_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__14_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__6_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__6_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_20
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized48\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized48\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized48\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized48\ is
  signal \BusPReady_i_1__13_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__13_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__13_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__5_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__5_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_19
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized49\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized49\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized49\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized49\ is
  signal \BusPReady_i_1__12_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__12_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__12_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__4_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__4_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_17
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized5\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized5\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized5\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized5\ is
  signal \BusPReady_i_1__56_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__56_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__56_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__56_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => \increment_reg[0]_0\,
      I2 => BusPAddr(1),
      I3 => BusPAddr(0),
      I4 => \increment_reg[0]_1\,
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__56_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__56_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_2
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized50\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized50\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized50\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized50\ is
  signal \BusPReady_i_1__11_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__11_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__11_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__3_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__3_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_16
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized51\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized51\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized51\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized51\ is
  signal \BusPReady_i_1__10_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__10_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__10_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__2_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__2_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_15
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized52\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized52\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized52\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized52\ is
  signal \BusPReady_i_1__9_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__9_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__9_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__1_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__1_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_14
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized53\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized53\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized53\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized53\ is
  signal \BusPReady_i_1__8_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__8_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__8_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__0_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__0_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_13
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized54\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized54\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized54\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized54\ is
  signal \BusPReady_i_1__7_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__7_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__7_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_12
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized55\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized55\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized55\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized55\ is
  signal \BusPReady_i_1__6_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__14_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__6_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__6_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__14_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__14_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_11
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized56\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized56\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized56\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized56\ is
  signal \BusPReady_i_1__5_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__13_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__5_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__5_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__13_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__13_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_10
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized57\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized57\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized57\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized57\ is
  signal \BusPReady_i_1__4_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__12_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__4_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__4_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__12_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__12_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_9
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized58\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized58\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized58\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized58\ is
  signal \BusPReady_i_1__3_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__11_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__3_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__3_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__11_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__11_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_8
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized59\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized59\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized59\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized59\ is
  signal \BusPReady_i_1__2_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__10_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__2_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__2_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__10_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__10_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_6
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized6\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized6\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized6\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized6\ is
  signal \BusPReady_i_1__55_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__55_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__55_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__55_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => \increment_reg[0]_0\,
      I2 => BusPAddr(1),
      I3 => BusPAddr(0),
      I4 => \increment_reg[0]_1\,
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__55_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__55_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_1
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized60\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized60\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized60\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized60\ is
  signal \BusPReady_i_1__1_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__9_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__1_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__1_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(1),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(0),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__9_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__9_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_5
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized61\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusPReady_reg_0 : out STD_LOGIC;
    BusPAddr_10_sp_1 : out STD_LOGIC;
    BusPAddr_14_sp_1 : out STD_LOGIC;
    BusPEnable_0 : out STD_LOGIC;
    \BusPReadData_reg[30]_0\ : out STD_LOGIC;
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized61\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized61\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized61\ is
  signal BusPAddr_10_sn_1 : STD_LOGIC;
  signal BusPAddr_14_sn_1 : STD_LOGIC;
  signal \^buspenable_0\ : STD_LOGIC;
  signal \BusPReadData[30]_i_1_n_0\ : STD_LOGIC;
  signal \BusPReadData[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \BusPReadData[30]_i_5_n_0\ : STD_LOGIC;
  signal \BusPReadData[30]_i_6_n_0\ : STD_LOGIC;
  signal \BusPReadData[30]_i_7_n_0\ : STD_LOGIC;
  signal \^buspreaddata_reg[30]_0\ : STD_LOGIC;
  signal \BusPReady_i_1__0_n_0\ : STD_LOGIC;
  signal \^buspready_reg_0\ : STD_LOGIC;
  signal \increment[23]_i_1__8_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
  BusPAddr_10_sp_1 <= BusPAddr_10_sn_1;
  BusPAddr_14_sp_1 <= BusPAddr_14_sn_1;
  BusPEnable_0 <= \^buspenable_0\;
  \BusPReadData_reg[30]_0\ <= \^buspreaddata_reg[30]_0\;
  BusPReady_reg_0 <= \^buspready_reg_0\;
\BusPReadData[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => BusPAddr(6),
      I1 => BusPAddr_14_sn_1,
      I2 => BusPAddr(5),
      I3 => \BusPReadData[30]_i_2__0_n_0\,
      I4 => \^buspreaddata_reg[30]_0\,
      O => \BusPReadData[30]_i_1_n_0\
    );
\BusPReadData[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => BusPAddr(8),
      I1 => BusPAddr(9),
      I2 => BusPAddr(10),
      I3 => BusPAddr(11),
      I4 => BusPAddr(12),
      I5 => BusPAddr(7),
      O => BusPAddr_14_sn_1
    );
\BusPReadData[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \^buspenable_0\,
      I1 => BusPAddr(1),
      I2 => BusPAddr(0),
      I3 => \^buspready_reg_0\,
      I4 => BusPAddr(2),
      I5 => BusPAddr_10_sn_1,
      O => \BusPReadData[30]_i_2__0_n_0\
    );
\BusPReadData[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPSel,
      I2 => \BusPReadData[30]_i_5_n_0\,
      I3 => \BusPReadData[30]_i_6_n_0\,
      I4 => \BusPReadData[30]_i_7_n_0\,
      O => \^buspenable_0\
    );
\BusPReadData[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => BusPAddr(14),
      I1 => BusPAddr(23),
      I2 => BusPAddr(24),
      I3 => BusPAddr(16),
      I4 => BusPAddr(13),
      O => \BusPReadData[30]_i_5_n_0\
    );
\BusPReadData[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => BusPAddr(18),
      I1 => BusPAddr(15),
      I2 => BusPAddr(20),
      I3 => BusPAddr(17),
      O => \BusPReadData[30]_i_6_n_0\
    );
\BusPReadData[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => BusPAddr(25),
      I1 => BusPAddr(19),
      I2 => BusPAddr(21),
      I3 => BusPAddr(22),
      O => \BusPReadData[30]_i_7_n_0\
    );
\BusPReadData_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReadData[30]_i_1_n_0\,
      Q => \^buspreaddata_reg[30]_0\,
      R => '0'
    );
\BusPReady_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => \^buspready_reg_0\,
      I2 => BusPSel,
      O => \BusPReady_i_1__0_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__0_n_0\,
      Q => \^buspready_reg_0\,
      R => '0'
    );
\increment[23]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => BusPAddr_10_sn_1,
      I1 => \^buspready_reg_0\,
      I2 => BusPAddr(6),
      I3 => BusPAddr_14_sn_1,
      I4 => BusPAddr(5),
      I5 => \increment_reg[0]_0\,
      O => \increment[23]_i_1__8_n_0\
    );
\increment[23]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => BusPAddr(4),
      I1 => \increment_reg[0]_1\,
      I2 => BusPAddr(3),
      O => BusPAddr_10_sn_1
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__8_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_4
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized62\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusPAddr[10]\ : out STD_LOGIC;
    BusPReady : out STD_LOGIC;
    BusPReadData : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPAddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \BusPReadData_reg[30]_0\ : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    \BusPReadData_reg[30]_1\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    \increment_reg[0]_1\ : in STD_LOGIC;
    BusPReady_0 : in STD_LOGIC;
    \BusPReadData[9]\ : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized62\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized62\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized62\ is
  signal \^buspaddr[10]\ : STD_LOGIC;
  signal \^buspreaddata\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \BusPReadData[30]_i_1_n_0\ : STD_LOGIC;
  signal \BusPReadData[30]_i_3_n_0\ : STD_LOGIC;
  signal BusPReady_i_1_n_0 : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__7_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of BusPReady_INST_0 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of BusPReady_i_1 : label is "soft_lutpair0";
begin
  \BusPAddr[10]\ <= \^buspaddr[10]\;
  BusPReadData(1 downto 0) <= \^buspreaddata\(1 downto 0);
\BusPReadData[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => BusPAddr(6),
      I1 => \BusPReadData_reg[30]_0\,
      I2 => BusPAddr(5),
      I3 => \BusPReadData[30]_i_3_n_0\,
      I4 => \^buspreaddata\(0),
      O => \BusPReadData[30]_i_1_n_0\
    );
\BusPReadData[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \BusPReadData_reg[30]_1\,
      I1 => BusPAddr(1),
      I2 => BusPAddr(0),
      I3 => BusPReady_reg_n_0,
      I4 => BusPAddr(2),
      I5 => \^buspaddr[10]\,
      O => \BusPReadData[30]_i_3_n_0\
    );
\BusPReadData[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^buspreaddata\(0),
      I1 => \BusPReadData[9]\,
      O => \^buspreaddata\(1)
    );
\BusPReadData_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReadData[30]_i_1_n_0\,
      Q => \^buspreaddata\(0),
      R => '0'
    );
BusPReady_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => BusPReady_reg_n_0,
      I1 => BusPReady_0,
      O => BusPReady
    );
BusPReady_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => BusPReady_i_1_n_0
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => BusPReady_i_1_n_0,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^buspaddr[10]\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(6),
      I3 => \BusPReadData_reg[30]_0\,
      I4 => BusPAddr(5),
      I5 => \increment_reg[0]_0\,
      O => \increment[23]_i_1__7_n_0\
    );
\increment[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => BusPAddr(4),
      I1 => \increment_reg[0]_1\,
      I2 => BusPAddr(3),
      O => \^buspaddr[10]\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__7_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_3
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized7\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized7\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized7\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized7\ is
  signal \BusPReady_i_1__54_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__54_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__54_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__54_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__54_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__54_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_0
     port map (
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized8\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized8\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized8\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized8\ is
  signal \BusPReady_i_1__53_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__53_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__53_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__53_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__53_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__53_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      S(0) => S(0),
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(1 downto 0) => Waveform_reg_0(1 downto 0),
      Waveform_reg_1(1 downto 0) => Waveform_reg_1(1 downto 0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_Synth_0_0_Channel__parameterized9\ is
  port (
    Waveform_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock1MHz : in STD_LOGIC;
    BusClock : in STD_LOGIC;
    Waveform_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Waveform_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \increment_reg[0]_0\ : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \increment_reg[0]_1\ : in STD_LOGIC;
    \increment_reg[0]_2\ : in STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_Synth_0_0_Channel__parameterized9\ : entity is "Channel";
end \system_Synth_0_0_Channel__parameterized9\;

architecture STRUCTURE of \system_Synth_0_0_Channel__parameterized9\ is
  signal \BusPReady_i_1__52_n_0\ : STD_LOGIC;
  signal BusPReady_reg_n_0 : STD_LOGIC;
  signal \increment[23]_i_1__52_n_0\ : STD_LOGIC;
  signal \increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \increment_reg_n_0_[10]\ : STD_LOGIC;
  signal \increment_reg_n_0_[11]\ : STD_LOGIC;
  signal \increment_reg_n_0_[12]\ : STD_LOGIC;
  signal \increment_reg_n_0_[13]\ : STD_LOGIC;
  signal \increment_reg_n_0_[14]\ : STD_LOGIC;
  signal \increment_reg_n_0_[15]\ : STD_LOGIC;
  signal \increment_reg_n_0_[16]\ : STD_LOGIC;
  signal \increment_reg_n_0_[17]\ : STD_LOGIC;
  signal \increment_reg_n_0_[18]\ : STD_LOGIC;
  signal \increment_reg_n_0_[19]\ : STD_LOGIC;
  signal \increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \increment_reg_n_0_[20]\ : STD_LOGIC;
  signal \increment_reg_n_0_[21]\ : STD_LOGIC;
  signal \increment_reg_n_0_[22]\ : STD_LOGIC;
  signal \increment_reg_n_0_[23]\ : STD_LOGIC;
  signal \increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \increment_reg_n_0_[3]\ : STD_LOGIC;
  signal \increment_reg_n_0_[4]\ : STD_LOGIC;
  signal \increment_reg_n_0_[5]\ : STD_LOGIC;
  signal \increment_reg_n_0_[6]\ : STD_LOGIC;
  signal \increment_reg_n_0_[7]\ : STD_LOGIC;
  signal \increment_reg_n_0_[8]\ : STD_LOGIC;
  signal \increment_reg_n_0_[9]\ : STD_LOGIC;
begin
\BusPReady_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BusPEnable,
      I1 => BusPReady_reg_n_0,
      I2 => BusPSel,
      O => \BusPReady_i_1__52_n_0\
    );
BusPReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => '1',
      D => \BusPReady_i_1__52_n_0\,
      Q => BusPReady_reg_n_0,
      R => '0'
    );
\increment[23]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \increment_reg[0]_0\,
      I1 => BusPReady_reg_n_0,
      I2 => BusPAddr(0),
      I3 => \increment_reg[0]_1\,
      I4 => BusPAddr(1),
      I5 => \increment_reg[0]_2\,
      O => \increment[23]_i_1__52_n_0\
    );
\increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(0),
      Q => \increment_reg_n_0_[0]\,
      R => '0'
    );
\increment_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(10),
      Q => \increment_reg_n_0_[10]\,
      R => '0'
    );
\increment_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(11),
      Q => \increment_reg_n_0_[11]\,
      R => '0'
    );
\increment_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(12),
      Q => \increment_reg_n_0_[12]\,
      R => '0'
    );
\increment_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(13),
      Q => \increment_reg_n_0_[13]\,
      R => '0'
    );
\increment_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(14),
      Q => \increment_reg_n_0_[14]\,
      R => '0'
    );
\increment_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(15),
      Q => \increment_reg_n_0_[15]\,
      R => '0'
    );
\increment_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(16),
      Q => \increment_reg_n_0_[16]\,
      R => '0'
    );
\increment_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(17),
      Q => \increment_reg_n_0_[17]\,
      R => '0'
    );
\increment_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(18),
      Q => \increment_reg_n_0_[18]\,
      R => '0'
    );
\increment_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(19),
      Q => \increment_reg_n_0_[19]\,
      R => '0'
    );
\increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(1),
      Q => \increment_reg_n_0_[1]\,
      R => '0'
    );
\increment_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(20),
      Q => \increment_reg_n_0_[20]\,
      R => '0'
    );
\increment_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(21),
      Q => \increment_reg_n_0_[21]\,
      R => '0'
    );
\increment_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(22),
      Q => \increment_reg_n_0_[22]\,
      R => '0'
    );
\increment_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(23),
      Q => \increment_reg_n_0_[23]\,
      R => '0'
    );
\increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(2),
      Q => \increment_reg_n_0_[2]\,
      R => '0'
    );
\increment_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(3),
      Q => \increment_reg_n_0_[3]\,
      R => '0'
    );
\increment_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(4),
      Q => \increment_reg_n_0_[4]\,
      R => '0'
    );
\increment_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(5),
      Q => \increment_reg_n_0_[5]\,
      R => '0'
    );
\increment_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(6),
      Q => \increment_reg_n_0_[6]\,
      R => '0'
    );
\increment_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(7),
      Q => \increment_reg_n_0_[7]\,
      R => '0'
    );
\increment_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(8),
      Q => \increment_reg_n_0_[8]\,
      R => '0'
    );
\increment_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => BusClock,
      CE => \increment[23]_i_1__52_n_0\,
      D => BusPWriteData(9),
      Q => \increment_reg_n_0_[9]\,
      R => '0'
    );
wavegen: entity work.system_Synth_0_0_WaveGen_61
     port map (
      DI(0) => DI(0),
      Q(23) => \increment_reg_n_0_[23]\,
      Q(22) => \increment_reg_n_0_[22]\,
      Q(21) => \increment_reg_n_0_[21]\,
      Q(20) => \increment_reg_n_0_[20]\,
      Q(19) => \increment_reg_n_0_[19]\,
      Q(18) => \increment_reg_n_0_[18]\,
      Q(17) => \increment_reg_n_0_[17]\,
      Q(16) => \increment_reg_n_0_[16]\,
      Q(15) => \increment_reg_n_0_[15]\,
      Q(14) => \increment_reg_n_0_[14]\,
      Q(13) => \increment_reg_n_0_[13]\,
      Q(12) => \increment_reg_n_0_[12]\,
      Q(11) => \increment_reg_n_0_[11]\,
      Q(10) => \increment_reg_n_0_[10]\,
      Q(9) => \increment_reg_n_0_[9]\,
      Q(8) => \increment_reg_n_0_[8]\,
      Q(7) => \increment_reg_n_0_[7]\,
      Q(6) => \increment_reg_n_0_[6]\,
      Q(5) => \increment_reg_n_0_[5]\,
      Q(4) => \increment_reg_n_0_[4]\,
      Q(3) => \increment_reg_n_0_[3]\,
      Q(2) => \increment_reg_n_0_[2]\,
      Q(1) => \increment_reg_n_0_[1]\,
      Q(0) => \increment_reg_n_0_[0]\,
      Waveform_reg(23 downto 0) => Waveform_reg(23 downto 0),
      Waveform_reg_0(0) => Waveform_reg_0(0),
      Waveform_reg_1(0) => Waveform_reg_1(0),
      clock1MHz => clock1MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0_Synth is
  port (
    Waveform : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusPReadData : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BusPReady : out STD_LOGIC;
    BusPWriteData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    BusClock : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    Clock100MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_Synth_0_0_Synth : entity is "Synth";
end system_Synth_0_0_Synth;

architecture STRUCTURE of system_Synth_0_0_Synth is
  signal \Waveform[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_4\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_5\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_6\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_13_n_7\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_1\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_2\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_3\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_4\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_5\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_6\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_21_n_7\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_1\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_2\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_3\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_4\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_5\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_6\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_22_n_7\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_1\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_2\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_3\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_4\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_5\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_6\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_23_n_7\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_n_0\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_n_1\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_n_2\ : STD_LOGIC;
  signal \Waveform[0]_INST_0_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_12_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_13_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_157_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_157_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_157_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_157_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_157_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_157_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_157_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_158_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_158_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_158_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_158_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_158_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_158_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_158_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_159_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_159_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_159_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_159_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_159_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_159_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_159_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_160_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_160_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_160_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_160_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_160_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_160_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_160_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_161_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_161_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_161_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_161_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_161_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_161_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_161_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_162_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_162_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_162_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_162_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_162_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_162_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_162_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_163_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_163_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_163_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_163_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_163_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_163_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_163_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_164_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_164_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_164_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_164_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_164_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_164_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_164_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_165_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_165_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_165_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_165_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_165_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_165_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_165_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_166_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_166_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_166_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_166_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_166_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_166_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_166_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_167_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_167_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_167_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_167_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_167_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_167_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_167_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_168_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_168_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_168_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_168_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_168_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_168_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_168_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_169_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_169_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_169_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_169_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_169_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_169_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_169_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_170_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_170_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_170_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_170_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_170_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_170_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_170_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_255_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_256_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_257_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_271_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_272_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_273_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_274_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_275_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_276_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_277_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_278_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_279_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_280_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_281_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_282_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_49_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_50_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_51_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_52_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_53_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_54_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_55_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_56_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_57_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_58_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_59_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_3\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_4\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_5\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_6\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_60_n_7\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_n_0\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_n_1\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_n_2\ : STD_LOGIC;
  signal \Waveform[10]_INST_0_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_12_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_13_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_157_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_157_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_157_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_157_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_157_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_157_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_157_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_158_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_158_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_158_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_158_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_158_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_158_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_158_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_159_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_159_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_159_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_159_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_159_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_159_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_159_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_160_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_160_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_160_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_160_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_160_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_160_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_160_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_161_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_161_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_161_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_161_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_161_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_161_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_161_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_162_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_162_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_162_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_162_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_162_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_162_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_162_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_163_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_163_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_163_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_163_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_163_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_163_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_163_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_164_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_164_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_164_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_164_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_164_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_164_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_164_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_165_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_165_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_165_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_165_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_165_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_165_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_165_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_166_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_166_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_166_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_166_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_166_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_166_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_166_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_167_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_167_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_167_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_167_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_167_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_167_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_167_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_168_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_168_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_168_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_168_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_168_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_168_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_168_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_169_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_169_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_169_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_169_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_169_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_169_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_169_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_170_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_170_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_170_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_170_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_170_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_170_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_170_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_255_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_256_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_257_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_271_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_272_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_273_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_274_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_275_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_276_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_277_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_278_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_279_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_280_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_281_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_282_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_49_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_50_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_51_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_52_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_53_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_54_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_55_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_56_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_57_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_58_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_59_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_3\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_4\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_5\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_6\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_60_n_7\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_n_0\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_n_1\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_n_2\ : STD_LOGIC;
  signal \Waveform[14]_INST_0_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_12_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_13_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_157_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_157_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_157_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_157_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_157_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_157_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_157_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_158_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_158_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_158_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_158_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_158_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_158_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_158_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_159_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_159_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_159_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_159_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_159_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_159_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_159_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_160_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_160_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_160_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_160_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_160_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_160_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_160_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_161_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_161_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_161_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_161_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_161_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_161_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_161_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_162_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_162_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_162_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_162_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_162_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_162_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_162_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_163_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_163_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_163_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_163_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_163_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_163_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_163_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_164_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_164_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_164_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_164_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_164_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_164_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_164_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_165_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_165_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_165_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_165_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_165_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_165_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_165_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_166_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_166_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_166_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_166_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_166_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_166_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_166_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_167_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_167_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_167_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_167_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_167_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_167_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_167_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_168_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_168_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_168_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_168_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_168_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_168_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_168_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_169_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_169_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_169_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_169_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_169_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_169_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_169_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_170_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_170_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_170_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_170_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_170_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_170_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_170_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_255_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_256_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_257_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_271_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_272_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_273_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_274_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_275_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_276_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_277_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_278_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_279_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_280_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_281_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_282_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_49_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_50_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_51_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_52_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_53_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_54_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_55_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_56_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_57_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_58_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_59_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_3\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_4\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_5\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_6\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_60_n_7\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_n_0\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_n_1\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_n_2\ : STD_LOGIC;
  signal \Waveform[18]_INST_0_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_10_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_10_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_12_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_12_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_13_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_13_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_239_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_239_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_240_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_240_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_241_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_241_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_242_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_242_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_242_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_242_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_242_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_242_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_242_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_243_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_243_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_243_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_243_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_243_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_243_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_243_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_244_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_244_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_244_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_244_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_244_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_244_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_244_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_245_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_245_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_246_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_246_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_247_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_247_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_247_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_247_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_247_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_247_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_247_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_248_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_248_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_248_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_248_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_248_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_248_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_248_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_249_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_249_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_249_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_249_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_249_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_249_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_249_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_250_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_250_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_250_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_250_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_250_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_250_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_250_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_251_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_251_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_251_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_251_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_251_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_251_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_251_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_252_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_252_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_252_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_252_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_252_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_252_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_252_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_253_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_253_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_253_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_253_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_253_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_253_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_253_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_254_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_254_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_255_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_255_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_256_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_256_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_257_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_257_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_257_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_257_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_257_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_257_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_257_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_257_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_258_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_258_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_258_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_258_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_258_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_258_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_258_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_259_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_259_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_259_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_259_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_259_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_259_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_259_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_260_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_260_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_261_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_261_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_262_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_262_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_263_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_263_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_263_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_263_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_263_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_263_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_263_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_264_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_264_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_264_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_264_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_264_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_264_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_264_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_265_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_265_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_265_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_265_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_265_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_265_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_265_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_266_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_266_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_267_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_267_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_268_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_268_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_269_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_269_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_269_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_269_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_269_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_269_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_269_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_270_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_270_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_270_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_270_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_270_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_270_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_270_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_271_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_271_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_271_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_271_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_271_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_271_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_271_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_271_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_272_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_272_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_272_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_272_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_272_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_272_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_272_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_272_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_273_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_273_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_273_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_273_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_273_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_273_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_273_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_273_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_274_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_274_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_274_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_274_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_274_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_274_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_274_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_274_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_275_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_275_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_275_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_275_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_275_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_275_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_275_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_275_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_276_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_276_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_276_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_276_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_276_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_276_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_276_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_276_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_277_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_277_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_277_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_277_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_277_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_277_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_277_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_277_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_278_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_278_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_278_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_278_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_278_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_278_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_278_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_278_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_279_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_279_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_279_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_279_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_279_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_279_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_279_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_279_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_280_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_280_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_280_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_280_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_280_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_280_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_280_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_280_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_282_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_284_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_286_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_288_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_289_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_290_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_292_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_293_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_294_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_296_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_297_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_298_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_300_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_301_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_302_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_304_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_305_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_306_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_308_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_309_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_310_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_312_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_314_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_316_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_317_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_318_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_320_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_321_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_322_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_324_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_325_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_326_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_328_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_329_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_330_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_331_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_332_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_333_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_334_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_335_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_336_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_337_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_338_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_339_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_340_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_341_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_342_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_343_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_344_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_345_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_346_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_347_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_348_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_349_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_350_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_351_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_352_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_353_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_354_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_355_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_356_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_357_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_358_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_359_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_360_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_361_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_362_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_363_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_364_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_365_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_366_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_367_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_368_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_369_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_370_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_372_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_374_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_376_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_378_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_379_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_380_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_382_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_383_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_384_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_386_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_387_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_388_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_390_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_391_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_392_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_394_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_395_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_396_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_398_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_399_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_400_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_402_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_404_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_406_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_408_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_409_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_410_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_412_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_413_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_414_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_416_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_417_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_418_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_420_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_421_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_422_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_424_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_425_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_426_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_428_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_429_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_430_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_432_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_434_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_436_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_438_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_439_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_440_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_442_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_443_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_444_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_446_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_447_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_448_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_450_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_451_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_452_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_454_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_455_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_456_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_458_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_459_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_460_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_461_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_462_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_463_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_464_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_465_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_466_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_467_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_468_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_469_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_470_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_471_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_472_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_473_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_474_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_475_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_476_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_477_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_478_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_479_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_480_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_481_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_482_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_483_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_484_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_485_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_486_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_487_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_488_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_489_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_490_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_491_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_492_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_493_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_494_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_495_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_496_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_497_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_498_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_499_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_4_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_500_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_501_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_502_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_503_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_504_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_505_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_506_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_507_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_508_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_509_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_510_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_511_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_512_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_513_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_514_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_515_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_516_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_517_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_518_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_519_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_520_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_521_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_522_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_523_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_524_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_525_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_526_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_527_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_528_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_529_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_530_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_531_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_532_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_56_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_56_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_57_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_58_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_59_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_60_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_61_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_62_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_62_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_63_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_63_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_64_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_64_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_65_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_66_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_67_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_68_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_69_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_6_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_70_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_70_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_71_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_72_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_73_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_74_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_75_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_76_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_77_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_78_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_79_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_7_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_80_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_80_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_80_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_81_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_81_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_81_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_82_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_82_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_82_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_83_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_83_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_83_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_84_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_84_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_84_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_1\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_2\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_3\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_4\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_5\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_6\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_8_n_7\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \Waveform[22]_INST_0_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_12_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_13_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_49_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_50_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_51_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_52_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_53_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_54_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_55_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_56_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_57_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_58_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_59_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_3\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_4\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_5\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_6\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_60_n_7\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_n_0\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_n_1\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_n_2\ : STD_LOGIC;
  signal \Waveform[2]_INST_0_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_12_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_13_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_157_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_157_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_157_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_157_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_157_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_157_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_157_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_158_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_158_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_158_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_158_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_158_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_158_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_158_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_159_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_159_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_159_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_159_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_159_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_159_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_159_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_160_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_160_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_160_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_160_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_160_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_160_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_160_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_161_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_161_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_161_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_161_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_161_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_161_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_161_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_162_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_162_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_162_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_162_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_162_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_162_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_162_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_163_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_163_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_163_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_163_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_163_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_163_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_163_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_164_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_164_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_164_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_164_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_164_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_164_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_164_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_165_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_165_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_165_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_165_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_165_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_165_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_165_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_166_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_166_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_166_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_166_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_166_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_166_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_166_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_167_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_167_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_167_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_167_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_167_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_167_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_167_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_168_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_168_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_168_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_168_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_168_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_168_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_168_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_169_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_169_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_169_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_169_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_169_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_169_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_169_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_170_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_170_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_170_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_170_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_170_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_170_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_170_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_255_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_256_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_257_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_49_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_50_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_51_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_52_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_53_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_54_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_55_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_56_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_57_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_58_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_59_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_3\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_4\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_5\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_6\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_60_n_7\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_n_0\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_n_1\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_n_2\ : STD_LOGIC;
  signal \Waveform[6]_INST_0_n_3\ : STD_LOGIC;
  signal \channels[0].channel0_n_24\ : STD_LOGIC;
  signal \channels[0].channel0_n_25\ : STD_LOGIC;
  signal \channels[0].channel0_n_26\ : STD_LOGIC;
  signal \channels[0].channel0_n_27\ : STD_LOGIC;
  signal \channels[0].channel0_n_28\ : STD_LOGIC;
  signal \channels[0].channel0_n_29\ : STD_LOGIC;
  signal \channels[0].channel0_n_30\ : STD_LOGIC;
  signal \channels[10].channel0_n_24\ : STD_LOGIC;
  signal \channels[12].channel0_n_24\ : STD_LOGIC;
  signal \channels[12].channel0_n_25\ : STD_LOGIC;
  signal \channels[13].channel0_n_24\ : STD_LOGIC;
  signal \channels[15].channel0_n_24\ : STD_LOGIC;
  signal \channels[15].channel0_n_25\ : STD_LOGIC;
  signal \channels[16].channel0_n_24\ : STD_LOGIC;
  signal \channels[18].channel0_n_24\ : STD_LOGIC;
  signal \channels[18].channel0_n_25\ : STD_LOGIC;
  signal \channels[19].channel0_n_24\ : STD_LOGIC;
  signal \channels[1].channel0_n_24\ : STD_LOGIC;
  signal \channels[1].channel0_n_25\ : STD_LOGIC;
  signal \channels[1].channel0_n_26\ : STD_LOGIC;
  signal \channels[21].channel0_n_24\ : STD_LOGIC;
  signal \channels[21].channel0_n_25\ : STD_LOGIC;
  signal \channels[22].channel0_n_24\ : STD_LOGIC;
  signal \channels[24].channel0_n_24\ : STD_LOGIC;
  signal \channels[24].channel0_n_25\ : STD_LOGIC;
  signal \channels[25].channel0_n_24\ : STD_LOGIC;
  signal \channels[27].channel0_n_24\ : STD_LOGIC;
  signal \channels[27].channel0_n_25\ : STD_LOGIC;
  signal \channels[28].channel0_n_24\ : STD_LOGIC;
  signal \channels[2].channel0_n_24\ : STD_LOGIC;
  signal \channels[30].channel0_n_24\ : STD_LOGIC;
  signal \channels[30].channel0_n_25\ : STD_LOGIC;
  signal \channels[31].channel0_n_24\ : STD_LOGIC;
  signal \channels[33].channel0_n_24\ : STD_LOGIC;
  signal \channels[33].channel0_n_25\ : STD_LOGIC;
  signal \channels[34].channel0_n_24\ : STD_LOGIC;
  signal \channels[36].channel0_n_24\ : STD_LOGIC;
  signal \channels[36].channel0_n_25\ : STD_LOGIC;
  signal \channels[37].channel0_n_24\ : STD_LOGIC;
  signal \channels[39].channel0_n_24\ : STD_LOGIC;
  signal \channels[39].channel0_n_25\ : STD_LOGIC;
  signal \channels[3].channel0_n_24\ : STD_LOGIC;
  signal \channels[3].channel0_n_25\ : STD_LOGIC;
  signal \channels[3].channel0_n_26\ : STD_LOGIC;
  signal \channels[40].channel0_n_24\ : STD_LOGIC;
  signal \channels[42].channel0_n_24\ : STD_LOGIC;
  signal \channels[42].channel0_n_25\ : STD_LOGIC;
  signal \channels[43].channel0_n_24\ : STD_LOGIC;
  signal \channels[45].channel0_n_24\ : STD_LOGIC;
  signal \channels[45].channel0_n_25\ : STD_LOGIC;
  signal \channels[46].channel0_n_24\ : STD_LOGIC;
  signal \channels[48].channel0_n_24\ : STD_LOGIC;
  signal \channels[48].channel0_n_25\ : STD_LOGIC;
  signal \channels[49].channel0_n_24\ : STD_LOGIC;
  signal \channels[4].channel0_n_24\ : STD_LOGIC;
  signal \channels[4].channel0_n_25\ : STD_LOGIC;
  signal \channels[51].channel0_n_24\ : STD_LOGIC;
  signal \channels[51].channel0_n_25\ : STD_LOGIC;
  signal \channels[52].channel0_n_24\ : STD_LOGIC;
  signal \channels[54].channel0_n_24\ : STD_LOGIC;
  signal \channels[54].channel0_n_25\ : STD_LOGIC;
  signal \channels[55].channel0_n_24\ : STD_LOGIC;
  signal \channels[57].channel0_n_24\ : STD_LOGIC;
  signal \channels[57].channel0_n_25\ : STD_LOGIC;
  signal \channels[58].channel0_n_24\ : STD_LOGIC;
  signal \channels[5].channel0_n_24\ : STD_LOGIC;
  signal \channels[60].channel0_n_24\ : STD_LOGIC;
  signal \channels[60].channel0_n_25\ : STD_LOGIC;
  signal \channels[61].channel0_n_24\ : STD_LOGIC;
  signal \channels[62].channel0_n_24\ : STD_LOGIC;
  signal \channels[62].channel0_n_25\ : STD_LOGIC;
  signal \channels[62].channel0_n_26\ : STD_LOGIC;
  signal \channels[62].channel0_n_27\ : STD_LOGIC;
  signal \channels[62].channel0_n_28\ : STD_LOGIC;
  signal \channels[63].channel0_n_24\ : STD_LOGIC;
  signal \channels[63].channel0_n_25\ : STD_LOGIC;
  signal \channels[63].channel0_n_26\ : STD_LOGIC;
  signal \channels[6].channel0_n_24\ : STD_LOGIC;
  signal \channels[6].channel0_n_25\ : STD_LOGIC;
  signal \channels[7].channel0_n_24\ : STD_LOGIC;
  signal \channels[9].channel0_n_24\ : STD_LOGIC;
  signal \channels[9].channel0_n_25\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \clkdiv[6]_i_3_n_0\ : STD_LOGIC;
  signal clkdiv_reg : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \clkdiv_reg_n_0_[0]\ : STD_LOGIC;
  signal \clkdiv_reg_n_0_[1]\ : STD_LOGIC;
  signal clock1MHz : STD_LOGIC;
  signal clock1MHz_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \wavegen/Waveform_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_10\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_11\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_12\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_13\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_14\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_15\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_16\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_17\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_18\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_19\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_2\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_20\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_21\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_22\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_23\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_24\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_25\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_26\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_27\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_28\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_29\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_3\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_30\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_31\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_32\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_33\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_34\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_35\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_36\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_37\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_38\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_39\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_4\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_40\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_41\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_42\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_43\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_44\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_45\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_46\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_47\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_48\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_49\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_5\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_50\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_51\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_52\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_53\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_54\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_55\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_56\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_57\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_58\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_59\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_6\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_60\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_61\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_62\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_7\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_8\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \wavegen/Waveform_reg_9\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \NLW_Waveform[0]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Waveform[0]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_239_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_239_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_240_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_240_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_241_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_241_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_245_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_245_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_246_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_246_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_254_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_254_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_255_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_255_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_256_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_256_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_260_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_260_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_261_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_261_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_262_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_262_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_266_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_266_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_267_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_267_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_268_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_268_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_56_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_57_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_57_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_58_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_62_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_62_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_63_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_64_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_64_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_70_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Waveform[22]_INST_0_i_70_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_80_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_81_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_82_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_82_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_83_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Waveform[22]_INST_0_i_84_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Waveform[22]_INST_0_i_84_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Waveform[0]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[0]_INST_0_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[0]_INST_0_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[0]_INST_0_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[0]_INST_0_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[0]_INST_0_i_23\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \Waveform[0]_INST_0_i_26\ : label is "lutpair590";
  attribute HLUTNM of \Waveform[0]_INST_0_i_27\ : label is "lutpair589";
  attribute HLUTNM of \Waveform[0]_INST_0_i_28\ : label is "lutpair588";
  attribute HLUTNM of \Waveform[0]_INST_0_i_29\ : label is "lutpair591";
  attribute HLUTNM of \Waveform[0]_INST_0_i_30\ : label is "lutpair590";
  attribute HLUTNM of \Waveform[0]_INST_0_i_31\ : label is "lutpair589";
  attribute HLUTNM of \Waveform[0]_INST_0_i_32\ : label is "lutpair588";
  attribute HLUTNM of \Waveform[0]_INST_0_i_33\ : label is "lutpair616";
  attribute HLUTNM of \Waveform[0]_INST_0_i_34\ : label is "lutpair615";
  attribute HLUTNM of \Waveform[0]_INST_0_i_35\ : label is "lutpair614";
  attribute HLUTNM of \Waveform[0]_INST_0_i_36\ : label is "lutpair617";
  attribute HLUTNM of \Waveform[0]_INST_0_i_37\ : label is "lutpair616";
  attribute HLUTNM of \Waveform[0]_INST_0_i_38\ : label is "lutpair615";
  attribute HLUTNM of \Waveform[0]_INST_0_i_39\ : label is "lutpair614";
  attribute HLUTNM of \Waveform[0]_INST_0_i_40\ : label is "lutpair642";
  attribute HLUTNM of \Waveform[0]_INST_0_i_41\ : label is "lutpair641";
  attribute HLUTNM of \Waveform[0]_INST_0_i_42\ : label is "lutpair640";
  attribute HLUTNM of \Waveform[0]_INST_0_i_43\ : label is "lutpair643";
  attribute HLUTNM of \Waveform[0]_INST_0_i_44\ : label is "lutpair642";
  attribute HLUTNM of \Waveform[0]_INST_0_i_45\ : label is "lutpair641";
  attribute HLUTNM of \Waveform[0]_INST_0_i_46\ : label is "lutpair640";
  attribute HLUTNM of \Waveform[0]_INST_0_i_47\ : label is "lutpair670";
  attribute HLUTNM of \Waveform[0]_INST_0_i_48\ : label is "lutpair669";
  attribute HLUTNM of \Waveform[0]_INST_0_i_49\ : label is "lutpair668";
  attribute HLUTNM of \Waveform[0]_INST_0_i_50\ : label is "lutpair671";
  attribute HLUTNM of \Waveform[0]_INST_0_i_51\ : label is "lutpair670";
  attribute HLUTNM of \Waveform[0]_INST_0_i_52\ : label is "lutpair669";
  attribute HLUTNM of \Waveform[0]_INST_0_i_53\ : label is "lutpair668";
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0\ : label is 35;
  attribute HLUTNM of \Waveform[10]_INST_0_i_100\ : label is "lutpair470";
  attribute HLUTNM of \Waveform[10]_INST_0_i_101\ : label is "lutpair450";
  attribute HLUTNM of \Waveform[10]_INST_0_i_102\ : label is "lutpair449";
  attribute HLUTNM of \Waveform[10]_INST_0_i_103\ : label is "lutpair448";
  attribute HLUTNM of \Waveform[10]_INST_0_i_104\ : label is "lutpair447";
  attribute HLUTNM of \Waveform[10]_INST_0_i_105\ : label is "lutpair451";
  attribute HLUTNM of \Waveform[10]_INST_0_i_106\ : label is "lutpair450";
  attribute HLUTNM of \Waveform[10]_INST_0_i_107\ : label is "lutpair449";
  attribute HLUTNM of \Waveform[10]_INST_0_i_108\ : label is "lutpair448";
  attribute HLUTNM of \Waveform[10]_INST_0_i_109\ : label is "lutpair572";
  attribute HLUTNM of \Waveform[10]_INST_0_i_110\ : label is "lutpair571";
  attribute HLUTNM of \Waveform[10]_INST_0_i_111\ : label is "lutpair570";
  attribute HLUTNM of \Waveform[10]_INST_0_i_112\ : label is "lutpair569";
  attribute HLUTNM of \Waveform[10]_INST_0_i_113\ : label is "lutpair573";
  attribute HLUTNM of \Waveform[10]_INST_0_i_114\ : label is "lutpair572";
  attribute HLUTNM of \Waveform[10]_INST_0_i_115\ : label is "lutpair571";
  attribute HLUTNM of \Waveform[10]_INST_0_i_116\ : label is "lutpair570";
  attribute HLUTNM of \Waveform[10]_INST_0_i_117\ : label is "lutpair546";
  attribute HLUTNM of \Waveform[10]_INST_0_i_118\ : label is "lutpair545";
  attribute HLUTNM of \Waveform[10]_INST_0_i_119\ : label is "lutpair544";
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_12\ : label is 35;
  attribute HLUTNM of \Waveform[10]_INST_0_i_120\ : label is "lutpair543";
  attribute HLUTNM of \Waveform[10]_INST_0_i_121\ : label is "lutpair547";
  attribute HLUTNM of \Waveform[10]_INST_0_i_122\ : label is "lutpair546";
  attribute HLUTNM of \Waveform[10]_INST_0_i_123\ : label is "lutpair545";
  attribute HLUTNM of \Waveform[10]_INST_0_i_124\ : label is "lutpair544";
  attribute HLUTNM of \Waveform[10]_INST_0_i_125\ : label is "lutpair520";
  attribute HLUTNM of \Waveform[10]_INST_0_i_126\ : label is "lutpair519";
  attribute HLUTNM of \Waveform[10]_INST_0_i_127\ : label is "lutpair518";
  attribute HLUTNM of \Waveform[10]_INST_0_i_128\ : label is "lutpair517";
  attribute HLUTNM of \Waveform[10]_INST_0_i_129\ : label is "lutpair521";
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_13\ : label is 35;
  attribute HLUTNM of \Waveform[10]_INST_0_i_130\ : label is "lutpair520";
  attribute HLUTNM of \Waveform[10]_INST_0_i_131\ : label is "lutpair519";
  attribute HLUTNM of \Waveform[10]_INST_0_i_132\ : label is "lutpair518";
  attribute HLUTNM of \Waveform[10]_INST_0_i_133\ : label is "lutpair362";
  attribute HLUTNM of \Waveform[10]_INST_0_i_134\ : label is "lutpair361";
  attribute HLUTNM of \Waveform[10]_INST_0_i_135\ : label is "lutpair360";
  attribute HLUTNM of \Waveform[10]_INST_0_i_136\ : label is "lutpair359";
  attribute HLUTNM of \Waveform[10]_INST_0_i_137\ : label is "lutpair363";
  attribute HLUTNM of \Waveform[10]_INST_0_i_138\ : label is "lutpair362";
  attribute HLUTNM of \Waveform[10]_INST_0_i_139\ : label is "lutpair361";
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_14\ : label is 35;
  attribute HLUTNM of \Waveform[10]_INST_0_i_140\ : label is "lutpair360";
  attribute HLUTNM of \Waveform[10]_INST_0_i_141\ : label is "lutpair340";
  attribute HLUTNM of \Waveform[10]_INST_0_i_142\ : label is "lutpair339";
  attribute HLUTNM of \Waveform[10]_INST_0_i_143\ : label is "lutpair338";
  attribute HLUTNM of \Waveform[10]_INST_0_i_144\ : label is "lutpair337";
  attribute HLUTNM of \Waveform[10]_INST_0_i_145\ : label is "lutpair341";
  attribute HLUTNM of \Waveform[10]_INST_0_i_146\ : label is "lutpair340";
  attribute HLUTNM of \Waveform[10]_INST_0_i_147\ : label is "lutpair339";
  attribute HLUTNM of \Waveform[10]_INST_0_i_148\ : label is "lutpair338";
  attribute HLUTNM of \Waveform[10]_INST_0_i_149\ : label is "lutpair318";
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_15\ : label is 35;
  attribute HLUTNM of \Waveform[10]_INST_0_i_150\ : label is "lutpair317";
  attribute HLUTNM of \Waveform[10]_INST_0_i_151\ : label is "lutpair316";
  attribute HLUTNM of \Waveform[10]_INST_0_i_152\ : label is "lutpair315";
  attribute HLUTNM of \Waveform[10]_INST_0_i_153\ : label is "lutpair319";
  attribute HLUTNM of \Waveform[10]_INST_0_i_154\ : label is "lutpair318";
  attribute HLUTNM of \Waveform[10]_INST_0_i_155\ : label is "lutpair317";
  attribute HLUTNM of \Waveform[10]_INST_0_i_156\ : label is "lutpair316";
  attribute HLUTNM of \Waveform[10]_INST_0_i_17\ : label is "lutpair628";
  attribute HLUTNM of \Waveform[10]_INST_0_i_171\ : label is "lutpair94";
  attribute HLUTNM of \Waveform[10]_INST_0_i_172\ : label is "lutpair93";
  attribute HLUTNM of \Waveform[10]_INST_0_i_173\ : label is "lutpair92";
  attribute HLUTNM of \Waveform[10]_INST_0_i_174\ : label is "lutpair91";
  attribute HLUTNM of \Waveform[10]_INST_0_i_175\ : label is "lutpair95";
  attribute HLUTNM of \Waveform[10]_INST_0_i_176\ : label is "lutpair94";
  attribute HLUTNM of \Waveform[10]_INST_0_i_177\ : label is "lutpair93";
  attribute HLUTNM of \Waveform[10]_INST_0_i_178\ : label is "lutpair92";
  attribute HLUTNM of \Waveform[10]_INST_0_i_179\ : label is "lutpair72";
  attribute HLUTNM of \Waveform[10]_INST_0_i_18\ : label is "lutpair627";
  attribute HLUTNM of \Waveform[10]_INST_0_i_180\ : label is "lutpair71";
  attribute HLUTNM of \Waveform[10]_INST_0_i_181\ : label is "lutpair70";
  attribute HLUTNM of \Waveform[10]_INST_0_i_182\ : label is "lutpair69";
  attribute HLUTNM of \Waveform[10]_INST_0_i_183\ : label is "lutpair73";
  attribute HLUTNM of \Waveform[10]_INST_0_i_184\ : label is "lutpair72";
  attribute HLUTNM of \Waveform[10]_INST_0_i_185\ : label is "lutpair71";
  attribute HLUTNM of \Waveform[10]_INST_0_i_186\ : label is "lutpair70";
  attribute HLUTNM of \Waveform[10]_INST_0_i_187\ : label is "lutpair50";
  attribute HLUTNM of \Waveform[10]_INST_0_i_188\ : label is "lutpair49";
  attribute HLUTNM of \Waveform[10]_INST_0_i_189\ : label is "lutpair48";
  attribute HLUTNM of \Waveform[10]_INST_0_i_19\ : label is "lutpair626";
  attribute HLUTNM of \Waveform[10]_INST_0_i_190\ : label is "lutpair47";
  attribute HLUTNM of \Waveform[10]_INST_0_i_191\ : label is "lutpair51";
  attribute HLUTNM of \Waveform[10]_INST_0_i_192\ : label is "lutpair50";
  attribute HLUTNM of \Waveform[10]_INST_0_i_193\ : label is "lutpair49";
  attribute HLUTNM of \Waveform[10]_INST_0_i_194\ : label is "lutpair48";
  attribute HLUTNM of \Waveform[10]_INST_0_i_195\ : label is "lutpair28";
  attribute HLUTNM of \Waveform[10]_INST_0_i_196\ : label is "lutpair27";
  attribute HLUTNM of \Waveform[10]_INST_0_i_197\ : label is "lutpair26";
  attribute HLUTNM of \Waveform[10]_INST_0_i_198\ : label is "lutpair25";
  attribute HLUTNM of \Waveform[10]_INST_0_i_199\ : label is "lutpair29";
  attribute HLUTNM of \Waveform[10]_INST_0_i_20\ : label is "lutpair625";
  attribute HLUTNM of \Waveform[10]_INST_0_i_200\ : label is "lutpair28";
  attribute HLUTNM of \Waveform[10]_INST_0_i_201\ : label is "lutpair27";
  attribute HLUTNM of \Waveform[10]_INST_0_i_202\ : label is "lutpair26";
  attribute HLUTNM of \Waveform[10]_INST_0_i_203\ : label is "lutpair6";
  attribute HLUTNM of \Waveform[10]_INST_0_i_204\ : label is "lutpair5";
  attribute HLUTNM of \Waveform[10]_INST_0_i_205\ : label is "lutpair4";
  attribute HLUTNM of \Waveform[10]_INST_0_i_206\ : label is "lutpair3";
  attribute HLUTNM of \Waveform[10]_INST_0_i_207\ : label is "lutpair7";
  attribute HLUTNM of \Waveform[10]_INST_0_i_208\ : label is "lutpair6";
  attribute HLUTNM of \Waveform[10]_INST_0_i_209\ : label is "lutpair5";
  attribute HLUTNM of \Waveform[10]_INST_0_i_21\ : label is "lutpair629";
  attribute HLUTNM of \Waveform[10]_INST_0_i_210\ : label is "lutpair4";
  attribute HLUTNM of \Waveform[10]_INST_0_i_211\ : label is "lutpair292";
  attribute HLUTNM of \Waveform[10]_INST_0_i_212\ : label is "lutpair291";
  attribute HLUTNM of \Waveform[10]_INST_0_i_213\ : label is "lutpair290";
  attribute HLUTNM of \Waveform[10]_INST_0_i_214\ : label is "lutpair289";
  attribute HLUTNM of \Waveform[10]_INST_0_i_215\ : label is "lutpair293";
  attribute HLUTNM of \Waveform[10]_INST_0_i_216\ : label is "lutpair292";
  attribute HLUTNM of \Waveform[10]_INST_0_i_217\ : label is "lutpair291";
  attribute HLUTNM of \Waveform[10]_INST_0_i_218\ : label is "lutpair290";
  attribute HLUTNM of \Waveform[10]_INST_0_i_219\ : label is "lutpair270";
  attribute HLUTNM of \Waveform[10]_INST_0_i_22\ : label is "lutpair628";
  attribute HLUTNM of \Waveform[10]_INST_0_i_220\ : label is "lutpair269";
  attribute HLUTNM of \Waveform[10]_INST_0_i_221\ : label is "lutpair268";
  attribute HLUTNM of \Waveform[10]_INST_0_i_222\ : label is "lutpair267";
  attribute HLUTNM of \Waveform[10]_INST_0_i_223\ : label is "lutpair271";
  attribute HLUTNM of \Waveform[10]_INST_0_i_224\ : label is "lutpair270";
  attribute HLUTNM of \Waveform[10]_INST_0_i_225\ : label is "lutpair269";
  attribute HLUTNM of \Waveform[10]_INST_0_i_226\ : label is "lutpair268";
  attribute HLUTNM of \Waveform[10]_INST_0_i_227\ : label is "lutpair248";
  attribute HLUTNM of \Waveform[10]_INST_0_i_228\ : label is "lutpair247";
  attribute HLUTNM of \Waveform[10]_INST_0_i_229\ : label is "lutpair246";
  attribute HLUTNM of \Waveform[10]_INST_0_i_23\ : label is "lutpair627";
  attribute HLUTNM of \Waveform[10]_INST_0_i_230\ : label is "lutpair245";
  attribute HLUTNM of \Waveform[10]_INST_0_i_231\ : label is "lutpair249";
  attribute HLUTNM of \Waveform[10]_INST_0_i_232\ : label is "lutpair248";
  attribute HLUTNM of \Waveform[10]_INST_0_i_233\ : label is "lutpair247";
  attribute HLUTNM of \Waveform[10]_INST_0_i_234\ : label is "lutpair246";
  attribute HLUTNM of \Waveform[10]_INST_0_i_235\ : label is "lutpair226";
  attribute HLUTNM of \Waveform[10]_INST_0_i_236\ : label is "lutpair225";
  attribute HLUTNM of \Waveform[10]_INST_0_i_237\ : label is "lutpair224";
  attribute HLUTNM of \Waveform[10]_INST_0_i_238\ : label is "lutpair223";
  attribute HLUTNM of \Waveform[10]_INST_0_i_239\ : label is "lutpair227";
  attribute HLUTNM of \Waveform[10]_INST_0_i_24\ : label is "lutpair626";
  attribute HLUTNM of \Waveform[10]_INST_0_i_240\ : label is "lutpair226";
  attribute HLUTNM of \Waveform[10]_INST_0_i_241\ : label is "lutpair225";
  attribute HLUTNM of \Waveform[10]_INST_0_i_242\ : label is "lutpair224";
  attribute HLUTNM of \Waveform[10]_INST_0_i_243\ : label is "lutpair204";
  attribute HLUTNM of \Waveform[10]_INST_0_i_244\ : label is "lutpair203";
  attribute HLUTNM of \Waveform[10]_INST_0_i_245\ : label is "lutpair202";
  attribute HLUTNM of \Waveform[10]_INST_0_i_246\ : label is "lutpair201";
  attribute HLUTNM of \Waveform[10]_INST_0_i_247\ : label is "lutpair205";
  attribute HLUTNM of \Waveform[10]_INST_0_i_248\ : label is "lutpair204";
  attribute HLUTNM of \Waveform[10]_INST_0_i_249\ : label is "lutpair203";
  attribute HLUTNM of \Waveform[10]_INST_0_i_25\ : label is "lutpair654";
  attribute HLUTNM of \Waveform[10]_INST_0_i_250\ : label is "lutpair202";
  attribute HLUTNM of \Waveform[10]_INST_0_i_251\ : label is "lutpair182";
  attribute HLUTNM of \Waveform[10]_INST_0_i_252\ : label is "lutpair181";
  attribute HLUTNM of \Waveform[10]_INST_0_i_253\ : label is "lutpair180";
  attribute HLUTNM of \Waveform[10]_INST_0_i_254\ : label is "lutpair179";
  attribute HLUTNM of \Waveform[10]_INST_0_i_255\ : label is "lutpair183";
  attribute HLUTNM of \Waveform[10]_INST_0_i_256\ : label is "lutpair182";
  attribute HLUTNM of \Waveform[10]_INST_0_i_257\ : label is "lutpair181";
  attribute HLUTNM of \Waveform[10]_INST_0_i_258\ : label is "lutpair180";
  attribute HLUTNM of \Waveform[10]_INST_0_i_259\ : label is "lutpair160";
  attribute HLUTNM of \Waveform[10]_INST_0_i_26\ : label is "lutpair653";
  attribute HLUTNM of \Waveform[10]_INST_0_i_260\ : label is "lutpair159";
  attribute HLUTNM of \Waveform[10]_INST_0_i_261\ : label is "lutpair158";
  attribute HLUTNM of \Waveform[10]_INST_0_i_262\ : label is "lutpair157";
  attribute HLUTNM of \Waveform[10]_INST_0_i_263\ : label is "lutpair161";
  attribute HLUTNM of \Waveform[10]_INST_0_i_264\ : label is "lutpair160";
  attribute HLUTNM of \Waveform[10]_INST_0_i_265\ : label is "lutpair159";
  attribute HLUTNM of \Waveform[10]_INST_0_i_266\ : label is "lutpair158";
  attribute HLUTNM of \Waveform[10]_INST_0_i_267\ : label is "lutpair138";
  attribute HLUTNM of \Waveform[10]_INST_0_i_268\ : label is "lutpair137";
  attribute HLUTNM of \Waveform[10]_INST_0_i_269\ : label is "lutpair136";
  attribute HLUTNM of \Waveform[10]_INST_0_i_27\ : label is "lutpair652";
  attribute HLUTNM of \Waveform[10]_INST_0_i_270\ : label is "lutpair135";
  attribute HLUTNM of \Waveform[10]_INST_0_i_271\ : label is "lutpair139";
  attribute HLUTNM of \Waveform[10]_INST_0_i_272\ : label is "lutpair138";
  attribute HLUTNM of \Waveform[10]_INST_0_i_273\ : label is "lutpair137";
  attribute HLUTNM of \Waveform[10]_INST_0_i_274\ : label is "lutpair136";
  attribute HLUTNM of \Waveform[10]_INST_0_i_275\ : label is "lutpair116";
  attribute HLUTNM of \Waveform[10]_INST_0_i_276\ : label is "lutpair115";
  attribute HLUTNM of \Waveform[10]_INST_0_i_277\ : label is "lutpair114";
  attribute HLUTNM of \Waveform[10]_INST_0_i_278\ : label is "lutpair113";
  attribute HLUTNM of \Waveform[10]_INST_0_i_279\ : label is "lutpair117";
  attribute HLUTNM of \Waveform[10]_INST_0_i_28\ : label is "lutpair651";
  attribute HLUTNM of \Waveform[10]_INST_0_i_280\ : label is "lutpair116";
  attribute HLUTNM of \Waveform[10]_INST_0_i_281\ : label is "lutpair115";
  attribute HLUTNM of \Waveform[10]_INST_0_i_282\ : label is "lutpair114";
  attribute HLUTNM of \Waveform[10]_INST_0_i_29\ : label is "lutpair655";
  attribute HLUTNM of \Waveform[10]_INST_0_i_30\ : label is "lutpair654";
  attribute HLUTNM of \Waveform[10]_INST_0_i_31\ : label is "lutpair653";
  attribute HLUTNM of \Waveform[10]_INST_0_i_32\ : label is "lutpair652";
  attribute HLUTNM of \Waveform[10]_INST_0_i_33\ : label is "lutpair682";
  attribute HLUTNM of \Waveform[10]_INST_0_i_34\ : label is "lutpair681";
  attribute HLUTNM of \Waveform[10]_INST_0_i_35\ : label is "lutpair680";
  attribute HLUTNM of \Waveform[10]_INST_0_i_36\ : label is "lutpair679";
  attribute HLUTNM of \Waveform[10]_INST_0_i_37\ : label is "lutpair683";
  attribute HLUTNM of \Waveform[10]_INST_0_i_38\ : label is "lutpair682";
  attribute HLUTNM of \Waveform[10]_INST_0_i_39\ : label is "lutpair681";
  attribute HLUTNM of \Waveform[10]_INST_0_i_40\ : label is "lutpair680";
  attribute HLUTNM of \Waveform[10]_INST_0_i_41\ : label is "lutpair602";
  attribute HLUTNM of \Waveform[10]_INST_0_i_42\ : label is "lutpair601";
  attribute HLUTNM of \Waveform[10]_INST_0_i_43\ : label is "lutpair600";
  attribute HLUTNM of \Waveform[10]_INST_0_i_44\ : label is "lutpair599";
  attribute HLUTNM of \Waveform[10]_INST_0_i_45\ : label is "lutpair603";
  attribute HLUTNM of \Waveform[10]_INST_0_i_46\ : label is "lutpair602";
  attribute HLUTNM of \Waveform[10]_INST_0_i_47\ : label is "lutpair601";
  attribute HLUTNM of \Waveform[10]_INST_0_i_48\ : label is "lutpair600";
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_52\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_53\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_55\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_56\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[10]_INST_0_i_57\ : label is 35;
  attribute HLUTNM of \Waveform[10]_INST_0_i_61\ : label is "lutpair428";
  attribute HLUTNM of \Waveform[10]_INST_0_i_62\ : label is "lutpair427";
  attribute HLUTNM of \Waveform[10]_INST_0_i_63\ : label is "lutpair426";
  attribute HLUTNM of \Waveform[10]_INST_0_i_64\ : label is "lutpair425";
  attribute HLUTNM of \Waveform[10]_INST_0_i_65\ : label is "lutpair429";
  attribute HLUTNM of \Waveform[10]_INST_0_i_66\ : label is "lutpair428";
  attribute HLUTNM of \Waveform[10]_INST_0_i_67\ : label is "lutpair427";
  attribute HLUTNM of \Waveform[10]_INST_0_i_68\ : label is "lutpair426";
  attribute HLUTNM of \Waveform[10]_INST_0_i_69\ : label is "lutpair406";
  attribute HLUTNM of \Waveform[10]_INST_0_i_70\ : label is "lutpair405";
  attribute HLUTNM of \Waveform[10]_INST_0_i_71\ : label is "lutpair404";
  attribute HLUTNM of \Waveform[10]_INST_0_i_72\ : label is "lutpair403";
  attribute HLUTNM of \Waveform[10]_INST_0_i_73\ : label is "lutpair407";
  attribute HLUTNM of \Waveform[10]_INST_0_i_74\ : label is "lutpair406";
  attribute HLUTNM of \Waveform[10]_INST_0_i_75\ : label is "lutpair405";
  attribute HLUTNM of \Waveform[10]_INST_0_i_76\ : label is "lutpair404";
  attribute HLUTNM of \Waveform[10]_INST_0_i_77\ : label is "lutpair384";
  attribute HLUTNM of \Waveform[10]_INST_0_i_78\ : label is "lutpair383";
  attribute HLUTNM of \Waveform[10]_INST_0_i_79\ : label is "lutpair382";
  attribute HLUTNM of \Waveform[10]_INST_0_i_80\ : label is "lutpair381";
  attribute HLUTNM of \Waveform[10]_INST_0_i_81\ : label is "lutpair385";
  attribute HLUTNM of \Waveform[10]_INST_0_i_82\ : label is "lutpair384";
  attribute HLUTNM of \Waveform[10]_INST_0_i_83\ : label is "lutpair383";
  attribute HLUTNM of \Waveform[10]_INST_0_i_84\ : label is "lutpair382";
  attribute HLUTNM of \Waveform[10]_INST_0_i_85\ : label is "lutpair494";
  attribute HLUTNM of \Waveform[10]_INST_0_i_86\ : label is "lutpair493";
  attribute HLUTNM of \Waveform[10]_INST_0_i_87\ : label is "lutpair492";
  attribute HLUTNM of \Waveform[10]_INST_0_i_88\ : label is "lutpair491";
  attribute HLUTNM of \Waveform[10]_INST_0_i_89\ : label is "lutpair495";
  attribute HLUTNM of \Waveform[10]_INST_0_i_90\ : label is "lutpair494";
  attribute HLUTNM of \Waveform[10]_INST_0_i_91\ : label is "lutpair493";
  attribute HLUTNM of \Waveform[10]_INST_0_i_92\ : label is "lutpair492";
  attribute HLUTNM of \Waveform[10]_INST_0_i_93\ : label is "lutpair472";
  attribute HLUTNM of \Waveform[10]_INST_0_i_94\ : label is "lutpair471";
  attribute HLUTNM of \Waveform[10]_INST_0_i_95\ : label is "lutpair470";
  attribute HLUTNM of \Waveform[10]_INST_0_i_96\ : label is "lutpair469";
  attribute HLUTNM of \Waveform[10]_INST_0_i_97\ : label is "lutpair473";
  attribute HLUTNM of \Waveform[10]_INST_0_i_98\ : label is "lutpair472";
  attribute HLUTNM of \Waveform[10]_INST_0_i_99\ : label is "lutpair471";
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0\ : label is 35;
  attribute HLUTNM of \Waveform[14]_INST_0_i_100\ : label is "lutpair474";
  attribute HLUTNM of \Waveform[14]_INST_0_i_101\ : label is "lutpair454";
  attribute HLUTNM of \Waveform[14]_INST_0_i_102\ : label is "lutpair453";
  attribute HLUTNM of \Waveform[14]_INST_0_i_103\ : label is "lutpair452";
  attribute HLUTNM of \Waveform[14]_INST_0_i_104\ : label is "lutpair451";
  attribute HLUTNM of \Waveform[14]_INST_0_i_105\ : label is "lutpair455";
  attribute HLUTNM of \Waveform[14]_INST_0_i_106\ : label is "lutpair454";
  attribute HLUTNM of \Waveform[14]_INST_0_i_107\ : label is "lutpair453";
  attribute HLUTNM of \Waveform[14]_INST_0_i_108\ : label is "lutpair452";
  attribute HLUTNM of \Waveform[14]_INST_0_i_109\ : label is "lutpair576";
  attribute HLUTNM of \Waveform[14]_INST_0_i_110\ : label is "lutpair575";
  attribute HLUTNM of \Waveform[14]_INST_0_i_111\ : label is "lutpair574";
  attribute HLUTNM of \Waveform[14]_INST_0_i_112\ : label is "lutpair573";
  attribute HLUTNM of \Waveform[14]_INST_0_i_113\ : label is "lutpair577";
  attribute HLUTNM of \Waveform[14]_INST_0_i_114\ : label is "lutpair576";
  attribute HLUTNM of \Waveform[14]_INST_0_i_115\ : label is "lutpair575";
  attribute HLUTNM of \Waveform[14]_INST_0_i_116\ : label is "lutpair574";
  attribute HLUTNM of \Waveform[14]_INST_0_i_117\ : label is "lutpair550";
  attribute HLUTNM of \Waveform[14]_INST_0_i_118\ : label is "lutpair549";
  attribute HLUTNM of \Waveform[14]_INST_0_i_119\ : label is "lutpair548";
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_12\ : label is 35;
  attribute HLUTNM of \Waveform[14]_INST_0_i_120\ : label is "lutpair547";
  attribute HLUTNM of \Waveform[14]_INST_0_i_121\ : label is "lutpair551";
  attribute HLUTNM of \Waveform[14]_INST_0_i_122\ : label is "lutpair550";
  attribute HLUTNM of \Waveform[14]_INST_0_i_123\ : label is "lutpair549";
  attribute HLUTNM of \Waveform[14]_INST_0_i_124\ : label is "lutpair548";
  attribute HLUTNM of \Waveform[14]_INST_0_i_125\ : label is "lutpair524";
  attribute HLUTNM of \Waveform[14]_INST_0_i_126\ : label is "lutpair523";
  attribute HLUTNM of \Waveform[14]_INST_0_i_127\ : label is "lutpair522";
  attribute HLUTNM of \Waveform[14]_INST_0_i_128\ : label is "lutpair521";
  attribute HLUTNM of \Waveform[14]_INST_0_i_129\ : label is "lutpair525";
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_13\ : label is 35;
  attribute HLUTNM of \Waveform[14]_INST_0_i_130\ : label is "lutpair524";
  attribute HLUTNM of \Waveform[14]_INST_0_i_131\ : label is "lutpair523";
  attribute HLUTNM of \Waveform[14]_INST_0_i_132\ : label is "lutpair522";
  attribute HLUTNM of \Waveform[14]_INST_0_i_133\ : label is "lutpair366";
  attribute HLUTNM of \Waveform[14]_INST_0_i_134\ : label is "lutpair365";
  attribute HLUTNM of \Waveform[14]_INST_0_i_135\ : label is "lutpair364";
  attribute HLUTNM of \Waveform[14]_INST_0_i_136\ : label is "lutpair363";
  attribute HLUTNM of \Waveform[14]_INST_0_i_137\ : label is "lutpair367";
  attribute HLUTNM of \Waveform[14]_INST_0_i_138\ : label is "lutpair366";
  attribute HLUTNM of \Waveform[14]_INST_0_i_139\ : label is "lutpair365";
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_14\ : label is 35;
  attribute HLUTNM of \Waveform[14]_INST_0_i_140\ : label is "lutpair364";
  attribute HLUTNM of \Waveform[14]_INST_0_i_141\ : label is "lutpair344";
  attribute HLUTNM of \Waveform[14]_INST_0_i_142\ : label is "lutpair343";
  attribute HLUTNM of \Waveform[14]_INST_0_i_143\ : label is "lutpair342";
  attribute HLUTNM of \Waveform[14]_INST_0_i_144\ : label is "lutpair341";
  attribute HLUTNM of \Waveform[14]_INST_0_i_145\ : label is "lutpair345";
  attribute HLUTNM of \Waveform[14]_INST_0_i_146\ : label is "lutpair344";
  attribute HLUTNM of \Waveform[14]_INST_0_i_147\ : label is "lutpair343";
  attribute HLUTNM of \Waveform[14]_INST_0_i_148\ : label is "lutpair342";
  attribute HLUTNM of \Waveform[14]_INST_0_i_149\ : label is "lutpair322";
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_15\ : label is 35;
  attribute HLUTNM of \Waveform[14]_INST_0_i_150\ : label is "lutpair321";
  attribute HLUTNM of \Waveform[14]_INST_0_i_151\ : label is "lutpair320";
  attribute HLUTNM of \Waveform[14]_INST_0_i_152\ : label is "lutpair319";
  attribute HLUTNM of \Waveform[14]_INST_0_i_153\ : label is "lutpair323";
  attribute HLUTNM of \Waveform[14]_INST_0_i_154\ : label is "lutpair322";
  attribute HLUTNM of \Waveform[14]_INST_0_i_155\ : label is "lutpair321";
  attribute HLUTNM of \Waveform[14]_INST_0_i_156\ : label is "lutpair320";
  attribute HLUTNM of \Waveform[14]_INST_0_i_17\ : label is "lutpair632";
  attribute HLUTNM of \Waveform[14]_INST_0_i_171\ : label is "lutpair98";
  attribute HLUTNM of \Waveform[14]_INST_0_i_172\ : label is "lutpair97";
  attribute HLUTNM of \Waveform[14]_INST_0_i_173\ : label is "lutpair96";
  attribute HLUTNM of \Waveform[14]_INST_0_i_174\ : label is "lutpair95";
  attribute HLUTNM of \Waveform[14]_INST_0_i_175\ : label is "lutpair99";
  attribute HLUTNM of \Waveform[14]_INST_0_i_176\ : label is "lutpair98";
  attribute HLUTNM of \Waveform[14]_INST_0_i_177\ : label is "lutpair97";
  attribute HLUTNM of \Waveform[14]_INST_0_i_178\ : label is "lutpair96";
  attribute HLUTNM of \Waveform[14]_INST_0_i_179\ : label is "lutpair76";
  attribute HLUTNM of \Waveform[14]_INST_0_i_18\ : label is "lutpair631";
  attribute HLUTNM of \Waveform[14]_INST_0_i_180\ : label is "lutpair75";
  attribute HLUTNM of \Waveform[14]_INST_0_i_181\ : label is "lutpair74";
  attribute HLUTNM of \Waveform[14]_INST_0_i_182\ : label is "lutpair73";
  attribute HLUTNM of \Waveform[14]_INST_0_i_183\ : label is "lutpair77";
  attribute HLUTNM of \Waveform[14]_INST_0_i_184\ : label is "lutpair76";
  attribute HLUTNM of \Waveform[14]_INST_0_i_185\ : label is "lutpair75";
  attribute HLUTNM of \Waveform[14]_INST_0_i_186\ : label is "lutpair74";
  attribute HLUTNM of \Waveform[14]_INST_0_i_187\ : label is "lutpair54";
  attribute HLUTNM of \Waveform[14]_INST_0_i_188\ : label is "lutpair53";
  attribute HLUTNM of \Waveform[14]_INST_0_i_189\ : label is "lutpair52";
  attribute HLUTNM of \Waveform[14]_INST_0_i_19\ : label is "lutpair630";
  attribute HLUTNM of \Waveform[14]_INST_0_i_190\ : label is "lutpair51";
  attribute HLUTNM of \Waveform[14]_INST_0_i_191\ : label is "lutpair55";
  attribute HLUTNM of \Waveform[14]_INST_0_i_192\ : label is "lutpair54";
  attribute HLUTNM of \Waveform[14]_INST_0_i_193\ : label is "lutpair53";
  attribute HLUTNM of \Waveform[14]_INST_0_i_194\ : label is "lutpair52";
  attribute HLUTNM of \Waveform[14]_INST_0_i_195\ : label is "lutpair32";
  attribute HLUTNM of \Waveform[14]_INST_0_i_196\ : label is "lutpair31";
  attribute HLUTNM of \Waveform[14]_INST_0_i_197\ : label is "lutpair30";
  attribute HLUTNM of \Waveform[14]_INST_0_i_198\ : label is "lutpair29";
  attribute HLUTNM of \Waveform[14]_INST_0_i_199\ : label is "lutpair33";
  attribute HLUTNM of \Waveform[14]_INST_0_i_20\ : label is "lutpair629";
  attribute HLUTNM of \Waveform[14]_INST_0_i_200\ : label is "lutpair32";
  attribute HLUTNM of \Waveform[14]_INST_0_i_201\ : label is "lutpair31";
  attribute HLUTNM of \Waveform[14]_INST_0_i_202\ : label is "lutpair30";
  attribute HLUTNM of \Waveform[14]_INST_0_i_203\ : label is "lutpair10";
  attribute HLUTNM of \Waveform[14]_INST_0_i_204\ : label is "lutpair9";
  attribute HLUTNM of \Waveform[14]_INST_0_i_205\ : label is "lutpair8";
  attribute HLUTNM of \Waveform[14]_INST_0_i_206\ : label is "lutpair7";
  attribute HLUTNM of \Waveform[14]_INST_0_i_207\ : label is "lutpair11";
  attribute HLUTNM of \Waveform[14]_INST_0_i_208\ : label is "lutpair10";
  attribute HLUTNM of \Waveform[14]_INST_0_i_209\ : label is "lutpair9";
  attribute HLUTNM of \Waveform[14]_INST_0_i_21\ : label is "lutpair633";
  attribute HLUTNM of \Waveform[14]_INST_0_i_210\ : label is "lutpair8";
  attribute HLUTNM of \Waveform[14]_INST_0_i_211\ : label is "lutpair296";
  attribute HLUTNM of \Waveform[14]_INST_0_i_212\ : label is "lutpair295";
  attribute HLUTNM of \Waveform[14]_INST_0_i_213\ : label is "lutpair294";
  attribute HLUTNM of \Waveform[14]_INST_0_i_214\ : label is "lutpair293";
  attribute HLUTNM of \Waveform[14]_INST_0_i_215\ : label is "lutpair297";
  attribute HLUTNM of \Waveform[14]_INST_0_i_216\ : label is "lutpair296";
  attribute HLUTNM of \Waveform[14]_INST_0_i_217\ : label is "lutpair295";
  attribute HLUTNM of \Waveform[14]_INST_0_i_218\ : label is "lutpair294";
  attribute HLUTNM of \Waveform[14]_INST_0_i_219\ : label is "lutpair274";
  attribute HLUTNM of \Waveform[14]_INST_0_i_22\ : label is "lutpair632";
  attribute HLUTNM of \Waveform[14]_INST_0_i_220\ : label is "lutpair273";
  attribute HLUTNM of \Waveform[14]_INST_0_i_221\ : label is "lutpair272";
  attribute HLUTNM of \Waveform[14]_INST_0_i_222\ : label is "lutpair271";
  attribute HLUTNM of \Waveform[14]_INST_0_i_223\ : label is "lutpair275";
  attribute HLUTNM of \Waveform[14]_INST_0_i_224\ : label is "lutpair274";
  attribute HLUTNM of \Waveform[14]_INST_0_i_225\ : label is "lutpair273";
  attribute HLUTNM of \Waveform[14]_INST_0_i_226\ : label is "lutpair272";
  attribute HLUTNM of \Waveform[14]_INST_0_i_227\ : label is "lutpair252";
  attribute HLUTNM of \Waveform[14]_INST_0_i_228\ : label is "lutpair251";
  attribute HLUTNM of \Waveform[14]_INST_0_i_229\ : label is "lutpair250";
  attribute HLUTNM of \Waveform[14]_INST_0_i_23\ : label is "lutpair631";
  attribute HLUTNM of \Waveform[14]_INST_0_i_230\ : label is "lutpair249";
  attribute HLUTNM of \Waveform[14]_INST_0_i_231\ : label is "lutpair253";
  attribute HLUTNM of \Waveform[14]_INST_0_i_232\ : label is "lutpair252";
  attribute HLUTNM of \Waveform[14]_INST_0_i_233\ : label is "lutpair251";
  attribute HLUTNM of \Waveform[14]_INST_0_i_234\ : label is "lutpair250";
  attribute HLUTNM of \Waveform[14]_INST_0_i_235\ : label is "lutpair230";
  attribute HLUTNM of \Waveform[14]_INST_0_i_236\ : label is "lutpair229";
  attribute HLUTNM of \Waveform[14]_INST_0_i_237\ : label is "lutpair228";
  attribute HLUTNM of \Waveform[14]_INST_0_i_238\ : label is "lutpair227";
  attribute HLUTNM of \Waveform[14]_INST_0_i_239\ : label is "lutpair231";
  attribute HLUTNM of \Waveform[14]_INST_0_i_24\ : label is "lutpair630";
  attribute HLUTNM of \Waveform[14]_INST_0_i_240\ : label is "lutpair230";
  attribute HLUTNM of \Waveform[14]_INST_0_i_241\ : label is "lutpair229";
  attribute HLUTNM of \Waveform[14]_INST_0_i_242\ : label is "lutpair228";
  attribute HLUTNM of \Waveform[14]_INST_0_i_243\ : label is "lutpair208";
  attribute HLUTNM of \Waveform[14]_INST_0_i_244\ : label is "lutpair207";
  attribute HLUTNM of \Waveform[14]_INST_0_i_245\ : label is "lutpair206";
  attribute HLUTNM of \Waveform[14]_INST_0_i_246\ : label is "lutpair205";
  attribute HLUTNM of \Waveform[14]_INST_0_i_247\ : label is "lutpair209";
  attribute HLUTNM of \Waveform[14]_INST_0_i_248\ : label is "lutpair208";
  attribute HLUTNM of \Waveform[14]_INST_0_i_249\ : label is "lutpair207";
  attribute HLUTNM of \Waveform[14]_INST_0_i_25\ : label is "lutpair658";
  attribute HLUTNM of \Waveform[14]_INST_0_i_250\ : label is "lutpair206";
  attribute HLUTNM of \Waveform[14]_INST_0_i_251\ : label is "lutpair186";
  attribute HLUTNM of \Waveform[14]_INST_0_i_252\ : label is "lutpair185";
  attribute HLUTNM of \Waveform[14]_INST_0_i_253\ : label is "lutpair184";
  attribute HLUTNM of \Waveform[14]_INST_0_i_254\ : label is "lutpair183";
  attribute HLUTNM of \Waveform[14]_INST_0_i_255\ : label is "lutpair187";
  attribute HLUTNM of \Waveform[14]_INST_0_i_256\ : label is "lutpair186";
  attribute HLUTNM of \Waveform[14]_INST_0_i_257\ : label is "lutpair185";
  attribute HLUTNM of \Waveform[14]_INST_0_i_258\ : label is "lutpair184";
  attribute HLUTNM of \Waveform[14]_INST_0_i_259\ : label is "lutpair164";
  attribute HLUTNM of \Waveform[14]_INST_0_i_26\ : label is "lutpair657";
  attribute HLUTNM of \Waveform[14]_INST_0_i_260\ : label is "lutpair163";
  attribute HLUTNM of \Waveform[14]_INST_0_i_261\ : label is "lutpair162";
  attribute HLUTNM of \Waveform[14]_INST_0_i_262\ : label is "lutpair161";
  attribute HLUTNM of \Waveform[14]_INST_0_i_263\ : label is "lutpair165";
  attribute HLUTNM of \Waveform[14]_INST_0_i_264\ : label is "lutpair164";
  attribute HLUTNM of \Waveform[14]_INST_0_i_265\ : label is "lutpair163";
  attribute HLUTNM of \Waveform[14]_INST_0_i_266\ : label is "lutpair162";
  attribute HLUTNM of \Waveform[14]_INST_0_i_267\ : label is "lutpair142";
  attribute HLUTNM of \Waveform[14]_INST_0_i_268\ : label is "lutpair141";
  attribute HLUTNM of \Waveform[14]_INST_0_i_269\ : label is "lutpair140";
  attribute HLUTNM of \Waveform[14]_INST_0_i_27\ : label is "lutpair656";
  attribute HLUTNM of \Waveform[14]_INST_0_i_270\ : label is "lutpair139";
  attribute HLUTNM of \Waveform[14]_INST_0_i_271\ : label is "lutpair143";
  attribute HLUTNM of \Waveform[14]_INST_0_i_272\ : label is "lutpair142";
  attribute HLUTNM of \Waveform[14]_INST_0_i_273\ : label is "lutpair141";
  attribute HLUTNM of \Waveform[14]_INST_0_i_274\ : label is "lutpair140";
  attribute HLUTNM of \Waveform[14]_INST_0_i_275\ : label is "lutpair120";
  attribute HLUTNM of \Waveform[14]_INST_0_i_276\ : label is "lutpair119";
  attribute HLUTNM of \Waveform[14]_INST_0_i_277\ : label is "lutpair118";
  attribute HLUTNM of \Waveform[14]_INST_0_i_278\ : label is "lutpair117";
  attribute HLUTNM of \Waveform[14]_INST_0_i_279\ : label is "lutpair121";
  attribute HLUTNM of \Waveform[14]_INST_0_i_28\ : label is "lutpair655";
  attribute HLUTNM of \Waveform[14]_INST_0_i_280\ : label is "lutpair120";
  attribute HLUTNM of \Waveform[14]_INST_0_i_281\ : label is "lutpair119";
  attribute HLUTNM of \Waveform[14]_INST_0_i_282\ : label is "lutpair118";
  attribute HLUTNM of \Waveform[14]_INST_0_i_29\ : label is "lutpair659";
  attribute HLUTNM of \Waveform[14]_INST_0_i_30\ : label is "lutpair658";
  attribute HLUTNM of \Waveform[14]_INST_0_i_31\ : label is "lutpair657";
  attribute HLUTNM of \Waveform[14]_INST_0_i_32\ : label is "lutpair656";
  attribute HLUTNM of \Waveform[14]_INST_0_i_33\ : label is "lutpair686";
  attribute HLUTNM of \Waveform[14]_INST_0_i_34\ : label is "lutpair685";
  attribute HLUTNM of \Waveform[14]_INST_0_i_35\ : label is "lutpair684";
  attribute HLUTNM of \Waveform[14]_INST_0_i_36\ : label is "lutpair683";
  attribute HLUTNM of \Waveform[14]_INST_0_i_37\ : label is "lutpair687";
  attribute HLUTNM of \Waveform[14]_INST_0_i_38\ : label is "lutpair686";
  attribute HLUTNM of \Waveform[14]_INST_0_i_39\ : label is "lutpair685";
  attribute HLUTNM of \Waveform[14]_INST_0_i_40\ : label is "lutpair684";
  attribute HLUTNM of \Waveform[14]_INST_0_i_41\ : label is "lutpair606";
  attribute HLUTNM of \Waveform[14]_INST_0_i_42\ : label is "lutpair605";
  attribute HLUTNM of \Waveform[14]_INST_0_i_43\ : label is "lutpair604";
  attribute HLUTNM of \Waveform[14]_INST_0_i_44\ : label is "lutpair603";
  attribute HLUTNM of \Waveform[14]_INST_0_i_45\ : label is "lutpair607";
  attribute HLUTNM of \Waveform[14]_INST_0_i_46\ : label is "lutpair606";
  attribute HLUTNM of \Waveform[14]_INST_0_i_47\ : label is "lutpair605";
  attribute HLUTNM of \Waveform[14]_INST_0_i_48\ : label is "lutpair604";
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_52\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_53\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_55\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_56\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[14]_INST_0_i_57\ : label is 35;
  attribute HLUTNM of \Waveform[14]_INST_0_i_61\ : label is "lutpair432";
  attribute HLUTNM of \Waveform[14]_INST_0_i_62\ : label is "lutpair431";
  attribute HLUTNM of \Waveform[14]_INST_0_i_63\ : label is "lutpair430";
  attribute HLUTNM of \Waveform[14]_INST_0_i_64\ : label is "lutpair429";
  attribute HLUTNM of \Waveform[14]_INST_0_i_65\ : label is "lutpair433";
  attribute HLUTNM of \Waveform[14]_INST_0_i_66\ : label is "lutpair432";
  attribute HLUTNM of \Waveform[14]_INST_0_i_67\ : label is "lutpair431";
  attribute HLUTNM of \Waveform[14]_INST_0_i_68\ : label is "lutpair430";
  attribute HLUTNM of \Waveform[14]_INST_0_i_69\ : label is "lutpair410";
  attribute HLUTNM of \Waveform[14]_INST_0_i_70\ : label is "lutpair409";
  attribute HLUTNM of \Waveform[14]_INST_0_i_71\ : label is "lutpair408";
  attribute HLUTNM of \Waveform[14]_INST_0_i_72\ : label is "lutpair407";
  attribute HLUTNM of \Waveform[14]_INST_0_i_73\ : label is "lutpair411";
  attribute HLUTNM of \Waveform[14]_INST_0_i_74\ : label is "lutpair410";
  attribute HLUTNM of \Waveform[14]_INST_0_i_75\ : label is "lutpair409";
  attribute HLUTNM of \Waveform[14]_INST_0_i_76\ : label is "lutpair408";
  attribute HLUTNM of \Waveform[14]_INST_0_i_77\ : label is "lutpair388";
  attribute HLUTNM of \Waveform[14]_INST_0_i_78\ : label is "lutpair387";
  attribute HLUTNM of \Waveform[14]_INST_0_i_79\ : label is "lutpair386";
  attribute HLUTNM of \Waveform[14]_INST_0_i_80\ : label is "lutpair385";
  attribute HLUTNM of \Waveform[14]_INST_0_i_81\ : label is "lutpair389";
  attribute HLUTNM of \Waveform[14]_INST_0_i_82\ : label is "lutpair388";
  attribute HLUTNM of \Waveform[14]_INST_0_i_83\ : label is "lutpair387";
  attribute HLUTNM of \Waveform[14]_INST_0_i_84\ : label is "lutpair386";
  attribute HLUTNM of \Waveform[14]_INST_0_i_85\ : label is "lutpair498";
  attribute HLUTNM of \Waveform[14]_INST_0_i_86\ : label is "lutpair497";
  attribute HLUTNM of \Waveform[14]_INST_0_i_87\ : label is "lutpair496";
  attribute HLUTNM of \Waveform[14]_INST_0_i_88\ : label is "lutpair495";
  attribute HLUTNM of \Waveform[14]_INST_0_i_89\ : label is "lutpair499";
  attribute HLUTNM of \Waveform[14]_INST_0_i_90\ : label is "lutpair498";
  attribute HLUTNM of \Waveform[14]_INST_0_i_91\ : label is "lutpair497";
  attribute HLUTNM of \Waveform[14]_INST_0_i_92\ : label is "lutpair496";
  attribute HLUTNM of \Waveform[14]_INST_0_i_93\ : label is "lutpair476";
  attribute HLUTNM of \Waveform[14]_INST_0_i_94\ : label is "lutpair475";
  attribute HLUTNM of \Waveform[14]_INST_0_i_95\ : label is "lutpair474";
  attribute HLUTNM of \Waveform[14]_INST_0_i_96\ : label is "lutpair473";
  attribute HLUTNM of \Waveform[14]_INST_0_i_97\ : label is "lutpair477";
  attribute HLUTNM of \Waveform[14]_INST_0_i_98\ : label is "lutpair476";
  attribute HLUTNM of \Waveform[14]_INST_0_i_99\ : label is "lutpair475";
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0\ : label is 35;
  attribute HLUTNM of \Waveform[18]_INST_0_i_100\ : label is "lutpair478";
  attribute HLUTNM of \Waveform[18]_INST_0_i_101\ : label is "lutpair458";
  attribute HLUTNM of \Waveform[18]_INST_0_i_102\ : label is "lutpair457";
  attribute HLUTNM of \Waveform[18]_INST_0_i_103\ : label is "lutpair456";
  attribute HLUTNM of \Waveform[18]_INST_0_i_104\ : label is "lutpair455";
  attribute HLUTNM of \Waveform[18]_INST_0_i_105\ : label is "lutpair459";
  attribute HLUTNM of \Waveform[18]_INST_0_i_106\ : label is "lutpair458";
  attribute HLUTNM of \Waveform[18]_INST_0_i_107\ : label is "lutpair457";
  attribute HLUTNM of \Waveform[18]_INST_0_i_108\ : label is "lutpair456";
  attribute HLUTNM of \Waveform[18]_INST_0_i_109\ : label is "lutpair580";
  attribute HLUTNM of \Waveform[18]_INST_0_i_110\ : label is "lutpair579";
  attribute HLUTNM of \Waveform[18]_INST_0_i_111\ : label is "lutpair578";
  attribute HLUTNM of \Waveform[18]_INST_0_i_112\ : label is "lutpair577";
  attribute HLUTNM of \Waveform[18]_INST_0_i_113\ : label is "lutpair581";
  attribute HLUTNM of \Waveform[18]_INST_0_i_114\ : label is "lutpair580";
  attribute HLUTNM of \Waveform[18]_INST_0_i_115\ : label is "lutpair579";
  attribute HLUTNM of \Waveform[18]_INST_0_i_116\ : label is "lutpair578";
  attribute HLUTNM of \Waveform[18]_INST_0_i_117\ : label is "lutpair554";
  attribute HLUTNM of \Waveform[18]_INST_0_i_118\ : label is "lutpair553";
  attribute HLUTNM of \Waveform[18]_INST_0_i_119\ : label is "lutpair552";
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_12\ : label is 35;
  attribute HLUTNM of \Waveform[18]_INST_0_i_120\ : label is "lutpair551";
  attribute HLUTNM of \Waveform[18]_INST_0_i_121\ : label is "lutpair555";
  attribute HLUTNM of \Waveform[18]_INST_0_i_122\ : label is "lutpair554";
  attribute HLUTNM of \Waveform[18]_INST_0_i_123\ : label is "lutpair553";
  attribute HLUTNM of \Waveform[18]_INST_0_i_124\ : label is "lutpair552";
  attribute HLUTNM of \Waveform[18]_INST_0_i_125\ : label is "lutpair528";
  attribute HLUTNM of \Waveform[18]_INST_0_i_126\ : label is "lutpair527";
  attribute HLUTNM of \Waveform[18]_INST_0_i_127\ : label is "lutpair526";
  attribute HLUTNM of \Waveform[18]_INST_0_i_128\ : label is "lutpair525";
  attribute HLUTNM of \Waveform[18]_INST_0_i_129\ : label is "lutpair529";
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_13\ : label is 35;
  attribute HLUTNM of \Waveform[18]_INST_0_i_130\ : label is "lutpair528";
  attribute HLUTNM of \Waveform[18]_INST_0_i_131\ : label is "lutpair527";
  attribute HLUTNM of \Waveform[18]_INST_0_i_132\ : label is "lutpair526";
  attribute HLUTNM of \Waveform[18]_INST_0_i_133\ : label is "lutpair370";
  attribute HLUTNM of \Waveform[18]_INST_0_i_134\ : label is "lutpair369";
  attribute HLUTNM of \Waveform[18]_INST_0_i_135\ : label is "lutpair368";
  attribute HLUTNM of \Waveform[18]_INST_0_i_136\ : label is "lutpair367";
  attribute HLUTNM of \Waveform[18]_INST_0_i_137\ : label is "lutpair371";
  attribute HLUTNM of \Waveform[18]_INST_0_i_138\ : label is "lutpair370";
  attribute HLUTNM of \Waveform[18]_INST_0_i_139\ : label is "lutpair369";
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_14\ : label is 35;
  attribute HLUTNM of \Waveform[18]_INST_0_i_140\ : label is "lutpair368";
  attribute HLUTNM of \Waveform[18]_INST_0_i_141\ : label is "lutpair348";
  attribute HLUTNM of \Waveform[18]_INST_0_i_142\ : label is "lutpair347";
  attribute HLUTNM of \Waveform[18]_INST_0_i_143\ : label is "lutpair346";
  attribute HLUTNM of \Waveform[18]_INST_0_i_144\ : label is "lutpair345";
  attribute HLUTNM of \Waveform[18]_INST_0_i_145\ : label is "lutpair349";
  attribute HLUTNM of \Waveform[18]_INST_0_i_146\ : label is "lutpair348";
  attribute HLUTNM of \Waveform[18]_INST_0_i_147\ : label is "lutpair347";
  attribute HLUTNM of \Waveform[18]_INST_0_i_148\ : label is "lutpair346";
  attribute HLUTNM of \Waveform[18]_INST_0_i_149\ : label is "lutpair326";
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_15\ : label is 35;
  attribute HLUTNM of \Waveform[18]_INST_0_i_150\ : label is "lutpair325";
  attribute HLUTNM of \Waveform[18]_INST_0_i_151\ : label is "lutpair324";
  attribute HLUTNM of \Waveform[18]_INST_0_i_152\ : label is "lutpair323";
  attribute HLUTNM of \Waveform[18]_INST_0_i_153\ : label is "lutpair327";
  attribute HLUTNM of \Waveform[18]_INST_0_i_154\ : label is "lutpair326";
  attribute HLUTNM of \Waveform[18]_INST_0_i_155\ : label is "lutpair325";
  attribute HLUTNM of \Waveform[18]_INST_0_i_156\ : label is "lutpair324";
  attribute HLUTNM of \Waveform[18]_INST_0_i_17\ : label is "lutpair636";
  attribute HLUTNM of \Waveform[18]_INST_0_i_171\ : label is "lutpair102";
  attribute HLUTNM of \Waveform[18]_INST_0_i_172\ : label is "lutpair101";
  attribute HLUTNM of \Waveform[18]_INST_0_i_173\ : label is "lutpair100";
  attribute HLUTNM of \Waveform[18]_INST_0_i_174\ : label is "lutpair99";
  attribute HLUTNM of \Waveform[18]_INST_0_i_175\ : label is "lutpair103";
  attribute HLUTNM of \Waveform[18]_INST_0_i_176\ : label is "lutpair102";
  attribute HLUTNM of \Waveform[18]_INST_0_i_177\ : label is "lutpair101";
  attribute HLUTNM of \Waveform[18]_INST_0_i_178\ : label is "lutpair100";
  attribute HLUTNM of \Waveform[18]_INST_0_i_179\ : label is "lutpair80";
  attribute HLUTNM of \Waveform[18]_INST_0_i_18\ : label is "lutpair635";
  attribute HLUTNM of \Waveform[18]_INST_0_i_180\ : label is "lutpair79";
  attribute HLUTNM of \Waveform[18]_INST_0_i_181\ : label is "lutpair78";
  attribute HLUTNM of \Waveform[18]_INST_0_i_182\ : label is "lutpair77";
  attribute HLUTNM of \Waveform[18]_INST_0_i_183\ : label is "lutpair81";
  attribute HLUTNM of \Waveform[18]_INST_0_i_184\ : label is "lutpair80";
  attribute HLUTNM of \Waveform[18]_INST_0_i_185\ : label is "lutpair79";
  attribute HLUTNM of \Waveform[18]_INST_0_i_186\ : label is "lutpair78";
  attribute HLUTNM of \Waveform[18]_INST_0_i_187\ : label is "lutpair58";
  attribute HLUTNM of \Waveform[18]_INST_0_i_188\ : label is "lutpair57";
  attribute HLUTNM of \Waveform[18]_INST_0_i_189\ : label is "lutpair56";
  attribute HLUTNM of \Waveform[18]_INST_0_i_19\ : label is "lutpair634";
  attribute HLUTNM of \Waveform[18]_INST_0_i_190\ : label is "lutpair55";
  attribute HLUTNM of \Waveform[18]_INST_0_i_191\ : label is "lutpair59";
  attribute HLUTNM of \Waveform[18]_INST_0_i_192\ : label is "lutpair58";
  attribute HLUTNM of \Waveform[18]_INST_0_i_193\ : label is "lutpair57";
  attribute HLUTNM of \Waveform[18]_INST_0_i_194\ : label is "lutpair56";
  attribute HLUTNM of \Waveform[18]_INST_0_i_195\ : label is "lutpair36";
  attribute HLUTNM of \Waveform[18]_INST_0_i_196\ : label is "lutpair35";
  attribute HLUTNM of \Waveform[18]_INST_0_i_197\ : label is "lutpair34";
  attribute HLUTNM of \Waveform[18]_INST_0_i_198\ : label is "lutpair33";
  attribute HLUTNM of \Waveform[18]_INST_0_i_199\ : label is "lutpair37";
  attribute HLUTNM of \Waveform[18]_INST_0_i_20\ : label is "lutpair633";
  attribute HLUTNM of \Waveform[18]_INST_0_i_200\ : label is "lutpair36";
  attribute HLUTNM of \Waveform[18]_INST_0_i_201\ : label is "lutpair35";
  attribute HLUTNM of \Waveform[18]_INST_0_i_202\ : label is "lutpair34";
  attribute HLUTNM of \Waveform[18]_INST_0_i_203\ : label is "lutpair14";
  attribute HLUTNM of \Waveform[18]_INST_0_i_204\ : label is "lutpair13";
  attribute HLUTNM of \Waveform[18]_INST_0_i_205\ : label is "lutpair12";
  attribute HLUTNM of \Waveform[18]_INST_0_i_206\ : label is "lutpair11";
  attribute HLUTNM of \Waveform[18]_INST_0_i_207\ : label is "lutpair15";
  attribute HLUTNM of \Waveform[18]_INST_0_i_208\ : label is "lutpair14";
  attribute HLUTNM of \Waveform[18]_INST_0_i_209\ : label is "lutpair13";
  attribute HLUTNM of \Waveform[18]_INST_0_i_21\ : label is "lutpair637";
  attribute HLUTNM of \Waveform[18]_INST_0_i_210\ : label is "lutpair12";
  attribute HLUTNM of \Waveform[18]_INST_0_i_211\ : label is "lutpair300";
  attribute HLUTNM of \Waveform[18]_INST_0_i_212\ : label is "lutpair299";
  attribute HLUTNM of \Waveform[18]_INST_0_i_213\ : label is "lutpair298";
  attribute HLUTNM of \Waveform[18]_INST_0_i_214\ : label is "lutpair297";
  attribute HLUTNM of \Waveform[18]_INST_0_i_215\ : label is "lutpair301";
  attribute HLUTNM of \Waveform[18]_INST_0_i_216\ : label is "lutpair300";
  attribute HLUTNM of \Waveform[18]_INST_0_i_217\ : label is "lutpair299";
  attribute HLUTNM of \Waveform[18]_INST_0_i_218\ : label is "lutpair298";
  attribute HLUTNM of \Waveform[18]_INST_0_i_219\ : label is "lutpair278";
  attribute HLUTNM of \Waveform[18]_INST_0_i_22\ : label is "lutpair636";
  attribute HLUTNM of \Waveform[18]_INST_0_i_220\ : label is "lutpair277";
  attribute HLUTNM of \Waveform[18]_INST_0_i_221\ : label is "lutpair276";
  attribute HLUTNM of \Waveform[18]_INST_0_i_222\ : label is "lutpair275";
  attribute HLUTNM of \Waveform[18]_INST_0_i_223\ : label is "lutpair279";
  attribute HLUTNM of \Waveform[18]_INST_0_i_224\ : label is "lutpair278";
  attribute HLUTNM of \Waveform[18]_INST_0_i_225\ : label is "lutpair277";
  attribute HLUTNM of \Waveform[18]_INST_0_i_226\ : label is "lutpair276";
  attribute HLUTNM of \Waveform[18]_INST_0_i_227\ : label is "lutpair256";
  attribute HLUTNM of \Waveform[18]_INST_0_i_228\ : label is "lutpair255";
  attribute HLUTNM of \Waveform[18]_INST_0_i_229\ : label is "lutpair254";
  attribute HLUTNM of \Waveform[18]_INST_0_i_23\ : label is "lutpair635";
  attribute HLUTNM of \Waveform[18]_INST_0_i_230\ : label is "lutpair253";
  attribute HLUTNM of \Waveform[18]_INST_0_i_231\ : label is "lutpair257";
  attribute HLUTNM of \Waveform[18]_INST_0_i_232\ : label is "lutpair256";
  attribute HLUTNM of \Waveform[18]_INST_0_i_233\ : label is "lutpair255";
  attribute HLUTNM of \Waveform[18]_INST_0_i_234\ : label is "lutpair254";
  attribute HLUTNM of \Waveform[18]_INST_0_i_235\ : label is "lutpair234";
  attribute HLUTNM of \Waveform[18]_INST_0_i_236\ : label is "lutpair233";
  attribute HLUTNM of \Waveform[18]_INST_0_i_237\ : label is "lutpair232";
  attribute HLUTNM of \Waveform[18]_INST_0_i_238\ : label is "lutpair231";
  attribute HLUTNM of \Waveform[18]_INST_0_i_239\ : label is "lutpair235";
  attribute HLUTNM of \Waveform[18]_INST_0_i_24\ : label is "lutpair634";
  attribute HLUTNM of \Waveform[18]_INST_0_i_240\ : label is "lutpair234";
  attribute HLUTNM of \Waveform[18]_INST_0_i_241\ : label is "lutpair233";
  attribute HLUTNM of \Waveform[18]_INST_0_i_242\ : label is "lutpair232";
  attribute HLUTNM of \Waveform[18]_INST_0_i_243\ : label is "lutpair212";
  attribute HLUTNM of \Waveform[18]_INST_0_i_244\ : label is "lutpair211";
  attribute HLUTNM of \Waveform[18]_INST_0_i_245\ : label is "lutpair210";
  attribute HLUTNM of \Waveform[18]_INST_0_i_246\ : label is "lutpair209";
  attribute HLUTNM of \Waveform[18]_INST_0_i_247\ : label is "lutpair213";
  attribute HLUTNM of \Waveform[18]_INST_0_i_248\ : label is "lutpair212";
  attribute HLUTNM of \Waveform[18]_INST_0_i_249\ : label is "lutpair211";
  attribute HLUTNM of \Waveform[18]_INST_0_i_25\ : label is "lutpair662";
  attribute HLUTNM of \Waveform[18]_INST_0_i_250\ : label is "lutpair210";
  attribute HLUTNM of \Waveform[18]_INST_0_i_251\ : label is "lutpair190";
  attribute HLUTNM of \Waveform[18]_INST_0_i_252\ : label is "lutpair189";
  attribute HLUTNM of \Waveform[18]_INST_0_i_253\ : label is "lutpair188";
  attribute HLUTNM of \Waveform[18]_INST_0_i_254\ : label is "lutpair187";
  attribute HLUTNM of \Waveform[18]_INST_0_i_255\ : label is "lutpair191";
  attribute HLUTNM of \Waveform[18]_INST_0_i_256\ : label is "lutpair190";
  attribute HLUTNM of \Waveform[18]_INST_0_i_257\ : label is "lutpair189";
  attribute HLUTNM of \Waveform[18]_INST_0_i_258\ : label is "lutpair188";
  attribute HLUTNM of \Waveform[18]_INST_0_i_259\ : label is "lutpair168";
  attribute HLUTNM of \Waveform[18]_INST_0_i_26\ : label is "lutpair661";
  attribute HLUTNM of \Waveform[18]_INST_0_i_260\ : label is "lutpair167";
  attribute HLUTNM of \Waveform[18]_INST_0_i_261\ : label is "lutpair166";
  attribute HLUTNM of \Waveform[18]_INST_0_i_262\ : label is "lutpair165";
  attribute HLUTNM of \Waveform[18]_INST_0_i_263\ : label is "lutpair169";
  attribute HLUTNM of \Waveform[18]_INST_0_i_264\ : label is "lutpair168";
  attribute HLUTNM of \Waveform[18]_INST_0_i_265\ : label is "lutpair167";
  attribute HLUTNM of \Waveform[18]_INST_0_i_266\ : label is "lutpair166";
  attribute HLUTNM of \Waveform[18]_INST_0_i_267\ : label is "lutpair146";
  attribute HLUTNM of \Waveform[18]_INST_0_i_268\ : label is "lutpair145";
  attribute HLUTNM of \Waveform[18]_INST_0_i_269\ : label is "lutpair144";
  attribute HLUTNM of \Waveform[18]_INST_0_i_27\ : label is "lutpair660";
  attribute HLUTNM of \Waveform[18]_INST_0_i_270\ : label is "lutpair143";
  attribute HLUTNM of \Waveform[18]_INST_0_i_271\ : label is "lutpair147";
  attribute HLUTNM of \Waveform[18]_INST_0_i_272\ : label is "lutpair146";
  attribute HLUTNM of \Waveform[18]_INST_0_i_273\ : label is "lutpair145";
  attribute HLUTNM of \Waveform[18]_INST_0_i_274\ : label is "lutpair144";
  attribute HLUTNM of \Waveform[18]_INST_0_i_275\ : label is "lutpair124";
  attribute HLUTNM of \Waveform[18]_INST_0_i_276\ : label is "lutpair123";
  attribute HLUTNM of \Waveform[18]_INST_0_i_277\ : label is "lutpair122";
  attribute HLUTNM of \Waveform[18]_INST_0_i_278\ : label is "lutpair121";
  attribute HLUTNM of \Waveform[18]_INST_0_i_279\ : label is "lutpair125";
  attribute HLUTNM of \Waveform[18]_INST_0_i_28\ : label is "lutpair659";
  attribute HLUTNM of \Waveform[18]_INST_0_i_280\ : label is "lutpair124";
  attribute HLUTNM of \Waveform[18]_INST_0_i_281\ : label is "lutpair123";
  attribute HLUTNM of \Waveform[18]_INST_0_i_282\ : label is "lutpair122";
  attribute HLUTNM of \Waveform[18]_INST_0_i_29\ : label is "lutpair663";
  attribute HLUTNM of \Waveform[18]_INST_0_i_30\ : label is "lutpair662";
  attribute HLUTNM of \Waveform[18]_INST_0_i_31\ : label is "lutpair661";
  attribute HLUTNM of \Waveform[18]_INST_0_i_32\ : label is "lutpair660";
  attribute HLUTNM of \Waveform[18]_INST_0_i_33\ : label is "lutpair690";
  attribute HLUTNM of \Waveform[18]_INST_0_i_34\ : label is "lutpair689";
  attribute HLUTNM of \Waveform[18]_INST_0_i_35\ : label is "lutpair688";
  attribute HLUTNM of \Waveform[18]_INST_0_i_36\ : label is "lutpair687";
  attribute HLUTNM of \Waveform[18]_INST_0_i_37\ : label is "lutpair691";
  attribute HLUTNM of \Waveform[18]_INST_0_i_38\ : label is "lutpair690";
  attribute HLUTNM of \Waveform[18]_INST_0_i_39\ : label is "lutpair689";
  attribute HLUTNM of \Waveform[18]_INST_0_i_40\ : label is "lutpair688";
  attribute HLUTNM of \Waveform[18]_INST_0_i_41\ : label is "lutpair610";
  attribute HLUTNM of \Waveform[18]_INST_0_i_42\ : label is "lutpair609";
  attribute HLUTNM of \Waveform[18]_INST_0_i_43\ : label is "lutpair608";
  attribute HLUTNM of \Waveform[18]_INST_0_i_44\ : label is "lutpair607";
  attribute HLUTNM of \Waveform[18]_INST_0_i_45\ : label is "lutpair611";
  attribute HLUTNM of \Waveform[18]_INST_0_i_46\ : label is "lutpair610";
  attribute HLUTNM of \Waveform[18]_INST_0_i_47\ : label is "lutpair609";
  attribute HLUTNM of \Waveform[18]_INST_0_i_48\ : label is "lutpair608";
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_52\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_53\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_55\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_56\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[18]_INST_0_i_57\ : label is 35;
  attribute HLUTNM of \Waveform[18]_INST_0_i_61\ : label is "lutpair436";
  attribute HLUTNM of \Waveform[18]_INST_0_i_62\ : label is "lutpair435";
  attribute HLUTNM of \Waveform[18]_INST_0_i_63\ : label is "lutpair434";
  attribute HLUTNM of \Waveform[18]_INST_0_i_64\ : label is "lutpair433";
  attribute HLUTNM of \Waveform[18]_INST_0_i_65\ : label is "lutpair437";
  attribute HLUTNM of \Waveform[18]_INST_0_i_66\ : label is "lutpair436";
  attribute HLUTNM of \Waveform[18]_INST_0_i_67\ : label is "lutpair435";
  attribute HLUTNM of \Waveform[18]_INST_0_i_68\ : label is "lutpair434";
  attribute HLUTNM of \Waveform[18]_INST_0_i_69\ : label is "lutpair414";
  attribute HLUTNM of \Waveform[18]_INST_0_i_70\ : label is "lutpair413";
  attribute HLUTNM of \Waveform[18]_INST_0_i_71\ : label is "lutpair412";
  attribute HLUTNM of \Waveform[18]_INST_0_i_72\ : label is "lutpair411";
  attribute HLUTNM of \Waveform[18]_INST_0_i_73\ : label is "lutpair415";
  attribute HLUTNM of \Waveform[18]_INST_0_i_74\ : label is "lutpair414";
  attribute HLUTNM of \Waveform[18]_INST_0_i_75\ : label is "lutpair413";
  attribute HLUTNM of \Waveform[18]_INST_0_i_76\ : label is "lutpair412";
  attribute HLUTNM of \Waveform[18]_INST_0_i_77\ : label is "lutpair392";
  attribute HLUTNM of \Waveform[18]_INST_0_i_78\ : label is "lutpair391";
  attribute HLUTNM of \Waveform[18]_INST_0_i_79\ : label is "lutpair390";
  attribute HLUTNM of \Waveform[18]_INST_0_i_80\ : label is "lutpair389";
  attribute HLUTNM of \Waveform[18]_INST_0_i_81\ : label is "lutpair393";
  attribute HLUTNM of \Waveform[18]_INST_0_i_82\ : label is "lutpair392";
  attribute HLUTNM of \Waveform[18]_INST_0_i_83\ : label is "lutpair391";
  attribute HLUTNM of \Waveform[18]_INST_0_i_84\ : label is "lutpair390";
  attribute HLUTNM of \Waveform[18]_INST_0_i_85\ : label is "lutpair502";
  attribute HLUTNM of \Waveform[18]_INST_0_i_86\ : label is "lutpair501";
  attribute HLUTNM of \Waveform[18]_INST_0_i_87\ : label is "lutpair500";
  attribute HLUTNM of \Waveform[18]_INST_0_i_88\ : label is "lutpair499";
  attribute HLUTNM of \Waveform[18]_INST_0_i_89\ : label is "lutpair503";
  attribute HLUTNM of \Waveform[18]_INST_0_i_90\ : label is "lutpair502";
  attribute HLUTNM of \Waveform[18]_INST_0_i_91\ : label is "lutpair501";
  attribute HLUTNM of \Waveform[18]_INST_0_i_92\ : label is "lutpair500";
  attribute HLUTNM of \Waveform[18]_INST_0_i_93\ : label is "lutpair480";
  attribute HLUTNM of \Waveform[18]_INST_0_i_94\ : label is "lutpair479";
  attribute HLUTNM of \Waveform[18]_INST_0_i_95\ : label is "lutpair478";
  attribute HLUTNM of \Waveform[18]_INST_0_i_96\ : label is "lutpair477";
  attribute HLUTNM of \Waveform[18]_INST_0_i_97\ : label is "lutpair481";
  attribute HLUTNM of \Waveform[18]_INST_0_i_98\ : label is "lutpair480";
  attribute HLUTNM of \Waveform[18]_INST_0_i_99\ : label is "lutpair479";
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_10\ : label is 35;
  attribute HLUTNM of \Waveform[22]_INST_0_i_100\ : label is "lutpair351";
  attribute HLUTNM of \Waveform[22]_INST_0_i_101\ : label is "lutpair350";
  attribute HLUTNM of \Waveform[22]_INST_0_i_102\ : label is "lutpair349";
  attribute HLUTNM of \Waveform[22]_INST_0_i_105\ : label is "lutpair351";
  attribute HLUTNM of \Waveform[22]_INST_0_i_106\ : label is "lutpair350";
  attribute HLUTNM of \Waveform[22]_INST_0_i_108\ : label is "lutpair329";
  attribute HLUTNM of \Waveform[22]_INST_0_i_109\ : label is "lutpair328";
  attribute HLUTNM of \Waveform[22]_INST_0_i_110\ : label is "lutpair327";
  attribute HLUTNM of \Waveform[22]_INST_0_i_113\ : label is "lutpair329";
  attribute HLUTNM of \Waveform[22]_INST_0_i_114\ : label is "lutpair328";
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_12\ : label is 35;
  attribute HLUTNM of \Waveform[22]_INST_0_i_122\ : label is "lutpair439";
  attribute HLUTNM of \Waveform[22]_INST_0_i_123\ : label is "lutpair438";
  attribute HLUTNM of \Waveform[22]_INST_0_i_124\ : label is "lutpair437";
  attribute HLUTNM of \Waveform[22]_INST_0_i_127\ : label is "lutpair439";
  attribute HLUTNM of \Waveform[22]_INST_0_i_128\ : label is "lutpair438";
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_13\ : label is 35;
  attribute HLUTNM of \Waveform[22]_INST_0_i_130\ : label is "lutpair417";
  attribute HLUTNM of \Waveform[22]_INST_0_i_131\ : label is "lutpair416";
  attribute HLUTNM of \Waveform[22]_INST_0_i_132\ : label is "lutpair415";
  attribute HLUTNM of \Waveform[22]_INST_0_i_135\ : label is "lutpair417";
  attribute HLUTNM of \Waveform[22]_INST_0_i_136\ : label is "lutpair416";
  attribute HLUTNM of \Waveform[22]_INST_0_i_138\ : label is "lutpair395";
  attribute HLUTNM of \Waveform[22]_INST_0_i_139\ : label is "lutpair394";
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_14\ : label is 35;
  attribute HLUTNM of \Waveform[22]_INST_0_i_140\ : label is "lutpair393";
  attribute HLUTNM of \Waveform[22]_INST_0_i_143\ : label is "lutpair395";
  attribute HLUTNM of \Waveform[22]_INST_0_i_144\ : label is "lutpair394";
  attribute HLUTNM of \Waveform[22]_INST_0_i_145\ : label is "lutpair509";
  attribute HLUTNM of \Waveform[22]_INST_0_i_146\ : label is "lutpair508";
  attribute HLUTNM of \Waveform[22]_INST_0_i_147\ : label is "lutpair507";
  attribute HLUTNM of \Waveform[22]_INST_0_i_148\ : label is "lutpair509";
  attribute HLUTNM of \Waveform[22]_INST_0_i_151\ : label is "lutpair508";
  attribute HLUTNM of \Waveform[22]_INST_0_i_16\ : label is "lutpair613";
  attribute HLUTNM of \Waveform[22]_INST_0_i_161\ : label is "lutpair506";
  attribute HLUTNM of \Waveform[22]_INST_0_i_162\ : label is "lutpair505";
  attribute HLUTNM of \Waveform[22]_INST_0_i_163\ : label is "lutpair504";
  attribute HLUTNM of \Waveform[22]_INST_0_i_164\ : label is "lutpair503";
  attribute HLUTNM of \Waveform[22]_INST_0_i_165\ : label is "lutpair507";
  attribute HLUTNM of \Waveform[22]_INST_0_i_166\ : label is "lutpair506";
  attribute HLUTNM of \Waveform[22]_INST_0_i_167\ : label is "lutpair505";
  attribute HLUTNM of \Waveform[22]_INST_0_i_168\ : label is "lutpair504";
  attribute HLUTNM of \Waveform[22]_INST_0_i_17\ : label is "lutpair612";
  attribute HLUTNM of \Waveform[22]_INST_0_i_170\ : label is "lutpair483";
  attribute HLUTNM of \Waveform[22]_INST_0_i_171\ : label is "lutpair482";
  attribute HLUTNM of \Waveform[22]_INST_0_i_172\ : label is "lutpair481";
  attribute HLUTNM of \Waveform[22]_INST_0_i_175\ : label is "lutpair483";
  attribute HLUTNM of \Waveform[22]_INST_0_i_176\ : label is "lutpair482";
  attribute HLUTNM of \Waveform[22]_INST_0_i_178\ : label is "lutpair461";
  attribute HLUTNM of \Waveform[22]_INST_0_i_179\ : label is "lutpair460";
  attribute HLUTNM of \Waveform[22]_INST_0_i_18\ : label is "lutpair611";
  attribute HLUTNM of \Waveform[22]_INST_0_i_180\ : label is "lutpair459";
  attribute HLUTNM of \Waveform[22]_INST_0_i_183\ : label is "lutpair461";
  attribute HLUTNM of \Waveform[22]_INST_0_i_184\ : label is "lutpair460";
  attribute HLUTNM of \Waveform[22]_INST_0_i_185\ : label is "lutpair587";
  attribute HLUTNM of \Waveform[22]_INST_0_i_186\ : label is "lutpair586";
  attribute HLUTNM of \Waveform[22]_INST_0_i_187\ : label is "lutpair585";
  attribute HLUTNM of \Waveform[22]_INST_0_i_188\ : label is "lutpair587";
  attribute HLUTNM of \Waveform[22]_INST_0_i_19\ : label is "lutpair613";
  attribute HLUTNM of \Waveform[22]_INST_0_i_191\ : label is "lutpair586";
  attribute HLUTNM of \Waveform[22]_INST_0_i_192\ : label is "lutpair561";
  attribute HLUTNM of \Waveform[22]_INST_0_i_193\ : label is "lutpair560";
  attribute HLUTNM of \Waveform[22]_INST_0_i_194\ : label is "lutpair559";
  attribute HLUTNM of \Waveform[22]_INST_0_i_195\ : label is "lutpair561";
  attribute HLUTNM of \Waveform[22]_INST_0_i_198\ : label is "lutpair560";
  attribute HLUTNM of \Waveform[22]_INST_0_i_199\ : label is "lutpair535";
  attribute HLUTNM of \Waveform[22]_INST_0_i_200\ : label is "lutpair534";
  attribute HLUTNM of \Waveform[22]_INST_0_i_201\ : label is "lutpair533";
  attribute HLUTNM of \Waveform[22]_INST_0_i_202\ : label is "lutpair535";
  attribute HLUTNM of \Waveform[22]_INST_0_i_205\ : label is "lutpair534";
  attribute HLUTNM of \Waveform[22]_INST_0_i_206\ : label is "lutpair584";
  attribute HLUTNM of \Waveform[22]_INST_0_i_207\ : label is "lutpair583";
  attribute HLUTNM of \Waveform[22]_INST_0_i_208\ : label is "lutpair582";
  attribute HLUTNM of \Waveform[22]_INST_0_i_209\ : label is "lutpair581";
  attribute HLUTNM of \Waveform[22]_INST_0_i_210\ : label is "lutpair585";
  attribute HLUTNM of \Waveform[22]_INST_0_i_211\ : label is "lutpair584";
  attribute HLUTNM of \Waveform[22]_INST_0_i_212\ : label is "lutpair583";
  attribute HLUTNM of \Waveform[22]_INST_0_i_213\ : label is "lutpair582";
  attribute HLUTNM of \Waveform[22]_INST_0_i_214\ : label is "lutpair558";
  attribute HLUTNM of \Waveform[22]_INST_0_i_215\ : label is "lutpair557";
  attribute HLUTNM of \Waveform[22]_INST_0_i_216\ : label is "lutpair556";
  attribute HLUTNM of \Waveform[22]_INST_0_i_217\ : label is "lutpair555";
  attribute HLUTNM of \Waveform[22]_INST_0_i_218\ : label is "lutpair559";
  attribute HLUTNM of \Waveform[22]_INST_0_i_219\ : label is "lutpair558";
  attribute HLUTNM of \Waveform[22]_INST_0_i_22\ : label is "lutpair612";
  attribute HLUTNM of \Waveform[22]_INST_0_i_220\ : label is "lutpair557";
  attribute HLUTNM of \Waveform[22]_INST_0_i_221\ : label is "lutpair556";
  attribute HLUTNM of \Waveform[22]_INST_0_i_222\ : label is "lutpair532";
  attribute HLUTNM of \Waveform[22]_INST_0_i_223\ : label is "lutpair531";
  attribute HLUTNM of \Waveform[22]_INST_0_i_224\ : label is "lutpair530";
  attribute HLUTNM of \Waveform[22]_INST_0_i_225\ : label is "lutpair529";
  attribute HLUTNM of \Waveform[22]_INST_0_i_226\ : label is "lutpair533";
  attribute HLUTNM of \Waveform[22]_INST_0_i_227\ : label is "lutpair532";
  attribute HLUTNM of \Waveform[22]_INST_0_i_228\ : label is "lutpair531";
  attribute HLUTNM of \Waveform[22]_INST_0_i_229\ : label is "lutpair530";
  attribute HLUTNM of \Waveform[22]_INST_0_i_23\ : label is "lutpair639";
  attribute HLUTNM of \Waveform[22]_INST_0_i_24\ : label is "lutpair638";
  attribute HLUTNM of \Waveform[22]_INST_0_i_25\ : label is "lutpair637";
  attribute HLUTNM of \Waveform[22]_INST_0_i_26\ : label is "lutpair639";
  attribute HLUTNM of \Waveform[22]_INST_0_i_288\ : label is "lutpair109";
  attribute HLUTNM of \Waveform[22]_INST_0_i_289\ : label is "lutpair108";
  attribute HLUTNM of \Waveform[22]_INST_0_i_29\ : label is "lutpair638";
  attribute HLUTNM of \Waveform[22]_INST_0_i_290\ : label is "lutpair107";
  attribute HLUTNM of \Waveform[22]_INST_0_i_293\ : label is "lutpair109";
  attribute HLUTNM of \Waveform[22]_INST_0_i_294\ : label is "lutpair108";
  attribute HLUTNM of \Waveform[22]_INST_0_i_296\ : label is "lutpair87";
  attribute HLUTNM of \Waveform[22]_INST_0_i_297\ : label is "lutpair86";
  attribute HLUTNM of \Waveform[22]_INST_0_i_298\ : label is "lutpair85";
  attribute HLUTNM of \Waveform[22]_INST_0_i_30\ : label is "lutpair666";
  attribute HLUTNM of \Waveform[22]_INST_0_i_301\ : label is "lutpair87";
  attribute HLUTNM of \Waveform[22]_INST_0_i_302\ : label is "lutpair86";
  attribute HLUTNM of \Waveform[22]_INST_0_i_304\ : label is "lutpair65";
  attribute HLUTNM of \Waveform[22]_INST_0_i_305\ : label is "lutpair64";
  attribute HLUTNM of \Waveform[22]_INST_0_i_306\ : label is "lutpair63";
  attribute HLUTNM of \Waveform[22]_INST_0_i_309\ : label is "lutpair65";
  attribute HLUTNM of \Waveform[22]_INST_0_i_31\ : label is "lutpair665";
  attribute HLUTNM of \Waveform[22]_INST_0_i_310\ : label is "lutpair64";
  attribute HLUTNM of \Waveform[22]_INST_0_i_316\ : label is "lutpair43";
  attribute HLUTNM of \Waveform[22]_INST_0_i_317\ : label is "lutpair42";
  attribute HLUTNM of \Waveform[22]_INST_0_i_318\ : label is "lutpair41";
  attribute HLUTNM of \Waveform[22]_INST_0_i_32\ : label is "lutpair664";
  attribute HLUTNM of \Waveform[22]_INST_0_i_321\ : label is "lutpair43";
  attribute HLUTNM of \Waveform[22]_INST_0_i_322\ : label is "lutpair42";
  attribute HLUTNM of \Waveform[22]_INST_0_i_324\ : label is "lutpair21";
  attribute HLUTNM of \Waveform[22]_INST_0_i_325\ : label is "lutpair20";
  attribute HLUTNM of \Waveform[22]_INST_0_i_326\ : label is "lutpair19";
  attribute HLUTNM of \Waveform[22]_INST_0_i_329\ : label is "lutpair21";
  attribute HLUTNM of \Waveform[22]_INST_0_i_33\ : label is "lutpair663";
  attribute HLUTNM of \Waveform[22]_INST_0_i_330\ : label is "lutpair20";
  attribute HLUTNM of \Waveform[22]_INST_0_i_331\ : label is "lutpair106";
  attribute HLUTNM of \Waveform[22]_INST_0_i_332\ : label is "lutpair105";
  attribute HLUTNM of \Waveform[22]_INST_0_i_333\ : label is "lutpair104";
  attribute HLUTNM of \Waveform[22]_INST_0_i_334\ : label is "lutpair103";
  attribute HLUTNM of \Waveform[22]_INST_0_i_335\ : label is "lutpair107";
  attribute HLUTNM of \Waveform[22]_INST_0_i_336\ : label is "lutpair106";
  attribute HLUTNM of \Waveform[22]_INST_0_i_337\ : label is "lutpair105";
  attribute HLUTNM of \Waveform[22]_INST_0_i_338\ : label is "lutpair104";
  attribute HLUTNM of \Waveform[22]_INST_0_i_339\ : label is "lutpair84";
  attribute HLUTNM of \Waveform[22]_INST_0_i_34\ : label is "lutpair667";
  attribute HLUTNM of \Waveform[22]_INST_0_i_340\ : label is "lutpair83";
  attribute HLUTNM of \Waveform[22]_INST_0_i_341\ : label is "lutpair82";
  attribute HLUTNM of \Waveform[22]_INST_0_i_342\ : label is "lutpair81";
  attribute HLUTNM of \Waveform[22]_INST_0_i_343\ : label is "lutpair85";
  attribute HLUTNM of \Waveform[22]_INST_0_i_344\ : label is "lutpair84";
  attribute HLUTNM of \Waveform[22]_INST_0_i_345\ : label is "lutpair83";
  attribute HLUTNM of \Waveform[22]_INST_0_i_346\ : label is "lutpair82";
  attribute HLUTNM of \Waveform[22]_INST_0_i_347\ : label is "lutpair62";
  attribute HLUTNM of \Waveform[22]_INST_0_i_348\ : label is "lutpair61";
  attribute HLUTNM of \Waveform[22]_INST_0_i_349\ : label is "lutpair60";
  attribute HLUTNM of \Waveform[22]_INST_0_i_35\ : label is "lutpair666";
  attribute HLUTNM of \Waveform[22]_INST_0_i_350\ : label is "lutpair59";
  attribute HLUTNM of \Waveform[22]_INST_0_i_351\ : label is "lutpair63";
  attribute HLUTNM of \Waveform[22]_INST_0_i_352\ : label is "lutpair62";
  attribute HLUTNM of \Waveform[22]_INST_0_i_353\ : label is "lutpair61";
  attribute HLUTNM of \Waveform[22]_INST_0_i_354\ : label is "lutpair60";
  attribute HLUTNM of \Waveform[22]_INST_0_i_355\ : label is "lutpair40";
  attribute HLUTNM of \Waveform[22]_INST_0_i_356\ : label is "lutpair39";
  attribute HLUTNM of \Waveform[22]_INST_0_i_357\ : label is "lutpair38";
  attribute HLUTNM of \Waveform[22]_INST_0_i_358\ : label is "lutpair37";
  attribute HLUTNM of \Waveform[22]_INST_0_i_359\ : label is "lutpair41";
  attribute HLUTNM of \Waveform[22]_INST_0_i_36\ : label is "lutpair665";
  attribute HLUTNM of \Waveform[22]_INST_0_i_360\ : label is "lutpair40";
  attribute HLUTNM of \Waveform[22]_INST_0_i_361\ : label is "lutpair39";
  attribute HLUTNM of \Waveform[22]_INST_0_i_362\ : label is "lutpair38";
  attribute HLUTNM of \Waveform[22]_INST_0_i_363\ : label is "lutpair18";
  attribute HLUTNM of \Waveform[22]_INST_0_i_364\ : label is "lutpair17";
  attribute HLUTNM of \Waveform[22]_INST_0_i_365\ : label is "lutpair16";
  attribute HLUTNM of \Waveform[22]_INST_0_i_366\ : label is "lutpair15";
  attribute HLUTNM of \Waveform[22]_INST_0_i_367\ : label is "lutpair19";
  attribute HLUTNM of \Waveform[22]_INST_0_i_368\ : label is "lutpair18";
  attribute HLUTNM of \Waveform[22]_INST_0_i_369\ : label is "lutpair17";
  attribute HLUTNM of \Waveform[22]_INST_0_i_37\ : label is "lutpair664";
  attribute HLUTNM of \Waveform[22]_INST_0_i_370\ : label is "lutpair16";
  attribute HLUTNM of \Waveform[22]_INST_0_i_378\ : label is "lutpair307";
  attribute HLUTNM of \Waveform[22]_INST_0_i_379\ : label is "lutpair306";
  attribute HLUTNM of \Waveform[22]_INST_0_i_38\ : label is "lutpair694";
  attribute HLUTNM of \Waveform[22]_INST_0_i_380\ : label is "lutpair305";
  attribute HLUTNM of \Waveform[22]_INST_0_i_383\ : label is "lutpair307";
  attribute HLUTNM of \Waveform[22]_INST_0_i_384\ : label is "lutpair306";
  attribute HLUTNM of \Waveform[22]_INST_0_i_386\ : label is "lutpair285";
  attribute HLUTNM of \Waveform[22]_INST_0_i_387\ : label is "lutpair284";
  attribute HLUTNM of \Waveform[22]_INST_0_i_388\ : label is "lutpair283";
  attribute HLUTNM of \Waveform[22]_INST_0_i_39\ : label is "lutpair693";
  attribute HLUTNM of \Waveform[22]_INST_0_i_391\ : label is "lutpair285";
  attribute HLUTNM of \Waveform[22]_INST_0_i_392\ : label is "lutpair284";
  attribute HLUTNM of \Waveform[22]_INST_0_i_394\ : label is "lutpair263";
  attribute HLUTNM of \Waveform[22]_INST_0_i_395\ : label is "lutpair262";
  attribute HLUTNM of \Waveform[22]_INST_0_i_396\ : label is "lutpair261";
  attribute HLUTNM of \Waveform[22]_INST_0_i_399\ : label is "lutpair263";
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_4\ : label is 35;
  attribute HLUTNM of \Waveform[22]_INST_0_i_40\ : label is "lutpair692";
  attribute HLUTNM of \Waveform[22]_INST_0_i_400\ : label is "lutpair262";
  attribute HLUTNM of \Waveform[22]_INST_0_i_408\ : label is "lutpair241";
  attribute HLUTNM of \Waveform[22]_INST_0_i_409\ : label is "lutpair240";
  attribute HLUTNM of \Waveform[22]_INST_0_i_41\ : label is "lutpair691";
  attribute HLUTNM of \Waveform[22]_INST_0_i_410\ : label is "lutpair239";
  attribute HLUTNM of \Waveform[22]_INST_0_i_413\ : label is "lutpair241";
  attribute HLUTNM of \Waveform[22]_INST_0_i_414\ : label is "lutpair240";
  attribute HLUTNM of \Waveform[22]_INST_0_i_416\ : label is "lutpair219";
  attribute HLUTNM of \Waveform[22]_INST_0_i_417\ : label is "lutpair218";
  attribute HLUTNM of \Waveform[22]_INST_0_i_418\ : label is "lutpair217";
  attribute HLUTNM of \Waveform[22]_INST_0_i_42\ : label is "lutpair695";
  attribute HLUTNM of \Waveform[22]_INST_0_i_421\ : label is "lutpair219";
  attribute HLUTNM of \Waveform[22]_INST_0_i_422\ : label is "lutpair218";
  attribute HLUTNM of \Waveform[22]_INST_0_i_424\ : label is "lutpair197";
  attribute HLUTNM of \Waveform[22]_INST_0_i_425\ : label is "lutpair196";
  attribute HLUTNM of \Waveform[22]_INST_0_i_426\ : label is "lutpair195";
  attribute HLUTNM of \Waveform[22]_INST_0_i_429\ : label is "lutpair197";
  attribute HLUTNM of \Waveform[22]_INST_0_i_43\ : label is "lutpair694";
  attribute HLUTNM of \Waveform[22]_INST_0_i_430\ : label is "lutpair196";
  attribute HLUTNM of \Waveform[22]_INST_0_i_438\ : label is "lutpair175";
  attribute HLUTNM of \Waveform[22]_INST_0_i_439\ : label is "lutpair174";
  attribute HLUTNM of \Waveform[22]_INST_0_i_44\ : label is "lutpair693";
  attribute HLUTNM of \Waveform[22]_INST_0_i_440\ : label is "lutpair173";
  attribute HLUTNM of \Waveform[22]_INST_0_i_443\ : label is "lutpair175";
  attribute HLUTNM of \Waveform[22]_INST_0_i_444\ : label is "lutpair174";
  attribute HLUTNM of \Waveform[22]_INST_0_i_446\ : label is "lutpair153";
  attribute HLUTNM of \Waveform[22]_INST_0_i_447\ : label is "lutpair152";
  attribute HLUTNM of \Waveform[22]_INST_0_i_448\ : label is "lutpair151";
  attribute HLUTNM of \Waveform[22]_INST_0_i_45\ : label is "lutpair692";
  attribute HLUTNM of \Waveform[22]_INST_0_i_451\ : label is "lutpair153";
  attribute HLUTNM of \Waveform[22]_INST_0_i_452\ : label is "lutpair152";
  attribute HLUTNM of \Waveform[22]_INST_0_i_454\ : label is "lutpair131";
  attribute HLUTNM of \Waveform[22]_INST_0_i_455\ : label is "lutpair130";
  attribute HLUTNM of \Waveform[22]_INST_0_i_456\ : label is "lutpair129";
  attribute HLUTNM of \Waveform[22]_INST_0_i_459\ : label is "lutpair131";
  attribute HLUTNM of \Waveform[22]_INST_0_i_460\ : label is "lutpair130";
  attribute HLUTNM of \Waveform[22]_INST_0_i_461\ : label is "lutpair304";
  attribute HLUTNM of \Waveform[22]_INST_0_i_462\ : label is "lutpair303";
  attribute HLUTNM of \Waveform[22]_INST_0_i_463\ : label is "lutpair302";
  attribute HLUTNM of \Waveform[22]_INST_0_i_464\ : label is "lutpair301";
  attribute HLUTNM of \Waveform[22]_INST_0_i_465\ : label is "lutpair305";
  attribute HLUTNM of \Waveform[22]_INST_0_i_466\ : label is "lutpair304";
  attribute HLUTNM of \Waveform[22]_INST_0_i_467\ : label is "lutpair303";
  attribute HLUTNM of \Waveform[22]_INST_0_i_468\ : label is "lutpair302";
  attribute HLUTNM of \Waveform[22]_INST_0_i_469\ : label is "lutpair282";
  attribute HLUTNM of \Waveform[22]_INST_0_i_470\ : label is "lutpair281";
  attribute HLUTNM of \Waveform[22]_INST_0_i_471\ : label is "lutpair280";
  attribute HLUTNM of \Waveform[22]_INST_0_i_472\ : label is "lutpair279";
  attribute HLUTNM of \Waveform[22]_INST_0_i_473\ : label is "lutpair283";
  attribute HLUTNM of \Waveform[22]_INST_0_i_474\ : label is "lutpair282";
  attribute HLUTNM of \Waveform[22]_INST_0_i_475\ : label is "lutpair281";
  attribute HLUTNM of \Waveform[22]_INST_0_i_476\ : label is "lutpair280";
  attribute HLUTNM of \Waveform[22]_INST_0_i_477\ : label is "lutpair260";
  attribute HLUTNM of \Waveform[22]_INST_0_i_478\ : label is "lutpair259";
  attribute HLUTNM of \Waveform[22]_INST_0_i_479\ : label is "lutpair258";
  attribute HLUTNM of \Waveform[22]_INST_0_i_48\ : label is "lutpair695";
  attribute HLUTNM of \Waveform[22]_INST_0_i_480\ : label is "lutpair257";
  attribute HLUTNM of \Waveform[22]_INST_0_i_481\ : label is "lutpair261";
  attribute HLUTNM of \Waveform[22]_INST_0_i_482\ : label is "lutpair260";
  attribute HLUTNM of \Waveform[22]_INST_0_i_483\ : label is "lutpair259";
  attribute HLUTNM of \Waveform[22]_INST_0_i_484\ : label is "lutpair258";
  attribute HLUTNM of \Waveform[22]_INST_0_i_485\ : label is "lutpair238";
  attribute HLUTNM of \Waveform[22]_INST_0_i_486\ : label is "lutpair237";
  attribute HLUTNM of \Waveform[22]_INST_0_i_487\ : label is "lutpair236";
  attribute HLUTNM of \Waveform[22]_INST_0_i_488\ : label is "lutpair235";
  attribute HLUTNM of \Waveform[22]_INST_0_i_489\ : label is "lutpair239";
  attribute HLUTNM of \Waveform[22]_INST_0_i_490\ : label is "lutpair238";
  attribute HLUTNM of \Waveform[22]_INST_0_i_491\ : label is "lutpair237";
  attribute HLUTNM of \Waveform[22]_INST_0_i_492\ : label is "lutpair236";
  attribute HLUTNM of \Waveform[22]_INST_0_i_493\ : label is "lutpair216";
  attribute HLUTNM of \Waveform[22]_INST_0_i_494\ : label is "lutpair215";
  attribute HLUTNM of \Waveform[22]_INST_0_i_495\ : label is "lutpair214";
  attribute HLUTNM of \Waveform[22]_INST_0_i_496\ : label is "lutpair213";
  attribute HLUTNM of \Waveform[22]_INST_0_i_497\ : label is "lutpair217";
  attribute HLUTNM of \Waveform[22]_INST_0_i_498\ : label is "lutpair216";
  attribute HLUTNM of \Waveform[22]_INST_0_i_499\ : label is "lutpair215";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_5\ : label is "soft_lutpair3";
  attribute HLUTNM of \Waveform[22]_INST_0_i_500\ : label is "lutpair214";
  attribute HLUTNM of \Waveform[22]_INST_0_i_501\ : label is "lutpair194";
  attribute HLUTNM of \Waveform[22]_INST_0_i_502\ : label is "lutpair193";
  attribute HLUTNM of \Waveform[22]_INST_0_i_503\ : label is "lutpair192";
  attribute HLUTNM of \Waveform[22]_INST_0_i_504\ : label is "lutpair191";
  attribute HLUTNM of \Waveform[22]_INST_0_i_505\ : label is "lutpair195";
  attribute HLUTNM of \Waveform[22]_INST_0_i_506\ : label is "lutpair194";
  attribute HLUTNM of \Waveform[22]_INST_0_i_507\ : label is "lutpair193";
  attribute HLUTNM of \Waveform[22]_INST_0_i_508\ : label is "lutpair192";
  attribute HLUTNM of \Waveform[22]_INST_0_i_509\ : label is "lutpair172";
  attribute HLUTNM of \Waveform[22]_INST_0_i_51\ : label is "lutpair667";
  attribute HLUTNM of \Waveform[22]_INST_0_i_510\ : label is "lutpair171";
  attribute HLUTNM of \Waveform[22]_INST_0_i_511\ : label is "lutpair170";
  attribute HLUTNM of \Waveform[22]_INST_0_i_512\ : label is "lutpair169";
  attribute HLUTNM of \Waveform[22]_INST_0_i_513\ : label is "lutpair173";
  attribute HLUTNM of \Waveform[22]_INST_0_i_514\ : label is "lutpair172";
  attribute HLUTNM of \Waveform[22]_INST_0_i_515\ : label is "lutpair171";
  attribute HLUTNM of \Waveform[22]_INST_0_i_516\ : label is "lutpair170";
  attribute HLUTNM of \Waveform[22]_INST_0_i_517\ : label is "lutpair150";
  attribute HLUTNM of \Waveform[22]_INST_0_i_518\ : label is "lutpair149";
  attribute HLUTNM of \Waveform[22]_INST_0_i_519\ : label is "lutpair148";
  attribute HLUTNM of \Waveform[22]_INST_0_i_520\ : label is "lutpair147";
  attribute HLUTNM of \Waveform[22]_INST_0_i_521\ : label is "lutpair151";
  attribute HLUTNM of \Waveform[22]_INST_0_i_522\ : label is "lutpair150";
  attribute HLUTNM of \Waveform[22]_INST_0_i_523\ : label is "lutpair149";
  attribute HLUTNM of \Waveform[22]_INST_0_i_524\ : label is "lutpair148";
  attribute HLUTNM of \Waveform[22]_INST_0_i_525\ : label is "lutpair128";
  attribute HLUTNM of \Waveform[22]_INST_0_i_526\ : label is "lutpair127";
  attribute HLUTNM of \Waveform[22]_INST_0_i_527\ : label is "lutpair126";
  attribute HLUTNM of \Waveform[22]_INST_0_i_528\ : label is "lutpair125";
  attribute HLUTNM of \Waveform[22]_INST_0_i_529\ : label is "lutpair129";
  attribute HLUTNM of \Waveform[22]_INST_0_i_530\ : label is "lutpair128";
  attribute HLUTNM of \Waveform[22]_INST_0_i_531\ : label is "lutpair127";
  attribute HLUTNM of \Waveform[22]_INST_0_i_532\ : label is "lutpair126";
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_68\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_69\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_71\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_72\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_74\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_75\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_76\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_77\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_78\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_79\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_80\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_81\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_82\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_83\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[22]_INST_0_i_84\ : label is 35;
  attribute SOFT_HLUTNM of \Waveform[22]_INST_0_i_9\ : label is "soft_lutpair3";
  attribute HLUTNM of \Waveform[22]_INST_0_i_92\ : label is "lutpair373";
  attribute HLUTNM of \Waveform[22]_INST_0_i_93\ : label is "lutpair372";
  attribute HLUTNM of \Waveform[22]_INST_0_i_94\ : label is "lutpair371";
  attribute HLUTNM of \Waveform[22]_INST_0_i_97\ : label is "lutpair373";
  attribute HLUTNM of \Waveform[22]_INST_0_i_98\ : label is "lutpair372";
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0\ : label is 35;
  attribute HLUTNM of \Waveform[2]_INST_0_i_100\ : label is "lutpair442";
  attribute HLUTNM of \Waveform[2]_INST_0_i_101\ : label is "lutpair441";
  attribute HLUTNM of \Waveform[2]_INST_0_i_102\ : label is "lutpair440";
  attribute HLUTNM of \Waveform[2]_INST_0_i_103\ : label is "lutpair564";
  attribute HLUTNM of \Waveform[2]_INST_0_i_104\ : label is "lutpair563";
  attribute HLUTNM of \Waveform[2]_INST_0_i_105\ : label is "lutpair562";
  attribute HLUTNM of \Waveform[2]_INST_0_i_106\ : label is "lutpair565";
  attribute HLUTNM of \Waveform[2]_INST_0_i_107\ : label is "lutpair564";
  attribute HLUTNM of \Waveform[2]_INST_0_i_108\ : label is "lutpair563";
  attribute HLUTNM of \Waveform[2]_INST_0_i_109\ : label is "lutpair562";
  attribute HLUTNM of \Waveform[2]_INST_0_i_110\ : label is "lutpair538";
  attribute HLUTNM of \Waveform[2]_INST_0_i_111\ : label is "lutpair537";
  attribute HLUTNM of \Waveform[2]_INST_0_i_112\ : label is "lutpair536";
  attribute HLUTNM of \Waveform[2]_INST_0_i_113\ : label is "lutpair539";
  attribute HLUTNM of \Waveform[2]_INST_0_i_114\ : label is "lutpair538";
  attribute HLUTNM of \Waveform[2]_INST_0_i_115\ : label is "lutpair537";
  attribute HLUTNM of \Waveform[2]_INST_0_i_116\ : label is "lutpair536";
  attribute HLUTNM of \Waveform[2]_INST_0_i_117\ : label is "lutpair512";
  attribute HLUTNM of \Waveform[2]_INST_0_i_118\ : label is "lutpair511";
  attribute HLUTNM of \Waveform[2]_INST_0_i_119\ : label is "lutpair510";
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_12\ : label is 35;
  attribute HLUTNM of \Waveform[2]_INST_0_i_120\ : label is "lutpair513";
  attribute HLUTNM of \Waveform[2]_INST_0_i_121\ : label is "lutpair512";
  attribute HLUTNM of \Waveform[2]_INST_0_i_122\ : label is "lutpair511";
  attribute HLUTNM of \Waveform[2]_INST_0_i_123\ : label is "lutpair510";
  attribute HLUTNM of \Waveform[2]_INST_0_i_124\ : label is "lutpair354";
  attribute HLUTNM of \Waveform[2]_INST_0_i_125\ : label is "lutpair353";
  attribute HLUTNM of \Waveform[2]_INST_0_i_126\ : label is "lutpair352";
  attribute HLUTNM of \Waveform[2]_INST_0_i_127\ : label is "lutpair355";
  attribute HLUTNM of \Waveform[2]_INST_0_i_128\ : label is "lutpair354";
  attribute HLUTNM of \Waveform[2]_INST_0_i_129\ : label is "lutpair353";
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_13\ : label is 35;
  attribute HLUTNM of \Waveform[2]_INST_0_i_130\ : label is "lutpair352";
  attribute HLUTNM of \Waveform[2]_INST_0_i_131\ : label is "lutpair332";
  attribute HLUTNM of \Waveform[2]_INST_0_i_132\ : label is "lutpair331";
  attribute HLUTNM of \Waveform[2]_INST_0_i_133\ : label is "lutpair330";
  attribute HLUTNM of \Waveform[2]_INST_0_i_134\ : label is "lutpair333";
  attribute HLUTNM of \Waveform[2]_INST_0_i_135\ : label is "lutpair332";
  attribute HLUTNM of \Waveform[2]_INST_0_i_136\ : label is "lutpair331";
  attribute HLUTNM of \Waveform[2]_INST_0_i_137\ : label is "lutpair330";
  attribute HLUTNM of \Waveform[2]_INST_0_i_138\ : label is "lutpair310";
  attribute HLUTNM of \Waveform[2]_INST_0_i_139\ : label is "lutpair309";
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_14\ : label is 35;
  attribute HLUTNM of \Waveform[2]_INST_0_i_140\ : label is "lutpair308";
  attribute HLUTNM of \Waveform[2]_INST_0_i_141\ : label is "lutpair311";
  attribute HLUTNM of \Waveform[2]_INST_0_i_142\ : label is "lutpair310";
  attribute HLUTNM of \Waveform[2]_INST_0_i_143\ : label is "lutpair309";
  attribute HLUTNM of \Waveform[2]_INST_0_i_144\ : label is "lutpair308";
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_15\ : label is 35;
  attribute HLUTNM of \Waveform[2]_INST_0_i_17\ : label is "lutpair620";
  attribute HLUTNM of \Waveform[2]_INST_0_i_18\ : label is "lutpair619";
  attribute HLUTNM of \Waveform[2]_INST_0_i_19\ : label is "lutpair618";
  attribute HLUTNM of \Waveform[2]_INST_0_i_20\ : label is "lutpair617";
  attribute HLUTNM of \Waveform[2]_INST_0_i_21\ : label is "lutpair621";
  attribute HLUTNM of \Waveform[2]_INST_0_i_22\ : label is "lutpair620";
  attribute HLUTNM of \Waveform[2]_INST_0_i_23\ : label is "lutpair619";
  attribute HLUTNM of \Waveform[2]_INST_0_i_24\ : label is "lutpair618";
  attribute HLUTNM of \Waveform[2]_INST_0_i_25\ : label is "lutpair646";
  attribute HLUTNM of \Waveform[2]_INST_0_i_26\ : label is "lutpair645";
  attribute HLUTNM of \Waveform[2]_INST_0_i_27\ : label is "lutpair644";
  attribute HLUTNM of \Waveform[2]_INST_0_i_28\ : label is "lutpair643";
  attribute HLUTNM of \Waveform[2]_INST_0_i_29\ : label is "lutpair647";
  attribute HLUTNM of \Waveform[2]_INST_0_i_30\ : label is "lutpair646";
  attribute HLUTNM of \Waveform[2]_INST_0_i_31\ : label is "lutpair645";
  attribute HLUTNM of \Waveform[2]_INST_0_i_32\ : label is "lutpair644";
  attribute HLUTNM of \Waveform[2]_INST_0_i_33\ : label is "lutpair674";
  attribute HLUTNM of \Waveform[2]_INST_0_i_34\ : label is "lutpair673";
  attribute HLUTNM of \Waveform[2]_INST_0_i_35\ : label is "lutpair672";
  attribute HLUTNM of \Waveform[2]_INST_0_i_36\ : label is "lutpair671";
  attribute HLUTNM of \Waveform[2]_INST_0_i_37\ : label is "lutpair675";
  attribute HLUTNM of \Waveform[2]_INST_0_i_38\ : label is "lutpair674";
  attribute HLUTNM of \Waveform[2]_INST_0_i_39\ : label is "lutpair673";
  attribute HLUTNM of \Waveform[2]_INST_0_i_40\ : label is "lutpair672";
  attribute HLUTNM of \Waveform[2]_INST_0_i_41\ : label is "lutpair594";
  attribute HLUTNM of \Waveform[2]_INST_0_i_42\ : label is "lutpair593";
  attribute HLUTNM of \Waveform[2]_INST_0_i_43\ : label is "lutpair592";
  attribute HLUTNM of \Waveform[2]_INST_0_i_44\ : label is "lutpair591";
  attribute HLUTNM of \Waveform[2]_INST_0_i_45\ : label is "lutpair595";
  attribute HLUTNM of \Waveform[2]_INST_0_i_46\ : label is "lutpair594";
  attribute HLUTNM of \Waveform[2]_INST_0_i_47\ : label is "lutpair593";
  attribute HLUTNM of \Waveform[2]_INST_0_i_48\ : label is "lutpair592";
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_52\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_53\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_55\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_56\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[2]_INST_0_i_57\ : label is 35;
  attribute HLUTNM of \Waveform[2]_INST_0_i_61\ : label is "lutpair420";
  attribute HLUTNM of \Waveform[2]_INST_0_i_62\ : label is "lutpair419";
  attribute HLUTNM of \Waveform[2]_INST_0_i_63\ : label is "lutpair418";
  attribute HLUTNM of \Waveform[2]_INST_0_i_64\ : label is "lutpair421";
  attribute HLUTNM of \Waveform[2]_INST_0_i_65\ : label is "lutpair420";
  attribute HLUTNM of \Waveform[2]_INST_0_i_66\ : label is "lutpair419";
  attribute HLUTNM of \Waveform[2]_INST_0_i_67\ : label is "lutpair418";
  attribute HLUTNM of \Waveform[2]_INST_0_i_68\ : label is "lutpair398";
  attribute HLUTNM of \Waveform[2]_INST_0_i_69\ : label is "lutpair397";
  attribute HLUTNM of \Waveform[2]_INST_0_i_70\ : label is "lutpair396";
  attribute HLUTNM of \Waveform[2]_INST_0_i_71\ : label is "lutpair399";
  attribute HLUTNM of \Waveform[2]_INST_0_i_72\ : label is "lutpair398";
  attribute HLUTNM of \Waveform[2]_INST_0_i_73\ : label is "lutpair397";
  attribute HLUTNM of \Waveform[2]_INST_0_i_74\ : label is "lutpair396";
  attribute HLUTNM of \Waveform[2]_INST_0_i_75\ : label is "lutpair376";
  attribute HLUTNM of \Waveform[2]_INST_0_i_76\ : label is "lutpair375";
  attribute HLUTNM of \Waveform[2]_INST_0_i_77\ : label is "lutpair374";
  attribute HLUTNM of \Waveform[2]_INST_0_i_78\ : label is "lutpair377";
  attribute HLUTNM of \Waveform[2]_INST_0_i_79\ : label is "lutpair376";
  attribute HLUTNM of \Waveform[2]_INST_0_i_80\ : label is "lutpair375";
  attribute HLUTNM of \Waveform[2]_INST_0_i_81\ : label is "lutpair374";
  attribute HLUTNM of \Waveform[2]_INST_0_i_82\ : label is "lutpair486";
  attribute HLUTNM of \Waveform[2]_INST_0_i_83\ : label is "lutpair485";
  attribute HLUTNM of \Waveform[2]_INST_0_i_84\ : label is "lutpair484";
  attribute HLUTNM of \Waveform[2]_INST_0_i_85\ : label is "lutpair487";
  attribute HLUTNM of \Waveform[2]_INST_0_i_86\ : label is "lutpair486";
  attribute HLUTNM of \Waveform[2]_INST_0_i_87\ : label is "lutpair485";
  attribute HLUTNM of \Waveform[2]_INST_0_i_88\ : label is "lutpair484";
  attribute HLUTNM of \Waveform[2]_INST_0_i_89\ : label is "lutpair464";
  attribute HLUTNM of \Waveform[2]_INST_0_i_90\ : label is "lutpair463";
  attribute HLUTNM of \Waveform[2]_INST_0_i_91\ : label is "lutpair462";
  attribute HLUTNM of \Waveform[2]_INST_0_i_92\ : label is "lutpair465";
  attribute HLUTNM of \Waveform[2]_INST_0_i_93\ : label is "lutpair464";
  attribute HLUTNM of \Waveform[2]_INST_0_i_94\ : label is "lutpair463";
  attribute HLUTNM of \Waveform[2]_INST_0_i_95\ : label is "lutpair462";
  attribute HLUTNM of \Waveform[2]_INST_0_i_96\ : label is "lutpair442";
  attribute HLUTNM of \Waveform[2]_INST_0_i_97\ : label is "lutpair441";
  attribute HLUTNM of \Waveform[2]_INST_0_i_98\ : label is "lutpair440";
  attribute HLUTNM of \Waveform[2]_INST_0_i_99\ : label is "lutpair443";
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0\ : label is 35;
  attribute HLUTNM of \Waveform[6]_INST_0_i_100\ : label is "lutpair466";
  attribute HLUTNM of \Waveform[6]_INST_0_i_101\ : label is "lutpair446";
  attribute HLUTNM of \Waveform[6]_INST_0_i_102\ : label is "lutpair445";
  attribute HLUTNM of \Waveform[6]_INST_0_i_103\ : label is "lutpair444";
  attribute HLUTNM of \Waveform[6]_INST_0_i_104\ : label is "lutpair443";
  attribute HLUTNM of \Waveform[6]_INST_0_i_105\ : label is "lutpair447";
  attribute HLUTNM of \Waveform[6]_INST_0_i_106\ : label is "lutpair446";
  attribute HLUTNM of \Waveform[6]_INST_0_i_107\ : label is "lutpair445";
  attribute HLUTNM of \Waveform[6]_INST_0_i_108\ : label is "lutpair444";
  attribute HLUTNM of \Waveform[6]_INST_0_i_109\ : label is "lutpair568";
  attribute HLUTNM of \Waveform[6]_INST_0_i_110\ : label is "lutpair567";
  attribute HLUTNM of \Waveform[6]_INST_0_i_111\ : label is "lutpair566";
  attribute HLUTNM of \Waveform[6]_INST_0_i_112\ : label is "lutpair565";
  attribute HLUTNM of \Waveform[6]_INST_0_i_113\ : label is "lutpair569";
  attribute HLUTNM of \Waveform[6]_INST_0_i_114\ : label is "lutpair568";
  attribute HLUTNM of \Waveform[6]_INST_0_i_115\ : label is "lutpair567";
  attribute HLUTNM of \Waveform[6]_INST_0_i_116\ : label is "lutpair566";
  attribute HLUTNM of \Waveform[6]_INST_0_i_117\ : label is "lutpair542";
  attribute HLUTNM of \Waveform[6]_INST_0_i_118\ : label is "lutpair541";
  attribute HLUTNM of \Waveform[6]_INST_0_i_119\ : label is "lutpair540";
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_12\ : label is 35;
  attribute HLUTNM of \Waveform[6]_INST_0_i_120\ : label is "lutpair539";
  attribute HLUTNM of \Waveform[6]_INST_0_i_121\ : label is "lutpair543";
  attribute HLUTNM of \Waveform[6]_INST_0_i_122\ : label is "lutpair542";
  attribute HLUTNM of \Waveform[6]_INST_0_i_123\ : label is "lutpair541";
  attribute HLUTNM of \Waveform[6]_INST_0_i_124\ : label is "lutpair540";
  attribute HLUTNM of \Waveform[6]_INST_0_i_125\ : label is "lutpair516";
  attribute HLUTNM of \Waveform[6]_INST_0_i_126\ : label is "lutpair515";
  attribute HLUTNM of \Waveform[6]_INST_0_i_127\ : label is "lutpair514";
  attribute HLUTNM of \Waveform[6]_INST_0_i_128\ : label is "lutpair513";
  attribute HLUTNM of \Waveform[6]_INST_0_i_129\ : label is "lutpair517";
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_13\ : label is 35;
  attribute HLUTNM of \Waveform[6]_INST_0_i_130\ : label is "lutpair516";
  attribute HLUTNM of \Waveform[6]_INST_0_i_131\ : label is "lutpair515";
  attribute HLUTNM of \Waveform[6]_INST_0_i_132\ : label is "lutpair514";
  attribute HLUTNM of \Waveform[6]_INST_0_i_133\ : label is "lutpair358";
  attribute HLUTNM of \Waveform[6]_INST_0_i_134\ : label is "lutpair357";
  attribute HLUTNM of \Waveform[6]_INST_0_i_135\ : label is "lutpair356";
  attribute HLUTNM of \Waveform[6]_INST_0_i_136\ : label is "lutpair355";
  attribute HLUTNM of \Waveform[6]_INST_0_i_137\ : label is "lutpair359";
  attribute HLUTNM of \Waveform[6]_INST_0_i_138\ : label is "lutpair358";
  attribute HLUTNM of \Waveform[6]_INST_0_i_139\ : label is "lutpair357";
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_14\ : label is 35;
  attribute HLUTNM of \Waveform[6]_INST_0_i_140\ : label is "lutpair356";
  attribute HLUTNM of \Waveform[6]_INST_0_i_141\ : label is "lutpair336";
  attribute HLUTNM of \Waveform[6]_INST_0_i_142\ : label is "lutpair335";
  attribute HLUTNM of \Waveform[6]_INST_0_i_143\ : label is "lutpair334";
  attribute HLUTNM of \Waveform[6]_INST_0_i_144\ : label is "lutpair333";
  attribute HLUTNM of \Waveform[6]_INST_0_i_145\ : label is "lutpair337";
  attribute HLUTNM of \Waveform[6]_INST_0_i_146\ : label is "lutpair336";
  attribute HLUTNM of \Waveform[6]_INST_0_i_147\ : label is "lutpair335";
  attribute HLUTNM of \Waveform[6]_INST_0_i_148\ : label is "lutpair334";
  attribute HLUTNM of \Waveform[6]_INST_0_i_149\ : label is "lutpair314";
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_15\ : label is 35;
  attribute HLUTNM of \Waveform[6]_INST_0_i_150\ : label is "lutpair313";
  attribute HLUTNM of \Waveform[6]_INST_0_i_151\ : label is "lutpair312";
  attribute HLUTNM of \Waveform[6]_INST_0_i_152\ : label is "lutpair311";
  attribute HLUTNM of \Waveform[6]_INST_0_i_153\ : label is "lutpair315";
  attribute HLUTNM of \Waveform[6]_INST_0_i_154\ : label is "lutpair314";
  attribute HLUTNM of \Waveform[6]_INST_0_i_155\ : label is "lutpair313";
  attribute HLUTNM of \Waveform[6]_INST_0_i_156\ : label is "lutpair312";
  attribute HLUTNM of \Waveform[6]_INST_0_i_17\ : label is "lutpair624";
  attribute HLUTNM of \Waveform[6]_INST_0_i_171\ : label is "lutpair90";
  attribute HLUTNM of \Waveform[6]_INST_0_i_172\ : label is "lutpair89";
  attribute HLUTNM of \Waveform[6]_INST_0_i_173\ : label is "lutpair88";
  attribute HLUTNM of \Waveform[6]_INST_0_i_174\ : label is "lutpair91";
  attribute HLUTNM of \Waveform[6]_INST_0_i_175\ : label is "lutpair90";
  attribute HLUTNM of \Waveform[6]_INST_0_i_176\ : label is "lutpair89";
  attribute HLUTNM of \Waveform[6]_INST_0_i_177\ : label is "lutpair88";
  attribute HLUTNM of \Waveform[6]_INST_0_i_178\ : label is "lutpair68";
  attribute HLUTNM of \Waveform[6]_INST_0_i_179\ : label is "lutpair67";
  attribute HLUTNM of \Waveform[6]_INST_0_i_18\ : label is "lutpair623";
  attribute HLUTNM of \Waveform[6]_INST_0_i_180\ : label is "lutpair66";
  attribute HLUTNM of \Waveform[6]_INST_0_i_181\ : label is "lutpair69";
  attribute HLUTNM of \Waveform[6]_INST_0_i_182\ : label is "lutpair68";
  attribute HLUTNM of \Waveform[6]_INST_0_i_183\ : label is "lutpair67";
  attribute HLUTNM of \Waveform[6]_INST_0_i_184\ : label is "lutpair66";
  attribute HLUTNM of \Waveform[6]_INST_0_i_185\ : label is "lutpair46";
  attribute HLUTNM of \Waveform[6]_INST_0_i_186\ : label is "lutpair45";
  attribute HLUTNM of \Waveform[6]_INST_0_i_187\ : label is "lutpair44";
  attribute HLUTNM of \Waveform[6]_INST_0_i_188\ : label is "lutpair47";
  attribute HLUTNM of \Waveform[6]_INST_0_i_189\ : label is "lutpair46";
  attribute HLUTNM of \Waveform[6]_INST_0_i_19\ : label is "lutpair622";
  attribute HLUTNM of \Waveform[6]_INST_0_i_190\ : label is "lutpair45";
  attribute HLUTNM of \Waveform[6]_INST_0_i_191\ : label is "lutpair44";
  attribute HLUTNM of \Waveform[6]_INST_0_i_192\ : label is "lutpair24";
  attribute HLUTNM of \Waveform[6]_INST_0_i_193\ : label is "lutpair23";
  attribute HLUTNM of \Waveform[6]_INST_0_i_194\ : label is "lutpair22";
  attribute HLUTNM of \Waveform[6]_INST_0_i_195\ : label is "lutpair25";
  attribute HLUTNM of \Waveform[6]_INST_0_i_196\ : label is "lutpair24";
  attribute HLUTNM of \Waveform[6]_INST_0_i_197\ : label is "lutpair23";
  attribute HLUTNM of \Waveform[6]_INST_0_i_198\ : label is "lutpair22";
  attribute HLUTNM of \Waveform[6]_INST_0_i_199\ : label is "lutpair2";
  attribute HLUTNM of \Waveform[6]_INST_0_i_20\ : label is "lutpair621";
  attribute HLUTNM of \Waveform[6]_INST_0_i_200\ : label is "lutpair1";
  attribute HLUTNM of \Waveform[6]_INST_0_i_201\ : label is "lutpair0";
  attribute HLUTNM of \Waveform[6]_INST_0_i_202\ : label is "lutpair3";
  attribute HLUTNM of \Waveform[6]_INST_0_i_203\ : label is "lutpair2";
  attribute HLUTNM of \Waveform[6]_INST_0_i_204\ : label is "lutpair1";
  attribute HLUTNM of \Waveform[6]_INST_0_i_205\ : label is "lutpair0";
  attribute HLUTNM of \Waveform[6]_INST_0_i_206\ : label is "lutpair288";
  attribute HLUTNM of \Waveform[6]_INST_0_i_207\ : label is "lutpair287";
  attribute HLUTNM of \Waveform[6]_INST_0_i_208\ : label is "lutpair286";
  attribute HLUTNM of \Waveform[6]_INST_0_i_209\ : label is "lutpair289";
  attribute HLUTNM of \Waveform[6]_INST_0_i_21\ : label is "lutpair625";
  attribute HLUTNM of \Waveform[6]_INST_0_i_210\ : label is "lutpair288";
  attribute HLUTNM of \Waveform[6]_INST_0_i_211\ : label is "lutpair287";
  attribute HLUTNM of \Waveform[6]_INST_0_i_212\ : label is "lutpair286";
  attribute HLUTNM of \Waveform[6]_INST_0_i_213\ : label is "lutpair266";
  attribute HLUTNM of \Waveform[6]_INST_0_i_214\ : label is "lutpair265";
  attribute HLUTNM of \Waveform[6]_INST_0_i_215\ : label is "lutpair264";
  attribute HLUTNM of \Waveform[6]_INST_0_i_216\ : label is "lutpair267";
  attribute HLUTNM of \Waveform[6]_INST_0_i_217\ : label is "lutpair266";
  attribute HLUTNM of \Waveform[6]_INST_0_i_218\ : label is "lutpair265";
  attribute HLUTNM of \Waveform[6]_INST_0_i_219\ : label is "lutpair264";
  attribute HLUTNM of \Waveform[6]_INST_0_i_22\ : label is "lutpair624";
  attribute HLUTNM of \Waveform[6]_INST_0_i_220\ : label is "lutpair244";
  attribute HLUTNM of \Waveform[6]_INST_0_i_221\ : label is "lutpair243";
  attribute HLUTNM of \Waveform[6]_INST_0_i_222\ : label is "lutpair242";
  attribute HLUTNM of \Waveform[6]_INST_0_i_223\ : label is "lutpair245";
  attribute HLUTNM of \Waveform[6]_INST_0_i_224\ : label is "lutpair244";
  attribute HLUTNM of \Waveform[6]_INST_0_i_225\ : label is "lutpair243";
  attribute HLUTNM of \Waveform[6]_INST_0_i_226\ : label is "lutpair242";
  attribute HLUTNM of \Waveform[6]_INST_0_i_227\ : label is "lutpair222";
  attribute HLUTNM of \Waveform[6]_INST_0_i_228\ : label is "lutpair221";
  attribute HLUTNM of \Waveform[6]_INST_0_i_229\ : label is "lutpair220";
  attribute HLUTNM of \Waveform[6]_INST_0_i_23\ : label is "lutpair623";
  attribute HLUTNM of \Waveform[6]_INST_0_i_230\ : label is "lutpair223";
  attribute HLUTNM of \Waveform[6]_INST_0_i_231\ : label is "lutpair222";
  attribute HLUTNM of \Waveform[6]_INST_0_i_232\ : label is "lutpair221";
  attribute HLUTNM of \Waveform[6]_INST_0_i_233\ : label is "lutpair220";
  attribute HLUTNM of \Waveform[6]_INST_0_i_234\ : label is "lutpair200";
  attribute HLUTNM of \Waveform[6]_INST_0_i_235\ : label is "lutpair199";
  attribute HLUTNM of \Waveform[6]_INST_0_i_236\ : label is "lutpair198";
  attribute HLUTNM of \Waveform[6]_INST_0_i_237\ : label is "lutpair201";
  attribute HLUTNM of \Waveform[6]_INST_0_i_238\ : label is "lutpair200";
  attribute HLUTNM of \Waveform[6]_INST_0_i_239\ : label is "lutpair199";
  attribute HLUTNM of \Waveform[6]_INST_0_i_24\ : label is "lutpair622";
  attribute HLUTNM of \Waveform[6]_INST_0_i_240\ : label is "lutpair198";
  attribute HLUTNM of \Waveform[6]_INST_0_i_241\ : label is "lutpair178";
  attribute HLUTNM of \Waveform[6]_INST_0_i_242\ : label is "lutpair177";
  attribute HLUTNM of \Waveform[6]_INST_0_i_243\ : label is "lutpair176";
  attribute HLUTNM of \Waveform[6]_INST_0_i_244\ : label is "lutpair179";
  attribute HLUTNM of \Waveform[6]_INST_0_i_245\ : label is "lutpair178";
  attribute HLUTNM of \Waveform[6]_INST_0_i_246\ : label is "lutpair177";
  attribute HLUTNM of \Waveform[6]_INST_0_i_247\ : label is "lutpair176";
  attribute HLUTNM of \Waveform[6]_INST_0_i_248\ : label is "lutpair156";
  attribute HLUTNM of \Waveform[6]_INST_0_i_249\ : label is "lutpair155";
  attribute HLUTNM of \Waveform[6]_INST_0_i_25\ : label is "lutpair650";
  attribute HLUTNM of \Waveform[6]_INST_0_i_250\ : label is "lutpair154";
  attribute HLUTNM of \Waveform[6]_INST_0_i_251\ : label is "lutpair157";
  attribute HLUTNM of \Waveform[6]_INST_0_i_252\ : label is "lutpair156";
  attribute HLUTNM of \Waveform[6]_INST_0_i_253\ : label is "lutpair155";
  attribute HLUTNM of \Waveform[6]_INST_0_i_254\ : label is "lutpair154";
  attribute HLUTNM of \Waveform[6]_INST_0_i_255\ : label is "lutpair134";
  attribute HLUTNM of \Waveform[6]_INST_0_i_256\ : label is "lutpair133";
  attribute HLUTNM of \Waveform[6]_INST_0_i_257\ : label is "lutpair132";
  attribute HLUTNM of \Waveform[6]_INST_0_i_258\ : label is "lutpair135";
  attribute HLUTNM of \Waveform[6]_INST_0_i_259\ : label is "lutpair134";
  attribute HLUTNM of \Waveform[6]_INST_0_i_26\ : label is "lutpair649";
  attribute HLUTNM of \Waveform[6]_INST_0_i_260\ : label is "lutpair133";
  attribute HLUTNM of \Waveform[6]_INST_0_i_261\ : label is "lutpair132";
  attribute HLUTNM of \Waveform[6]_INST_0_i_262\ : label is "lutpair112";
  attribute HLUTNM of \Waveform[6]_INST_0_i_263\ : label is "lutpair111";
  attribute HLUTNM of \Waveform[6]_INST_0_i_264\ : label is "lutpair110";
  attribute HLUTNM of \Waveform[6]_INST_0_i_265\ : label is "lutpair113";
  attribute HLUTNM of \Waveform[6]_INST_0_i_266\ : label is "lutpair112";
  attribute HLUTNM of \Waveform[6]_INST_0_i_267\ : label is "lutpair111";
  attribute HLUTNM of \Waveform[6]_INST_0_i_268\ : label is "lutpair110";
  attribute HLUTNM of \Waveform[6]_INST_0_i_27\ : label is "lutpair648";
  attribute HLUTNM of \Waveform[6]_INST_0_i_28\ : label is "lutpair647";
  attribute HLUTNM of \Waveform[6]_INST_0_i_29\ : label is "lutpair651";
  attribute HLUTNM of \Waveform[6]_INST_0_i_30\ : label is "lutpair650";
  attribute HLUTNM of \Waveform[6]_INST_0_i_31\ : label is "lutpair649";
  attribute HLUTNM of \Waveform[6]_INST_0_i_32\ : label is "lutpair648";
  attribute HLUTNM of \Waveform[6]_INST_0_i_33\ : label is "lutpair678";
  attribute HLUTNM of \Waveform[6]_INST_0_i_34\ : label is "lutpair677";
  attribute HLUTNM of \Waveform[6]_INST_0_i_35\ : label is "lutpair676";
  attribute HLUTNM of \Waveform[6]_INST_0_i_36\ : label is "lutpair675";
  attribute HLUTNM of \Waveform[6]_INST_0_i_37\ : label is "lutpair679";
  attribute HLUTNM of \Waveform[6]_INST_0_i_38\ : label is "lutpair678";
  attribute HLUTNM of \Waveform[6]_INST_0_i_39\ : label is "lutpair677";
  attribute HLUTNM of \Waveform[6]_INST_0_i_40\ : label is "lutpair676";
  attribute HLUTNM of \Waveform[6]_INST_0_i_41\ : label is "lutpair598";
  attribute HLUTNM of \Waveform[6]_INST_0_i_42\ : label is "lutpair597";
  attribute HLUTNM of \Waveform[6]_INST_0_i_43\ : label is "lutpair596";
  attribute HLUTNM of \Waveform[6]_INST_0_i_44\ : label is "lutpair595";
  attribute HLUTNM of \Waveform[6]_INST_0_i_45\ : label is "lutpair599";
  attribute HLUTNM of \Waveform[6]_INST_0_i_46\ : label is "lutpair598";
  attribute HLUTNM of \Waveform[6]_INST_0_i_47\ : label is "lutpair597";
  attribute HLUTNM of \Waveform[6]_INST_0_i_48\ : label is "lutpair596";
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_52\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_53\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_55\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_56\ : label is 35;
  attribute ADDER_THRESHOLD of \Waveform[6]_INST_0_i_57\ : label is 35;
  attribute HLUTNM of \Waveform[6]_INST_0_i_61\ : label is "lutpair424";
  attribute HLUTNM of \Waveform[6]_INST_0_i_62\ : label is "lutpair423";
  attribute HLUTNM of \Waveform[6]_INST_0_i_63\ : label is "lutpair422";
  attribute HLUTNM of \Waveform[6]_INST_0_i_64\ : label is "lutpair421";
  attribute HLUTNM of \Waveform[6]_INST_0_i_65\ : label is "lutpair425";
  attribute HLUTNM of \Waveform[6]_INST_0_i_66\ : label is "lutpair424";
  attribute HLUTNM of \Waveform[6]_INST_0_i_67\ : label is "lutpair423";
  attribute HLUTNM of \Waveform[6]_INST_0_i_68\ : label is "lutpair422";
  attribute HLUTNM of \Waveform[6]_INST_0_i_69\ : label is "lutpair402";
  attribute HLUTNM of \Waveform[6]_INST_0_i_70\ : label is "lutpair401";
  attribute HLUTNM of \Waveform[6]_INST_0_i_71\ : label is "lutpair400";
  attribute HLUTNM of \Waveform[6]_INST_0_i_72\ : label is "lutpair399";
  attribute HLUTNM of \Waveform[6]_INST_0_i_73\ : label is "lutpair403";
  attribute HLUTNM of \Waveform[6]_INST_0_i_74\ : label is "lutpair402";
  attribute HLUTNM of \Waveform[6]_INST_0_i_75\ : label is "lutpair401";
  attribute HLUTNM of \Waveform[6]_INST_0_i_76\ : label is "lutpair400";
  attribute HLUTNM of \Waveform[6]_INST_0_i_77\ : label is "lutpair380";
  attribute HLUTNM of \Waveform[6]_INST_0_i_78\ : label is "lutpair379";
  attribute HLUTNM of \Waveform[6]_INST_0_i_79\ : label is "lutpair378";
  attribute HLUTNM of \Waveform[6]_INST_0_i_80\ : label is "lutpair377";
  attribute HLUTNM of \Waveform[6]_INST_0_i_81\ : label is "lutpair381";
  attribute HLUTNM of \Waveform[6]_INST_0_i_82\ : label is "lutpair380";
  attribute HLUTNM of \Waveform[6]_INST_0_i_83\ : label is "lutpair379";
  attribute HLUTNM of \Waveform[6]_INST_0_i_84\ : label is "lutpair378";
  attribute HLUTNM of \Waveform[6]_INST_0_i_85\ : label is "lutpair490";
  attribute HLUTNM of \Waveform[6]_INST_0_i_86\ : label is "lutpair489";
  attribute HLUTNM of \Waveform[6]_INST_0_i_87\ : label is "lutpair488";
  attribute HLUTNM of \Waveform[6]_INST_0_i_88\ : label is "lutpair487";
  attribute HLUTNM of \Waveform[6]_INST_0_i_89\ : label is "lutpair491";
  attribute HLUTNM of \Waveform[6]_INST_0_i_90\ : label is "lutpair490";
  attribute HLUTNM of \Waveform[6]_INST_0_i_91\ : label is "lutpair489";
  attribute HLUTNM of \Waveform[6]_INST_0_i_92\ : label is "lutpair488";
  attribute HLUTNM of \Waveform[6]_INST_0_i_93\ : label is "lutpair468";
  attribute HLUTNM of \Waveform[6]_INST_0_i_94\ : label is "lutpair467";
  attribute HLUTNM of \Waveform[6]_INST_0_i_95\ : label is "lutpair466";
  attribute HLUTNM of \Waveform[6]_INST_0_i_96\ : label is "lutpair465";
  attribute HLUTNM of \Waveform[6]_INST_0_i_97\ : label is "lutpair469";
  attribute HLUTNM of \Waveform[6]_INST_0_i_98\ : label is "lutpair468";
  attribute HLUTNM of \Waveform[6]_INST_0_i_99\ : label is "lutpair467";
  attribute SOFT_HLUTNM of \clkdiv[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \clkdiv[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \clkdiv[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \clkdiv[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \clkdiv[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \clkdiv[6]_i_3\ : label is "soft_lutpair1";
begin
\Waveform[0]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[0]_INST_0_i_1_n_0\,
      CO(3) => \Waveform[0]_INST_0_n_0\,
      CO(2) => \Waveform[0]_INST_0_n_1\,
      CO(1) => \Waveform[0]_INST_0_n_2\,
      CO(0) => \Waveform[0]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[0]_INST_0_i_2_n_0\,
      DI(2) => \Waveform[0]_INST_0_i_3_n_0\,
      DI(1) => \Waveform[0]_INST_0_i_4_n_0\,
      DI(0) => \Waveform[0]_INST_0_i_5_n_0\,
      O(3 downto 2) => Waveform(1 downto 0),
      O(1 downto 0) => \NLW_Waveform[0]_INST_0_O_UNCONNECTED\(1 downto 0),
      S(3) => \Waveform[0]_INST_0_i_6_n_0\,
      S(2) => \Waveform[0]_INST_0_i_7_n_0\,
      S(1) => \Waveform[0]_INST_0_i_8_n_0\,
      S(0) => \Waveform[0]_INST_0_i_9_n_0\
    );
\Waveform[0]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[0]_INST_0_i_1_n_0\,
      CO(2) => \Waveform[0]_INST_0_i_1_n_1\,
      CO(1) => \Waveform[0]_INST_0_i_1_n_2\,
      CO(0) => \Waveform[0]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[0]_INST_0_i_10_n_0\,
      DI(2) => \Waveform[0]_INST_0_i_11_n_0\,
      DI(1) => \Waveform[0]_INST_0_i_12_n_0\,
      DI(0) => \Waveform[0]_INST_0_i_13_n_7\,
      O(3 downto 0) => \NLW_Waveform[0]_INST_0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Waveform[0]_INST_0_i_14_n_0\,
      S(2) => \Waveform[0]_INST_0_i_15_n_0\,
      S(1) => \Waveform[0]_INST_0_i_16_n_0\,
      S(0) => \Waveform[0]_INST_0_i_17_n_0\
    );
\Waveform[0]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_13_n_5\,
      I1 => \Waveform[0]_INST_0_i_25_n_0\,
      I2 => \Waveform[0]_INST_0_i_21_n_6\,
      I3 => \Waveform[0]_INST_0_i_22_n_6\,
      I4 => \Waveform[0]_INST_0_i_23_n_6\,
      O => \Waveform[0]_INST_0_i_10_n_0\
    );
\Waveform[0]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_21_n_6\,
      I1 => \Waveform[0]_INST_0_i_22_n_6\,
      I2 => \Waveform[0]_INST_0_i_23_n_6\,
      I3 => \Waveform[0]_INST_0_i_13_n_5\,
      I4 => \Waveform[0]_INST_0_i_25_n_0\,
      O => \Waveform[0]_INST_0_i_11_n_0\
    );
\Waveform[0]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_22_n_6\,
      I1 => \Waveform[0]_INST_0_i_23_n_6\,
      I2 => \Waveform[0]_INST_0_i_21_n_6\,
      I3 => \Waveform[0]_INST_0_i_13_n_6\,
      O => \Waveform[0]_INST_0_i_12_n_0\
    );
\Waveform[0]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[0]_INST_0_i_13_n_0\,
      CO(2) => \Waveform[0]_INST_0_i_13_n_1\,
      CO(1) => \Waveform[0]_INST_0_i_13_n_2\,
      CO(0) => \Waveform[0]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[0]_INST_0_i_26_n_0\,
      DI(2) => \Waveform[0]_INST_0_i_27_n_0\,
      DI(1) => \Waveform[0]_INST_0_i_28_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[0]_INST_0_i_13_n_4\,
      O(2) => \Waveform[0]_INST_0_i_13_n_5\,
      O(1) => \Waveform[0]_INST_0_i_13_n_6\,
      O(0) => \Waveform[0]_INST_0_i_13_n_7\,
      S(3) => \Waveform[0]_INST_0_i_29_n_0\,
      S(2) => \Waveform[0]_INST_0_i_30_n_0\,
      S(1) => \Waveform[0]_INST_0_i_31_n_0\,
      S(0) => \Waveform[0]_INST_0_i_32_n_0\
    );
\Waveform[0]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_10_n_0\,
      I1 => \Waveform[0]_INST_0_i_24_n_0\,
      I2 => \Waveform[0]_INST_0_i_13_n_4\,
      I3 => \Waveform[0]_INST_0_i_23_n_5\,
      I4 => \Waveform[0]_INST_0_i_22_n_5\,
      I5 => \Waveform[0]_INST_0_i_21_n_5\,
      O => \Waveform[0]_INST_0_i_14_n_0\
    );
\Waveform[0]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_25_n_0\,
      I1 => \Waveform[0]_INST_0_i_13_n_5\,
      I2 => \Waveform[0]_INST_0_i_21_n_6\,
      I3 => \Waveform[0]_INST_0_i_23_n_6\,
      I4 => \Waveform[0]_INST_0_i_22_n_6\,
      I5 => \Waveform[0]_INST_0_i_13_n_6\,
      O => \Waveform[0]_INST_0_i_15_n_0\
    );
\Waveform[0]_INST_0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_12_n_0\,
      I1 => \Waveform[0]_INST_0_i_21_n_7\,
      I2 => \Waveform[0]_INST_0_i_22_n_7\,
      I3 => \Waveform[0]_INST_0_i_23_n_7\,
      O => \Waveform[0]_INST_0_i_16_n_0\
    );
\Waveform[0]_INST_0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_22_n_7\,
      I1 => \Waveform[0]_INST_0_i_23_n_7\,
      I2 => \Waveform[0]_INST_0_i_21_n_7\,
      I3 => \Waveform[0]_INST_0_i_13_n_7\,
      O => \Waveform[0]_INST_0_i_17_n_0\
    );
\Waveform[0]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_12_n_5\,
      I1 => \Waveform[2]_INST_0_i_14_n_5\,
      I2 => \Waveform[2]_INST_0_i_13_n_5\,
      O => \Waveform[0]_INST_0_i_18_n_0\
    );
\Waveform[0]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_12_n_6\,
      I1 => \Waveform[2]_INST_0_i_14_n_6\,
      I2 => \Waveform[2]_INST_0_i_13_n_6\,
      O => \Waveform[0]_INST_0_i_19_n_0\
    );
\Waveform[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_15_n_5\,
      I1 => \Waveform[0]_INST_0_i_18_n_0\,
      I2 => \Waveform[2]_INST_0_i_12_n_6\,
      I3 => \Waveform[2]_INST_0_i_13_n_6\,
      I4 => \Waveform[2]_INST_0_i_14_n_6\,
      O => \Waveform[0]_INST_0_i_2_n_0\
    );
\Waveform[0]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_12_n_7\,
      I1 => \Waveform[2]_INST_0_i_14_n_7\,
      I2 => \Waveform[2]_INST_0_i_13_n_7\,
      O => \Waveform[0]_INST_0_i_20_n_0\
    );
\Waveform[0]_INST_0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[0]_INST_0_i_21_n_0\,
      CO(2) => \Waveform[0]_INST_0_i_21_n_1\,
      CO(1) => \Waveform[0]_INST_0_i_21_n_2\,
      CO(0) => \Waveform[0]_INST_0_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[0]_INST_0_i_33_n_0\,
      DI(2) => \Waveform[0]_INST_0_i_34_n_0\,
      DI(1) => \Waveform[0]_INST_0_i_35_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[0]_INST_0_i_21_n_4\,
      O(2) => \Waveform[0]_INST_0_i_21_n_5\,
      O(1) => \Waveform[0]_INST_0_i_21_n_6\,
      O(0) => \Waveform[0]_INST_0_i_21_n_7\,
      S(3) => \Waveform[0]_INST_0_i_36_n_0\,
      S(2) => \Waveform[0]_INST_0_i_37_n_0\,
      S(1) => \Waveform[0]_INST_0_i_38_n_0\,
      S(0) => \Waveform[0]_INST_0_i_39_n_0\
    );
\Waveform[0]_INST_0_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[0]_INST_0_i_22_n_0\,
      CO(2) => \Waveform[0]_INST_0_i_22_n_1\,
      CO(1) => \Waveform[0]_INST_0_i_22_n_2\,
      CO(0) => \Waveform[0]_INST_0_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[0]_INST_0_i_40_n_0\,
      DI(2) => \Waveform[0]_INST_0_i_41_n_0\,
      DI(1) => \Waveform[0]_INST_0_i_42_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[0]_INST_0_i_22_n_4\,
      O(2) => \Waveform[0]_INST_0_i_22_n_5\,
      O(1) => \Waveform[0]_INST_0_i_22_n_6\,
      O(0) => \Waveform[0]_INST_0_i_22_n_7\,
      S(3) => \Waveform[0]_INST_0_i_43_n_0\,
      S(2) => \Waveform[0]_INST_0_i_44_n_0\,
      S(1) => \Waveform[0]_INST_0_i_45_n_0\,
      S(0) => \Waveform[0]_INST_0_i_46_n_0\
    );
\Waveform[0]_INST_0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[0]_INST_0_i_23_n_0\,
      CO(2) => \Waveform[0]_INST_0_i_23_n_1\,
      CO(1) => \Waveform[0]_INST_0_i_23_n_2\,
      CO(0) => \Waveform[0]_INST_0_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[0]_INST_0_i_47_n_0\,
      DI(2) => \Waveform[0]_INST_0_i_48_n_0\,
      DI(1) => \Waveform[0]_INST_0_i_49_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[0]_INST_0_i_23_n_4\,
      O(2) => \Waveform[0]_INST_0_i_23_n_5\,
      O(1) => \Waveform[0]_INST_0_i_23_n_6\,
      O(0) => \Waveform[0]_INST_0_i_23_n_7\,
      S(3) => \Waveform[0]_INST_0_i_50_n_0\,
      S(2) => \Waveform[0]_INST_0_i_51_n_0\,
      S(1) => \Waveform[0]_INST_0_i_52_n_0\,
      S(0) => \Waveform[0]_INST_0_i_53_n_0\
    );
\Waveform[0]_INST_0_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_21_n_4\,
      I1 => \Waveform[0]_INST_0_i_23_n_4\,
      I2 => \Waveform[0]_INST_0_i_22_n_4\,
      O => \Waveform[0]_INST_0_i_24_n_0\
    );
\Waveform[0]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_21_n_5\,
      I1 => \Waveform[0]_INST_0_i_23_n_5\,
      I2 => \Waveform[0]_INST_0_i_22_n_5\,
      O => \Waveform[0]_INST_0_i_25_n_0\
    );
\Waveform[0]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_5\,
      I1 => \Waveform[2]_INST_0_i_59_n_5\,
      I2 => \Waveform[2]_INST_0_i_60_n_5\,
      O => \Waveform[0]_INST_0_i_26_n_0\
    );
\Waveform[0]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_6\,
      I1 => \Waveform[2]_INST_0_i_59_n_6\,
      I2 => \Waveform[2]_INST_0_i_60_n_6\,
      O => \Waveform[0]_INST_0_i_27_n_0\
    );
\Waveform[0]_INST_0_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_7\,
      I1 => \Waveform[2]_INST_0_i_59_n_7\,
      I2 => \Waveform[2]_INST_0_i_60_n_7\,
      O => \Waveform[0]_INST_0_i_28_n_0\
    );
\Waveform[0]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_4\,
      I1 => \Waveform[2]_INST_0_i_59_n_4\,
      I2 => \Waveform[2]_INST_0_i_60_n_4\,
      I3 => \Waveform[0]_INST_0_i_26_n_0\,
      O => \Waveform[0]_INST_0_i_29_n_0\
    );
\Waveform[0]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_15_n_6\,
      I1 => \Waveform[0]_INST_0_i_19_n_0\,
      I2 => \Waveform[2]_INST_0_i_12_n_7\,
      I3 => \Waveform[2]_INST_0_i_13_n_7\,
      I4 => \Waveform[2]_INST_0_i_14_n_7\,
      O => \Waveform[0]_INST_0_i_3_n_0\
    );
\Waveform[0]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_5\,
      I1 => \Waveform[2]_INST_0_i_59_n_5\,
      I2 => \Waveform[2]_INST_0_i_60_n_5\,
      I3 => \Waveform[0]_INST_0_i_27_n_0\,
      O => \Waveform[0]_INST_0_i_30_n_0\
    );
\Waveform[0]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_6\,
      I1 => \Waveform[2]_INST_0_i_59_n_6\,
      I2 => \Waveform[2]_INST_0_i_60_n_6\,
      I3 => \Waveform[0]_INST_0_i_28_n_0\,
      O => \Waveform[0]_INST_0_i_31_n_0\
    );
\Waveform[0]_INST_0_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_7\,
      I1 => \Waveform[2]_INST_0_i_59_n_7\,
      I2 => \Waveform[2]_INST_0_i_60_n_7\,
      O => \Waveform[0]_INST_0_i_32_n_0\
    );
\Waveform[0]_INST_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_5\,
      I1 => \Waveform[2]_INST_0_i_50_n_5\,
      I2 => \Waveform[2]_INST_0_i_51_n_5\,
      O => \Waveform[0]_INST_0_i_33_n_0\
    );
\Waveform[0]_INST_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_6\,
      I1 => \Waveform[2]_INST_0_i_50_n_6\,
      I2 => \Waveform[2]_INST_0_i_51_n_6\,
      O => \Waveform[0]_INST_0_i_34_n_0\
    );
\Waveform[0]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_7\,
      I1 => \Waveform[2]_INST_0_i_50_n_7\,
      I2 => \Waveform[2]_INST_0_i_51_n_7\,
      O => \Waveform[0]_INST_0_i_35_n_0\
    );
\Waveform[0]_INST_0_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_4\,
      I1 => \Waveform[2]_INST_0_i_50_n_4\,
      I2 => \Waveform[2]_INST_0_i_51_n_4\,
      I3 => \Waveform[0]_INST_0_i_33_n_0\,
      O => \Waveform[0]_INST_0_i_36_n_0\
    );
\Waveform[0]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_5\,
      I1 => \Waveform[2]_INST_0_i_50_n_5\,
      I2 => \Waveform[2]_INST_0_i_51_n_5\,
      I3 => \Waveform[0]_INST_0_i_34_n_0\,
      O => \Waveform[0]_INST_0_i_37_n_0\
    );
\Waveform[0]_INST_0_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_6\,
      I1 => \Waveform[2]_INST_0_i_50_n_6\,
      I2 => \Waveform[2]_INST_0_i_51_n_6\,
      I3 => \Waveform[0]_INST_0_i_35_n_0\,
      O => \Waveform[0]_INST_0_i_38_n_0\
    );
\Waveform[0]_INST_0_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_7\,
      I1 => \Waveform[2]_INST_0_i_50_n_7\,
      I2 => \Waveform[2]_INST_0_i_51_n_7\,
      O => \Waveform[0]_INST_0_i_39_n_0\
    );
\Waveform[0]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_15_n_7\,
      I1 => \Waveform[0]_INST_0_i_20_n_0\,
      I2 => \Waveform[0]_INST_0_i_21_n_4\,
      I3 => \Waveform[0]_INST_0_i_22_n_4\,
      I4 => \Waveform[0]_INST_0_i_23_n_4\,
      O => \Waveform[0]_INST_0_i_4_n_0\
    );
\Waveform[0]_INST_0_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_5\,
      I1 => \Waveform[2]_INST_0_i_53_n_5\,
      I2 => \Waveform[2]_INST_0_i_54_n_5\,
      O => \Waveform[0]_INST_0_i_40_n_0\
    );
\Waveform[0]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_6\,
      I1 => \Waveform[2]_INST_0_i_53_n_6\,
      I2 => \Waveform[2]_INST_0_i_54_n_6\,
      O => \Waveform[0]_INST_0_i_41_n_0\
    );
\Waveform[0]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_7\,
      I1 => \Waveform[2]_INST_0_i_53_n_7\,
      I2 => \Waveform[2]_INST_0_i_54_n_7\,
      O => \Waveform[0]_INST_0_i_42_n_0\
    );
\Waveform[0]_INST_0_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_4\,
      I1 => \Waveform[2]_INST_0_i_53_n_4\,
      I2 => \Waveform[2]_INST_0_i_54_n_4\,
      I3 => \Waveform[0]_INST_0_i_40_n_0\,
      O => \Waveform[0]_INST_0_i_43_n_0\
    );
\Waveform[0]_INST_0_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_5\,
      I1 => \Waveform[2]_INST_0_i_53_n_5\,
      I2 => \Waveform[2]_INST_0_i_54_n_5\,
      I3 => \Waveform[0]_INST_0_i_41_n_0\,
      O => \Waveform[0]_INST_0_i_44_n_0\
    );
\Waveform[0]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_6\,
      I1 => \Waveform[2]_INST_0_i_53_n_6\,
      I2 => \Waveform[2]_INST_0_i_54_n_6\,
      I3 => \Waveform[0]_INST_0_i_42_n_0\,
      O => \Waveform[0]_INST_0_i_45_n_0\
    );
\Waveform[0]_INST_0_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_7\,
      I1 => \Waveform[2]_INST_0_i_53_n_7\,
      I2 => \Waveform[2]_INST_0_i_54_n_7\,
      O => \Waveform[0]_INST_0_i_46_n_0\
    );
\Waveform[0]_INST_0_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_5\,
      I1 => \Waveform[2]_INST_0_i_56_n_5\,
      I2 => \Waveform[2]_INST_0_i_57_n_5\,
      O => \Waveform[0]_INST_0_i_47_n_0\
    );
\Waveform[0]_INST_0_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_6\,
      I1 => \Waveform[2]_INST_0_i_56_n_6\,
      I2 => \Waveform[2]_INST_0_i_57_n_6\,
      O => \Waveform[0]_INST_0_i_48_n_0\
    );
\Waveform[0]_INST_0_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_7\,
      I1 => \Waveform[2]_INST_0_i_56_n_7\,
      I2 => \Waveform[2]_INST_0_i_57_n_7\,
      O => \Waveform[0]_INST_0_i_49_n_0\
    );
\Waveform[0]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_13_n_4\,
      I1 => \Waveform[0]_INST_0_i_24_n_0\,
      I2 => \Waveform[0]_INST_0_i_21_n_5\,
      I3 => \Waveform[0]_INST_0_i_22_n_5\,
      I4 => \Waveform[0]_INST_0_i_23_n_5\,
      O => \Waveform[0]_INST_0_i_5_n_0\
    );
\Waveform[0]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_4\,
      I1 => \Waveform[2]_INST_0_i_56_n_4\,
      I2 => \Waveform[2]_INST_0_i_57_n_4\,
      I3 => \Waveform[0]_INST_0_i_47_n_0\,
      O => \Waveform[0]_INST_0_i_50_n_0\
    );
\Waveform[0]_INST_0_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_5\,
      I1 => \Waveform[2]_INST_0_i_56_n_5\,
      I2 => \Waveform[2]_INST_0_i_57_n_5\,
      I3 => \Waveform[0]_INST_0_i_48_n_0\,
      O => \Waveform[0]_INST_0_i_51_n_0\
    );
\Waveform[0]_INST_0_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_6\,
      I1 => \Waveform[2]_INST_0_i_56_n_6\,
      I2 => \Waveform[2]_INST_0_i_57_n_6\,
      I3 => \Waveform[0]_INST_0_i_49_n_0\,
      O => \Waveform[0]_INST_0_i_52_n_0\
    );
\Waveform[0]_INST_0_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_7\,
      I1 => \Waveform[2]_INST_0_i_56_n_7\,
      I2 => \Waveform[2]_INST_0_i_57_n_7\,
      O => \Waveform[0]_INST_0_i_53_n_0\
    );
\Waveform[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_2_n_0\,
      I1 => \Waveform[2]_INST_0_i_16_n_0\,
      I2 => \Waveform[2]_INST_0_i_15_n_4\,
      I3 => \Waveform[2]_INST_0_i_14_n_5\,
      I4 => \Waveform[2]_INST_0_i_13_n_5\,
      I5 => \Waveform[2]_INST_0_i_12_n_5\,
      O => \Waveform[0]_INST_0_i_6_n_0\
    );
\Waveform[0]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_3_n_0\,
      I1 => \Waveform[0]_INST_0_i_18_n_0\,
      I2 => \Waveform[2]_INST_0_i_15_n_5\,
      I3 => \Waveform[2]_INST_0_i_14_n_6\,
      I4 => \Waveform[2]_INST_0_i_13_n_6\,
      I5 => \Waveform[2]_INST_0_i_12_n_6\,
      O => \Waveform[0]_INST_0_i_7_n_0\
    );
\Waveform[0]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_4_n_0\,
      I1 => \Waveform[0]_INST_0_i_19_n_0\,
      I2 => \Waveform[2]_INST_0_i_15_n_6\,
      I3 => \Waveform[2]_INST_0_i_14_n_7\,
      I4 => \Waveform[2]_INST_0_i_13_n_7\,
      I5 => \Waveform[2]_INST_0_i_12_n_7\,
      O => \Waveform[0]_INST_0_i_8_n_0\
    );
\Waveform[0]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[0]_INST_0_i_5_n_0\,
      I1 => \Waveform[0]_INST_0_i_20_n_0\,
      I2 => \Waveform[2]_INST_0_i_15_n_7\,
      I3 => \Waveform[0]_INST_0_i_23_n_4\,
      I4 => \Waveform[0]_INST_0_i_22_n_4\,
      I5 => \Waveform[0]_INST_0_i_21_n_4\,
      O => \Waveform[0]_INST_0_i_9_n_0\
    );
\Waveform[10]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_n_0\,
      CO(3) => \Waveform[10]_INST_0_n_0\,
      CO(2) => \Waveform[10]_INST_0_n_1\,
      CO(1) => \Waveform[10]_INST_0_n_2\,
      CO(0) => \Waveform[10]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_1_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_2_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_3_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_4_n_0\,
      O(3 downto 0) => Waveform(13 downto 10),
      S(3) => \Waveform[10]_INST_0_i_5_n_0\,
      S(2) => \Waveform[10]_INST_0_i_6_n_0\,
      S(1) => \Waveform[10]_INST_0_i_7_n_0\,
      S(0) => \Waveform[10]_INST_0_i_8_n_0\
    );
\Waveform[10]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_15_n_5\,
      I1 => \Waveform[10]_INST_0_i_9_n_0\,
      I2 => \Waveform[14]_INST_0_i_12_n_6\,
      I3 => \Waveform[14]_INST_0_i_13_n_6\,
      I4 => \Waveform[14]_INST_0_i_14_n_6\,
      O => \Waveform[10]_INST_0_i_1_n_0\
    );
\Waveform[10]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_12_n_6\,
      I1 => \Waveform[14]_INST_0_i_14_n_6\,
      I2 => \Waveform[14]_INST_0_i_13_n_6\,
      O => \Waveform[10]_INST_0_i_10_n_0\
    );
\Waveform[10]_INST_0_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_160_n_7\,
      I1 => \Waveform[14]_INST_0_i_161_n_7\,
      I2 => \wavegen/Waveform_reg\(8),
      I3 => \Waveform[10]_INST_0_i_96_n_0\,
      O => \Waveform[10]_INST_0_i_100_n_0\
    );
\Waveform[10]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(10),
      I1 => \wavegen/Waveform_reg_21\(10),
      I2 => \wavegen/Waveform_reg_32\(10),
      O => \Waveform[10]_INST_0_i_101_n_0\
    );
\Waveform[10]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(9),
      I1 => \wavegen/Waveform_reg_21\(9),
      I2 => \wavegen/Waveform_reg_32\(9),
      O => \Waveform[10]_INST_0_i_102_n_0\
    );
\Waveform[10]_INST_0_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(8),
      I1 => \wavegen/Waveform_reg_21\(8),
      I2 => \wavegen/Waveform_reg_32\(8),
      O => \Waveform[10]_INST_0_i_103_n_0\
    );
\Waveform[10]_INST_0_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(7),
      I1 => \wavegen/Waveform_reg_21\(7),
      I2 => \wavegen/Waveform_reg_32\(7),
      O => \Waveform[10]_INST_0_i_104_n_0\
    );
\Waveform[10]_INST_0_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(11),
      I1 => \wavegen/Waveform_reg_21\(11),
      I2 => \wavegen/Waveform_reg_32\(11),
      I3 => \Waveform[10]_INST_0_i_101_n_0\,
      O => \Waveform[10]_INST_0_i_105_n_0\
    );
\Waveform[10]_INST_0_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(10),
      I1 => \wavegen/Waveform_reg_21\(10),
      I2 => \wavegen/Waveform_reg_32\(10),
      I3 => \Waveform[10]_INST_0_i_102_n_0\,
      O => \Waveform[10]_INST_0_i_106_n_0\
    );
\Waveform[10]_INST_0_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(9),
      I1 => \wavegen/Waveform_reg_21\(9),
      I2 => \wavegen/Waveform_reg_32\(9),
      I3 => \Waveform[10]_INST_0_i_103_n_0\,
      O => \Waveform[10]_INST_0_i_107_n_0\
    );
\Waveform[10]_INST_0_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(8),
      I1 => \wavegen/Waveform_reg_21\(8),
      I2 => \wavegen/Waveform_reg_32\(8),
      I3 => \Waveform[10]_INST_0_i_104_n_0\,
      O => \Waveform[10]_INST_0_i_108_n_0\
    );
\Waveform[10]_INST_0_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_162_n_5\,
      I1 => \Waveform[14]_INST_0_i_163_n_5\,
      I2 => \Waveform[14]_INST_0_i_164_n_5\,
      O => \Waveform[10]_INST_0_i_109_n_0\
    );
\Waveform[10]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_12_n_7\,
      I1 => \Waveform[14]_INST_0_i_14_n_7\,
      I2 => \Waveform[14]_INST_0_i_13_n_7\,
      O => \Waveform[10]_INST_0_i_11_n_0\
    );
\Waveform[10]_INST_0_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_162_n_6\,
      I1 => \Waveform[14]_INST_0_i_163_n_6\,
      I2 => \Waveform[14]_INST_0_i_164_n_6\,
      O => \Waveform[10]_INST_0_i_110_n_0\
    );
\Waveform[10]_INST_0_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_162_n_7\,
      I1 => \Waveform[14]_INST_0_i_163_n_7\,
      I2 => \Waveform[14]_INST_0_i_164_n_7\,
      O => \Waveform[10]_INST_0_i_111_n_0\
    );
\Waveform[10]_INST_0_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_162_n_4\,
      I1 => \Waveform[10]_INST_0_i_163_n_4\,
      I2 => \Waveform[10]_INST_0_i_164_n_4\,
      O => \Waveform[10]_INST_0_i_112_n_0\
    );
\Waveform[10]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_162_n_4\,
      I1 => \Waveform[14]_INST_0_i_163_n_4\,
      I2 => \Waveform[14]_INST_0_i_164_n_4\,
      I3 => \Waveform[10]_INST_0_i_109_n_0\,
      O => \Waveform[10]_INST_0_i_113_n_0\
    );
\Waveform[10]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_162_n_5\,
      I1 => \Waveform[14]_INST_0_i_163_n_5\,
      I2 => \Waveform[14]_INST_0_i_164_n_5\,
      I3 => \Waveform[10]_INST_0_i_110_n_0\,
      O => \Waveform[10]_INST_0_i_114_n_0\
    );
\Waveform[10]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_162_n_6\,
      I1 => \Waveform[14]_INST_0_i_163_n_6\,
      I2 => \Waveform[14]_INST_0_i_164_n_6\,
      I3 => \Waveform[10]_INST_0_i_111_n_0\,
      O => \Waveform[10]_INST_0_i_115_n_0\
    );
\Waveform[10]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_162_n_7\,
      I1 => \Waveform[14]_INST_0_i_163_n_7\,
      I2 => \Waveform[14]_INST_0_i_164_n_7\,
      I3 => \Waveform[10]_INST_0_i_112_n_0\,
      O => \Waveform[10]_INST_0_i_116_n_0\
    );
\Waveform[10]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_165_n_5\,
      I1 => \Waveform[14]_INST_0_i_166_n_5\,
      I2 => \Waveform[14]_INST_0_i_167_n_5\,
      O => \Waveform[10]_INST_0_i_117_n_0\
    );
\Waveform[10]_INST_0_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_165_n_6\,
      I1 => \Waveform[14]_INST_0_i_166_n_6\,
      I2 => \Waveform[14]_INST_0_i_167_n_6\,
      O => \Waveform[10]_INST_0_i_118_n_0\
    );
\Waveform[10]_INST_0_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_165_n_7\,
      I1 => \Waveform[14]_INST_0_i_166_n_7\,
      I2 => \Waveform[14]_INST_0_i_167_n_7\,
      O => \Waveform[10]_INST_0_i_119_n_0\
    );
\Waveform[10]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_12_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_12_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_12_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_12_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_17_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_18_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_19_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_20_n_0\,
      O(3) => \Waveform[10]_INST_0_i_12_n_4\,
      O(2) => \Waveform[10]_INST_0_i_12_n_5\,
      O(1) => \Waveform[10]_INST_0_i_12_n_6\,
      O(0) => \Waveform[10]_INST_0_i_12_n_7\,
      S(3) => \Waveform[10]_INST_0_i_21_n_0\,
      S(2) => \Waveform[10]_INST_0_i_22_n_0\,
      S(1) => \Waveform[10]_INST_0_i_23_n_0\,
      S(0) => \Waveform[10]_INST_0_i_24_n_0\
    );
\Waveform[10]_INST_0_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_165_n_4\,
      I1 => \Waveform[10]_INST_0_i_166_n_4\,
      I2 => \Waveform[10]_INST_0_i_167_n_4\,
      O => \Waveform[10]_INST_0_i_120_n_0\
    );
\Waveform[10]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_165_n_4\,
      I1 => \Waveform[14]_INST_0_i_166_n_4\,
      I2 => \Waveform[14]_INST_0_i_167_n_4\,
      I3 => \Waveform[10]_INST_0_i_117_n_0\,
      O => \Waveform[10]_INST_0_i_121_n_0\
    );
\Waveform[10]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_165_n_5\,
      I1 => \Waveform[14]_INST_0_i_166_n_5\,
      I2 => \Waveform[14]_INST_0_i_167_n_5\,
      I3 => \Waveform[10]_INST_0_i_118_n_0\,
      O => \Waveform[10]_INST_0_i_122_n_0\
    );
\Waveform[10]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_165_n_6\,
      I1 => \Waveform[14]_INST_0_i_166_n_6\,
      I2 => \Waveform[14]_INST_0_i_167_n_6\,
      I3 => \Waveform[10]_INST_0_i_119_n_0\,
      O => \Waveform[10]_INST_0_i_123_n_0\
    );
\Waveform[10]_INST_0_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_165_n_7\,
      I1 => \Waveform[14]_INST_0_i_166_n_7\,
      I2 => \Waveform[14]_INST_0_i_167_n_7\,
      I3 => \Waveform[10]_INST_0_i_120_n_0\,
      O => \Waveform[10]_INST_0_i_124_n_0\
    );
\Waveform[10]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_168_n_5\,
      I1 => \Waveform[14]_INST_0_i_169_n_5\,
      I2 => \Waveform[14]_INST_0_i_170_n_5\,
      O => \Waveform[10]_INST_0_i_125_n_0\
    );
\Waveform[10]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_168_n_6\,
      I1 => \Waveform[14]_INST_0_i_169_n_6\,
      I2 => \Waveform[14]_INST_0_i_170_n_6\,
      O => \Waveform[10]_INST_0_i_126_n_0\
    );
\Waveform[10]_INST_0_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_168_n_7\,
      I1 => \Waveform[14]_INST_0_i_169_n_7\,
      I2 => \Waveform[14]_INST_0_i_170_n_7\,
      O => \Waveform[10]_INST_0_i_127_n_0\
    );
\Waveform[10]_INST_0_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_168_n_4\,
      I1 => \Waveform[10]_INST_0_i_169_n_4\,
      I2 => \Waveform[10]_INST_0_i_170_n_4\,
      O => \Waveform[10]_INST_0_i_128_n_0\
    );
\Waveform[10]_INST_0_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_168_n_4\,
      I1 => \Waveform[14]_INST_0_i_169_n_4\,
      I2 => \Waveform[14]_INST_0_i_170_n_4\,
      I3 => \Waveform[10]_INST_0_i_125_n_0\,
      O => \Waveform[10]_INST_0_i_129_n_0\
    );
\Waveform[10]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_13_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_13_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_13_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_13_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_25_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_26_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_27_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_28_n_0\,
      O(3) => \Waveform[10]_INST_0_i_13_n_4\,
      O(2) => \Waveform[10]_INST_0_i_13_n_5\,
      O(1) => \Waveform[10]_INST_0_i_13_n_6\,
      O(0) => \Waveform[10]_INST_0_i_13_n_7\,
      S(3) => \Waveform[10]_INST_0_i_29_n_0\,
      S(2) => \Waveform[10]_INST_0_i_30_n_0\,
      S(1) => \Waveform[10]_INST_0_i_31_n_0\,
      S(0) => \Waveform[10]_INST_0_i_32_n_0\
    );
\Waveform[10]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_168_n_5\,
      I1 => \Waveform[14]_INST_0_i_169_n_5\,
      I2 => \Waveform[14]_INST_0_i_170_n_5\,
      I3 => \Waveform[10]_INST_0_i_126_n_0\,
      O => \Waveform[10]_INST_0_i_130_n_0\
    );
\Waveform[10]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_168_n_6\,
      I1 => \Waveform[14]_INST_0_i_169_n_6\,
      I2 => \Waveform[14]_INST_0_i_170_n_6\,
      I3 => \Waveform[10]_INST_0_i_127_n_0\,
      O => \Waveform[10]_INST_0_i_131_n_0\
    );
\Waveform[10]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_168_n_7\,
      I1 => \Waveform[14]_INST_0_i_169_n_7\,
      I2 => \Waveform[14]_INST_0_i_170_n_7\,
      I3 => \Waveform[10]_INST_0_i_128_n_0\,
      O => \Waveform[10]_INST_0_i_132_n_0\
    );
\Waveform[10]_INST_0_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(10),
      I1 => \wavegen/Waveform_reg_4\(10),
      I2 => \wavegen/Waveform_reg_5\(10),
      O => \Waveform[10]_INST_0_i_133_n_0\
    );
\Waveform[10]_INST_0_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(9),
      I1 => \wavegen/Waveform_reg_4\(9),
      I2 => \wavegen/Waveform_reg_5\(9),
      O => \Waveform[10]_INST_0_i_134_n_0\
    );
\Waveform[10]_INST_0_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(8),
      I1 => \wavegen/Waveform_reg_4\(8),
      I2 => \wavegen/Waveform_reg_5\(8),
      O => \Waveform[10]_INST_0_i_135_n_0\
    );
\Waveform[10]_INST_0_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(7),
      I1 => \wavegen/Waveform_reg_4\(7),
      I2 => \wavegen/Waveform_reg_5\(7),
      O => \Waveform[10]_INST_0_i_136_n_0\
    );
\Waveform[10]_INST_0_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(11),
      I1 => \wavegen/Waveform_reg_4\(11),
      I2 => \wavegen/Waveform_reg_5\(11),
      I3 => \Waveform[10]_INST_0_i_133_n_0\,
      O => \Waveform[10]_INST_0_i_137_n_0\
    );
\Waveform[10]_INST_0_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(10),
      I1 => \wavegen/Waveform_reg_4\(10),
      I2 => \wavegen/Waveform_reg_5\(10),
      I3 => \Waveform[10]_INST_0_i_134_n_0\,
      O => \Waveform[10]_INST_0_i_138_n_0\
    );
\Waveform[10]_INST_0_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(9),
      I1 => \wavegen/Waveform_reg_4\(9),
      I2 => \wavegen/Waveform_reg_5\(9),
      I3 => \Waveform[10]_INST_0_i_135_n_0\,
      O => \Waveform[10]_INST_0_i_139_n_0\
    );
\Waveform[10]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_14_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_14_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_14_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_14_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_33_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_34_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_35_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_36_n_0\,
      O(3) => \Waveform[10]_INST_0_i_14_n_4\,
      O(2) => \Waveform[10]_INST_0_i_14_n_5\,
      O(1) => \Waveform[10]_INST_0_i_14_n_6\,
      O(0) => \Waveform[10]_INST_0_i_14_n_7\,
      S(3) => \Waveform[10]_INST_0_i_37_n_0\,
      S(2) => \Waveform[10]_INST_0_i_38_n_0\,
      S(1) => \Waveform[10]_INST_0_i_39_n_0\,
      S(0) => \Waveform[10]_INST_0_i_40_n_0\
    );
\Waveform[10]_INST_0_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(8),
      I1 => \wavegen/Waveform_reg_4\(8),
      I2 => \wavegen/Waveform_reg_5\(8),
      I3 => \Waveform[10]_INST_0_i_136_n_0\,
      O => \Waveform[10]_INST_0_i_140_n_0\
    );
\Waveform[10]_INST_0_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(10),
      I1 => \wavegen/Waveform_reg_7\(10),
      I2 => \wavegen/Waveform_reg_8\(10),
      O => \Waveform[10]_INST_0_i_141_n_0\
    );
\Waveform[10]_INST_0_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(9),
      I1 => \wavegen/Waveform_reg_7\(9),
      I2 => \wavegen/Waveform_reg_8\(9),
      O => \Waveform[10]_INST_0_i_142_n_0\
    );
\Waveform[10]_INST_0_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(8),
      I1 => \wavegen/Waveform_reg_7\(8),
      I2 => \wavegen/Waveform_reg_8\(8),
      O => \Waveform[10]_INST_0_i_143_n_0\
    );
\Waveform[10]_INST_0_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(7),
      I1 => \wavegen/Waveform_reg_7\(7),
      I2 => \wavegen/Waveform_reg_8\(7),
      O => \Waveform[10]_INST_0_i_144_n_0\
    );
\Waveform[10]_INST_0_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(11),
      I1 => \wavegen/Waveform_reg_7\(11),
      I2 => \wavegen/Waveform_reg_8\(11),
      I3 => \Waveform[10]_INST_0_i_141_n_0\,
      O => \Waveform[10]_INST_0_i_145_n_0\
    );
\Waveform[10]_INST_0_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(10),
      I1 => \wavegen/Waveform_reg_7\(10),
      I2 => \wavegen/Waveform_reg_8\(10),
      I3 => \Waveform[10]_INST_0_i_142_n_0\,
      O => \Waveform[10]_INST_0_i_146_n_0\
    );
\Waveform[10]_INST_0_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(9),
      I1 => \wavegen/Waveform_reg_7\(9),
      I2 => \wavegen/Waveform_reg_8\(9),
      I3 => \Waveform[10]_INST_0_i_143_n_0\,
      O => \Waveform[10]_INST_0_i_147_n_0\
    );
\Waveform[10]_INST_0_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(8),
      I1 => \wavegen/Waveform_reg_7\(8),
      I2 => \wavegen/Waveform_reg_8\(8),
      I3 => \Waveform[10]_INST_0_i_144_n_0\,
      O => \Waveform[10]_INST_0_i_148_n_0\
    );
\Waveform[10]_INST_0_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(10),
      I1 => \wavegen/Waveform_reg_11\(10),
      I2 => \wavegen/Waveform_reg_12\(10),
      O => \Waveform[10]_INST_0_i_149_n_0\
    );
\Waveform[10]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_15_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_15_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_15_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_15_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_41_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_42_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_43_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_44_n_0\,
      O(3) => \Waveform[10]_INST_0_i_15_n_4\,
      O(2) => \Waveform[10]_INST_0_i_15_n_5\,
      O(1) => \Waveform[10]_INST_0_i_15_n_6\,
      O(0) => \Waveform[10]_INST_0_i_15_n_7\,
      S(3) => \Waveform[10]_INST_0_i_45_n_0\,
      S(2) => \Waveform[10]_INST_0_i_46_n_0\,
      S(1) => \Waveform[10]_INST_0_i_47_n_0\,
      S(0) => \Waveform[10]_INST_0_i_48_n_0\
    );
\Waveform[10]_INST_0_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(9),
      I1 => \wavegen/Waveform_reg_11\(9),
      I2 => \wavegen/Waveform_reg_12\(9),
      O => \Waveform[10]_INST_0_i_150_n_0\
    );
\Waveform[10]_INST_0_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(8),
      I1 => \wavegen/Waveform_reg_11\(8),
      I2 => \wavegen/Waveform_reg_12\(8),
      O => \Waveform[10]_INST_0_i_151_n_0\
    );
\Waveform[10]_INST_0_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(7),
      I1 => \wavegen/Waveform_reg_11\(7),
      I2 => \wavegen/Waveform_reg_12\(7),
      O => \Waveform[10]_INST_0_i_152_n_0\
    );
\Waveform[10]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(11),
      I1 => \wavegen/Waveform_reg_11\(11),
      I2 => \wavegen/Waveform_reg_12\(11),
      I3 => \Waveform[10]_INST_0_i_149_n_0\,
      O => \Waveform[10]_INST_0_i_153_n_0\
    );
\Waveform[10]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(10),
      I1 => \wavegen/Waveform_reg_11\(10),
      I2 => \wavegen/Waveform_reg_12\(10),
      I3 => \Waveform[10]_INST_0_i_150_n_0\,
      O => \Waveform[10]_INST_0_i_154_n_0\
    );
\Waveform[10]_INST_0_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(9),
      I1 => \wavegen/Waveform_reg_11\(9),
      I2 => \wavegen/Waveform_reg_12\(9),
      I3 => \Waveform[10]_INST_0_i_151_n_0\,
      O => \Waveform[10]_INST_0_i_155_n_0\
    );
\Waveform[10]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(8),
      I1 => \wavegen/Waveform_reg_11\(8),
      I2 => \wavegen/Waveform_reg_12\(8),
      I3 => \Waveform[10]_INST_0_i_152_n_0\,
      O => \Waveform[10]_INST_0_i_156_n_0\
    );
\Waveform[10]_INST_0_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_157_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_157_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_157_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_157_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_157_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_171_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_172_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_173_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_174_n_0\,
      O(3) => \Waveform[10]_INST_0_i_157_n_4\,
      O(2) => \Waveform[10]_INST_0_i_157_n_5\,
      O(1) => \Waveform[10]_INST_0_i_157_n_6\,
      O(0) => \Waveform[10]_INST_0_i_157_n_7\,
      S(3) => \Waveform[10]_INST_0_i_175_n_0\,
      S(2) => \Waveform[10]_INST_0_i_176_n_0\,
      S(1) => \Waveform[10]_INST_0_i_177_n_0\,
      S(0) => \Waveform[10]_INST_0_i_178_n_0\
    );
\Waveform[10]_INST_0_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_158_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_158_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_158_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_158_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_158_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_179_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_180_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_181_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_182_n_0\,
      O(3) => \Waveform[10]_INST_0_i_158_n_4\,
      O(2) => \Waveform[10]_INST_0_i_158_n_5\,
      O(1) => \Waveform[10]_INST_0_i_158_n_6\,
      O(0) => \Waveform[10]_INST_0_i_158_n_7\,
      S(3) => \Waveform[10]_INST_0_i_183_n_0\,
      S(2) => \Waveform[10]_INST_0_i_184_n_0\,
      S(1) => \Waveform[10]_INST_0_i_185_n_0\,
      S(0) => \Waveform[10]_INST_0_i_186_n_0\
    );
\Waveform[10]_INST_0_i_159\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_159_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_159_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_159_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_159_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_159_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_187_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_188_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_189_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_190_n_0\,
      O(3) => \Waveform[10]_INST_0_i_159_n_4\,
      O(2) => \Waveform[10]_INST_0_i_159_n_5\,
      O(1) => \Waveform[10]_INST_0_i_159_n_6\,
      O(0) => \Waveform[10]_INST_0_i_159_n_7\,
      S(3) => \Waveform[10]_INST_0_i_191_n_0\,
      S(2) => \Waveform[10]_INST_0_i_192_n_0\,
      S(1) => \Waveform[10]_INST_0_i_193_n_0\,
      S(0) => \Waveform[10]_INST_0_i_194_n_0\
    );
\Waveform[10]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_12_n_4\,
      I1 => \Waveform[10]_INST_0_i_14_n_4\,
      I2 => \Waveform[10]_INST_0_i_13_n_4\,
      O => \Waveform[10]_INST_0_i_16_n_0\
    );
\Waveform[10]_INST_0_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_160_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_160_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_160_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_160_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_160_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_195_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_196_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_197_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_198_n_0\,
      O(3) => \Waveform[10]_INST_0_i_160_n_4\,
      O(2) => \Waveform[10]_INST_0_i_160_n_5\,
      O(1) => \Waveform[10]_INST_0_i_160_n_6\,
      O(0) => \Waveform[10]_INST_0_i_160_n_7\,
      S(3) => \Waveform[10]_INST_0_i_199_n_0\,
      S(2) => \Waveform[10]_INST_0_i_200_n_0\,
      S(1) => \Waveform[10]_INST_0_i_201_n_0\,
      S(0) => \Waveform[10]_INST_0_i_202_n_0\
    );
\Waveform[10]_INST_0_i_161\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_161_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_161_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_161_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_161_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_161_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_203_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_204_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_205_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_206_n_0\,
      O(3) => \Waveform[10]_INST_0_i_161_n_4\,
      O(2) => \Waveform[10]_INST_0_i_161_n_5\,
      O(1) => \Waveform[10]_INST_0_i_161_n_6\,
      O(0) => \Waveform[10]_INST_0_i_161_n_7\,
      S(3) => \Waveform[10]_INST_0_i_207_n_0\,
      S(2) => \Waveform[10]_INST_0_i_208_n_0\,
      S(1) => \Waveform[10]_INST_0_i_209_n_0\,
      S(0) => \Waveform[10]_INST_0_i_210_n_0\
    );
\Waveform[10]_INST_0_i_162\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_162_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_162_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_162_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_162_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_162_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_211_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_212_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_213_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_214_n_0\,
      O(3) => \Waveform[10]_INST_0_i_162_n_4\,
      O(2) => \Waveform[10]_INST_0_i_162_n_5\,
      O(1) => \Waveform[10]_INST_0_i_162_n_6\,
      O(0) => \Waveform[10]_INST_0_i_162_n_7\,
      S(3) => \Waveform[10]_INST_0_i_215_n_0\,
      S(2) => \Waveform[10]_INST_0_i_216_n_0\,
      S(1) => \Waveform[10]_INST_0_i_217_n_0\,
      S(0) => \Waveform[10]_INST_0_i_218_n_0\
    );
\Waveform[10]_INST_0_i_163\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_163_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_163_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_163_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_163_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_163_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_219_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_220_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_221_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_222_n_0\,
      O(3) => \Waveform[10]_INST_0_i_163_n_4\,
      O(2) => \Waveform[10]_INST_0_i_163_n_5\,
      O(1) => \Waveform[10]_INST_0_i_163_n_6\,
      O(0) => \Waveform[10]_INST_0_i_163_n_7\,
      S(3) => \Waveform[10]_INST_0_i_223_n_0\,
      S(2) => \Waveform[10]_INST_0_i_224_n_0\,
      S(1) => \Waveform[10]_INST_0_i_225_n_0\,
      S(0) => \Waveform[10]_INST_0_i_226_n_0\
    );
\Waveform[10]_INST_0_i_164\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_164_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_164_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_164_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_164_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_164_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_227_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_228_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_229_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_230_n_0\,
      O(3) => \Waveform[10]_INST_0_i_164_n_4\,
      O(2) => \Waveform[10]_INST_0_i_164_n_5\,
      O(1) => \Waveform[10]_INST_0_i_164_n_6\,
      O(0) => \Waveform[10]_INST_0_i_164_n_7\,
      S(3) => \Waveform[10]_INST_0_i_231_n_0\,
      S(2) => \Waveform[10]_INST_0_i_232_n_0\,
      S(1) => \Waveform[10]_INST_0_i_233_n_0\,
      S(0) => \Waveform[10]_INST_0_i_234_n_0\
    );
\Waveform[10]_INST_0_i_165\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_165_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_165_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_165_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_165_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_165_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_235_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_236_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_237_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_238_n_0\,
      O(3) => \Waveform[10]_INST_0_i_165_n_4\,
      O(2) => \Waveform[10]_INST_0_i_165_n_5\,
      O(1) => \Waveform[10]_INST_0_i_165_n_6\,
      O(0) => \Waveform[10]_INST_0_i_165_n_7\,
      S(3) => \Waveform[10]_INST_0_i_239_n_0\,
      S(2) => \Waveform[10]_INST_0_i_240_n_0\,
      S(1) => \Waveform[10]_INST_0_i_241_n_0\,
      S(0) => \Waveform[10]_INST_0_i_242_n_0\
    );
\Waveform[10]_INST_0_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_166_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_166_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_166_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_166_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_166_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_243_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_244_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_245_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_246_n_0\,
      O(3) => \Waveform[10]_INST_0_i_166_n_4\,
      O(2) => \Waveform[10]_INST_0_i_166_n_5\,
      O(1) => \Waveform[10]_INST_0_i_166_n_6\,
      O(0) => \Waveform[10]_INST_0_i_166_n_7\,
      S(3) => \Waveform[10]_INST_0_i_247_n_0\,
      S(2) => \Waveform[10]_INST_0_i_248_n_0\,
      S(1) => \Waveform[10]_INST_0_i_249_n_0\,
      S(0) => \Waveform[10]_INST_0_i_250_n_0\
    );
\Waveform[10]_INST_0_i_167\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_167_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_167_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_167_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_167_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_167_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_251_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_252_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_253_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_254_n_0\,
      O(3) => \Waveform[10]_INST_0_i_167_n_4\,
      O(2) => \Waveform[10]_INST_0_i_167_n_5\,
      O(1) => \Waveform[10]_INST_0_i_167_n_6\,
      O(0) => \Waveform[10]_INST_0_i_167_n_7\,
      S(3) => \Waveform[10]_INST_0_i_255_n_0\,
      S(2) => \Waveform[10]_INST_0_i_256_n_0\,
      S(1) => \Waveform[10]_INST_0_i_257_n_0\,
      S(0) => \Waveform[10]_INST_0_i_258_n_0\
    );
\Waveform[10]_INST_0_i_168\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_168_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_168_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_168_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_168_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_168_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_259_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_260_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_261_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_262_n_0\,
      O(3) => \Waveform[10]_INST_0_i_168_n_4\,
      O(2) => \Waveform[10]_INST_0_i_168_n_5\,
      O(1) => \Waveform[10]_INST_0_i_168_n_6\,
      O(0) => \Waveform[10]_INST_0_i_168_n_7\,
      S(3) => \Waveform[10]_INST_0_i_263_n_0\,
      S(2) => \Waveform[10]_INST_0_i_264_n_0\,
      S(1) => \Waveform[10]_INST_0_i_265_n_0\,
      S(0) => \Waveform[10]_INST_0_i_266_n_0\
    );
\Waveform[10]_INST_0_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_169_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_169_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_169_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_169_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_169_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_267_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_268_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_269_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_270_n_0\,
      O(3) => \Waveform[10]_INST_0_i_169_n_4\,
      O(2) => \Waveform[10]_INST_0_i_169_n_5\,
      O(1) => \Waveform[10]_INST_0_i_169_n_6\,
      O(0) => \Waveform[10]_INST_0_i_169_n_7\,
      S(3) => \Waveform[10]_INST_0_i_271_n_0\,
      S(2) => \Waveform[10]_INST_0_i_272_n_0\,
      S(1) => \Waveform[10]_INST_0_i_273_n_0\,
      S(0) => \Waveform[10]_INST_0_i_274_n_0\
    );
\Waveform[10]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_5\,
      I1 => \Waveform[14]_INST_0_i_50_n_5\,
      I2 => \Waveform[14]_INST_0_i_51_n_5\,
      O => \Waveform[10]_INST_0_i_17_n_0\
    );
\Waveform[10]_INST_0_i_170\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_170_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_170_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_170_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_170_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_170_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_275_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_276_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_277_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_278_n_0\,
      O(3) => \Waveform[10]_INST_0_i_170_n_4\,
      O(2) => \Waveform[10]_INST_0_i_170_n_5\,
      O(1) => \Waveform[10]_INST_0_i_170_n_6\,
      O(0) => \Waveform[10]_INST_0_i_170_n_7\,
      S(3) => \Waveform[10]_INST_0_i_279_n_0\,
      S(2) => \Waveform[10]_INST_0_i_280_n_0\,
      S(1) => \Waveform[10]_INST_0_i_281_n_0\,
      S(0) => \Waveform[10]_INST_0_i_282_n_0\
    );
\Waveform[10]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(6),
      I1 => \wavegen/Waveform_reg_44\(6),
      I2 => \wavegen/Waveform_reg_45\(6),
      O => \Waveform[10]_INST_0_i_171_n_0\
    );
\Waveform[10]_INST_0_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(5),
      I1 => \wavegen/Waveform_reg_44\(5),
      I2 => \wavegen/Waveform_reg_45\(5),
      O => \Waveform[10]_INST_0_i_172_n_0\
    );
\Waveform[10]_INST_0_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(4),
      I1 => \wavegen/Waveform_reg_44\(4),
      I2 => \wavegen/Waveform_reg_45\(4),
      O => \Waveform[10]_INST_0_i_173_n_0\
    );
\Waveform[10]_INST_0_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(3),
      I1 => \wavegen/Waveform_reg_44\(3),
      I2 => \wavegen/Waveform_reg_45\(3),
      O => \Waveform[10]_INST_0_i_174_n_0\
    );
\Waveform[10]_INST_0_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(7),
      I1 => \wavegen/Waveform_reg_44\(7),
      I2 => \wavegen/Waveform_reg_45\(7),
      I3 => \Waveform[10]_INST_0_i_171_n_0\,
      O => \Waveform[10]_INST_0_i_175_n_0\
    );
\Waveform[10]_INST_0_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(6),
      I1 => \wavegen/Waveform_reg_44\(6),
      I2 => \wavegen/Waveform_reg_45\(6),
      I3 => \Waveform[10]_INST_0_i_172_n_0\,
      O => \Waveform[10]_INST_0_i_176_n_0\
    );
\Waveform[10]_INST_0_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(5),
      I1 => \wavegen/Waveform_reg_44\(5),
      I2 => \wavegen/Waveform_reg_45\(5),
      I3 => \Waveform[10]_INST_0_i_173_n_0\,
      O => \Waveform[10]_INST_0_i_177_n_0\
    );
\Waveform[10]_INST_0_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(4),
      I1 => \wavegen/Waveform_reg_44\(4),
      I2 => \wavegen/Waveform_reg_45\(4),
      I3 => \Waveform[10]_INST_0_i_174_n_0\,
      O => \Waveform[10]_INST_0_i_178_n_0\
    );
\Waveform[10]_INST_0_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(6),
      I1 => \wavegen/Waveform_reg_47\(6),
      I2 => \wavegen/Waveform_reg_48\(6),
      O => \Waveform[10]_INST_0_i_179_n_0\
    );
\Waveform[10]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_6\,
      I1 => \Waveform[14]_INST_0_i_50_n_6\,
      I2 => \Waveform[14]_INST_0_i_51_n_6\,
      O => \Waveform[10]_INST_0_i_18_n_0\
    );
\Waveform[10]_INST_0_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(5),
      I1 => \wavegen/Waveform_reg_47\(5),
      I2 => \wavegen/Waveform_reg_48\(5),
      O => \Waveform[10]_INST_0_i_180_n_0\
    );
\Waveform[10]_INST_0_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(4),
      I1 => \wavegen/Waveform_reg_47\(4),
      I2 => \wavegen/Waveform_reg_48\(4),
      O => \Waveform[10]_INST_0_i_181_n_0\
    );
\Waveform[10]_INST_0_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(3),
      I1 => \wavegen/Waveform_reg_47\(3),
      I2 => \wavegen/Waveform_reg_48\(3),
      O => \Waveform[10]_INST_0_i_182_n_0\
    );
\Waveform[10]_INST_0_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(7),
      I1 => \wavegen/Waveform_reg_47\(7),
      I2 => \wavegen/Waveform_reg_48\(7),
      I3 => \Waveform[10]_INST_0_i_179_n_0\,
      O => \Waveform[10]_INST_0_i_183_n_0\
    );
\Waveform[10]_INST_0_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(6),
      I1 => \wavegen/Waveform_reg_47\(6),
      I2 => \wavegen/Waveform_reg_48\(6),
      I3 => \Waveform[10]_INST_0_i_180_n_0\,
      O => \Waveform[10]_INST_0_i_184_n_0\
    );
\Waveform[10]_INST_0_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(5),
      I1 => \wavegen/Waveform_reg_47\(5),
      I2 => \wavegen/Waveform_reg_48\(5),
      I3 => \Waveform[10]_INST_0_i_181_n_0\,
      O => \Waveform[10]_INST_0_i_185_n_0\
    );
\Waveform[10]_INST_0_i_186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(4),
      I1 => \wavegen/Waveform_reg_47\(4),
      I2 => \wavegen/Waveform_reg_48\(4),
      I3 => \Waveform[10]_INST_0_i_182_n_0\,
      O => \Waveform[10]_INST_0_i_186_n_0\
    );
\Waveform[10]_INST_0_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(6),
      I1 => \wavegen/Waveform_reg_50\(6),
      I2 => \wavegen/Waveform_reg_51\(6),
      O => \Waveform[10]_INST_0_i_187_n_0\
    );
\Waveform[10]_INST_0_i_188\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(5),
      I1 => \wavegen/Waveform_reg_50\(5),
      I2 => \wavegen/Waveform_reg_51\(5),
      O => \Waveform[10]_INST_0_i_188_n_0\
    );
\Waveform[10]_INST_0_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(4),
      I1 => \wavegen/Waveform_reg_50\(4),
      I2 => \wavegen/Waveform_reg_51\(4),
      O => \Waveform[10]_INST_0_i_189_n_0\
    );
\Waveform[10]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_7\,
      I1 => \Waveform[14]_INST_0_i_50_n_7\,
      I2 => \Waveform[14]_INST_0_i_51_n_7\,
      O => \Waveform[10]_INST_0_i_19_n_0\
    );
\Waveform[10]_INST_0_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(3),
      I1 => \wavegen/Waveform_reg_50\(3),
      I2 => \wavegen/Waveform_reg_51\(3),
      O => \Waveform[10]_INST_0_i_190_n_0\
    );
\Waveform[10]_INST_0_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(7),
      I1 => \wavegen/Waveform_reg_50\(7),
      I2 => \wavegen/Waveform_reg_51\(7),
      I3 => \Waveform[10]_INST_0_i_187_n_0\,
      O => \Waveform[10]_INST_0_i_191_n_0\
    );
\Waveform[10]_INST_0_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(6),
      I1 => \wavegen/Waveform_reg_50\(6),
      I2 => \wavegen/Waveform_reg_51\(6),
      I3 => \Waveform[10]_INST_0_i_188_n_0\,
      O => \Waveform[10]_INST_0_i_192_n_0\
    );
\Waveform[10]_INST_0_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(5),
      I1 => \wavegen/Waveform_reg_50\(5),
      I2 => \wavegen/Waveform_reg_51\(5),
      I3 => \Waveform[10]_INST_0_i_189_n_0\,
      O => \Waveform[10]_INST_0_i_193_n_0\
    );
\Waveform[10]_INST_0_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(4),
      I1 => \wavegen/Waveform_reg_50\(4),
      I2 => \wavegen/Waveform_reg_51\(4),
      I3 => \Waveform[10]_INST_0_i_190_n_0\,
      O => \Waveform[10]_INST_0_i_194_n_0\
    );
\Waveform[10]_INST_0_i_195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(6),
      I1 => \wavegen/Waveform_reg_53\(6),
      I2 => \wavegen/Waveform_reg_55\(6),
      O => \Waveform[10]_INST_0_i_195_n_0\
    );
\Waveform[10]_INST_0_i_196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(5),
      I1 => \wavegen/Waveform_reg_53\(5),
      I2 => \wavegen/Waveform_reg_55\(5),
      O => \Waveform[10]_INST_0_i_196_n_0\
    );
\Waveform[10]_INST_0_i_197\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(4),
      I1 => \wavegen/Waveform_reg_53\(4),
      I2 => \wavegen/Waveform_reg_55\(4),
      O => \Waveform[10]_INST_0_i_197_n_0\
    );
\Waveform[10]_INST_0_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(3),
      I1 => \wavegen/Waveform_reg_53\(3),
      I2 => \wavegen/Waveform_reg_55\(3),
      O => \Waveform[10]_INST_0_i_198_n_0\
    );
\Waveform[10]_INST_0_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(7),
      I1 => \wavegen/Waveform_reg_53\(7),
      I2 => \wavegen/Waveform_reg_55\(7),
      I3 => \Waveform[10]_INST_0_i_195_n_0\,
      O => \Waveform[10]_INST_0_i_199_n_0\
    );
\Waveform[10]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_15_n_6\,
      I1 => \Waveform[10]_INST_0_i_10_n_0\,
      I2 => \Waveform[14]_INST_0_i_12_n_7\,
      I3 => \Waveform[14]_INST_0_i_13_n_7\,
      I4 => \Waveform[14]_INST_0_i_14_n_7\,
      O => \Waveform[10]_INST_0_i_2_n_0\
    );
\Waveform[10]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_4\,
      I1 => \Waveform[10]_INST_0_i_50_n_4\,
      I2 => \Waveform[10]_INST_0_i_51_n_4\,
      O => \Waveform[10]_INST_0_i_20_n_0\
    );
\Waveform[10]_INST_0_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(6),
      I1 => \wavegen/Waveform_reg_53\(6),
      I2 => \wavegen/Waveform_reg_55\(6),
      I3 => \Waveform[10]_INST_0_i_196_n_0\,
      O => \Waveform[10]_INST_0_i_200_n_0\
    );
\Waveform[10]_INST_0_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(5),
      I1 => \wavegen/Waveform_reg_53\(5),
      I2 => \wavegen/Waveform_reg_55\(5),
      I3 => \Waveform[10]_INST_0_i_197_n_0\,
      O => \Waveform[10]_INST_0_i_201_n_0\
    );
\Waveform[10]_INST_0_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(4),
      I1 => \wavegen/Waveform_reg_53\(4),
      I2 => \wavegen/Waveform_reg_55\(4),
      I3 => \Waveform[10]_INST_0_i_198_n_0\,
      O => \Waveform[10]_INST_0_i_202_n_0\
    );
\Waveform[10]_INST_0_i_203\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(6),
      I1 => \wavegen/Waveform_reg_57\(6),
      I2 => \wavegen/Waveform_reg_58\(6),
      O => \Waveform[10]_INST_0_i_203_n_0\
    );
\Waveform[10]_INST_0_i_204\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(5),
      I1 => \wavegen/Waveform_reg_57\(5),
      I2 => \wavegen/Waveform_reg_58\(5),
      O => \Waveform[10]_INST_0_i_204_n_0\
    );
\Waveform[10]_INST_0_i_205\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(4),
      I1 => \wavegen/Waveform_reg_57\(4),
      I2 => \wavegen/Waveform_reg_58\(4),
      O => \Waveform[10]_INST_0_i_205_n_0\
    );
\Waveform[10]_INST_0_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(3),
      I1 => \wavegen/Waveform_reg_57\(3),
      I2 => \wavegen/Waveform_reg_58\(3),
      O => \Waveform[10]_INST_0_i_206_n_0\
    );
\Waveform[10]_INST_0_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(7),
      I1 => \wavegen/Waveform_reg_57\(7),
      I2 => \wavegen/Waveform_reg_58\(7),
      I3 => \Waveform[10]_INST_0_i_203_n_0\,
      O => \Waveform[10]_INST_0_i_207_n_0\
    );
\Waveform[10]_INST_0_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(6),
      I1 => \wavegen/Waveform_reg_57\(6),
      I2 => \wavegen/Waveform_reg_58\(6),
      I3 => \Waveform[10]_INST_0_i_204_n_0\,
      O => \Waveform[10]_INST_0_i_208_n_0\
    );
\Waveform[10]_INST_0_i_209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(5),
      I1 => \wavegen/Waveform_reg_57\(5),
      I2 => \wavegen/Waveform_reg_58\(5),
      I3 => \Waveform[10]_INST_0_i_205_n_0\,
      O => \Waveform[10]_INST_0_i_209_n_0\
    );
\Waveform[10]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_4\,
      I1 => \Waveform[14]_INST_0_i_50_n_4\,
      I2 => \Waveform[14]_INST_0_i_51_n_4\,
      I3 => \Waveform[10]_INST_0_i_17_n_0\,
      O => \Waveform[10]_INST_0_i_21_n_0\
    );
\Waveform[10]_INST_0_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(4),
      I1 => \wavegen/Waveform_reg_57\(4),
      I2 => \wavegen/Waveform_reg_58\(4),
      I3 => \Waveform[10]_INST_0_i_206_n_0\,
      O => \Waveform[10]_INST_0_i_210_n_0\
    );
\Waveform[10]_INST_0_i_211\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(6),
      I1 => \wavegen/Waveform_reg_14\(6),
      I2 => \wavegen/Waveform_reg_15\(6),
      O => \Waveform[10]_INST_0_i_211_n_0\
    );
\Waveform[10]_INST_0_i_212\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(5),
      I1 => \wavegen/Waveform_reg_14\(5),
      I2 => \wavegen/Waveform_reg_15\(5),
      O => \Waveform[10]_INST_0_i_212_n_0\
    );
\Waveform[10]_INST_0_i_213\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(4),
      I1 => \wavegen/Waveform_reg_14\(4),
      I2 => \wavegen/Waveform_reg_15\(4),
      O => \Waveform[10]_INST_0_i_213_n_0\
    );
\Waveform[10]_INST_0_i_214\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(3),
      I1 => \wavegen/Waveform_reg_14\(3),
      I2 => \wavegen/Waveform_reg_15\(3),
      O => \Waveform[10]_INST_0_i_214_n_0\
    );
\Waveform[10]_INST_0_i_215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(7),
      I1 => \wavegen/Waveform_reg_14\(7),
      I2 => \wavegen/Waveform_reg_15\(7),
      I3 => \Waveform[10]_INST_0_i_211_n_0\,
      O => \Waveform[10]_INST_0_i_215_n_0\
    );
\Waveform[10]_INST_0_i_216\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(6),
      I1 => \wavegen/Waveform_reg_14\(6),
      I2 => \wavegen/Waveform_reg_15\(6),
      I3 => \Waveform[10]_INST_0_i_212_n_0\,
      O => \Waveform[10]_INST_0_i_216_n_0\
    );
\Waveform[10]_INST_0_i_217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(5),
      I1 => \wavegen/Waveform_reg_14\(5),
      I2 => \wavegen/Waveform_reg_15\(5),
      I3 => \Waveform[10]_INST_0_i_213_n_0\,
      O => \Waveform[10]_INST_0_i_217_n_0\
    );
\Waveform[10]_INST_0_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(4),
      I1 => \wavegen/Waveform_reg_14\(4),
      I2 => \wavegen/Waveform_reg_15\(4),
      I3 => \Waveform[10]_INST_0_i_214_n_0\,
      O => \Waveform[10]_INST_0_i_218_n_0\
    );
\Waveform[10]_INST_0_i_219\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(6),
      I1 => \wavegen/Waveform_reg_17\(6),
      I2 => \wavegen/Waveform_reg_18\(6),
      O => \Waveform[10]_INST_0_i_219_n_0\
    );
\Waveform[10]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_5\,
      I1 => \Waveform[14]_INST_0_i_50_n_5\,
      I2 => \Waveform[14]_INST_0_i_51_n_5\,
      I3 => \Waveform[10]_INST_0_i_18_n_0\,
      O => \Waveform[10]_INST_0_i_22_n_0\
    );
\Waveform[10]_INST_0_i_220\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(5),
      I1 => \wavegen/Waveform_reg_17\(5),
      I2 => \wavegen/Waveform_reg_18\(5),
      O => \Waveform[10]_INST_0_i_220_n_0\
    );
\Waveform[10]_INST_0_i_221\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(4),
      I1 => \wavegen/Waveform_reg_17\(4),
      I2 => \wavegen/Waveform_reg_18\(4),
      O => \Waveform[10]_INST_0_i_221_n_0\
    );
\Waveform[10]_INST_0_i_222\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(3),
      I1 => \wavegen/Waveform_reg_17\(3),
      I2 => \wavegen/Waveform_reg_18\(3),
      O => \Waveform[10]_INST_0_i_222_n_0\
    );
\Waveform[10]_INST_0_i_223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(7),
      I1 => \wavegen/Waveform_reg_17\(7),
      I2 => \wavegen/Waveform_reg_18\(7),
      I3 => \Waveform[10]_INST_0_i_219_n_0\,
      O => \Waveform[10]_INST_0_i_223_n_0\
    );
\Waveform[10]_INST_0_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(6),
      I1 => \wavegen/Waveform_reg_17\(6),
      I2 => \wavegen/Waveform_reg_18\(6),
      I3 => \Waveform[10]_INST_0_i_220_n_0\,
      O => \Waveform[10]_INST_0_i_224_n_0\
    );
\Waveform[10]_INST_0_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(5),
      I1 => \wavegen/Waveform_reg_17\(5),
      I2 => \wavegen/Waveform_reg_18\(5),
      I3 => \Waveform[10]_INST_0_i_221_n_0\,
      O => \Waveform[10]_INST_0_i_225_n_0\
    );
\Waveform[10]_INST_0_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(4),
      I1 => \wavegen/Waveform_reg_17\(4),
      I2 => \wavegen/Waveform_reg_18\(4),
      I3 => \Waveform[10]_INST_0_i_222_n_0\,
      O => \Waveform[10]_INST_0_i_226_n_0\
    );
\Waveform[10]_INST_0_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(6),
      I1 => \wavegen/Waveform_reg_20\(6),
      I2 => \wavegen/Waveform_reg_22\(6),
      O => \Waveform[10]_INST_0_i_227_n_0\
    );
\Waveform[10]_INST_0_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(5),
      I1 => \wavegen/Waveform_reg_20\(5),
      I2 => \wavegen/Waveform_reg_22\(5),
      O => \Waveform[10]_INST_0_i_228_n_0\
    );
\Waveform[10]_INST_0_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(4),
      I1 => \wavegen/Waveform_reg_20\(4),
      I2 => \wavegen/Waveform_reg_22\(4),
      O => \Waveform[10]_INST_0_i_229_n_0\
    );
\Waveform[10]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_6\,
      I1 => \Waveform[14]_INST_0_i_50_n_6\,
      I2 => \Waveform[14]_INST_0_i_51_n_6\,
      I3 => \Waveform[10]_INST_0_i_19_n_0\,
      O => \Waveform[10]_INST_0_i_23_n_0\
    );
\Waveform[10]_INST_0_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(3),
      I1 => \wavegen/Waveform_reg_20\(3),
      I2 => \wavegen/Waveform_reg_22\(3),
      O => \Waveform[10]_INST_0_i_230_n_0\
    );
\Waveform[10]_INST_0_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(7),
      I1 => \wavegen/Waveform_reg_20\(7),
      I2 => \wavegen/Waveform_reg_22\(7),
      I3 => \Waveform[10]_INST_0_i_227_n_0\,
      O => \Waveform[10]_INST_0_i_231_n_0\
    );
\Waveform[10]_INST_0_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(6),
      I1 => \wavegen/Waveform_reg_20\(6),
      I2 => \wavegen/Waveform_reg_22\(6),
      I3 => \Waveform[10]_INST_0_i_228_n_0\,
      O => \Waveform[10]_INST_0_i_232_n_0\
    );
\Waveform[10]_INST_0_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(5),
      I1 => \wavegen/Waveform_reg_20\(5),
      I2 => \wavegen/Waveform_reg_22\(5),
      I3 => \Waveform[10]_INST_0_i_229_n_0\,
      O => \Waveform[10]_INST_0_i_233_n_0\
    );
\Waveform[10]_INST_0_i_234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(4),
      I1 => \wavegen/Waveform_reg_20\(4),
      I2 => \wavegen/Waveform_reg_22\(4),
      I3 => \Waveform[10]_INST_0_i_230_n_0\,
      O => \Waveform[10]_INST_0_i_234_n_0\
    );
\Waveform[10]_INST_0_i_235\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(6),
      I1 => \wavegen/Waveform_reg_24\(6),
      I2 => \wavegen/Waveform_reg_25\(6),
      O => \Waveform[10]_INST_0_i_235_n_0\
    );
\Waveform[10]_INST_0_i_236\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(5),
      I1 => \wavegen/Waveform_reg_24\(5),
      I2 => \wavegen/Waveform_reg_25\(5),
      O => \Waveform[10]_INST_0_i_236_n_0\
    );
\Waveform[10]_INST_0_i_237\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(4),
      I1 => \wavegen/Waveform_reg_24\(4),
      I2 => \wavegen/Waveform_reg_25\(4),
      O => \Waveform[10]_INST_0_i_237_n_0\
    );
\Waveform[10]_INST_0_i_238\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(3),
      I1 => \wavegen/Waveform_reg_24\(3),
      I2 => \wavegen/Waveform_reg_25\(3),
      O => \Waveform[10]_INST_0_i_238_n_0\
    );
\Waveform[10]_INST_0_i_239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(7),
      I1 => \wavegen/Waveform_reg_24\(7),
      I2 => \wavegen/Waveform_reg_25\(7),
      I3 => \Waveform[10]_INST_0_i_235_n_0\,
      O => \Waveform[10]_INST_0_i_239_n_0\
    );
\Waveform[10]_INST_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_7\,
      I1 => \Waveform[14]_INST_0_i_50_n_7\,
      I2 => \Waveform[14]_INST_0_i_51_n_7\,
      I3 => \Waveform[10]_INST_0_i_20_n_0\,
      O => \Waveform[10]_INST_0_i_24_n_0\
    );
\Waveform[10]_INST_0_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(6),
      I1 => \wavegen/Waveform_reg_24\(6),
      I2 => \wavegen/Waveform_reg_25\(6),
      I3 => \Waveform[10]_INST_0_i_236_n_0\,
      O => \Waveform[10]_INST_0_i_240_n_0\
    );
\Waveform[10]_INST_0_i_241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(5),
      I1 => \wavegen/Waveform_reg_24\(5),
      I2 => \wavegen/Waveform_reg_25\(5),
      I3 => \Waveform[10]_INST_0_i_237_n_0\,
      O => \Waveform[10]_INST_0_i_241_n_0\
    );
\Waveform[10]_INST_0_i_242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(4),
      I1 => \wavegen/Waveform_reg_24\(4),
      I2 => \wavegen/Waveform_reg_25\(4),
      I3 => \Waveform[10]_INST_0_i_238_n_0\,
      O => \Waveform[10]_INST_0_i_242_n_0\
    );
\Waveform[10]_INST_0_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(6),
      I1 => \wavegen/Waveform_reg_27\(6),
      I2 => \wavegen/Waveform_reg_28\(6),
      O => \Waveform[10]_INST_0_i_243_n_0\
    );
\Waveform[10]_INST_0_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(5),
      I1 => \wavegen/Waveform_reg_27\(5),
      I2 => \wavegen/Waveform_reg_28\(5),
      O => \Waveform[10]_INST_0_i_244_n_0\
    );
\Waveform[10]_INST_0_i_245\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(4),
      I1 => \wavegen/Waveform_reg_27\(4),
      I2 => \wavegen/Waveform_reg_28\(4),
      O => \Waveform[10]_INST_0_i_245_n_0\
    );
\Waveform[10]_INST_0_i_246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(3),
      I1 => \wavegen/Waveform_reg_27\(3),
      I2 => \wavegen/Waveform_reg_28\(3),
      O => \Waveform[10]_INST_0_i_246_n_0\
    );
\Waveform[10]_INST_0_i_247\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(7),
      I1 => \wavegen/Waveform_reg_27\(7),
      I2 => \wavegen/Waveform_reg_28\(7),
      I3 => \Waveform[10]_INST_0_i_243_n_0\,
      O => \Waveform[10]_INST_0_i_247_n_0\
    );
\Waveform[10]_INST_0_i_248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(6),
      I1 => \wavegen/Waveform_reg_27\(6),
      I2 => \wavegen/Waveform_reg_28\(6),
      I3 => \Waveform[10]_INST_0_i_244_n_0\,
      O => \Waveform[10]_INST_0_i_248_n_0\
    );
\Waveform[10]_INST_0_i_249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(5),
      I1 => \wavegen/Waveform_reg_27\(5),
      I2 => \wavegen/Waveform_reg_28\(5),
      I3 => \Waveform[10]_INST_0_i_245_n_0\,
      O => \Waveform[10]_INST_0_i_249_n_0\
    );
\Waveform[10]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_5\,
      I1 => \Waveform[14]_INST_0_i_53_n_5\,
      I2 => \Waveform[14]_INST_0_i_54_n_5\,
      O => \Waveform[10]_INST_0_i_25_n_0\
    );
\Waveform[10]_INST_0_i_250\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(4),
      I1 => \wavegen/Waveform_reg_27\(4),
      I2 => \wavegen/Waveform_reg_28\(4),
      I3 => \Waveform[10]_INST_0_i_246_n_0\,
      O => \Waveform[10]_INST_0_i_250_n_0\
    );
\Waveform[10]_INST_0_i_251\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(6),
      I1 => \wavegen/Waveform_reg_30\(6),
      I2 => \wavegen/Waveform_reg_31\(6),
      O => \Waveform[10]_INST_0_i_251_n_0\
    );
\Waveform[10]_INST_0_i_252\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(5),
      I1 => \wavegen/Waveform_reg_30\(5),
      I2 => \wavegen/Waveform_reg_31\(5),
      O => \Waveform[10]_INST_0_i_252_n_0\
    );
\Waveform[10]_INST_0_i_253\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(4),
      I1 => \wavegen/Waveform_reg_30\(4),
      I2 => \wavegen/Waveform_reg_31\(4),
      O => \Waveform[10]_INST_0_i_253_n_0\
    );
\Waveform[10]_INST_0_i_254\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(3),
      I1 => \wavegen/Waveform_reg_30\(3),
      I2 => \wavegen/Waveform_reg_31\(3),
      O => \Waveform[10]_INST_0_i_254_n_0\
    );
\Waveform[10]_INST_0_i_255\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(7),
      I1 => \wavegen/Waveform_reg_30\(7),
      I2 => \wavegen/Waveform_reg_31\(7),
      I3 => \Waveform[10]_INST_0_i_251_n_0\,
      O => \Waveform[10]_INST_0_i_255_n_0\
    );
\Waveform[10]_INST_0_i_256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(6),
      I1 => \wavegen/Waveform_reg_30\(6),
      I2 => \wavegen/Waveform_reg_31\(6),
      I3 => \Waveform[10]_INST_0_i_252_n_0\,
      O => \Waveform[10]_INST_0_i_256_n_0\
    );
\Waveform[10]_INST_0_i_257\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(5),
      I1 => \wavegen/Waveform_reg_30\(5),
      I2 => \wavegen/Waveform_reg_31\(5),
      I3 => \Waveform[10]_INST_0_i_253_n_0\,
      O => \Waveform[10]_INST_0_i_257_n_0\
    );
\Waveform[10]_INST_0_i_258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(4),
      I1 => \wavegen/Waveform_reg_30\(4),
      I2 => \wavegen/Waveform_reg_31\(4),
      I3 => \Waveform[10]_INST_0_i_254_n_0\,
      O => \Waveform[10]_INST_0_i_258_n_0\
    );
\Waveform[10]_INST_0_i_259\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(6),
      I1 => \wavegen/Waveform_reg_34\(6),
      I2 => \wavegen/Waveform_reg_35\(6),
      O => \Waveform[10]_INST_0_i_259_n_0\
    );
\Waveform[10]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_6\,
      I1 => \Waveform[14]_INST_0_i_53_n_6\,
      I2 => \Waveform[14]_INST_0_i_54_n_6\,
      O => \Waveform[10]_INST_0_i_26_n_0\
    );
\Waveform[10]_INST_0_i_260\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(5),
      I1 => \wavegen/Waveform_reg_34\(5),
      I2 => \wavegen/Waveform_reg_35\(5),
      O => \Waveform[10]_INST_0_i_260_n_0\
    );
\Waveform[10]_INST_0_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(4),
      I1 => \wavegen/Waveform_reg_34\(4),
      I2 => \wavegen/Waveform_reg_35\(4),
      O => \Waveform[10]_INST_0_i_261_n_0\
    );
\Waveform[10]_INST_0_i_262\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(3),
      I1 => \wavegen/Waveform_reg_34\(3),
      I2 => \wavegen/Waveform_reg_35\(3),
      O => \Waveform[10]_INST_0_i_262_n_0\
    );
\Waveform[10]_INST_0_i_263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(7),
      I1 => \wavegen/Waveform_reg_34\(7),
      I2 => \wavegen/Waveform_reg_35\(7),
      I3 => \Waveform[10]_INST_0_i_259_n_0\,
      O => \Waveform[10]_INST_0_i_263_n_0\
    );
\Waveform[10]_INST_0_i_264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(6),
      I1 => \wavegen/Waveform_reg_34\(6),
      I2 => \wavegen/Waveform_reg_35\(6),
      I3 => \Waveform[10]_INST_0_i_260_n_0\,
      O => \Waveform[10]_INST_0_i_264_n_0\
    );
\Waveform[10]_INST_0_i_265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(5),
      I1 => \wavegen/Waveform_reg_34\(5),
      I2 => \wavegen/Waveform_reg_35\(5),
      I3 => \Waveform[10]_INST_0_i_261_n_0\,
      O => \Waveform[10]_INST_0_i_265_n_0\
    );
\Waveform[10]_INST_0_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(4),
      I1 => \wavegen/Waveform_reg_34\(4),
      I2 => \wavegen/Waveform_reg_35\(4),
      I3 => \Waveform[10]_INST_0_i_262_n_0\,
      O => \Waveform[10]_INST_0_i_266_n_0\
    );
\Waveform[10]_INST_0_i_267\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(6),
      I1 => \wavegen/Waveform_reg_37\(6),
      I2 => \wavegen/Waveform_reg_38\(6),
      O => \Waveform[10]_INST_0_i_267_n_0\
    );
\Waveform[10]_INST_0_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(5),
      I1 => \wavegen/Waveform_reg_37\(5),
      I2 => \wavegen/Waveform_reg_38\(5),
      O => \Waveform[10]_INST_0_i_268_n_0\
    );
\Waveform[10]_INST_0_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(4),
      I1 => \wavegen/Waveform_reg_37\(4),
      I2 => \wavegen/Waveform_reg_38\(4),
      O => \Waveform[10]_INST_0_i_269_n_0\
    );
\Waveform[10]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_7\,
      I1 => \Waveform[14]_INST_0_i_53_n_7\,
      I2 => \Waveform[14]_INST_0_i_54_n_7\,
      O => \Waveform[10]_INST_0_i_27_n_0\
    );
\Waveform[10]_INST_0_i_270\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(3),
      I1 => \wavegen/Waveform_reg_37\(3),
      I2 => \wavegen/Waveform_reg_38\(3),
      O => \Waveform[10]_INST_0_i_270_n_0\
    );
\Waveform[10]_INST_0_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(7),
      I1 => \wavegen/Waveform_reg_37\(7),
      I2 => \wavegen/Waveform_reg_38\(7),
      I3 => \Waveform[10]_INST_0_i_267_n_0\,
      O => \Waveform[10]_INST_0_i_271_n_0\
    );
\Waveform[10]_INST_0_i_272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(6),
      I1 => \wavegen/Waveform_reg_37\(6),
      I2 => \wavegen/Waveform_reg_38\(6),
      I3 => \Waveform[10]_INST_0_i_268_n_0\,
      O => \Waveform[10]_INST_0_i_272_n_0\
    );
\Waveform[10]_INST_0_i_273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(5),
      I1 => \wavegen/Waveform_reg_37\(5),
      I2 => \wavegen/Waveform_reg_38\(5),
      I3 => \Waveform[10]_INST_0_i_269_n_0\,
      O => \Waveform[10]_INST_0_i_273_n_0\
    );
\Waveform[10]_INST_0_i_274\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(4),
      I1 => \wavegen/Waveform_reg_37\(4),
      I2 => \wavegen/Waveform_reg_38\(4),
      I3 => \Waveform[10]_INST_0_i_270_n_0\,
      O => \Waveform[10]_INST_0_i_274_n_0\
    );
\Waveform[10]_INST_0_i_275\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(6),
      I1 => \wavegen/Waveform_reg_40\(6),
      I2 => \wavegen/Waveform_reg_41\(6),
      O => \Waveform[10]_INST_0_i_275_n_0\
    );
\Waveform[10]_INST_0_i_276\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(5),
      I1 => \wavegen/Waveform_reg_40\(5),
      I2 => \wavegen/Waveform_reg_41\(5),
      O => \Waveform[10]_INST_0_i_276_n_0\
    );
\Waveform[10]_INST_0_i_277\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(4),
      I1 => \wavegen/Waveform_reg_40\(4),
      I2 => \wavegen/Waveform_reg_41\(4),
      O => \Waveform[10]_INST_0_i_277_n_0\
    );
\Waveform[10]_INST_0_i_278\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(3),
      I1 => \wavegen/Waveform_reg_40\(3),
      I2 => \wavegen/Waveform_reg_41\(3),
      O => \Waveform[10]_INST_0_i_278_n_0\
    );
\Waveform[10]_INST_0_i_279\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(7),
      I1 => \wavegen/Waveform_reg_40\(7),
      I2 => \wavegen/Waveform_reg_41\(7),
      I3 => \Waveform[10]_INST_0_i_275_n_0\,
      O => \Waveform[10]_INST_0_i_279_n_0\
    );
\Waveform[10]_INST_0_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_4\,
      I1 => \Waveform[10]_INST_0_i_53_n_4\,
      I2 => \Waveform[10]_INST_0_i_54_n_4\,
      O => \Waveform[10]_INST_0_i_28_n_0\
    );
\Waveform[10]_INST_0_i_280\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(6),
      I1 => \wavegen/Waveform_reg_40\(6),
      I2 => \wavegen/Waveform_reg_41\(6),
      I3 => \Waveform[10]_INST_0_i_276_n_0\,
      O => \Waveform[10]_INST_0_i_280_n_0\
    );
\Waveform[10]_INST_0_i_281\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(5),
      I1 => \wavegen/Waveform_reg_40\(5),
      I2 => \wavegen/Waveform_reg_41\(5),
      I3 => \Waveform[10]_INST_0_i_277_n_0\,
      O => \Waveform[10]_INST_0_i_281_n_0\
    );
\Waveform[10]_INST_0_i_282\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(4),
      I1 => \wavegen/Waveform_reg_40\(4),
      I2 => \wavegen/Waveform_reg_41\(4),
      I3 => \Waveform[10]_INST_0_i_278_n_0\,
      O => \Waveform[10]_INST_0_i_282_n_0\
    );
\Waveform[10]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_4\,
      I1 => \Waveform[14]_INST_0_i_53_n_4\,
      I2 => \Waveform[14]_INST_0_i_54_n_4\,
      I3 => \Waveform[10]_INST_0_i_25_n_0\,
      O => \Waveform[10]_INST_0_i_29_n_0\
    );
\Waveform[10]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_15_n_7\,
      I1 => \Waveform[10]_INST_0_i_11_n_0\,
      I2 => \Waveform[10]_INST_0_i_12_n_4\,
      I3 => \Waveform[10]_INST_0_i_13_n_4\,
      I4 => \Waveform[10]_INST_0_i_14_n_4\,
      O => \Waveform[10]_INST_0_i_3_n_0\
    );
\Waveform[10]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_5\,
      I1 => \Waveform[14]_INST_0_i_53_n_5\,
      I2 => \Waveform[14]_INST_0_i_54_n_5\,
      I3 => \Waveform[10]_INST_0_i_26_n_0\,
      O => \Waveform[10]_INST_0_i_30_n_0\
    );
\Waveform[10]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_6\,
      I1 => \Waveform[14]_INST_0_i_53_n_6\,
      I2 => \Waveform[14]_INST_0_i_54_n_6\,
      I3 => \Waveform[10]_INST_0_i_27_n_0\,
      O => \Waveform[10]_INST_0_i_31_n_0\
    );
\Waveform[10]_INST_0_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_7\,
      I1 => \Waveform[14]_INST_0_i_53_n_7\,
      I2 => \Waveform[14]_INST_0_i_54_n_7\,
      I3 => \Waveform[10]_INST_0_i_28_n_0\,
      O => \Waveform[10]_INST_0_i_32_n_0\
    );
\Waveform[10]_INST_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_5\,
      I1 => \Waveform[14]_INST_0_i_56_n_5\,
      I2 => \Waveform[14]_INST_0_i_57_n_5\,
      O => \Waveform[10]_INST_0_i_33_n_0\
    );
\Waveform[10]_INST_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_6\,
      I1 => \Waveform[14]_INST_0_i_56_n_6\,
      I2 => \Waveform[14]_INST_0_i_57_n_6\,
      O => \Waveform[10]_INST_0_i_34_n_0\
    );
\Waveform[10]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_7\,
      I1 => \Waveform[14]_INST_0_i_56_n_7\,
      I2 => \Waveform[14]_INST_0_i_57_n_7\,
      O => \Waveform[10]_INST_0_i_35_n_0\
    );
\Waveform[10]_INST_0_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_4\,
      I1 => \Waveform[10]_INST_0_i_56_n_4\,
      I2 => \Waveform[10]_INST_0_i_57_n_4\,
      O => \Waveform[10]_INST_0_i_36_n_0\
    );
\Waveform[10]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_4\,
      I1 => \Waveform[14]_INST_0_i_56_n_4\,
      I2 => \Waveform[14]_INST_0_i_57_n_4\,
      I3 => \Waveform[10]_INST_0_i_33_n_0\,
      O => \Waveform[10]_INST_0_i_37_n_0\
    );
\Waveform[10]_INST_0_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_5\,
      I1 => \Waveform[14]_INST_0_i_56_n_5\,
      I2 => \Waveform[14]_INST_0_i_57_n_5\,
      I3 => \Waveform[10]_INST_0_i_34_n_0\,
      O => \Waveform[10]_INST_0_i_38_n_0\
    );
\Waveform[10]_INST_0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_6\,
      I1 => \Waveform[14]_INST_0_i_56_n_6\,
      I2 => \Waveform[14]_INST_0_i_57_n_6\,
      I3 => \Waveform[10]_INST_0_i_35_n_0\,
      O => \Waveform[10]_INST_0_i_39_n_0\
    );
\Waveform[10]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_15_n_4\,
      I1 => \Waveform[10]_INST_0_i_16_n_0\,
      I2 => \Waveform[10]_INST_0_i_12_n_5\,
      I3 => \Waveform[10]_INST_0_i_13_n_5\,
      I4 => \Waveform[10]_INST_0_i_14_n_5\,
      O => \Waveform[10]_INST_0_i_4_n_0\
    );
\Waveform[10]_INST_0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_7\,
      I1 => \Waveform[14]_INST_0_i_56_n_7\,
      I2 => \Waveform[14]_INST_0_i_57_n_7\,
      I3 => \Waveform[10]_INST_0_i_36_n_0\,
      O => \Waveform[10]_INST_0_i_40_n_0\
    );
\Waveform[10]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_5\,
      I1 => \Waveform[14]_INST_0_i_59_n_5\,
      I2 => \Waveform[14]_INST_0_i_60_n_5\,
      O => \Waveform[10]_INST_0_i_41_n_0\
    );
\Waveform[10]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_6\,
      I1 => \Waveform[14]_INST_0_i_59_n_6\,
      I2 => \Waveform[14]_INST_0_i_60_n_6\,
      O => \Waveform[10]_INST_0_i_42_n_0\
    );
\Waveform[10]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_7\,
      I1 => \Waveform[14]_INST_0_i_59_n_7\,
      I2 => \Waveform[14]_INST_0_i_60_n_7\,
      O => \Waveform[10]_INST_0_i_43_n_0\
    );
\Waveform[10]_INST_0_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_4\,
      I1 => \Waveform[10]_INST_0_i_59_n_4\,
      I2 => \Waveform[10]_INST_0_i_60_n_4\,
      O => \Waveform[10]_INST_0_i_44_n_0\
    );
\Waveform[10]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_4\,
      I1 => \Waveform[14]_INST_0_i_59_n_4\,
      I2 => \Waveform[14]_INST_0_i_60_n_4\,
      I3 => \Waveform[10]_INST_0_i_41_n_0\,
      O => \Waveform[10]_INST_0_i_45_n_0\
    );
\Waveform[10]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_5\,
      I1 => \Waveform[14]_INST_0_i_59_n_5\,
      I2 => \Waveform[14]_INST_0_i_60_n_5\,
      I3 => \Waveform[10]_INST_0_i_42_n_0\,
      O => \Waveform[10]_INST_0_i_46_n_0\
    );
\Waveform[10]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_6\,
      I1 => \Waveform[14]_INST_0_i_59_n_6\,
      I2 => \Waveform[14]_INST_0_i_60_n_6\,
      I3 => \Waveform[10]_INST_0_i_43_n_0\,
      O => \Waveform[10]_INST_0_i_47_n_0\
    );
\Waveform[10]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_7\,
      I1 => \Waveform[14]_INST_0_i_59_n_7\,
      I2 => \Waveform[14]_INST_0_i_60_n_7\,
      I3 => \Waveform[10]_INST_0_i_44_n_0\,
      O => \Waveform[10]_INST_0_i_48_n_0\
    );
\Waveform[10]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_49_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_49_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_49_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_49_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_61_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_62_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_63_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_64_n_0\,
      O(3) => \Waveform[10]_INST_0_i_49_n_4\,
      O(2) => \Waveform[10]_INST_0_i_49_n_5\,
      O(1) => \Waveform[10]_INST_0_i_49_n_6\,
      O(0) => \Waveform[10]_INST_0_i_49_n_7\,
      S(3) => \Waveform[10]_INST_0_i_65_n_0\,
      S(2) => \Waveform[10]_INST_0_i_66_n_0\,
      S(1) => \Waveform[10]_INST_0_i_67_n_0\,
      S(0) => \Waveform[10]_INST_0_i_68_n_0\
    );
\Waveform[10]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_1_n_0\,
      I1 => \Waveform[14]_INST_0_i_16_n_0\,
      I2 => \Waveform[14]_INST_0_i_15_n_4\,
      I3 => \Waveform[14]_INST_0_i_14_n_5\,
      I4 => \Waveform[14]_INST_0_i_13_n_5\,
      I5 => \Waveform[14]_INST_0_i_12_n_5\,
      O => \Waveform[10]_INST_0_i_5_n_0\
    );
\Waveform[10]_INST_0_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_50_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_50_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_50_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_50_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_69_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_70_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_71_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_72_n_0\,
      O(3) => \Waveform[10]_INST_0_i_50_n_4\,
      O(2) => \Waveform[10]_INST_0_i_50_n_5\,
      O(1) => \Waveform[10]_INST_0_i_50_n_6\,
      O(0) => \Waveform[10]_INST_0_i_50_n_7\,
      S(3) => \Waveform[10]_INST_0_i_73_n_0\,
      S(2) => \Waveform[10]_INST_0_i_74_n_0\,
      S(1) => \Waveform[10]_INST_0_i_75_n_0\,
      S(0) => \Waveform[10]_INST_0_i_76_n_0\
    );
\Waveform[10]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_51_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_51_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_51_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_51_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_77_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_78_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_79_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_80_n_0\,
      O(3) => \Waveform[10]_INST_0_i_51_n_4\,
      O(2) => \Waveform[10]_INST_0_i_51_n_5\,
      O(1) => \Waveform[10]_INST_0_i_51_n_6\,
      O(0) => \Waveform[10]_INST_0_i_51_n_7\,
      S(3) => \Waveform[10]_INST_0_i_81_n_0\,
      S(2) => \Waveform[10]_INST_0_i_82_n_0\,
      S(1) => \Waveform[10]_INST_0_i_83_n_0\,
      S(0) => \Waveform[10]_INST_0_i_84_n_0\
    );
\Waveform[10]_INST_0_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_52_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_52_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_52_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_52_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_85_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_86_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_87_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_88_n_0\,
      O(3) => \Waveform[10]_INST_0_i_52_n_4\,
      O(2) => \Waveform[10]_INST_0_i_52_n_5\,
      O(1) => \Waveform[10]_INST_0_i_52_n_6\,
      O(0) => \Waveform[10]_INST_0_i_52_n_7\,
      S(3) => \Waveform[10]_INST_0_i_89_n_0\,
      S(2) => \Waveform[10]_INST_0_i_90_n_0\,
      S(1) => \Waveform[10]_INST_0_i_91_n_0\,
      S(0) => \Waveform[10]_INST_0_i_92_n_0\
    );
\Waveform[10]_INST_0_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_53_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_53_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_53_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_53_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_93_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_94_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_95_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_96_n_0\,
      O(3) => \Waveform[10]_INST_0_i_53_n_4\,
      O(2) => \Waveform[10]_INST_0_i_53_n_5\,
      O(1) => \Waveform[10]_INST_0_i_53_n_6\,
      O(0) => \Waveform[10]_INST_0_i_53_n_7\,
      S(3) => \Waveform[10]_INST_0_i_97_n_0\,
      S(2) => \Waveform[10]_INST_0_i_98_n_0\,
      S(1) => \Waveform[10]_INST_0_i_99_n_0\,
      S(0) => \Waveform[10]_INST_0_i_100_n_0\
    );
\Waveform[10]_INST_0_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_54_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_54_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_54_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_54_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_101_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_102_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_103_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_104_n_0\,
      O(3) => \Waveform[10]_INST_0_i_54_n_4\,
      O(2) => \Waveform[10]_INST_0_i_54_n_5\,
      O(1) => \Waveform[10]_INST_0_i_54_n_6\,
      O(0) => \Waveform[10]_INST_0_i_54_n_7\,
      S(3) => \Waveform[10]_INST_0_i_105_n_0\,
      S(2) => \Waveform[10]_INST_0_i_106_n_0\,
      S(1) => \Waveform[10]_INST_0_i_107_n_0\,
      S(0) => \Waveform[10]_INST_0_i_108_n_0\
    );
\Waveform[10]_INST_0_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_55_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_55_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_55_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_55_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_109_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_110_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_111_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_112_n_0\,
      O(3) => \Waveform[10]_INST_0_i_55_n_4\,
      O(2) => \Waveform[10]_INST_0_i_55_n_5\,
      O(1) => \Waveform[10]_INST_0_i_55_n_6\,
      O(0) => \Waveform[10]_INST_0_i_55_n_7\,
      S(3) => \Waveform[10]_INST_0_i_113_n_0\,
      S(2) => \Waveform[10]_INST_0_i_114_n_0\,
      S(1) => \Waveform[10]_INST_0_i_115_n_0\,
      S(0) => \Waveform[10]_INST_0_i_116_n_0\
    );
\Waveform[10]_INST_0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_56_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_56_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_56_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_56_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_117_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_118_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_119_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_120_n_0\,
      O(3) => \Waveform[10]_INST_0_i_56_n_4\,
      O(2) => \Waveform[10]_INST_0_i_56_n_5\,
      O(1) => \Waveform[10]_INST_0_i_56_n_6\,
      O(0) => \Waveform[10]_INST_0_i_56_n_7\,
      S(3) => \Waveform[10]_INST_0_i_121_n_0\,
      S(2) => \Waveform[10]_INST_0_i_122_n_0\,
      S(1) => \Waveform[10]_INST_0_i_123_n_0\,
      S(0) => \Waveform[10]_INST_0_i_124_n_0\
    );
\Waveform[10]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_57_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_57_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_57_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_57_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_125_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_126_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_127_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_128_n_0\,
      O(3) => \Waveform[10]_INST_0_i_57_n_4\,
      O(2) => \Waveform[10]_INST_0_i_57_n_5\,
      O(1) => \Waveform[10]_INST_0_i_57_n_6\,
      O(0) => \Waveform[10]_INST_0_i_57_n_7\,
      S(3) => \Waveform[10]_INST_0_i_129_n_0\,
      S(2) => \Waveform[10]_INST_0_i_130_n_0\,
      S(1) => \Waveform[10]_INST_0_i_131_n_0\,
      S(0) => \Waveform[10]_INST_0_i_132_n_0\
    );
\Waveform[10]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_58_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_58_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_58_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_58_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_133_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_134_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_135_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_136_n_0\,
      O(3) => \Waveform[10]_INST_0_i_58_n_4\,
      O(2) => \Waveform[10]_INST_0_i_58_n_5\,
      O(1) => \Waveform[10]_INST_0_i_58_n_6\,
      O(0) => \Waveform[10]_INST_0_i_58_n_7\,
      S(3) => \Waveform[10]_INST_0_i_137_n_0\,
      S(2) => \Waveform[10]_INST_0_i_138_n_0\,
      S(1) => \Waveform[10]_INST_0_i_139_n_0\,
      S(0) => \Waveform[10]_INST_0_i_140_n_0\
    );
\Waveform[10]_INST_0_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_59_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_59_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_59_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_59_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_141_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_142_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_143_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_144_n_0\,
      O(3) => \Waveform[10]_INST_0_i_59_n_4\,
      O(2) => \Waveform[10]_INST_0_i_59_n_5\,
      O(1) => \Waveform[10]_INST_0_i_59_n_6\,
      O(0) => \Waveform[10]_INST_0_i_59_n_7\,
      S(3) => \Waveform[10]_INST_0_i_145_n_0\,
      S(2) => \Waveform[10]_INST_0_i_146_n_0\,
      S(1) => \Waveform[10]_INST_0_i_147_n_0\,
      S(0) => \Waveform[10]_INST_0_i_148_n_0\
    );
\Waveform[10]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_2_n_0\,
      I1 => \Waveform[10]_INST_0_i_9_n_0\,
      I2 => \Waveform[14]_INST_0_i_15_n_5\,
      I3 => \Waveform[14]_INST_0_i_14_n_6\,
      I4 => \Waveform[14]_INST_0_i_13_n_6\,
      I5 => \Waveform[14]_INST_0_i_12_n_6\,
      O => \Waveform[10]_INST_0_i_6_n_0\
    );
\Waveform[10]_INST_0_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[6]_INST_0_i_60_n_0\,
      CO(3) => \Waveform[10]_INST_0_i_60_n_0\,
      CO(2) => \Waveform[10]_INST_0_i_60_n_1\,
      CO(1) => \Waveform[10]_INST_0_i_60_n_2\,
      CO(0) => \Waveform[10]_INST_0_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[10]_INST_0_i_149_n_0\,
      DI(2) => \Waveform[10]_INST_0_i_150_n_0\,
      DI(1) => \Waveform[10]_INST_0_i_151_n_0\,
      DI(0) => \Waveform[10]_INST_0_i_152_n_0\,
      O(3) => \Waveform[10]_INST_0_i_60_n_4\,
      O(2) => \Waveform[10]_INST_0_i_60_n_5\,
      O(1) => \Waveform[10]_INST_0_i_60_n_6\,
      O(0) => \Waveform[10]_INST_0_i_60_n_7\,
      S(3) => \Waveform[10]_INST_0_i_153_n_0\,
      S(2) => \Waveform[10]_INST_0_i_154_n_0\,
      S(1) => \Waveform[10]_INST_0_i_155_n_0\,
      S(0) => \Waveform[10]_INST_0_i_156_n_0\
    );
\Waveform[10]_INST_0_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(10),
      I1 => \wavegen/Waveform_reg_54\(10),
      I2 => \wavegen/Waveform_reg_59\(10),
      O => \Waveform[10]_INST_0_i_61_n_0\
    );
\Waveform[10]_INST_0_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(9),
      I1 => \wavegen/Waveform_reg_54\(9),
      I2 => \wavegen/Waveform_reg_59\(9),
      O => \Waveform[10]_INST_0_i_62_n_0\
    );
\Waveform[10]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(8),
      I1 => \wavegen/Waveform_reg_54\(8),
      I2 => \wavegen/Waveform_reg_59\(8),
      O => \Waveform[10]_INST_0_i_63_n_0\
    );
\Waveform[10]_INST_0_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(7),
      I1 => \wavegen/Waveform_reg_54\(7),
      I2 => \wavegen/Waveform_reg_59\(7),
      O => \Waveform[10]_INST_0_i_64_n_0\
    );
\Waveform[10]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(11),
      I1 => \wavegen/Waveform_reg_54\(11),
      I2 => \wavegen/Waveform_reg_59\(11),
      I3 => \Waveform[10]_INST_0_i_61_n_0\,
      O => \Waveform[10]_INST_0_i_65_n_0\
    );
\Waveform[10]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(10),
      I1 => \wavegen/Waveform_reg_54\(10),
      I2 => \wavegen/Waveform_reg_59\(10),
      I3 => \Waveform[10]_INST_0_i_62_n_0\,
      O => \Waveform[10]_INST_0_i_66_n_0\
    );
\Waveform[10]_INST_0_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(9),
      I1 => \wavegen/Waveform_reg_54\(9),
      I2 => \wavegen/Waveform_reg_59\(9),
      I3 => \Waveform[10]_INST_0_i_63_n_0\,
      O => \Waveform[10]_INST_0_i_67_n_0\
    );
\Waveform[10]_INST_0_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(8),
      I1 => \wavegen/Waveform_reg_54\(8),
      I2 => \wavegen/Waveform_reg_59\(8),
      I3 => \Waveform[10]_INST_0_i_64_n_0\,
      O => \Waveform[10]_INST_0_i_68_n_0\
    );
\Waveform[10]_INST_0_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(10),
      I1 => \wavegen/Waveform_reg_61\(10),
      I2 => \wavegen/Waveform_reg_62\(10),
      O => \Waveform[10]_INST_0_i_69_n_0\
    );
\Waveform[10]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_3_n_0\,
      I1 => \Waveform[10]_INST_0_i_10_n_0\,
      I2 => \Waveform[14]_INST_0_i_15_n_6\,
      I3 => \Waveform[14]_INST_0_i_14_n_7\,
      I4 => \Waveform[14]_INST_0_i_13_n_7\,
      I5 => \Waveform[14]_INST_0_i_12_n_7\,
      O => \Waveform[10]_INST_0_i_7_n_0\
    );
\Waveform[10]_INST_0_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(9),
      I1 => \wavegen/Waveform_reg_61\(9),
      I2 => \wavegen/Waveform_reg_62\(9),
      O => \Waveform[10]_INST_0_i_70_n_0\
    );
\Waveform[10]_INST_0_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(8),
      I1 => \wavegen/Waveform_reg_61\(8),
      I2 => \wavegen/Waveform_reg_62\(8),
      O => \Waveform[10]_INST_0_i_71_n_0\
    );
\Waveform[10]_INST_0_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(7),
      I1 => \wavegen/Waveform_reg_61\(7),
      I2 => \wavegen/Waveform_reg_62\(7),
      O => \Waveform[10]_INST_0_i_72_n_0\
    );
\Waveform[10]_INST_0_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(11),
      I1 => \wavegen/Waveform_reg_61\(11),
      I2 => \wavegen/Waveform_reg_62\(11),
      I3 => \Waveform[10]_INST_0_i_69_n_0\,
      O => \Waveform[10]_INST_0_i_73_n_0\
    );
\Waveform[10]_INST_0_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(10),
      I1 => \wavegen/Waveform_reg_61\(10),
      I2 => \wavegen/Waveform_reg_62\(10),
      I3 => \Waveform[10]_INST_0_i_70_n_0\,
      O => \Waveform[10]_INST_0_i_74_n_0\
    );
\Waveform[10]_INST_0_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(9),
      I1 => \wavegen/Waveform_reg_61\(9),
      I2 => \wavegen/Waveform_reg_62\(9),
      I3 => \Waveform[10]_INST_0_i_71_n_0\,
      O => \Waveform[10]_INST_0_i_75_n_0\
    );
\Waveform[10]_INST_0_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(8),
      I1 => \wavegen/Waveform_reg_61\(8),
      I2 => \wavegen/Waveform_reg_62\(8),
      I3 => \Waveform[10]_INST_0_i_72_n_0\,
      O => \Waveform[10]_INST_0_i_76_n_0\
    );
\Waveform[10]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(10),
      I1 => \wavegen/Waveform_reg_1\(10),
      I2 => \wavegen/Waveform_reg_2\(10),
      O => \Waveform[10]_INST_0_i_77_n_0\
    );
\Waveform[10]_INST_0_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(9),
      I1 => \wavegen/Waveform_reg_1\(9),
      I2 => \wavegen/Waveform_reg_2\(9),
      O => \Waveform[10]_INST_0_i_78_n_0\
    );
\Waveform[10]_INST_0_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(8),
      I1 => \wavegen/Waveform_reg_1\(8),
      I2 => \wavegen/Waveform_reg_2\(8),
      O => \Waveform[10]_INST_0_i_79_n_0\
    );
\Waveform[10]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_4_n_0\,
      I1 => \Waveform[10]_INST_0_i_11_n_0\,
      I2 => \Waveform[14]_INST_0_i_15_n_7\,
      I3 => \Waveform[10]_INST_0_i_14_n_4\,
      I4 => \Waveform[10]_INST_0_i_13_n_4\,
      I5 => \Waveform[10]_INST_0_i_12_n_4\,
      O => \Waveform[10]_INST_0_i_8_n_0\
    );
\Waveform[10]_INST_0_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(7),
      I1 => \wavegen/Waveform_reg_1\(7),
      I2 => \wavegen/Waveform_reg_2\(7),
      O => \Waveform[10]_INST_0_i_80_n_0\
    );
\Waveform[10]_INST_0_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(11),
      I1 => \wavegen/Waveform_reg_1\(11),
      I2 => \wavegen/Waveform_reg_2\(11),
      I3 => \Waveform[10]_INST_0_i_77_n_0\,
      O => \Waveform[10]_INST_0_i_81_n_0\
    );
\Waveform[10]_INST_0_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(10),
      I1 => \wavegen/Waveform_reg_1\(10),
      I2 => \wavegen/Waveform_reg_2\(10),
      I3 => \Waveform[10]_INST_0_i_78_n_0\,
      O => \Waveform[10]_INST_0_i_82_n_0\
    );
\Waveform[10]_INST_0_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(9),
      I1 => \wavegen/Waveform_reg_1\(9),
      I2 => \wavegen/Waveform_reg_2\(9),
      I3 => \Waveform[10]_INST_0_i_79_n_0\,
      O => \Waveform[10]_INST_0_i_83_n_0\
    );
\Waveform[10]_INST_0_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(8),
      I1 => \wavegen/Waveform_reg_1\(8),
      I2 => \wavegen/Waveform_reg_2\(8),
      I3 => \Waveform[10]_INST_0_i_80_n_0\,
      O => \Waveform[10]_INST_0_i_84_n_0\
    );
\Waveform[10]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_157_n_5\,
      I1 => \Waveform[14]_INST_0_i_158_n_5\,
      I2 => \Waveform[14]_INST_0_i_159_n_5\,
      O => \Waveform[10]_INST_0_i_85_n_0\
    );
\Waveform[10]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_157_n_6\,
      I1 => \Waveform[14]_INST_0_i_158_n_6\,
      I2 => \Waveform[14]_INST_0_i_159_n_6\,
      O => \Waveform[10]_INST_0_i_86_n_0\
    );
\Waveform[10]_INST_0_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_157_n_7\,
      I1 => \Waveform[14]_INST_0_i_158_n_7\,
      I2 => \Waveform[14]_INST_0_i_159_n_7\,
      O => \Waveform[10]_INST_0_i_87_n_0\
    );
\Waveform[10]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_157_n_4\,
      I1 => \Waveform[10]_INST_0_i_158_n_4\,
      I2 => \Waveform[10]_INST_0_i_159_n_4\,
      O => \Waveform[10]_INST_0_i_88_n_0\
    );
\Waveform[10]_INST_0_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_157_n_4\,
      I1 => \Waveform[14]_INST_0_i_158_n_4\,
      I2 => \Waveform[14]_INST_0_i_159_n_4\,
      I3 => \Waveform[10]_INST_0_i_85_n_0\,
      O => \Waveform[10]_INST_0_i_89_n_0\
    );
\Waveform[10]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_12_n_5\,
      I1 => \Waveform[14]_INST_0_i_14_n_5\,
      I2 => \Waveform[14]_INST_0_i_13_n_5\,
      O => \Waveform[10]_INST_0_i_9_n_0\
    );
\Waveform[10]_INST_0_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_157_n_5\,
      I1 => \Waveform[14]_INST_0_i_158_n_5\,
      I2 => \Waveform[14]_INST_0_i_159_n_5\,
      I3 => \Waveform[10]_INST_0_i_86_n_0\,
      O => \Waveform[10]_INST_0_i_90_n_0\
    );
\Waveform[10]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_157_n_6\,
      I1 => \Waveform[14]_INST_0_i_158_n_6\,
      I2 => \Waveform[14]_INST_0_i_159_n_6\,
      I3 => \Waveform[10]_INST_0_i_87_n_0\,
      O => \Waveform[10]_INST_0_i_91_n_0\
    );
\Waveform[10]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_157_n_7\,
      I1 => \Waveform[14]_INST_0_i_158_n_7\,
      I2 => \Waveform[14]_INST_0_i_159_n_7\,
      I3 => \Waveform[10]_INST_0_i_88_n_0\,
      O => \Waveform[10]_INST_0_i_92_n_0\
    );
\Waveform[10]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_160_n_5\,
      I1 => \Waveform[14]_INST_0_i_161_n_5\,
      I2 => \wavegen/Waveform_reg\(10),
      O => \Waveform[10]_INST_0_i_93_n_0\
    );
\Waveform[10]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_160_n_6\,
      I1 => \Waveform[14]_INST_0_i_161_n_6\,
      I2 => \wavegen/Waveform_reg\(9),
      O => \Waveform[10]_INST_0_i_94_n_0\
    );
\Waveform[10]_INST_0_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_160_n_7\,
      I1 => \Waveform[14]_INST_0_i_161_n_7\,
      I2 => \wavegen/Waveform_reg\(8),
      O => \Waveform[10]_INST_0_i_95_n_0\
    );
\Waveform[10]_INST_0_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_160_n_4\,
      I1 => \Waveform[10]_INST_0_i_161_n_4\,
      I2 => \wavegen/Waveform_reg\(7),
      O => \Waveform[10]_INST_0_i_96_n_0\
    );
\Waveform[10]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_160_n_4\,
      I1 => \Waveform[14]_INST_0_i_161_n_4\,
      I2 => \wavegen/Waveform_reg\(11),
      I3 => \Waveform[10]_INST_0_i_93_n_0\,
      O => \Waveform[10]_INST_0_i_97_n_0\
    );
\Waveform[10]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_160_n_5\,
      I1 => \Waveform[14]_INST_0_i_161_n_5\,
      I2 => \wavegen/Waveform_reg\(10),
      I3 => \Waveform[10]_INST_0_i_94_n_0\,
      O => \Waveform[10]_INST_0_i_98_n_0\
    );
\Waveform[10]_INST_0_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_160_n_6\,
      I1 => \Waveform[14]_INST_0_i_161_n_6\,
      I2 => \wavegen/Waveform_reg\(9),
      I3 => \Waveform[10]_INST_0_i_95_n_0\,
      O => \Waveform[10]_INST_0_i_99_n_0\
    );
\Waveform[14]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_n_0\,
      CO(3) => \Waveform[14]_INST_0_n_0\,
      CO(2) => \Waveform[14]_INST_0_n_1\,
      CO(1) => \Waveform[14]_INST_0_n_2\,
      CO(0) => \Waveform[14]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_1_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_2_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_3_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_4_n_0\,
      O(3 downto 0) => Waveform(17 downto 14),
      S(3) => \Waveform[14]_INST_0_i_5_n_0\,
      S(2) => \Waveform[14]_INST_0_i_6_n_0\,
      S(1) => \Waveform[14]_INST_0_i_7_n_0\,
      S(0) => \Waveform[14]_INST_0_i_8_n_0\
    );
\Waveform[14]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_15_n_5\,
      I1 => \Waveform[14]_INST_0_i_9_n_0\,
      I2 => \Waveform[18]_INST_0_i_12_n_6\,
      I3 => \Waveform[18]_INST_0_i_13_n_6\,
      I4 => \Waveform[18]_INST_0_i_14_n_6\,
      O => \Waveform[14]_INST_0_i_1_n_0\
    );
\Waveform[14]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_12_n_6\,
      I1 => \Waveform[18]_INST_0_i_14_n_6\,
      I2 => \Waveform[18]_INST_0_i_13_n_6\,
      O => \Waveform[14]_INST_0_i_10_n_0\
    );
\Waveform[14]_INST_0_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_160_n_7\,
      I1 => \Waveform[18]_INST_0_i_161_n_7\,
      I2 => \wavegen/Waveform_reg\(12),
      I3 => \Waveform[14]_INST_0_i_96_n_0\,
      O => \Waveform[14]_INST_0_i_100_n_0\
    );
\Waveform[14]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(14),
      I1 => \wavegen/Waveform_reg_21\(14),
      I2 => \wavegen/Waveform_reg_32\(14),
      O => \Waveform[14]_INST_0_i_101_n_0\
    );
\Waveform[14]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(13),
      I1 => \wavegen/Waveform_reg_21\(13),
      I2 => \wavegen/Waveform_reg_32\(13),
      O => \Waveform[14]_INST_0_i_102_n_0\
    );
\Waveform[14]_INST_0_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(12),
      I1 => \wavegen/Waveform_reg_21\(12),
      I2 => \wavegen/Waveform_reg_32\(12),
      O => \Waveform[14]_INST_0_i_103_n_0\
    );
\Waveform[14]_INST_0_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(11),
      I1 => \wavegen/Waveform_reg_21\(11),
      I2 => \wavegen/Waveform_reg_32\(11),
      O => \Waveform[14]_INST_0_i_104_n_0\
    );
\Waveform[14]_INST_0_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(15),
      I1 => \wavegen/Waveform_reg_21\(15),
      I2 => \wavegen/Waveform_reg_32\(15),
      I3 => \Waveform[14]_INST_0_i_101_n_0\,
      O => \Waveform[14]_INST_0_i_105_n_0\
    );
\Waveform[14]_INST_0_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(14),
      I1 => \wavegen/Waveform_reg_21\(14),
      I2 => \wavegen/Waveform_reg_32\(14),
      I3 => \Waveform[14]_INST_0_i_102_n_0\,
      O => \Waveform[14]_INST_0_i_106_n_0\
    );
\Waveform[14]_INST_0_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(13),
      I1 => \wavegen/Waveform_reg_21\(13),
      I2 => \wavegen/Waveform_reg_32\(13),
      I3 => \Waveform[14]_INST_0_i_103_n_0\,
      O => \Waveform[14]_INST_0_i_107_n_0\
    );
\Waveform[14]_INST_0_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(12),
      I1 => \wavegen/Waveform_reg_21\(12),
      I2 => \wavegen/Waveform_reg_32\(12),
      I3 => \Waveform[14]_INST_0_i_104_n_0\,
      O => \Waveform[14]_INST_0_i_108_n_0\
    );
\Waveform[14]_INST_0_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_162_n_5\,
      I1 => \Waveform[18]_INST_0_i_163_n_5\,
      I2 => \Waveform[18]_INST_0_i_164_n_5\,
      O => \Waveform[14]_INST_0_i_109_n_0\
    );
\Waveform[14]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_12_n_7\,
      I1 => \Waveform[18]_INST_0_i_14_n_7\,
      I2 => \Waveform[18]_INST_0_i_13_n_7\,
      O => \Waveform[14]_INST_0_i_11_n_0\
    );
\Waveform[14]_INST_0_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_162_n_6\,
      I1 => \Waveform[18]_INST_0_i_163_n_6\,
      I2 => \Waveform[18]_INST_0_i_164_n_6\,
      O => \Waveform[14]_INST_0_i_110_n_0\
    );
\Waveform[14]_INST_0_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_162_n_7\,
      I1 => \Waveform[18]_INST_0_i_163_n_7\,
      I2 => \Waveform[18]_INST_0_i_164_n_7\,
      O => \Waveform[14]_INST_0_i_111_n_0\
    );
\Waveform[14]_INST_0_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_162_n_4\,
      I1 => \Waveform[14]_INST_0_i_163_n_4\,
      I2 => \Waveform[14]_INST_0_i_164_n_4\,
      O => \Waveform[14]_INST_0_i_112_n_0\
    );
\Waveform[14]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_162_n_4\,
      I1 => \Waveform[18]_INST_0_i_163_n_4\,
      I2 => \Waveform[18]_INST_0_i_164_n_4\,
      I3 => \Waveform[14]_INST_0_i_109_n_0\,
      O => \Waveform[14]_INST_0_i_113_n_0\
    );
\Waveform[14]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_162_n_5\,
      I1 => \Waveform[18]_INST_0_i_163_n_5\,
      I2 => \Waveform[18]_INST_0_i_164_n_5\,
      I3 => \Waveform[14]_INST_0_i_110_n_0\,
      O => \Waveform[14]_INST_0_i_114_n_0\
    );
\Waveform[14]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_162_n_6\,
      I1 => \Waveform[18]_INST_0_i_163_n_6\,
      I2 => \Waveform[18]_INST_0_i_164_n_6\,
      I3 => \Waveform[14]_INST_0_i_111_n_0\,
      O => \Waveform[14]_INST_0_i_115_n_0\
    );
\Waveform[14]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_162_n_7\,
      I1 => \Waveform[18]_INST_0_i_163_n_7\,
      I2 => \Waveform[18]_INST_0_i_164_n_7\,
      I3 => \Waveform[14]_INST_0_i_112_n_0\,
      O => \Waveform[14]_INST_0_i_116_n_0\
    );
\Waveform[14]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_165_n_5\,
      I1 => \Waveform[18]_INST_0_i_166_n_5\,
      I2 => \Waveform[18]_INST_0_i_167_n_5\,
      O => \Waveform[14]_INST_0_i_117_n_0\
    );
\Waveform[14]_INST_0_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_165_n_6\,
      I1 => \Waveform[18]_INST_0_i_166_n_6\,
      I2 => \Waveform[18]_INST_0_i_167_n_6\,
      O => \Waveform[14]_INST_0_i_118_n_0\
    );
\Waveform[14]_INST_0_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_165_n_7\,
      I1 => \Waveform[18]_INST_0_i_166_n_7\,
      I2 => \Waveform[18]_INST_0_i_167_n_7\,
      O => \Waveform[14]_INST_0_i_119_n_0\
    );
\Waveform[14]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_12_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_12_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_12_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_12_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_17_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_18_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_19_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_20_n_0\,
      O(3) => \Waveform[14]_INST_0_i_12_n_4\,
      O(2) => \Waveform[14]_INST_0_i_12_n_5\,
      O(1) => \Waveform[14]_INST_0_i_12_n_6\,
      O(0) => \Waveform[14]_INST_0_i_12_n_7\,
      S(3) => \Waveform[14]_INST_0_i_21_n_0\,
      S(2) => \Waveform[14]_INST_0_i_22_n_0\,
      S(1) => \Waveform[14]_INST_0_i_23_n_0\,
      S(0) => \Waveform[14]_INST_0_i_24_n_0\
    );
\Waveform[14]_INST_0_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_165_n_4\,
      I1 => \Waveform[14]_INST_0_i_166_n_4\,
      I2 => \Waveform[14]_INST_0_i_167_n_4\,
      O => \Waveform[14]_INST_0_i_120_n_0\
    );
\Waveform[14]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_165_n_4\,
      I1 => \Waveform[18]_INST_0_i_166_n_4\,
      I2 => \Waveform[18]_INST_0_i_167_n_4\,
      I3 => \Waveform[14]_INST_0_i_117_n_0\,
      O => \Waveform[14]_INST_0_i_121_n_0\
    );
\Waveform[14]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_165_n_5\,
      I1 => \Waveform[18]_INST_0_i_166_n_5\,
      I2 => \Waveform[18]_INST_0_i_167_n_5\,
      I3 => \Waveform[14]_INST_0_i_118_n_0\,
      O => \Waveform[14]_INST_0_i_122_n_0\
    );
\Waveform[14]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_165_n_6\,
      I1 => \Waveform[18]_INST_0_i_166_n_6\,
      I2 => \Waveform[18]_INST_0_i_167_n_6\,
      I3 => \Waveform[14]_INST_0_i_119_n_0\,
      O => \Waveform[14]_INST_0_i_123_n_0\
    );
\Waveform[14]_INST_0_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_165_n_7\,
      I1 => \Waveform[18]_INST_0_i_166_n_7\,
      I2 => \Waveform[18]_INST_0_i_167_n_7\,
      I3 => \Waveform[14]_INST_0_i_120_n_0\,
      O => \Waveform[14]_INST_0_i_124_n_0\
    );
\Waveform[14]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_168_n_5\,
      I1 => \Waveform[18]_INST_0_i_169_n_5\,
      I2 => \Waveform[18]_INST_0_i_170_n_5\,
      O => \Waveform[14]_INST_0_i_125_n_0\
    );
\Waveform[14]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_168_n_6\,
      I1 => \Waveform[18]_INST_0_i_169_n_6\,
      I2 => \Waveform[18]_INST_0_i_170_n_6\,
      O => \Waveform[14]_INST_0_i_126_n_0\
    );
\Waveform[14]_INST_0_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_168_n_7\,
      I1 => \Waveform[18]_INST_0_i_169_n_7\,
      I2 => \Waveform[18]_INST_0_i_170_n_7\,
      O => \Waveform[14]_INST_0_i_127_n_0\
    );
\Waveform[14]_INST_0_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_168_n_4\,
      I1 => \Waveform[14]_INST_0_i_169_n_4\,
      I2 => \Waveform[14]_INST_0_i_170_n_4\,
      O => \Waveform[14]_INST_0_i_128_n_0\
    );
\Waveform[14]_INST_0_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_168_n_4\,
      I1 => \Waveform[18]_INST_0_i_169_n_4\,
      I2 => \Waveform[18]_INST_0_i_170_n_4\,
      I3 => \Waveform[14]_INST_0_i_125_n_0\,
      O => \Waveform[14]_INST_0_i_129_n_0\
    );
\Waveform[14]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_13_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_13_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_13_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_13_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_25_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_26_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_27_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_28_n_0\,
      O(3) => \Waveform[14]_INST_0_i_13_n_4\,
      O(2) => \Waveform[14]_INST_0_i_13_n_5\,
      O(1) => \Waveform[14]_INST_0_i_13_n_6\,
      O(0) => \Waveform[14]_INST_0_i_13_n_7\,
      S(3) => \Waveform[14]_INST_0_i_29_n_0\,
      S(2) => \Waveform[14]_INST_0_i_30_n_0\,
      S(1) => \Waveform[14]_INST_0_i_31_n_0\,
      S(0) => \Waveform[14]_INST_0_i_32_n_0\
    );
\Waveform[14]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_168_n_5\,
      I1 => \Waveform[18]_INST_0_i_169_n_5\,
      I2 => \Waveform[18]_INST_0_i_170_n_5\,
      I3 => \Waveform[14]_INST_0_i_126_n_0\,
      O => \Waveform[14]_INST_0_i_130_n_0\
    );
\Waveform[14]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_168_n_6\,
      I1 => \Waveform[18]_INST_0_i_169_n_6\,
      I2 => \Waveform[18]_INST_0_i_170_n_6\,
      I3 => \Waveform[14]_INST_0_i_127_n_0\,
      O => \Waveform[14]_INST_0_i_131_n_0\
    );
\Waveform[14]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_168_n_7\,
      I1 => \Waveform[18]_INST_0_i_169_n_7\,
      I2 => \Waveform[18]_INST_0_i_170_n_7\,
      I3 => \Waveform[14]_INST_0_i_128_n_0\,
      O => \Waveform[14]_INST_0_i_132_n_0\
    );
\Waveform[14]_INST_0_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(14),
      I1 => \wavegen/Waveform_reg_4\(14),
      I2 => \wavegen/Waveform_reg_5\(14),
      O => \Waveform[14]_INST_0_i_133_n_0\
    );
\Waveform[14]_INST_0_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(13),
      I1 => \wavegen/Waveform_reg_4\(13),
      I2 => \wavegen/Waveform_reg_5\(13),
      O => \Waveform[14]_INST_0_i_134_n_0\
    );
\Waveform[14]_INST_0_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(12),
      I1 => \wavegen/Waveform_reg_4\(12),
      I2 => \wavegen/Waveform_reg_5\(12),
      O => \Waveform[14]_INST_0_i_135_n_0\
    );
\Waveform[14]_INST_0_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(11),
      I1 => \wavegen/Waveform_reg_4\(11),
      I2 => \wavegen/Waveform_reg_5\(11),
      O => \Waveform[14]_INST_0_i_136_n_0\
    );
\Waveform[14]_INST_0_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(15),
      I1 => \wavegen/Waveform_reg_4\(15),
      I2 => \wavegen/Waveform_reg_5\(15),
      I3 => \Waveform[14]_INST_0_i_133_n_0\,
      O => \Waveform[14]_INST_0_i_137_n_0\
    );
\Waveform[14]_INST_0_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(14),
      I1 => \wavegen/Waveform_reg_4\(14),
      I2 => \wavegen/Waveform_reg_5\(14),
      I3 => \Waveform[14]_INST_0_i_134_n_0\,
      O => \Waveform[14]_INST_0_i_138_n_0\
    );
\Waveform[14]_INST_0_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(13),
      I1 => \wavegen/Waveform_reg_4\(13),
      I2 => \wavegen/Waveform_reg_5\(13),
      I3 => \Waveform[14]_INST_0_i_135_n_0\,
      O => \Waveform[14]_INST_0_i_139_n_0\
    );
\Waveform[14]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_14_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_14_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_14_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_14_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_33_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_34_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_35_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_36_n_0\,
      O(3) => \Waveform[14]_INST_0_i_14_n_4\,
      O(2) => \Waveform[14]_INST_0_i_14_n_5\,
      O(1) => \Waveform[14]_INST_0_i_14_n_6\,
      O(0) => \Waveform[14]_INST_0_i_14_n_7\,
      S(3) => \Waveform[14]_INST_0_i_37_n_0\,
      S(2) => \Waveform[14]_INST_0_i_38_n_0\,
      S(1) => \Waveform[14]_INST_0_i_39_n_0\,
      S(0) => \Waveform[14]_INST_0_i_40_n_0\
    );
\Waveform[14]_INST_0_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(12),
      I1 => \wavegen/Waveform_reg_4\(12),
      I2 => \wavegen/Waveform_reg_5\(12),
      I3 => \Waveform[14]_INST_0_i_136_n_0\,
      O => \Waveform[14]_INST_0_i_140_n_0\
    );
\Waveform[14]_INST_0_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(14),
      I1 => \wavegen/Waveform_reg_7\(14),
      I2 => \wavegen/Waveform_reg_8\(14),
      O => \Waveform[14]_INST_0_i_141_n_0\
    );
\Waveform[14]_INST_0_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(13),
      I1 => \wavegen/Waveform_reg_7\(13),
      I2 => \wavegen/Waveform_reg_8\(13),
      O => \Waveform[14]_INST_0_i_142_n_0\
    );
\Waveform[14]_INST_0_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(12),
      I1 => \wavegen/Waveform_reg_7\(12),
      I2 => \wavegen/Waveform_reg_8\(12),
      O => \Waveform[14]_INST_0_i_143_n_0\
    );
\Waveform[14]_INST_0_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(11),
      I1 => \wavegen/Waveform_reg_7\(11),
      I2 => \wavegen/Waveform_reg_8\(11),
      O => \Waveform[14]_INST_0_i_144_n_0\
    );
\Waveform[14]_INST_0_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(15),
      I1 => \wavegen/Waveform_reg_7\(15),
      I2 => \wavegen/Waveform_reg_8\(15),
      I3 => \Waveform[14]_INST_0_i_141_n_0\,
      O => \Waveform[14]_INST_0_i_145_n_0\
    );
\Waveform[14]_INST_0_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(14),
      I1 => \wavegen/Waveform_reg_7\(14),
      I2 => \wavegen/Waveform_reg_8\(14),
      I3 => \Waveform[14]_INST_0_i_142_n_0\,
      O => \Waveform[14]_INST_0_i_146_n_0\
    );
\Waveform[14]_INST_0_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(13),
      I1 => \wavegen/Waveform_reg_7\(13),
      I2 => \wavegen/Waveform_reg_8\(13),
      I3 => \Waveform[14]_INST_0_i_143_n_0\,
      O => \Waveform[14]_INST_0_i_147_n_0\
    );
\Waveform[14]_INST_0_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(12),
      I1 => \wavegen/Waveform_reg_7\(12),
      I2 => \wavegen/Waveform_reg_8\(12),
      I3 => \Waveform[14]_INST_0_i_144_n_0\,
      O => \Waveform[14]_INST_0_i_148_n_0\
    );
\Waveform[14]_INST_0_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(14),
      I1 => \wavegen/Waveform_reg_11\(14),
      I2 => \wavegen/Waveform_reg_12\(14),
      O => \Waveform[14]_INST_0_i_149_n_0\
    );
\Waveform[14]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_15_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_15_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_15_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_15_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_41_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_42_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_43_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_44_n_0\,
      O(3) => \Waveform[14]_INST_0_i_15_n_4\,
      O(2) => \Waveform[14]_INST_0_i_15_n_5\,
      O(1) => \Waveform[14]_INST_0_i_15_n_6\,
      O(0) => \Waveform[14]_INST_0_i_15_n_7\,
      S(3) => \Waveform[14]_INST_0_i_45_n_0\,
      S(2) => \Waveform[14]_INST_0_i_46_n_0\,
      S(1) => \Waveform[14]_INST_0_i_47_n_0\,
      S(0) => \Waveform[14]_INST_0_i_48_n_0\
    );
\Waveform[14]_INST_0_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(13),
      I1 => \wavegen/Waveform_reg_11\(13),
      I2 => \wavegen/Waveform_reg_12\(13),
      O => \Waveform[14]_INST_0_i_150_n_0\
    );
\Waveform[14]_INST_0_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(12),
      I1 => \wavegen/Waveform_reg_11\(12),
      I2 => \wavegen/Waveform_reg_12\(12),
      O => \Waveform[14]_INST_0_i_151_n_0\
    );
\Waveform[14]_INST_0_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(11),
      I1 => \wavegen/Waveform_reg_11\(11),
      I2 => \wavegen/Waveform_reg_12\(11),
      O => \Waveform[14]_INST_0_i_152_n_0\
    );
\Waveform[14]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(15),
      I1 => \wavegen/Waveform_reg_11\(15),
      I2 => \wavegen/Waveform_reg_12\(15),
      I3 => \Waveform[14]_INST_0_i_149_n_0\,
      O => \Waveform[14]_INST_0_i_153_n_0\
    );
\Waveform[14]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(14),
      I1 => \wavegen/Waveform_reg_11\(14),
      I2 => \wavegen/Waveform_reg_12\(14),
      I3 => \Waveform[14]_INST_0_i_150_n_0\,
      O => \Waveform[14]_INST_0_i_154_n_0\
    );
\Waveform[14]_INST_0_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(13),
      I1 => \wavegen/Waveform_reg_11\(13),
      I2 => \wavegen/Waveform_reg_12\(13),
      I3 => \Waveform[14]_INST_0_i_151_n_0\,
      O => \Waveform[14]_INST_0_i_155_n_0\
    );
\Waveform[14]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(12),
      I1 => \wavegen/Waveform_reg_11\(12),
      I2 => \wavegen/Waveform_reg_12\(12),
      I3 => \Waveform[14]_INST_0_i_152_n_0\,
      O => \Waveform[14]_INST_0_i_156_n_0\
    );
\Waveform[14]_INST_0_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_157_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_157_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_157_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_157_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_157_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_171_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_172_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_173_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_174_n_0\,
      O(3) => \Waveform[14]_INST_0_i_157_n_4\,
      O(2) => \Waveform[14]_INST_0_i_157_n_5\,
      O(1) => \Waveform[14]_INST_0_i_157_n_6\,
      O(0) => \Waveform[14]_INST_0_i_157_n_7\,
      S(3) => \Waveform[14]_INST_0_i_175_n_0\,
      S(2) => \Waveform[14]_INST_0_i_176_n_0\,
      S(1) => \Waveform[14]_INST_0_i_177_n_0\,
      S(0) => \Waveform[14]_INST_0_i_178_n_0\
    );
\Waveform[14]_INST_0_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_158_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_158_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_158_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_158_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_158_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_179_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_180_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_181_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_182_n_0\,
      O(3) => \Waveform[14]_INST_0_i_158_n_4\,
      O(2) => \Waveform[14]_INST_0_i_158_n_5\,
      O(1) => \Waveform[14]_INST_0_i_158_n_6\,
      O(0) => \Waveform[14]_INST_0_i_158_n_7\,
      S(3) => \Waveform[14]_INST_0_i_183_n_0\,
      S(2) => \Waveform[14]_INST_0_i_184_n_0\,
      S(1) => \Waveform[14]_INST_0_i_185_n_0\,
      S(0) => \Waveform[14]_INST_0_i_186_n_0\
    );
\Waveform[14]_INST_0_i_159\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_159_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_159_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_159_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_159_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_159_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_187_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_188_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_189_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_190_n_0\,
      O(3) => \Waveform[14]_INST_0_i_159_n_4\,
      O(2) => \Waveform[14]_INST_0_i_159_n_5\,
      O(1) => \Waveform[14]_INST_0_i_159_n_6\,
      O(0) => \Waveform[14]_INST_0_i_159_n_7\,
      S(3) => \Waveform[14]_INST_0_i_191_n_0\,
      S(2) => \Waveform[14]_INST_0_i_192_n_0\,
      S(1) => \Waveform[14]_INST_0_i_193_n_0\,
      S(0) => \Waveform[14]_INST_0_i_194_n_0\
    );
\Waveform[14]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_12_n_4\,
      I1 => \Waveform[14]_INST_0_i_14_n_4\,
      I2 => \Waveform[14]_INST_0_i_13_n_4\,
      O => \Waveform[14]_INST_0_i_16_n_0\
    );
\Waveform[14]_INST_0_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_160_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_160_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_160_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_160_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_160_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_195_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_196_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_197_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_198_n_0\,
      O(3) => \Waveform[14]_INST_0_i_160_n_4\,
      O(2) => \Waveform[14]_INST_0_i_160_n_5\,
      O(1) => \Waveform[14]_INST_0_i_160_n_6\,
      O(0) => \Waveform[14]_INST_0_i_160_n_7\,
      S(3) => \Waveform[14]_INST_0_i_199_n_0\,
      S(2) => \Waveform[14]_INST_0_i_200_n_0\,
      S(1) => \Waveform[14]_INST_0_i_201_n_0\,
      S(0) => \Waveform[14]_INST_0_i_202_n_0\
    );
\Waveform[14]_INST_0_i_161\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_161_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_161_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_161_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_161_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_161_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_203_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_204_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_205_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_206_n_0\,
      O(3) => \Waveform[14]_INST_0_i_161_n_4\,
      O(2) => \Waveform[14]_INST_0_i_161_n_5\,
      O(1) => \Waveform[14]_INST_0_i_161_n_6\,
      O(0) => \Waveform[14]_INST_0_i_161_n_7\,
      S(3) => \Waveform[14]_INST_0_i_207_n_0\,
      S(2) => \Waveform[14]_INST_0_i_208_n_0\,
      S(1) => \Waveform[14]_INST_0_i_209_n_0\,
      S(0) => \Waveform[14]_INST_0_i_210_n_0\
    );
\Waveform[14]_INST_0_i_162\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_162_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_162_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_162_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_162_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_162_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_211_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_212_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_213_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_214_n_0\,
      O(3) => \Waveform[14]_INST_0_i_162_n_4\,
      O(2) => \Waveform[14]_INST_0_i_162_n_5\,
      O(1) => \Waveform[14]_INST_0_i_162_n_6\,
      O(0) => \Waveform[14]_INST_0_i_162_n_7\,
      S(3) => \Waveform[14]_INST_0_i_215_n_0\,
      S(2) => \Waveform[14]_INST_0_i_216_n_0\,
      S(1) => \Waveform[14]_INST_0_i_217_n_0\,
      S(0) => \Waveform[14]_INST_0_i_218_n_0\
    );
\Waveform[14]_INST_0_i_163\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_163_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_163_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_163_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_163_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_163_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_219_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_220_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_221_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_222_n_0\,
      O(3) => \Waveform[14]_INST_0_i_163_n_4\,
      O(2) => \Waveform[14]_INST_0_i_163_n_5\,
      O(1) => \Waveform[14]_INST_0_i_163_n_6\,
      O(0) => \Waveform[14]_INST_0_i_163_n_7\,
      S(3) => \Waveform[14]_INST_0_i_223_n_0\,
      S(2) => \Waveform[14]_INST_0_i_224_n_0\,
      S(1) => \Waveform[14]_INST_0_i_225_n_0\,
      S(0) => \Waveform[14]_INST_0_i_226_n_0\
    );
\Waveform[14]_INST_0_i_164\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_164_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_164_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_164_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_164_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_164_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_227_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_228_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_229_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_230_n_0\,
      O(3) => \Waveform[14]_INST_0_i_164_n_4\,
      O(2) => \Waveform[14]_INST_0_i_164_n_5\,
      O(1) => \Waveform[14]_INST_0_i_164_n_6\,
      O(0) => \Waveform[14]_INST_0_i_164_n_7\,
      S(3) => \Waveform[14]_INST_0_i_231_n_0\,
      S(2) => \Waveform[14]_INST_0_i_232_n_0\,
      S(1) => \Waveform[14]_INST_0_i_233_n_0\,
      S(0) => \Waveform[14]_INST_0_i_234_n_0\
    );
\Waveform[14]_INST_0_i_165\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_165_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_165_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_165_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_165_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_165_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_235_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_236_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_237_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_238_n_0\,
      O(3) => \Waveform[14]_INST_0_i_165_n_4\,
      O(2) => \Waveform[14]_INST_0_i_165_n_5\,
      O(1) => \Waveform[14]_INST_0_i_165_n_6\,
      O(0) => \Waveform[14]_INST_0_i_165_n_7\,
      S(3) => \Waveform[14]_INST_0_i_239_n_0\,
      S(2) => \Waveform[14]_INST_0_i_240_n_0\,
      S(1) => \Waveform[14]_INST_0_i_241_n_0\,
      S(0) => \Waveform[14]_INST_0_i_242_n_0\
    );
\Waveform[14]_INST_0_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_166_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_166_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_166_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_166_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_166_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_243_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_244_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_245_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_246_n_0\,
      O(3) => \Waveform[14]_INST_0_i_166_n_4\,
      O(2) => \Waveform[14]_INST_0_i_166_n_5\,
      O(1) => \Waveform[14]_INST_0_i_166_n_6\,
      O(0) => \Waveform[14]_INST_0_i_166_n_7\,
      S(3) => \Waveform[14]_INST_0_i_247_n_0\,
      S(2) => \Waveform[14]_INST_0_i_248_n_0\,
      S(1) => \Waveform[14]_INST_0_i_249_n_0\,
      S(0) => \Waveform[14]_INST_0_i_250_n_0\
    );
\Waveform[14]_INST_0_i_167\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_167_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_167_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_167_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_167_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_167_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_251_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_252_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_253_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_254_n_0\,
      O(3) => \Waveform[14]_INST_0_i_167_n_4\,
      O(2) => \Waveform[14]_INST_0_i_167_n_5\,
      O(1) => \Waveform[14]_INST_0_i_167_n_6\,
      O(0) => \Waveform[14]_INST_0_i_167_n_7\,
      S(3) => \Waveform[14]_INST_0_i_255_n_0\,
      S(2) => \Waveform[14]_INST_0_i_256_n_0\,
      S(1) => \Waveform[14]_INST_0_i_257_n_0\,
      S(0) => \Waveform[14]_INST_0_i_258_n_0\
    );
\Waveform[14]_INST_0_i_168\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_168_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_168_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_168_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_168_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_168_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_259_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_260_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_261_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_262_n_0\,
      O(3) => \Waveform[14]_INST_0_i_168_n_4\,
      O(2) => \Waveform[14]_INST_0_i_168_n_5\,
      O(1) => \Waveform[14]_INST_0_i_168_n_6\,
      O(0) => \Waveform[14]_INST_0_i_168_n_7\,
      S(3) => \Waveform[14]_INST_0_i_263_n_0\,
      S(2) => \Waveform[14]_INST_0_i_264_n_0\,
      S(1) => \Waveform[14]_INST_0_i_265_n_0\,
      S(0) => \Waveform[14]_INST_0_i_266_n_0\
    );
\Waveform[14]_INST_0_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_169_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_169_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_169_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_169_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_169_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_267_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_268_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_269_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_270_n_0\,
      O(3) => \Waveform[14]_INST_0_i_169_n_4\,
      O(2) => \Waveform[14]_INST_0_i_169_n_5\,
      O(1) => \Waveform[14]_INST_0_i_169_n_6\,
      O(0) => \Waveform[14]_INST_0_i_169_n_7\,
      S(3) => \Waveform[14]_INST_0_i_271_n_0\,
      S(2) => \Waveform[14]_INST_0_i_272_n_0\,
      S(1) => \Waveform[14]_INST_0_i_273_n_0\,
      S(0) => \Waveform[14]_INST_0_i_274_n_0\
    );
\Waveform[14]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_5\,
      I1 => \Waveform[18]_INST_0_i_50_n_5\,
      I2 => \Waveform[18]_INST_0_i_51_n_5\,
      O => \Waveform[14]_INST_0_i_17_n_0\
    );
\Waveform[14]_INST_0_i_170\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_170_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_170_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_170_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_170_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_170_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_275_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_276_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_277_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_278_n_0\,
      O(3) => \Waveform[14]_INST_0_i_170_n_4\,
      O(2) => \Waveform[14]_INST_0_i_170_n_5\,
      O(1) => \Waveform[14]_INST_0_i_170_n_6\,
      O(0) => \Waveform[14]_INST_0_i_170_n_7\,
      S(3) => \Waveform[14]_INST_0_i_279_n_0\,
      S(2) => \Waveform[14]_INST_0_i_280_n_0\,
      S(1) => \Waveform[14]_INST_0_i_281_n_0\,
      S(0) => \Waveform[14]_INST_0_i_282_n_0\
    );
\Waveform[14]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(10),
      I1 => \wavegen/Waveform_reg_44\(10),
      I2 => \wavegen/Waveform_reg_45\(10),
      O => \Waveform[14]_INST_0_i_171_n_0\
    );
\Waveform[14]_INST_0_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(9),
      I1 => \wavegen/Waveform_reg_44\(9),
      I2 => \wavegen/Waveform_reg_45\(9),
      O => \Waveform[14]_INST_0_i_172_n_0\
    );
\Waveform[14]_INST_0_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(8),
      I1 => \wavegen/Waveform_reg_44\(8),
      I2 => \wavegen/Waveform_reg_45\(8),
      O => \Waveform[14]_INST_0_i_173_n_0\
    );
\Waveform[14]_INST_0_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(7),
      I1 => \wavegen/Waveform_reg_44\(7),
      I2 => \wavegen/Waveform_reg_45\(7),
      O => \Waveform[14]_INST_0_i_174_n_0\
    );
\Waveform[14]_INST_0_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(11),
      I1 => \wavegen/Waveform_reg_44\(11),
      I2 => \wavegen/Waveform_reg_45\(11),
      I3 => \Waveform[14]_INST_0_i_171_n_0\,
      O => \Waveform[14]_INST_0_i_175_n_0\
    );
\Waveform[14]_INST_0_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(10),
      I1 => \wavegen/Waveform_reg_44\(10),
      I2 => \wavegen/Waveform_reg_45\(10),
      I3 => \Waveform[14]_INST_0_i_172_n_0\,
      O => \Waveform[14]_INST_0_i_176_n_0\
    );
\Waveform[14]_INST_0_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(9),
      I1 => \wavegen/Waveform_reg_44\(9),
      I2 => \wavegen/Waveform_reg_45\(9),
      I3 => \Waveform[14]_INST_0_i_173_n_0\,
      O => \Waveform[14]_INST_0_i_177_n_0\
    );
\Waveform[14]_INST_0_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(8),
      I1 => \wavegen/Waveform_reg_44\(8),
      I2 => \wavegen/Waveform_reg_45\(8),
      I3 => \Waveform[14]_INST_0_i_174_n_0\,
      O => \Waveform[14]_INST_0_i_178_n_0\
    );
\Waveform[14]_INST_0_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(10),
      I1 => \wavegen/Waveform_reg_47\(10),
      I2 => \wavegen/Waveform_reg_48\(10),
      O => \Waveform[14]_INST_0_i_179_n_0\
    );
\Waveform[14]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_6\,
      I1 => \Waveform[18]_INST_0_i_50_n_6\,
      I2 => \Waveform[18]_INST_0_i_51_n_6\,
      O => \Waveform[14]_INST_0_i_18_n_0\
    );
\Waveform[14]_INST_0_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(9),
      I1 => \wavegen/Waveform_reg_47\(9),
      I2 => \wavegen/Waveform_reg_48\(9),
      O => \Waveform[14]_INST_0_i_180_n_0\
    );
\Waveform[14]_INST_0_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(8),
      I1 => \wavegen/Waveform_reg_47\(8),
      I2 => \wavegen/Waveform_reg_48\(8),
      O => \Waveform[14]_INST_0_i_181_n_0\
    );
\Waveform[14]_INST_0_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(7),
      I1 => \wavegen/Waveform_reg_47\(7),
      I2 => \wavegen/Waveform_reg_48\(7),
      O => \Waveform[14]_INST_0_i_182_n_0\
    );
\Waveform[14]_INST_0_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(11),
      I1 => \wavegen/Waveform_reg_47\(11),
      I2 => \wavegen/Waveform_reg_48\(11),
      I3 => \Waveform[14]_INST_0_i_179_n_0\,
      O => \Waveform[14]_INST_0_i_183_n_0\
    );
\Waveform[14]_INST_0_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(10),
      I1 => \wavegen/Waveform_reg_47\(10),
      I2 => \wavegen/Waveform_reg_48\(10),
      I3 => \Waveform[14]_INST_0_i_180_n_0\,
      O => \Waveform[14]_INST_0_i_184_n_0\
    );
\Waveform[14]_INST_0_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(9),
      I1 => \wavegen/Waveform_reg_47\(9),
      I2 => \wavegen/Waveform_reg_48\(9),
      I3 => \Waveform[14]_INST_0_i_181_n_0\,
      O => \Waveform[14]_INST_0_i_185_n_0\
    );
\Waveform[14]_INST_0_i_186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(8),
      I1 => \wavegen/Waveform_reg_47\(8),
      I2 => \wavegen/Waveform_reg_48\(8),
      I3 => \Waveform[14]_INST_0_i_182_n_0\,
      O => \Waveform[14]_INST_0_i_186_n_0\
    );
\Waveform[14]_INST_0_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(10),
      I1 => \wavegen/Waveform_reg_50\(10),
      I2 => \wavegen/Waveform_reg_51\(10),
      O => \Waveform[14]_INST_0_i_187_n_0\
    );
\Waveform[14]_INST_0_i_188\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(9),
      I1 => \wavegen/Waveform_reg_50\(9),
      I2 => \wavegen/Waveform_reg_51\(9),
      O => \Waveform[14]_INST_0_i_188_n_0\
    );
\Waveform[14]_INST_0_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(8),
      I1 => \wavegen/Waveform_reg_50\(8),
      I2 => \wavegen/Waveform_reg_51\(8),
      O => \Waveform[14]_INST_0_i_189_n_0\
    );
\Waveform[14]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_7\,
      I1 => \Waveform[18]_INST_0_i_50_n_7\,
      I2 => \Waveform[18]_INST_0_i_51_n_7\,
      O => \Waveform[14]_INST_0_i_19_n_0\
    );
\Waveform[14]_INST_0_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(7),
      I1 => \wavegen/Waveform_reg_50\(7),
      I2 => \wavegen/Waveform_reg_51\(7),
      O => \Waveform[14]_INST_0_i_190_n_0\
    );
\Waveform[14]_INST_0_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(11),
      I1 => \wavegen/Waveform_reg_50\(11),
      I2 => \wavegen/Waveform_reg_51\(11),
      I3 => \Waveform[14]_INST_0_i_187_n_0\,
      O => \Waveform[14]_INST_0_i_191_n_0\
    );
\Waveform[14]_INST_0_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(10),
      I1 => \wavegen/Waveform_reg_50\(10),
      I2 => \wavegen/Waveform_reg_51\(10),
      I3 => \Waveform[14]_INST_0_i_188_n_0\,
      O => \Waveform[14]_INST_0_i_192_n_0\
    );
\Waveform[14]_INST_0_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(9),
      I1 => \wavegen/Waveform_reg_50\(9),
      I2 => \wavegen/Waveform_reg_51\(9),
      I3 => \Waveform[14]_INST_0_i_189_n_0\,
      O => \Waveform[14]_INST_0_i_193_n_0\
    );
\Waveform[14]_INST_0_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(8),
      I1 => \wavegen/Waveform_reg_50\(8),
      I2 => \wavegen/Waveform_reg_51\(8),
      I3 => \Waveform[14]_INST_0_i_190_n_0\,
      O => \Waveform[14]_INST_0_i_194_n_0\
    );
\Waveform[14]_INST_0_i_195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(10),
      I1 => \wavegen/Waveform_reg_53\(10),
      I2 => \wavegen/Waveform_reg_55\(10),
      O => \Waveform[14]_INST_0_i_195_n_0\
    );
\Waveform[14]_INST_0_i_196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(9),
      I1 => \wavegen/Waveform_reg_53\(9),
      I2 => \wavegen/Waveform_reg_55\(9),
      O => \Waveform[14]_INST_0_i_196_n_0\
    );
\Waveform[14]_INST_0_i_197\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(8),
      I1 => \wavegen/Waveform_reg_53\(8),
      I2 => \wavegen/Waveform_reg_55\(8),
      O => \Waveform[14]_INST_0_i_197_n_0\
    );
\Waveform[14]_INST_0_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(7),
      I1 => \wavegen/Waveform_reg_53\(7),
      I2 => \wavegen/Waveform_reg_55\(7),
      O => \Waveform[14]_INST_0_i_198_n_0\
    );
\Waveform[14]_INST_0_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(11),
      I1 => \wavegen/Waveform_reg_53\(11),
      I2 => \wavegen/Waveform_reg_55\(11),
      I3 => \Waveform[14]_INST_0_i_195_n_0\,
      O => \Waveform[14]_INST_0_i_199_n_0\
    );
\Waveform[14]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_15_n_6\,
      I1 => \Waveform[14]_INST_0_i_10_n_0\,
      I2 => \Waveform[18]_INST_0_i_12_n_7\,
      I3 => \Waveform[18]_INST_0_i_13_n_7\,
      I4 => \Waveform[18]_INST_0_i_14_n_7\,
      O => \Waveform[14]_INST_0_i_2_n_0\
    );
\Waveform[14]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_49_n_4\,
      I1 => \Waveform[14]_INST_0_i_50_n_4\,
      I2 => \Waveform[14]_INST_0_i_51_n_4\,
      O => \Waveform[14]_INST_0_i_20_n_0\
    );
\Waveform[14]_INST_0_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(10),
      I1 => \wavegen/Waveform_reg_53\(10),
      I2 => \wavegen/Waveform_reg_55\(10),
      I3 => \Waveform[14]_INST_0_i_196_n_0\,
      O => \Waveform[14]_INST_0_i_200_n_0\
    );
\Waveform[14]_INST_0_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(9),
      I1 => \wavegen/Waveform_reg_53\(9),
      I2 => \wavegen/Waveform_reg_55\(9),
      I3 => \Waveform[14]_INST_0_i_197_n_0\,
      O => \Waveform[14]_INST_0_i_201_n_0\
    );
\Waveform[14]_INST_0_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(8),
      I1 => \wavegen/Waveform_reg_53\(8),
      I2 => \wavegen/Waveform_reg_55\(8),
      I3 => \Waveform[14]_INST_0_i_198_n_0\,
      O => \Waveform[14]_INST_0_i_202_n_0\
    );
\Waveform[14]_INST_0_i_203\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(10),
      I1 => \wavegen/Waveform_reg_57\(10),
      I2 => \wavegen/Waveform_reg_58\(10),
      O => \Waveform[14]_INST_0_i_203_n_0\
    );
\Waveform[14]_INST_0_i_204\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(9),
      I1 => \wavegen/Waveform_reg_57\(9),
      I2 => \wavegen/Waveform_reg_58\(9),
      O => \Waveform[14]_INST_0_i_204_n_0\
    );
\Waveform[14]_INST_0_i_205\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(8),
      I1 => \wavegen/Waveform_reg_57\(8),
      I2 => \wavegen/Waveform_reg_58\(8),
      O => \Waveform[14]_INST_0_i_205_n_0\
    );
\Waveform[14]_INST_0_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(7),
      I1 => \wavegen/Waveform_reg_57\(7),
      I2 => \wavegen/Waveform_reg_58\(7),
      O => \Waveform[14]_INST_0_i_206_n_0\
    );
\Waveform[14]_INST_0_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(11),
      I1 => \wavegen/Waveform_reg_57\(11),
      I2 => \wavegen/Waveform_reg_58\(11),
      I3 => \Waveform[14]_INST_0_i_203_n_0\,
      O => \Waveform[14]_INST_0_i_207_n_0\
    );
\Waveform[14]_INST_0_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(10),
      I1 => \wavegen/Waveform_reg_57\(10),
      I2 => \wavegen/Waveform_reg_58\(10),
      I3 => \Waveform[14]_INST_0_i_204_n_0\,
      O => \Waveform[14]_INST_0_i_208_n_0\
    );
\Waveform[14]_INST_0_i_209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(9),
      I1 => \wavegen/Waveform_reg_57\(9),
      I2 => \wavegen/Waveform_reg_58\(9),
      I3 => \Waveform[14]_INST_0_i_205_n_0\,
      O => \Waveform[14]_INST_0_i_209_n_0\
    );
\Waveform[14]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_4\,
      I1 => \Waveform[18]_INST_0_i_50_n_4\,
      I2 => \Waveform[18]_INST_0_i_51_n_4\,
      I3 => \Waveform[14]_INST_0_i_17_n_0\,
      O => \Waveform[14]_INST_0_i_21_n_0\
    );
\Waveform[14]_INST_0_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(8),
      I1 => \wavegen/Waveform_reg_57\(8),
      I2 => \wavegen/Waveform_reg_58\(8),
      I3 => \Waveform[14]_INST_0_i_206_n_0\,
      O => \Waveform[14]_INST_0_i_210_n_0\
    );
\Waveform[14]_INST_0_i_211\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(10),
      I1 => \wavegen/Waveform_reg_14\(10),
      I2 => \wavegen/Waveform_reg_15\(10),
      O => \Waveform[14]_INST_0_i_211_n_0\
    );
\Waveform[14]_INST_0_i_212\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(9),
      I1 => \wavegen/Waveform_reg_14\(9),
      I2 => \wavegen/Waveform_reg_15\(9),
      O => \Waveform[14]_INST_0_i_212_n_0\
    );
\Waveform[14]_INST_0_i_213\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(8),
      I1 => \wavegen/Waveform_reg_14\(8),
      I2 => \wavegen/Waveform_reg_15\(8),
      O => \Waveform[14]_INST_0_i_213_n_0\
    );
\Waveform[14]_INST_0_i_214\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(7),
      I1 => \wavegen/Waveform_reg_14\(7),
      I2 => \wavegen/Waveform_reg_15\(7),
      O => \Waveform[14]_INST_0_i_214_n_0\
    );
\Waveform[14]_INST_0_i_215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(11),
      I1 => \wavegen/Waveform_reg_14\(11),
      I2 => \wavegen/Waveform_reg_15\(11),
      I3 => \Waveform[14]_INST_0_i_211_n_0\,
      O => \Waveform[14]_INST_0_i_215_n_0\
    );
\Waveform[14]_INST_0_i_216\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(10),
      I1 => \wavegen/Waveform_reg_14\(10),
      I2 => \wavegen/Waveform_reg_15\(10),
      I3 => \Waveform[14]_INST_0_i_212_n_0\,
      O => \Waveform[14]_INST_0_i_216_n_0\
    );
\Waveform[14]_INST_0_i_217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(9),
      I1 => \wavegen/Waveform_reg_14\(9),
      I2 => \wavegen/Waveform_reg_15\(9),
      I3 => \Waveform[14]_INST_0_i_213_n_0\,
      O => \Waveform[14]_INST_0_i_217_n_0\
    );
\Waveform[14]_INST_0_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(8),
      I1 => \wavegen/Waveform_reg_14\(8),
      I2 => \wavegen/Waveform_reg_15\(8),
      I3 => \Waveform[14]_INST_0_i_214_n_0\,
      O => \Waveform[14]_INST_0_i_218_n_0\
    );
\Waveform[14]_INST_0_i_219\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(10),
      I1 => \wavegen/Waveform_reg_17\(10),
      I2 => \wavegen/Waveform_reg_18\(10),
      O => \Waveform[14]_INST_0_i_219_n_0\
    );
\Waveform[14]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_5\,
      I1 => \Waveform[18]_INST_0_i_50_n_5\,
      I2 => \Waveform[18]_INST_0_i_51_n_5\,
      I3 => \Waveform[14]_INST_0_i_18_n_0\,
      O => \Waveform[14]_INST_0_i_22_n_0\
    );
\Waveform[14]_INST_0_i_220\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(9),
      I1 => \wavegen/Waveform_reg_17\(9),
      I2 => \wavegen/Waveform_reg_18\(9),
      O => \Waveform[14]_INST_0_i_220_n_0\
    );
\Waveform[14]_INST_0_i_221\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(8),
      I1 => \wavegen/Waveform_reg_17\(8),
      I2 => \wavegen/Waveform_reg_18\(8),
      O => \Waveform[14]_INST_0_i_221_n_0\
    );
\Waveform[14]_INST_0_i_222\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(7),
      I1 => \wavegen/Waveform_reg_17\(7),
      I2 => \wavegen/Waveform_reg_18\(7),
      O => \Waveform[14]_INST_0_i_222_n_0\
    );
\Waveform[14]_INST_0_i_223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(11),
      I1 => \wavegen/Waveform_reg_17\(11),
      I2 => \wavegen/Waveform_reg_18\(11),
      I3 => \Waveform[14]_INST_0_i_219_n_0\,
      O => \Waveform[14]_INST_0_i_223_n_0\
    );
\Waveform[14]_INST_0_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(10),
      I1 => \wavegen/Waveform_reg_17\(10),
      I2 => \wavegen/Waveform_reg_18\(10),
      I3 => \Waveform[14]_INST_0_i_220_n_0\,
      O => \Waveform[14]_INST_0_i_224_n_0\
    );
\Waveform[14]_INST_0_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(9),
      I1 => \wavegen/Waveform_reg_17\(9),
      I2 => \wavegen/Waveform_reg_18\(9),
      I3 => \Waveform[14]_INST_0_i_221_n_0\,
      O => \Waveform[14]_INST_0_i_225_n_0\
    );
\Waveform[14]_INST_0_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(8),
      I1 => \wavegen/Waveform_reg_17\(8),
      I2 => \wavegen/Waveform_reg_18\(8),
      I3 => \Waveform[14]_INST_0_i_222_n_0\,
      O => \Waveform[14]_INST_0_i_226_n_0\
    );
\Waveform[14]_INST_0_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(10),
      I1 => \wavegen/Waveform_reg_20\(10),
      I2 => \wavegen/Waveform_reg_22\(10),
      O => \Waveform[14]_INST_0_i_227_n_0\
    );
\Waveform[14]_INST_0_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(9),
      I1 => \wavegen/Waveform_reg_20\(9),
      I2 => \wavegen/Waveform_reg_22\(9),
      O => \Waveform[14]_INST_0_i_228_n_0\
    );
\Waveform[14]_INST_0_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(8),
      I1 => \wavegen/Waveform_reg_20\(8),
      I2 => \wavegen/Waveform_reg_22\(8),
      O => \Waveform[14]_INST_0_i_229_n_0\
    );
\Waveform[14]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_6\,
      I1 => \Waveform[18]_INST_0_i_50_n_6\,
      I2 => \Waveform[18]_INST_0_i_51_n_6\,
      I3 => \Waveform[14]_INST_0_i_19_n_0\,
      O => \Waveform[14]_INST_0_i_23_n_0\
    );
\Waveform[14]_INST_0_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(7),
      I1 => \wavegen/Waveform_reg_20\(7),
      I2 => \wavegen/Waveform_reg_22\(7),
      O => \Waveform[14]_INST_0_i_230_n_0\
    );
\Waveform[14]_INST_0_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(11),
      I1 => \wavegen/Waveform_reg_20\(11),
      I2 => \wavegen/Waveform_reg_22\(11),
      I3 => \Waveform[14]_INST_0_i_227_n_0\,
      O => \Waveform[14]_INST_0_i_231_n_0\
    );
\Waveform[14]_INST_0_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(10),
      I1 => \wavegen/Waveform_reg_20\(10),
      I2 => \wavegen/Waveform_reg_22\(10),
      I3 => \Waveform[14]_INST_0_i_228_n_0\,
      O => \Waveform[14]_INST_0_i_232_n_0\
    );
\Waveform[14]_INST_0_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(9),
      I1 => \wavegen/Waveform_reg_20\(9),
      I2 => \wavegen/Waveform_reg_22\(9),
      I3 => \Waveform[14]_INST_0_i_229_n_0\,
      O => \Waveform[14]_INST_0_i_233_n_0\
    );
\Waveform[14]_INST_0_i_234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(8),
      I1 => \wavegen/Waveform_reg_20\(8),
      I2 => \wavegen/Waveform_reg_22\(8),
      I3 => \Waveform[14]_INST_0_i_230_n_0\,
      O => \Waveform[14]_INST_0_i_234_n_0\
    );
\Waveform[14]_INST_0_i_235\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(10),
      I1 => \wavegen/Waveform_reg_24\(10),
      I2 => \wavegen/Waveform_reg_25\(10),
      O => \Waveform[14]_INST_0_i_235_n_0\
    );
\Waveform[14]_INST_0_i_236\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(9),
      I1 => \wavegen/Waveform_reg_24\(9),
      I2 => \wavegen/Waveform_reg_25\(9),
      O => \Waveform[14]_INST_0_i_236_n_0\
    );
\Waveform[14]_INST_0_i_237\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(8),
      I1 => \wavegen/Waveform_reg_24\(8),
      I2 => \wavegen/Waveform_reg_25\(8),
      O => \Waveform[14]_INST_0_i_237_n_0\
    );
\Waveform[14]_INST_0_i_238\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(7),
      I1 => \wavegen/Waveform_reg_24\(7),
      I2 => \wavegen/Waveform_reg_25\(7),
      O => \Waveform[14]_INST_0_i_238_n_0\
    );
\Waveform[14]_INST_0_i_239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(11),
      I1 => \wavegen/Waveform_reg_24\(11),
      I2 => \wavegen/Waveform_reg_25\(11),
      I3 => \Waveform[14]_INST_0_i_235_n_0\,
      O => \Waveform[14]_INST_0_i_239_n_0\
    );
\Waveform[14]_INST_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_7\,
      I1 => \Waveform[18]_INST_0_i_50_n_7\,
      I2 => \Waveform[18]_INST_0_i_51_n_7\,
      I3 => \Waveform[14]_INST_0_i_20_n_0\,
      O => \Waveform[14]_INST_0_i_24_n_0\
    );
\Waveform[14]_INST_0_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(10),
      I1 => \wavegen/Waveform_reg_24\(10),
      I2 => \wavegen/Waveform_reg_25\(10),
      I3 => \Waveform[14]_INST_0_i_236_n_0\,
      O => \Waveform[14]_INST_0_i_240_n_0\
    );
\Waveform[14]_INST_0_i_241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(9),
      I1 => \wavegen/Waveform_reg_24\(9),
      I2 => \wavegen/Waveform_reg_25\(9),
      I3 => \Waveform[14]_INST_0_i_237_n_0\,
      O => \Waveform[14]_INST_0_i_241_n_0\
    );
\Waveform[14]_INST_0_i_242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(8),
      I1 => \wavegen/Waveform_reg_24\(8),
      I2 => \wavegen/Waveform_reg_25\(8),
      I3 => \Waveform[14]_INST_0_i_238_n_0\,
      O => \Waveform[14]_INST_0_i_242_n_0\
    );
\Waveform[14]_INST_0_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(10),
      I1 => \wavegen/Waveform_reg_27\(10),
      I2 => \wavegen/Waveform_reg_28\(10),
      O => \Waveform[14]_INST_0_i_243_n_0\
    );
\Waveform[14]_INST_0_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(9),
      I1 => \wavegen/Waveform_reg_27\(9),
      I2 => \wavegen/Waveform_reg_28\(9),
      O => \Waveform[14]_INST_0_i_244_n_0\
    );
\Waveform[14]_INST_0_i_245\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(8),
      I1 => \wavegen/Waveform_reg_27\(8),
      I2 => \wavegen/Waveform_reg_28\(8),
      O => \Waveform[14]_INST_0_i_245_n_0\
    );
\Waveform[14]_INST_0_i_246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(7),
      I1 => \wavegen/Waveform_reg_27\(7),
      I2 => \wavegen/Waveform_reg_28\(7),
      O => \Waveform[14]_INST_0_i_246_n_0\
    );
\Waveform[14]_INST_0_i_247\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(11),
      I1 => \wavegen/Waveform_reg_27\(11),
      I2 => \wavegen/Waveform_reg_28\(11),
      I3 => \Waveform[14]_INST_0_i_243_n_0\,
      O => \Waveform[14]_INST_0_i_247_n_0\
    );
\Waveform[14]_INST_0_i_248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(10),
      I1 => \wavegen/Waveform_reg_27\(10),
      I2 => \wavegen/Waveform_reg_28\(10),
      I3 => \Waveform[14]_INST_0_i_244_n_0\,
      O => \Waveform[14]_INST_0_i_248_n_0\
    );
\Waveform[14]_INST_0_i_249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(9),
      I1 => \wavegen/Waveform_reg_27\(9),
      I2 => \wavegen/Waveform_reg_28\(9),
      I3 => \Waveform[14]_INST_0_i_245_n_0\,
      O => \Waveform[14]_INST_0_i_249_n_0\
    );
\Waveform[14]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_5\,
      I1 => \Waveform[18]_INST_0_i_53_n_5\,
      I2 => \Waveform[18]_INST_0_i_54_n_5\,
      O => \Waveform[14]_INST_0_i_25_n_0\
    );
\Waveform[14]_INST_0_i_250\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(8),
      I1 => \wavegen/Waveform_reg_27\(8),
      I2 => \wavegen/Waveform_reg_28\(8),
      I3 => \Waveform[14]_INST_0_i_246_n_0\,
      O => \Waveform[14]_INST_0_i_250_n_0\
    );
\Waveform[14]_INST_0_i_251\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(10),
      I1 => \wavegen/Waveform_reg_30\(10),
      I2 => \wavegen/Waveform_reg_31\(10),
      O => \Waveform[14]_INST_0_i_251_n_0\
    );
\Waveform[14]_INST_0_i_252\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(9),
      I1 => \wavegen/Waveform_reg_30\(9),
      I2 => \wavegen/Waveform_reg_31\(9),
      O => \Waveform[14]_INST_0_i_252_n_0\
    );
\Waveform[14]_INST_0_i_253\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(8),
      I1 => \wavegen/Waveform_reg_30\(8),
      I2 => \wavegen/Waveform_reg_31\(8),
      O => \Waveform[14]_INST_0_i_253_n_0\
    );
\Waveform[14]_INST_0_i_254\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(7),
      I1 => \wavegen/Waveform_reg_30\(7),
      I2 => \wavegen/Waveform_reg_31\(7),
      O => \Waveform[14]_INST_0_i_254_n_0\
    );
\Waveform[14]_INST_0_i_255\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(11),
      I1 => \wavegen/Waveform_reg_30\(11),
      I2 => \wavegen/Waveform_reg_31\(11),
      I3 => \Waveform[14]_INST_0_i_251_n_0\,
      O => \Waveform[14]_INST_0_i_255_n_0\
    );
\Waveform[14]_INST_0_i_256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(10),
      I1 => \wavegen/Waveform_reg_30\(10),
      I2 => \wavegen/Waveform_reg_31\(10),
      I3 => \Waveform[14]_INST_0_i_252_n_0\,
      O => \Waveform[14]_INST_0_i_256_n_0\
    );
\Waveform[14]_INST_0_i_257\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(9),
      I1 => \wavegen/Waveform_reg_30\(9),
      I2 => \wavegen/Waveform_reg_31\(9),
      I3 => \Waveform[14]_INST_0_i_253_n_0\,
      O => \Waveform[14]_INST_0_i_257_n_0\
    );
\Waveform[14]_INST_0_i_258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(8),
      I1 => \wavegen/Waveform_reg_30\(8),
      I2 => \wavegen/Waveform_reg_31\(8),
      I3 => \Waveform[14]_INST_0_i_254_n_0\,
      O => \Waveform[14]_INST_0_i_258_n_0\
    );
\Waveform[14]_INST_0_i_259\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(10),
      I1 => \wavegen/Waveform_reg_34\(10),
      I2 => \wavegen/Waveform_reg_35\(10),
      O => \Waveform[14]_INST_0_i_259_n_0\
    );
\Waveform[14]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_6\,
      I1 => \Waveform[18]_INST_0_i_53_n_6\,
      I2 => \Waveform[18]_INST_0_i_54_n_6\,
      O => \Waveform[14]_INST_0_i_26_n_0\
    );
\Waveform[14]_INST_0_i_260\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(9),
      I1 => \wavegen/Waveform_reg_34\(9),
      I2 => \wavegen/Waveform_reg_35\(9),
      O => \Waveform[14]_INST_0_i_260_n_0\
    );
\Waveform[14]_INST_0_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(8),
      I1 => \wavegen/Waveform_reg_34\(8),
      I2 => \wavegen/Waveform_reg_35\(8),
      O => \Waveform[14]_INST_0_i_261_n_0\
    );
\Waveform[14]_INST_0_i_262\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(7),
      I1 => \wavegen/Waveform_reg_34\(7),
      I2 => \wavegen/Waveform_reg_35\(7),
      O => \Waveform[14]_INST_0_i_262_n_0\
    );
\Waveform[14]_INST_0_i_263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(11),
      I1 => \wavegen/Waveform_reg_34\(11),
      I2 => \wavegen/Waveform_reg_35\(11),
      I3 => \Waveform[14]_INST_0_i_259_n_0\,
      O => \Waveform[14]_INST_0_i_263_n_0\
    );
\Waveform[14]_INST_0_i_264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(10),
      I1 => \wavegen/Waveform_reg_34\(10),
      I2 => \wavegen/Waveform_reg_35\(10),
      I3 => \Waveform[14]_INST_0_i_260_n_0\,
      O => \Waveform[14]_INST_0_i_264_n_0\
    );
\Waveform[14]_INST_0_i_265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(9),
      I1 => \wavegen/Waveform_reg_34\(9),
      I2 => \wavegen/Waveform_reg_35\(9),
      I3 => \Waveform[14]_INST_0_i_261_n_0\,
      O => \Waveform[14]_INST_0_i_265_n_0\
    );
\Waveform[14]_INST_0_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(8),
      I1 => \wavegen/Waveform_reg_34\(8),
      I2 => \wavegen/Waveform_reg_35\(8),
      I3 => \Waveform[14]_INST_0_i_262_n_0\,
      O => \Waveform[14]_INST_0_i_266_n_0\
    );
\Waveform[14]_INST_0_i_267\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(10),
      I1 => \wavegen/Waveform_reg_37\(10),
      I2 => \wavegen/Waveform_reg_38\(10),
      O => \Waveform[14]_INST_0_i_267_n_0\
    );
\Waveform[14]_INST_0_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(9),
      I1 => \wavegen/Waveform_reg_37\(9),
      I2 => \wavegen/Waveform_reg_38\(9),
      O => \Waveform[14]_INST_0_i_268_n_0\
    );
\Waveform[14]_INST_0_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(8),
      I1 => \wavegen/Waveform_reg_37\(8),
      I2 => \wavegen/Waveform_reg_38\(8),
      O => \Waveform[14]_INST_0_i_269_n_0\
    );
\Waveform[14]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_7\,
      I1 => \Waveform[18]_INST_0_i_53_n_7\,
      I2 => \Waveform[18]_INST_0_i_54_n_7\,
      O => \Waveform[14]_INST_0_i_27_n_0\
    );
\Waveform[14]_INST_0_i_270\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(7),
      I1 => \wavegen/Waveform_reg_37\(7),
      I2 => \wavegen/Waveform_reg_38\(7),
      O => \Waveform[14]_INST_0_i_270_n_0\
    );
\Waveform[14]_INST_0_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(11),
      I1 => \wavegen/Waveform_reg_37\(11),
      I2 => \wavegen/Waveform_reg_38\(11),
      I3 => \Waveform[14]_INST_0_i_267_n_0\,
      O => \Waveform[14]_INST_0_i_271_n_0\
    );
\Waveform[14]_INST_0_i_272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(10),
      I1 => \wavegen/Waveform_reg_37\(10),
      I2 => \wavegen/Waveform_reg_38\(10),
      I3 => \Waveform[14]_INST_0_i_268_n_0\,
      O => \Waveform[14]_INST_0_i_272_n_0\
    );
\Waveform[14]_INST_0_i_273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(9),
      I1 => \wavegen/Waveform_reg_37\(9),
      I2 => \wavegen/Waveform_reg_38\(9),
      I3 => \Waveform[14]_INST_0_i_269_n_0\,
      O => \Waveform[14]_INST_0_i_273_n_0\
    );
\Waveform[14]_INST_0_i_274\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(8),
      I1 => \wavegen/Waveform_reg_37\(8),
      I2 => \wavegen/Waveform_reg_38\(8),
      I3 => \Waveform[14]_INST_0_i_270_n_0\,
      O => \Waveform[14]_INST_0_i_274_n_0\
    );
\Waveform[14]_INST_0_i_275\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(10),
      I1 => \wavegen/Waveform_reg_40\(10),
      I2 => \wavegen/Waveform_reg_41\(10),
      O => \Waveform[14]_INST_0_i_275_n_0\
    );
\Waveform[14]_INST_0_i_276\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(9),
      I1 => \wavegen/Waveform_reg_40\(9),
      I2 => \wavegen/Waveform_reg_41\(9),
      O => \Waveform[14]_INST_0_i_276_n_0\
    );
\Waveform[14]_INST_0_i_277\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(8),
      I1 => \wavegen/Waveform_reg_40\(8),
      I2 => \wavegen/Waveform_reg_41\(8),
      O => \Waveform[14]_INST_0_i_277_n_0\
    );
\Waveform[14]_INST_0_i_278\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(7),
      I1 => \wavegen/Waveform_reg_40\(7),
      I2 => \wavegen/Waveform_reg_41\(7),
      O => \Waveform[14]_INST_0_i_278_n_0\
    );
\Waveform[14]_INST_0_i_279\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(11),
      I1 => \wavegen/Waveform_reg_40\(11),
      I2 => \wavegen/Waveform_reg_41\(11),
      I3 => \Waveform[14]_INST_0_i_275_n_0\,
      O => \Waveform[14]_INST_0_i_279_n_0\
    );
\Waveform[14]_INST_0_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_52_n_4\,
      I1 => \Waveform[14]_INST_0_i_53_n_4\,
      I2 => \Waveform[14]_INST_0_i_54_n_4\,
      O => \Waveform[14]_INST_0_i_28_n_0\
    );
\Waveform[14]_INST_0_i_280\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(10),
      I1 => \wavegen/Waveform_reg_40\(10),
      I2 => \wavegen/Waveform_reg_41\(10),
      I3 => \Waveform[14]_INST_0_i_276_n_0\,
      O => \Waveform[14]_INST_0_i_280_n_0\
    );
\Waveform[14]_INST_0_i_281\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(9),
      I1 => \wavegen/Waveform_reg_40\(9),
      I2 => \wavegen/Waveform_reg_41\(9),
      I3 => \Waveform[14]_INST_0_i_277_n_0\,
      O => \Waveform[14]_INST_0_i_281_n_0\
    );
\Waveform[14]_INST_0_i_282\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(8),
      I1 => \wavegen/Waveform_reg_40\(8),
      I2 => \wavegen/Waveform_reg_41\(8),
      I3 => \Waveform[14]_INST_0_i_278_n_0\,
      O => \Waveform[14]_INST_0_i_282_n_0\
    );
\Waveform[14]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_4\,
      I1 => \Waveform[18]_INST_0_i_53_n_4\,
      I2 => \Waveform[18]_INST_0_i_54_n_4\,
      I3 => \Waveform[14]_INST_0_i_25_n_0\,
      O => \Waveform[14]_INST_0_i_29_n_0\
    );
\Waveform[14]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_15_n_7\,
      I1 => \Waveform[14]_INST_0_i_11_n_0\,
      I2 => \Waveform[14]_INST_0_i_12_n_4\,
      I3 => \Waveform[14]_INST_0_i_13_n_4\,
      I4 => \Waveform[14]_INST_0_i_14_n_4\,
      O => \Waveform[14]_INST_0_i_3_n_0\
    );
\Waveform[14]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_5\,
      I1 => \Waveform[18]_INST_0_i_53_n_5\,
      I2 => \Waveform[18]_INST_0_i_54_n_5\,
      I3 => \Waveform[14]_INST_0_i_26_n_0\,
      O => \Waveform[14]_INST_0_i_30_n_0\
    );
\Waveform[14]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_6\,
      I1 => \Waveform[18]_INST_0_i_53_n_6\,
      I2 => \Waveform[18]_INST_0_i_54_n_6\,
      I3 => \Waveform[14]_INST_0_i_27_n_0\,
      O => \Waveform[14]_INST_0_i_31_n_0\
    );
\Waveform[14]_INST_0_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_7\,
      I1 => \Waveform[18]_INST_0_i_53_n_7\,
      I2 => \Waveform[18]_INST_0_i_54_n_7\,
      I3 => \Waveform[14]_INST_0_i_28_n_0\,
      O => \Waveform[14]_INST_0_i_32_n_0\
    );
\Waveform[14]_INST_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_5\,
      I1 => \Waveform[18]_INST_0_i_56_n_5\,
      I2 => \Waveform[18]_INST_0_i_57_n_5\,
      O => \Waveform[14]_INST_0_i_33_n_0\
    );
\Waveform[14]_INST_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_6\,
      I1 => \Waveform[18]_INST_0_i_56_n_6\,
      I2 => \Waveform[18]_INST_0_i_57_n_6\,
      O => \Waveform[14]_INST_0_i_34_n_0\
    );
\Waveform[14]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_7\,
      I1 => \Waveform[18]_INST_0_i_56_n_7\,
      I2 => \Waveform[18]_INST_0_i_57_n_7\,
      O => \Waveform[14]_INST_0_i_35_n_0\
    );
\Waveform[14]_INST_0_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_55_n_4\,
      I1 => \Waveform[14]_INST_0_i_56_n_4\,
      I2 => \Waveform[14]_INST_0_i_57_n_4\,
      O => \Waveform[14]_INST_0_i_36_n_0\
    );
\Waveform[14]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_4\,
      I1 => \Waveform[18]_INST_0_i_56_n_4\,
      I2 => \Waveform[18]_INST_0_i_57_n_4\,
      I3 => \Waveform[14]_INST_0_i_33_n_0\,
      O => \Waveform[14]_INST_0_i_37_n_0\
    );
\Waveform[14]_INST_0_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_5\,
      I1 => \Waveform[18]_INST_0_i_56_n_5\,
      I2 => \Waveform[18]_INST_0_i_57_n_5\,
      I3 => \Waveform[14]_INST_0_i_34_n_0\,
      O => \Waveform[14]_INST_0_i_38_n_0\
    );
\Waveform[14]_INST_0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_6\,
      I1 => \Waveform[18]_INST_0_i_56_n_6\,
      I2 => \Waveform[18]_INST_0_i_57_n_6\,
      I3 => \Waveform[14]_INST_0_i_35_n_0\,
      O => \Waveform[14]_INST_0_i_39_n_0\
    );
\Waveform[14]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_15_n_4\,
      I1 => \Waveform[14]_INST_0_i_16_n_0\,
      I2 => \Waveform[14]_INST_0_i_12_n_5\,
      I3 => \Waveform[14]_INST_0_i_13_n_5\,
      I4 => \Waveform[14]_INST_0_i_14_n_5\,
      O => \Waveform[14]_INST_0_i_4_n_0\
    );
\Waveform[14]_INST_0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_7\,
      I1 => \Waveform[18]_INST_0_i_56_n_7\,
      I2 => \Waveform[18]_INST_0_i_57_n_7\,
      I3 => \Waveform[14]_INST_0_i_36_n_0\,
      O => \Waveform[14]_INST_0_i_40_n_0\
    );
\Waveform[14]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_5\,
      I1 => \Waveform[18]_INST_0_i_59_n_5\,
      I2 => \Waveform[18]_INST_0_i_60_n_5\,
      O => \Waveform[14]_INST_0_i_41_n_0\
    );
\Waveform[14]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_6\,
      I1 => \Waveform[18]_INST_0_i_59_n_6\,
      I2 => \Waveform[18]_INST_0_i_60_n_6\,
      O => \Waveform[14]_INST_0_i_42_n_0\
    );
\Waveform[14]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_7\,
      I1 => \Waveform[18]_INST_0_i_59_n_7\,
      I2 => \Waveform[18]_INST_0_i_60_n_7\,
      O => \Waveform[14]_INST_0_i_43_n_0\
    );
\Waveform[14]_INST_0_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_58_n_4\,
      I1 => \Waveform[14]_INST_0_i_59_n_4\,
      I2 => \Waveform[14]_INST_0_i_60_n_4\,
      O => \Waveform[14]_INST_0_i_44_n_0\
    );
\Waveform[14]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_4\,
      I1 => \Waveform[18]_INST_0_i_59_n_4\,
      I2 => \Waveform[18]_INST_0_i_60_n_4\,
      I3 => \Waveform[14]_INST_0_i_41_n_0\,
      O => \Waveform[14]_INST_0_i_45_n_0\
    );
\Waveform[14]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_5\,
      I1 => \Waveform[18]_INST_0_i_59_n_5\,
      I2 => \Waveform[18]_INST_0_i_60_n_5\,
      I3 => \Waveform[14]_INST_0_i_42_n_0\,
      O => \Waveform[14]_INST_0_i_46_n_0\
    );
\Waveform[14]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_6\,
      I1 => \Waveform[18]_INST_0_i_59_n_6\,
      I2 => \Waveform[18]_INST_0_i_60_n_6\,
      I3 => \Waveform[14]_INST_0_i_43_n_0\,
      O => \Waveform[14]_INST_0_i_47_n_0\
    );
\Waveform[14]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_7\,
      I1 => \Waveform[18]_INST_0_i_59_n_7\,
      I2 => \Waveform[18]_INST_0_i_60_n_7\,
      I3 => \Waveform[14]_INST_0_i_44_n_0\,
      O => \Waveform[14]_INST_0_i_48_n_0\
    );
\Waveform[14]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_49_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_49_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_49_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_49_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_61_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_62_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_63_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_64_n_0\,
      O(3) => \Waveform[14]_INST_0_i_49_n_4\,
      O(2) => \Waveform[14]_INST_0_i_49_n_5\,
      O(1) => \Waveform[14]_INST_0_i_49_n_6\,
      O(0) => \Waveform[14]_INST_0_i_49_n_7\,
      S(3) => \Waveform[14]_INST_0_i_65_n_0\,
      S(2) => \Waveform[14]_INST_0_i_66_n_0\,
      S(1) => \Waveform[14]_INST_0_i_67_n_0\,
      S(0) => \Waveform[14]_INST_0_i_68_n_0\
    );
\Waveform[14]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_1_n_0\,
      I1 => \Waveform[18]_INST_0_i_16_n_0\,
      I2 => \Waveform[18]_INST_0_i_15_n_4\,
      I3 => \Waveform[18]_INST_0_i_14_n_5\,
      I4 => \Waveform[18]_INST_0_i_13_n_5\,
      I5 => \Waveform[18]_INST_0_i_12_n_5\,
      O => \Waveform[14]_INST_0_i_5_n_0\
    );
\Waveform[14]_INST_0_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_50_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_50_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_50_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_50_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_69_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_70_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_71_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_72_n_0\,
      O(3) => \Waveform[14]_INST_0_i_50_n_4\,
      O(2) => \Waveform[14]_INST_0_i_50_n_5\,
      O(1) => \Waveform[14]_INST_0_i_50_n_6\,
      O(0) => \Waveform[14]_INST_0_i_50_n_7\,
      S(3) => \Waveform[14]_INST_0_i_73_n_0\,
      S(2) => \Waveform[14]_INST_0_i_74_n_0\,
      S(1) => \Waveform[14]_INST_0_i_75_n_0\,
      S(0) => \Waveform[14]_INST_0_i_76_n_0\
    );
\Waveform[14]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_51_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_51_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_51_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_51_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_77_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_78_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_79_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_80_n_0\,
      O(3) => \Waveform[14]_INST_0_i_51_n_4\,
      O(2) => \Waveform[14]_INST_0_i_51_n_5\,
      O(1) => \Waveform[14]_INST_0_i_51_n_6\,
      O(0) => \Waveform[14]_INST_0_i_51_n_7\,
      S(3) => \Waveform[14]_INST_0_i_81_n_0\,
      S(2) => \Waveform[14]_INST_0_i_82_n_0\,
      S(1) => \Waveform[14]_INST_0_i_83_n_0\,
      S(0) => \Waveform[14]_INST_0_i_84_n_0\
    );
\Waveform[14]_INST_0_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_52_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_52_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_52_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_52_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_85_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_86_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_87_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_88_n_0\,
      O(3) => \Waveform[14]_INST_0_i_52_n_4\,
      O(2) => \Waveform[14]_INST_0_i_52_n_5\,
      O(1) => \Waveform[14]_INST_0_i_52_n_6\,
      O(0) => \Waveform[14]_INST_0_i_52_n_7\,
      S(3) => \Waveform[14]_INST_0_i_89_n_0\,
      S(2) => \Waveform[14]_INST_0_i_90_n_0\,
      S(1) => \Waveform[14]_INST_0_i_91_n_0\,
      S(0) => \Waveform[14]_INST_0_i_92_n_0\
    );
\Waveform[14]_INST_0_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_53_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_53_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_53_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_53_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_93_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_94_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_95_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_96_n_0\,
      O(3) => \Waveform[14]_INST_0_i_53_n_4\,
      O(2) => \Waveform[14]_INST_0_i_53_n_5\,
      O(1) => \Waveform[14]_INST_0_i_53_n_6\,
      O(0) => \Waveform[14]_INST_0_i_53_n_7\,
      S(3) => \Waveform[14]_INST_0_i_97_n_0\,
      S(2) => \Waveform[14]_INST_0_i_98_n_0\,
      S(1) => \Waveform[14]_INST_0_i_99_n_0\,
      S(0) => \Waveform[14]_INST_0_i_100_n_0\
    );
\Waveform[14]_INST_0_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_54_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_54_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_54_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_54_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_101_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_102_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_103_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_104_n_0\,
      O(3) => \Waveform[14]_INST_0_i_54_n_4\,
      O(2) => \Waveform[14]_INST_0_i_54_n_5\,
      O(1) => \Waveform[14]_INST_0_i_54_n_6\,
      O(0) => \Waveform[14]_INST_0_i_54_n_7\,
      S(3) => \Waveform[14]_INST_0_i_105_n_0\,
      S(2) => \Waveform[14]_INST_0_i_106_n_0\,
      S(1) => \Waveform[14]_INST_0_i_107_n_0\,
      S(0) => \Waveform[14]_INST_0_i_108_n_0\
    );
\Waveform[14]_INST_0_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_55_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_55_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_55_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_55_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_109_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_110_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_111_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_112_n_0\,
      O(3) => \Waveform[14]_INST_0_i_55_n_4\,
      O(2) => \Waveform[14]_INST_0_i_55_n_5\,
      O(1) => \Waveform[14]_INST_0_i_55_n_6\,
      O(0) => \Waveform[14]_INST_0_i_55_n_7\,
      S(3) => \Waveform[14]_INST_0_i_113_n_0\,
      S(2) => \Waveform[14]_INST_0_i_114_n_0\,
      S(1) => \Waveform[14]_INST_0_i_115_n_0\,
      S(0) => \Waveform[14]_INST_0_i_116_n_0\
    );
\Waveform[14]_INST_0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_56_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_56_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_56_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_56_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_117_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_118_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_119_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_120_n_0\,
      O(3) => \Waveform[14]_INST_0_i_56_n_4\,
      O(2) => \Waveform[14]_INST_0_i_56_n_5\,
      O(1) => \Waveform[14]_INST_0_i_56_n_6\,
      O(0) => \Waveform[14]_INST_0_i_56_n_7\,
      S(3) => \Waveform[14]_INST_0_i_121_n_0\,
      S(2) => \Waveform[14]_INST_0_i_122_n_0\,
      S(1) => \Waveform[14]_INST_0_i_123_n_0\,
      S(0) => \Waveform[14]_INST_0_i_124_n_0\
    );
\Waveform[14]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_57_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_57_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_57_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_57_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_125_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_126_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_127_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_128_n_0\,
      O(3) => \Waveform[14]_INST_0_i_57_n_4\,
      O(2) => \Waveform[14]_INST_0_i_57_n_5\,
      O(1) => \Waveform[14]_INST_0_i_57_n_6\,
      O(0) => \Waveform[14]_INST_0_i_57_n_7\,
      S(3) => \Waveform[14]_INST_0_i_129_n_0\,
      S(2) => \Waveform[14]_INST_0_i_130_n_0\,
      S(1) => \Waveform[14]_INST_0_i_131_n_0\,
      S(0) => \Waveform[14]_INST_0_i_132_n_0\
    );
\Waveform[14]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_58_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_58_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_58_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_58_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_133_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_134_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_135_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_136_n_0\,
      O(3) => \Waveform[14]_INST_0_i_58_n_4\,
      O(2) => \Waveform[14]_INST_0_i_58_n_5\,
      O(1) => \Waveform[14]_INST_0_i_58_n_6\,
      O(0) => \Waveform[14]_INST_0_i_58_n_7\,
      S(3) => \Waveform[14]_INST_0_i_137_n_0\,
      S(2) => \Waveform[14]_INST_0_i_138_n_0\,
      S(1) => \Waveform[14]_INST_0_i_139_n_0\,
      S(0) => \Waveform[14]_INST_0_i_140_n_0\
    );
\Waveform[14]_INST_0_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_59_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_59_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_59_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_59_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_141_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_142_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_143_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_144_n_0\,
      O(3) => \Waveform[14]_INST_0_i_59_n_4\,
      O(2) => \Waveform[14]_INST_0_i_59_n_5\,
      O(1) => \Waveform[14]_INST_0_i_59_n_6\,
      O(0) => \Waveform[14]_INST_0_i_59_n_7\,
      S(3) => \Waveform[14]_INST_0_i_145_n_0\,
      S(2) => \Waveform[14]_INST_0_i_146_n_0\,
      S(1) => \Waveform[14]_INST_0_i_147_n_0\,
      S(0) => \Waveform[14]_INST_0_i_148_n_0\
    );
\Waveform[14]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_2_n_0\,
      I1 => \Waveform[14]_INST_0_i_9_n_0\,
      I2 => \Waveform[18]_INST_0_i_15_n_5\,
      I3 => \Waveform[18]_INST_0_i_14_n_6\,
      I4 => \Waveform[18]_INST_0_i_13_n_6\,
      I5 => \Waveform[18]_INST_0_i_12_n_6\,
      O => \Waveform[14]_INST_0_i_6_n_0\
    );
\Waveform[14]_INST_0_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[10]_INST_0_i_60_n_0\,
      CO(3) => \Waveform[14]_INST_0_i_60_n_0\,
      CO(2) => \Waveform[14]_INST_0_i_60_n_1\,
      CO(1) => \Waveform[14]_INST_0_i_60_n_2\,
      CO(0) => \Waveform[14]_INST_0_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[14]_INST_0_i_149_n_0\,
      DI(2) => \Waveform[14]_INST_0_i_150_n_0\,
      DI(1) => \Waveform[14]_INST_0_i_151_n_0\,
      DI(0) => \Waveform[14]_INST_0_i_152_n_0\,
      O(3) => \Waveform[14]_INST_0_i_60_n_4\,
      O(2) => \Waveform[14]_INST_0_i_60_n_5\,
      O(1) => \Waveform[14]_INST_0_i_60_n_6\,
      O(0) => \Waveform[14]_INST_0_i_60_n_7\,
      S(3) => \Waveform[14]_INST_0_i_153_n_0\,
      S(2) => \Waveform[14]_INST_0_i_154_n_0\,
      S(1) => \Waveform[14]_INST_0_i_155_n_0\,
      S(0) => \Waveform[14]_INST_0_i_156_n_0\
    );
\Waveform[14]_INST_0_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(14),
      I1 => \wavegen/Waveform_reg_54\(14),
      I2 => \wavegen/Waveform_reg_59\(14),
      O => \Waveform[14]_INST_0_i_61_n_0\
    );
\Waveform[14]_INST_0_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(13),
      I1 => \wavegen/Waveform_reg_54\(13),
      I2 => \wavegen/Waveform_reg_59\(13),
      O => \Waveform[14]_INST_0_i_62_n_0\
    );
\Waveform[14]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(12),
      I1 => \wavegen/Waveform_reg_54\(12),
      I2 => \wavegen/Waveform_reg_59\(12),
      O => \Waveform[14]_INST_0_i_63_n_0\
    );
\Waveform[14]_INST_0_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(11),
      I1 => \wavegen/Waveform_reg_54\(11),
      I2 => \wavegen/Waveform_reg_59\(11),
      O => \Waveform[14]_INST_0_i_64_n_0\
    );
\Waveform[14]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(15),
      I1 => \wavegen/Waveform_reg_54\(15),
      I2 => \wavegen/Waveform_reg_59\(15),
      I3 => \Waveform[14]_INST_0_i_61_n_0\,
      O => \Waveform[14]_INST_0_i_65_n_0\
    );
\Waveform[14]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(14),
      I1 => \wavegen/Waveform_reg_54\(14),
      I2 => \wavegen/Waveform_reg_59\(14),
      I3 => \Waveform[14]_INST_0_i_62_n_0\,
      O => \Waveform[14]_INST_0_i_66_n_0\
    );
\Waveform[14]_INST_0_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(13),
      I1 => \wavegen/Waveform_reg_54\(13),
      I2 => \wavegen/Waveform_reg_59\(13),
      I3 => \Waveform[14]_INST_0_i_63_n_0\,
      O => \Waveform[14]_INST_0_i_67_n_0\
    );
\Waveform[14]_INST_0_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(12),
      I1 => \wavegen/Waveform_reg_54\(12),
      I2 => \wavegen/Waveform_reg_59\(12),
      I3 => \Waveform[14]_INST_0_i_64_n_0\,
      O => \Waveform[14]_INST_0_i_68_n_0\
    );
\Waveform[14]_INST_0_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(14),
      I1 => \wavegen/Waveform_reg_61\(14),
      I2 => \wavegen/Waveform_reg_62\(14),
      O => \Waveform[14]_INST_0_i_69_n_0\
    );
\Waveform[14]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_3_n_0\,
      I1 => \Waveform[14]_INST_0_i_10_n_0\,
      I2 => \Waveform[18]_INST_0_i_15_n_6\,
      I3 => \Waveform[18]_INST_0_i_14_n_7\,
      I4 => \Waveform[18]_INST_0_i_13_n_7\,
      I5 => \Waveform[18]_INST_0_i_12_n_7\,
      O => \Waveform[14]_INST_0_i_7_n_0\
    );
\Waveform[14]_INST_0_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(13),
      I1 => \wavegen/Waveform_reg_61\(13),
      I2 => \wavegen/Waveform_reg_62\(13),
      O => \Waveform[14]_INST_0_i_70_n_0\
    );
\Waveform[14]_INST_0_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(12),
      I1 => \wavegen/Waveform_reg_61\(12),
      I2 => \wavegen/Waveform_reg_62\(12),
      O => \Waveform[14]_INST_0_i_71_n_0\
    );
\Waveform[14]_INST_0_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(11),
      I1 => \wavegen/Waveform_reg_61\(11),
      I2 => \wavegen/Waveform_reg_62\(11),
      O => \Waveform[14]_INST_0_i_72_n_0\
    );
\Waveform[14]_INST_0_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(15),
      I1 => \wavegen/Waveform_reg_61\(15),
      I2 => \wavegen/Waveform_reg_62\(15),
      I3 => \Waveform[14]_INST_0_i_69_n_0\,
      O => \Waveform[14]_INST_0_i_73_n_0\
    );
\Waveform[14]_INST_0_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(14),
      I1 => \wavegen/Waveform_reg_61\(14),
      I2 => \wavegen/Waveform_reg_62\(14),
      I3 => \Waveform[14]_INST_0_i_70_n_0\,
      O => \Waveform[14]_INST_0_i_74_n_0\
    );
\Waveform[14]_INST_0_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(13),
      I1 => \wavegen/Waveform_reg_61\(13),
      I2 => \wavegen/Waveform_reg_62\(13),
      I3 => \Waveform[14]_INST_0_i_71_n_0\,
      O => \Waveform[14]_INST_0_i_75_n_0\
    );
\Waveform[14]_INST_0_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(12),
      I1 => \wavegen/Waveform_reg_61\(12),
      I2 => \wavegen/Waveform_reg_62\(12),
      I3 => \Waveform[14]_INST_0_i_72_n_0\,
      O => \Waveform[14]_INST_0_i_76_n_0\
    );
\Waveform[14]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(14),
      I1 => \wavegen/Waveform_reg_1\(14),
      I2 => \wavegen/Waveform_reg_2\(14),
      O => \Waveform[14]_INST_0_i_77_n_0\
    );
\Waveform[14]_INST_0_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(13),
      I1 => \wavegen/Waveform_reg_1\(13),
      I2 => \wavegen/Waveform_reg_2\(13),
      O => \Waveform[14]_INST_0_i_78_n_0\
    );
\Waveform[14]_INST_0_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(12),
      I1 => \wavegen/Waveform_reg_1\(12),
      I2 => \wavegen/Waveform_reg_2\(12),
      O => \Waveform[14]_INST_0_i_79_n_0\
    );
\Waveform[14]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_4_n_0\,
      I1 => \Waveform[14]_INST_0_i_11_n_0\,
      I2 => \Waveform[18]_INST_0_i_15_n_7\,
      I3 => \Waveform[14]_INST_0_i_14_n_4\,
      I4 => \Waveform[14]_INST_0_i_13_n_4\,
      I5 => \Waveform[14]_INST_0_i_12_n_4\,
      O => \Waveform[14]_INST_0_i_8_n_0\
    );
\Waveform[14]_INST_0_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(11),
      I1 => \wavegen/Waveform_reg_1\(11),
      I2 => \wavegen/Waveform_reg_2\(11),
      O => \Waveform[14]_INST_0_i_80_n_0\
    );
\Waveform[14]_INST_0_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(15),
      I1 => \wavegen/Waveform_reg_1\(15),
      I2 => \wavegen/Waveform_reg_2\(15),
      I3 => \Waveform[14]_INST_0_i_77_n_0\,
      O => \Waveform[14]_INST_0_i_81_n_0\
    );
\Waveform[14]_INST_0_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(14),
      I1 => \wavegen/Waveform_reg_1\(14),
      I2 => \wavegen/Waveform_reg_2\(14),
      I3 => \Waveform[14]_INST_0_i_78_n_0\,
      O => \Waveform[14]_INST_0_i_82_n_0\
    );
\Waveform[14]_INST_0_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(13),
      I1 => \wavegen/Waveform_reg_1\(13),
      I2 => \wavegen/Waveform_reg_2\(13),
      I3 => \Waveform[14]_INST_0_i_79_n_0\,
      O => \Waveform[14]_INST_0_i_83_n_0\
    );
\Waveform[14]_INST_0_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(12),
      I1 => \wavegen/Waveform_reg_1\(12),
      I2 => \wavegen/Waveform_reg_2\(12),
      I3 => \Waveform[14]_INST_0_i_80_n_0\,
      O => \Waveform[14]_INST_0_i_84_n_0\
    );
\Waveform[14]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_157_n_5\,
      I1 => \Waveform[18]_INST_0_i_158_n_5\,
      I2 => \Waveform[18]_INST_0_i_159_n_5\,
      O => \Waveform[14]_INST_0_i_85_n_0\
    );
\Waveform[14]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_157_n_6\,
      I1 => \Waveform[18]_INST_0_i_158_n_6\,
      I2 => \Waveform[18]_INST_0_i_159_n_6\,
      O => \Waveform[14]_INST_0_i_86_n_0\
    );
\Waveform[14]_INST_0_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_157_n_7\,
      I1 => \Waveform[18]_INST_0_i_158_n_7\,
      I2 => \Waveform[18]_INST_0_i_159_n_7\,
      O => \Waveform[14]_INST_0_i_87_n_0\
    );
\Waveform[14]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_157_n_4\,
      I1 => \Waveform[14]_INST_0_i_158_n_4\,
      I2 => \Waveform[14]_INST_0_i_159_n_4\,
      O => \Waveform[14]_INST_0_i_88_n_0\
    );
\Waveform[14]_INST_0_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_157_n_4\,
      I1 => \Waveform[18]_INST_0_i_158_n_4\,
      I2 => \Waveform[18]_INST_0_i_159_n_4\,
      I3 => \Waveform[14]_INST_0_i_85_n_0\,
      O => \Waveform[14]_INST_0_i_89_n_0\
    );
\Waveform[14]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_12_n_5\,
      I1 => \Waveform[18]_INST_0_i_14_n_5\,
      I2 => \Waveform[18]_INST_0_i_13_n_5\,
      O => \Waveform[14]_INST_0_i_9_n_0\
    );
\Waveform[14]_INST_0_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_157_n_5\,
      I1 => \Waveform[18]_INST_0_i_158_n_5\,
      I2 => \Waveform[18]_INST_0_i_159_n_5\,
      I3 => \Waveform[14]_INST_0_i_86_n_0\,
      O => \Waveform[14]_INST_0_i_90_n_0\
    );
\Waveform[14]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_157_n_6\,
      I1 => \Waveform[18]_INST_0_i_158_n_6\,
      I2 => \Waveform[18]_INST_0_i_159_n_6\,
      I3 => \Waveform[14]_INST_0_i_87_n_0\,
      O => \Waveform[14]_INST_0_i_91_n_0\
    );
\Waveform[14]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_157_n_7\,
      I1 => \Waveform[18]_INST_0_i_158_n_7\,
      I2 => \Waveform[18]_INST_0_i_159_n_7\,
      I3 => \Waveform[14]_INST_0_i_88_n_0\,
      O => \Waveform[14]_INST_0_i_92_n_0\
    );
\Waveform[14]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_160_n_5\,
      I1 => \Waveform[18]_INST_0_i_161_n_5\,
      I2 => \wavegen/Waveform_reg\(14),
      O => \Waveform[14]_INST_0_i_93_n_0\
    );
\Waveform[14]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_160_n_6\,
      I1 => \Waveform[18]_INST_0_i_161_n_6\,
      I2 => \wavegen/Waveform_reg\(13),
      O => \Waveform[14]_INST_0_i_94_n_0\
    );
\Waveform[14]_INST_0_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_160_n_7\,
      I1 => \Waveform[18]_INST_0_i_161_n_7\,
      I2 => \wavegen/Waveform_reg\(12),
      O => \Waveform[14]_INST_0_i_95_n_0\
    );
\Waveform[14]_INST_0_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[14]_INST_0_i_160_n_4\,
      I1 => \Waveform[14]_INST_0_i_161_n_4\,
      I2 => \wavegen/Waveform_reg\(11),
      O => \Waveform[14]_INST_0_i_96_n_0\
    );
\Waveform[14]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_160_n_4\,
      I1 => \Waveform[18]_INST_0_i_161_n_4\,
      I2 => \wavegen/Waveform_reg\(15),
      I3 => \Waveform[14]_INST_0_i_93_n_0\,
      O => \Waveform[14]_INST_0_i_97_n_0\
    );
\Waveform[14]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_160_n_5\,
      I1 => \Waveform[18]_INST_0_i_161_n_5\,
      I2 => \wavegen/Waveform_reg\(14),
      I3 => \Waveform[14]_INST_0_i_94_n_0\,
      O => \Waveform[14]_INST_0_i_98_n_0\
    );
\Waveform[14]_INST_0_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_160_n_6\,
      I1 => \Waveform[18]_INST_0_i_161_n_6\,
      I2 => \wavegen/Waveform_reg\(13),
      I3 => \Waveform[14]_INST_0_i_95_n_0\,
      O => \Waveform[14]_INST_0_i_99_n_0\
    );
\Waveform[18]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_n_0\,
      CO(3) => \Waveform[18]_INST_0_n_0\,
      CO(2) => \Waveform[18]_INST_0_n_1\,
      CO(1) => \Waveform[18]_INST_0_n_2\,
      CO(0) => \Waveform[18]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_1_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_2_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_3_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_4_n_0\,
      O(3 downto 0) => Waveform(21 downto 18),
      S(3) => \Waveform[18]_INST_0_i_5_n_0\,
      S(2) => \Waveform[18]_INST_0_i_6_n_0\,
      S(1) => \Waveform[18]_INST_0_i_7_n_0\,
      S(0) => \Waveform[18]_INST_0_i_8_n_0\
    );
\Waveform[18]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_4_n_5\,
      I1 => \Waveform[18]_INST_0_i_9_n_0\,
      I2 => \Waveform[22]_INST_0_i_6_n_6\,
      I3 => \Waveform[22]_INST_0_i_7_n_6\,
      I4 => \Waveform[22]_INST_0_i_8_n_6\,
      O => \Waveform[18]_INST_0_i_1_n_0\
    );
\Waveform[18]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_6_n_6\,
      I1 => \Waveform[22]_INST_0_i_8_n_6\,
      I2 => \Waveform[22]_INST_0_i_7_n_6\,
      O => \Waveform[18]_INST_0_i_10_n_0\
    );
\Waveform[18]_INST_0_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_252_n_7\,
      I1 => \Waveform[22]_INST_0_i_253_n_7\,
      I2 => \wavegen/Waveform_reg\(16),
      I3 => \Waveform[18]_INST_0_i_96_n_0\,
      O => \Waveform[18]_INST_0_i_100_n_0\
    );
\Waveform[18]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(18),
      I1 => \wavegen/Waveform_reg_21\(18),
      I2 => \wavegen/Waveform_reg_32\(18),
      O => \Waveform[18]_INST_0_i_101_n_0\
    );
\Waveform[18]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(17),
      I1 => \wavegen/Waveform_reg_21\(17),
      I2 => \wavegen/Waveform_reg_32\(17),
      O => \Waveform[18]_INST_0_i_102_n_0\
    );
\Waveform[18]_INST_0_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(16),
      I1 => \wavegen/Waveform_reg_21\(16),
      I2 => \wavegen/Waveform_reg_32\(16),
      O => \Waveform[18]_INST_0_i_103_n_0\
    );
\Waveform[18]_INST_0_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(15),
      I1 => \wavegen/Waveform_reg_21\(15),
      I2 => \wavegen/Waveform_reg_32\(15),
      O => \Waveform[18]_INST_0_i_104_n_0\
    );
\Waveform[18]_INST_0_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(19),
      I1 => \wavegen/Waveform_reg_21\(19),
      I2 => \wavegen/Waveform_reg_32\(19),
      I3 => \Waveform[18]_INST_0_i_101_n_0\,
      O => \Waveform[18]_INST_0_i_105_n_0\
    );
\Waveform[18]_INST_0_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(18),
      I1 => \wavegen/Waveform_reg_21\(18),
      I2 => \wavegen/Waveform_reg_32\(18),
      I3 => \Waveform[18]_INST_0_i_102_n_0\,
      O => \Waveform[18]_INST_0_i_106_n_0\
    );
\Waveform[18]_INST_0_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(17),
      I1 => \wavegen/Waveform_reg_21\(17),
      I2 => \wavegen/Waveform_reg_32\(17),
      I3 => \Waveform[18]_INST_0_i_103_n_0\,
      O => \Waveform[18]_INST_0_i_107_n_0\
    );
\Waveform[18]_INST_0_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(16),
      I1 => \wavegen/Waveform_reg_21\(16),
      I2 => \wavegen/Waveform_reg_32\(16),
      I3 => \Waveform[18]_INST_0_i_104_n_0\,
      O => \Waveform[18]_INST_0_i_108_n_0\
    );
\Waveform[18]_INST_0_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_272_n_5\,
      I1 => \Waveform[22]_INST_0_i_273_n_5\,
      I2 => \Waveform[22]_INST_0_i_274_n_5\,
      O => \Waveform[18]_INST_0_i_109_n_0\
    );
\Waveform[18]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_6_n_7\,
      I1 => \Waveform[22]_INST_0_i_8_n_7\,
      I2 => \Waveform[22]_INST_0_i_7_n_7\,
      O => \Waveform[18]_INST_0_i_11_n_0\
    );
\Waveform[18]_INST_0_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_272_n_6\,
      I1 => \Waveform[22]_INST_0_i_273_n_6\,
      I2 => \Waveform[22]_INST_0_i_274_n_6\,
      O => \Waveform[18]_INST_0_i_110_n_0\
    );
\Waveform[18]_INST_0_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_272_n_7\,
      I1 => \Waveform[22]_INST_0_i_273_n_7\,
      I2 => \Waveform[22]_INST_0_i_274_n_7\,
      O => \Waveform[18]_INST_0_i_111_n_0\
    );
\Waveform[18]_INST_0_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_162_n_4\,
      I1 => \Waveform[18]_INST_0_i_163_n_4\,
      I2 => \Waveform[18]_INST_0_i_164_n_4\,
      O => \Waveform[18]_INST_0_i_112_n_0\
    );
\Waveform[18]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_272_n_4\,
      I1 => \Waveform[22]_INST_0_i_273_n_4\,
      I2 => \Waveform[22]_INST_0_i_274_n_4\,
      I3 => \Waveform[18]_INST_0_i_109_n_0\,
      O => \Waveform[18]_INST_0_i_113_n_0\
    );
\Waveform[18]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_272_n_5\,
      I1 => \Waveform[22]_INST_0_i_273_n_5\,
      I2 => \Waveform[22]_INST_0_i_274_n_5\,
      I3 => \Waveform[18]_INST_0_i_110_n_0\,
      O => \Waveform[18]_INST_0_i_114_n_0\
    );
\Waveform[18]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_272_n_6\,
      I1 => \Waveform[22]_INST_0_i_273_n_6\,
      I2 => \Waveform[22]_INST_0_i_274_n_6\,
      I3 => \Waveform[18]_INST_0_i_111_n_0\,
      O => \Waveform[18]_INST_0_i_115_n_0\
    );
\Waveform[18]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_272_n_7\,
      I1 => \Waveform[22]_INST_0_i_273_n_7\,
      I2 => \Waveform[22]_INST_0_i_274_n_7\,
      I3 => \Waveform[18]_INST_0_i_112_n_0\,
      O => \Waveform[18]_INST_0_i_116_n_0\
    );
\Waveform[18]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_275_n_5\,
      I1 => \Waveform[22]_INST_0_i_276_n_5\,
      I2 => \Waveform[22]_INST_0_i_277_n_5\,
      O => \Waveform[18]_INST_0_i_117_n_0\
    );
\Waveform[18]_INST_0_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_275_n_6\,
      I1 => \Waveform[22]_INST_0_i_276_n_6\,
      I2 => \Waveform[22]_INST_0_i_277_n_6\,
      O => \Waveform[18]_INST_0_i_118_n_0\
    );
\Waveform[18]_INST_0_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_275_n_7\,
      I1 => \Waveform[22]_INST_0_i_276_n_7\,
      I2 => \Waveform[22]_INST_0_i_277_n_7\,
      O => \Waveform[18]_INST_0_i_119_n_0\
    );
\Waveform[18]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_12_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_12_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_12_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_12_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_17_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_18_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_19_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_20_n_0\,
      O(3) => \Waveform[18]_INST_0_i_12_n_4\,
      O(2) => \Waveform[18]_INST_0_i_12_n_5\,
      O(1) => \Waveform[18]_INST_0_i_12_n_6\,
      O(0) => \Waveform[18]_INST_0_i_12_n_7\,
      S(3) => \Waveform[18]_INST_0_i_21_n_0\,
      S(2) => \Waveform[18]_INST_0_i_22_n_0\,
      S(1) => \Waveform[18]_INST_0_i_23_n_0\,
      S(0) => \Waveform[18]_INST_0_i_24_n_0\
    );
\Waveform[18]_INST_0_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_165_n_4\,
      I1 => \Waveform[18]_INST_0_i_166_n_4\,
      I2 => \Waveform[18]_INST_0_i_167_n_4\,
      O => \Waveform[18]_INST_0_i_120_n_0\
    );
\Waveform[18]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_275_n_4\,
      I1 => \Waveform[22]_INST_0_i_276_n_4\,
      I2 => \Waveform[22]_INST_0_i_277_n_4\,
      I3 => \Waveform[18]_INST_0_i_117_n_0\,
      O => \Waveform[18]_INST_0_i_121_n_0\
    );
\Waveform[18]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_275_n_5\,
      I1 => \Waveform[22]_INST_0_i_276_n_5\,
      I2 => \Waveform[22]_INST_0_i_277_n_5\,
      I3 => \Waveform[18]_INST_0_i_118_n_0\,
      O => \Waveform[18]_INST_0_i_122_n_0\
    );
\Waveform[18]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_275_n_6\,
      I1 => \Waveform[22]_INST_0_i_276_n_6\,
      I2 => \Waveform[22]_INST_0_i_277_n_6\,
      I3 => \Waveform[18]_INST_0_i_119_n_0\,
      O => \Waveform[18]_INST_0_i_123_n_0\
    );
\Waveform[18]_INST_0_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_275_n_7\,
      I1 => \Waveform[22]_INST_0_i_276_n_7\,
      I2 => \Waveform[22]_INST_0_i_277_n_7\,
      I3 => \Waveform[18]_INST_0_i_120_n_0\,
      O => \Waveform[18]_INST_0_i_124_n_0\
    );
\Waveform[18]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_278_n_5\,
      I1 => \Waveform[22]_INST_0_i_279_n_5\,
      I2 => \Waveform[22]_INST_0_i_280_n_5\,
      O => \Waveform[18]_INST_0_i_125_n_0\
    );
\Waveform[18]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_278_n_6\,
      I1 => \Waveform[22]_INST_0_i_279_n_6\,
      I2 => \Waveform[22]_INST_0_i_280_n_6\,
      O => \Waveform[18]_INST_0_i_126_n_0\
    );
\Waveform[18]_INST_0_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_278_n_7\,
      I1 => \Waveform[22]_INST_0_i_279_n_7\,
      I2 => \Waveform[22]_INST_0_i_280_n_7\,
      O => \Waveform[18]_INST_0_i_127_n_0\
    );
\Waveform[18]_INST_0_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_168_n_4\,
      I1 => \Waveform[18]_INST_0_i_169_n_4\,
      I2 => \Waveform[18]_INST_0_i_170_n_4\,
      O => \Waveform[18]_INST_0_i_128_n_0\
    );
\Waveform[18]_INST_0_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_278_n_4\,
      I1 => \Waveform[22]_INST_0_i_279_n_4\,
      I2 => \Waveform[22]_INST_0_i_280_n_4\,
      I3 => \Waveform[18]_INST_0_i_125_n_0\,
      O => \Waveform[18]_INST_0_i_129_n_0\
    );
\Waveform[18]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_13_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_13_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_13_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_13_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_25_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_26_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_27_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_28_n_0\,
      O(3) => \Waveform[18]_INST_0_i_13_n_4\,
      O(2) => \Waveform[18]_INST_0_i_13_n_5\,
      O(1) => \Waveform[18]_INST_0_i_13_n_6\,
      O(0) => \Waveform[18]_INST_0_i_13_n_7\,
      S(3) => \Waveform[18]_INST_0_i_29_n_0\,
      S(2) => \Waveform[18]_INST_0_i_30_n_0\,
      S(1) => \Waveform[18]_INST_0_i_31_n_0\,
      S(0) => \Waveform[18]_INST_0_i_32_n_0\
    );
\Waveform[18]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_278_n_5\,
      I1 => \Waveform[22]_INST_0_i_279_n_5\,
      I2 => \Waveform[22]_INST_0_i_280_n_5\,
      I3 => \Waveform[18]_INST_0_i_126_n_0\,
      O => \Waveform[18]_INST_0_i_130_n_0\
    );
\Waveform[18]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_278_n_6\,
      I1 => \Waveform[22]_INST_0_i_279_n_6\,
      I2 => \Waveform[22]_INST_0_i_280_n_6\,
      I3 => \Waveform[18]_INST_0_i_127_n_0\,
      O => \Waveform[18]_INST_0_i_131_n_0\
    );
\Waveform[18]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_278_n_7\,
      I1 => \Waveform[22]_INST_0_i_279_n_7\,
      I2 => \Waveform[22]_INST_0_i_280_n_7\,
      I3 => \Waveform[18]_INST_0_i_128_n_0\,
      O => \Waveform[18]_INST_0_i_132_n_0\
    );
\Waveform[18]_INST_0_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(18),
      I1 => \wavegen/Waveform_reg_4\(18),
      I2 => \wavegen/Waveform_reg_5\(18),
      O => \Waveform[18]_INST_0_i_133_n_0\
    );
\Waveform[18]_INST_0_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(17),
      I1 => \wavegen/Waveform_reg_4\(17),
      I2 => \wavegen/Waveform_reg_5\(17),
      O => \Waveform[18]_INST_0_i_134_n_0\
    );
\Waveform[18]_INST_0_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(16),
      I1 => \wavegen/Waveform_reg_4\(16),
      I2 => \wavegen/Waveform_reg_5\(16),
      O => \Waveform[18]_INST_0_i_135_n_0\
    );
\Waveform[18]_INST_0_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(15),
      I1 => \wavegen/Waveform_reg_4\(15),
      I2 => \wavegen/Waveform_reg_5\(15),
      O => \Waveform[18]_INST_0_i_136_n_0\
    );
\Waveform[18]_INST_0_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(19),
      I1 => \wavegen/Waveform_reg_4\(19),
      I2 => \wavegen/Waveform_reg_5\(19),
      I3 => \Waveform[18]_INST_0_i_133_n_0\,
      O => \Waveform[18]_INST_0_i_137_n_0\
    );
\Waveform[18]_INST_0_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(18),
      I1 => \wavegen/Waveform_reg_4\(18),
      I2 => \wavegen/Waveform_reg_5\(18),
      I3 => \Waveform[18]_INST_0_i_134_n_0\,
      O => \Waveform[18]_INST_0_i_138_n_0\
    );
\Waveform[18]_INST_0_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(17),
      I1 => \wavegen/Waveform_reg_4\(17),
      I2 => \wavegen/Waveform_reg_5\(17),
      I3 => \Waveform[18]_INST_0_i_135_n_0\,
      O => \Waveform[18]_INST_0_i_139_n_0\
    );
\Waveform[18]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_14_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_14_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_14_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_14_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_33_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_34_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_35_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_36_n_0\,
      O(3) => \Waveform[18]_INST_0_i_14_n_4\,
      O(2) => \Waveform[18]_INST_0_i_14_n_5\,
      O(1) => \Waveform[18]_INST_0_i_14_n_6\,
      O(0) => \Waveform[18]_INST_0_i_14_n_7\,
      S(3) => \Waveform[18]_INST_0_i_37_n_0\,
      S(2) => \Waveform[18]_INST_0_i_38_n_0\,
      S(1) => \Waveform[18]_INST_0_i_39_n_0\,
      S(0) => \Waveform[18]_INST_0_i_40_n_0\
    );
\Waveform[18]_INST_0_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(16),
      I1 => \wavegen/Waveform_reg_4\(16),
      I2 => \wavegen/Waveform_reg_5\(16),
      I3 => \Waveform[18]_INST_0_i_136_n_0\,
      O => \Waveform[18]_INST_0_i_140_n_0\
    );
\Waveform[18]_INST_0_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(18),
      I1 => \wavegen/Waveform_reg_7\(18),
      I2 => \wavegen/Waveform_reg_8\(18),
      O => \Waveform[18]_INST_0_i_141_n_0\
    );
\Waveform[18]_INST_0_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(17),
      I1 => \wavegen/Waveform_reg_7\(17),
      I2 => \wavegen/Waveform_reg_8\(17),
      O => \Waveform[18]_INST_0_i_142_n_0\
    );
\Waveform[18]_INST_0_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(16),
      I1 => \wavegen/Waveform_reg_7\(16),
      I2 => \wavegen/Waveform_reg_8\(16),
      O => \Waveform[18]_INST_0_i_143_n_0\
    );
\Waveform[18]_INST_0_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(15),
      I1 => \wavegen/Waveform_reg_7\(15),
      I2 => \wavegen/Waveform_reg_8\(15),
      O => \Waveform[18]_INST_0_i_144_n_0\
    );
\Waveform[18]_INST_0_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(19),
      I1 => \wavegen/Waveform_reg_7\(19),
      I2 => \wavegen/Waveform_reg_8\(19),
      I3 => \Waveform[18]_INST_0_i_141_n_0\,
      O => \Waveform[18]_INST_0_i_145_n_0\
    );
\Waveform[18]_INST_0_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(18),
      I1 => \wavegen/Waveform_reg_7\(18),
      I2 => \wavegen/Waveform_reg_8\(18),
      I3 => \Waveform[18]_INST_0_i_142_n_0\,
      O => \Waveform[18]_INST_0_i_146_n_0\
    );
\Waveform[18]_INST_0_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(17),
      I1 => \wavegen/Waveform_reg_7\(17),
      I2 => \wavegen/Waveform_reg_8\(17),
      I3 => \Waveform[18]_INST_0_i_143_n_0\,
      O => \Waveform[18]_INST_0_i_147_n_0\
    );
\Waveform[18]_INST_0_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(16),
      I1 => \wavegen/Waveform_reg_7\(16),
      I2 => \wavegen/Waveform_reg_8\(16),
      I3 => \Waveform[18]_INST_0_i_144_n_0\,
      O => \Waveform[18]_INST_0_i_148_n_0\
    );
\Waveform[18]_INST_0_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(18),
      I1 => \wavegen/Waveform_reg_11\(18),
      I2 => \wavegen/Waveform_reg_12\(18),
      O => \Waveform[18]_INST_0_i_149_n_0\
    );
\Waveform[18]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_15_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_15_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_15_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_15_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_41_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_42_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_43_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_44_n_0\,
      O(3) => \Waveform[18]_INST_0_i_15_n_4\,
      O(2) => \Waveform[18]_INST_0_i_15_n_5\,
      O(1) => \Waveform[18]_INST_0_i_15_n_6\,
      O(0) => \Waveform[18]_INST_0_i_15_n_7\,
      S(3) => \Waveform[18]_INST_0_i_45_n_0\,
      S(2) => \Waveform[18]_INST_0_i_46_n_0\,
      S(1) => \Waveform[18]_INST_0_i_47_n_0\,
      S(0) => \Waveform[18]_INST_0_i_48_n_0\
    );
\Waveform[18]_INST_0_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(17),
      I1 => \wavegen/Waveform_reg_11\(17),
      I2 => \wavegen/Waveform_reg_12\(17),
      O => \Waveform[18]_INST_0_i_150_n_0\
    );
\Waveform[18]_INST_0_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(16),
      I1 => \wavegen/Waveform_reg_11\(16),
      I2 => \wavegen/Waveform_reg_12\(16),
      O => \Waveform[18]_INST_0_i_151_n_0\
    );
\Waveform[18]_INST_0_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(15),
      I1 => \wavegen/Waveform_reg_11\(15),
      I2 => \wavegen/Waveform_reg_12\(15),
      O => \Waveform[18]_INST_0_i_152_n_0\
    );
\Waveform[18]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(19),
      I1 => \wavegen/Waveform_reg_11\(19),
      I2 => \wavegen/Waveform_reg_12\(19),
      I3 => \Waveform[18]_INST_0_i_149_n_0\,
      O => \Waveform[18]_INST_0_i_153_n_0\
    );
\Waveform[18]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(18),
      I1 => \wavegen/Waveform_reg_11\(18),
      I2 => \wavegen/Waveform_reg_12\(18),
      I3 => \Waveform[18]_INST_0_i_150_n_0\,
      O => \Waveform[18]_INST_0_i_154_n_0\
    );
\Waveform[18]_INST_0_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(17),
      I1 => \wavegen/Waveform_reg_11\(17),
      I2 => \wavegen/Waveform_reg_12\(17),
      I3 => \Waveform[18]_INST_0_i_151_n_0\,
      O => \Waveform[18]_INST_0_i_155_n_0\
    );
\Waveform[18]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(16),
      I1 => \wavegen/Waveform_reg_11\(16),
      I2 => \wavegen/Waveform_reg_12\(16),
      I3 => \Waveform[18]_INST_0_i_152_n_0\,
      O => \Waveform[18]_INST_0_i_156_n_0\
    );
\Waveform[18]_INST_0_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_157_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_157_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_157_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_157_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_157_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_171_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_172_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_173_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_174_n_0\,
      O(3) => \Waveform[18]_INST_0_i_157_n_4\,
      O(2) => \Waveform[18]_INST_0_i_157_n_5\,
      O(1) => \Waveform[18]_INST_0_i_157_n_6\,
      O(0) => \Waveform[18]_INST_0_i_157_n_7\,
      S(3) => \Waveform[18]_INST_0_i_175_n_0\,
      S(2) => \Waveform[18]_INST_0_i_176_n_0\,
      S(1) => \Waveform[18]_INST_0_i_177_n_0\,
      S(0) => \Waveform[18]_INST_0_i_178_n_0\
    );
\Waveform[18]_INST_0_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_158_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_158_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_158_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_158_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_158_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_179_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_180_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_181_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_182_n_0\,
      O(3) => \Waveform[18]_INST_0_i_158_n_4\,
      O(2) => \Waveform[18]_INST_0_i_158_n_5\,
      O(1) => \Waveform[18]_INST_0_i_158_n_6\,
      O(0) => \Waveform[18]_INST_0_i_158_n_7\,
      S(3) => \Waveform[18]_INST_0_i_183_n_0\,
      S(2) => \Waveform[18]_INST_0_i_184_n_0\,
      S(1) => \Waveform[18]_INST_0_i_185_n_0\,
      S(0) => \Waveform[18]_INST_0_i_186_n_0\
    );
\Waveform[18]_INST_0_i_159\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_159_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_159_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_159_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_159_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_159_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_187_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_188_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_189_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_190_n_0\,
      O(3) => \Waveform[18]_INST_0_i_159_n_4\,
      O(2) => \Waveform[18]_INST_0_i_159_n_5\,
      O(1) => \Waveform[18]_INST_0_i_159_n_6\,
      O(0) => \Waveform[18]_INST_0_i_159_n_7\,
      S(3) => \Waveform[18]_INST_0_i_191_n_0\,
      S(2) => \Waveform[18]_INST_0_i_192_n_0\,
      S(1) => \Waveform[18]_INST_0_i_193_n_0\,
      S(0) => \Waveform[18]_INST_0_i_194_n_0\
    );
\Waveform[18]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_12_n_4\,
      I1 => \Waveform[18]_INST_0_i_14_n_4\,
      I2 => \Waveform[18]_INST_0_i_13_n_4\,
      O => \Waveform[18]_INST_0_i_16_n_0\
    );
\Waveform[18]_INST_0_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_160_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_160_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_160_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_160_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_160_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_195_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_196_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_197_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_198_n_0\,
      O(3) => \Waveform[18]_INST_0_i_160_n_4\,
      O(2) => \Waveform[18]_INST_0_i_160_n_5\,
      O(1) => \Waveform[18]_INST_0_i_160_n_6\,
      O(0) => \Waveform[18]_INST_0_i_160_n_7\,
      S(3) => \Waveform[18]_INST_0_i_199_n_0\,
      S(2) => \Waveform[18]_INST_0_i_200_n_0\,
      S(1) => \Waveform[18]_INST_0_i_201_n_0\,
      S(0) => \Waveform[18]_INST_0_i_202_n_0\
    );
\Waveform[18]_INST_0_i_161\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_161_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_161_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_161_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_161_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_161_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_203_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_204_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_205_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_206_n_0\,
      O(3) => \Waveform[18]_INST_0_i_161_n_4\,
      O(2) => \Waveform[18]_INST_0_i_161_n_5\,
      O(1) => \Waveform[18]_INST_0_i_161_n_6\,
      O(0) => \Waveform[18]_INST_0_i_161_n_7\,
      S(3) => \Waveform[18]_INST_0_i_207_n_0\,
      S(2) => \Waveform[18]_INST_0_i_208_n_0\,
      S(1) => \Waveform[18]_INST_0_i_209_n_0\,
      S(0) => \Waveform[18]_INST_0_i_210_n_0\
    );
\Waveform[18]_INST_0_i_162\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_162_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_162_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_162_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_162_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_162_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_211_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_212_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_213_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_214_n_0\,
      O(3) => \Waveform[18]_INST_0_i_162_n_4\,
      O(2) => \Waveform[18]_INST_0_i_162_n_5\,
      O(1) => \Waveform[18]_INST_0_i_162_n_6\,
      O(0) => \Waveform[18]_INST_0_i_162_n_7\,
      S(3) => \Waveform[18]_INST_0_i_215_n_0\,
      S(2) => \Waveform[18]_INST_0_i_216_n_0\,
      S(1) => \Waveform[18]_INST_0_i_217_n_0\,
      S(0) => \Waveform[18]_INST_0_i_218_n_0\
    );
\Waveform[18]_INST_0_i_163\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_163_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_163_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_163_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_163_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_163_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_219_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_220_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_221_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_222_n_0\,
      O(3) => \Waveform[18]_INST_0_i_163_n_4\,
      O(2) => \Waveform[18]_INST_0_i_163_n_5\,
      O(1) => \Waveform[18]_INST_0_i_163_n_6\,
      O(0) => \Waveform[18]_INST_0_i_163_n_7\,
      S(3) => \Waveform[18]_INST_0_i_223_n_0\,
      S(2) => \Waveform[18]_INST_0_i_224_n_0\,
      S(1) => \Waveform[18]_INST_0_i_225_n_0\,
      S(0) => \Waveform[18]_INST_0_i_226_n_0\
    );
\Waveform[18]_INST_0_i_164\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_164_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_164_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_164_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_164_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_164_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_227_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_228_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_229_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_230_n_0\,
      O(3) => \Waveform[18]_INST_0_i_164_n_4\,
      O(2) => \Waveform[18]_INST_0_i_164_n_5\,
      O(1) => \Waveform[18]_INST_0_i_164_n_6\,
      O(0) => \Waveform[18]_INST_0_i_164_n_7\,
      S(3) => \Waveform[18]_INST_0_i_231_n_0\,
      S(2) => \Waveform[18]_INST_0_i_232_n_0\,
      S(1) => \Waveform[18]_INST_0_i_233_n_0\,
      S(0) => \Waveform[18]_INST_0_i_234_n_0\
    );
\Waveform[18]_INST_0_i_165\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_165_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_165_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_165_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_165_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_165_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_235_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_236_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_237_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_238_n_0\,
      O(3) => \Waveform[18]_INST_0_i_165_n_4\,
      O(2) => \Waveform[18]_INST_0_i_165_n_5\,
      O(1) => \Waveform[18]_INST_0_i_165_n_6\,
      O(0) => \Waveform[18]_INST_0_i_165_n_7\,
      S(3) => \Waveform[18]_INST_0_i_239_n_0\,
      S(2) => \Waveform[18]_INST_0_i_240_n_0\,
      S(1) => \Waveform[18]_INST_0_i_241_n_0\,
      S(0) => \Waveform[18]_INST_0_i_242_n_0\
    );
\Waveform[18]_INST_0_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_166_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_166_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_166_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_166_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_166_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_243_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_244_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_245_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_246_n_0\,
      O(3) => \Waveform[18]_INST_0_i_166_n_4\,
      O(2) => \Waveform[18]_INST_0_i_166_n_5\,
      O(1) => \Waveform[18]_INST_0_i_166_n_6\,
      O(0) => \Waveform[18]_INST_0_i_166_n_7\,
      S(3) => \Waveform[18]_INST_0_i_247_n_0\,
      S(2) => \Waveform[18]_INST_0_i_248_n_0\,
      S(1) => \Waveform[18]_INST_0_i_249_n_0\,
      S(0) => \Waveform[18]_INST_0_i_250_n_0\
    );
\Waveform[18]_INST_0_i_167\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_167_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_167_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_167_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_167_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_167_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_251_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_252_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_253_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_254_n_0\,
      O(3) => \Waveform[18]_INST_0_i_167_n_4\,
      O(2) => \Waveform[18]_INST_0_i_167_n_5\,
      O(1) => \Waveform[18]_INST_0_i_167_n_6\,
      O(0) => \Waveform[18]_INST_0_i_167_n_7\,
      S(3) => \Waveform[18]_INST_0_i_255_n_0\,
      S(2) => \Waveform[18]_INST_0_i_256_n_0\,
      S(1) => \Waveform[18]_INST_0_i_257_n_0\,
      S(0) => \Waveform[18]_INST_0_i_258_n_0\
    );
\Waveform[18]_INST_0_i_168\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_168_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_168_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_168_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_168_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_168_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_259_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_260_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_261_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_262_n_0\,
      O(3) => \Waveform[18]_INST_0_i_168_n_4\,
      O(2) => \Waveform[18]_INST_0_i_168_n_5\,
      O(1) => \Waveform[18]_INST_0_i_168_n_6\,
      O(0) => \Waveform[18]_INST_0_i_168_n_7\,
      S(3) => \Waveform[18]_INST_0_i_263_n_0\,
      S(2) => \Waveform[18]_INST_0_i_264_n_0\,
      S(1) => \Waveform[18]_INST_0_i_265_n_0\,
      S(0) => \Waveform[18]_INST_0_i_266_n_0\
    );
\Waveform[18]_INST_0_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_169_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_169_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_169_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_169_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_169_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_267_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_268_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_269_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_270_n_0\,
      O(3) => \Waveform[18]_INST_0_i_169_n_4\,
      O(2) => \Waveform[18]_INST_0_i_169_n_5\,
      O(1) => \Waveform[18]_INST_0_i_169_n_6\,
      O(0) => \Waveform[18]_INST_0_i_169_n_7\,
      S(3) => \Waveform[18]_INST_0_i_271_n_0\,
      S(2) => \Waveform[18]_INST_0_i_272_n_0\,
      S(1) => \Waveform[18]_INST_0_i_273_n_0\,
      S(0) => \Waveform[18]_INST_0_i_274_n_0\
    );
\Waveform[18]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_5\,
      I1 => \Waveform[22]_INST_0_i_66_n_5\,
      I2 => \Waveform[22]_INST_0_i_67_n_5\,
      O => \Waveform[18]_INST_0_i_17_n_0\
    );
\Waveform[18]_INST_0_i_170\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_170_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_170_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_170_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_170_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_170_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_275_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_276_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_277_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_278_n_0\,
      O(3) => \Waveform[18]_INST_0_i_170_n_4\,
      O(2) => \Waveform[18]_INST_0_i_170_n_5\,
      O(1) => \Waveform[18]_INST_0_i_170_n_6\,
      O(0) => \Waveform[18]_INST_0_i_170_n_7\,
      S(3) => \Waveform[18]_INST_0_i_279_n_0\,
      S(2) => \Waveform[18]_INST_0_i_280_n_0\,
      S(1) => \Waveform[18]_INST_0_i_281_n_0\,
      S(0) => \Waveform[18]_INST_0_i_282_n_0\
    );
\Waveform[18]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(14),
      I1 => \wavegen/Waveform_reg_44\(14),
      I2 => \wavegen/Waveform_reg_45\(14),
      O => \Waveform[18]_INST_0_i_171_n_0\
    );
\Waveform[18]_INST_0_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(13),
      I1 => \wavegen/Waveform_reg_44\(13),
      I2 => \wavegen/Waveform_reg_45\(13),
      O => \Waveform[18]_INST_0_i_172_n_0\
    );
\Waveform[18]_INST_0_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(12),
      I1 => \wavegen/Waveform_reg_44\(12),
      I2 => \wavegen/Waveform_reg_45\(12),
      O => \Waveform[18]_INST_0_i_173_n_0\
    );
\Waveform[18]_INST_0_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(11),
      I1 => \wavegen/Waveform_reg_44\(11),
      I2 => \wavegen/Waveform_reg_45\(11),
      O => \Waveform[18]_INST_0_i_174_n_0\
    );
\Waveform[18]_INST_0_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(15),
      I1 => \wavegen/Waveform_reg_44\(15),
      I2 => \wavegen/Waveform_reg_45\(15),
      I3 => \Waveform[18]_INST_0_i_171_n_0\,
      O => \Waveform[18]_INST_0_i_175_n_0\
    );
\Waveform[18]_INST_0_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(14),
      I1 => \wavegen/Waveform_reg_44\(14),
      I2 => \wavegen/Waveform_reg_45\(14),
      I3 => \Waveform[18]_INST_0_i_172_n_0\,
      O => \Waveform[18]_INST_0_i_176_n_0\
    );
\Waveform[18]_INST_0_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(13),
      I1 => \wavegen/Waveform_reg_44\(13),
      I2 => \wavegen/Waveform_reg_45\(13),
      I3 => \Waveform[18]_INST_0_i_173_n_0\,
      O => \Waveform[18]_INST_0_i_177_n_0\
    );
\Waveform[18]_INST_0_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(12),
      I1 => \wavegen/Waveform_reg_44\(12),
      I2 => \wavegen/Waveform_reg_45\(12),
      I3 => \Waveform[18]_INST_0_i_174_n_0\,
      O => \Waveform[18]_INST_0_i_178_n_0\
    );
\Waveform[18]_INST_0_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(14),
      I1 => \wavegen/Waveform_reg_47\(14),
      I2 => \wavegen/Waveform_reg_48\(14),
      O => \Waveform[18]_INST_0_i_179_n_0\
    );
\Waveform[18]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_6\,
      I1 => \Waveform[22]_INST_0_i_66_n_6\,
      I2 => \Waveform[22]_INST_0_i_67_n_6\,
      O => \Waveform[18]_INST_0_i_18_n_0\
    );
\Waveform[18]_INST_0_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(13),
      I1 => \wavegen/Waveform_reg_47\(13),
      I2 => \wavegen/Waveform_reg_48\(13),
      O => \Waveform[18]_INST_0_i_180_n_0\
    );
\Waveform[18]_INST_0_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(12),
      I1 => \wavegen/Waveform_reg_47\(12),
      I2 => \wavegen/Waveform_reg_48\(12),
      O => \Waveform[18]_INST_0_i_181_n_0\
    );
\Waveform[18]_INST_0_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(11),
      I1 => \wavegen/Waveform_reg_47\(11),
      I2 => \wavegen/Waveform_reg_48\(11),
      O => \Waveform[18]_INST_0_i_182_n_0\
    );
\Waveform[18]_INST_0_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(15),
      I1 => \wavegen/Waveform_reg_47\(15),
      I2 => \wavegen/Waveform_reg_48\(15),
      I3 => \Waveform[18]_INST_0_i_179_n_0\,
      O => \Waveform[18]_INST_0_i_183_n_0\
    );
\Waveform[18]_INST_0_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(14),
      I1 => \wavegen/Waveform_reg_47\(14),
      I2 => \wavegen/Waveform_reg_48\(14),
      I3 => \Waveform[18]_INST_0_i_180_n_0\,
      O => \Waveform[18]_INST_0_i_184_n_0\
    );
\Waveform[18]_INST_0_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(13),
      I1 => \wavegen/Waveform_reg_47\(13),
      I2 => \wavegen/Waveform_reg_48\(13),
      I3 => \Waveform[18]_INST_0_i_181_n_0\,
      O => \Waveform[18]_INST_0_i_185_n_0\
    );
\Waveform[18]_INST_0_i_186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(12),
      I1 => \wavegen/Waveform_reg_47\(12),
      I2 => \wavegen/Waveform_reg_48\(12),
      I3 => \Waveform[18]_INST_0_i_182_n_0\,
      O => \Waveform[18]_INST_0_i_186_n_0\
    );
\Waveform[18]_INST_0_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(14),
      I1 => \wavegen/Waveform_reg_50\(14),
      I2 => \wavegen/Waveform_reg_51\(14),
      O => \Waveform[18]_INST_0_i_187_n_0\
    );
\Waveform[18]_INST_0_i_188\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(13),
      I1 => \wavegen/Waveform_reg_50\(13),
      I2 => \wavegen/Waveform_reg_51\(13),
      O => \Waveform[18]_INST_0_i_188_n_0\
    );
\Waveform[18]_INST_0_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(12),
      I1 => \wavegen/Waveform_reg_50\(12),
      I2 => \wavegen/Waveform_reg_51\(12),
      O => \Waveform[18]_INST_0_i_189_n_0\
    );
\Waveform[18]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_7\,
      I1 => \Waveform[22]_INST_0_i_66_n_7\,
      I2 => \Waveform[22]_INST_0_i_67_n_7\,
      O => \Waveform[18]_INST_0_i_19_n_0\
    );
\Waveform[18]_INST_0_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(11),
      I1 => \wavegen/Waveform_reg_50\(11),
      I2 => \wavegen/Waveform_reg_51\(11),
      O => \Waveform[18]_INST_0_i_190_n_0\
    );
\Waveform[18]_INST_0_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(15),
      I1 => \wavegen/Waveform_reg_50\(15),
      I2 => \wavegen/Waveform_reg_51\(15),
      I3 => \Waveform[18]_INST_0_i_187_n_0\,
      O => \Waveform[18]_INST_0_i_191_n_0\
    );
\Waveform[18]_INST_0_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(14),
      I1 => \wavegen/Waveform_reg_50\(14),
      I2 => \wavegen/Waveform_reg_51\(14),
      I3 => \Waveform[18]_INST_0_i_188_n_0\,
      O => \Waveform[18]_INST_0_i_192_n_0\
    );
\Waveform[18]_INST_0_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(13),
      I1 => \wavegen/Waveform_reg_50\(13),
      I2 => \wavegen/Waveform_reg_51\(13),
      I3 => \Waveform[18]_INST_0_i_189_n_0\,
      O => \Waveform[18]_INST_0_i_193_n_0\
    );
\Waveform[18]_INST_0_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(12),
      I1 => \wavegen/Waveform_reg_50\(12),
      I2 => \wavegen/Waveform_reg_51\(12),
      I3 => \Waveform[18]_INST_0_i_190_n_0\,
      O => \Waveform[18]_INST_0_i_194_n_0\
    );
\Waveform[18]_INST_0_i_195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(14),
      I1 => \wavegen/Waveform_reg_53\(14),
      I2 => \wavegen/Waveform_reg_55\(14),
      O => \Waveform[18]_INST_0_i_195_n_0\
    );
\Waveform[18]_INST_0_i_196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(13),
      I1 => \wavegen/Waveform_reg_53\(13),
      I2 => \wavegen/Waveform_reg_55\(13),
      O => \Waveform[18]_INST_0_i_196_n_0\
    );
\Waveform[18]_INST_0_i_197\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(12),
      I1 => \wavegen/Waveform_reg_53\(12),
      I2 => \wavegen/Waveform_reg_55\(12),
      O => \Waveform[18]_INST_0_i_197_n_0\
    );
\Waveform[18]_INST_0_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(11),
      I1 => \wavegen/Waveform_reg_53\(11),
      I2 => \wavegen/Waveform_reg_55\(11),
      O => \Waveform[18]_INST_0_i_198_n_0\
    );
\Waveform[18]_INST_0_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(15),
      I1 => \wavegen/Waveform_reg_53\(15),
      I2 => \wavegen/Waveform_reg_55\(15),
      I3 => \Waveform[18]_INST_0_i_195_n_0\,
      O => \Waveform[18]_INST_0_i_199_n_0\
    );
\Waveform[18]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_4_n_6\,
      I1 => \Waveform[18]_INST_0_i_10_n_0\,
      I2 => \Waveform[22]_INST_0_i_6_n_7\,
      I3 => \Waveform[22]_INST_0_i_7_n_7\,
      I4 => \Waveform[22]_INST_0_i_8_n_7\,
      O => \Waveform[18]_INST_0_i_2_n_0\
    );
\Waveform[18]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_49_n_4\,
      I1 => \Waveform[18]_INST_0_i_50_n_4\,
      I2 => \Waveform[18]_INST_0_i_51_n_4\,
      O => \Waveform[18]_INST_0_i_20_n_0\
    );
\Waveform[18]_INST_0_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(14),
      I1 => \wavegen/Waveform_reg_53\(14),
      I2 => \wavegen/Waveform_reg_55\(14),
      I3 => \Waveform[18]_INST_0_i_196_n_0\,
      O => \Waveform[18]_INST_0_i_200_n_0\
    );
\Waveform[18]_INST_0_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(13),
      I1 => \wavegen/Waveform_reg_53\(13),
      I2 => \wavegen/Waveform_reg_55\(13),
      I3 => \Waveform[18]_INST_0_i_197_n_0\,
      O => \Waveform[18]_INST_0_i_201_n_0\
    );
\Waveform[18]_INST_0_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(12),
      I1 => \wavegen/Waveform_reg_53\(12),
      I2 => \wavegen/Waveform_reg_55\(12),
      I3 => \Waveform[18]_INST_0_i_198_n_0\,
      O => \Waveform[18]_INST_0_i_202_n_0\
    );
\Waveform[18]_INST_0_i_203\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(14),
      I1 => \wavegen/Waveform_reg_57\(14),
      I2 => \wavegen/Waveform_reg_58\(14),
      O => \Waveform[18]_INST_0_i_203_n_0\
    );
\Waveform[18]_INST_0_i_204\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(13),
      I1 => \wavegen/Waveform_reg_57\(13),
      I2 => \wavegen/Waveform_reg_58\(13),
      O => \Waveform[18]_INST_0_i_204_n_0\
    );
\Waveform[18]_INST_0_i_205\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(12),
      I1 => \wavegen/Waveform_reg_57\(12),
      I2 => \wavegen/Waveform_reg_58\(12),
      O => \Waveform[18]_INST_0_i_205_n_0\
    );
\Waveform[18]_INST_0_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(11),
      I1 => \wavegen/Waveform_reg_57\(11),
      I2 => \wavegen/Waveform_reg_58\(11),
      O => \Waveform[18]_INST_0_i_206_n_0\
    );
\Waveform[18]_INST_0_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(15),
      I1 => \wavegen/Waveform_reg_57\(15),
      I2 => \wavegen/Waveform_reg_58\(15),
      I3 => \Waveform[18]_INST_0_i_203_n_0\,
      O => \Waveform[18]_INST_0_i_207_n_0\
    );
\Waveform[18]_INST_0_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(14),
      I1 => \wavegen/Waveform_reg_57\(14),
      I2 => \wavegen/Waveform_reg_58\(14),
      I3 => \Waveform[18]_INST_0_i_204_n_0\,
      O => \Waveform[18]_INST_0_i_208_n_0\
    );
\Waveform[18]_INST_0_i_209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(13),
      I1 => \wavegen/Waveform_reg_57\(13),
      I2 => \wavegen/Waveform_reg_58\(13),
      I3 => \Waveform[18]_INST_0_i_205_n_0\,
      O => \Waveform[18]_INST_0_i_209_n_0\
    );
\Waveform[18]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_4\,
      I1 => \Waveform[22]_INST_0_i_66_n_4\,
      I2 => \Waveform[22]_INST_0_i_67_n_4\,
      I3 => \Waveform[18]_INST_0_i_17_n_0\,
      O => \Waveform[18]_INST_0_i_21_n_0\
    );
\Waveform[18]_INST_0_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(12),
      I1 => \wavegen/Waveform_reg_57\(12),
      I2 => \wavegen/Waveform_reg_58\(12),
      I3 => \Waveform[18]_INST_0_i_206_n_0\,
      O => \Waveform[18]_INST_0_i_210_n_0\
    );
\Waveform[18]_INST_0_i_211\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(14),
      I1 => \wavegen/Waveform_reg_14\(14),
      I2 => \wavegen/Waveform_reg_15\(14),
      O => \Waveform[18]_INST_0_i_211_n_0\
    );
\Waveform[18]_INST_0_i_212\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(13),
      I1 => \wavegen/Waveform_reg_14\(13),
      I2 => \wavegen/Waveform_reg_15\(13),
      O => \Waveform[18]_INST_0_i_212_n_0\
    );
\Waveform[18]_INST_0_i_213\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(12),
      I1 => \wavegen/Waveform_reg_14\(12),
      I2 => \wavegen/Waveform_reg_15\(12),
      O => \Waveform[18]_INST_0_i_213_n_0\
    );
\Waveform[18]_INST_0_i_214\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(11),
      I1 => \wavegen/Waveform_reg_14\(11),
      I2 => \wavegen/Waveform_reg_15\(11),
      O => \Waveform[18]_INST_0_i_214_n_0\
    );
\Waveform[18]_INST_0_i_215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(15),
      I1 => \wavegen/Waveform_reg_14\(15),
      I2 => \wavegen/Waveform_reg_15\(15),
      I3 => \Waveform[18]_INST_0_i_211_n_0\,
      O => \Waveform[18]_INST_0_i_215_n_0\
    );
\Waveform[18]_INST_0_i_216\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(14),
      I1 => \wavegen/Waveform_reg_14\(14),
      I2 => \wavegen/Waveform_reg_15\(14),
      I3 => \Waveform[18]_INST_0_i_212_n_0\,
      O => \Waveform[18]_INST_0_i_216_n_0\
    );
\Waveform[18]_INST_0_i_217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(13),
      I1 => \wavegen/Waveform_reg_14\(13),
      I2 => \wavegen/Waveform_reg_15\(13),
      I3 => \Waveform[18]_INST_0_i_213_n_0\,
      O => \Waveform[18]_INST_0_i_217_n_0\
    );
\Waveform[18]_INST_0_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(12),
      I1 => \wavegen/Waveform_reg_14\(12),
      I2 => \wavegen/Waveform_reg_15\(12),
      I3 => \Waveform[18]_INST_0_i_214_n_0\,
      O => \Waveform[18]_INST_0_i_218_n_0\
    );
\Waveform[18]_INST_0_i_219\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(14),
      I1 => \wavegen/Waveform_reg_17\(14),
      I2 => \wavegen/Waveform_reg_18\(14),
      O => \Waveform[18]_INST_0_i_219_n_0\
    );
\Waveform[18]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_5\,
      I1 => \Waveform[22]_INST_0_i_66_n_5\,
      I2 => \Waveform[22]_INST_0_i_67_n_5\,
      I3 => \Waveform[18]_INST_0_i_18_n_0\,
      O => \Waveform[18]_INST_0_i_22_n_0\
    );
\Waveform[18]_INST_0_i_220\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(13),
      I1 => \wavegen/Waveform_reg_17\(13),
      I2 => \wavegen/Waveform_reg_18\(13),
      O => \Waveform[18]_INST_0_i_220_n_0\
    );
\Waveform[18]_INST_0_i_221\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(12),
      I1 => \wavegen/Waveform_reg_17\(12),
      I2 => \wavegen/Waveform_reg_18\(12),
      O => \Waveform[18]_INST_0_i_221_n_0\
    );
\Waveform[18]_INST_0_i_222\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(11),
      I1 => \wavegen/Waveform_reg_17\(11),
      I2 => \wavegen/Waveform_reg_18\(11),
      O => \Waveform[18]_INST_0_i_222_n_0\
    );
\Waveform[18]_INST_0_i_223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(15),
      I1 => \wavegen/Waveform_reg_17\(15),
      I2 => \wavegen/Waveform_reg_18\(15),
      I3 => \Waveform[18]_INST_0_i_219_n_0\,
      O => \Waveform[18]_INST_0_i_223_n_0\
    );
\Waveform[18]_INST_0_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(14),
      I1 => \wavegen/Waveform_reg_17\(14),
      I2 => \wavegen/Waveform_reg_18\(14),
      I3 => \Waveform[18]_INST_0_i_220_n_0\,
      O => \Waveform[18]_INST_0_i_224_n_0\
    );
\Waveform[18]_INST_0_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(13),
      I1 => \wavegen/Waveform_reg_17\(13),
      I2 => \wavegen/Waveform_reg_18\(13),
      I3 => \Waveform[18]_INST_0_i_221_n_0\,
      O => \Waveform[18]_INST_0_i_225_n_0\
    );
\Waveform[18]_INST_0_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(12),
      I1 => \wavegen/Waveform_reg_17\(12),
      I2 => \wavegen/Waveform_reg_18\(12),
      I3 => \Waveform[18]_INST_0_i_222_n_0\,
      O => \Waveform[18]_INST_0_i_226_n_0\
    );
\Waveform[18]_INST_0_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(14),
      I1 => \wavegen/Waveform_reg_20\(14),
      I2 => \wavegen/Waveform_reg_22\(14),
      O => \Waveform[18]_INST_0_i_227_n_0\
    );
\Waveform[18]_INST_0_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(13),
      I1 => \wavegen/Waveform_reg_20\(13),
      I2 => \wavegen/Waveform_reg_22\(13),
      O => \Waveform[18]_INST_0_i_228_n_0\
    );
\Waveform[18]_INST_0_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(12),
      I1 => \wavegen/Waveform_reg_20\(12),
      I2 => \wavegen/Waveform_reg_22\(12),
      O => \Waveform[18]_INST_0_i_229_n_0\
    );
\Waveform[18]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_6\,
      I1 => \Waveform[22]_INST_0_i_66_n_6\,
      I2 => \Waveform[22]_INST_0_i_67_n_6\,
      I3 => \Waveform[18]_INST_0_i_19_n_0\,
      O => \Waveform[18]_INST_0_i_23_n_0\
    );
\Waveform[18]_INST_0_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(11),
      I1 => \wavegen/Waveform_reg_20\(11),
      I2 => \wavegen/Waveform_reg_22\(11),
      O => \Waveform[18]_INST_0_i_230_n_0\
    );
\Waveform[18]_INST_0_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(15),
      I1 => \wavegen/Waveform_reg_20\(15),
      I2 => \wavegen/Waveform_reg_22\(15),
      I3 => \Waveform[18]_INST_0_i_227_n_0\,
      O => \Waveform[18]_INST_0_i_231_n_0\
    );
\Waveform[18]_INST_0_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(14),
      I1 => \wavegen/Waveform_reg_20\(14),
      I2 => \wavegen/Waveform_reg_22\(14),
      I3 => \Waveform[18]_INST_0_i_228_n_0\,
      O => \Waveform[18]_INST_0_i_232_n_0\
    );
\Waveform[18]_INST_0_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(13),
      I1 => \wavegen/Waveform_reg_20\(13),
      I2 => \wavegen/Waveform_reg_22\(13),
      I3 => \Waveform[18]_INST_0_i_229_n_0\,
      O => \Waveform[18]_INST_0_i_233_n_0\
    );
\Waveform[18]_INST_0_i_234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(12),
      I1 => \wavegen/Waveform_reg_20\(12),
      I2 => \wavegen/Waveform_reg_22\(12),
      I3 => \Waveform[18]_INST_0_i_230_n_0\,
      O => \Waveform[18]_INST_0_i_234_n_0\
    );
\Waveform[18]_INST_0_i_235\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(14),
      I1 => \wavegen/Waveform_reg_24\(14),
      I2 => \wavegen/Waveform_reg_25\(14),
      O => \Waveform[18]_INST_0_i_235_n_0\
    );
\Waveform[18]_INST_0_i_236\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(13),
      I1 => \wavegen/Waveform_reg_24\(13),
      I2 => \wavegen/Waveform_reg_25\(13),
      O => \Waveform[18]_INST_0_i_236_n_0\
    );
\Waveform[18]_INST_0_i_237\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(12),
      I1 => \wavegen/Waveform_reg_24\(12),
      I2 => \wavegen/Waveform_reg_25\(12),
      O => \Waveform[18]_INST_0_i_237_n_0\
    );
\Waveform[18]_INST_0_i_238\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(11),
      I1 => \wavegen/Waveform_reg_24\(11),
      I2 => \wavegen/Waveform_reg_25\(11),
      O => \Waveform[18]_INST_0_i_238_n_0\
    );
\Waveform[18]_INST_0_i_239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(15),
      I1 => \wavegen/Waveform_reg_24\(15),
      I2 => \wavegen/Waveform_reg_25\(15),
      I3 => \Waveform[18]_INST_0_i_235_n_0\,
      O => \Waveform[18]_INST_0_i_239_n_0\
    );
\Waveform[18]_INST_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_7\,
      I1 => \Waveform[22]_INST_0_i_66_n_7\,
      I2 => \Waveform[22]_INST_0_i_67_n_7\,
      I3 => \Waveform[18]_INST_0_i_20_n_0\,
      O => \Waveform[18]_INST_0_i_24_n_0\
    );
\Waveform[18]_INST_0_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(14),
      I1 => \wavegen/Waveform_reg_24\(14),
      I2 => \wavegen/Waveform_reg_25\(14),
      I3 => \Waveform[18]_INST_0_i_236_n_0\,
      O => \Waveform[18]_INST_0_i_240_n_0\
    );
\Waveform[18]_INST_0_i_241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(13),
      I1 => \wavegen/Waveform_reg_24\(13),
      I2 => \wavegen/Waveform_reg_25\(13),
      I3 => \Waveform[18]_INST_0_i_237_n_0\,
      O => \Waveform[18]_INST_0_i_241_n_0\
    );
\Waveform[18]_INST_0_i_242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(12),
      I1 => \wavegen/Waveform_reg_24\(12),
      I2 => \wavegen/Waveform_reg_25\(12),
      I3 => \Waveform[18]_INST_0_i_238_n_0\,
      O => \Waveform[18]_INST_0_i_242_n_0\
    );
\Waveform[18]_INST_0_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(14),
      I1 => \wavegen/Waveform_reg_27\(14),
      I2 => \wavegen/Waveform_reg_28\(14),
      O => \Waveform[18]_INST_0_i_243_n_0\
    );
\Waveform[18]_INST_0_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(13),
      I1 => \wavegen/Waveform_reg_27\(13),
      I2 => \wavegen/Waveform_reg_28\(13),
      O => \Waveform[18]_INST_0_i_244_n_0\
    );
\Waveform[18]_INST_0_i_245\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(12),
      I1 => \wavegen/Waveform_reg_27\(12),
      I2 => \wavegen/Waveform_reg_28\(12),
      O => \Waveform[18]_INST_0_i_245_n_0\
    );
\Waveform[18]_INST_0_i_246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(11),
      I1 => \wavegen/Waveform_reg_27\(11),
      I2 => \wavegen/Waveform_reg_28\(11),
      O => \Waveform[18]_INST_0_i_246_n_0\
    );
\Waveform[18]_INST_0_i_247\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(15),
      I1 => \wavegen/Waveform_reg_27\(15),
      I2 => \wavegen/Waveform_reg_28\(15),
      I3 => \Waveform[18]_INST_0_i_243_n_0\,
      O => \Waveform[18]_INST_0_i_247_n_0\
    );
\Waveform[18]_INST_0_i_248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(14),
      I1 => \wavegen/Waveform_reg_27\(14),
      I2 => \wavegen/Waveform_reg_28\(14),
      I3 => \Waveform[18]_INST_0_i_244_n_0\,
      O => \Waveform[18]_INST_0_i_248_n_0\
    );
\Waveform[18]_INST_0_i_249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(13),
      I1 => \wavegen/Waveform_reg_27\(13),
      I2 => \wavegen/Waveform_reg_28\(13),
      I3 => \Waveform[18]_INST_0_i_245_n_0\,
      O => \Waveform[18]_INST_0_i_249_n_0\
    );
\Waveform[18]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_5\,
      I1 => \Waveform[22]_INST_0_i_72_n_5\,
      I2 => \Waveform[22]_INST_0_i_73_n_5\,
      O => \Waveform[18]_INST_0_i_25_n_0\
    );
\Waveform[18]_INST_0_i_250\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(12),
      I1 => \wavegen/Waveform_reg_27\(12),
      I2 => \wavegen/Waveform_reg_28\(12),
      I3 => \Waveform[18]_INST_0_i_246_n_0\,
      O => \Waveform[18]_INST_0_i_250_n_0\
    );
\Waveform[18]_INST_0_i_251\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(14),
      I1 => \wavegen/Waveform_reg_30\(14),
      I2 => \wavegen/Waveform_reg_31\(14),
      O => \Waveform[18]_INST_0_i_251_n_0\
    );
\Waveform[18]_INST_0_i_252\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(13),
      I1 => \wavegen/Waveform_reg_30\(13),
      I2 => \wavegen/Waveform_reg_31\(13),
      O => \Waveform[18]_INST_0_i_252_n_0\
    );
\Waveform[18]_INST_0_i_253\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(12),
      I1 => \wavegen/Waveform_reg_30\(12),
      I2 => \wavegen/Waveform_reg_31\(12),
      O => \Waveform[18]_INST_0_i_253_n_0\
    );
\Waveform[18]_INST_0_i_254\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(11),
      I1 => \wavegen/Waveform_reg_30\(11),
      I2 => \wavegen/Waveform_reg_31\(11),
      O => \Waveform[18]_INST_0_i_254_n_0\
    );
\Waveform[18]_INST_0_i_255\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(15),
      I1 => \wavegen/Waveform_reg_30\(15),
      I2 => \wavegen/Waveform_reg_31\(15),
      I3 => \Waveform[18]_INST_0_i_251_n_0\,
      O => \Waveform[18]_INST_0_i_255_n_0\
    );
\Waveform[18]_INST_0_i_256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(14),
      I1 => \wavegen/Waveform_reg_30\(14),
      I2 => \wavegen/Waveform_reg_31\(14),
      I3 => \Waveform[18]_INST_0_i_252_n_0\,
      O => \Waveform[18]_INST_0_i_256_n_0\
    );
\Waveform[18]_INST_0_i_257\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(13),
      I1 => \wavegen/Waveform_reg_30\(13),
      I2 => \wavegen/Waveform_reg_31\(13),
      I3 => \Waveform[18]_INST_0_i_253_n_0\,
      O => \Waveform[18]_INST_0_i_257_n_0\
    );
\Waveform[18]_INST_0_i_258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(12),
      I1 => \wavegen/Waveform_reg_30\(12),
      I2 => \wavegen/Waveform_reg_31\(12),
      I3 => \Waveform[18]_INST_0_i_254_n_0\,
      O => \Waveform[18]_INST_0_i_258_n_0\
    );
\Waveform[18]_INST_0_i_259\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(14),
      I1 => \wavegen/Waveform_reg_34\(14),
      I2 => \wavegen/Waveform_reg_35\(14),
      O => \Waveform[18]_INST_0_i_259_n_0\
    );
\Waveform[18]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_6\,
      I1 => \Waveform[22]_INST_0_i_72_n_6\,
      I2 => \Waveform[22]_INST_0_i_73_n_6\,
      O => \Waveform[18]_INST_0_i_26_n_0\
    );
\Waveform[18]_INST_0_i_260\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(13),
      I1 => \wavegen/Waveform_reg_34\(13),
      I2 => \wavegen/Waveform_reg_35\(13),
      O => \Waveform[18]_INST_0_i_260_n_0\
    );
\Waveform[18]_INST_0_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(12),
      I1 => \wavegen/Waveform_reg_34\(12),
      I2 => \wavegen/Waveform_reg_35\(12),
      O => \Waveform[18]_INST_0_i_261_n_0\
    );
\Waveform[18]_INST_0_i_262\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(11),
      I1 => \wavegen/Waveform_reg_34\(11),
      I2 => \wavegen/Waveform_reg_35\(11),
      O => \Waveform[18]_INST_0_i_262_n_0\
    );
\Waveform[18]_INST_0_i_263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(15),
      I1 => \wavegen/Waveform_reg_34\(15),
      I2 => \wavegen/Waveform_reg_35\(15),
      I3 => \Waveform[18]_INST_0_i_259_n_0\,
      O => \Waveform[18]_INST_0_i_263_n_0\
    );
\Waveform[18]_INST_0_i_264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(14),
      I1 => \wavegen/Waveform_reg_34\(14),
      I2 => \wavegen/Waveform_reg_35\(14),
      I3 => \Waveform[18]_INST_0_i_260_n_0\,
      O => \Waveform[18]_INST_0_i_264_n_0\
    );
\Waveform[18]_INST_0_i_265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(13),
      I1 => \wavegen/Waveform_reg_34\(13),
      I2 => \wavegen/Waveform_reg_35\(13),
      I3 => \Waveform[18]_INST_0_i_261_n_0\,
      O => \Waveform[18]_INST_0_i_265_n_0\
    );
\Waveform[18]_INST_0_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(12),
      I1 => \wavegen/Waveform_reg_34\(12),
      I2 => \wavegen/Waveform_reg_35\(12),
      I3 => \Waveform[18]_INST_0_i_262_n_0\,
      O => \Waveform[18]_INST_0_i_266_n_0\
    );
\Waveform[18]_INST_0_i_267\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(14),
      I1 => \wavegen/Waveform_reg_37\(14),
      I2 => \wavegen/Waveform_reg_38\(14),
      O => \Waveform[18]_INST_0_i_267_n_0\
    );
\Waveform[18]_INST_0_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(13),
      I1 => \wavegen/Waveform_reg_37\(13),
      I2 => \wavegen/Waveform_reg_38\(13),
      O => \Waveform[18]_INST_0_i_268_n_0\
    );
\Waveform[18]_INST_0_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(12),
      I1 => \wavegen/Waveform_reg_37\(12),
      I2 => \wavegen/Waveform_reg_38\(12),
      O => \Waveform[18]_INST_0_i_269_n_0\
    );
\Waveform[18]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_7\,
      I1 => \Waveform[22]_INST_0_i_72_n_7\,
      I2 => \Waveform[22]_INST_0_i_73_n_7\,
      O => \Waveform[18]_INST_0_i_27_n_0\
    );
\Waveform[18]_INST_0_i_270\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(11),
      I1 => \wavegen/Waveform_reg_37\(11),
      I2 => \wavegen/Waveform_reg_38\(11),
      O => \Waveform[18]_INST_0_i_270_n_0\
    );
\Waveform[18]_INST_0_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(15),
      I1 => \wavegen/Waveform_reg_37\(15),
      I2 => \wavegen/Waveform_reg_38\(15),
      I3 => \Waveform[18]_INST_0_i_267_n_0\,
      O => \Waveform[18]_INST_0_i_271_n_0\
    );
\Waveform[18]_INST_0_i_272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(14),
      I1 => \wavegen/Waveform_reg_37\(14),
      I2 => \wavegen/Waveform_reg_38\(14),
      I3 => \Waveform[18]_INST_0_i_268_n_0\,
      O => \Waveform[18]_INST_0_i_272_n_0\
    );
\Waveform[18]_INST_0_i_273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(13),
      I1 => \wavegen/Waveform_reg_37\(13),
      I2 => \wavegen/Waveform_reg_38\(13),
      I3 => \Waveform[18]_INST_0_i_269_n_0\,
      O => \Waveform[18]_INST_0_i_273_n_0\
    );
\Waveform[18]_INST_0_i_274\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(12),
      I1 => \wavegen/Waveform_reg_37\(12),
      I2 => \wavegen/Waveform_reg_38\(12),
      I3 => \Waveform[18]_INST_0_i_270_n_0\,
      O => \Waveform[18]_INST_0_i_274_n_0\
    );
\Waveform[18]_INST_0_i_275\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(14),
      I1 => \wavegen/Waveform_reg_40\(14),
      I2 => \wavegen/Waveform_reg_41\(14),
      O => \Waveform[18]_INST_0_i_275_n_0\
    );
\Waveform[18]_INST_0_i_276\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(13),
      I1 => \wavegen/Waveform_reg_40\(13),
      I2 => \wavegen/Waveform_reg_41\(13),
      O => \Waveform[18]_INST_0_i_276_n_0\
    );
\Waveform[18]_INST_0_i_277\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(12),
      I1 => \wavegen/Waveform_reg_40\(12),
      I2 => \wavegen/Waveform_reg_41\(12),
      O => \Waveform[18]_INST_0_i_277_n_0\
    );
\Waveform[18]_INST_0_i_278\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(11),
      I1 => \wavegen/Waveform_reg_40\(11),
      I2 => \wavegen/Waveform_reg_41\(11),
      O => \Waveform[18]_INST_0_i_278_n_0\
    );
\Waveform[18]_INST_0_i_279\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(15),
      I1 => \wavegen/Waveform_reg_40\(15),
      I2 => \wavegen/Waveform_reg_41\(15),
      I3 => \Waveform[18]_INST_0_i_275_n_0\,
      O => \Waveform[18]_INST_0_i_279_n_0\
    );
\Waveform[18]_INST_0_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_52_n_4\,
      I1 => \Waveform[18]_INST_0_i_53_n_4\,
      I2 => \Waveform[18]_INST_0_i_54_n_4\,
      O => \Waveform[18]_INST_0_i_28_n_0\
    );
\Waveform[18]_INST_0_i_280\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(14),
      I1 => \wavegen/Waveform_reg_40\(14),
      I2 => \wavegen/Waveform_reg_41\(14),
      I3 => \Waveform[18]_INST_0_i_276_n_0\,
      O => \Waveform[18]_INST_0_i_280_n_0\
    );
\Waveform[18]_INST_0_i_281\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(13),
      I1 => \wavegen/Waveform_reg_40\(13),
      I2 => \wavegen/Waveform_reg_41\(13),
      I3 => \Waveform[18]_INST_0_i_277_n_0\,
      O => \Waveform[18]_INST_0_i_281_n_0\
    );
\Waveform[18]_INST_0_i_282\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(12),
      I1 => \wavegen/Waveform_reg_40\(12),
      I2 => \wavegen/Waveform_reg_41\(12),
      I3 => \Waveform[18]_INST_0_i_278_n_0\,
      O => \Waveform[18]_INST_0_i_282_n_0\
    );
\Waveform[18]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_4\,
      I1 => \Waveform[22]_INST_0_i_72_n_4\,
      I2 => \Waveform[22]_INST_0_i_73_n_4\,
      I3 => \Waveform[18]_INST_0_i_25_n_0\,
      O => \Waveform[18]_INST_0_i_29_n_0\
    );
\Waveform[18]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_4_n_7\,
      I1 => \Waveform[18]_INST_0_i_11_n_0\,
      I2 => \Waveform[18]_INST_0_i_12_n_4\,
      I3 => \Waveform[18]_INST_0_i_13_n_4\,
      I4 => \Waveform[18]_INST_0_i_14_n_4\,
      O => \Waveform[18]_INST_0_i_3_n_0\
    );
\Waveform[18]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_5\,
      I1 => \Waveform[22]_INST_0_i_72_n_5\,
      I2 => \Waveform[22]_INST_0_i_73_n_5\,
      I3 => \Waveform[18]_INST_0_i_26_n_0\,
      O => \Waveform[18]_INST_0_i_30_n_0\
    );
\Waveform[18]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_6\,
      I1 => \Waveform[22]_INST_0_i_72_n_6\,
      I2 => \Waveform[22]_INST_0_i_73_n_6\,
      I3 => \Waveform[18]_INST_0_i_27_n_0\,
      O => \Waveform[18]_INST_0_i_31_n_0\
    );
\Waveform[18]_INST_0_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_7\,
      I1 => \Waveform[22]_INST_0_i_72_n_7\,
      I2 => \Waveform[22]_INST_0_i_73_n_7\,
      I3 => \Waveform[18]_INST_0_i_28_n_0\,
      O => \Waveform[18]_INST_0_i_32_n_0\
    );
\Waveform[18]_INST_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_5\,
      I1 => \Waveform[22]_INST_0_i_78_n_5\,
      I2 => \Waveform[22]_INST_0_i_79_n_5\,
      O => \Waveform[18]_INST_0_i_33_n_0\
    );
\Waveform[18]_INST_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_6\,
      I1 => \Waveform[22]_INST_0_i_78_n_6\,
      I2 => \Waveform[22]_INST_0_i_79_n_6\,
      O => \Waveform[18]_INST_0_i_34_n_0\
    );
\Waveform[18]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_7\,
      I1 => \Waveform[22]_INST_0_i_78_n_7\,
      I2 => \Waveform[22]_INST_0_i_79_n_7\,
      O => \Waveform[18]_INST_0_i_35_n_0\
    );
\Waveform[18]_INST_0_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_55_n_4\,
      I1 => \Waveform[18]_INST_0_i_56_n_4\,
      I2 => \Waveform[18]_INST_0_i_57_n_4\,
      O => \Waveform[18]_INST_0_i_36_n_0\
    );
\Waveform[18]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_4\,
      I1 => \Waveform[22]_INST_0_i_78_n_4\,
      I2 => \Waveform[22]_INST_0_i_79_n_4\,
      I3 => \Waveform[18]_INST_0_i_33_n_0\,
      O => \Waveform[18]_INST_0_i_37_n_0\
    );
\Waveform[18]_INST_0_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_5\,
      I1 => \Waveform[22]_INST_0_i_78_n_5\,
      I2 => \Waveform[22]_INST_0_i_79_n_5\,
      I3 => \Waveform[18]_INST_0_i_34_n_0\,
      O => \Waveform[18]_INST_0_i_38_n_0\
    );
\Waveform[18]_INST_0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_6\,
      I1 => \Waveform[22]_INST_0_i_78_n_6\,
      I2 => \Waveform[22]_INST_0_i_79_n_6\,
      I3 => \Waveform[18]_INST_0_i_35_n_0\,
      O => \Waveform[18]_INST_0_i_39_n_0\
    );
\Waveform[18]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_15_n_4\,
      I1 => \Waveform[18]_INST_0_i_16_n_0\,
      I2 => \Waveform[18]_INST_0_i_12_n_5\,
      I3 => \Waveform[18]_INST_0_i_13_n_5\,
      I4 => \Waveform[18]_INST_0_i_14_n_5\,
      O => \Waveform[18]_INST_0_i_4_n_0\
    );
\Waveform[18]_INST_0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_7\,
      I1 => \Waveform[22]_INST_0_i_78_n_7\,
      I2 => \Waveform[22]_INST_0_i_79_n_7\,
      I3 => \Waveform[18]_INST_0_i_36_n_0\,
      O => \Waveform[18]_INST_0_i_40_n_0\
    );
\Waveform[18]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_5\,
      I1 => \Waveform[22]_INST_0_i_60_n_5\,
      I2 => \Waveform[22]_INST_0_i_61_n_5\,
      O => \Waveform[18]_INST_0_i_41_n_0\
    );
\Waveform[18]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_6\,
      I1 => \Waveform[22]_INST_0_i_60_n_6\,
      I2 => \Waveform[22]_INST_0_i_61_n_6\,
      O => \Waveform[18]_INST_0_i_42_n_0\
    );
\Waveform[18]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_7\,
      I1 => \Waveform[22]_INST_0_i_60_n_7\,
      I2 => \Waveform[22]_INST_0_i_61_n_7\,
      O => \Waveform[18]_INST_0_i_43_n_0\
    );
\Waveform[18]_INST_0_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_58_n_4\,
      I1 => \Waveform[18]_INST_0_i_59_n_4\,
      I2 => \Waveform[18]_INST_0_i_60_n_4\,
      O => \Waveform[18]_INST_0_i_44_n_0\
    );
\Waveform[18]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_4\,
      I1 => \Waveform[22]_INST_0_i_60_n_4\,
      I2 => \Waveform[22]_INST_0_i_61_n_4\,
      I3 => \Waveform[18]_INST_0_i_41_n_0\,
      O => \Waveform[18]_INST_0_i_45_n_0\
    );
\Waveform[18]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_5\,
      I1 => \Waveform[22]_INST_0_i_60_n_5\,
      I2 => \Waveform[22]_INST_0_i_61_n_5\,
      I3 => \Waveform[18]_INST_0_i_42_n_0\,
      O => \Waveform[18]_INST_0_i_46_n_0\
    );
\Waveform[18]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_6\,
      I1 => \Waveform[22]_INST_0_i_60_n_6\,
      I2 => \Waveform[22]_INST_0_i_61_n_6\,
      I3 => \Waveform[18]_INST_0_i_43_n_0\,
      O => \Waveform[18]_INST_0_i_47_n_0\
    );
\Waveform[18]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_7\,
      I1 => \Waveform[22]_INST_0_i_60_n_7\,
      I2 => \Waveform[22]_INST_0_i_61_n_7\,
      I3 => \Waveform[18]_INST_0_i_44_n_0\,
      O => \Waveform[18]_INST_0_i_48_n_0\
    );
\Waveform[18]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_49_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_49_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_49_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_49_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_61_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_62_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_63_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_64_n_0\,
      O(3) => \Waveform[18]_INST_0_i_49_n_4\,
      O(2) => \Waveform[18]_INST_0_i_49_n_5\,
      O(1) => \Waveform[18]_INST_0_i_49_n_6\,
      O(0) => \Waveform[18]_INST_0_i_49_n_7\,
      S(3) => \Waveform[18]_INST_0_i_65_n_0\,
      S(2) => \Waveform[18]_INST_0_i_66_n_0\,
      S(1) => \Waveform[18]_INST_0_i_67_n_0\,
      S(0) => \Waveform[18]_INST_0_i_68_n_0\
    );
\Waveform[18]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_1_n_0\,
      I1 => \Waveform[22]_INST_0_i_5_n_0\,
      I2 => \Waveform[22]_INST_0_i_4_n_4\,
      I3 => \Waveform[22]_INST_0_i_8_n_5\,
      I4 => \Waveform[22]_INST_0_i_7_n_5\,
      I5 => \Waveform[22]_INST_0_i_6_n_5\,
      O => \Waveform[18]_INST_0_i_5_n_0\
    );
\Waveform[18]_INST_0_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_50_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_50_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_50_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_50_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_69_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_70_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_71_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_72_n_0\,
      O(3) => \Waveform[18]_INST_0_i_50_n_4\,
      O(2) => \Waveform[18]_INST_0_i_50_n_5\,
      O(1) => \Waveform[18]_INST_0_i_50_n_6\,
      O(0) => \Waveform[18]_INST_0_i_50_n_7\,
      S(3) => \Waveform[18]_INST_0_i_73_n_0\,
      S(2) => \Waveform[18]_INST_0_i_74_n_0\,
      S(1) => \Waveform[18]_INST_0_i_75_n_0\,
      S(0) => \Waveform[18]_INST_0_i_76_n_0\
    );
\Waveform[18]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_51_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_51_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_51_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_51_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_77_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_78_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_79_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_80_n_0\,
      O(3) => \Waveform[18]_INST_0_i_51_n_4\,
      O(2) => \Waveform[18]_INST_0_i_51_n_5\,
      O(1) => \Waveform[18]_INST_0_i_51_n_6\,
      O(0) => \Waveform[18]_INST_0_i_51_n_7\,
      S(3) => \Waveform[18]_INST_0_i_81_n_0\,
      S(2) => \Waveform[18]_INST_0_i_82_n_0\,
      S(1) => \Waveform[18]_INST_0_i_83_n_0\,
      S(0) => \Waveform[18]_INST_0_i_84_n_0\
    );
\Waveform[18]_INST_0_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_52_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_52_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_52_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_52_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_85_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_86_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_87_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_88_n_0\,
      O(3) => \Waveform[18]_INST_0_i_52_n_4\,
      O(2) => \Waveform[18]_INST_0_i_52_n_5\,
      O(1) => \Waveform[18]_INST_0_i_52_n_6\,
      O(0) => \Waveform[18]_INST_0_i_52_n_7\,
      S(3) => \Waveform[18]_INST_0_i_89_n_0\,
      S(2) => \Waveform[18]_INST_0_i_90_n_0\,
      S(1) => \Waveform[18]_INST_0_i_91_n_0\,
      S(0) => \Waveform[18]_INST_0_i_92_n_0\
    );
\Waveform[18]_INST_0_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_53_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_53_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_53_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_53_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_93_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_94_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_95_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_96_n_0\,
      O(3) => \Waveform[18]_INST_0_i_53_n_4\,
      O(2) => \Waveform[18]_INST_0_i_53_n_5\,
      O(1) => \Waveform[18]_INST_0_i_53_n_6\,
      O(0) => \Waveform[18]_INST_0_i_53_n_7\,
      S(3) => \Waveform[18]_INST_0_i_97_n_0\,
      S(2) => \Waveform[18]_INST_0_i_98_n_0\,
      S(1) => \Waveform[18]_INST_0_i_99_n_0\,
      S(0) => \Waveform[18]_INST_0_i_100_n_0\
    );
\Waveform[18]_INST_0_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_54_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_54_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_54_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_54_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_101_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_102_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_103_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_104_n_0\,
      O(3) => \Waveform[18]_INST_0_i_54_n_4\,
      O(2) => \Waveform[18]_INST_0_i_54_n_5\,
      O(1) => \Waveform[18]_INST_0_i_54_n_6\,
      O(0) => \Waveform[18]_INST_0_i_54_n_7\,
      S(3) => \Waveform[18]_INST_0_i_105_n_0\,
      S(2) => \Waveform[18]_INST_0_i_106_n_0\,
      S(1) => \Waveform[18]_INST_0_i_107_n_0\,
      S(0) => \Waveform[18]_INST_0_i_108_n_0\
    );
\Waveform[18]_INST_0_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_55_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_55_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_55_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_55_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_109_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_110_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_111_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_112_n_0\,
      O(3) => \Waveform[18]_INST_0_i_55_n_4\,
      O(2) => \Waveform[18]_INST_0_i_55_n_5\,
      O(1) => \Waveform[18]_INST_0_i_55_n_6\,
      O(0) => \Waveform[18]_INST_0_i_55_n_7\,
      S(3) => \Waveform[18]_INST_0_i_113_n_0\,
      S(2) => \Waveform[18]_INST_0_i_114_n_0\,
      S(1) => \Waveform[18]_INST_0_i_115_n_0\,
      S(0) => \Waveform[18]_INST_0_i_116_n_0\
    );
\Waveform[18]_INST_0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_56_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_56_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_56_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_56_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_117_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_118_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_119_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_120_n_0\,
      O(3) => \Waveform[18]_INST_0_i_56_n_4\,
      O(2) => \Waveform[18]_INST_0_i_56_n_5\,
      O(1) => \Waveform[18]_INST_0_i_56_n_6\,
      O(0) => \Waveform[18]_INST_0_i_56_n_7\,
      S(3) => \Waveform[18]_INST_0_i_121_n_0\,
      S(2) => \Waveform[18]_INST_0_i_122_n_0\,
      S(1) => \Waveform[18]_INST_0_i_123_n_0\,
      S(0) => \Waveform[18]_INST_0_i_124_n_0\
    );
\Waveform[18]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_57_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_57_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_57_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_57_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_125_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_126_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_127_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_128_n_0\,
      O(3) => \Waveform[18]_INST_0_i_57_n_4\,
      O(2) => \Waveform[18]_INST_0_i_57_n_5\,
      O(1) => \Waveform[18]_INST_0_i_57_n_6\,
      O(0) => \Waveform[18]_INST_0_i_57_n_7\,
      S(3) => \Waveform[18]_INST_0_i_129_n_0\,
      S(2) => \Waveform[18]_INST_0_i_130_n_0\,
      S(1) => \Waveform[18]_INST_0_i_131_n_0\,
      S(0) => \Waveform[18]_INST_0_i_132_n_0\
    );
\Waveform[18]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_58_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_58_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_58_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_58_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_133_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_134_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_135_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_136_n_0\,
      O(3) => \Waveform[18]_INST_0_i_58_n_4\,
      O(2) => \Waveform[18]_INST_0_i_58_n_5\,
      O(1) => \Waveform[18]_INST_0_i_58_n_6\,
      O(0) => \Waveform[18]_INST_0_i_58_n_7\,
      S(3) => \Waveform[18]_INST_0_i_137_n_0\,
      S(2) => \Waveform[18]_INST_0_i_138_n_0\,
      S(1) => \Waveform[18]_INST_0_i_139_n_0\,
      S(0) => \Waveform[18]_INST_0_i_140_n_0\
    );
\Waveform[18]_INST_0_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_59_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_59_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_59_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_59_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_141_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_142_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_143_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_144_n_0\,
      O(3) => \Waveform[18]_INST_0_i_59_n_4\,
      O(2) => \Waveform[18]_INST_0_i_59_n_5\,
      O(1) => \Waveform[18]_INST_0_i_59_n_6\,
      O(0) => \Waveform[18]_INST_0_i_59_n_7\,
      S(3) => \Waveform[18]_INST_0_i_145_n_0\,
      S(2) => \Waveform[18]_INST_0_i_146_n_0\,
      S(1) => \Waveform[18]_INST_0_i_147_n_0\,
      S(0) => \Waveform[18]_INST_0_i_148_n_0\
    );
\Waveform[18]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_2_n_0\,
      I1 => \Waveform[18]_INST_0_i_9_n_0\,
      I2 => \Waveform[22]_INST_0_i_4_n_5\,
      I3 => \Waveform[22]_INST_0_i_8_n_6\,
      I4 => \Waveform[22]_INST_0_i_7_n_6\,
      I5 => \Waveform[22]_INST_0_i_6_n_6\,
      O => \Waveform[18]_INST_0_i_6_n_0\
    );
\Waveform[18]_INST_0_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[14]_INST_0_i_60_n_0\,
      CO(3) => \Waveform[18]_INST_0_i_60_n_0\,
      CO(2) => \Waveform[18]_INST_0_i_60_n_1\,
      CO(1) => \Waveform[18]_INST_0_i_60_n_2\,
      CO(0) => \Waveform[18]_INST_0_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[18]_INST_0_i_149_n_0\,
      DI(2) => \Waveform[18]_INST_0_i_150_n_0\,
      DI(1) => \Waveform[18]_INST_0_i_151_n_0\,
      DI(0) => \Waveform[18]_INST_0_i_152_n_0\,
      O(3) => \Waveform[18]_INST_0_i_60_n_4\,
      O(2) => \Waveform[18]_INST_0_i_60_n_5\,
      O(1) => \Waveform[18]_INST_0_i_60_n_6\,
      O(0) => \Waveform[18]_INST_0_i_60_n_7\,
      S(3) => \Waveform[18]_INST_0_i_153_n_0\,
      S(2) => \Waveform[18]_INST_0_i_154_n_0\,
      S(1) => \Waveform[18]_INST_0_i_155_n_0\,
      S(0) => \Waveform[18]_INST_0_i_156_n_0\
    );
\Waveform[18]_INST_0_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(18),
      I1 => \wavegen/Waveform_reg_54\(18),
      I2 => \wavegen/Waveform_reg_59\(18),
      O => \Waveform[18]_INST_0_i_61_n_0\
    );
\Waveform[18]_INST_0_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(17),
      I1 => \wavegen/Waveform_reg_54\(17),
      I2 => \wavegen/Waveform_reg_59\(17),
      O => \Waveform[18]_INST_0_i_62_n_0\
    );
\Waveform[18]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(16),
      I1 => \wavegen/Waveform_reg_54\(16),
      I2 => \wavegen/Waveform_reg_59\(16),
      O => \Waveform[18]_INST_0_i_63_n_0\
    );
\Waveform[18]_INST_0_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(15),
      I1 => \wavegen/Waveform_reg_54\(15),
      I2 => \wavegen/Waveform_reg_59\(15),
      O => \Waveform[18]_INST_0_i_64_n_0\
    );
\Waveform[18]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(19),
      I1 => \wavegen/Waveform_reg_54\(19),
      I2 => \wavegen/Waveform_reg_59\(19),
      I3 => \Waveform[18]_INST_0_i_61_n_0\,
      O => \Waveform[18]_INST_0_i_65_n_0\
    );
\Waveform[18]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(18),
      I1 => \wavegen/Waveform_reg_54\(18),
      I2 => \wavegen/Waveform_reg_59\(18),
      I3 => \Waveform[18]_INST_0_i_62_n_0\,
      O => \Waveform[18]_INST_0_i_66_n_0\
    );
\Waveform[18]_INST_0_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(17),
      I1 => \wavegen/Waveform_reg_54\(17),
      I2 => \wavegen/Waveform_reg_59\(17),
      I3 => \Waveform[18]_INST_0_i_63_n_0\,
      O => \Waveform[18]_INST_0_i_67_n_0\
    );
\Waveform[18]_INST_0_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(16),
      I1 => \wavegen/Waveform_reg_54\(16),
      I2 => \wavegen/Waveform_reg_59\(16),
      I3 => \Waveform[18]_INST_0_i_64_n_0\,
      O => \Waveform[18]_INST_0_i_68_n_0\
    );
\Waveform[18]_INST_0_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(18),
      I1 => \wavegen/Waveform_reg_61\(18),
      I2 => \wavegen/Waveform_reg_62\(18),
      O => \Waveform[18]_INST_0_i_69_n_0\
    );
\Waveform[18]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_3_n_0\,
      I1 => \Waveform[18]_INST_0_i_10_n_0\,
      I2 => \Waveform[22]_INST_0_i_4_n_6\,
      I3 => \Waveform[22]_INST_0_i_8_n_7\,
      I4 => \Waveform[22]_INST_0_i_7_n_7\,
      I5 => \Waveform[22]_INST_0_i_6_n_7\,
      O => \Waveform[18]_INST_0_i_7_n_0\
    );
\Waveform[18]_INST_0_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(17),
      I1 => \wavegen/Waveform_reg_61\(17),
      I2 => \wavegen/Waveform_reg_62\(17),
      O => \Waveform[18]_INST_0_i_70_n_0\
    );
\Waveform[18]_INST_0_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(16),
      I1 => \wavegen/Waveform_reg_61\(16),
      I2 => \wavegen/Waveform_reg_62\(16),
      O => \Waveform[18]_INST_0_i_71_n_0\
    );
\Waveform[18]_INST_0_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(15),
      I1 => \wavegen/Waveform_reg_61\(15),
      I2 => \wavegen/Waveform_reg_62\(15),
      O => \Waveform[18]_INST_0_i_72_n_0\
    );
\Waveform[18]_INST_0_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(19),
      I1 => \wavegen/Waveform_reg_61\(19),
      I2 => \wavegen/Waveform_reg_62\(19),
      I3 => \Waveform[18]_INST_0_i_69_n_0\,
      O => \Waveform[18]_INST_0_i_73_n_0\
    );
\Waveform[18]_INST_0_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(18),
      I1 => \wavegen/Waveform_reg_61\(18),
      I2 => \wavegen/Waveform_reg_62\(18),
      I3 => \Waveform[18]_INST_0_i_70_n_0\,
      O => \Waveform[18]_INST_0_i_74_n_0\
    );
\Waveform[18]_INST_0_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(17),
      I1 => \wavegen/Waveform_reg_61\(17),
      I2 => \wavegen/Waveform_reg_62\(17),
      I3 => \Waveform[18]_INST_0_i_71_n_0\,
      O => \Waveform[18]_INST_0_i_75_n_0\
    );
\Waveform[18]_INST_0_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(16),
      I1 => \wavegen/Waveform_reg_61\(16),
      I2 => \wavegen/Waveform_reg_62\(16),
      I3 => \Waveform[18]_INST_0_i_72_n_0\,
      O => \Waveform[18]_INST_0_i_76_n_0\
    );
\Waveform[18]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(18),
      I1 => \wavegen/Waveform_reg_1\(18),
      I2 => \wavegen/Waveform_reg_2\(18),
      O => \Waveform[18]_INST_0_i_77_n_0\
    );
\Waveform[18]_INST_0_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(17),
      I1 => \wavegen/Waveform_reg_1\(17),
      I2 => \wavegen/Waveform_reg_2\(17),
      O => \Waveform[18]_INST_0_i_78_n_0\
    );
\Waveform[18]_INST_0_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(16),
      I1 => \wavegen/Waveform_reg_1\(16),
      I2 => \wavegen/Waveform_reg_2\(16),
      O => \Waveform[18]_INST_0_i_79_n_0\
    );
\Waveform[18]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_4_n_0\,
      I1 => \Waveform[18]_INST_0_i_11_n_0\,
      I2 => \Waveform[22]_INST_0_i_4_n_7\,
      I3 => \Waveform[18]_INST_0_i_14_n_4\,
      I4 => \Waveform[18]_INST_0_i_13_n_4\,
      I5 => \Waveform[18]_INST_0_i_12_n_4\,
      O => \Waveform[18]_INST_0_i_8_n_0\
    );
\Waveform[18]_INST_0_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(15),
      I1 => \wavegen/Waveform_reg_1\(15),
      I2 => \wavegen/Waveform_reg_2\(15),
      O => \Waveform[18]_INST_0_i_80_n_0\
    );
\Waveform[18]_INST_0_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(19),
      I1 => \wavegen/Waveform_reg_1\(19),
      I2 => \wavegen/Waveform_reg_2\(19),
      I3 => \Waveform[18]_INST_0_i_77_n_0\,
      O => \Waveform[18]_INST_0_i_81_n_0\
    );
\Waveform[18]_INST_0_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(18),
      I1 => \wavegen/Waveform_reg_1\(18),
      I2 => \wavegen/Waveform_reg_2\(18),
      I3 => \Waveform[18]_INST_0_i_78_n_0\,
      O => \Waveform[18]_INST_0_i_82_n_0\
    );
\Waveform[18]_INST_0_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(17),
      I1 => \wavegen/Waveform_reg_1\(17),
      I2 => \wavegen/Waveform_reg_2\(17),
      I3 => \Waveform[18]_INST_0_i_79_n_0\,
      O => \Waveform[18]_INST_0_i_83_n_0\
    );
\Waveform[18]_INST_0_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(16),
      I1 => \wavegen/Waveform_reg_1\(16),
      I2 => \wavegen/Waveform_reg_2\(16),
      I3 => \Waveform[18]_INST_0_i_80_n_0\,
      O => \Waveform[18]_INST_0_i_84_n_0\
    );
\Waveform[18]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_249_n_5\,
      I1 => \Waveform[22]_INST_0_i_250_n_5\,
      I2 => \Waveform[22]_INST_0_i_251_n_5\,
      O => \Waveform[18]_INST_0_i_85_n_0\
    );
\Waveform[18]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_249_n_6\,
      I1 => \Waveform[22]_INST_0_i_250_n_6\,
      I2 => \Waveform[22]_INST_0_i_251_n_6\,
      O => \Waveform[18]_INST_0_i_86_n_0\
    );
\Waveform[18]_INST_0_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_249_n_7\,
      I1 => \Waveform[22]_INST_0_i_250_n_7\,
      I2 => \Waveform[22]_INST_0_i_251_n_7\,
      O => \Waveform[18]_INST_0_i_87_n_0\
    );
\Waveform[18]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_157_n_4\,
      I1 => \Waveform[18]_INST_0_i_158_n_4\,
      I2 => \Waveform[18]_INST_0_i_159_n_4\,
      O => \Waveform[18]_INST_0_i_88_n_0\
    );
\Waveform[18]_INST_0_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_249_n_4\,
      I1 => \Waveform[22]_INST_0_i_250_n_4\,
      I2 => \Waveform[22]_INST_0_i_251_n_4\,
      I3 => \Waveform[18]_INST_0_i_85_n_0\,
      O => \Waveform[18]_INST_0_i_89_n_0\
    );
\Waveform[18]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_6_n_5\,
      I1 => \Waveform[22]_INST_0_i_8_n_5\,
      I2 => \Waveform[22]_INST_0_i_7_n_5\,
      O => \Waveform[18]_INST_0_i_9_n_0\
    );
\Waveform[18]_INST_0_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_249_n_5\,
      I1 => \Waveform[22]_INST_0_i_250_n_5\,
      I2 => \Waveform[22]_INST_0_i_251_n_5\,
      I3 => \Waveform[18]_INST_0_i_86_n_0\,
      O => \Waveform[18]_INST_0_i_90_n_0\
    );
\Waveform[18]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_249_n_6\,
      I1 => \Waveform[22]_INST_0_i_250_n_6\,
      I2 => \Waveform[22]_INST_0_i_251_n_6\,
      I3 => \Waveform[18]_INST_0_i_87_n_0\,
      O => \Waveform[18]_INST_0_i_91_n_0\
    );
\Waveform[18]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_249_n_7\,
      I1 => \Waveform[22]_INST_0_i_250_n_7\,
      I2 => \Waveform[22]_INST_0_i_251_n_7\,
      I3 => \Waveform[18]_INST_0_i_88_n_0\,
      O => \Waveform[18]_INST_0_i_92_n_0\
    );
\Waveform[18]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_252_n_5\,
      I1 => \Waveform[22]_INST_0_i_253_n_5\,
      I2 => \wavegen/Waveform_reg\(18),
      O => \Waveform[18]_INST_0_i_93_n_0\
    );
\Waveform[18]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_252_n_6\,
      I1 => \Waveform[22]_INST_0_i_253_n_6\,
      I2 => \wavegen/Waveform_reg\(17),
      O => \Waveform[18]_INST_0_i_94_n_0\
    );
\Waveform[18]_INST_0_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_252_n_7\,
      I1 => \Waveform[22]_INST_0_i_253_n_7\,
      I2 => \wavegen/Waveform_reg\(16),
      O => \Waveform[18]_INST_0_i_95_n_0\
    );
\Waveform[18]_INST_0_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[18]_INST_0_i_160_n_4\,
      I1 => \Waveform[18]_INST_0_i_161_n_4\,
      I2 => \wavegen/Waveform_reg\(15),
      O => \Waveform[18]_INST_0_i_96_n_0\
    );
\Waveform[18]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_252_n_4\,
      I1 => \Waveform[22]_INST_0_i_253_n_4\,
      I2 => \wavegen/Waveform_reg\(19),
      I3 => \Waveform[18]_INST_0_i_93_n_0\,
      O => \Waveform[18]_INST_0_i_97_n_0\
    );
\Waveform[18]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_252_n_5\,
      I1 => \Waveform[22]_INST_0_i_253_n_5\,
      I2 => \wavegen/Waveform_reg\(18),
      I3 => \Waveform[18]_INST_0_i_94_n_0\,
      O => \Waveform[18]_INST_0_i_98_n_0\
    );
\Waveform[18]_INST_0_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_252_n_6\,
      I1 => \Waveform[22]_INST_0_i_253_n_6\,
      I2 => \wavegen/Waveform_reg\(17),
      I3 => \Waveform[18]_INST_0_i_95_n_0\,
      O => \Waveform[18]_INST_0_i_99_n_0\
    );
\Waveform[22]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_1_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => Waveform(23 downto 22),
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_2_n_0\,
      S(0) => \Waveform[22]_INST_0_i_3_n_0\
    );
\Waveform[22]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_4_n_4\,
      I1 => \Waveform[22]_INST_0_i_5_n_0\,
      I2 => \Waveform[22]_INST_0_i_6_n_5\,
      I3 => \Waveform[22]_INST_0_i_7_n_5\,
      I4 => \Waveform[22]_INST_0_i_8_n_5\,
      O => \Waveform[22]_INST_0_i_1_n_0\
    );
\Waveform[22]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_4_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_16_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_10_n_6\,
      O(0) => \Waveform[22]_INST_0_i_10_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_46_n_0\,
      S(0) => \Waveform[22]_INST_0_i_47_n_0\
    );
\Waveform[22]_INST_0_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(21),
      I1 => \wavegen/Waveform_reg_7\(21),
      I2 => \wavegen/Waveform_reg_8\(21),
      O => \Waveform[22]_INST_0_i_100_n_0\
    );
\Waveform[22]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(20),
      I1 => \wavegen/Waveform_reg_7\(20),
      I2 => \wavegen/Waveform_reg_8\(20),
      O => \Waveform[22]_INST_0_i_101_n_0\
    );
\Waveform[22]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(19),
      I1 => \wavegen/Waveform_reg_7\(19),
      I2 => \wavegen/Waveform_reg_8\(19),
      O => \Waveform[22]_INST_0_i_102_n_0\
    );
\Waveform[22]_INST_0_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_100_n_0\,
      I1 => \wavegen/Waveform_reg_7\(22),
      I2 => \wavegen/Waveform_reg_6\(22),
      I3 => \wavegen/Waveform_reg_8\(22),
      O => \Waveform[22]_INST_0_i_104_n_0\
    );
\Waveform[22]_INST_0_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(21),
      I1 => \wavegen/Waveform_reg_7\(21),
      I2 => \wavegen/Waveform_reg_8\(21),
      I3 => \Waveform[22]_INST_0_i_101_n_0\,
      O => \Waveform[22]_INST_0_i_105_n_0\
    );
\Waveform[22]_INST_0_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(20),
      I1 => \wavegen/Waveform_reg_7\(20),
      I2 => \wavegen/Waveform_reg_8\(20),
      I3 => \Waveform[22]_INST_0_i_102_n_0\,
      O => \Waveform[22]_INST_0_i_106_n_0\
    );
\Waveform[22]_INST_0_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(21),
      I1 => \wavegen/Waveform_reg_11\(21),
      I2 => \wavegen/Waveform_reg_12\(21),
      O => \Waveform[22]_INST_0_i_108_n_0\
    );
\Waveform[22]_INST_0_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(20),
      I1 => \wavegen/Waveform_reg_11\(20),
      I2 => \wavegen/Waveform_reg_12\(20),
      O => \Waveform[22]_INST_0_i_109_n_0\
    );
\Waveform[22]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_13_n_6\,
      I1 => \Waveform[22]_INST_0_i_12_n_6\,
      I2 => \Waveform[22]_INST_0_i_14_n_6\,
      I3 => \Waveform[22]_INST_0_i_10_n_6\,
      O => \Waveform[22]_INST_0_i_11_n_0\
    );
\Waveform[22]_INST_0_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(19),
      I1 => \wavegen/Waveform_reg_11\(19),
      I2 => \wavegen/Waveform_reg_12\(19),
      O => \Waveform[22]_INST_0_i_110_n_0\
    );
\Waveform[22]_INST_0_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_108_n_0\,
      I1 => \wavegen/Waveform_reg_11\(22),
      I2 => \wavegen/Waveform_reg_9\(22),
      I3 => \wavegen/Waveform_reg_12\(22),
      O => \Waveform[22]_INST_0_i_112_n_0\
    );
\Waveform[22]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(21),
      I1 => \wavegen/Waveform_reg_11\(21),
      I2 => \wavegen/Waveform_reg_12\(21),
      I3 => \Waveform[22]_INST_0_i_109_n_0\,
      O => \Waveform[22]_INST_0_i_113_n_0\
    );
\Waveform[22]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(20),
      I1 => \wavegen/Waveform_reg_11\(20),
      I2 => \wavegen/Waveform_reg_12\(20),
      I3 => \Waveform[22]_INST_0_i_110_n_0\,
      O => \Waveform[22]_INST_0_i_114_n_0\
    );
\Waveform[22]_INST_0_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_59\(23),
      I1 => \wavegen/Waveform_reg_43\(23),
      I2 => \wavegen/Waveform_reg_54\(23),
      O => \Waveform[22]_INST_0_i_116_n_0\
    );
\Waveform[22]_INST_0_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_62\(23),
      I1 => \wavegen/Waveform_reg_60\(23),
      I2 => \wavegen/Waveform_reg_61\(23),
      O => \Waveform[22]_INST_0_i_118_n_0\
    );
\Waveform[22]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_8_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_48_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_12_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_12_n_6\,
      O(0) => \Waveform[22]_INST_0_i_12_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_49_n_0\,
      S(0) => \Waveform[22]_INST_0_i_50_n_0\
    );
\Waveform[22]_INST_0_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_2\(23),
      I1 => \wavegen/Waveform_reg_0\(23),
      I2 => \wavegen/Waveform_reg_1\(23),
      O => \Waveform[22]_INST_0_i_120_n_0\
    );
\Waveform[22]_INST_0_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(21),
      I1 => \wavegen/Waveform_reg_54\(21),
      I2 => \wavegen/Waveform_reg_59\(21),
      O => \Waveform[22]_INST_0_i_122_n_0\
    );
\Waveform[22]_INST_0_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(20),
      I1 => \wavegen/Waveform_reg_54\(20),
      I2 => \wavegen/Waveform_reg_59\(20),
      O => \Waveform[22]_INST_0_i_123_n_0\
    );
\Waveform[22]_INST_0_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(19),
      I1 => \wavegen/Waveform_reg_54\(19),
      I2 => \wavegen/Waveform_reg_59\(19),
      O => \Waveform[22]_INST_0_i_124_n_0\
    );
\Waveform[22]_INST_0_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_122_n_0\,
      I1 => \wavegen/Waveform_reg_54\(22),
      I2 => \wavegen/Waveform_reg_43\(22),
      I3 => \wavegen/Waveform_reg_59\(22),
      O => \Waveform[22]_INST_0_i_126_n_0\
    );
\Waveform[22]_INST_0_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(21),
      I1 => \wavegen/Waveform_reg_54\(21),
      I2 => \wavegen/Waveform_reg_59\(21),
      I3 => \Waveform[22]_INST_0_i_123_n_0\,
      O => \Waveform[22]_INST_0_i_127_n_0\
    );
\Waveform[22]_INST_0_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(20),
      I1 => \wavegen/Waveform_reg_54\(20),
      I2 => \wavegen/Waveform_reg_59\(20),
      I3 => \Waveform[22]_INST_0_i_124_n_0\,
      O => \Waveform[22]_INST_0_i_128_n_0\
    );
\Waveform[22]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_7_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_13_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_51_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_13_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_13_n_6\,
      O(0) => \Waveform[22]_INST_0_i_13_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_52_n_0\,
      S(0) => \Waveform[22]_INST_0_i_53_n_0\
    );
\Waveform[22]_INST_0_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(21),
      I1 => \wavegen/Waveform_reg_61\(21),
      I2 => \wavegen/Waveform_reg_62\(21),
      O => \Waveform[22]_INST_0_i_130_n_0\
    );
\Waveform[22]_INST_0_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(20),
      I1 => \wavegen/Waveform_reg_61\(20),
      I2 => \wavegen/Waveform_reg_62\(20),
      O => \Waveform[22]_INST_0_i_131_n_0\
    );
\Waveform[22]_INST_0_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(19),
      I1 => \wavegen/Waveform_reg_61\(19),
      I2 => \wavegen/Waveform_reg_62\(19),
      O => \Waveform[22]_INST_0_i_132_n_0\
    );
\Waveform[22]_INST_0_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_130_n_0\,
      I1 => \wavegen/Waveform_reg_61\(22),
      I2 => \wavegen/Waveform_reg_60\(22),
      I3 => \wavegen/Waveform_reg_62\(22),
      O => \Waveform[22]_INST_0_i_134_n_0\
    );
\Waveform[22]_INST_0_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(21),
      I1 => \wavegen/Waveform_reg_61\(21),
      I2 => \wavegen/Waveform_reg_62\(21),
      I3 => \Waveform[22]_INST_0_i_131_n_0\,
      O => \Waveform[22]_INST_0_i_135_n_0\
    );
\Waveform[22]_INST_0_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(20),
      I1 => \wavegen/Waveform_reg_61\(20),
      I2 => \wavegen/Waveform_reg_62\(20),
      I3 => \Waveform[22]_INST_0_i_132_n_0\,
      O => \Waveform[22]_INST_0_i_136_n_0\
    );
\Waveform[22]_INST_0_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(21),
      I1 => \wavegen/Waveform_reg_1\(21),
      I2 => \wavegen/Waveform_reg_2\(21),
      O => \Waveform[22]_INST_0_i_138_n_0\
    );
\Waveform[22]_INST_0_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(20),
      I1 => \wavegen/Waveform_reg_1\(20),
      I2 => \wavegen/Waveform_reg_2\(20),
      O => \Waveform[22]_INST_0_i_139_n_0\
    );
\Waveform[22]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_6_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_14_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_23_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_14_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_14_n_6\,
      O(0) => \Waveform[22]_INST_0_i_14_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_54_n_0\,
      S(0) => \Waveform[22]_INST_0_i_55_n_0\
    );
\Waveform[22]_INST_0_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(19),
      I1 => \wavegen/Waveform_reg_1\(19),
      I2 => \wavegen/Waveform_reg_2\(19),
      O => \Waveform[22]_INST_0_i_140_n_0\
    );
\Waveform[22]_INST_0_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_138_n_0\,
      I1 => \wavegen/Waveform_reg_1\(22),
      I2 => \wavegen/Waveform_reg_0\(22),
      I3 => \wavegen/Waveform_reg_2\(22),
      O => \Waveform[22]_INST_0_i_142_n_0\
    );
\Waveform[22]_INST_0_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(21),
      I1 => \wavegen/Waveform_reg_1\(21),
      I2 => \wavegen/Waveform_reg_2\(21),
      I3 => \Waveform[22]_INST_0_i_139_n_0\,
      O => \Waveform[22]_INST_0_i_143_n_0\
    );
\Waveform[22]_INST_0_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(20),
      I1 => \wavegen/Waveform_reg_1\(20),
      I2 => \wavegen/Waveform_reg_2\(20),
      I3 => \Waveform[22]_INST_0_i_140_n_0\,
      O => \Waveform[22]_INST_0_i_144_n_0\
    );
\Waveform[22]_INST_0_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_239_n_2\,
      I1 => \Waveform[22]_INST_0_i_240_n_2\,
      I2 => \Waveform[22]_INST_0_i_241_n_2\,
      O => \Waveform[22]_INST_0_i_145_n_0\
    );
\Waveform[22]_INST_0_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_239_n_7\,
      I1 => \Waveform[22]_INST_0_i_240_n_7\,
      I2 => \Waveform[22]_INST_0_i_241_n_7\,
      O => \Waveform[22]_INST_0_i_146_n_0\
    );
\Waveform[22]_INST_0_i_147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_242_n_4\,
      I1 => \Waveform[22]_INST_0_i_243_n_4\,
      I2 => \Waveform[22]_INST_0_i_244_n_4\,
      O => \Waveform[22]_INST_0_i_147_n_0\
    );
\Waveform[22]_INST_0_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_239_n_2\,
      I1 => \Waveform[22]_INST_0_i_240_n_2\,
      I2 => \Waveform[22]_INST_0_i_241_n_2\,
      I3 => \Waveform[22]_INST_0_i_145_n_0\,
      O => \Waveform[22]_INST_0_i_148_n_0\
    );
\Waveform[22]_INST_0_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_145_n_0\,
      I1 => \Waveform[22]_INST_0_i_240_n_2\,
      I2 => \Waveform[22]_INST_0_i_239_n_2\,
      I3 => \Waveform[22]_INST_0_i_241_n_2\,
      O => \Waveform[22]_INST_0_i_149_n_0\
    );
\Waveform[22]_INST_0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_14_n_7\,
      I1 => \Waveform[22]_INST_0_i_12_n_7\,
      I2 => \Waveform[22]_INST_0_i_13_n_7\,
      O => \Waveform[22]_INST_0_i_15_n_0\
    );
\Waveform[22]_INST_0_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_146_n_0\,
      I1 => \Waveform[22]_INST_0_i_240_n_2\,
      I2 => \Waveform[22]_INST_0_i_239_n_2\,
      I3 => \Waveform[22]_INST_0_i_241_n_2\,
      O => \Waveform[22]_INST_0_i_150_n_0\
    );
\Waveform[22]_INST_0_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_239_n_7\,
      I1 => \Waveform[22]_INST_0_i_240_n_7\,
      I2 => \Waveform[22]_INST_0_i_241_n_7\,
      I3 => \Waveform[22]_INST_0_i_147_n_0\,
      O => \Waveform[22]_INST_0_i_151_n_0\
    );
\Waveform[22]_INST_0_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_245_n_2\,
      I1 => \Waveform[22]_INST_0_i_246_n_2\,
      O => \Waveform[22]_INST_0_i_152_n_0\
    );
\Waveform[22]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_245_n_7\,
      I1 => \Waveform[22]_INST_0_i_246_n_7\,
      I2 => \Waveform[22]_INST_0_i_245_n_2\,
      I3 => \Waveform[22]_INST_0_i_246_n_2\,
      O => \Waveform[22]_INST_0_i_153_n_0\
    );
\Waveform[22]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_247_n_4\,
      I1 => \Waveform[22]_INST_0_i_248_n_4\,
      I2 => \Waveform[22]_INST_0_i_245_n_7\,
      I3 => \Waveform[22]_INST_0_i_246_n_7\,
      O => \Waveform[22]_INST_0_i_154_n_0\
    );
\Waveform[22]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFE"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_246_n_7\,
      I1 => \Waveform[22]_INST_0_i_245_n_7\,
      I2 => \Waveform[22]_INST_0_i_246_n_2\,
      I3 => \Waveform[22]_INST_0_i_245_n_2\,
      O => \Waveform[22]_INST_0_i_156_n_0\
    );
\Waveform[22]_INST_0_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_248_n_4\,
      I1 => \Waveform[22]_INST_0_i_247_n_4\,
      I2 => \Waveform[22]_INST_0_i_246_n_2\,
      I3 => \Waveform[22]_INST_0_i_245_n_2\,
      I4 => \Waveform[22]_INST_0_i_246_n_7\,
      I5 => \Waveform[22]_INST_0_i_245_n_7\,
      O => \Waveform[22]_INST_0_i_157_n_0\
    );
\Waveform[22]_INST_0_i_158\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"693C3C96"
    )
        port map (
      I0 => \wavegen/Waveform_reg\(23),
      I1 => \Waveform[22]_INST_0_i_246_n_7\,
      I2 => \Waveform[22]_INST_0_i_245_n_7\,
      I3 => \Waveform[22]_INST_0_i_248_n_4\,
      I4 => \Waveform[22]_INST_0_i_247_n_4\,
      O => \Waveform[22]_INST_0_i_158_n_0\
    );
\Waveform[22]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_56_n_2\,
      I1 => \Waveform[22]_INST_0_i_57_n_2\,
      I2 => \Waveform[22]_INST_0_i_58_n_2\,
      O => \Waveform[22]_INST_0_i_16_n_0\
    );
\Waveform[22]_INST_0_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_32\(23),
      I1 => \wavegen/Waveform_reg_10\(23),
      I2 => \wavegen/Waveform_reg_21\(23),
      O => \Waveform[22]_INST_0_i_160_n_0\
    );
\Waveform[22]_INST_0_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_242_n_5\,
      I1 => \Waveform[22]_INST_0_i_243_n_5\,
      I2 => \Waveform[22]_INST_0_i_244_n_5\,
      O => \Waveform[22]_INST_0_i_161_n_0\
    );
\Waveform[22]_INST_0_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_242_n_6\,
      I1 => \Waveform[22]_INST_0_i_243_n_6\,
      I2 => \Waveform[22]_INST_0_i_244_n_6\,
      O => \Waveform[22]_INST_0_i_162_n_0\
    );
\Waveform[22]_INST_0_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_242_n_7\,
      I1 => \Waveform[22]_INST_0_i_243_n_7\,
      I2 => \Waveform[22]_INST_0_i_244_n_7\,
      O => \Waveform[22]_INST_0_i_163_n_0\
    );
\Waveform[22]_INST_0_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_249_n_4\,
      I1 => \Waveform[22]_INST_0_i_250_n_4\,
      I2 => \Waveform[22]_INST_0_i_251_n_4\,
      O => \Waveform[22]_INST_0_i_164_n_0\
    );
\Waveform[22]_INST_0_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_242_n_4\,
      I1 => \Waveform[22]_INST_0_i_243_n_4\,
      I2 => \Waveform[22]_INST_0_i_244_n_4\,
      I3 => \Waveform[22]_INST_0_i_161_n_0\,
      O => \Waveform[22]_INST_0_i_165_n_0\
    );
\Waveform[22]_INST_0_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_242_n_5\,
      I1 => \Waveform[22]_INST_0_i_243_n_5\,
      I2 => \Waveform[22]_INST_0_i_244_n_5\,
      I3 => \Waveform[22]_INST_0_i_162_n_0\,
      O => \Waveform[22]_INST_0_i_166_n_0\
    );
\Waveform[22]_INST_0_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_242_n_6\,
      I1 => \Waveform[22]_INST_0_i_243_n_6\,
      I2 => \Waveform[22]_INST_0_i_244_n_6\,
      I3 => \Waveform[22]_INST_0_i_163_n_0\,
      O => \Waveform[22]_INST_0_i_167_n_0\
    );
\Waveform[22]_INST_0_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_242_n_7\,
      I1 => \Waveform[22]_INST_0_i_243_n_7\,
      I2 => \Waveform[22]_INST_0_i_244_n_7\,
      I3 => \Waveform[22]_INST_0_i_164_n_0\,
      O => \Waveform[22]_INST_0_i_168_n_0\
    );
\Waveform[22]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_56_n_7\,
      I1 => \Waveform[22]_INST_0_i_57_n_7\,
      I2 => \Waveform[22]_INST_0_i_58_n_7\,
      O => \Waveform[22]_INST_0_i_17_n_0\
    );
\Waveform[22]_INST_0_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_247_n_6\,
      I1 => \Waveform[22]_INST_0_i_248_n_6\,
      I2 => \wavegen/Waveform_reg\(21),
      O => \Waveform[22]_INST_0_i_170_n_0\
    );
\Waveform[22]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_247_n_7\,
      I1 => \Waveform[22]_INST_0_i_248_n_7\,
      I2 => \wavegen/Waveform_reg\(20),
      O => \Waveform[22]_INST_0_i_171_n_0\
    );
\Waveform[22]_INST_0_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_252_n_4\,
      I1 => \Waveform[22]_INST_0_i_253_n_4\,
      I2 => \wavegen/Waveform_reg\(19),
      O => \Waveform[22]_INST_0_i_172_n_0\
    );
\Waveform[22]_INST_0_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_170_n_0\,
      I1 => \Waveform[22]_INST_0_i_248_n_5\,
      I2 => \Waveform[22]_INST_0_i_247_n_5\,
      I3 => \wavegen/Waveform_reg\(22),
      O => \Waveform[22]_INST_0_i_174_n_0\
    );
\Waveform[22]_INST_0_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_247_n_6\,
      I1 => \Waveform[22]_INST_0_i_248_n_6\,
      I2 => \wavegen/Waveform_reg\(21),
      I3 => \Waveform[22]_INST_0_i_171_n_0\,
      O => \Waveform[22]_INST_0_i_175_n_0\
    );
\Waveform[22]_INST_0_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_247_n_7\,
      I1 => \Waveform[22]_INST_0_i_248_n_7\,
      I2 => \wavegen/Waveform_reg\(20),
      I3 => \Waveform[22]_INST_0_i_172_n_0\,
      O => \Waveform[22]_INST_0_i_176_n_0\
    );
\Waveform[22]_INST_0_i_178\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(21),
      I1 => \wavegen/Waveform_reg_21\(21),
      I2 => \wavegen/Waveform_reg_32\(21),
      O => \Waveform[22]_INST_0_i_178_n_0\
    );
\Waveform[22]_INST_0_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(20),
      I1 => \wavegen/Waveform_reg_21\(20),
      I2 => \wavegen/Waveform_reg_32\(20),
      O => \Waveform[22]_INST_0_i_179_n_0\
    );
\Waveform[22]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_59_n_4\,
      I1 => \Waveform[22]_INST_0_i_60_n_4\,
      I2 => \Waveform[22]_INST_0_i_61_n_4\,
      O => \Waveform[22]_INST_0_i_18_n_0\
    );
\Waveform[22]_INST_0_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(19),
      I1 => \wavegen/Waveform_reg_21\(19),
      I2 => \wavegen/Waveform_reg_32\(19),
      O => \Waveform[22]_INST_0_i_180_n_0\
    );
\Waveform[22]_INST_0_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_178_n_0\,
      I1 => \wavegen/Waveform_reg_21\(22),
      I2 => \wavegen/Waveform_reg_10\(22),
      I3 => \wavegen/Waveform_reg_32\(22),
      O => \Waveform[22]_INST_0_i_182_n_0\
    );
\Waveform[22]_INST_0_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(21),
      I1 => \wavegen/Waveform_reg_21\(21),
      I2 => \wavegen/Waveform_reg_32\(21),
      I3 => \Waveform[22]_INST_0_i_179_n_0\,
      O => \Waveform[22]_INST_0_i_183_n_0\
    );
\Waveform[22]_INST_0_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(20),
      I1 => \wavegen/Waveform_reg_21\(20),
      I2 => \wavegen/Waveform_reg_32\(20),
      I3 => \Waveform[22]_INST_0_i_180_n_0\,
      O => \Waveform[22]_INST_0_i_184_n_0\
    );
\Waveform[22]_INST_0_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_254_n_2\,
      I1 => \Waveform[22]_INST_0_i_255_n_2\,
      I2 => \Waveform[22]_INST_0_i_256_n_2\,
      O => \Waveform[22]_INST_0_i_185_n_0\
    );
\Waveform[22]_INST_0_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_254_n_7\,
      I1 => \Waveform[22]_INST_0_i_255_n_7\,
      I2 => \Waveform[22]_INST_0_i_256_n_7\,
      O => \Waveform[22]_INST_0_i_186_n_0\
    );
\Waveform[22]_INST_0_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_257_n_4\,
      I1 => \Waveform[22]_INST_0_i_258_n_4\,
      I2 => \Waveform[22]_INST_0_i_259_n_4\,
      O => \Waveform[22]_INST_0_i_187_n_0\
    );
\Waveform[22]_INST_0_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_254_n_2\,
      I1 => \Waveform[22]_INST_0_i_255_n_2\,
      I2 => \Waveform[22]_INST_0_i_256_n_2\,
      I3 => \Waveform[22]_INST_0_i_185_n_0\,
      O => \Waveform[22]_INST_0_i_188_n_0\
    );
\Waveform[22]_INST_0_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_185_n_0\,
      I1 => \Waveform[22]_INST_0_i_255_n_2\,
      I2 => \Waveform[22]_INST_0_i_254_n_2\,
      I3 => \Waveform[22]_INST_0_i_256_n_2\,
      O => \Waveform[22]_INST_0_i_189_n_0\
    );
\Waveform[22]_INST_0_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_56_n_2\,
      I1 => \Waveform[22]_INST_0_i_57_n_2\,
      I2 => \Waveform[22]_INST_0_i_58_n_2\,
      I3 => \Waveform[22]_INST_0_i_16_n_0\,
      O => \Waveform[22]_INST_0_i_19_n_0\
    );
\Waveform[22]_INST_0_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_186_n_0\,
      I1 => \Waveform[22]_INST_0_i_255_n_2\,
      I2 => \Waveform[22]_INST_0_i_254_n_2\,
      I3 => \Waveform[22]_INST_0_i_256_n_2\,
      O => \Waveform[22]_INST_0_i_190_n_0\
    );
\Waveform[22]_INST_0_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_254_n_7\,
      I1 => \Waveform[22]_INST_0_i_255_n_7\,
      I2 => \Waveform[22]_INST_0_i_256_n_7\,
      I3 => \Waveform[22]_INST_0_i_187_n_0\,
      O => \Waveform[22]_INST_0_i_191_n_0\
    );
\Waveform[22]_INST_0_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_260_n_2\,
      I1 => \Waveform[22]_INST_0_i_261_n_2\,
      I2 => \Waveform[22]_INST_0_i_262_n_2\,
      O => \Waveform[22]_INST_0_i_192_n_0\
    );
\Waveform[22]_INST_0_i_193\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_260_n_7\,
      I1 => \Waveform[22]_INST_0_i_261_n_7\,
      I2 => \Waveform[22]_INST_0_i_262_n_7\,
      O => \Waveform[22]_INST_0_i_193_n_0\
    );
\Waveform[22]_INST_0_i_194\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_263_n_4\,
      I1 => \Waveform[22]_INST_0_i_264_n_4\,
      I2 => \Waveform[22]_INST_0_i_265_n_4\,
      O => \Waveform[22]_INST_0_i_194_n_0\
    );
\Waveform[22]_INST_0_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_260_n_2\,
      I1 => \Waveform[22]_INST_0_i_261_n_2\,
      I2 => \Waveform[22]_INST_0_i_262_n_2\,
      I3 => \Waveform[22]_INST_0_i_192_n_0\,
      O => \Waveform[22]_INST_0_i_195_n_0\
    );
\Waveform[22]_INST_0_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_192_n_0\,
      I1 => \Waveform[22]_INST_0_i_261_n_2\,
      I2 => \Waveform[22]_INST_0_i_260_n_2\,
      I3 => \Waveform[22]_INST_0_i_262_n_2\,
      O => \Waveform[22]_INST_0_i_196_n_0\
    );
\Waveform[22]_INST_0_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_193_n_0\,
      I1 => \Waveform[22]_INST_0_i_261_n_2\,
      I2 => \Waveform[22]_INST_0_i_260_n_2\,
      I3 => \Waveform[22]_INST_0_i_262_n_2\,
      O => \Waveform[22]_INST_0_i_197_n_0\
    );
\Waveform[22]_INST_0_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_260_n_7\,
      I1 => \Waveform[22]_INST_0_i_261_n_7\,
      I2 => \Waveform[22]_INST_0_i_262_n_7\,
      I3 => \Waveform[22]_INST_0_i_194_n_0\,
      O => \Waveform[22]_INST_0_i_198_n_0\
    );
\Waveform[22]_INST_0_i_199\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_266_n_2\,
      I1 => \Waveform[22]_INST_0_i_267_n_2\,
      I2 => \Waveform[22]_INST_0_i_268_n_2\,
      O => \Waveform[22]_INST_0_i_199_n_0\
    );
\Waveform[22]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_9_n_0\,
      I1 => \Waveform[22]_INST_0_i_10_n_7\,
      I2 => \Waveform[22]_INST_0_i_11_n_0\,
      I3 => \Waveform[22]_INST_0_i_12_n_7\,
      I4 => \Waveform[22]_INST_0_i_13_n_7\,
      I5 => \Waveform[22]_INST_0_i_14_n_7\,
      O => \Waveform[22]_INST_0_i_2_n_0\
    );
\Waveform[22]_INST_0_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_16_n_0\,
      I1 => \Waveform[22]_INST_0_i_57_n_2\,
      I2 => \Waveform[22]_INST_0_i_56_n_2\,
      I3 => \Waveform[22]_INST_0_i_58_n_2\,
      O => \Waveform[22]_INST_0_i_20_n_0\
    );
\Waveform[22]_INST_0_i_200\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_266_n_7\,
      I1 => \Waveform[22]_INST_0_i_267_n_7\,
      I2 => \Waveform[22]_INST_0_i_268_n_7\,
      O => \Waveform[22]_INST_0_i_200_n_0\
    );
\Waveform[22]_INST_0_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_269_n_4\,
      I1 => \Waveform[22]_INST_0_i_270_n_4\,
      I2 => \Waveform[22]_INST_0_i_271_n_4\,
      O => \Waveform[22]_INST_0_i_201_n_0\
    );
\Waveform[22]_INST_0_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_266_n_2\,
      I1 => \Waveform[22]_INST_0_i_267_n_2\,
      I2 => \Waveform[22]_INST_0_i_268_n_2\,
      I3 => \Waveform[22]_INST_0_i_199_n_0\,
      O => \Waveform[22]_INST_0_i_202_n_0\
    );
\Waveform[22]_INST_0_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_199_n_0\,
      I1 => \Waveform[22]_INST_0_i_267_n_2\,
      I2 => \Waveform[22]_INST_0_i_266_n_2\,
      I3 => \Waveform[22]_INST_0_i_268_n_2\,
      O => \Waveform[22]_INST_0_i_203_n_0\
    );
\Waveform[22]_INST_0_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_200_n_0\,
      I1 => \Waveform[22]_INST_0_i_267_n_2\,
      I2 => \Waveform[22]_INST_0_i_266_n_2\,
      I3 => \Waveform[22]_INST_0_i_268_n_2\,
      O => \Waveform[22]_INST_0_i_204_n_0\
    );
\Waveform[22]_INST_0_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_266_n_7\,
      I1 => \Waveform[22]_INST_0_i_267_n_7\,
      I2 => \Waveform[22]_INST_0_i_268_n_7\,
      I3 => \Waveform[22]_INST_0_i_201_n_0\,
      O => \Waveform[22]_INST_0_i_205_n_0\
    );
\Waveform[22]_INST_0_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_257_n_5\,
      I1 => \Waveform[22]_INST_0_i_258_n_5\,
      I2 => \Waveform[22]_INST_0_i_259_n_5\,
      O => \Waveform[22]_INST_0_i_206_n_0\
    );
\Waveform[22]_INST_0_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_257_n_6\,
      I1 => \Waveform[22]_INST_0_i_258_n_6\,
      I2 => \Waveform[22]_INST_0_i_259_n_6\,
      O => \Waveform[22]_INST_0_i_207_n_0\
    );
\Waveform[22]_INST_0_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_257_n_7\,
      I1 => \Waveform[22]_INST_0_i_258_n_7\,
      I2 => \Waveform[22]_INST_0_i_259_n_7\,
      O => \Waveform[22]_INST_0_i_208_n_0\
    );
\Waveform[22]_INST_0_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_272_n_4\,
      I1 => \Waveform[22]_INST_0_i_273_n_4\,
      I2 => \Waveform[22]_INST_0_i_274_n_4\,
      O => \Waveform[22]_INST_0_i_209_n_0\
    );
\Waveform[22]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_17_n_0\,
      I1 => \Waveform[22]_INST_0_i_57_n_2\,
      I2 => \Waveform[22]_INST_0_i_56_n_2\,
      I3 => \Waveform[22]_INST_0_i_58_n_2\,
      O => \Waveform[22]_INST_0_i_21_n_0\
    );
\Waveform[22]_INST_0_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_257_n_4\,
      I1 => \Waveform[22]_INST_0_i_258_n_4\,
      I2 => \Waveform[22]_INST_0_i_259_n_4\,
      I3 => \Waveform[22]_INST_0_i_206_n_0\,
      O => \Waveform[22]_INST_0_i_210_n_0\
    );
\Waveform[22]_INST_0_i_211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_257_n_5\,
      I1 => \Waveform[22]_INST_0_i_258_n_5\,
      I2 => \Waveform[22]_INST_0_i_259_n_5\,
      I3 => \Waveform[22]_INST_0_i_207_n_0\,
      O => \Waveform[22]_INST_0_i_211_n_0\
    );
\Waveform[22]_INST_0_i_212\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_257_n_6\,
      I1 => \Waveform[22]_INST_0_i_258_n_6\,
      I2 => \Waveform[22]_INST_0_i_259_n_6\,
      I3 => \Waveform[22]_INST_0_i_208_n_0\,
      O => \Waveform[22]_INST_0_i_212_n_0\
    );
\Waveform[22]_INST_0_i_213\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_257_n_7\,
      I1 => \Waveform[22]_INST_0_i_258_n_7\,
      I2 => \Waveform[22]_INST_0_i_259_n_7\,
      I3 => \Waveform[22]_INST_0_i_209_n_0\,
      O => \Waveform[22]_INST_0_i_213_n_0\
    );
\Waveform[22]_INST_0_i_214\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_263_n_5\,
      I1 => \Waveform[22]_INST_0_i_264_n_5\,
      I2 => \Waveform[22]_INST_0_i_265_n_5\,
      O => \Waveform[22]_INST_0_i_214_n_0\
    );
\Waveform[22]_INST_0_i_215\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_263_n_6\,
      I1 => \Waveform[22]_INST_0_i_264_n_6\,
      I2 => \Waveform[22]_INST_0_i_265_n_6\,
      O => \Waveform[22]_INST_0_i_215_n_0\
    );
\Waveform[22]_INST_0_i_216\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_263_n_7\,
      I1 => \Waveform[22]_INST_0_i_264_n_7\,
      I2 => \Waveform[22]_INST_0_i_265_n_7\,
      O => \Waveform[22]_INST_0_i_216_n_0\
    );
\Waveform[22]_INST_0_i_217\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_275_n_4\,
      I1 => \Waveform[22]_INST_0_i_276_n_4\,
      I2 => \Waveform[22]_INST_0_i_277_n_4\,
      O => \Waveform[22]_INST_0_i_217_n_0\
    );
\Waveform[22]_INST_0_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_263_n_4\,
      I1 => \Waveform[22]_INST_0_i_264_n_4\,
      I2 => \Waveform[22]_INST_0_i_265_n_4\,
      I3 => \Waveform[22]_INST_0_i_214_n_0\,
      O => \Waveform[22]_INST_0_i_218_n_0\
    );
\Waveform[22]_INST_0_i_219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_263_n_5\,
      I1 => \Waveform[22]_INST_0_i_264_n_5\,
      I2 => \Waveform[22]_INST_0_i_265_n_5\,
      I3 => \Waveform[22]_INST_0_i_215_n_0\,
      O => \Waveform[22]_INST_0_i_219_n_0\
    );
\Waveform[22]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_56_n_7\,
      I1 => \Waveform[22]_INST_0_i_57_n_7\,
      I2 => \Waveform[22]_INST_0_i_58_n_7\,
      I3 => \Waveform[22]_INST_0_i_18_n_0\,
      O => \Waveform[22]_INST_0_i_22_n_0\
    );
\Waveform[22]_INST_0_i_220\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_263_n_6\,
      I1 => \Waveform[22]_INST_0_i_264_n_6\,
      I2 => \Waveform[22]_INST_0_i_265_n_6\,
      I3 => \Waveform[22]_INST_0_i_216_n_0\,
      O => \Waveform[22]_INST_0_i_220_n_0\
    );
\Waveform[22]_INST_0_i_221\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_263_n_7\,
      I1 => \Waveform[22]_INST_0_i_264_n_7\,
      I2 => \Waveform[22]_INST_0_i_265_n_7\,
      I3 => \Waveform[22]_INST_0_i_217_n_0\,
      O => \Waveform[22]_INST_0_i_221_n_0\
    );
\Waveform[22]_INST_0_i_222\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_269_n_5\,
      I1 => \Waveform[22]_INST_0_i_270_n_5\,
      I2 => \Waveform[22]_INST_0_i_271_n_5\,
      O => \Waveform[22]_INST_0_i_222_n_0\
    );
\Waveform[22]_INST_0_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_269_n_6\,
      I1 => \Waveform[22]_INST_0_i_270_n_6\,
      I2 => \Waveform[22]_INST_0_i_271_n_6\,
      O => \Waveform[22]_INST_0_i_223_n_0\
    );
\Waveform[22]_INST_0_i_224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_269_n_7\,
      I1 => \Waveform[22]_INST_0_i_270_n_7\,
      I2 => \Waveform[22]_INST_0_i_271_n_7\,
      O => \Waveform[22]_INST_0_i_224_n_0\
    );
\Waveform[22]_INST_0_i_225\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_278_n_4\,
      I1 => \Waveform[22]_INST_0_i_279_n_4\,
      I2 => \Waveform[22]_INST_0_i_280_n_4\,
      O => \Waveform[22]_INST_0_i_225_n_0\
    );
\Waveform[22]_INST_0_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_269_n_4\,
      I1 => \Waveform[22]_INST_0_i_270_n_4\,
      I2 => \Waveform[22]_INST_0_i_271_n_4\,
      I3 => \Waveform[22]_INST_0_i_222_n_0\,
      O => \Waveform[22]_INST_0_i_226_n_0\
    );
\Waveform[22]_INST_0_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_269_n_5\,
      I1 => \Waveform[22]_INST_0_i_270_n_5\,
      I2 => \Waveform[22]_INST_0_i_271_n_5\,
      I3 => \Waveform[22]_INST_0_i_223_n_0\,
      O => \Waveform[22]_INST_0_i_227_n_0\
    );
\Waveform[22]_INST_0_i_228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_269_n_6\,
      I1 => \Waveform[22]_INST_0_i_270_n_6\,
      I2 => \Waveform[22]_INST_0_i_271_n_6\,
      I3 => \Waveform[22]_INST_0_i_224_n_0\,
      O => \Waveform[22]_INST_0_i_228_n_0\
    );
\Waveform[22]_INST_0_i_229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_269_n_7\,
      I1 => \Waveform[22]_INST_0_i_270_n_7\,
      I2 => \Waveform[22]_INST_0_i_271_n_7\,
      I3 => \Waveform[22]_INST_0_i_225_n_0\,
      O => \Waveform[22]_INST_0_i_229_n_0\
    );
\Waveform[22]_INST_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_62_n_2\,
      I1 => \Waveform[22]_INST_0_i_63_n_2\,
      I2 => \Waveform[22]_INST_0_i_64_n_2\,
      O => \Waveform[22]_INST_0_i_23_n_0\
    );
\Waveform[22]_INST_0_i_230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_199_n_0\,
      I1 => \Waveform[22]_INST_0_i_267_n_2\,
      I2 => \Waveform[22]_INST_0_i_266_n_2\,
      I3 => \Waveform[22]_INST_0_i_268_n_2\,
      O => \Waveform[22]_INST_0_i_230_n_0\
    );
\Waveform[22]_INST_0_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_199_n_0\,
      I1 => \Waveform[22]_INST_0_i_267_n_2\,
      I2 => \Waveform[22]_INST_0_i_266_n_2\,
      I3 => \Waveform[22]_INST_0_i_268_n_2\,
      O => \Waveform[22]_INST_0_i_231_n_0\
    );
\Waveform[22]_INST_0_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_192_n_0\,
      I1 => \Waveform[22]_INST_0_i_261_n_2\,
      I2 => \Waveform[22]_INST_0_i_260_n_2\,
      I3 => \Waveform[22]_INST_0_i_262_n_2\,
      O => \Waveform[22]_INST_0_i_232_n_0\
    );
\Waveform[22]_INST_0_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_192_n_0\,
      I1 => \Waveform[22]_INST_0_i_261_n_2\,
      I2 => \Waveform[22]_INST_0_i_260_n_2\,
      I3 => \Waveform[22]_INST_0_i_262_n_2\,
      O => \Waveform[22]_INST_0_i_233_n_0\
    );
\Waveform[22]_INST_0_i_234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_185_n_0\,
      I1 => \Waveform[22]_INST_0_i_255_n_2\,
      I2 => \Waveform[22]_INST_0_i_254_n_2\,
      I3 => \Waveform[22]_INST_0_i_256_n_2\,
      O => \Waveform[22]_INST_0_i_234_n_0\
    );
\Waveform[22]_INST_0_i_235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_185_n_0\,
      I1 => \Waveform[22]_INST_0_i_255_n_2\,
      I2 => \Waveform[22]_INST_0_i_254_n_2\,
      I3 => \Waveform[22]_INST_0_i_256_n_2\,
      O => \Waveform[22]_INST_0_i_235_n_0\
    );
\Waveform[22]_INST_0_i_236\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_245_n_2\,
      I1 => \Waveform[22]_INST_0_i_246_n_2\,
      O => \Waveform[22]_INST_0_i_236_n_0\
    );
\Waveform[22]_INST_0_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_145_n_0\,
      I1 => \Waveform[22]_INST_0_i_240_n_2\,
      I2 => \Waveform[22]_INST_0_i_239_n_2\,
      I3 => \Waveform[22]_INST_0_i_241_n_2\,
      O => \Waveform[22]_INST_0_i_237_n_0\
    );
\Waveform[22]_INST_0_i_238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_145_n_0\,
      I1 => \Waveform[22]_INST_0_i_240_n_2\,
      I2 => \Waveform[22]_INST_0_i_239_n_2\,
      I3 => \Waveform[22]_INST_0_i_241_n_2\,
      O => \Waveform[22]_INST_0_i_238_n_0\
    );
\Waveform[22]_INST_0_i_239\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_242_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_239_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_239_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_239_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[49].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_239_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_239_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_282_n_0\
    );
\Waveform[22]_INST_0_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_62_n_7\,
      I1 => \Waveform[22]_INST_0_i_63_n_7\,
      I2 => \Waveform[22]_INST_0_i_64_n_7\,
      O => \Waveform[22]_INST_0_i_24_n_0\
    );
\Waveform[22]_INST_0_i_240\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_243_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_240_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_240_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_240_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[52].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_240_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_240_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_284_n_0\
    );
\Waveform[22]_INST_0_i_241\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_244_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_241_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_241_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_241_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[55].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_241_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_241_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_286_n_0\
    );
\Waveform[22]_INST_0_i_242\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_249_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_242_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_242_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_242_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_242_n_3\,
      CYINIT => '0',
      DI(3) => \channels[51].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_288_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_289_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_290_n_0\,
      O(3) => \Waveform[22]_INST_0_i_242_n_4\,
      O(2) => \Waveform[22]_INST_0_i_242_n_5\,
      O(1) => \Waveform[22]_INST_0_i_242_n_6\,
      O(0) => \Waveform[22]_INST_0_i_242_n_7\,
      S(3) => \channels[51].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_292_n_0\,
      S(1) => \Waveform[22]_INST_0_i_293_n_0\,
      S(0) => \Waveform[22]_INST_0_i_294_n_0\
    );
\Waveform[22]_INST_0_i_243\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_250_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_243_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_243_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_243_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_243_n_3\,
      CYINIT => '0',
      DI(3) => \channels[54].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_296_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_297_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_298_n_0\,
      O(3) => \Waveform[22]_INST_0_i_243_n_4\,
      O(2) => \Waveform[22]_INST_0_i_243_n_5\,
      O(1) => \Waveform[22]_INST_0_i_243_n_6\,
      O(0) => \Waveform[22]_INST_0_i_243_n_7\,
      S(3) => \channels[54].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_300_n_0\,
      S(1) => \Waveform[22]_INST_0_i_301_n_0\,
      S(0) => \Waveform[22]_INST_0_i_302_n_0\
    );
\Waveform[22]_INST_0_i_244\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_251_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_244_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_244_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_244_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_244_n_3\,
      CYINIT => '0',
      DI(3) => \channels[57].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_304_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_305_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_306_n_0\,
      O(3) => \Waveform[22]_INST_0_i_244_n_4\,
      O(2) => \Waveform[22]_INST_0_i_244_n_5\,
      O(1) => \Waveform[22]_INST_0_i_244_n_6\,
      O(0) => \Waveform[22]_INST_0_i_244_n_7\,
      S(3) => \channels[57].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_308_n_0\,
      S(1) => \Waveform[22]_INST_0_i_309_n_0\,
      S(0) => \Waveform[22]_INST_0_i_310_n_0\
    );
\Waveform[22]_INST_0_i_245\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_247_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_245_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_245_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_245_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[58].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_245_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_245_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_312_n_0\
    );
\Waveform[22]_INST_0_i_246\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_248_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_246_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_246_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_246_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[61].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_246_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_246_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_314_n_0\
    );
\Waveform[22]_INST_0_i_247\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_252_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_247_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_247_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_247_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_247_n_3\,
      CYINIT => '0',
      DI(3) => \channels[60].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_316_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_317_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_318_n_0\,
      O(3) => \Waveform[22]_INST_0_i_247_n_4\,
      O(2) => \Waveform[22]_INST_0_i_247_n_5\,
      O(1) => \Waveform[22]_INST_0_i_247_n_6\,
      O(0) => \Waveform[22]_INST_0_i_247_n_7\,
      S(3) => \channels[60].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_320_n_0\,
      S(1) => \Waveform[22]_INST_0_i_321_n_0\,
      S(0) => \Waveform[22]_INST_0_i_322_n_0\
    );
\Waveform[22]_INST_0_i_248\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_253_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_248_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_248_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_248_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_248_n_3\,
      CYINIT => '0',
      DI(3) => \channels[63].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_324_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_325_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_326_n_0\,
      O(3) => \Waveform[22]_INST_0_i_248_n_4\,
      O(2) => \Waveform[22]_INST_0_i_248_n_5\,
      O(1) => \Waveform[22]_INST_0_i_248_n_6\,
      O(0) => \Waveform[22]_INST_0_i_248_n_7\,
      S(3) => \channels[63].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_328_n_0\,
      S(1) => \Waveform[22]_INST_0_i_329_n_0\,
      S(0) => \Waveform[22]_INST_0_i_330_n_0\
    );
\Waveform[22]_INST_0_i_249\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_157_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_249_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_249_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_249_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_249_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_331_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_332_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_333_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_334_n_0\,
      O(3) => \Waveform[22]_INST_0_i_249_n_4\,
      O(2) => \Waveform[22]_INST_0_i_249_n_5\,
      O(1) => \Waveform[22]_INST_0_i_249_n_6\,
      O(0) => \Waveform[22]_INST_0_i_249_n_7\,
      S(3) => \Waveform[22]_INST_0_i_335_n_0\,
      S(2) => \Waveform[22]_INST_0_i_336_n_0\,
      S(1) => \Waveform[22]_INST_0_i_337_n_0\,
      S(0) => \Waveform[22]_INST_0_i_338_n_0\
    );
\Waveform[22]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_65_n_4\,
      I1 => \Waveform[22]_INST_0_i_66_n_4\,
      I2 => \Waveform[22]_INST_0_i_67_n_4\,
      O => \Waveform[22]_INST_0_i_25_n_0\
    );
\Waveform[22]_INST_0_i_250\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_158_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_250_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_250_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_250_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_250_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_339_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_340_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_341_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_342_n_0\,
      O(3) => \Waveform[22]_INST_0_i_250_n_4\,
      O(2) => \Waveform[22]_INST_0_i_250_n_5\,
      O(1) => \Waveform[22]_INST_0_i_250_n_6\,
      O(0) => \Waveform[22]_INST_0_i_250_n_7\,
      S(3) => \Waveform[22]_INST_0_i_343_n_0\,
      S(2) => \Waveform[22]_INST_0_i_344_n_0\,
      S(1) => \Waveform[22]_INST_0_i_345_n_0\,
      S(0) => \Waveform[22]_INST_0_i_346_n_0\
    );
\Waveform[22]_INST_0_i_251\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_159_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_251_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_251_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_251_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_251_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_347_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_348_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_349_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_350_n_0\,
      O(3) => \Waveform[22]_INST_0_i_251_n_4\,
      O(2) => \Waveform[22]_INST_0_i_251_n_5\,
      O(1) => \Waveform[22]_INST_0_i_251_n_6\,
      O(0) => \Waveform[22]_INST_0_i_251_n_7\,
      S(3) => \Waveform[22]_INST_0_i_351_n_0\,
      S(2) => \Waveform[22]_INST_0_i_352_n_0\,
      S(1) => \Waveform[22]_INST_0_i_353_n_0\,
      S(0) => \Waveform[22]_INST_0_i_354_n_0\
    );
\Waveform[22]_INST_0_i_252\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_160_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_252_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_252_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_252_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_252_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_355_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_356_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_357_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_358_n_0\,
      O(3) => \Waveform[22]_INST_0_i_252_n_4\,
      O(2) => \Waveform[22]_INST_0_i_252_n_5\,
      O(1) => \Waveform[22]_INST_0_i_252_n_6\,
      O(0) => \Waveform[22]_INST_0_i_252_n_7\,
      S(3) => \Waveform[22]_INST_0_i_359_n_0\,
      S(2) => \Waveform[22]_INST_0_i_360_n_0\,
      S(1) => \Waveform[22]_INST_0_i_361_n_0\,
      S(0) => \Waveform[22]_INST_0_i_362_n_0\
    );
\Waveform[22]_INST_0_i_253\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_161_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_253_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_253_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_253_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_253_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_363_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_364_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_365_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_366_n_0\,
      O(3) => \Waveform[22]_INST_0_i_253_n_4\,
      O(2) => \Waveform[22]_INST_0_i_253_n_5\,
      O(1) => \Waveform[22]_INST_0_i_253_n_6\,
      O(0) => \Waveform[22]_INST_0_i_253_n_7\,
      S(3) => \Waveform[22]_INST_0_i_367_n_0\,
      S(2) => \Waveform[22]_INST_0_i_368_n_0\,
      S(1) => \Waveform[22]_INST_0_i_369_n_0\,
      S(0) => \Waveform[22]_INST_0_i_370_n_0\
    );
\Waveform[22]_INST_0_i_254\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_257_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_254_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_254_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_254_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[22].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_254_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_254_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_372_n_0\
    );
\Waveform[22]_INST_0_i_255\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_258_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_255_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_255_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_255_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[25].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_255_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_255_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_374_n_0\
    );
\Waveform[22]_INST_0_i_256\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_259_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_256_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_256_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_256_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[28].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_256_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_256_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_376_n_0\
    );
\Waveform[22]_INST_0_i_257\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_272_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_257_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_257_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_257_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_257_n_3\,
      CYINIT => '0',
      DI(3) => \channels[24].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_378_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_379_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_380_n_0\,
      O(3) => \Waveform[22]_INST_0_i_257_n_4\,
      O(2) => \Waveform[22]_INST_0_i_257_n_5\,
      O(1) => \Waveform[22]_INST_0_i_257_n_6\,
      O(0) => \Waveform[22]_INST_0_i_257_n_7\,
      S(3) => \channels[24].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_382_n_0\,
      S(1) => \Waveform[22]_INST_0_i_383_n_0\,
      S(0) => \Waveform[22]_INST_0_i_384_n_0\
    );
\Waveform[22]_INST_0_i_258\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_273_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_258_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_258_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_258_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_258_n_3\,
      CYINIT => '0',
      DI(3) => \channels[27].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_386_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_387_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_388_n_0\,
      O(3) => \Waveform[22]_INST_0_i_258_n_4\,
      O(2) => \Waveform[22]_INST_0_i_258_n_5\,
      O(1) => \Waveform[22]_INST_0_i_258_n_6\,
      O(0) => \Waveform[22]_INST_0_i_258_n_7\,
      S(3) => \channels[27].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_390_n_0\,
      S(1) => \Waveform[22]_INST_0_i_391_n_0\,
      S(0) => \Waveform[22]_INST_0_i_392_n_0\
    );
\Waveform[22]_INST_0_i_259\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_274_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_259_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_259_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_259_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_259_n_3\,
      CYINIT => '0',
      DI(3) => \channels[30].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_394_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_395_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_396_n_0\,
      O(3) => \Waveform[22]_INST_0_i_259_n_4\,
      O(2) => \Waveform[22]_INST_0_i_259_n_5\,
      O(1) => \Waveform[22]_INST_0_i_259_n_6\,
      O(0) => \Waveform[22]_INST_0_i_259_n_7\,
      S(3) => \channels[30].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_398_n_0\,
      S(1) => \Waveform[22]_INST_0_i_399_n_0\,
      S(0) => \Waveform[22]_INST_0_i_400_n_0\
    );
\Waveform[22]_INST_0_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_62_n_2\,
      I1 => \Waveform[22]_INST_0_i_63_n_2\,
      I2 => \Waveform[22]_INST_0_i_64_n_2\,
      I3 => \Waveform[22]_INST_0_i_23_n_0\,
      O => \Waveform[22]_INST_0_i_26_n_0\
    );
\Waveform[22]_INST_0_i_260\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_263_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_260_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_260_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_260_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[31].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_260_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_260_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_402_n_0\
    );
\Waveform[22]_INST_0_i_261\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_264_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_261_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_261_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_261_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[34].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_261_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_261_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_404_n_0\
    );
\Waveform[22]_INST_0_i_262\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_265_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_262_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_262_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_262_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[37].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_262_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_262_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_406_n_0\
    );
\Waveform[22]_INST_0_i_263\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_275_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_263_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_263_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_263_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_263_n_3\,
      CYINIT => '0',
      DI(3) => \channels[33].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_408_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_409_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_410_n_0\,
      O(3) => \Waveform[22]_INST_0_i_263_n_4\,
      O(2) => \Waveform[22]_INST_0_i_263_n_5\,
      O(1) => \Waveform[22]_INST_0_i_263_n_6\,
      O(0) => \Waveform[22]_INST_0_i_263_n_7\,
      S(3) => \channels[33].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_412_n_0\,
      S(1) => \Waveform[22]_INST_0_i_413_n_0\,
      S(0) => \Waveform[22]_INST_0_i_414_n_0\
    );
\Waveform[22]_INST_0_i_264\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_276_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_264_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_264_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_264_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_264_n_3\,
      CYINIT => '0',
      DI(3) => \channels[36].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_416_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_417_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_418_n_0\,
      O(3) => \Waveform[22]_INST_0_i_264_n_4\,
      O(2) => \Waveform[22]_INST_0_i_264_n_5\,
      O(1) => \Waveform[22]_INST_0_i_264_n_6\,
      O(0) => \Waveform[22]_INST_0_i_264_n_7\,
      S(3) => \channels[36].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_420_n_0\,
      S(1) => \Waveform[22]_INST_0_i_421_n_0\,
      S(0) => \Waveform[22]_INST_0_i_422_n_0\
    );
\Waveform[22]_INST_0_i_265\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_277_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_265_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_265_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_265_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_265_n_3\,
      CYINIT => '0',
      DI(3) => \channels[39].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_424_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_425_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_426_n_0\,
      O(3) => \Waveform[22]_INST_0_i_265_n_4\,
      O(2) => \Waveform[22]_INST_0_i_265_n_5\,
      O(1) => \Waveform[22]_INST_0_i_265_n_6\,
      O(0) => \Waveform[22]_INST_0_i_265_n_7\,
      S(3) => \channels[39].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_428_n_0\,
      S(1) => \Waveform[22]_INST_0_i_429_n_0\,
      S(0) => \Waveform[22]_INST_0_i_430_n_0\
    );
\Waveform[22]_INST_0_i_266\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_269_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_266_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_266_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_266_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[40].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_266_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_266_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_432_n_0\
    );
\Waveform[22]_INST_0_i_267\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_270_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_267_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_267_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_267_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[43].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_267_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_267_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_434_n_0\
    );
\Waveform[22]_INST_0_i_268\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_271_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_268_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_268_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_268_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[46].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_268_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_268_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_436_n_0\
    );
\Waveform[22]_INST_0_i_269\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_278_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_269_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_269_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_269_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_269_n_3\,
      CYINIT => '0',
      DI(3) => \channels[42].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_438_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_439_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_440_n_0\,
      O(3) => \Waveform[22]_INST_0_i_269_n_4\,
      O(2) => \Waveform[22]_INST_0_i_269_n_5\,
      O(1) => \Waveform[22]_INST_0_i_269_n_6\,
      O(0) => \Waveform[22]_INST_0_i_269_n_7\,
      S(3) => \channels[42].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_442_n_0\,
      S(1) => \Waveform[22]_INST_0_i_443_n_0\,
      S(0) => \Waveform[22]_INST_0_i_444_n_0\
    );
\Waveform[22]_INST_0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_23_n_0\,
      I1 => \Waveform[22]_INST_0_i_63_n_2\,
      I2 => \Waveform[22]_INST_0_i_62_n_2\,
      I3 => \Waveform[22]_INST_0_i_64_n_2\,
      O => \Waveform[22]_INST_0_i_27_n_0\
    );
\Waveform[22]_INST_0_i_270\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_279_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_270_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_270_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_270_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_270_n_3\,
      CYINIT => '0',
      DI(3) => \channels[45].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_446_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_447_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_448_n_0\,
      O(3) => \Waveform[22]_INST_0_i_270_n_4\,
      O(2) => \Waveform[22]_INST_0_i_270_n_5\,
      O(1) => \Waveform[22]_INST_0_i_270_n_6\,
      O(0) => \Waveform[22]_INST_0_i_270_n_7\,
      S(3) => \channels[45].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_450_n_0\,
      S(1) => \Waveform[22]_INST_0_i_451_n_0\,
      S(0) => \Waveform[22]_INST_0_i_452_n_0\
    );
\Waveform[22]_INST_0_i_271\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_280_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_271_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_271_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_271_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_271_n_3\,
      CYINIT => '0',
      DI(3) => \channels[48].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_454_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_455_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_456_n_0\,
      O(3) => \Waveform[22]_INST_0_i_271_n_4\,
      O(2) => \Waveform[22]_INST_0_i_271_n_5\,
      O(1) => \Waveform[22]_INST_0_i_271_n_6\,
      O(0) => \Waveform[22]_INST_0_i_271_n_7\,
      S(3) => \channels[48].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_458_n_0\,
      S(1) => \Waveform[22]_INST_0_i_459_n_0\,
      S(0) => \Waveform[22]_INST_0_i_460_n_0\
    );
\Waveform[22]_INST_0_i_272\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_162_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_272_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_272_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_272_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_272_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_461_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_462_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_463_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_464_n_0\,
      O(3) => \Waveform[22]_INST_0_i_272_n_4\,
      O(2) => \Waveform[22]_INST_0_i_272_n_5\,
      O(1) => \Waveform[22]_INST_0_i_272_n_6\,
      O(0) => \Waveform[22]_INST_0_i_272_n_7\,
      S(3) => \Waveform[22]_INST_0_i_465_n_0\,
      S(2) => \Waveform[22]_INST_0_i_466_n_0\,
      S(1) => \Waveform[22]_INST_0_i_467_n_0\,
      S(0) => \Waveform[22]_INST_0_i_468_n_0\
    );
\Waveform[22]_INST_0_i_273\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_163_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_273_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_273_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_273_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_273_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_469_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_470_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_471_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_472_n_0\,
      O(3) => \Waveform[22]_INST_0_i_273_n_4\,
      O(2) => \Waveform[22]_INST_0_i_273_n_5\,
      O(1) => \Waveform[22]_INST_0_i_273_n_6\,
      O(0) => \Waveform[22]_INST_0_i_273_n_7\,
      S(3) => \Waveform[22]_INST_0_i_473_n_0\,
      S(2) => \Waveform[22]_INST_0_i_474_n_0\,
      S(1) => \Waveform[22]_INST_0_i_475_n_0\,
      S(0) => \Waveform[22]_INST_0_i_476_n_0\
    );
\Waveform[22]_INST_0_i_274\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_164_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_274_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_274_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_274_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_274_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_477_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_478_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_479_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_480_n_0\,
      O(3) => \Waveform[22]_INST_0_i_274_n_4\,
      O(2) => \Waveform[22]_INST_0_i_274_n_5\,
      O(1) => \Waveform[22]_INST_0_i_274_n_6\,
      O(0) => \Waveform[22]_INST_0_i_274_n_7\,
      S(3) => \Waveform[22]_INST_0_i_481_n_0\,
      S(2) => \Waveform[22]_INST_0_i_482_n_0\,
      S(1) => \Waveform[22]_INST_0_i_483_n_0\,
      S(0) => \Waveform[22]_INST_0_i_484_n_0\
    );
\Waveform[22]_INST_0_i_275\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_165_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_275_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_275_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_275_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_275_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_485_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_486_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_487_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_488_n_0\,
      O(3) => \Waveform[22]_INST_0_i_275_n_4\,
      O(2) => \Waveform[22]_INST_0_i_275_n_5\,
      O(1) => \Waveform[22]_INST_0_i_275_n_6\,
      O(0) => \Waveform[22]_INST_0_i_275_n_7\,
      S(3) => \Waveform[22]_INST_0_i_489_n_0\,
      S(2) => \Waveform[22]_INST_0_i_490_n_0\,
      S(1) => \Waveform[22]_INST_0_i_491_n_0\,
      S(0) => \Waveform[22]_INST_0_i_492_n_0\
    );
\Waveform[22]_INST_0_i_276\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_166_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_276_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_276_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_276_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_276_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_493_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_494_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_495_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_496_n_0\,
      O(3) => \Waveform[22]_INST_0_i_276_n_4\,
      O(2) => \Waveform[22]_INST_0_i_276_n_5\,
      O(1) => \Waveform[22]_INST_0_i_276_n_6\,
      O(0) => \Waveform[22]_INST_0_i_276_n_7\,
      S(3) => \Waveform[22]_INST_0_i_497_n_0\,
      S(2) => \Waveform[22]_INST_0_i_498_n_0\,
      S(1) => \Waveform[22]_INST_0_i_499_n_0\,
      S(0) => \Waveform[22]_INST_0_i_500_n_0\
    );
\Waveform[22]_INST_0_i_277\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_167_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_277_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_277_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_277_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_277_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_501_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_502_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_503_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_504_n_0\,
      O(3) => \Waveform[22]_INST_0_i_277_n_4\,
      O(2) => \Waveform[22]_INST_0_i_277_n_5\,
      O(1) => \Waveform[22]_INST_0_i_277_n_6\,
      O(0) => \Waveform[22]_INST_0_i_277_n_7\,
      S(3) => \Waveform[22]_INST_0_i_505_n_0\,
      S(2) => \Waveform[22]_INST_0_i_506_n_0\,
      S(1) => \Waveform[22]_INST_0_i_507_n_0\,
      S(0) => \Waveform[22]_INST_0_i_508_n_0\
    );
\Waveform[22]_INST_0_i_278\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_168_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_278_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_278_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_278_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_278_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_509_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_510_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_511_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_512_n_0\,
      O(3) => \Waveform[22]_INST_0_i_278_n_4\,
      O(2) => \Waveform[22]_INST_0_i_278_n_5\,
      O(1) => \Waveform[22]_INST_0_i_278_n_6\,
      O(0) => \Waveform[22]_INST_0_i_278_n_7\,
      S(3) => \Waveform[22]_INST_0_i_513_n_0\,
      S(2) => \Waveform[22]_INST_0_i_514_n_0\,
      S(1) => \Waveform[22]_INST_0_i_515_n_0\,
      S(0) => \Waveform[22]_INST_0_i_516_n_0\
    );
\Waveform[22]_INST_0_i_279\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_169_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_279_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_279_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_279_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_279_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_517_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_518_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_519_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_520_n_0\,
      O(3) => \Waveform[22]_INST_0_i_279_n_4\,
      O(2) => \Waveform[22]_INST_0_i_279_n_5\,
      O(1) => \Waveform[22]_INST_0_i_279_n_6\,
      O(0) => \Waveform[22]_INST_0_i_279_n_7\,
      S(3) => \Waveform[22]_INST_0_i_521_n_0\,
      S(2) => \Waveform[22]_INST_0_i_522_n_0\,
      S(1) => \Waveform[22]_INST_0_i_523_n_0\,
      S(0) => \Waveform[22]_INST_0_i_524_n_0\
    );
\Waveform[22]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_24_n_0\,
      I1 => \Waveform[22]_INST_0_i_63_n_2\,
      I2 => \Waveform[22]_INST_0_i_62_n_2\,
      I3 => \Waveform[22]_INST_0_i_64_n_2\,
      O => \Waveform[22]_INST_0_i_28_n_0\
    );
\Waveform[22]_INST_0_i_280\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_170_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_280_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_280_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_280_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_280_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_525_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_526_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_527_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_528_n_0\,
      O(3) => \Waveform[22]_INST_0_i_280_n_4\,
      O(2) => \Waveform[22]_INST_0_i_280_n_5\,
      O(1) => \Waveform[22]_INST_0_i_280_n_6\,
      O(0) => \Waveform[22]_INST_0_i_280_n_7\,
      S(3) => \Waveform[22]_INST_0_i_529_n_0\,
      S(2) => \Waveform[22]_INST_0_i_530_n_0\,
      S(1) => \Waveform[22]_INST_0_i_531_n_0\,
      S(0) => \Waveform[22]_INST_0_i_532_n_0\
    );
\Waveform[22]_INST_0_i_282\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_45\(23),
      I1 => \wavegen/Waveform_reg_42\(23),
      I2 => \wavegen/Waveform_reg_44\(23),
      O => \Waveform[22]_INST_0_i_282_n_0\
    );
\Waveform[22]_INST_0_i_284\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_48\(23),
      I1 => \wavegen/Waveform_reg_46\(23),
      I2 => \wavegen/Waveform_reg_47\(23),
      O => \Waveform[22]_INST_0_i_284_n_0\
    );
\Waveform[22]_INST_0_i_286\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_51\(23),
      I1 => \wavegen/Waveform_reg_49\(23),
      I2 => \wavegen/Waveform_reg_50\(23),
      O => \Waveform[22]_INST_0_i_286_n_0\
    );
\Waveform[22]_INST_0_i_288\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(21),
      I1 => \wavegen/Waveform_reg_44\(21),
      I2 => \wavegen/Waveform_reg_45\(21),
      O => \Waveform[22]_INST_0_i_288_n_0\
    );
\Waveform[22]_INST_0_i_289\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(20),
      I1 => \wavegen/Waveform_reg_44\(20),
      I2 => \wavegen/Waveform_reg_45\(20),
      O => \Waveform[22]_INST_0_i_289_n_0\
    );
\Waveform[22]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_62_n_7\,
      I1 => \Waveform[22]_INST_0_i_63_n_7\,
      I2 => \Waveform[22]_INST_0_i_64_n_7\,
      I3 => \Waveform[22]_INST_0_i_25_n_0\,
      O => \Waveform[22]_INST_0_i_29_n_0\
    );
\Waveform[22]_INST_0_i_290\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(19),
      I1 => \wavegen/Waveform_reg_44\(19),
      I2 => \wavegen/Waveform_reg_45\(19),
      O => \Waveform[22]_INST_0_i_290_n_0\
    );
\Waveform[22]_INST_0_i_292\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_288_n_0\,
      I1 => \wavegen/Waveform_reg_44\(22),
      I2 => \wavegen/Waveform_reg_42\(22),
      I3 => \wavegen/Waveform_reg_45\(22),
      O => \Waveform[22]_INST_0_i_292_n_0\
    );
\Waveform[22]_INST_0_i_293\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(21),
      I1 => \wavegen/Waveform_reg_44\(21),
      I2 => \wavegen/Waveform_reg_45\(21),
      I3 => \Waveform[22]_INST_0_i_289_n_0\,
      O => \Waveform[22]_INST_0_i_293_n_0\
    );
\Waveform[22]_INST_0_i_294\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(20),
      I1 => \wavegen/Waveform_reg_44\(20),
      I2 => \wavegen/Waveform_reg_45\(20),
      I3 => \Waveform[22]_INST_0_i_290_n_0\,
      O => \Waveform[22]_INST_0_i_294_n_0\
    );
\Waveform[22]_INST_0_i_296\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(21),
      I1 => \wavegen/Waveform_reg_47\(21),
      I2 => \wavegen/Waveform_reg_48\(21),
      O => \Waveform[22]_INST_0_i_296_n_0\
    );
\Waveform[22]_INST_0_i_297\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(20),
      I1 => \wavegen/Waveform_reg_47\(20),
      I2 => \wavegen/Waveform_reg_48\(20),
      O => \Waveform[22]_INST_0_i_297_n_0\
    );
\Waveform[22]_INST_0_i_298\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(19),
      I1 => \wavegen/Waveform_reg_47\(19),
      I2 => \wavegen/Waveform_reg_48\(19),
      O => \Waveform[22]_INST_0_i_298_n_0\
    );
\Waveform[22]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_1_n_0\,
      I1 => \Waveform[22]_INST_0_i_15_n_0\,
      I2 => \Waveform[22]_INST_0_i_10_n_7\,
      I3 => \Waveform[22]_INST_0_i_8_n_4\,
      I4 => \Waveform[22]_INST_0_i_7_n_4\,
      I5 => \Waveform[22]_INST_0_i_6_n_4\,
      O => \Waveform[22]_INST_0_i_3_n_0\
    );
\Waveform[22]_INST_0_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_5\,
      I1 => \Waveform[22]_INST_0_i_69_n_5\,
      I2 => \Waveform[22]_INST_0_i_70_n_2\,
      O => \Waveform[22]_INST_0_i_30_n_0\
    );
\Waveform[22]_INST_0_i_300\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_296_n_0\,
      I1 => \wavegen/Waveform_reg_47\(22),
      I2 => \wavegen/Waveform_reg_46\(22),
      I3 => \wavegen/Waveform_reg_48\(22),
      O => \Waveform[22]_INST_0_i_300_n_0\
    );
\Waveform[22]_INST_0_i_301\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(21),
      I1 => \wavegen/Waveform_reg_47\(21),
      I2 => \wavegen/Waveform_reg_48\(21),
      I3 => \Waveform[22]_INST_0_i_297_n_0\,
      O => \Waveform[22]_INST_0_i_301_n_0\
    );
\Waveform[22]_INST_0_i_302\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(20),
      I1 => \wavegen/Waveform_reg_47\(20),
      I2 => \wavegen/Waveform_reg_48\(20),
      I3 => \Waveform[22]_INST_0_i_298_n_0\,
      O => \Waveform[22]_INST_0_i_302_n_0\
    );
\Waveform[22]_INST_0_i_304\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(21),
      I1 => \wavegen/Waveform_reg_50\(21),
      I2 => \wavegen/Waveform_reg_51\(21),
      O => \Waveform[22]_INST_0_i_304_n_0\
    );
\Waveform[22]_INST_0_i_305\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(20),
      I1 => \wavegen/Waveform_reg_50\(20),
      I2 => \wavegen/Waveform_reg_51\(20),
      O => \Waveform[22]_INST_0_i_305_n_0\
    );
\Waveform[22]_INST_0_i_306\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(19),
      I1 => \wavegen/Waveform_reg_50\(19),
      I2 => \wavegen/Waveform_reg_51\(19),
      O => \Waveform[22]_INST_0_i_306_n_0\
    );
\Waveform[22]_INST_0_i_308\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_304_n_0\,
      I1 => \wavegen/Waveform_reg_50\(22),
      I2 => \wavegen/Waveform_reg_49\(22),
      I3 => \wavegen/Waveform_reg_51\(22),
      O => \Waveform[22]_INST_0_i_308_n_0\
    );
\Waveform[22]_INST_0_i_309\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(21),
      I1 => \wavegen/Waveform_reg_50\(21),
      I2 => \wavegen/Waveform_reg_51\(21),
      I3 => \Waveform[22]_INST_0_i_305_n_0\,
      O => \Waveform[22]_INST_0_i_309_n_0\
    );
\Waveform[22]_INST_0_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_6\,
      I1 => \Waveform[22]_INST_0_i_69_n_6\,
      I2 => \Waveform[22]_INST_0_i_70_n_2\,
      O => \Waveform[22]_INST_0_i_31_n_0\
    );
\Waveform[22]_INST_0_i_310\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(20),
      I1 => \wavegen/Waveform_reg_50\(20),
      I2 => \wavegen/Waveform_reg_51\(20),
      I3 => \Waveform[22]_INST_0_i_306_n_0\,
      O => \Waveform[22]_INST_0_i_310_n_0\
    );
\Waveform[22]_INST_0_i_312\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_55\(23),
      I1 => \wavegen/Waveform_reg_52\(23),
      I2 => \wavegen/Waveform_reg_53\(23),
      O => \Waveform[22]_INST_0_i_312_n_0\
    );
\Waveform[22]_INST_0_i_314\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_58\(23),
      I1 => \wavegen/Waveform_reg_56\(23),
      I2 => \wavegen/Waveform_reg_57\(23),
      O => \Waveform[22]_INST_0_i_314_n_0\
    );
\Waveform[22]_INST_0_i_316\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(21),
      I1 => \wavegen/Waveform_reg_53\(21),
      I2 => \wavegen/Waveform_reg_55\(21),
      O => \Waveform[22]_INST_0_i_316_n_0\
    );
\Waveform[22]_INST_0_i_317\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(20),
      I1 => \wavegen/Waveform_reg_53\(20),
      I2 => \wavegen/Waveform_reg_55\(20),
      O => \Waveform[22]_INST_0_i_317_n_0\
    );
\Waveform[22]_INST_0_i_318\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(19),
      I1 => \wavegen/Waveform_reg_53\(19),
      I2 => \wavegen/Waveform_reg_55\(19),
      O => \Waveform[22]_INST_0_i_318_n_0\
    );
\Waveform[22]_INST_0_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_7\,
      I1 => \Waveform[22]_INST_0_i_69_n_7\,
      I2 => \Waveform[22]_INST_0_i_70_n_7\,
      O => \Waveform[22]_INST_0_i_32_n_0\
    );
\Waveform[22]_INST_0_i_320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_316_n_0\,
      I1 => \wavegen/Waveform_reg_53\(22),
      I2 => \wavegen/Waveform_reg_52\(22),
      I3 => \wavegen/Waveform_reg_55\(22),
      O => \Waveform[22]_INST_0_i_320_n_0\
    );
\Waveform[22]_INST_0_i_321\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(21),
      I1 => \wavegen/Waveform_reg_53\(21),
      I2 => \wavegen/Waveform_reg_55\(21),
      I3 => \Waveform[22]_INST_0_i_317_n_0\,
      O => \Waveform[22]_INST_0_i_321_n_0\
    );
\Waveform[22]_INST_0_i_322\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(20),
      I1 => \wavegen/Waveform_reg_53\(20),
      I2 => \wavegen/Waveform_reg_55\(20),
      I3 => \Waveform[22]_INST_0_i_318_n_0\,
      O => \Waveform[22]_INST_0_i_322_n_0\
    );
\Waveform[22]_INST_0_i_324\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(21),
      I1 => \wavegen/Waveform_reg_57\(21),
      I2 => \wavegen/Waveform_reg_58\(21),
      O => \Waveform[22]_INST_0_i_324_n_0\
    );
\Waveform[22]_INST_0_i_325\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(20),
      I1 => \wavegen/Waveform_reg_57\(20),
      I2 => \wavegen/Waveform_reg_58\(20),
      O => \Waveform[22]_INST_0_i_325_n_0\
    );
\Waveform[22]_INST_0_i_326\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(19),
      I1 => \wavegen/Waveform_reg_57\(19),
      I2 => \wavegen/Waveform_reg_58\(19),
      O => \Waveform[22]_INST_0_i_326_n_0\
    );
\Waveform[22]_INST_0_i_328\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_324_n_0\,
      I1 => \wavegen/Waveform_reg_57\(22),
      I2 => \wavegen/Waveform_reg_56\(22),
      I3 => \wavegen/Waveform_reg_58\(22),
      O => \Waveform[22]_INST_0_i_328_n_0\
    );
\Waveform[22]_INST_0_i_329\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(21),
      I1 => \wavegen/Waveform_reg_57\(21),
      I2 => \wavegen/Waveform_reg_58\(21),
      I3 => \Waveform[22]_INST_0_i_325_n_0\,
      O => \Waveform[22]_INST_0_i_329_n_0\
    );
\Waveform[22]_INST_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_71_n_4\,
      I1 => \Waveform[22]_INST_0_i_72_n_4\,
      I2 => \Waveform[22]_INST_0_i_73_n_4\,
      O => \Waveform[22]_INST_0_i_33_n_0\
    );
\Waveform[22]_INST_0_i_330\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(20),
      I1 => \wavegen/Waveform_reg_57\(20),
      I2 => \wavegen/Waveform_reg_58\(20),
      I3 => \Waveform[22]_INST_0_i_326_n_0\,
      O => \Waveform[22]_INST_0_i_330_n_0\
    );
\Waveform[22]_INST_0_i_331\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(18),
      I1 => \wavegen/Waveform_reg_44\(18),
      I2 => \wavegen/Waveform_reg_45\(18),
      O => \Waveform[22]_INST_0_i_331_n_0\
    );
\Waveform[22]_INST_0_i_332\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(17),
      I1 => \wavegen/Waveform_reg_44\(17),
      I2 => \wavegen/Waveform_reg_45\(17),
      O => \Waveform[22]_INST_0_i_332_n_0\
    );
\Waveform[22]_INST_0_i_333\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(16),
      I1 => \wavegen/Waveform_reg_44\(16),
      I2 => \wavegen/Waveform_reg_45\(16),
      O => \Waveform[22]_INST_0_i_333_n_0\
    );
\Waveform[22]_INST_0_i_334\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(15),
      I1 => \wavegen/Waveform_reg_44\(15),
      I2 => \wavegen/Waveform_reg_45\(15),
      O => \Waveform[22]_INST_0_i_334_n_0\
    );
\Waveform[22]_INST_0_i_335\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(19),
      I1 => \wavegen/Waveform_reg_44\(19),
      I2 => \wavegen/Waveform_reg_45\(19),
      I3 => \Waveform[22]_INST_0_i_331_n_0\,
      O => \Waveform[22]_INST_0_i_335_n_0\
    );
\Waveform[22]_INST_0_i_336\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(18),
      I1 => \wavegen/Waveform_reg_44\(18),
      I2 => \wavegen/Waveform_reg_45\(18),
      I3 => \Waveform[22]_INST_0_i_332_n_0\,
      O => \Waveform[22]_INST_0_i_336_n_0\
    );
\Waveform[22]_INST_0_i_337\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(17),
      I1 => \wavegen/Waveform_reg_44\(17),
      I2 => \wavegen/Waveform_reg_45\(17),
      I3 => \Waveform[22]_INST_0_i_333_n_0\,
      O => \Waveform[22]_INST_0_i_337_n_0\
    );
\Waveform[22]_INST_0_i_338\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(16),
      I1 => \wavegen/Waveform_reg_44\(16),
      I2 => \wavegen/Waveform_reg_45\(16),
      I3 => \Waveform[22]_INST_0_i_334_n_0\,
      O => \Waveform[22]_INST_0_i_338_n_0\
    );
\Waveform[22]_INST_0_i_339\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(18),
      I1 => \wavegen/Waveform_reg_47\(18),
      I2 => \wavegen/Waveform_reg_48\(18),
      O => \Waveform[22]_INST_0_i_339_n_0\
    );
\Waveform[22]_INST_0_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_4\,
      I1 => \Waveform[22]_INST_0_i_69_n_4\,
      I2 => \Waveform[22]_INST_0_i_70_n_2\,
      I3 => \Waveform[22]_INST_0_i_30_n_0\,
      O => \Waveform[22]_INST_0_i_34_n_0\
    );
\Waveform[22]_INST_0_i_340\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(17),
      I1 => \wavegen/Waveform_reg_47\(17),
      I2 => \wavegen/Waveform_reg_48\(17),
      O => \Waveform[22]_INST_0_i_340_n_0\
    );
\Waveform[22]_INST_0_i_341\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(16),
      I1 => \wavegen/Waveform_reg_47\(16),
      I2 => \wavegen/Waveform_reg_48\(16),
      O => \Waveform[22]_INST_0_i_341_n_0\
    );
\Waveform[22]_INST_0_i_342\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(15),
      I1 => \wavegen/Waveform_reg_47\(15),
      I2 => \wavegen/Waveform_reg_48\(15),
      O => \Waveform[22]_INST_0_i_342_n_0\
    );
\Waveform[22]_INST_0_i_343\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(19),
      I1 => \wavegen/Waveform_reg_47\(19),
      I2 => \wavegen/Waveform_reg_48\(19),
      I3 => \Waveform[22]_INST_0_i_339_n_0\,
      O => \Waveform[22]_INST_0_i_343_n_0\
    );
\Waveform[22]_INST_0_i_344\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(18),
      I1 => \wavegen/Waveform_reg_47\(18),
      I2 => \wavegen/Waveform_reg_48\(18),
      I3 => \Waveform[22]_INST_0_i_340_n_0\,
      O => \Waveform[22]_INST_0_i_344_n_0\
    );
\Waveform[22]_INST_0_i_345\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(17),
      I1 => \wavegen/Waveform_reg_47\(17),
      I2 => \wavegen/Waveform_reg_48\(17),
      I3 => \Waveform[22]_INST_0_i_341_n_0\,
      O => \Waveform[22]_INST_0_i_345_n_0\
    );
\Waveform[22]_INST_0_i_346\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(16),
      I1 => \wavegen/Waveform_reg_47\(16),
      I2 => \wavegen/Waveform_reg_48\(16),
      I3 => \Waveform[22]_INST_0_i_342_n_0\,
      O => \Waveform[22]_INST_0_i_346_n_0\
    );
\Waveform[22]_INST_0_i_347\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(18),
      I1 => \wavegen/Waveform_reg_50\(18),
      I2 => \wavegen/Waveform_reg_51\(18),
      O => \Waveform[22]_INST_0_i_347_n_0\
    );
\Waveform[22]_INST_0_i_348\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(17),
      I1 => \wavegen/Waveform_reg_50\(17),
      I2 => \wavegen/Waveform_reg_51\(17),
      O => \Waveform[22]_INST_0_i_348_n_0\
    );
\Waveform[22]_INST_0_i_349\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(16),
      I1 => \wavegen/Waveform_reg_50\(16),
      I2 => \wavegen/Waveform_reg_51\(16),
      O => \Waveform[22]_INST_0_i_349_n_0\
    );
\Waveform[22]_INST_0_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_5\,
      I1 => \Waveform[22]_INST_0_i_69_n_5\,
      I2 => \Waveform[22]_INST_0_i_70_n_2\,
      I3 => \Waveform[22]_INST_0_i_31_n_0\,
      O => \Waveform[22]_INST_0_i_35_n_0\
    );
\Waveform[22]_INST_0_i_350\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(15),
      I1 => \wavegen/Waveform_reg_50\(15),
      I2 => \wavegen/Waveform_reg_51\(15),
      O => \Waveform[22]_INST_0_i_350_n_0\
    );
\Waveform[22]_INST_0_i_351\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(19),
      I1 => \wavegen/Waveform_reg_50\(19),
      I2 => \wavegen/Waveform_reg_51\(19),
      I3 => \Waveform[22]_INST_0_i_347_n_0\,
      O => \Waveform[22]_INST_0_i_351_n_0\
    );
\Waveform[22]_INST_0_i_352\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(18),
      I1 => \wavegen/Waveform_reg_50\(18),
      I2 => \wavegen/Waveform_reg_51\(18),
      I3 => \Waveform[22]_INST_0_i_348_n_0\,
      O => \Waveform[22]_INST_0_i_352_n_0\
    );
\Waveform[22]_INST_0_i_353\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(17),
      I1 => \wavegen/Waveform_reg_50\(17),
      I2 => \wavegen/Waveform_reg_51\(17),
      I3 => \Waveform[22]_INST_0_i_349_n_0\,
      O => \Waveform[22]_INST_0_i_353_n_0\
    );
\Waveform[22]_INST_0_i_354\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(16),
      I1 => \wavegen/Waveform_reg_50\(16),
      I2 => \wavegen/Waveform_reg_51\(16),
      I3 => \Waveform[22]_INST_0_i_350_n_0\,
      O => \Waveform[22]_INST_0_i_354_n_0\
    );
\Waveform[22]_INST_0_i_355\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(18),
      I1 => \wavegen/Waveform_reg_53\(18),
      I2 => \wavegen/Waveform_reg_55\(18),
      O => \Waveform[22]_INST_0_i_355_n_0\
    );
\Waveform[22]_INST_0_i_356\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(17),
      I1 => \wavegen/Waveform_reg_53\(17),
      I2 => \wavegen/Waveform_reg_55\(17),
      O => \Waveform[22]_INST_0_i_356_n_0\
    );
\Waveform[22]_INST_0_i_357\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(16),
      I1 => \wavegen/Waveform_reg_53\(16),
      I2 => \wavegen/Waveform_reg_55\(16),
      O => \Waveform[22]_INST_0_i_357_n_0\
    );
\Waveform[22]_INST_0_i_358\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(15),
      I1 => \wavegen/Waveform_reg_53\(15),
      I2 => \wavegen/Waveform_reg_55\(15),
      O => \Waveform[22]_INST_0_i_358_n_0\
    );
\Waveform[22]_INST_0_i_359\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(19),
      I1 => \wavegen/Waveform_reg_53\(19),
      I2 => \wavegen/Waveform_reg_55\(19),
      I3 => \Waveform[22]_INST_0_i_355_n_0\,
      O => \Waveform[22]_INST_0_i_359_n_0\
    );
\Waveform[22]_INST_0_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_6\,
      I1 => \Waveform[22]_INST_0_i_69_n_6\,
      I2 => \Waveform[22]_INST_0_i_70_n_2\,
      I3 => \Waveform[22]_INST_0_i_32_n_0\,
      O => \Waveform[22]_INST_0_i_36_n_0\
    );
\Waveform[22]_INST_0_i_360\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(18),
      I1 => \wavegen/Waveform_reg_53\(18),
      I2 => \wavegen/Waveform_reg_55\(18),
      I3 => \Waveform[22]_INST_0_i_356_n_0\,
      O => \Waveform[22]_INST_0_i_360_n_0\
    );
\Waveform[22]_INST_0_i_361\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(17),
      I1 => \wavegen/Waveform_reg_53\(17),
      I2 => \wavegen/Waveform_reg_55\(17),
      I3 => \Waveform[22]_INST_0_i_357_n_0\,
      O => \Waveform[22]_INST_0_i_361_n_0\
    );
\Waveform[22]_INST_0_i_362\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(16),
      I1 => \wavegen/Waveform_reg_53\(16),
      I2 => \wavegen/Waveform_reg_55\(16),
      I3 => \Waveform[22]_INST_0_i_358_n_0\,
      O => \Waveform[22]_INST_0_i_362_n_0\
    );
\Waveform[22]_INST_0_i_363\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(18),
      I1 => \wavegen/Waveform_reg_57\(18),
      I2 => \wavegen/Waveform_reg_58\(18),
      O => \Waveform[22]_INST_0_i_363_n_0\
    );
\Waveform[22]_INST_0_i_364\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(17),
      I1 => \wavegen/Waveform_reg_57\(17),
      I2 => \wavegen/Waveform_reg_58\(17),
      O => \Waveform[22]_INST_0_i_364_n_0\
    );
\Waveform[22]_INST_0_i_365\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(16),
      I1 => \wavegen/Waveform_reg_57\(16),
      I2 => \wavegen/Waveform_reg_58\(16),
      O => \Waveform[22]_INST_0_i_365_n_0\
    );
\Waveform[22]_INST_0_i_366\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(15),
      I1 => \wavegen/Waveform_reg_57\(15),
      I2 => \wavegen/Waveform_reg_58\(15),
      O => \Waveform[22]_INST_0_i_366_n_0\
    );
\Waveform[22]_INST_0_i_367\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(19),
      I1 => \wavegen/Waveform_reg_57\(19),
      I2 => \wavegen/Waveform_reg_58\(19),
      I3 => \Waveform[22]_INST_0_i_363_n_0\,
      O => \Waveform[22]_INST_0_i_367_n_0\
    );
\Waveform[22]_INST_0_i_368\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(18),
      I1 => \wavegen/Waveform_reg_57\(18),
      I2 => \wavegen/Waveform_reg_58\(18),
      I3 => \Waveform[22]_INST_0_i_364_n_0\,
      O => \Waveform[22]_INST_0_i_368_n_0\
    );
\Waveform[22]_INST_0_i_369\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(17),
      I1 => \wavegen/Waveform_reg_57\(17),
      I2 => \wavegen/Waveform_reg_58\(17),
      I3 => \Waveform[22]_INST_0_i_365_n_0\,
      O => \Waveform[22]_INST_0_i_369_n_0\
    );
\Waveform[22]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_7\,
      I1 => \Waveform[22]_INST_0_i_69_n_7\,
      I2 => \Waveform[22]_INST_0_i_70_n_7\,
      I3 => \Waveform[22]_INST_0_i_33_n_0\,
      O => \Waveform[22]_INST_0_i_37_n_0\
    );
\Waveform[22]_INST_0_i_370\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(16),
      I1 => \wavegen/Waveform_reg_57\(16),
      I2 => \wavegen/Waveform_reg_58\(16),
      I3 => \Waveform[22]_INST_0_i_366_n_0\,
      O => \Waveform[22]_INST_0_i_370_n_0\
    );
\Waveform[22]_INST_0_i_372\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_15\(23),
      I1 => \wavegen/Waveform_reg_13\(23),
      I2 => \wavegen/Waveform_reg_14\(23),
      O => \Waveform[22]_INST_0_i_372_n_0\
    );
\Waveform[22]_INST_0_i_374\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_18\(23),
      I1 => \wavegen/Waveform_reg_16\(23),
      I2 => \wavegen/Waveform_reg_17\(23),
      O => \Waveform[22]_INST_0_i_374_n_0\
    );
\Waveform[22]_INST_0_i_376\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_22\(23),
      I1 => \wavegen/Waveform_reg_19\(23),
      I2 => \wavegen/Waveform_reg_20\(23),
      O => \Waveform[22]_INST_0_i_376_n_0\
    );
\Waveform[22]_INST_0_i_378\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(21),
      I1 => \wavegen/Waveform_reg_14\(21),
      I2 => \wavegen/Waveform_reg_15\(21),
      O => \Waveform[22]_INST_0_i_378_n_0\
    );
\Waveform[22]_INST_0_i_379\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(20),
      I1 => \wavegen/Waveform_reg_14\(20),
      I2 => \wavegen/Waveform_reg_15\(20),
      O => \Waveform[22]_INST_0_i_379_n_0\
    );
\Waveform[22]_INST_0_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_5\,
      I1 => \Waveform[22]_INST_0_i_75_n_5\,
      I2 => \Waveform[22]_INST_0_i_76_n_5\,
      O => \Waveform[22]_INST_0_i_38_n_0\
    );
\Waveform[22]_INST_0_i_380\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(19),
      I1 => \wavegen/Waveform_reg_14\(19),
      I2 => \wavegen/Waveform_reg_15\(19),
      O => \Waveform[22]_INST_0_i_380_n_0\
    );
\Waveform[22]_INST_0_i_382\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_378_n_0\,
      I1 => \wavegen/Waveform_reg_14\(22),
      I2 => \wavegen/Waveform_reg_13\(22),
      I3 => \wavegen/Waveform_reg_15\(22),
      O => \Waveform[22]_INST_0_i_382_n_0\
    );
\Waveform[22]_INST_0_i_383\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(21),
      I1 => \wavegen/Waveform_reg_14\(21),
      I2 => \wavegen/Waveform_reg_15\(21),
      I3 => \Waveform[22]_INST_0_i_379_n_0\,
      O => \Waveform[22]_INST_0_i_383_n_0\
    );
\Waveform[22]_INST_0_i_384\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(20),
      I1 => \wavegen/Waveform_reg_14\(20),
      I2 => \wavegen/Waveform_reg_15\(20),
      I3 => \Waveform[22]_INST_0_i_380_n_0\,
      O => \Waveform[22]_INST_0_i_384_n_0\
    );
\Waveform[22]_INST_0_i_386\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(21),
      I1 => \wavegen/Waveform_reg_17\(21),
      I2 => \wavegen/Waveform_reg_18\(21),
      O => \Waveform[22]_INST_0_i_386_n_0\
    );
\Waveform[22]_INST_0_i_387\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(20),
      I1 => \wavegen/Waveform_reg_17\(20),
      I2 => \wavegen/Waveform_reg_18\(20),
      O => \Waveform[22]_INST_0_i_387_n_0\
    );
\Waveform[22]_INST_0_i_388\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(19),
      I1 => \wavegen/Waveform_reg_17\(19),
      I2 => \wavegen/Waveform_reg_18\(19),
      O => \Waveform[22]_INST_0_i_388_n_0\
    );
\Waveform[22]_INST_0_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_6\,
      I1 => \Waveform[22]_INST_0_i_75_n_6\,
      I2 => \Waveform[22]_INST_0_i_76_n_6\,
      O => \Waveform[22]_INST_0_i_39_n_0\
    );
\Waveform[22]_INST_0_i_390\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_386_n_0\,
      I1 => \wavegen/Waveform_reg_17\(22),
      I2 => \wavegen/Waveform_reg_16\(22),
      I3 => \wavegen/Waveform_reg_18\(22),
      O => \Waveform[22]_INST_0_i_390_n_0\
    );
\Waveform[22]_INST_0_i_391\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(21),
      I1 => \wavegen/Waveform_reg_17\(21),
      I2 => \wavegen/Waveform_reg_18\(21),
      I3 => \Waveform[22]_INST_0_i_387_n_0\,
      O => \Waveform[22]_INST_0_i_391_n_0\
    );
\Waveform[22]_INST_0_i_392\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(20),
      I1 => \wavegen/Waveform_reg_17\(20),
      I2 => \wavegen/Waveform_reg_18\(20),
      I3 => \Waveform[22]_INST_0_i_388_n_0\,
      O => \Waveform[22]_INST_0_i_392_n_0\
    );
\Waveform[22]_INST_0_i_394\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(21),
      I1 => \wavegen/Waveform_reg_20\(21),
      I2 => \wavegen/Waveform_reg_22\(21),
      O => \Waveform[22]_INST_0_i_394_n_0\
    );
\Waveform[22]_INST_0_i_395\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(20),
      I1 => \wavegen/Waveform_reg_20\(20),
      I2 => \wavegen/Waveform_reg_22\(20),
      O => \Waveform[22]_INST_0_i_395_n_0\
    );
\Waveform[22]_INST_0_i_396\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(19),
      I1 => \wavegen/Waveform_reg_20\(19),
      I2 => \wavegen/Waveform_reg_22\(19),
      O => \Waveform[22]_INST_0_i_396_n_0\
    );
\Waveform[22]_INST_0_i_398\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_394_n_0\,
      I1 => \wavegen/Waveform_reg_20\(22),
      I2 => \wavegen/Waveform_reg_19\(22),
      I3 => \wavegen/Waveform_reg_22\(22),
      O => \Waveform[22]_INST_0_i_398_n_0\
    );
\Waveform[22]_INST_0_i_399\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(21),
      I1 => \wavegen/Waveform_reg_20\(21),
      I2 => \wavegen/Waveform_reg_22\(21),
      I3 => \Waveform[22]_INST_0_i_395_n_0\,
      O => \Waveform[22]_INST_0_i_399_n_0\
    );
\Waveform[22]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_15_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_4_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_4_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_4_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_16_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_16_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_17_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_18_n_0\,
      O(3) => \Waveform[22]_INST_0_i_4_n_4\,
      O(2) => \Waveform[22]_INST_0_i_4_n_5\,
      O(1) => \Waveform[22]_INST_0_i_4_n_6\,
      O(0) => \Waveform[22]_INST_0_i_4_n_7\,
      S(3) => \Waveform[22]_INST_0_i_19_n_0\,
      S(2) => \Waveform[22]_INST_0_i_20_n_0\,
      S(1) => \Waveform[22]_INST_0_i_21_n_0\,
      S(0) => \Waveform[22]_INST_0_i_22_n_0\
    );
\Waveform[22]_INST_0_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_7\,
      I1 => \Waveform[22]_INST_0_i_75_n_7\,
      I2 => \Waveform[22]_INST_0_i_76_n_7\,
      O => \Waveform[22]_INST_0_i_40_n_0\
    );
\Waveform[22]_INST_0_i_400\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(20),
      I1 => \wavegen/Waveform_reg_20\(20),
      I2 => \wavegen/Waveform_reg_22\(20),
      I3 => \Waveform[22]_INST_0_i_396_n_0\,
      O => \Waveform[22]_INST_0_i_400_n_0\
    );
\Waveform[22]_INST_0_i_402\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_25\(23),
      I1 => \wavegen/Waveform_reg_23\(23),
      I2 => \wavegen/Waveform_reg_24\(23),
      O => \Waveform[22]_INST_0_i_402_n_0\
    );
\Waveform[22]_INST_0_i_404\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_28\(23),
      I1 => \wavegen/Waveform_reg_26\(23),
      I2 => \wavegen/Waveform_reg_27\(23),
      O => \Waveform[22]_INST_0_i_404_n_0\
    );
\Waveform[22]_INST_0_i_406\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_31\(23),
      I1 => \wavegen/Waveform_reg_29\(23),
      I2 => \wavegen/Waveform_reg_30\(23),
      O => \Waveform[22]_INST_0_i_406_n_0\
    );
\Waveform[22]_INST_0_i_408\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(21),
      I1 => \wavegen/Waveform_reg_24\(21),
      I2 => \wavegen/Waveform_reg_25\(21),
      O => \Waveform[22]_INST_0_i_408_n_0\
    );
\Waveform[22]_INST_0_i_409\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(20),
      I1 => \wavegen/Waveform_reg_24\(20),
      I2 => \wavegen/Waveform_reg_25\(20),
      O => \Waveform[22]_INST_0_i_409_n_0\
    );
\Waveform[22]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_77_n_4\,
      I1 => \Waveform[22]_INST_0_i_78_n_4\,
      I2 => \Waveform[22]_INST_0_i_79_n_4\,
      O => \Waveform[22]_INST_0_i_41_n_0\
    );
\Waveform[22]_INST_0_i_410\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(19),
      I1 => \wavegen/Waveform_reg_24\(19),
      I2 => \wavegen/Waveform_reg_25\(19),
      O => \Waveform[22]_INST_0_i_410_n_0\
    );
\Waveform[22]_INST_0_i_412\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_408_n_0\,
      I1 => \wavegen/Waveform_reg_24\(22),
      I2 => \wavegen/Waveform_reg_23\(22),
      I3 => \wavegen/Waveform_reg_25\(22),
      O => \Waveform[22]_INST_0_i_412_n_0\
    );
\Waveform[22]_INST_0_i_413\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(21),
      I1 => \wavegen/Waveform_reg_24\(21),
      I2 => \wavegen/Waveform_reg_25\(21),
      I3 => \Waveform[22]_INST_0_i_409_n_0\,
      O => \Waveform[22]_INST_0_i_413_n_0\
    );
\Waveform[22]_INST_0_i_414\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(20),
      I1 => \wavegen/Waveform_reg_24\(20),
      I2 => \wavegen/Waveform_reg_25\(20),
      I3 => \Waveform[22]_INST_0_i_410_n_0\,
      O => \Waveform[22]_INST_0_i_414_n_0\
    );
\Waveform[22]_INST_0_i_416\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(21),
      I1 => \wavegen/Waveform_reg_27\(21),
      I2 => \wavegen/Waveform_reg_28\(21),
      O => \Waveform[22]_INST_0_i_416_n_0\
    );
\Waveform[22]_INST_0_i_417\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(20),
      I1 => \wavegen/Waveform_reg_27\(20),
      I2 => \wavegen/Waveform_reg_28\(20),
      O => \Waveform[22]_INST_0_i_417_n_0\
    );
\Waveform[22]_INST_0_i_418\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(19),
      I1 => \wavegen/Waveform_reg_27\(19),
      I2 => \wavegen/Waveform_reg_28\(19),
      O => \Waveform[22]_INST_0_i_418_n_0\
    );
\Waveform[22]_INST_0_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_4\,
      I1 => \Waveform[22]_INST_0_i_75_n_4\,
      I2 => \Waveform[22]_INST_0_i_76_n_4\,
      I3 => \Waveform[22]_INST_0_i_38_n_0\,
      O => \Waveform[22]_INST_0_i_42_n_0\
    );
\Waveform[22]_INST_0_i_420\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_416_n_0\,
      I1 => \wavegen/Waveform_reg_27\(22),
      I2 => \wavegen/Waveform_reg_26\(22),
      I3 => \wavegen/Waveform_reg_28\(22),
      O => \Waveform[22]_INST_0_i_420_n_0\
    );
\Waveform[22]_INST_0_i_421\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(21),
      I1 => \wavegen/Waveform_reg_27\(21),
      I2 => \wavegen/Waveform_reg_28\(21),
      I3 => \Waveform[22]_INST_0_i_417_n_0\,
      O => \Waveform[22]_INST_0_i_421_n_0\
    );
\Waveform[22]_INST_0_i_422\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(20),
      I1 => \wavegen/Waveform_reg_27\(20),
      I2 => \wavegen/Waveform_reg_28\(20),
      I3 => \Waveform[22]_INST_0_i_418_n_0\,
      O => \Waveform[22]_INST_0_i_422_n_0\
    );
\Waveform[22]_INST_0_i_424\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(21),
      I1 => \wavegen/Waveform_reg_30\(21),
      I2 => \wavegen/Waveform_reg_31\(21),
      O => \Waveform[22]_INST_0_i_424_n_0\
    );
\Waveform[22]_INST_0_i_425\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(20),
      I1 => \wavegen/Waveform_reg_30\(20),
      I2 => \wavegen/Waveform_reg_31\(20),
      O => \Waveform[22]_INST_0_i_425_n_0\
    );
\Waveform[22]_INST_0_i_426\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(19),
      I1 => \wavegen/Waveform_reg_30\(19),
      I2 => \wavegen/Waveform_reg_31\(19),
      O => \Waveform[22]_INST_0_i_426_n_0\
    );
\Waveform[22]_INST_0_i_428\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_424_n_0\,
      I1 => \wavegen/Waveform_reg_30\(22),
      I2 => \wavegen/Waveform_reg_29\(22),
      I3 => \wavegen/Waveform_reg_31\(22),
      O => \Waveform[22]_INST_0_i_428_n_0\
    );
\Waveform[22]_INST_0_i_429\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(21),
      I1 => \wavegen/Waveform_reg_30\(21),
      I2 => \wavegen/Waveform_reg_31\(21),
      I3 => \Waveform[22]_INST_0_i_425_n_0\,
      O => \Waveform[22]_INST_0_i_429_n_0\
    );
\Waveform[22]_INST_0_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_5\,
      I1 => \Waveform[22]_INST_0_i_75_n_5\,
      I2 => \Waveform[22]_INST_0_i_76_n_5\,
      I3 => \Waveform[22]_INST_0_i_39_n_0\,
      O => \Waveform[22]_INST_0_i_43_n_0\
    );
\Waveform[22]_INST_0_i_430\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(20),
      I1 => \wavegen/Waveform_reg_30\(20),
      I2 => \wavegen/Waveform_reg_31\(20),
      I3 => \Waveform[22]_INST_0_i_426_n_0\,
      O => \Waveform[22]_INST_0_i_430_n_0\
    );
\Waveform[22]_INST_0_i_432\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_35\(23),
      I1 => \wavegen/Waveform_reg_33\(23),
      I2 => \wavegen/Waveform_reg_34\(23),
      O => \Waveform[22]_INST_0_i_432_n_0\
    );
\Waveform[22]_INST_0_i_434\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_38\(23),
      I1 => \wavegen/Waveform_reg_36\(23),
      I2 => \wavegen/Waveform_reg_37\(23),
      O => \Waveform[22]_INST_0_i_434_n_0\
    );
\Waveform[22]_INST_0_i_436\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_41\(23),
      I1 => \wavegen/Waveform_reg_39\(23),
      I2 => \wavegen/Waveform_reg_40\(23),
      O => \Waveform[22]_INST_0_i_436_n_0\
    );
\Waveform[22]_INST_0_i_438\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(21),
      I1 => \wavegen/Waveform_reg_34\(21),
      I2 => \wavegen/Waveform_reg_35\(21),
      O => \Waveform[22]_INST_0_i_438_n_0\
    );
\Waveform[22]_INST_0_i_439\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(20),
      I1 => \wavegen/Waveform_reg_34\(20),
      I2 => \wavegen/Waveform_reg_35\(20),
      O => \Waveform[22]_INST_0_i_439_n_0\
    );
\Waveform[22]_INST_0_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_6\,
      I1 => \Waveform[22]_INST_0_i_75_n_6\,
      I2 => \Waveform[22]_INST_0_i_76_n_6\,
      I3 => \Waveform[22]_INST_0_i_40_n_0\,
      O => \Waveform[22]_INST_0_i_44_n_0\
    );
\Waveform[22]_INST_0_i_440\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(19),
      I1 => \wavegen/Waveform_reg_34\(19),
      I2 => \wavegen/Waveform_reg_35\(19),
      O => \Waveform[22]_INST_0_i_440_n_0\
    );
\Waveform[22]_INST_0_i_442\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_438_n_0\,
      I1 => \wavegen/Waveform_reg_34\(22),
      I2 => \wavegen/Waveform_reg_33\(22),
      I3 => \wavegen/Waveform_reg_35\(22),
      O => \Waveform[22]_INST_0_i_442_n_0\
    );
\Waveform[22]_INST_0_i_443\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(21),
      I1 => \wavegen/Waveform_reg_34\(21),
      I2 => \wavegen/Waveform_reg_35\(21),
      I3 => \Waveform[22]_INST_0_i_439_n_0\,
      O => \Waveform[22]_INST_0_i_443_n_0\
    );
\Waveform[22]_INST_0_i_444\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(20),
      I1 => \wavegen/Waveform_reg_34\(20),
      I2 => \wavegen/Waveform_reg_35\(20),
      I3 => \Waveform[22]_INST_0_i_440_n_0\,
      O => \Waveform[22]_INST_0_i_444_n_0\
    );
\Waveform[22]_INST_0_i_446\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(21),
      I1 => \wavegen/Waveform_reg_37\(21),
      I2 => \wavegen/Waveform_reg_38\(21),
      O => \Waveform[22]_INST_0_i_446_n_0\
    );
\Waveform[22]_INST_0_i_447\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(20),
      I1 => \wavegen/Waveform_reg_37\(20),
      I2 => \wavegen/Waveform_reg_38\(20),
      O => \Waveform[22]_INST_0_i_447_n_0\
    );
\Waveform[22]_INST_0_i_448\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(19),
      I1 => \wavegen/Waveform_reg_37\(19),
      I2 => \wavegen/Waveform_reg_38\(19),
      O => \Waveform[22]_INST_0_i_448_n_0\
    );
\Waveform[22]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_7\,
      I1 => \Waveform[22]_INST_0_i_75_n_7\,
      I2 => \Waveform[22]_INST_0_i_76_n_7\,
      I3 => \Waveform[22]_INST_0_i_41_n_0\,
      O => \Waveform[22]_INST_0_i_45_n_0\
    );
\Waveform[22]_INST_0_i_450\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_446_n_0\,
      I1 => \wavegen/Waveform_reg_37\(22),
      I2 => \wavegen/Waveform_reg_36\(22),
      I3 => \wavegen/Waveform_reg_38\(22),
      O => \Waveform[22]_INST_0_i_450_n_0\
    );
\Waveform[22]_INST_0_i_451\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(21),
      I1 => \wavegen/Waveform_reg_37\(21),
      I2 => \wavegen/Waveform_reg_38\(21),
      I3 => \Waveform[22]_INST_0_i_447_n_0\,
      O => \Waveform[22]_INST_0_i_451_n_0\
    );
\Waveform[22]_INST_0_i_452\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(20),
      I1 => \wavegen/Waveform_reg_37\(20),
      I2 => \wavegen/Waveform_reg_38\(20),
      I3 => \Waveform[22]_INST_0_i_448_n_0\,
      O => \Waveform[22]_INST_0_i_452_n_0\
    );
\Waveform[22]_INST_0_i_454\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(21),
      I1 => \wavegen/Waveform_reg_40\(21),
      I2 => \wavegen/Waveform_reg_41\(21),
      O => \Waveform[22]_INST_0_i_454_n_0\
    );
\Waveform[22]_INST_0_i_455\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(20),
      I1 => \wavegen/Waveform_reg_40\(20),
      I2 => \wavegen/Waveform_reg_41\(20),
      O => \Waveform[22]_INST_0_i_455_n_0\
    );
\Waveform[22]_INST_0_i_456\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(19),
      I1 => \wavegen/Waveform_reg_40\(19),
      I2 => \wavegen/Waveform_reg_41\(19),
      O => \Waveform[22]_INST_0_i_456_n_0\
    );
\Waveform[22]_INST_0_i_458\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_454_n_0\,
      I1 => \wavegen/Waveform_reg_40\(22),
      I2 => \wavegen/Waveform_reg_39\(22),
      I3 => \wavegen/Waveform_reg_41\(22),
      O => \Waveform[22]_INST_0_i_458_n_0\
    );
\Waveform[22]_INST_0_i_459\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(21),
      I1 => \wavegen/Waveform_reg_40\(21),
      I2 => \wavegen/Waveform_reg_41\(21),
      I3 => \Waveform[22]_INST_0_i_455_n_0\,
      O => \Waveform[22]_INST_0_i_459_n_0\
    );
\Waveform[22]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_16_n_0\,
      I1 => \Waveform[22]_INST_0_i_57_n_2\,
      I2 => \Waveform[22]_INST_0_i_56_n_2\,
      I3 => \Waveform[22]_INST_0_i_58_n_2\,
      O => \Waveform[22]_INST_0_i_46_n_0\
    );
\Waveform[22]_INST_0_i_460\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(20),
      I1 => \wavegen/Waveform_reg_40\(20),
      I2 => \wavegen/Waveform_reg_41\(20),
      I3 => \Waveform[22]_INST_0_i_456_n_0\,
      O => \Waveform[22]_INST_0_i_460_n_0\
    );
\Waveform[22]_INST_0_i_461\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(18),
      I1 => \wavegen/Waveform_reg_14\(18),
      I2 => \wavegen/Waveform_reg_15\(18),
      O => \Waveform[22]_INST_0_i_461_n_0\
    );
\Waveform[22]_INST_0_i_462\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(17),
      I1 => \wavegen/Waveform_reg_14\(17),
      I2 => \wavegen/Waveform_reg_15\(17),
      O => \Waveform[22]_INST_0_i_462_n_0\
    );
\Waveform[22]_INST_0_i_463\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(16),
      I1 => \wavegen/Waveform_reg_14\(16),
      I2 => \wavegen/Waveform_reg_15\(16),
      O => \Waveform[22]_INST_0_i_463_n_0\
    );
\Waveform[22]_INST_0_i_464\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(15),
      I1 => \wavegen/Waveform_reg_14\(15),
      I2 => \wavegen/Waveform_reg_15\(15),
      O => \Waveform[22]_INST_0_i_464_n_0\
    );
\Waveform[22]_INST_0_i_465\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(19),
      I1 => \wavegen/Waveform_reg_14\(19),
      I2 => \wavegen/Waveform_reg_15\(19),
      I3 => \Waveform[22]_INST_0_i_461_n_0\,
      O => \Waveform[22]_INST_0_i_465_n_0\
    );
\Waveform[22]_INST_0_i_466\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(18),
      I1 => \wavegen/Waveform_reg_14\(18),
      I2 => \wavegen/Waveform_reg_15\(18),
      I3 => \Waveform[22]_INST_0_i_462_n_0\,
      O => \Waveform[22]_INST_0_i_466_n_0\
    );
\Waveform[22]_INST_0_i_467\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(17),
      I1 => \wavegen/Waveform_reg_14\(17),
      I2 => \wavegen/Waveform_reg_15\(17),
      I3 => \Waveform[22]_INST_0_i_463_n_0\,
      O => \Waveform[22]_INST_0_i_467_n_0\
    );
\Waveform[22]_INST_0_i_468\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(16),
      I1 => \wavegen/Waveform_reg_14\(16),
      I2 => \wavegen/Waveform_reg_15\(16),
      I3 => \Waveform[22]_INST_0_i_464_n_0\,
      O => \Waveform[22]_INST_0_i_468_n_0\
    );
\Waveform[22]_INST_0_i_469\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(18),
      I1 => \wavegen/Waveform_reg_17\(18),
      I2 => \wavegen/Waveform_reg_18\(18),
      O => \Waveform[22]_INST_0_i_469_n_0\
    );
\Waveform[22]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_16_n_0\,
      I1 => \Waveform[22]_INST_0_i_57_n_2\,
      I2 => \Waveform[22]_INST_0_i_56_n_2\,
      I3 => \Waveform[22]_INST_0_i_58_n_2\,
      O => \Waveform[22]_INST_0_i_47_n_0\
    );
\Waveform[22]_INST_0_i_470\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(17),
      I1 => \wavegen/Waveform_reg_17\(17),
      I2 => \wavegen/Waveform_reg_18\(17),
      O => \Waveform[22]_INST_0_i_470_n_0\
    );
\Waveform[22]_INST_0_i_471\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(16),
      I1 => \wavegen/Waveform_reg_17\(16),
      I2 => \wavegen/Waveform_reg_18\(16),
      O => \Waveform[22]_INST_0_i_471_n_0\
    );
\Waveform[22]_INST_0_i_472\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(15),
      I1 => \wavegen/Waveform_reg_17\(15),
      I2 => \wavegen/Waveform_reg_18\(15),
      O => \Waveform[22]_INST_0_i_472_n_0\
    );
\Waveform[22]_INST_0_i_473\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(19),
      I1 => \wavegen/Waveform_reg_17\(19),
      I2 => \wavegen/Waveform_reg_18\(19),
      I3 => \Waveform[22]_INST_0_i_469_n_0\,
      O => \Waveform[22]_INST_0_i_473_n_0\
    );
\Waveform[22]_INST_0_i_474\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(18),
      I1 => \wavegen/Waveform_reg_17\(18),
      I2 => \wavegen/Waveform_reg_18\(18),
      I3 => \Waveform[22]_INST_0_i_470_n_0\,
      O => \Waveform[22]_INST_0_i_474_n_0\
    );
\Waveform[22]_INST_0_i_475\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(17),
      I1 => \wavegen/Waveform_reg_17\(17),
      I2 => \wavegen/Waveform_reg_18\(17),
      I3 => \Waveform[22]_INST_0_i_471_n_0\,
      O => \Waveform[22]_INST_0_i_475_n_0\
    );
\Waveform[22]_INST_0_i_476\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(16),
      I1 => \wavegen/Waveform_reg_17\(16),
      I2 => \wavegen/Waveform_reg_18\(16),
      I3 => \Waveform[22]_INST_0_i_472_n_0\,
      O => \Waveform[22]_INST_0_i_476_n_0\
    );
\Waveform[22]_INST_0_i_477\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(18),
      I1 => \wavegen/Waveform_reg_20\(18),
      I2 => \wavegen/Waveform_reg_22\(18),
      O => \Waveform[22]_INST_0_i_477_n_0\
    );
\Waveform[22]_INST_0_i_478\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(17),
      I1 => \wavegen/Waveform_reg_20\(17),
      I2 => \wavegen/Waveform_reg_22\(17),
      O => \Waveform[22]_INST_0_i_478_n_0\
    );
\Waveform[22]_INST_0_i_479\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(16),
      I1 => \wavegen/Waveform_reg_20\(16),
      I2 => \wavegen/Waveform_reg_22\(16),
      O => \Waveform[22]_INST_0_i_479_n_0\
    );
\Waveform[22]_INST_0_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_74_n_4\,
      I1 => \Waveform[22]_INST_0_i_75_n_4\,
      I2 => \Waveform[22]_INST_0_i_76_n_4\,
      O => \Waveform[22]_INST_0_i_48_n_0\
    );
\Waveform[22]_INST_0_i_480\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(15),
      I1 => \wavegen/Waveform_reg_20\(15),
      I2 => \wavegen/Waveform_reg_22\(15),
      O => \Waveform[22]_INST_0_i_480_n_0\
    );
\Waveform[22]_INST_0_i_481\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(19),
      I1 => \wavegen/Waveform_reg_20\(19),
      I2 => \wavegen/Waveform_reg_22\(19),
      I3 => \Waveform[22]_INST_0_i_477_n_0\,
      O => \Waveform[22]_INST_0_i_481_n_0\
    );
\Waveform[22]_INST_0_i_482\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(18),
      I1 => \wavegen/Waveform_reg_20\(18),
      I2 => \wavegen/Waveform_reg_22\(18),
      I3 => \Waveform[22]_INST_0_i_478_n_0\,
      O => \Waveform[22]_INST_0_i_482_n_0\
    );
\Waveform[22]_INST_0_i_483\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(17),
      I1 => \wavegen/Waveform_reg_20\(17),
      I2 => \wavegen/Waveform_reg_22\(17),
      I3 => \Waveform[22]_INST_0_i_479_n_0\,
      O => \Waveform[22]_INST_0_i_483_n_0\
    );
\Waveform[22]_INST_0_i_484\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(16),
      I1 => \wavegen/Waveform_reg_20\(16),
      I2 => \wavegen/Waveform_reg_22\(16),
      I3 => \Waveform[22]_INST_0_i_480_n_0\,
      O => \Waveform[22]_INST_0_i_484_n_0\
    );
\Waveform[22]_INST_0_i_485\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(18),
      I1 => \wavegen/Waveform_reg_24\(18),
      I2 => \wavegen/Waveform_reg_25\(18),
      O => \Waveform[22]_INST_0_i_485_n_0\
    );
\Waveform[22]_INST_0_i_486\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(17),
      I1 => \wavegen/Waveform_reg_24\(17),
      I2 => \wavegen/Waveform_reg_25\(17),
      O => \Waveform[22]_INST_0_i_486_n_0\
    );
\Waveform[22]_INST_0_i_487\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(16),
      I1 => \wavegen/Waveform_reg_24\(16),
      I2 => \wavegen/Waveform_reg_25\(16),
      O => \Waveform[22]_INST_0_i_487_n_0\
    );
\Waveform[22]_INST_0_i_488\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(15),
      I1 => \wavegen/Waveform_reg_24\(15),
      I2 => \wavegen/Waveform_reg_25\(15),
      O => \Waveform[22]_INST_0_i_488_n_0\
    );
\Waveform[22]_INST_0_i_489\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(19),
      I1 => \wavegen/Waveform_reg_24\(19),
      I2 => \wavegen/Waveform_reg_25\(19),
      I3 => \Waveform[22]_INST_0_i_485_n_0\,
      O => \Waveform[22]_INST_0_i_489_n_0\
    );
\Waveform[22]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_80_n_7\,
      I1 => \Waveform[22]_INST_0_i_81_n_7\,
      I2 => \Waveform[22]_INST_0_i_82_n_7\,
      I3 => \Waveform[22]_INST_0_i_81_n_6\,
      I4 => \Waveform[22]_INST_0_i_82_n_6\,
      I5 => \Waveform[22]_INST_0_i_80_n_6\,
      O => \Waveform[22]_INST_0_i_49_n_0\
    );
\Waveform[22]_INST_0_i_490\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(18),
      I1 => \wavegen/Waveform_reg_24\(18),
      I2 => \wavegen/Waveform_reg_25\(18),
      I3 => \Waveform[22]_INST_0_i_486_n_0\,
      O => \Waveform[22]_INST_0_i_490_n_0\
    );
\Waveform[22]_INST_0_i_491\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(17),
      I1 => \wavegen/Waveform_reg_24\(17),
      I2 => \wavegen/Waveform_reg_25\(17),
      I3 => \Waveform[22]_INST_0_i_487_n_0\,
      O => \Waveform[22]_INST_0_i_491_n_0\
    );
\Waveform[22]_INST_0_i_492\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(16),
      I1 => \wavegen/Waveform_reg_24\(16),
      I2 => \wavegen/Waveform_reg_25\(16),
      I3 => \Waveform[22]_INST_0_i_488_n_0\,
      O => \Waveform[22]_INST_0_i_492_n_0\
    );
\Waveform[22]_INST_0_i_493\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(18),
      I1 => \wavegen/Waveform_reg_27\(18),
      I2 => \wavegen/Waveform_reg_28\(18),
      O => \Waveform[22]_INST_0_i_493_n_0\
    );
\Waveform[22]_INST_0_i_494\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(17),
      I1 => \wavegen/Waveform_reg_27\(17),
      I2 => \wavegen/Waveform_reg_28\(17),
      O => \Waveform[22]_INST_0_i_494_n_0\
    );
\Waveform[22]_INST_0_i_495\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(16),
      I1 => \wavegen/Waveform_reg_27\(16),
      I2 => \wavegen/Waveform_reg_28\(16),
      O => \Waveform[22]_INST_0_i_495_n_0\
    );
\Waveform[22]_INST_0_i_496\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(15),
      I1 => \wavegen/Waveform_reg_27\(15),
      I2 => \wavegen/Waveform_reg_28\(15),
      O => \Waveform[22]_INST_0_i_496_n_0\
    );
\Waveform[22]_INST_0_i_497\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(19),
      I1 => \wavegen/Waveform_reg_27\(19),
      I2 => \wavegen/Waveform_reg_28\(19),
      I3 => \Waveform[22]_INST_0_i_493_n_0\,
      O => \Waveform[22]_INST_0_i_497_n_0\
    );
\Waveform[22]_INST_0_i_498\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(18),
      I1 => \wavegen/Waveform_reg_27\(18),
      I2 => \wavegen/Waveform_reg_28\(18),
      I3 => \Waveform[22]_INST_0_i_494_n_0\,
      O => \Waveform[22]_INST_0_i_498_n_0\
    );
\Waveform[22]_INST_0_i_499\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(17),
      I1 => \wavegen/Waveform_reg_27\(17),
      I2 => \wavegen/Waveform_reg_28\(17),
      I3 => \Waveform[22]_INST_0_i_495_n_0\,
      O => \Waveform[22]_INST_0_i_499_n_0\
    );
\Waveform[22]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_6_n_4\,
      I1 => \Waveform[22]_INST_0_i_8_n_4\,
      I2 => \Waveform[22]_INST_0_i_7_n_4\,
      O => \Waveform[22]_INST_0_i_5_n_0\
    );
\Waveform[22]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_48_n_0\,
      I1 => \Waveform[22]_INST_0_i_81_n_7\,
      I2 => \Waveform[22]_INST_0_i_82_n_7\,
      I3 => \Waveform[22]_INST_0_i_80_n_7\,
      O => \Waveform[22]_INST_0_i_50_n_0\
    );
\Waveform[22]_INST_0_i_500\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(16),
      I1 => \wavegen/Waveform_reg_27\(16),
      I2 => \wavegen/Waveform_reg_28\(16),
      I3 => \Waveform[22]_INST_0_i_496_n_0\,
      O => \Waveform[22]_INST_0_i_500_n_0\
    );
\Waveform[22]_INST_0_i_501\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(18),
      I1 => \wavegen/Waveform_reg_30\(18),
      I2 => \wavegen/Waveform_reg_31\(18),
      O => \Waveform[22]_INST_0_i_501_n_0\
    );
\Waveform[22]_INST_0_i_502\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(17),
      I1 => \wavegen/Waveform_reg_30\(17),
      I2 => \wavegen/Waveform_reg_31\(17),
      O => \Waveform[22]_INST_0_i_502_n_0\
    );
\Waveform[22]_INST_0_i_503\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(16),
      I1 => \wavegen/Waveform_reg_30\(16),
      I2 => \wavegen/Waveform_reg_31\(16),
      O => \Waveform[22]_INST_0_i_503_n_0\
    );
\Waveform[22]_INST_0_i_504\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(15),
      I1 => \wavegen/Waveform_reg_30\(15),
      I2 => \wavegen/Waveform_reg_31\(15),
      O => \Waveform[22]_INST_0_i_504_n_0\
    );
\Waveform[22]_INST_0_i_505\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(19),
      I1 => \wavegen/Waveform_reg_30\(19),
      I2 => \wavegen/Waveform_reg_31\(19),
      I3 => \Waveform[22]_INST_0_i_501_n_0\,
      O => \Waveform[22]_INST_0_i_505_n_0\
    );
\Waveform[22]_INST_0_i_506\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(18),
      I1 => \wavegen/Waveform_reg_30\(18),
      I2 => \wavegen/Waveform_reg_31\(18),
      I3 => \Waveform[22]_INST_0_i_502_n_0\,
      O => \Waveform[22]_INST_0_i_506_n_0\
    );
\Waveform[22]_INST_0_i_507\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(17),
      I1 => \wavegen/Waveform_reg_30\(17),
      I2 => \wavegen/Waveform_reg_31\(17),
      I3 => \Waveform[22]_INST_0_i_503_n_0\,
      O => \Waveform[22]_INST_0_i_507_n_0\
    );
\Waveform[22]_INST_0_i_508\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(16),
      I1 => \wavegen/Waveform_reg_30\(16),
      I2 => \wavegen/Waveform_reg_31\(16),
      I3 => \Waveform[22]_INST_0_i_504_n_0\,
      O => \Waveform[22]_INST_0_i_508_n_0\
    );
\Waveform[22]_INST_0_i_509\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(18),
      I1 => \wavegen/Waveform_reg_34\(18),
      I2 => \wavegen/Waveform_reg_35\(18),
      O => \Waveform[22]_INST_0_i_509_n_0\
    );
\Waveform[22]_INST_0_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_68_n_4\,
      I1 => \Waveform[22]_INST_0_i_69_n_4\,
      I2 => \Waveform[22]_INST_0_i_70_n_2\,
      O => \Waveform[22]_INST_0_i_51_n_0\
    );
\Waveform[22]_INST_0_i_510\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(17),
      I1 => \wavegen/Waveform_reg_34\(17),
      I2 => \wavegen/Waveform_reg_35\(17),
      O => \Waveform[22]_INST_0_i_510_n_0\
    );
\Waveform[22]_INST_0_i_511\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(16),
      I1 => \wavegen/Waveform_reg_34\(16),
      I2 => \wavegen/Waveform_reg_35\(16),
      O => \Waveform[22]_INST_0_i_511_n_0\
    );
\Waveform[22]_INST_0_i_512\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(15),
      I1 => \wavegen/Waveform_reg_34\(15),
      I2 => \wavegen/Waveform_reg_35\(15),
      O => \Waveform[22]_INST_0_i_512_n_0\
    );
\Waveform[22]_INST_0_i_513\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(19),
      I1 => \wavegen/Waveform_reg_34\(19),
      I2 => \wavegen/Waveform_reg_35\(19),
      I3 => \Waveform[22]_INST_0_i_509_n_0\,
      O => \Waveform[22]_INST_0_i_513_n_0\
    );
\Waveform[22]_INST_0_i_514\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(18),
      I1 => \wavegen/Waveform_reg_34\(18),
      I2 => \wavegen/Waveform_reg_35\(18),
      I3 => \Waveform[22]_INST_0_i_510_n_0\,
      O => \Waveform[22]_INST_0_i_514_n_0\
    );
\Waveform[22]_INST_0_i_515\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(17),
      I1 => \wavegen/Waveform_reg_34\(17),
      I2 => \wavegen/Waveform_reg_35\(17),
      I3 => \Waveform[22]_INST_0_i_511_n_0\,
      O => \Waveform[22]_INST_0_i_515_n_0\
    );
\Waveform[22]_INST_0_i_516\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(16),
      I1 => \wavegen/Waveform_reg_34\(16),
      I2 => \wavegen/Waveform_reg_35\(16),
      I3 => \Waveform[22]_INST_0_i_512_n_0\,
      O => \Waveform[22]_INST_0_i_516_n_0\
    );
\Waveform[22]_INST_0_i_517\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(18),
      I1 => \wavegen/Waveform_reg_37\(18),
      I2 => \wavegen/Waveform_reg_38\(18),
      O => \Waveform[22]_INST_0_i_517_n_0\
    );
\Waveform[22]_INST_0_i_518\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(17),
      I1 => \wavegen/Waveform_reg_37\(17),
      I2 => \wavegen/Waveform_reg_38\(17),
      O => \Waveform[22]_INST_0_i_518_n_0\
    );
\Waveform[22]_INST_0_i_519\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(16),
      I1 => \wavegen/Waveform_reg_37\(16),
      I2 => \wavegen/Waveform_reg_38\(16),
      O => \Waveform[22]_INST_0_i_519_n_0\
    );
\Waveform[22]_INST_0_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87781EE1"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_83_n_7\,
      I1 => \Waveform[22]_INST_0_i_84_n_7\,
      I2 => \Waveform[22]_INST_0_i_83_n_6\,
      I3 => \Waveform[22]_INST_0_i_84_n_6\,
      I4 => \Waveform[22]_INST_0_i_70_n_2\,
      O => \Waveform[22]_INST_0_i_52_n_0\
    );
\Waveform[22]_INST_0_i_520\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(15),
      I1 => \wavegen/Waveform_reg_37\(15),
      I2 => \wavegen/Waveform_reg_38\(15),
      O => \Waveform[22]_INST_0_i_520_n_0\
    );
\Waveform[22]_INST_0_i_521\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(19),
      I1 => \wavegen/Waveform_reg_37\(19),
      I2 => \wavegen/Waveform_reg_38\(19),
      I3 => \Waveform[22]_INST_0_i_517_n_0\,
      O => \Waveform[22]_INST_0_i_521_n_0\
    );
\Waveform[22]_INST_0_i_522\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(18),
      I1 => \wavegen/Waveform_reg_37\(18),
      I2 => \wavegen/Waveform_reg_38\(18),
      I3 => \Waveform[22]_INST_0_i_518_n_0\,
      O => \Waveform[22]_INST_0_i_522_n_0\
    );
\Waveform[22]_INST_0_i_523\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(17),
      I1 => \wavegen/Waveform_reg_37\(17),
      I2 => \wavegen/Waveform_reg_38\(17),
      I3 => \Waveform[22]_INST_0_i_519_n_0\,
      O => \Waveform[22]_INST_0_i_523_n_0\
    );
\Waveform[22]_INST_0_i_524\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(16),
      I1 => \wavegen/Waveform_reg_37\(16),
      I2 => \wavegen/Waveform_reg_38\(16),
      I3 => \Waveform[22]_INST_0_i_520_n_0\,
      O => \Waveform[22]_INST_0_i_524_n_0\
    );
\Waveform[22]_INST_0_i_525\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(18),
      I1 => \wavegen/Waveform_reg_40\(18),
      I2 => \wavegen/Waveform_reg_41\(18),
      O => \Waveform[22]_INST_0_i_525_n_0\
    );
\Waveform[22]_INST_0_i_526\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(17),
      I1 => \wavegen/Waveform_reg_40\(17),
      I2 => \wavegen/Waveform_reg_41\(17),
      O => \Waveform[22]_INST_0_i_526_n_0\
    );
\Waveform[22]_INST_0_i_527\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(16),
      I1 => \wavegen/Waveform_reg_40\(16),
      I2 => \wavegen/Waveform_reg_41\(16),
      O => \Waveform[22]_INST_0_i_527_n_0\
    );
\Waveform[22]_INST_0_i_528\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(15),
      I1 => \wavegen/Waveform_reg_40\(15),
      I2 => \wavegen/Waveform_reg_41\(15),
      O => \Waveform[22]_INST_0_i_528_n_0\
    );
\Waveform[22]_INST_0_i_529\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(19),
      I1 => \wavegen/Waveform_reg_40\(19),
      I2 => \wavegen/Waveform_reg_41\(19),
      I3 => \Waveform[22]_INST_0_i_525_n_0\,
      O => \Waveform[22]_INST_0_i_529_n_0\
    );
\Waveform[22]_INST_0_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_51_n_0\,
      I1 => \Waveform[22]_INST_0_i_83_n_7\,
      I2 => \Waveform[22]_INST_0_i_84_n_7\,
      I3 => \Waveform[22]_INST_0_i_70_n_2\,
      O => \Waveform[22]_INST_0_i_53_n_0\
    );
\Waveform[22]_INST_0_i_530\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(18),
      I1 => \wavegen/Waveform_reg_40\(18),
      I2 => \wavegen/Waveform_reg_41\(18),
      I3 => \Waveform[22]_INST_0_i_526_n_0\,
      O => \Waveform[22]_INST_0_i_530_n_0\
    );
\Waveform[22]_INST_0_i_531\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(17),
      I1 => \wavegen/Waveform_reg_40\(17),
      I2 => \wavegen/Waveform_reg_41\(17),
      I3 => \Waveform[22]_INST_0_i_527_n_0\,
      O => \Waveform[22]_INST_0_i_531_n_0\
    );
\Waveform[22]_INST_0_i_532\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(16),
      I1 => \wavegen/Waveform_reg_40\(16),
      I2 => \wavegen/Waveform_reg_41\(16),
      I3 => \Waveform[22]_INST_0_i_528_n_0\,
      O => \Waveform[22]_INST_0_i_532_n_0\
    );
\Waveform[22]_INST_0_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_23_n_0\,
      I1 => \Waveform[22]_INST_0_i_63_n_2\,
      I2 => \Waveform[22]_INST_0_i_62_n_2\,
      I3 => \Waveform[22]_INST_0_i_64_n_2\,
      O => \Waveform[22]_INST_0_i_54_n_0\
    );
\Waveform[22]_INST_0_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_23_n_0\,
      I1 => \Waveform[22]_INST_0_i_63_n_2\,
      I2 => \Waveform[22]_INST_0_i_62_n_2\,
      I3 => \Waveform[22]_INST_0_i_64_n_2\,
      O => \Waveform[22]_INST_0_i_55_n_0\
    );
\Waveform[22]_INST_0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_59_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_56_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_56_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_56_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[13].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_56_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_56_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_86_n_0\
    );
\Waveform[22]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_60_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_57_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_57_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_57_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[16].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_57_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_57_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_88_n_0\
    );
\Waveform[22]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_61_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_58_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_58_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_58_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[19].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_58_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_58_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_90_n_0\
    );
\Waveform[22]_INST_0_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_58_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_59_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_59_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_59_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \channels[15].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_92_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_93_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_94_n_0\,
      O(3) => \Waveform[22]_INST_0_i_59_n_4\,
      O(2) => \Waveform[22]_INST_0_i_59_n_5\,
      O(1) => \Waveform[22]_INST_0_i_59_n_6\,
      O(0) => \Waveform[22]_INST_0_i_59_n_7\,
      S(3) => \channels[15].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_96_n_0\,
      S(1) => \Waveform[22]_INST_0_i_97_n_0\,
      S(0) => \Waveform[22]_INST_0_i_98_n_0\
    );
\Waveform[22]_INST_0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_12_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_6_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_6_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_6_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_23_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_23_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_24_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_25_n_0\,
      O(3) => \Waveform[22]_INST_0_i_6_n_4\,
      O(2) => \Waveform[22]_INST_0_i_6_n_5\,
      O(1) => \Waveform[22]_INST_0_i_6_n_6\,
      O(0) => \Waveform[22]_INST_0_i_6_n_7\,
      S(3) => \Waveform[22]_INST_0_i_26_n_0\,
      S(2) => \Waveform[22]_INST_0_i_27_n_0\,
      S(1) => \Waveform[22]_INST_0_i_28_n_0\,
      S(0) => \Waveform[22]_INST_0_i_29_n_0\
    );
\Waveform[22]_INST_0_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_59_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_60_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_60_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_60_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \channels[18].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_100_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_101_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_102_n_0\,
      O(3) => \Waveform[22]_INST_0_i_60_n_4\,
      O(2) => \Waveform[22]_INST_0_i_60_n_5\,
      O(1) => \Waveform[22]_INST_0_i_60_n_6\,
      O(0) => \Waveform[22]_INST_0_i_60_n_7\,
      S(3) => \channels[18].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_104_n_0\,
      S(1) => \Waveform[22]_INST_0_i_105_n_0\,
      S(0) => \Waveform[22]_INST_0_i_106_n_0\
    );
\Waveform[22]_INST_0_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_60_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_61_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_61_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_61_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_61_n_3\,
      CYINIT => '0',
      DI(3) => \channels[21].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_108_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_109_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_110_n_0\,
      O(3) => \Waveform[22]_INST_0_i_61_n_4\,
      O(2) => \Waveform[22]_INST_0_i_61_n_5\,
      O(1) => \Waveform[22]_INST_0_i_61_n_6\,
      O(0) => \Waveform[22]_INST_0_i_61_n_7\,
      S(3) => \channels[21].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_112_n_0\,
      S(1) => \Waveform[22]_INST_0_i_113_n_0\,
      S(0) => \Waveform[22]_INST_0_i_114_n_0\
    );
\Waveform[22]_INST_0_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_65_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_62_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_62_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_62_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[4].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_62_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_62_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_116_n_0\
    );
\Waveform[22]_INST_0_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_66_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_63_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_63_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_63_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[7].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_63_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_63_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_118_n_0\
    );
\Waveform[22]_INST_0_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_67_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_64_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_64_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_64_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[10].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_64_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_64_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_120_n_0\
    );
\Waveform[22]_INST_0_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_49_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_65_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_65_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_65_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_65_n_3\,
      CYINIT => '0',
      DI(3) => \channels[6].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_122_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_123_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_124_n_0\,
      O(3) => \Waveform[22]_INST_0_i_65_n_4\,
      O(2) => \Waveform[22]_INST_0_i_65_n_5\,
      O(1) => \Waveform[22]_INST_0_i_65_n_6\,
      O(0) => \Waveform[22]_INST_0_i_65_n_7\,
      S(3) => \channels[6].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_126_n_0\,
      S(1) => \Waveform[22]_INST_0_i_127_n_0\,
      S(0) => \Waveform[22]_INST_0_i_128_n_0\
    );
\Waveform[22]_INST_0_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_50_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_66_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_66_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_66_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_66_n_3\,
      CYINIT => '0',
      DI(3) => \channels[9].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_130_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_131_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_132_n_0\,
      O(3) => \Waveform[22]_INST_0_i_66_n_4\,
      O(2) => \Waveform[22]_INST_0_i_66_n_5\,
      O(1) => \Waveform[22]_INST_0_i_66_n_6\,
      O(0) => \Waveform[22]_INST_0_i_66_n_7\,
      S(3) => \channels[9].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_134_n_0\,
      S(1) => \Waveform[22]_INST_0_i_135_n_0\,
      S(0) => \Waveform[22]_INST_0_i_136_n_0\
    );
\Waveform[22]_INST_0_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_51_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_67_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_67_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_67_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_67_n_3\,
      CYINIT => '0',
      DI(3) => \channels[12].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_138_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_139_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_140_n_0\,
      O(3) => \Waveform[22]_INST_0_i_67_n_4\,
      O(2) => \Waveform[22]_INST_0_i_67_n_5\,
      O(1) => \Waveform[22]_INST_0_i_67_n_6\,
      O(0) => \Waveform[22]_INST_0_i_67_n_7\,
      S(3) => \channels[12].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_142_n_0\,
      S(1) => \Waveform[22]_INST_0_i_143_n_0\,
      S(0) => \Waveform[22]_INST_0_i_144_n_0\
    );
\Waveform[22]_INST_0_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_71_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_68_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_68_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_68_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_68_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_145_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_145_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_146_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_147_n_0\,
      O(3) => \Waveform[22]_INST_0_i_68_n_4\,
      O(2) => \Waveform[22]_INST_0_i_68_n_5\,
      O(1) => \Waveform[22]_INST_0_i_68_n_6\,
      O(0) => \Waveform[22]_INST_0_i_68_n_7\,
      S(3) => \Waveform[22]_INST_0_i_148_n_0\,
      S(2) => \Waveform[22]_INST_0_i_149_n_0\,
      S(1) => \Waveform[22]_INST_0_i_150_n_0\,
      S(0) => \Waveform[22]_INST_0_i_151_n_0\
    );
\Waveform[22]_INST_0_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_72_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_69_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_69_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_69_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_152_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_153_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_154_n_0\,
      DI(0) => \channels[0].channel0_n_26\,
      O(3) => \Waveform[22]_INST_0_i_69_n_4\,
      O(2) => \Waveform[22]_INST_0_i_69_n_5\,
      O(1) => \Waveform[22]_INST_0_i_69_n_6\,
      O(0) => \Waveform[22]_INST_0_i_69_n_7\,
      S(3) => '1',
      S(2) => \Waveform[22]_INST_0_i_156_n_0\,
      S(1) => \Waveform[22]_INST_0_i_157_n_0\,
      S(0) => \Waveform[22]_INST_0_i_158_n_0\
    );
\Waveform[22]_INST_0_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_13_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_7_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_7_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_7_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_30_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_31_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_32_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_33_n_0\,
      O(3) => \Waveform[22]_INST_0_i_7_n_4\,
      O(2) => \Waveform[22]_INST_0_i_7_n_5\,
      O(1) => \Waveform[22]_INST_0_i_7_n_6\,
      O(0) => \Waveform[22]_INST_0_i_7_n_7\,
      S(3) => \Waveform[22]_INST_0_i_34_n_0\,
      S(2) => \Waveform[22]_INST_0_i_35_n_0\,
      S(1) => \Waveform[22]_INST_0_i_36_n_0\,
      S(0) => \Waveform[22]_INST_0_i_37_n_0\
    );
\Waveform[22]_INST_0_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_73_n_0\,
      CO(3 downto 2) => \NLW_Waveform[22]_INST_0_i_70_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Waveform[22]_INST_0_i_70_n_2\,
      CO(0) => \NLW_Waveform[22]_INST_0_i_70_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channels[1].channel0_n_24\,
      O(3 downto 1) => \NLW_Waveform[22]_INST_0_i_70_O_UNCONNECTED\(3 downto 1),
      O(0) => \Waveform[22]_INST_0_i_70_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \Waveform[22]_INST_0_i_160_n_0\
    );
\Waveform[22]_INST_0_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_52_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_71_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_71_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_71_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_71_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_161_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_162_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_163_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_164_n_0\,
      O(3) => \Waveform[22]_INST_0_i_71_n_4\,
      O(2) => \Waveform[22]_INST_0_i_71_n_5\,
      O(1) => \Waveform[22]_INST_0_i_71_n_6\,
      O(0) => \Waveform[22]_INST_0_i_71_n_7\,
      S(3) => \Waveform[22]_INST_0_i_165_n_0\,
      S(2) => \Waveform[22]_INST_0_i_166_n_0\,
      S(1) => \Waveform[22]_INST_0_i_167_n_0\,
      S(0) => \Waveform[22]_INST_0_i_168_n_0\
    );
\Waveform[22]_INST_0_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_53_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_72_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_72_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_72_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \channels[0].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_170_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_171_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_172_n_0\,
      O(3) => \Waveform[22]_INST_0_i_72_n_4\,
      O(2) => \Waveform[22]_INST_0_i_72_n_5\,
      O(1) => \Waveform[22]_INST_0_i_72_n_6\,
      O(0) => \Waveform[22]_INST_0_i_72_n_7\,
      S(3) => \channels[0].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_174_n_0\,
      S(1) => \Waveform[22]_INST_0_i_175_n_0\,
      S(0) => \Waveform[22]_INST_0_i_176_n_0\
    );
\Waveform[22]_INST_0_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_54_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_73_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_73_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_73_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_73_n_3\,
      CYINIT => '0',
      DI(3) => \channels[3].channel0_n_25\,
      DI(2) => \Waveform[22]_INST_0_i_178_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_179_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_180_n_0\,
      O(3) => \Waveform[22]_INST_0_i_73_n_4\,
      O(2) => \Waveform[22]_INST_0_i_73_n_5\,
      O(1) => \Waveform[22]_INST_0_i_73_n_6\,
      O(0) => \Waveform[22]_INST_0_i_73_n_7\,
      S(3) => \channels[3].channel0_n_24\,
      S(2) => \Waveform[22]_INST_0_i_182_n_0\,
      S(1) => \Waveform[22]_INST_0_i_183_n_0\,
      S(0) => \Waveform[22]_INST_0_i_184_n_0\
    );
\Waveform[22]_INST_0_i_74\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_77_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_74_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_74_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_74_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_74_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_185_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_185_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_186_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_187_n_0\,
      O(3) => \Waveform[22]_INST_0_i_74_n_4\,
      O(2) => \Waveform[22]_INST_0_i_74_n_5\,
      O(1) => \Waveform[22]_INST_0_i_74_n_6\,
      O(0) => \Waveform[22]_INST_0_i_74_n_7\,
      S(3) => \Waveform[22]_INST_0_i_188_n_0\,
      S(2) => \Waveform[22]_INST_0_i_189_n_0\,
      S(1) => \Waveform[22]_INST_0_i_190_n_0\,
      S(0) => \Waveform[22]_INST_0_i_191_n_0\
    );
\Waveform[22]_INST_0_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_78_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_75_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_75_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_75_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_75_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_192_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_192_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_193_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_194_n_0\,
      O(3) => \Waveform[22]_INST_0_i_75_n_4\,
      O(2) => \Waveform[22]_INST_0_i_75_n_5\,
      O(1) => \Waveform[22]_INST_0_i_75_n_6\,
      O(0) => \Waveform[22]_INST_0_i_75_n_7\,
      S(3) => \Waveform[22]_INST_0_i_195_n_0\,
      S(2) => \Waveform[22]_INST_0_i_196_n_0\,
      S(1) => \Waveform[22]_INST_0_i_197_n_0\,
      S(0) => \Waveform[22]_INST_0_i_198_n_0\
    );
\Waveform[22]_INST_0_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_79_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_76_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_76_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_76_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_76_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_199_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_199_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_200_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_201_n_0\,
      O(3) => \Waveform[22]_INST_0_i_76_n_4\,
      O(2) => \Waveform[22]_INST_0_i_76_n_5\,
      O(1) => \Waveform[22]_INST_0_i_76_n_6\,
      O(0) => \Waveform[22]_INST_0_i_76_n_7\,
      S(3) => \Waveform[22]_INST_0_i_202_n_0\,
      S(2) => \Waveform[22]_INST_0_i_203_n_0\,
      S(1) => \Waveform[22]_INST_0_i_204_n_0\,
      S(0) => \Waveform[22]_INST_0_i_205_n_0\
    );
\Waveform[22]_INST_0_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_55_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_77_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_77_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_77_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_77_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_206_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_207_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_208_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_209_n_0\,
      O(3) => \Waveform[22]_INST_0_i_77_n_4\,
      O(2) => \Waveform[22]_INST_0_i_77_n_5\,
      O(1) => \Waveform[22]_INST_0_i_77_n_6\,
      O(0) => \Waveform[22]_INST_0_i_77_n_7\,
      S(3) => \Waveform[22]_INST_0_i_210_n_0\,
      S(2) => \Waveform[22]_INST_0_i_211_n_0\,
      S(1) => \Waveform[22]_INST_0_i_212_n_0\,
      S(0) => \Waveform[22]_INST_0_i_213_n_0\
    );
\Waveform[22]_INST_0_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_56_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_78_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_78_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_78_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_214_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_215_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_216_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_217_n_0\,
      O(3) => \Waveform[22]_INST_0_i_78_n_4\,
      O(2) => \Waveform[22]_INST_0_i_78_n_5\,
      O(1) => \Waveform[22]_INST_0_i_78_n_6\,
      O(0) => \Waveform[22]_INST_0_i_78_n_7\,
      S(3) => \Waveform[22]_INST_0_i_218_n_0\,
      S(2) => \Waveform[22]_INST_0_i_219_n_0\,
      S(1) => \Waveform[22]_INST_0_i_220_n_0\,
      S(0) => \Waveform[22]_INST_0_i_221_n_0\
    );
\Waveform[22]_INST_0_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_57_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_79_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_79_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_79_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_79_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_222_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_223_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_224_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_225_n_0\,
      O(3) => \Waveform[22]_INST_0_i_79_n_4\,
      O(2) => \Waveform[22]_INST_0_i_79_n_5\,
      O(1) => \Waveform[22]_INST_0_i_79_n_6\,
      O(0) => \Waveform[22]_INST_0_i_79_n_7\,
      S(3) => \Waveform[22]_INST_0_i_226_n_0\,
      S(2) => \Waveform[22]_INST_0_i_227_n_0\,
      S(1) => \Waveform[22]_INST_0_i_228_n_0\,
      S(0) => \Waveform[22]_INST_0_i_229_n_0\
    );
\Waveform[22]_INST_0_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[18]_INST_0_i_14_n_0\,
      CO(3) => \Waveform[22]_INST_0_i_8_n_0\,
      CO(2) => \Waveform[22]_INST_0_i_8_n_1\,
      CO(1) => \Waveform[22]_INST_0_i_8_n_2\,
      CO(0) => \Waveform[22]_INST_0_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[22]_INST_0_i_38_n_0\,
      DI(2) => \Waveform[22]_INST_0_i_39_n_0\,
      DI(1) => \Waveform[22]_INST_0_i_40_n_0\,
      DI(0) => \Waveform[22]_INST_0_i_41_n_0\,
      O(3) => \Waveform[22]_INST_0_i_8_n_4\,
      O(2) => \Waveform[22]_INST_0_i_8_n_5\,
      O(1) => \Waveform[22]_INST_0_i_8_n_6\,
      O(0) => \Waveform[22]_INST_0_i_8_n_7\,
      S(3) => \Waveform[22]_INST_0_i_42_n_0\,
      S(2) => \Waveform[22]_INST_0_i_43_n_0\,
      S(1) => \Waveform[22]_INST_0_i_44_n_0\,
      S(0) => \Waveform[22]_INST_0_i_45_n_0\
    );
\Waveform[22]_INST_0_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_76_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_80_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_80_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_199_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_80_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_80_n_6\,
      O(0) => \Waveform[22]_INST_0_i_80_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_230_n_0\,
      S(0) => \Waveform[22]_INST_0_i_231_n_0\
    );
\Waveform[22]_INST_0_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_75_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_81_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_81_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_192_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_81_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_81_n_6\,
      O(0) => \Waveform[22]_INST_0_i_81_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_232_n_0\,
      S(0) => \Waveform[22]_INST_0_i_233_n_0\
    );
\Waveform[22]_INST_0_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_74_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_82_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_82_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_185_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_82_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_82_n_6\,
      O(0) => \Waveform[22]_INST_0_i_82_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_234_n_0\,
      S(0) => \Waveform[22]_INST_0_i_235_n_0\
    );
\Waveform[22]_INST_0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_69_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_83_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_236_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_83_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_83_n_6\,
      O(0) => \Waveform[22]_INST_0_i_83_n_7\,
      S(3 downto 0) => B"0011"
    );
\Waveform[22]_INST_0_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[22]_INST_0_i_68_n_0\,
      CO(3 downto 1) => \NLW_Waveform[22]_INST_0_i_84_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Waveform[22]_INST_0_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Waveform[22]_INST_0_i_145_n_0\,
      O(3 downto 2) => \NLW_Waveform[22]_INST_0_i_84_O_UNCONNECTED\(3 downto 2),
      O(1) => \Waveform[22]_INST_0_i_84_n_6\,
      O(0) => \Waveform[22]_INST_0_i_84_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Waveform[22]_INST_0_i_237_n_0\,
      S(0) => \Waveform[22]_INST_0_i_238_n_0\
    );
\Waveform[22]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_5\(23),
      I1 => \wavegen/Waveform_reg_3\(23),
      I2 => \wavegen/Waveform_reg_4\(23),
      O => \Waveform[22]_INST_0_i_86_n_0\
    );
\Waveform[22]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_8\(23),
      I1 => \wavegen/Waveform_reg_6\(23),
      I2 => \wavegen/Waveform_reg_7\(23),
      O => \Waveform[22]_INST_0_i_88_n_0\
    );
\Waveform[22]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_8_n_4\,
      I1 => \Waveform[22]_INST_0_i_7_n_4\,
      I2 => \Waveform[22]_INST_0_i_6_n_4\,
      O => \Waveform[22]_INST_0_i_9_n_0\
    );
\Waveform[22]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \wavegen/Waveform_reg_12\(23),
      I1 => \wavegen/Waveform_reg_9\(23),
      I2 => \wavegen/Waveform_reg_11\(23),
      O => \Waveform[22]_INST_0_i_90_n_0\
    );
\Waveform[22]_INST_0_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(21),
      I1 => \wavegen/Waveform_reg_4\(21),
      I2 => \wavegen/Waveform_reg_5\(21),
      O => \Waveform[22]_INST_0_i_92_n_0\
    );
\Waveform[22]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(20),
      I1 => \wavegen/Waveform_reg_4\(20),
      I2 => \wavegen/Waveform_reg_5\(20),
      O => \Waveform[22]_INST_0_i_93_n_0\
    );
\Waveform[22]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(19),
      I1 => \wavegen/Waveform_reg_4\(19),
      I2 => \wavegen/Waveform_reg_5\(19),
      O => \Waveform[22]_INST_0_i_94_n_0\
    );
\Waveform[22]_INST_0_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[22]_INST_0_i_92_n_0\,
      I1 => \wavegen/Waveform_reg_4\(22),
      I2 => \wavegen/Waveform_reg_3\(22),
      I3 => \wavegen/Waveform_reg_5\(22),
      O => \Waveform[22]_INST_0_i_96_n_0\
    );
\Waveform[22]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(21),
      I1 => \wavegen/Waveform_reg_4\(21),
      I2 => \wavegen/Waveform_reg_5\(21),
      I3 => \Waveform[22]_INST_0_i_93_n_0\,
      O => \Waveform[22]_INST_0_i_97_n_0\
    );
\Waveform[22]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(20),
      I1 => \wavegen/Waveform_reg_4\(20),
      I2 => \wavegen/Waveform_reg_5\(20),
      I3 => \Waveform[22]_INST_0_i_94_n_0\,
      O => \Waveform[22]_INST_0_i_98_n_0\
    );
\Waveform[2]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[0]_INST_0_n_0\,
      CO(3) => \Waveform[2]_INST_0_n_0\,
      CO(2) => \Waveform[2]_INST_0_n_1\,
      CO(1) => \Waveform[2]_INST_0_n_2\,
      CO(0) => \Waveform[2]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_1_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_2_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_3_n_0\,
      DI(0) => \Waveform[2]_INST_0_i_4_n_0\,
      O(3 downto 0) => Waveform(5 downto 2),
      S(3) => \Waveform[2]_INST_0_i_5_n_0\,
      S(2) => \Waveform[2]_INST_0_i_6_n_0\,
      S(1) => \Waveform[2]_INST_0_i_7_n_0\,
      S(0) => \Waveform[2]_INST_0_i_8_n_0\
    );
\Waveform[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_15_n_5\,
      I1 => \Waveform[2]_INST_0_i_9_n_0\,
      I2 => \Waveform[6]_INST_0_i_12_n_6\,
      I3 => \Waveform[6]_INST_0_i_13_n_6\,
      I4 => \Waveform[6]_INST_0_i_14_n_6\,
      O => \Waveform[2]_INST_0_i_1_n_0\
    );
\Waveform[2]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_12_n_6\,
      I1 => \Waveform[6]_INST_0_i_14_n_6\,
      I2 => \Waveform[6]_INST_0_i_13_n_6\,
      O => \Waveform[2]_INST_0_i_10_n_0\
    );
\Waveform[2]_INST_0_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(2),
      I1 => \wavegen/Waveform_reg_21\(2),
      I2 => \wavegen/Waveform_reg_32\(2),
      I3 => \Waveform[2]_INST_0_i_97_n_0\,
      O => \Waveform[2]_INST_0_i_100_n_0\
    );
\Waveform[2]_INST_0_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(1),
      I1 => \wavegen/Waveform_reg_21\(1),
      I2 => \wavegen/Waveform_reg_32\(1),
      I3 => \Waveform[2]_INST_0_i_98_n_0\,
      O => \Waveform[2]_INST_0_i_101_n_0\
    );
\Waveform[2]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(0),
      I1 => \wavegen/Waveform_reg_21\(0),
      I2 => \wavegen/Waveform_reg_32\(0),
      O => \Waveform[2]_INST_0_i_102_n_0\
    );
\Waveform[2]_INST_0_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_162_n_5\,
      I1 => \Waveform[6]_INST_0_i_163_n_5\,
      I2 => \Waveform[6]_INST_0_i_164_n_5\,
      O => \Waveform[2]_INST_0_i_103_n_0\
    );
\Waveform[2]_INST_0_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_162_n_6\,
      I1 => \Waveform[6]_INST_0_i_163_n_6\,
      I2 => \Waveform[6]_INST_0_i_164_n_6\,
      O => \Waveform[2]_INST_0_i_104_n_0\
    );
\Waveform[2]_INST_0_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_162_n_7\,
      I1 => \Waveform[6]_INST_0_i_163_n_7\,
      I2 => \Waveform[6]_INST_0_i_164_n_7\,
      O => \Waveform[2]_INST_0_i_105_n_0\
    );
\Waveform[2]_INST_0_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_162_n_4\,
      I1 => \Waveform[6]_INST_0_i_163_n_4\,
      I2 => \Waveform[6]_INST_0_i_164_n_4\,
      I3 => \Waveform[2]_INST_0_i_103_n_0\,
      O => \Waveform[2]_INST_0_i_106_n_0\
    );
\Waveform[2]_INST_0_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_162_n_5\,
      I1 => \Waveform[6]_INST_0_i_163_n_5\,
      I2 => \Waveform[6]_INST_0_i_164_n_5\,
      I3 => \Waveform[2]_INST_0_i_104_n_0\,
      O => \Waveform[2]_INST_0_i_107_n_0\
    );
\Waveform[2]_INST_0_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_162_n_6\,
      I1 => \Waveform[6]_INST_0_i_163_n_6\,
      I2 => \Waveform[6]_INST_0_i_164_n_6\,
      I3 => \Waveform[2]_INST_0_i_105_n_0\,
      O => \Waveform[2]_INST_0_i_108_n_0\
    );
\Waveform[2]_INST_0_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_162_n_7\,
      I1 => \Waveform[6]_INST_0_i_163_n_7\,
      I2 => \Waveform[6]_INST_0_i_164_n_7\,
      O => \Waveform[2]_INST_0_i_109_n_0\
    );
\Waveform[2]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_12_n_7\,
      I1 => \Waveform[6]_INST_0_i_14_n_7\,
      I2 => \Waveform[6]_INST_0_i_13_n_7\,
      O => \Waveform[2]_INST_0_i_11_n_0\
    );
\Waveform[2]_INST_0_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_165_n_5\,
      I1 => \Waveform[6]_INST_0_i_166_n_5\,
      I2 => \Waveform[6]_INST_0_i_167_n_5\,
      O => \Waveform[2]_INST_0_i_110_n_0\
    );
\Waveform[2]_INST_0_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_165_n_6\,
      I1 => \Waveform[6]_INST_0_i_166_n_6\,
      I2 => \Waveform[6]_INST_0_i_167_n_6\,
      O => \Waveform[2]_INST_0_i_111_n_0\
    );
\Waveform[2]_INST_0_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_165_n_7\,
      I1 => \Waveform[6]_INST_0_i_166_n_7\,
      I2 => \Waveform[6]_INST_0_i_167_n_7\,
      O => \Waveform[2]_INST_0_i_112_n_0\
    );
\Waveform[2]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_165_n_4\,
      I1 => \Waveform[6]_INST_0_i_166_n_4\,
      I2 => \Waveform[6]_INST_0_i_167_n_4\,
      I3 => \Waveform[2]_INST_0_i_110_n_0\,
      O => \Waveform[2]_INST_0_i_113_n_0\
    );
\Waveform[2]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_165_n_5\,
      I1 => \Waveform[6]_INST_0_i_166_n_5\,
      I2 => \Waveform[6]_INST_0_i_167_n_5\,
      I3 => \Waveform[2]_INST_0_i_111_n_0\,
      O => \Waveform[2]_INST_0_i_114_n_0\
    );
\Waveform[2]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_165_n_6\,
      I1 => \Waveform[6]_INST_0_i_166_n_6\,
      I2 => \Waveform[6]_INST_0_i_167_n_6\,
      I3 => \Waveform[2]_INST_0_i_112_n_0\,
      O => \Waveform[2]_INST_0_i_115_n_0\
    );
\Waveform[2]_INST_0_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_165_n_7\,
      I1 => \Waveform[6]_INST_0_i_166_n_7\,
      I2 => \Waveform[6]_INST_0_i_167_n_7\,
      O => \Waveform[2]_INST_0_i_116_n_0\
    );
\Waveform[2]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_168_n_5\,
      I1 => \Waveform[6]_INST_0_i_169_n_5\,
      I2 => \Waveform[6]_INST_0_i_170_n_5\,
      O => \Waveform[2]_INST_0_i_117_n_0\
    );
\Waveform[2]_INST_0_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_168_n_6\,
      I1 => \Waveform[6]_INST_0_i_169_n_6\,
      I2 => \Waveform[6]_INST_0_i_170_n_6\,
      O => \Waveform[2]_INST_0_i_118_n_0\
    );
\Waveform[2]_INST_0_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_168_n_7\,
      I1 => \Waveform[6]_INST_0_i_169_n_7\,
      I2 => \Waveform[6]_INST_0_i_170_n_7\,
      O => \Waveform[2]_INST_0_i_119_n_0\
    );
\Waveform[2]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[0]_INST_0_i_21_n_0\,
      CO(3) => \Waveform[2]_INST_0_i_12_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_12_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_12_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_17_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_18_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_19_n_0\,
      DI(0) => \Waveform[2]_INST_0_i_20_n_0\,
      O(3) => \Waveform[2]_INST_0_i_12_n_4\,
      O(2) => \Waveform[2]_INST_0_i_12_n_5\,
      O(1) => \Waveform[2]_INST_0_i_12_n_6\,
      O(0) => \Waveform[2]_INST_0_i_12_n_7\,
      S(3) => \Waveform[2]_INST_0_i_21_n_0\,
      S(2) => \Waveform[2]_INST_0_i_22_n_0\,
      S(1) => \Waveform[2]_INST_0_i_23_n_0\,
      S(0) => \Waveform[2]_INST_0_i_24_n_0\
    );
\Waveform[2]_INST_0_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_168_n_4\,
      I1 => \Waveform[6]_INST_0_i_169_n_4\,
      I2 => \Waveform[6]_INST_0_i_170_n_4\,
      I3 => \Waveform[2]_INST_0_i_117_n_0\,
      O => \Waveform[2]_INST_0_i_120_n_0\
    );
\Waveform[2]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_168_n_5\,
      I1 => \Waveform[6]_INST_0_i_169_n_5\,
      I2 => \Waveform[6]_INST_0_i_170_n_5\,
      I3 => \Waveform[2]_INST_0_i_118_n_0\,
      O => \Waveform[2]_INST_0_i_121_n_0\
    );
\Waveform[2]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_168_n_6\,
      I1 => \Waveform[6]_INST_0_i_169_n_6\,
      I2 => \Waveform[6]_INST_0_i_170_n_6\,
      I3 => \Waveform[2]_INST_0_i_119_n_0\,
      O => \Waveform[2]_INST_0_i_122_n_0\
    );
\Waveform[2]_INST_0_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_168_n_7\,
      I1 => \Waveform[6]_INST_0_i_169_n_7\,
      I2 => \Waveform[6]_INST_0_i_170_n_7\,
      O => \Waveform[2]_INST_0_i_123_n_0\
    );
\Waveform[2]_INST_0_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(2),
      I1 => \wavegen/Waveform_reg_4\(2),
      I2 => \wavegen/Waveform_reg_5\(2),
      O => \Waveform[2]_INST_0_i_124_n_0\
    );
\Waveform[2]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(1),
      I1 => \wavegen/Waveform_reg_4\(1),
      I2 => \wavegen/Waveform_reg_5\(1),
      O => \Waveform[2]_INST_0_i_125_n_0\
    );
\Waveform[2]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(0),
      I1 => \wavegen/Waveform_reg_4\(0),
      I2 => \wavegen/Waveform_reg_5\(0),
      O => \Waveform[2]_INST_0_i_126_n_0\
    );
\Waveform[2]_INST_0_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(3),
      I1 => \wavegen/Waveform_reg_4\(3),
      I2 => \wavegen/Waveform_reg_5\(3),
      I3 => \Waveform[2]_INST_0_i_124_n_0\,
      O => \Waveform[2]_INST_0_i_127_n_0\
    );
\Waveform[2]_INST_0_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(2),
      I1 => \wavegen/Waveform_reg_4\(2),
      I2 => \wavegen/Waveform_reg_5\(2),
      I3 => \Waveform[2]_INST_0_i_125_n_0\,
      O => \Waveform[2]_INST_0_i_128_n_0\
    );
\Waveform[2]_INST_0_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(1),
      I1 => \wavegen/Waveform_reg_4\(1),
      I2 => \wavegen/Waveform_reg_5\(1),
      I3 => \Waveform[2]_INST_0_i_126_n_0\,
      O => \Waveform[2]_INST_0_i_129_n_0\
    );
\Waveform[2]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[0]_INST_0_i_22_n_0\,
      CO(3) => \Waveform[2]_INST_0_i_13_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_13_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_13_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_25_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_26_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_27_n_0\,
      DI(0) => \Waveform[2]_INST_0_i_28_n_0\,
      O(3) => \Waveform[2]_INST_0_i_13_n_4\,
      O(2) => \Waveform[2]_INST_0_i_13_n_5\,
      O(1) => \Waveform[2]_INST_0_i_13_n_6\,
      O(0) => \Waveform[2]_INST_0_i_13_n_7\,
      S(3) => \Waveform[2]_INST_0_i_29_n_0\,
      S(2) => \Waveform[2]_INST_0_i_30_n_0\,
      S(1) => \Waveform[2]_INST_0_i_31_n_0\,
      S(0) => \Waveform[2]_INST_0_i_32_n_0\
    );
\Waveform[2]_INST_0_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(0),
      I1 => \wavegen/Waveform_reg_4\(0),
      I2 => \wavegen/Waveform_reg_5\(0),
      O => \Waveform[2]_INST_0_i_130_n_0\
    );
\Waveform[2]_INST_0_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(2),
      I1 => \wavegen/Waveform_reg_7\(2),
      I2 => \wavegen/Waveform_reg_8\(2),
      O => \Waveform[2]_INST_0_i_131_n_0\
    );
\Waveform[2]_INST_0_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(1),
      I1 => \wavegen/Waveform_reg_7\(1),
      I2 => \wavegen/Waveform_reg_8\(1),
      O => \Waveform[2]_INST_0_i_132_n_0\
    );
\Waveform[2]_INST_0_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(0),
      I1 => \wavegen/Waveform_reg_7\(0),
      I2 => \wavegen/Waveform_reg_8\(0),
      O => \Waveform[2]_INST_0_i_133_n_0\
    );
\Waveform[2]_INST_0_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(3),
      I1 => \wavegen/Waveform_reg_7\(3),
      I2 => \wavegen/Waveform_reg_8\(3),
      I3 => \Waveform[2]_INST_0_i_131_n_0\,
      O => \Waveform[2]_INST_0_i_134_n_0\
    );
\Waveform[2]_INST_0_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(2),
      I1 => \wavegen/Waveform_reg_7\(2),
      I2 => \wavegen/Waveform_reg_8\(2),
      I3 => \Waveform[2]_INST_0_i_132_n_0\,
      O => \Waveform[2]_INST_0_i_135_n_0\
    );
\Waveform[2]_INST_0_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(1),
      I1 => \wavegen/Waveform_reg_7\(1),
      I2 => \wavegen/Waveform_reg_8\(1),
      I3 => \Waveform[2]_INST_0_i_133_n_0\,
      O => \Waveform[2]_INST_0_i_136_n_0\
    );
\Waveform[2]_INST_0_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(0),
      I1 => \wavegen/Waveform_reg_7\(0),
      I2 => \wavegen/Waveform_reg_8\(0),
      O => \Waveform[2]_INST_0_i_137_n_0\
    );
\Waveform[2]_INST_0_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(2),
      I1 => \wavegen/Waveform_reg_11\(2),
      I2 => \wavegen/Waveform_reg_12\(2),
      O => \Waveform[2]_INST_0_i_138_n_0\
    );
\Waveform[2]_INST_0_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(1),
      I1 => \wavegen/Waveform_reg_11\(1),
      I2 => \wavegen/Waveform_reg_12\(1),
      O => \Waveform[2]_INST_0_i_139_n_0\
    );
\Waveform[2]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[0]_INST_0_i_23_n_0\,
      CO(3) => \Waveform[2]_INST_0_i_14_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_14_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_14_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_33_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_34_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_35_n_0\,
      DI(0) => \Waveform[2]_INST_0_i_36_n_0\,
      O(3) => \Waveform[2]_INST_0_i_14_n_4\,
      O(2) => \Waveform[2]_INST_0_i_14_n_5\,
      O(1) => \Waveform[2]_INST_0_i_14_n_6\,
      O(0) => \Waveform[2]_INST_0_i_14_n_7\,
      S(3) => \Waveform[2]_INST_0_i_37_n_0\,
      S(2) => \Waveform[2]_INST_0_i_38_n_0\,
      S(1) => \Waveform[2]_INST_0_i_39_n_0\,
      S(0) => \Waveform[2]_INST_0_i_40_n_0\
    );
\Waveform[2]_INST_0_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(0),
      I1 => \wavegen/Waveform_reg_11\(0),
      I2 => \wavegen/Waveform_reg_12\(0),
      O => \Waveform[2]_INST_0_i_140_n_0\
    );
\Waveform[2]_INST_0_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(3),
      I1 => \wavegen/Waveform_reg_11\(3),
      I2 => \wavegen/Waveform_reg_12\(3),
      I3 => \Waveform[2]_INST_0_i_138_n_0\,
      O => \Waveform[2]_INST_0_i_141_n_0\
    );
\Waveform[2]_INST_0_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(2),
      I1 => \wavegen/Waveform_reg_11\(2),
      I2 => \wavegen/Waveform_reg_12\(2),
      I3 => \Waveform[2]_INST_0_i_139_n_0\,
      O => \Waveform[2]_INST_0_i_142_n_0\
    );
\Waveform[2]_INST_0_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(1),
      I1 => \wavegen/Waveform_reg_11\(1),
      I2 => \wavegen/Waveform_reg_12\(1),
      I3 => \Waveform[2]_INST_0_i_140_n_0\,
      O => \Waveform[2]_INST_0_i_143_n_0\
    );
\Waveform[2]_INST_0_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(0),
      I1 => \wavegen/Waveform_reg_11\(0),
      I2 => \wavegen/Waveform_reg_12\(0),
      O => \Waveform[2]_INST_0_i_144_n_0\
    );
\Waveform[2]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[0]_INST_0_i_13_n_0\,
      CO(3) => \Waveform[2]_INST_0_i_15_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_15_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_15_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_41_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_42_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_43_n_0\,
      DI(0) => \Waveform[2]_INST_0_i_44_n_0\,
      O(3) => \Waveform[2]_INST_0_i_15_n_4\,
      O(2) => \Waveform[2]_INST_0_i_15_n_5\,
      O(1) => \Waveform[2]_INST_0_i_15_n_6\,
      O(0) => \Waveform[2]_INST_0_i_15_n_7\,
      S(3) => \Waveform[2]_INST_0_i_45_n_0\,
      S(2) => \Waveform[2]_INST_0_i_46_n_0\,
      S(1) => \Waveform[2]_INST_0_i_47_n_0\,
      S(0) => \Waveform[2]_INST_0_i_48_n_0\
    );
\Waveform[2]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_12_n_4\,
      I1 => \Waveform[2]_INST_0_i_14_n_4\,
      I2 => \Waveform[2]_INST_0_i_13_n_4\,
      O => \Waveform[2]_INST_0_i_16_n_0\
    );
\Waveform[2]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_5\,
      I1 => \Waveform[6]_INST_0_i_50_n_5\,
      I2 => \Waveform[6]_INST_0_i_51_n_5\,
      O => \Waveform[2]_INST_0_i_17_n_0\
    );
\Waveform[2]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_6\,
      I1 => \Waveform[6]_INST_0_i_50_n_6\,
      I2 => \Waveform[6]_INST_0_i_51_n_6\,
      O => \Waveform[2]_INST_0_i_18_n_0\
    );
\Waveform[2]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_7\,
      I1 => \Waveform[6]_INST_0_i_50_n_7\,
      I2 => \Waveform[6]_INST_0_i_51_n_7\,
      O => \Waveform[2]_INST_0_i_19_n_0\
    );
\Waveform[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_15_n_6\,
      I1 => \Waveform[2]_INST_0_i_10_n_0\,
      I2 => \Waveform[6]_INST_0_i_12_n_7\,
      I3 => \Waveform[6]_INST_0_i_13_n_7\,
      I4 => \Waveform[6]_INST_0_i_14_n_7\,
      O => \Waveform[2]_INST_0_i_2_n_0\
    );
\Waveform[2]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_49_n_4\,
      I1 => \Waveform[2]_INST_0_i_50_n_4\,
      I2 => \Waveform[2]_INST_0_i_51_n_4\,
      O => \Waveform[2]_INST_0_i_20_n_0\
    );
\Waveform[2]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_4\,
      I1 => \Waveform[6]_INST_0_i_50_n_4\,
      I2 => \Waveform[6]_INST_0_i_51_n_4\,
      I3 => \Waveform[2]_INST_0_i_17_n_0\,
      O => \Waveform[2]_INST_0_i_21_n_0\
    );
\Waveform[2]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_5\,
      I1 => \Waveform[6]_INST_0_i_50_n_5\,
      I2 => \Waveform[6]_INST_0_i_51_n_5\,
      I3 => \Waveform[2]_INST_0_i_18_n_0\,
      O => \Waveform[2]_INST_0_i_22_n_0\
    );
\Waveform[2]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_6\,
      I1 => \Waveform[6]_INST_0_i_50_n_6\,
      I2 => \Waveform[6]_INST_0_i_51_n_6\,
      I3 => \Waveform[2]_INST_0_i_19_n_0\,
      O => \Waveform[2]_INST_0_i_23_n_0\
    );
\Waveform[2]_INST_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_7\,
      I1 => \Waveform[6]_INST_0_i_50_n_7\,
      I2 => \Waveform[6]_INST_0_i_51_n_7\,
      I3 => \Waveform[2]_INST_0_i_20_n_0\,
      O => \Waveform[2]_INST_0_i_24_n_0\
    );
\Waveform[2]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_5\,
      I1 => \Waveform[6]_INST_0_i_53_n_5\,
      I2 => \Waveform[6]_INST_0_i_54_n_5\,
      O => \Waveform[2]_INST_0_i_25_n_0\
    );
\Waveform[2]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_6\,
      I1 => \Waveform[6]_INST_0_i_53_n_6\,
      I2 => \Waveform[6]_INST_0_i_54_n_6\,
      O => \Waveform[2]_INST_0_i_26_n_0\
    );
\Waveform[2]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_7\,
      I1 => \Waveform[6]_INST_0_i_53_n_7\,
      I2 => \Waveform[6]_INST_0_i_54_n_7\,
      O => \Waveform[2]_INST_0_i_27_n_0\
    );
\Waveform[2]_INST_0_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_52_n_4\,
      I1 => \Waveform[2]_INST_0_i_53_n_4\,
      I2 => \Waveform[2]_INST_0_i_54_n_4\,
      O => \Waveform[2]_INST_0_i_28_n_0\
    );
\Waveform[2]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_4\,
      I1 => \Waveform[6]_INST_0_i_53_n_4\,
      I2 => \Waveform[6]_INST_0_i_54_n_4\,
      I3 => \Waveform[2]_INST_0_i_25_n_0\,
      O => \Waveform[2]_INST_0_i_29_n_0\
    );
\Waveform[2]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_15_n_7\,
      I1 => \Waveform[2]_INST_0_i_11_n_0\,
      I2 => \Waveform[2]_INST_0_i_12_n_4\,
      I3 => \Waveform[2]_INST_0_i_13_n_4\,
      I4 => \Waveform[2]_INST_0_i_14_n_4\,
      O => \Waveform[2]_INST_0_i_3_n_0\
    );
\Waveform[2]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_5\,
      I1 => \Waveform[6]_INST_0_i_53_n_5\,
      I2 => \Waveform[6]_INST_0_i_54_n_5\,
      I3 => \Waveform[2]_INST_0_i_26_n_0\,
      O => \Waveform[2]_INST_0_i_30_n_0\
    );
\Waveform[2]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_6\,
      I1 => \Waveform[6]_INST_0_i_53_n_6\,
      I2 => \Waveform[6]_INST_0_i_54_n_6\,
      I3 => \Waveform[2]_INST_0_i_27_n_0\,
      O => \Waveform[2]_INST_0_i_31_n_0\
    );
\Waveform[2]_INST_0_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_7\,
      I1 => \Waveform[6]_INST_0_i_53_n_7\,
      I2 => \Waveform[6]_INST_0_i_54_n_7\,
      I3 => \Waveform[2]_INST_0_i_28_n_0\,
      O => \Waveform[2]_INST_0_i_32_n_0\
    );
\Waveform[2]_INST_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_5\,
      I1 => \Waveform[6]_INST_0_i_56_n_5\,
      I2 => \Waveform[6]_INST_0_i_57_n_5\,
      O => \Waveform[2]_INST_0_i_33_n_0\
    );
\Waveform[2]_INST_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_6\,
      I1 => \Waveform[6]_INST_0_i_56_n_6\,
      I2 => \Waveform[6]_INST_0_i_57_n_6\,
      O => \Waveform[2]_INST_0_i_34_n_0\
    );
\Waveform[2]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_7\,
      I1 => \Waveform[6]_INST_0_i_56_n_7\,
      I2 => \Waveform[6]_INST_0_i_57_n_7\,
      O => \Waveform[2]_INST_0_i_35_n_0\
    );
\Waveform[2]_INST_0_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_55_n_4\,
      I1 => \Waveform[2]_INST_0_i_56_n_4\,
      I2 => \Waveform[2]_INST_0_i_57_n_4\,
      O => \Waveform[2]_INST_0_i_36_n_0\
    );
\Waveform[2]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_4\,
      I1 => \Waveform[6]_INST_0_i_56_n_4\,
      I2 => \Waveform[6]_INST_0_i_57_n_4\,
      I3 => \Waveform[2]_INST_0_i_33_n_0\,
      O => \Waveform[2]_INST_0_i_37_n_0\
    );
\Waveform[2]_INST_0_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_5\,
      I1 => \Waveform[6]_INST_0_i_56_n_5\,
      I2 => \Waveform[6]_INST_0_i_57_n_5\,
      I3 => \Waveform[2]_INST_0_i_34_n_0\,
      O => \Waveform[2]_INST_0_i_38_n_0\
    );
\Waveform[2]_INST_0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_6\,
      I1 => \Waveform[6]_INST_0_i_56_n_6\,
      I2 => \Waveform[6]_INST_0_i_57_n_6\,
      I3 => \Waveform[2]_INST_0_i_35_n_0\,
      O => \Waveform[2]_INST_0_i_39_n_0\
    );
\Waveform[2]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_15_n_4\,
      I1 => \Waveform[2]_INST_0_i_16_n_0\,
      I2 => \Waveform[2]_INST_0_i_12_n_5\,
      I3 => \Waveform[2]_INST_0_i_13_n_5\,
      I4 => \Waveform[2]_INST_0_i_14_n_5\,
      O => \Waveform[2]_INST_0_i_4_n_0\
    );
\Waveform[2]_INST_0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_7\,
      I1 => \Waveform[6]_INST_0_i_56_n_7\,
      I2 => \Waveform[6]_INST_0_i_57_n_7\,
      I3 => \Waveform[2]_INST_0_i_36_n_0\,
      O => \Waveform[2]_INST_0_i_40_n_0\
    );
\Waveform[2]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_5\,
      I1 => \Waveform[6]_INST_0_i_59_n_5\,
      I2 => \Waveform[6]_INST_0_i_60_n_5\,
      O => \Waveform[2]_INST_0_i_41_n_0\
    );
\Waveform[2]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_6\,
      I1 => \Waveform[6]_INST_0_i_59_n_6\,
      I2 => \Waveform[6]_INST_0_i_60_n_6\,
      O => \Waveform[2]_INST_0_i_42_n_0\
    );
\Waveform[2]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_7\,
      I1 => \Waveform[6]_INST_0_i_59_n_7\,
      I2 => \Waveform[6]_INST_0_i_60_n_7\,
      O => \Waveform[2]_INST_0_i_43_n_0\
    );
\Waveform[2]_INST_0_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_58_n_4\,
      I1 => \Waveform[2]_INST_0_i_59_n_4\,
      I2 => \Waveform[2]_INST_0_i_60_n_4\,
      O => \Waveform[2]_INST_0_i_44_n_0\
    );
\Waveform[2]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_4\,
      I1 => \Waveform[6]_INST_0_i_59_n_4\,
      I2 => \Waveform[6]_INST_0_i_60_n_4\,
      I3 => \Waveform[2]_INST_0_i_41_n_0\,
      O => \Waveform[2]_INST_0_i_45_n_0\
    );
\Waveform[2]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_5\,
      I1 => \Waveform[6]_INST_0_i_59_n_5\,
      I2 => \Waveform[6]_INST_0_i_60_n_5\,
      I3 => \Waveform[2]_INST_0_i_42_n_0\,
      O => \Waveform[2]_INST_0_i_46_n_0\
    );
\Waveform[2]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_6\,
      I1 => \Waveform[6]_INST_0_i_59_n_6\,
      I2 => \Waveform[6]_INST_0_i_60_n_6\,
      I3 => \Waveform[2]_INST_0_i_43_n_0\,
      O => \Waveform[2]_INST_0_i_47_n_0\
    );
\Waveform[2]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_7\,
      I1 => \Waveform[6]_INST_0_i_59_n_7\,
      I2 => \Waveform[6]_INST_0_i_60_n_7\,
      I3 => \Waveform[2]_INST_0_i_44_n_0\,
      O => \Waveform[2]_INST_0_i_48_n_0\
    );
\Waveform[2]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_49_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_49_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_49_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_61_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_62_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_63_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_49_n_4\,
      O(2) => \Waveform[2]_INST_0_i_49_n_5\,
      O(1) => \Waveform[2]_INST_0_i_49_n_6\,
      O(0) => \Waveform[2]_INST_0_i_49_n_7\,
      S(3) => \Waveform[2]_INST_0_i_64_n_0\,
      S(2) => \Waveform[2]_INST_0_i_65_n_0\,
      S(1) => \Waveform[2]_INST_0_i_66_n_0\,
      S(0) => \Waveform[2]_INST_0_i_67_n_0\
    );
\Waveform[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_1_n_0\,
      I1 => \Waveform[6]_INST_0_i_16_n_0\,
      I2 => \Waveform[6]_INST_0_i_15_n_4\,
      I3 => \Waveform[6]_INST_0_i_14_n_5\,
      I4 => \Waveform[6]_INST_0_i_13_n_5\,
      I5 => \Waveform[6]_INST_0_i_12_n_5\,
      O => \Waveform[2]_INST_0_i_5_n_0\
    );
\Waveform[2]_INST_0_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_50_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_50_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_50_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_68_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_69_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_70_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_50_n_4\,
      O(2) => \Waveform[2]_INST_0_i_50_n_5\,
      O(1) => \Waveform[2]_INST_0_i_50_n_6\,
      O(0) => \Waveform[2]_INST_0_i_50_n_7\,
      S(3) => \Waveform[2]_INST_0_i_71_n_0\,
      S(2) => \Waveform[2]_INST_0_i_72_n_0\,
      S(1) => \Waveform[2]_INST_0_i_73_n_0\,
      S(0) => \Waveform[2]_INST_0_i_74_n_0\
    );
\Waveform[2]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_51_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_51_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_51_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_75_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_76_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_77_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_51_n_4\,
      O(2) => \Waveform[2]_INST_0_i_51_n_5\,
      O(1) => \Waveform[2]_INST_0_i_51_n_6\,
      O(0) => \Waveform[2]_INST_0_i_51_n_7\,
      S(3) => \Waveform[2]_INST_0_i_78_n_0\,
      S(2) => \Waveform[2]_INST_0_i_79_n_0\,
      S(1) => \Waveform[2]_INST_0_i_80_n_0\,
      S(0) => \Waveform[2]_INST_0_i_81_n_0\
    );
\Waveform[2]_INST_0_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_52_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_52_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_52_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_82_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_83_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_84_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_52_n_4\,
      O(2) => \Waveform[2]_INST_0_i_52_n_5\,
      O(1) => \Waveform[2]_INST_0_i_52_n_6\,
      O(0) => \Waveform[2]_INST_0_i_52_n_7\,
      S(3) => \Waveform[2]_INST_0_i_85_n_0\,
      S(2) => \Waveform[2]_INST_0_i_86_n_0\,
      S(1) => \Waveform[2]_INST_0_i_87_n_0\,
      S(0) => \Waveform[2]_INST_0_i_88_n_0\
    );
\Waveform[2]_INST_0_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_53_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_53_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_53_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_89_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_90_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_91_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_53_n_4\,
      O(2) => \Waveform[2]_INST_0_i_53_n_5\,
      O(1) => \Waveform[2]_INST_0_i_53_n_6\,
      O(0) => \Waveform[2]_INST_0_i_53_n_7\,
      S(3) => \Waveform[2]_INST_0_i_92_n_0\,
      S(2) => \Waveform[2]_INST_0_i_93_n_0\,
      S(1) => \Waveform[2]_INST_0_i_94_n_0\,
      S(0) => \Waveform[2]_INST_0_i_95_n_0\
    );
\Waveform[2]_INST_0_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_54_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_54_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_54_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_96_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_97_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_98_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_54_n_4\,
      O(2) => \Waveform[2]_INST_0_i_54_n_5\,
      O(1) => \Waveform[2]_INST_0_i_54_n_6\,
      O(0) => \Waveform[2]_INST_0_i_54_n_7\,
      S(3) => \Waveform[2]_INST_0_i_99_n_0\,
      S(2) => \Waveform[2]_INST_0_i_100_n_0\,
      S(1) => \Waveform[2]_INST_0_i_101_n_0\,
      S(0) => \Waveform[2]_INST_0_i_102_n_0\
    );
\Waveform[2]_INST_0_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_55_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_55_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_55_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_103_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_104_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_105_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_55_n_4\,
      O(2) => \Waveform[2]_INST_0_i_55_n_5\,
      O(1) => \Waveform[2]_INST_0_i_55_n_6\,
      O(0) => \Waveform[2]_INST_0_i_55_n_7\,
      S(3) => \Waveform[2]_INST_0_i_106_n_0\,
      S(2) => \Waveform[2]_INST_0_i_107_n_0\,
      S(1) => \Waveform[2]_INST_0_i_108_n_0\,
      S(0) => \Waveform[2]_INST_0_i_109_n_0\
    );
\Waveform[2]_INST_0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_56_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_56_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_56_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_110_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_111_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_112_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_56_n_4\,
      O(2) => \Waveform[2]_INST_0_i_56_n_5\,
      O(1) => \Waveform[2]_INST_0_i_56_n_6\,
      O(0) => \Waveform[2]_INST_0_i_56_n_7\,
      S(3) => \Waveform[2]_INST_0_i_113_n_0\,
      S(2) => \Waveform[2]_INST_0_i_114_n_0\,
      S(1) => \Waveform[2]_INST_0_i_115_n_0\,
      S(0) => \Waveform[2]_INST_0_i_116_n_0\
    );
\Waveform[2]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_57_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_57_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_57_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_117_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_118_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_119_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_57_n_4\,
      O(2) => \Waveform[2]_INST_0_i_57_n_5\,
      O(1) => \Waveform[2]_INST_0_i_57_n_6\,
      O(0) => \Waveform[2]_INST_0_i_57_n_7\,
      S(3) => \Waveform[2]_INST_0_i_120_n_0\,
      S(2) => \Waveform[2]_INST_0_i_121_n_0\,
      S(1) => \Waveform[2]_INST_0_i_122_n_0\,
      S(0) => \Waveform[2]_INST_0_i_123_n_0\
    );
\Waveform[2]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_58_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_58_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_58_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_124_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_125_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_126_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_58_n_4\,
      O(2) => \Waveform[2]_INST_0_i_58_n_5\,
      O(1) => \Waveform[2]_INST_0_i_58_n_6\,
      O(0) => \Waveform[2]_INST_0_i_58_n_7\,
      S(3) => \Waveform[2]_INST_0_i_127_n_0\,
      S(2) => \Waveform[2]_INST_0_i_128_n_0\,
      S(1) => \Waveform[2]_INST_0_i_129_n_0\,
      S(0) => \Waveform[2]_INST_0_i_130_n_0\
    );
\Waveform[2]_INST_0_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_59_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_59_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_59_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_131_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_132_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_133_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_59_n_4\,
      O(2) => \Waveform[2]_INST_0_i_59_n_5\,
      O(1) => \Waveform[2]_INST_0_i_59_n_6\,
      O(0) => \Waveform[2]_INST_0_i_59_n_7\,
      S(3) => \Waveform[2]_INST_0_i_134_n_0\,
      S(2) => \Waveform[2]_INST_0_i_135_n_0\,
      S(1) => \Waveform[2]_INST_0_i_136_n_0\,
      S(0) => \Waveform[2]_INST_0_i_137_n_0\
    );
\Waveform[2]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_2_n_0\,
      I1 => \Waveform[2]_INST_0_i_9_n_0\,
      I2 => \Waveform[6]_INST_0_i_15_n_5\,
      I3 => \Waveform[6]_INST_0_i_14_n_6\,
      I4 => \Waveform[6]_INST_0_i_13_n_6\,
      I5 => \Waveform[6]_INST_0_i_12_n_6\,
      O => \Waveform[2]_INST_0_i_6_n_0\
    );
\Waveform[2]_INST_0_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[2]_INST_0_i_60_n_0\,
      CO(2) => \Waveform[2]_INST_0_i_60_n_1\,
      CO(1) => \Waveform[2]_INST_0_i_60_n_2\,
      CO(0) => \Waveform[2]_INST_0_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[2]_INST_0_i_138_n_0\,
      DI(2) => \Waveform[2]_INST_0_i_139_n_0\,
      DI(1) => \Waveform[2]_INST_0_i_140_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[2]_INST_0_i_60_n_4\,
      O(2) => \Waveform[2]_INST_0_i_60_n_5\,
      O(1) => \Waveform[2]_INST_0_i_60_n_6\,
      O(0) => \Waveform[2]_INST_0_i_60_n_7\,
      S(3) => \Waveform[2]_INST_0_i_141_n_0\,
      S(2) => \Waveform[2]_INST_0_i_142_n_0\,
      S(1) => \Waveform[2]_INST_0_i_143_n_0\,
      S(0) => \Waveform[2]_INST_0_i_144_n_0\
    );
\Waveform[2]_INST_0_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(2),
      I1 => \wavegen/Waveform_reg_54\(2),
      I2 => \wavegen/Waveform_reg_59\(2),
      O => \Waveform[2]_INST_0_i_61_n_0\
    );
\Waveform[2]_INST_0_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(1),
      I1 => \wavegen/Waveform_reg_54\(1),
      I2 => \wavegen/Waveform_reg_59\(1),
      O => \Waveform[2]_INST_0_i_62_n_0\
    );
\Waveform[2]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(0),
      I1 => \wavegen/Waveform_reg_54\(0),
      I2 => \wavegen/Waveform_reg_59\(0),
      O => \Waveform[2]_INST_0_i_63_n_0\
    );
\Waveform[2]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(3),
      I1 => \wavegen/Waveform_reg_54\(3),
      I2 => \wavegen/Waveform_reg_59\(3),
      I3 => \Waveform[2]_INST_0_i_61_n_0\,
      O => \Waveform[2]_INST_0_i_64_n_0\
    );
\Waveform[2]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(2),
      I1 => \wavegen/Waveform_reg_54\(2),
      I2 => \wavegen/Waveform_reg_59\(2),
      I3 => \Waveform[2]_INST_0_i_62_n_0\,
      O => \Waveform[2]_INST_0_i_65_n_0\
    );
\Waveform[2]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(1),
      I1 => \wavegen/Waveform_reg_54\(1),
      I2 => \wavegen/Waveform_reg_59\(1),
      I3 => \Waveform[2]_INST_0_i_63_n_0\,
      O => \Waveform[2]_INST_0_i_66_n_0\
    );
\Waveform[2]_INST_0_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(0),
      I1 => \wavegen/Waveform_reg_54\(0),
      I2 => \wavegen/Waveform_reg_59\(0),
      O => \Waveform[2]_INST_0_i_67_n_0\
    );
\Waveform[2]_INST_0_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(2),
      I1 => \wavegen/Waveform_reg_61\(2),
      I2 => \wavegen/Waveform_reg_62\(2),
      O => \Waveform[2]_INST_0_i_68_n_0\
    );
\Waveform[2]_INST_0_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(1),
      I1 => \wavegen/Waveform_reg_61\(1),
      I2 => \wavegen/Waveform_reg_62\(1),
      O => \Waveform[2]_INST_0_i_69_n_0\
    );
\Waveform[2]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_3_n_0\,
      I1 => \Waveform[2]_INST_0_i_10_n_0\,
      I2 => \Waveform[6]_INST_0_i_15_n_6\,
      I3 => \Waveform[6]_INST_0_i_14_n_7\,
      I4 => \Waveform[6]_INST_0_i_13_n_7\,
      I5 => \Waveform[6]_INST_0_i_12_n_7\,
      O => \Waveform[2]_INST_0_i_7_n_0\
    );
\Waveform[2]_INST_0_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(0),
      I1 => \wavegen/Waveform_reg_61\(0),
      I2 => \wavegen/Waveform_reg_62\(0),
      O => \Waveform[2]_INST_0_i_70_n_0\
    );
\Waveform[2]_INST_0_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(3),
      I1 => \wavegen/Waveform_reg_61\(3),
      I2 => \wavegen/Waveform_reg_62\(3),
      I3 => \Waveform[2]_INST_0_i_68_n_0\,
      O => \Waveform[2]_INST_0_i_71_n_0\
    );
\Waveform[2]_INST_0_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(2),
      I1 => \wavegen/Waveform_reg_61\(2),
      I2 => \wavegen/Waveform_reg_62\(2),
      I3 => \Waveform[2]_INST_0_i_69_n_0\,
      O => \Waveform[2]_INST_0_i_72_n_0\
    );
\Waveform[2]_INST_0_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(1),
      I1 => \wavegen/Waveform_reg_61\(1),
      I2 => \wavegen/Waveform_reg_62\(1),
      I3 => \Waveform[2]_INST_0_i_70_n_0\,
      O => \Waveform[2]_INST_0_i_73_n_0\
    );
\Waveform[2]_INST_0_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(0),
      I1 => \wavegen/Waveform_reg_61\(0),
      I2 => \wavegen/Waveform_reg_62\(0),
      O => \Waveform[2]_INST_0_i_74_n_0\
    );
\Waveform[2]_INST_0_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(2),
      I1 => \wavegen/Waveform_reg_1\(2),
      I2 => \wavegen/Waveform_reg_2\(2),
      O => \Waveform[2]_INST_0_i_75_n_0\
    );
\Waveform[2]_INST_0_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(1),
      I1 => \wavegen/Waveform_reg_1\(1),
      I2 => \wavegen/Waveform_reg_2\(1),
      O => \Waveform[2]_INST_0_i_76_n_0\
    );
\Waveform[2]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(0),
      I1 => \wavegen/Waveform_reg_1\(0),
      I2 => \wavegen/Waveform_reg_2\(0),
      O => \Waveform[2]_INST_0_i_77_n_0\
    );
\Waveform[2]_INST_0_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(3),
      I1 => \wavegen/Waveform_reg_1\(3),
      I2 => \wavegen/Waveform_reg_2\(3),
      I3 => \Waveform[2]_INST_0_i_75_n_0\,
      O => \Waveform[2]_INST_0_i_78_n_0\
    );
\Waveform[2]_INST_0_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(2),
      I1 => \wavegen/Waveform_reg_1\(2),
      I2 => \wavegen/Waveform_reg_2\(2),
      I3 => \Waveform[2]_INST_0_i_76_n_0\,
      O => \Waveform[2]_INST_0_i_79_n_0\
    );
\Waveform[2]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[2]_INST_0_i_4_n_0\,
      I1 => \Waveform[2]_INST_0_i_11_n_0\,
      I2 => \Waveform[6]_INST_0_i_15_n_7\,
      I3 => \Waveform[2]_INST_0_i_14_n_4\,
      I4 => \Waveform[2]_INST_0_i_13_n_4\,
      I5 => \Waveform[2]_INST_0_i_12_n_4\,
      O => \Waveform[2]_INST_0_i_8_n_0\
    );
\Waveform[2]_INST_0_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(1),
      I1 => \wavegen/Waveform_reg_1\(1),
      I2 => \wavegen/Waveform_reg_2\(1),
      I3 => \Waveform[2]_INST_0_i_77_n_0\,
      O => \Waveform[2]_INST_0_i_80_n_0\
    );
\Waveform[2]_INST_0_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(0),
      I1 => \wavegen/Waveform_reg_1\(0),
      I2 => \wavegen/Waveform_reg_2\(0),
      O => \Waveform[2]_INST_0_i_81_n_0\
    );
\Waveform[2]_INST_0_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_157_n_5\,
      I1 => \Waveform[6]_INST_0_i_158_n_5\,
      I2 => \Waveform[6]_INST_0_i_159_n_5\,
      O => \Waveform[2]_INST_0_i_82_n_0\
    );
\Waveform[2]_INST_0_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_157_n_6\,
      I1 => \Waveform[6]_INST_0_i_158_n_6\,
      I2 => \Waveform[6]_INST_0_i_159_n_6\,
      O => \Waveform[2]_INST_0_i_83_n_0\
    );
\Waveform[2]_INST_0_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_157_n_7\,
      I1 => \Waveform[6]_INST_0_i_158_n_7\,
      I2 => \Waveform[6]_INST_0_i_159_n_7\,
      O => \Waveform[2]_INST_0_i_84_n_0\
    );
\Waveform[2]_INST_0_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_157_n_4\,
      I1 => \Waveform[6]_INST_0_i_158_n_4\,
      I2 => \Waveform[6]_INST_0_i_159_n_4\,
      I3 => \Waveform[2]_INST_0_i_82_n_0\,
      O => \Waveform[2]_INST_0_i_85_n_0\
    );
\Waveform[2]_INST_0_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_157_n_5\,
      I1 => \Waveform[6]_INST_0_i_158_n_5\,
      I2 => \Waveform[6]_INST_0_i_159_n_5\,
      I3 => \Waveform[2]_INST_0_i_83_n_0\,
      O => \Waveform[2]_INST_0_i_86_n_0\
    );
\Waveform[2]_INST_0_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_157_n_6\,
      I1 => \Waveform[6]_INST_0_i_158_n_6\,
      I2 => \Waveform[6]_INST_0_i_159_n_6\,
      I3 => \Waveform[2]_INST_0_i_84_n_0\,
      O => \Waveform[2]_INST_0_i_87_n_0\
    );
\Waveform[2]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_157_n_7\,
      I1 => \Waveform[6]_INST_0_i_158_n_7\,
      I2 => \Waveform[6]_INST_0_i_159_n_7\,
      O => \Waveform[2]_INST_0_i_88_n_0\
    );
\Waveform[2]_INST_0_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_160_n_5\,
      I1 => \Waveform[6]_INST_0_i_161_n_5\,
      I2 => \wavegen/Waveform_reg\(2),
      O => \Waveform[2]_INST_0_i_89_n_0\
    );
\Waveform[2]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_12_n_5\,
      I1 => \Waveform[6]_INST_0_i_14_n_5\,
      I2 => \Waveform[6]_INST_0_i_13_n_5\,
      O => \Waveform[2]_INST_0_i_9_n_0\
    );
\Waveform[2]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_160_n_6\,
      I1 => \Waveform[6]_INST_0_i_161_n_6\,
      I2 => \wavegen/Waveform_reg\(1),
      O => \Waveform[2]_INST_0_i_90_n_0\
    );
\Waveform[2]_INST_0_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_160_n_7\,
      I1 => \Waveform[6]_INST_0_i_161_n_7\,
      I2 => \wavegen/Waveform_reg\(0),
      O => \Waveform[2]_INST_0_i_91_n_0\
    );
\Waveform[2]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_160_n_4\,
      I1 => \Waveform[6]_INST_0_i_161_n_4\,
      I2 => \wavegen/Waveform_reg\(3),
      I3 => \Waveform[2]_INST_0_i_89_n_0\,
      O => \Waveform[2]_INST_0_i_92_n_0\
    );
\Waveform[2]_INST_0_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_160_n_5\,
      I1 => \Waveform[6]_INST_0_i_161_n_5\,
      I2 => \wavegen/Waveform_reg\(2),
      I3 => \Waveform[2]_INST_0_i_90_n_0\,
      O => \Waveform[2]_INST_0_i_93_n_0\
    );
\Waveform[2]_INST_0_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_160_n_6\,
      I1 => \Waveform[6]_INST_0_i_161_n_6\,
      I2 => \wavegen/Waveform_reg\(1),
      I3 => \Waveform[2]_INST_0_i_91_n_0\,
      O => \Waveform[2]_INST_0_i_94_n_0\
    );
\Waveform[2]_INST_0_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_160_n_7\,
      I1 => \Waveform[6]_INST_0_i_161_n_7\,
      I2 => \wavegen/Waveform_reg\(0),
      O => \Waveform[2]_INST_0_i_95_n_0\
    );
\Waveform[2]_INST_0_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(2),
      I1 => \wavegen/Waveform_reg_21\(2),
      I2 => \wavegen/Waveform_reg_32\(2),
      O => \Waveform[2]_INST_0_i_96_n_0\
    );
\Waveform[2]_INST_0_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(1),
      I1 => \wavegen/Waveform_reg_21\(1),
      I2 => \wavegen/Waveform_reg_32\(1),
      O => \Waveform[2]_INST_0_i_97_n_0\
    );
\Waveform[2]_INST_0_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(0),
      I1 => \wavegen/Waveform_reg_21\(0),
      I2 => \wavegen/Waveform_reg_32\(0),
      O => \Waveform[2]_INST_0_i_98_n_0\
    );
\Waveform[2]_INST_0_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(3),
      I1 => \wavegen/Waveform_reg_21\(3),
      I2 => \wavegen/Waveform_reg_32\(3),
      I3 => \Waveform[2]_INST_0_i_96_n_0\,
      O => \Waveform[2]_INST_0_i_99_n_0\
    );
\Waveform[6]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_n_0\,
      CO(3) => \Waveform[6]_INST_0_n_0\,
      CO(2) => \Waveform[6]_INST_0_n_1\,
      CO(1) => \Waveform[6]_INST_0_n_2\,
      CO(0) => \Waveform[6]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_1_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_2_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_3_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_4_n_0\,
      O(3 downto 0) => Waveform(9 downto 6),
      S(3) => \Waveform[6]_INST_0_i_5_n_0\,
      S(2) => \Waveform[6]_INST_0_i_6_n_0\,
      S(1) => \Waveform[6]_INST_0_i_7_n_0\,
      S(0) => \Waveform[6]_INST_0_i_8_n_0\
    );
\Waveform[6]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_15_n_5\,
      I1 => \Waveform[6]_INST_0_i_9_n_0\,
      I2 => \Waveform[10]_INST_0_i_12_n_6\,
      I3 => \Waveform[10]_INST_0_i_13_n_6\,
      I4 => \Waveform[10]_INST_0_i_14_n_6\,
      O => \Waveform[6]_INST_0_i_1_n_0\
    );
\Waveform[6]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_12_n_6\,
      I1 => \Waveform[10]_INST_0_i_14_n_6\,
      I2 => \Waveform[10]_INST_0_i_13_n_6\,
      O => \Waveform[6]_INST_0_i_10_n_0\
    );
\Waveform[6]_INST_0_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_160_n_7\,
      I1 => \Waveform[10]_INST_0_i_161_n_7\,
      I2 => \wavegen/Waveform_reg\(4),
      I3 => \Waveform[6]_INST_0_i_96_n_0\,
      O => \Waveform[6]_INST_0_i_100_n_0\
    );
\Waveform[6]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(6),
      I1 => \wavegen/Waveform_reg_21\(6),
      I2 => \wavegen/Waveform_reg_32\(6),
      O => \Waveform[6]_INST_0_i_101_n_0\
    );
\Waveform[6]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(5),
      I1 => \wavegen/Waveform_reg_21\(5),
      I2 => \wavegen/Waveform_reg_32\(5),
      O => \Waveform[6]_INST_0_i_102_n_0\
    );
\Waveform[6]_INST_0_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(4),
      I1 => \wavegen/Waveform_reg_21\(4),
      I2 => \wavegen/Waveform_reg_32\(4),
      O => \Waveform[6]_INST_0_i_103_n_0\
    );
\Waveform[6]_INST_0_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(3),
      I1 => \wavegen/Waveform_reg_21\(3),
      I2 => \wavegen/Waveform_reg_32\(3),
      O => \Waveform[6]_INST_0_i_104_n_0\
    );
\Waveform[6]_INST_0_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(7),
      I1 => \wavegen/Waveform_reg_21\(7),
      I2 => \wavegen/Waveform_reg_32\(7),
      I3 => \Waveform[6]_INST_0_i_101_n_0\,
      O => \Waveform[6]_INST_0_i_105_n_0\
    );
\Waveform[6]_INST_0_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(6),
      I1 => \wavegen/Waveform_reg_21\(6),
      I2 => \wavegen/Waveform_reg_32\(6),
      I3 => \Waveform[6]_INST_0_i_102_n_0\,
      O => \Waveform[6]_INST_0_i_106_n_0\
    );
\Waveform[6]_INST_0_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(5),
      I1 => \wavegen/Waveform_reg_21\(5),
      I2 => \wavegen/Waveform_reg_32\(5),
      I3 => \Waveform[6]_INST_0_i_103_n_0\,
      O => \Waveform[6]_INST_0_i_107_n_0\
    );
\Waveform[6]_INST_0_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_10\(4),
      I1 => \wavegen/Waveform_reg_21\(4),
      I2 => \wavegen/Waveform_reg_32\(4),
      I3 => \Waveform[6]_INST_0_i_104_n_0\,
      O => \Waveform[6]_INST_0_i_108_n_0\
    );
\Waveform[6]_INST_0_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_162_n_5\,
      I1 => \Waveform[10]_INST_0_i_163_n_5\,
      I2 => \Waveform[10]_INST_0_i_164_n_5\,
      O => \Waveform[6]_INST_0_i_109_n_0\
    );
\Waveform[6]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_12_n_7\,
      I1 => \Waveform[10]_INST_0_i_14_n_7\,
      I2 => \Waveform[10]_INST_0_i_13_n_7\,
      O => \Waveform[6]_INST_0_i_11_n_0\
    );
\Waveform[6]_INST_0_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_162_n_6\,
      I1 => \Waveform[10]_INST_0_i_163_n_6\,
      I2 => \Waveform[10]_INST_0_i_164_n_6\,
      O => \Waveform[6]_INST_0_i_110_n_0\
    );
\Waveform[6]_INST_0_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_162_n_7\,
      I1 => \Waveform[10]_INST_0_i_163_n_7\,
      I2 => \Waveform[10]_INST_0_i_164_n_7\,
      O => \Waveform[6]_INST_0_i_111_n_0\
    );
\Waveform[6]_INST_0_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_162_n_4\,
      I1 => \Waveform[6]_INST_0_i_163_n_4\,
      I2 => \Waveform[6]_INST_0_i_164_n_4\,
      O => \Waveform[6]_INST_0_i_112_n_0\
    );
\Waveform[6]_INST_0_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_162_n_4\,
      I1 => \Waveform[10]_INST_0_i_163_n_4\,
      I2 => \Waveform[10]_INST_0_i_164_n_4\,
      I3 => \Waveform[6]_INST_0_i_109_n_0\,
      O => \Waveform[6]_INST_0_i_113_n_0\
    );
\Waveform[6]_INST_0_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_162_n_5\,
      I1 => \Waveform[10]_INST_0_i_163_n_5\,
      I2 => \Waveform[10]_INST_0_i_164_n_5\,
      I3 => \Waveform[6]_INST_0_i_110_n_0\,
      O => \Waveform[6]_INST_0_i_114_n_0\
    );
\Waveform[6]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_162_n_6\,
      I1 => \Waveform[10]_INST_0_i_163_n_6\,
      I2 => \Waveform[10]_INST_0_i_164_n_6\,
      I3 => \Waveform[6]_INST_0_i_111_n_0\,
      O => \Waveform[6]_INST_0_i_115_n_0\
    );
\Waveform[6]_INST_0_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_162_n_7\,
      I1 => \Waveform[10]_INST_0_i_163_n_7\,
      I2 => \Waveform[10]_INST_0_i_164_n_7\,
      I3 => \Waveform[6]_INST_0_i_112_n_0\,
      O => \Waveform[6]_INST_0_i_116_n_0\
    );
\Waveform[6]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_165_n_5\,
      I1 => \Waveform[10]_INST_0_i_166_n_5\,
      I2 => \Waveform[10]_INST_0_i_167_n_5\,
      O => \Waveform[6]_INST_0_i_117_n_0\
    );
\Waveform[6]_INST_0_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_165_n_6\,
      I1 => \Waveform[10]_INST_0_i_166_n_6\,
      I2 => \Waveform[10]_INST_0_i_167_n_6\,
      O => \Waveform[6]_INST_0_i_118_n_0\
    );
\Waveform[6]_INST_0_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_165_n_7\,
      I1 => \Waveform[10]_INST_0_i_166_n_7\,
      I2 => \Waveform[10]_INST_0_i_167_n_7\,
      O => \Waveform[6]_INST_0_i_119_n_0\
    );
\Waveform[6]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_12_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_12_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_12_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_12_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_17_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_18_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_19_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_20_n_0\,
      O(3) => \Waveform[6]_INST_0_i_12_n_4\,
      O(2) => \Waveform[6]_INST_0_i_12_n_5\,
      O(1) => \Waveform[6]_INST_0_i_12_n_6\,
      O(0) => \Waveform[6]_INST_0_i_12_n_7\,
      S(3) => \Waveform[6]_INST_0_i_21_n_0\,
      S(2) => \Waveform[6]_INST_0_i_22_n_0\,
      S(1) => \Waveform[6]_INST_0_i_23_n_0\,
      S(0) => \Waveform[6]_INST_0_i_24_n_0\
    );
\Waveform[6]_INST_0_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_165_n_4\,
      I1 => \Waveform[6]_INST_0_i_166_n_4\,
      I2 => \Waveform[6]_INST_0_i_167_n_4\,
      O => \Waveform[6]_INST_0_i_120_n_0\
    );
\Waveform[6]_INST_0_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_165_n_4\,
      I1 => \Waveform[10]_INST_0_i_166_n_4\,
      I2 => \Waveform[10]_INST_0_i_167_n_4\,
      I3 => \Waveform[6]_INST_0_i_117_n_0\,
      O => \Waveform[6]_INST_0_i_121_n_0\
    );
\Waveform[6]_INST_0_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_165_n_5\,
      I1 => \Waveform[10]_INST_0_i_166_n_5\,
      I2 => \Waveform[10]_INST_0_i_167_n_5\,
      I3 => \Waveform[6]_INST_0_i_118_n_0\,
      O => \Waveform[6]_INST_0_i_122_n_0\
    );
\Waveform[6]_INST_0_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_165_n_6\,
      I1 => \Waveform[10]_INST_0_i_166_n_6\,
      I2 => \Waveform[10]_INST_0_i_167_n_6\,
      I3 => \Waveform[6]_INST_0_i_119_n_0\,
      O => \Waveform[6]_INST_0_i_123_n_0\
    );
\Waveform[6]_INST_0_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_165_n_7\,
      I1 => \Waveform[10]_INST_0_i_166_n_7\,
      I2 => \Waveform[10]_INST_0_i_167_n_7\,
      I3 => \Waveform[6]_INST_0_i_120_n_0\,
      O => \Waveform[6]_INST_0_i_124_n_0\
    );
\Waveform[6]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_168_n_5\,
      I1 => \Waveform[10]_INST_0_i_169_n_5\,
      I2 => \Waveform[10]_INST_0_i_170_n_5\,
      O => \Waveform[6]_INST_0_i_125_n_0\
    );
\Waveform[6]_INST_0_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_168_n_6\,
      I1 => \Waveform[10]_INST_0_i_169_n_6\,
      I2 => \Waveform[10]_INST_0_i_170_n_6\,
      O => \Waveform[6]_INST_0_i_126_n_0\
    );
\Waveform[6]_INST_0_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_168_n_7\,
      I1 => \Waveform[10]_INST_0_i_169_n_7\,
      I2 => \Waveform[10]_INST_0_i_170_n_7\,
      O => \Waveform[6]_INST_0_i_127_n_0\
    );
\Waveform[6]_INST_0_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_168_n_4\,
      I1 => \Waveform[6]_INST_0_i_169_n_4\,
      I2 => \Waveform[6]_INST_0_i_170_n_4\,
      O => \Waveform[6]_INST_0_i_128_n_0\
    );
\Waveform[6]_INST_0_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_168_n_4\,
      I1 => \Waveform[10]_INST_0_i_169_n_4\,
      I2 => \Waveform[10]_INST_0_i_170_n_4\,
      I3 => \Waveform[6]_INST_0_i_125_n_0\,
      O => \Waveform[6]_INST_0_i_129_n_0\
    );
\Waveform[6]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_13_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_13_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_13_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_13_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_25_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_26_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_27_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_28_n_0\,
      O(3) => \Waveform[6]_INST_0_i_13_n_4\,
      O(2) => \Waveform[6]_INST_0_i_13_n_5\,
      O(1) => \Waveform[6]_INST_0_i_13_n_6\,
      O(0) => \Waveform[6]_INST_0_i_13_n_7\,
      S(3) => \Waveform[6]_INST_0_i_29_n_0\,
      S(2) => \Waveform[6]_INST_0_i_30_n_0\,
      S(1) => \Waveform[6]_INST_0_i_31_n_0\,
      S(0) => \Waveform[6]_INST_0_i_32_n_0\
    );
\Waveform[6]_INST_0_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_168_n_5\,
      I1 => \Waveform[10]_INST_0_i_169_n_5\,
      I2 => \Waveform[10]_INST_0_i_170_n_5\,
      I3 => \Waveform[6]_INST_0_i_126_n_0\,
      O => \Waveform[6]_INST_0_i_130_n_0\
    );
\Waveform[6]_INST_0_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_168_n_6\,
      I1 => \Waveform[10]_INST_0_i_169_n_6\,
      I2 => \Waveform[10]_INST_0_i_170_n_6\,
      I3 => \Waveform[6]_INST_0_i_127_n_0\,
      O => \Waveform[6]_INST_0_i_131_n_0\
    );
\Waveform[6]_INST_0_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_168_n_7\,
      I1 => \Waveform[10]_INST_0_i_169_n_7\,
      I2 => \Waveform[10]_INST_0_i_170_n_7\,
      I3 => \Waveform[6]_INST_0_i_128_n_0\,
      O => \Waveform[6]_INST_0_i_132_n_0\
    );
\Waveform[6]_INST_0_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(6),
      I1 => \wavegen/Waveform_reg_4\(6),
      I2 => \wavegen/Waveform_reg_5\(6),
      O => \Waveform[6]_INST_0_i_133_n_0\
    );
\Waveform[6]_INST_0_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(5),
      I1 => \wavegen/Waveform_reg_4\(5),
      I2 => \wavegen/Waveform_reg_5\(5),
      O => \Waveform[6]_INST_0_i_134_n_0\
    );
\Waveform[6]_INST_0_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(4),
      I1 => \wavegen/Waveform_reg_4\(4),
      I2 => \wavegen/Waveform_reg_5\(4),
      O => \Waveform[6]_INST_0_i_135_n_0\
    );
\Waveform[6]_INST_0_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(3),
      I1 => \wavegen/Waveform_reg_4\(3),
      I2 => \wavegen/Waveform_reg_5\(3),
      O => \Waveform[6]_INST_0_i_136_n_0\
    );
\Waveform[6]_INST_0_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(7),
      I1 => \wavegen/Waveform_reg_4\(7),
      I2 => \wavegen/Waveform_reg_5\(7),
      I3 => \Waveform[6]_INST_0_i_133_n_0\,
      O => \Waveform[6]_INST_0_i_137_n_0\
    );
\Waveform[6]_INST_0_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(6),
      I1 => \wavegen/Waveform_reg_4\(6),
      I2 => \wavegen/Waveform_reg_5\(6),
      I3 => \Waveform[6]_INST_0_i_134_n_0\,
      O => \Waveform[6]_INST_0_i_138_n_0\
    );
\Waveform[6]_INST_0_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(5),
      I1 => \wavegen/Waveform_reg_4\(5),
      I2 => \wavegen/Waveform_reg_5\(5),
      I3 => \Waveform[6]_INST_0_i_135_n_0\,
      O => \Waveform[6]_INST_0_i_139_n_0\
    );
\Waveform[6]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_14_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_14_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_14_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_14_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_33_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_34_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_35_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_36_n_0\,
      O(3) => \Waveform[6]_INST_0_i_14_n_4\,
      O(2) => \Waveform[6]_INST_0_i_14_n_5\,
      O(1) => \Waveform[6]_INST_0_i_14_n_6\,
      O(0) => \Waveform[6]_INST_0_i_14_n_7\,
      S(3) => \Waveform[6]_INST_0_i_37_n_0\,
      S(2) => \Waveform[6]_INST_0_i_38_n_0\,
      S(1) => \Waveform[6]_INST_0_i_39_n_0\,
      S(0) => \Waveform[6]_INST_0_i_40_n_0\
    );
\Waveform[6]_INST_0_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_3\(4),
      I1 => \wavegen/Waveform_reg_4\(4),
      I2 => \wavegen/Waveform_reg_5\(4),
      I3 => \Waveform[6]_INST_0_i_136_n_0\,
      O => \Waveform[6]_INST_0_i_140_n_0\
    );
\Waveform[6]_INST_0_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(6),
      I1 => \wavegen/Waveform_reg_7\(6),
      I2 => \wavegen/Waveform_reg_8\(6),
      O => \Waveform[6]_INST_0_i_141_n_0\
    );
\Waveform[6]_INST_0_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(5),
      I1 => \wavegen/Waveform_reg_7\(5),
      I2 => \wavegen/Waveform_reg_8\(5),
      O => \Waveform[6]_INST_0_i_142_n_0\
    );
\Waveform[6]_INST_0_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(4),
      I1 => \wavegen/Waveform_reg_7\(4),
      I2 => \wavegen/Waveform_reg_8\(4),
      O => \Waveform[6]_INST_0_i_143_n_0\
    );
\Waveform[6]_INST_0_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(3),
      I1 => \wavegen/Waveform_reg_7\(3),
      I2 => \wavegen/Waveform_reg_8\(3),
      O => \Waveform[6]_INST_0_i_144_n_0\
    );
\Waveform[6]_INST_0_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(7),
      I1 => \wavegen/Waveform_reg_7\(7),
      I2 => \wavegen/Waveform_reg_8\(7),
      I3 => \Waveform[6]_INST_0_i_141_n_0\,
      O => \Waveform[6]_INST_0_i_145_n_0\
    );
\Waveform[6]_INST_0_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(6),
      I1 => \wavegen/Waveform_reg_7\(6),
      I2 => \wavegen/Waveform_reg_8\(6),
      I3 => \Waveform[6]_INST_0_i_142_n_0\,
      O => \Waveform[6]_INST_0_i_146_n_0\
    );
\Waveform[6]_INST_0_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(5),
      I1 => \wavegen/Waveform_reg_7\(5),
      I2 => \wavegen/Waveform_reg_8\(5),
      I3 => \Waveform[6]_INST_0_i_143_n_0\,
      O => \Waveform[6]_INST_0_i_147_n_0\
    );
\Waveform[6]_INST_0_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_6\(4),
      I1 => \wavegen/Waveform_reg_7\(4),
      I2 => \wavegen/Waveform_reg_8\(4),
      I3 => \Waveform[6]_INST_0_i_144_n_0\,
      O => \Waveform[6]_INST_0_i_148_n_0\
    );
\Waveform[6]_INST_0_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(6),
      I1 => \wavegen/Waveform_reg_11\(6),
      I2 => \wavegen/Waveform_reg_12\(6),
      O => \Waveform[6]_INST_0_i_149_n_0\
    );
\Waveform[6]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_15_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_15_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_15_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_15_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_41_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_42_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_43_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_44_n_0\,
      O(3) => \Waveform[6]_INST_0_i_15_n_4\,
      O(2) => \Waveform[6]_INST_0_i_15_n_5\,
      O(1) => \Waveform[6]_INST_0_i_15_n_6\,
      O(0) => \Waveform[6]_INST_0_i_15_n_7\,
      S(3) => \Waveform[6]_INST_0_i_45_n_0\,
      S(2) => \Waveform[6]_INST_0_i_46_n_0\,
      S(1) => \Waveform[6]_INST_0_i_47_n_0\,
      S(0) => \Waveform[6]_INST_0_i_48_n_0\
    );
\Waveform[6]_INST_0_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(5),
      I1 => \wavegen/Waveform_reg_11\(5),
      I2 => \wavegen/Waveform_reg_12\(5),
      O => \Waveform[6]_INST_0_i_150_n_0\
    );
\Waveform[6]_INST_0_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(4),
      I1 => \wavegen/Waveform_reg_11\(4),
      I2 => \wavegen/Waveform_reg_12\(4),
      O => \Waveform[6]_INST_0_i_151_n_0\
    );
\Waveform[6]_INST_0_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(3),
      I1 => \wavegen/Waveform_reg_11\(3),
      I2 => \wavegen/Waveform_reg_12\(3),
      O => \Waveform[6]_INST_0_i_152_n_0\
    );
\Waveform[6]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(7),
      I1 => \wavegen/Waveform_reg_11\(7),
      I2 => \wavegen/Waveform_reg_12\(7),
      I3 => \Waveform[6]_INST_0_i_149_n_0\,
      O => \Waveform[6]_INST_0_i_153_n_0\
    );
\Waveform[6]_INST_0_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(6),
      I1 => \wavegen/Waveform_reg_11\(6),
      I2 => \wavegen/Waveform_reg_12\(6),
      I3 => \Waveform[6]_INST_0_i_150_n_0\,
      O => \Waveform[6]_INST_0_i_154_n_0\
    );
\Waveform[6]_INST_0_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(5),
      I1 => \wavegen/Waveform_reg_11\(5),
      I2 => \wavegen/Waveform_reg_12\(5),
      I3 => \Waveform[6]_INST_0_i_151_n_0\,
      O => \Waveform[6]_INST_0_i_155_n_0\
    );
\Waveform[6]_INST_0_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_9\(4),
      I1 => \wavegen/Waveform_reg_11\(4),
      I2 => \wavegen/Waveform_reg_12\(4),
      I3 => \Waveform[6]_INST_0_i_152_n_0\,
      O => \Waveform[6]_INST_0_i_156_n_0\
    );
\Waveform[6]_INST_0_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_157_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_157_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_157_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_157_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_171_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_172_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_173_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_157_n_4\,
      O(2) => \Waveform[6]_INST_0_i_157_n_5\,
      O(1) => \Waveform[6]_INST_0_i_157_n_6\,
      O(0) => \Waveform[6]_INST_0_i_157_n_7\,
      S(3) => \Waveform[6]_INST_0_i_174_n_0\,
      S(2) => \Waveform[6]_INST_0_i_175_n_0\,
      S(1) => \Waveform[6]_INST_0_i_176_n_0\,
      S(0) => \Waveform[6]_INST_0_i_177_n_0\
    );
\Waveform[6]_INST_0_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_158_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_158_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_158_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_158_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_178_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_179_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_180_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_158_n_4\,
      O(2) => \Waveform[6]_INST_0_i_158_n_5\,
      O(1) => \Waveform[6]_INST_0_i_158_n_6\,
      O(0) => \Waveform[6]_INST_0_i_158_n_7\,
      S(3) => \Waveform[6]_INST_0_i_181_n_0\,
      S(2) => \Waveform[6]_INST_0_i_182_n_0\,
      S(1) => \Waveform[6]_INST_0_i_183_n_0\,
      S(0) => \Waveform[6]_INST_0_i_184_n_0\
    );
\Waveform[6]_INST_0_i_159\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_159_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_159_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_159_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_159_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_185_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_186_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_187_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_159_n_4\,
      O(2) => \Waveform[6]_INST_0_i_159_n_5\,
      O(1) => \Waveform[6]_INST_0_i_159_n_6\,
      O(0) => \Waveform[6]_INST_0_i_159_n_7\,
      S(3) => \Waveform[6]_INST_0_i_188_n_0\,
      S(2) => \Waveform[6]_INST_0_i_189_n_0\,
      S(1) => \Waveform[6]_INST_0_i_190_n_0\,
      S(0) => \Waveform[6]_INST_0_i_191_n_0\
    );
\Waveform[6]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_12_n_4\,
      I1 => \Waveform[6]_INST_0_i_14_n_4\,
      I2 => \Waveform[6]_INST_0_i_13_n_4\,
      O => \Waveform[6]_INST_0_i_16_n_0\
    );
\Waveform[6]_INST_0_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_160_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_160_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_160_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_160_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_192_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_193_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_194_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_160_n_4\,
      O(2) => \Waveform[6]_INST_0_i_160_n_5\,
      O(1) => \Waveform[6]_INST_0_i_160_n_6\,
      O(0) => \Waveform[6]_INST_0_i_160_n_7\,
      S(3) => \Waveform[6]_INST_0_i_195_n_0\,
      S(2) => \Waveform[6]_INST_0_i_196_n_0\,
      S(1) => \Waveform[6]_INST_0_i_197_n_0\,
      S(0) => \Waveform[6]_INST_0_i_198_n_0\
    );
\Waveform[6]_INST_0_i_161\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_161_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_161_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_161_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_161_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_199_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_200_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_201_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_161_n_4\,
      O(2) => \Waveform[6]_INST_0_i_161_n_5\,
      O(1) => \Waveform[6]_INST_0_i_161_n_6\,
      O(0) => \Waveform[6]_INST_0_i_161_n_7\,
      S(3) => \Waveform[6]_INST_0_i_202_n_0\,
      S(2) => \Waveform[6]_INST_0_i_203_n_0\,
      S(1) => \Waveform[6]_INST_0_i_204_n_0\,
      S(0) => \Waveform[6]_INST_0_i_205_n_0\
    );
\Waveform[6]_INST_0_i_162\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_162_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_162_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_162_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_162_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_206_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_207_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_208_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_162_n_4\,
      O(2) => \Waveform[6]_INST_0_i_162_n_5\,
      O(1) => \Waveform[6]_INST_0_i_162_n_6\,
      O(0) => \Waveform[6]_INST_0_i_162_n_7\,
      S(3) => \Waveform[6]_INST_0_i_209_n_0\,
      S(2) => \Waveform[6]_INST_0_i_210_n_0\,
      S(1) => \Waveform[6]_INST_0_i_211_n_0\,
      S(0) => \Waveform[6]_INST_0_i_212_n_0\
    );
\Waveform[6]_INST_0_i_163\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_163_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_163_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_163_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_163_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_213_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_214_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_215_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_163_n_4\,
      O(2) => \Waveform[6]_INST_0_i_163_n_5\,
      O(1) => \Waveform[6]_INST_0_i_163_n_6\,
      O(0) => \Waveform[6]_INST_0_i_163_n_7\,
      S(3) => \Waveform[6]_INST_0_i_216_n_0\,
      S(2) => \Waveform[6]_INST_0_i_217_n_0\,
      S(1) => \Waveform[6]_INST_0_i_218_n_0\,
      S(0) => \Waveform[6]_INST_0_i_219_n_0\
    );
\Waveform[6]_INST_0_i_164\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_164_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_164_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_164_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_164_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_220_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_221_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_222_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_164_n_4\,
      O(2) => \Waveform[6]_INST_0_i_164_n_5\,
      O(1) => \Waveform[6]_INST_0_i_164_n_6\,
      O(0) => \Waveform[6]_INST_0_i_164_n_7\,
      S(3) => \Waveform[6]_INST_0_i_223_n_0\,
      S(2) => \Waveform[6]_INST_0_i_224_n_0\,
      S(1) => \Waveform[6]_INST_0_i_225_n_0\,
      S(0) => \Waveform[6]_INST_0_i_226_n_0\
    );
\Waveform[6]_INST_0_i_165\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_165_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_165_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_165_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_165_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_227_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_228_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_229_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_165_n_4\,
      O(2) => \Waveform[6]_INST_0_i_165_n_5\,
      O(1) => \Waveform[6]_INST_0_i_165_n_6\,
      O(0) => \Waveform[6]_INST_0_i_165_n_7\,
      S(3) => \Waveform[6]_INST_0_i_230_n_0\,
      S(2) => \Waveform[6]_INST_0_i_231_n_0\,
      S(1) => \Waveform[6]_INST_0_i_232_n_0\,
      S(0) => \Waveform[6]_INST_0_i_233_n_0\
    );
\Waveform[6]_INST_0_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_166_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_166_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_166_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_166_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_234_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_235_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_236_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_166_n_4\,
      O(2) => \Waveform[6]_INST_0_i_166_n_5\,
      O(1) => \Waveform[6]_INST_0_i_166_n_6\,
      O(0) => \Waveform[6]_INST_0_i_166_n_7\,
      S(3) => \Waveform[6]_INST_0_i_237_n_0\,
      S(2) => \Waveform[6]_INST_0_i_238_n_0\,
      S(1) => \Waveform[6]_INST_0_i_239_n_0\,
      S(0) => \Waveform[6]_INST_0_i_240_n_0\
    );
\Waveform[6]_INST_0_i_167\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_167_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_167_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_167_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_167_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_241_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_242_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_243_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_167_n_4\,
      O(2) => \Waveform[6]_INST_0_i_167_n_5\,
      O(1) => \Waveform[6]_INST_0_i_167_n_6\,
      O(0) => \Waveform[6]_INST_0_i_167_n_7\,
      S(3) => \Waveform[6]_INST_0_i_244_n_0\,
      S(2) => \Waveform[6]_INST_0_i_245_n_0\,
      S(1) => \Waveform[6]_INST_0_i_246_n_0\,
      S(0) => \Waveform[6]_INST_0_i_247_n_0\
    );
\Waveform[6]_INST_0_i_168\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_168_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_168_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_168_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_168_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_248_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_249_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_250_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_168_n_4\,
      O(2) => \Waveform[6]_INST_0_i_168_n_5\,
      O(1) => \Waveform[6]_INST_0_i_168_n_6\,
      O(0) => \Waveform[6]_INST_0_i_168_n_7\,
      S(3) => \Waveform[6]_INST_0_i_251_n_0\,
      S(2) => \Waveform[6]_INST_0_i_252_n_0\,
      S(1) => \Waveform[6]_INST_0_i_253_n_0\,
      S(0) => \Waveform[6]_INST_0_i_254_n_0\
    );
\Waveform[6]_INST_0_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_169_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_169_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_169_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_169_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_255_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_256_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_257_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_169_n_4\,
      O(2) => \Waveform[6]_INST_0_i_169_n_5\,
      O(1) => \Waveform[6]_INST_0_i_169_n_6\,
      O(0) => \Waveform[6]_INST_0_i_169_n_7\,
      S(3) => \Waveform[6]_INST_0_i_258_n_0\,
      S(2) => \Waveform[6]_INST_0_i_259_n_0\,
      S(1) => \Waveform[6]_INST_0_i_260_n_0\,
      S(0) => \Waveform[6]_INST_0_i_261_n_0\
    );
\Waveform[6]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_5\,
      I1 => \Waveform[10]_INST_0_i_50_n_5\,
      I2 => \Waveform[10]_INST_0_i_51_n_5\,
      O => \Waveform[6]_INST_0_i_17_n_0\
    );
\Waveform[6]_INST_0_i_170\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Waveform[6]_INST_0_i_170_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_170_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_170_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_170_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_262_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_263_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_264_n_0\,
      DI(0) => '0',
      O(3) => \Waveform[6]_INST_0_i_170_n_4\,
      O(2) => \Waveform[6]_INST_0_i_170_n_5\,
      O(1) => \Waveform[6]_INST_0_i_170_n_6\,
      O(0) => \Waveform[6]_INST_0_i_170_n_7\,
      S(3) => \Waveform[6]_INST_0_i_265_n_0\,
      S(2) => \Waveform[6]_INST_0_i_266_n_0\,
      S(1) => \Waveform[6]_INST_0_i_267_n_0\,
      S(0) => \Waveform[6]_INST_0_i_268_n_0\
    );
\Waveform[6]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(2),
      I1 => \wavegen/Waveform_reg_44\(2),
      I2 => \wavegen/Waveform_reg_45\(2),
      O => \Waveform[6]_INST_0_i_171_n_0\
    );
\Waveform[6]_INST_0_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(1),
      I1 => \wavegen/Waveform_reg_44\(1),
      I2 => \wavegen/Waveform_reg_45\(1),
      O => \Waveform[6]_INST_0_i_172_n_0\
    );
\Waveform[6]_INST_0_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(0),
      I1 => \wavegen/Waveform_reg_44\(0),
      I2 => \wavegen/Waveform_reg_45\(0),
      O => \Waveform[6]_INST_0_i_173_n_0\
    );
\Waveform[6]_INST_0_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(3),
      I1 => \wavegen/Waveform_reg_44\(3),
      I2 => \wavegen/Waveform_reg_45\(3),
      I3 => \Waveform[6]_INST_0_i_171_n_0\,
      O => \Waveform[6]_INST_0_i_174_n_0\
    );
\Waveform[6]_INST_0_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(2),
      I1 => \wavegen/Waveform_reg_44\(2),
      I2 => \wavegen/Waveform_reg_45\(2),
      I3 => \Waveform[6]_INST_0_i_172_n_0\,
      O => \Waveform[6]_INST_0_i_175_n_0\
    );
\Waveform[6]_INST_0_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(1),
      I1 => \wavegen/Waveform_reg_44\(1),
      I2 => \wavegen/Waveform_reg_45\(1),
      I3 => \Waveform[6]_INST_0_i_173_n_0\,
      O => \Waveform[6]_INST_0_i_176_n_0\
    );
\Waveform[6]_INST_0_i_177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_42\(0),
      I1 => \wavegen/Waveform_reg_44\(0),
      I2 => \wavegen/Waveform_reg_45\(0),
      O => \Waveform[6]_INST_0_i_177_n_0\
    );
\Waveform[6]_INST_0_i_178\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(2),
      I1 => \wavegen/Waveform_reg_47\(2),
      I2 => \wavegen/Waveform_reg_48\(2),
      O => \Waveform[6]_INST_0_i_178_n_0\
    );
\Waveform[6]_INST_0_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(1),
      I1 => \wavegen/Waveform_reg_47\(1),
      I2 => \wavegen/Waveform_reg_48\(1),
      O => \Waveform[6]_INST_0_i_179_n_0\
    );
\Waveform[6]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_6\,
      I1 => \Waveform[10]_INST_0_i_50_n_6\,
      I2 => \Waveform[10]_INST_0_i_51_n_6\,
      O => \Waveform[6]_INST_0_i_18_n_0\
    );
\Waveform[6]_INST_0_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(0),
      I1 => \wavegen/Waveform_reg_47\(0),
      I2 => \wavegen/Waveform_reg_48\(0),
      O => \Waveform[6]_INST_0_i_180_n_0\
    );
\Waveform[6]_INST_0_i_181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(3),
      I1 => \wavegen/Waveform_reg_47\(3),
      I2 => \wavegen/Waveform_reg_48\(3),
      I3 => \Waveform[6]_INST_0_i_178_n_0\,
      O => \Waveform[6]_INST_0_i_181_n_0\
    );
\Waveform[6]_INST_0_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(2),
      I1 => \wavegen/Waveform_reg_47\(2),
      I2 => \wavegen/Waveform_reg_48\(2),
      I3 => \Waveform[6]_INST_0_i_179_n_0\,
      O => \Waveform[6]_INST_0_i_182_n_0\
    );
\Waveform[6]_INST_0_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(1),
      I1 => \wavegen/Waveform_reg_47\(1),
      I2 => \wavegen/Waveform_reg_48\(1),
      I3 => \Waveform[6]_INST_0_i_180_n_0\,
      O => \Waveform[6]_INST_0_i_183_n_0\
    );
\Waveform[6]_INST_0_i_184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_46\(0),
      I1 => \wavegen/Waveform_reg_47\(0),
      I2 => \wavegen/Waveform_reg_48\(0),
      O => \Waveform[6]_INST_0_i_184_n_0\
    );
\Waveform[6]_INST_0_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(2),
      I1 => \wavegen/Waveform_reg_50\(2),
      I2 => \wavegen/Waveform_reg_51\(2),
      O => \Waveform[6]_INST_0_i_185_n_0\
    );
\Waveform[6]_INST_0_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(1),
      I1 => \wavegen/Waveform_reg_50\(1),
      I2 => \wavegen/Waveform_reg_51\(1),
      O => \Waveform[6]_INST_0_i_186_n_0\
    );
\Waveform[6]_INST_0_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(0),
      I1 => \wavegen/Waveform_reg_50\(0),
      I2 => \wavegen/Waveform_reg_51\(0),
      O => \Waveform[6]_INST_0_i_187_n_0\
    );
\Waveform[6]_INST_0_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(3),
      I1 => \wavegen/Waveform_reg_50\(3),
      I2 => \wavegen/Waveform_reg_51\(3),
      I3 => \Waveform[6]_INST_0_i_185_n_0\,
      O => \Waveform[6]_INST_0_i_188_n_0\
    );
\Waveform[6]_INST_0_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(2),
      I1 => \wavegen/Waveform_reg_50\(2),
      I2 => \wavegen/Waveform_reg_51\(2),
      I3 => \Waveform[6]_INST_0_i_186_n_0\,
      O => \Waveform[6]_INST_0_i_189_n_0\
    );
\Waveform[6]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_7\,
      I1 => \Waveform[10]_INST_0_i_50_n_7\,
      I2 => \Waveform[10]_INST_0_i_51_n_7\,
      O => \Waveform[6]_INST_0_i_19_n_0\
    );
\Waveform[6]_INST_0_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(1),
      I1 => \wavegen/Waveform_reg_50\(1),
      I2 => \wavegen/Waveform_reg_51\(1),
      I3 => \Waveform[6]_INST_0_i_187_n_0\,
      O => \Waveform[6]_INST_0_i_190_n_0\
    );
\Waveform[6]_INST_0_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_49\(0),
      I1 => \wavegen/Waveform_reg_50\(0),
      I2 => \wavegen/Waveform_reg_51\(0),
      O => \Waveform[6]_INST_0_i_191_n_0\
    );
\Waveform[6]_INST_0_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(2),
      I1 => \wavegen/Waveform_reg_53\(2),
      I2 => \wavegen/Waveform_reg_55\(2),
      O => \Waveform[6]_INST_0_i_192_n_0\
    );
\Waveform[6]_INST_0_i_193\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(1),
      I1 => \wavegen/Waveform_reg_53\(1),
      I2 => \wavegen/Waveform_reg_55\(1),
      O => \Waveform[6]_INST_0_i_193_n_0\
    );
\Waveform[6]_INST_0_i_194\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(0),
      I1 => \wavegen/Waveform_reg_53\(0),
      I2 => \wavegen/Waveform_reg_55\(0),
      O => \Waveform[6]_INST_0_i_194_n_0\
    );
\Waveform[6]_INST_0_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(3),
      I1 => \wavegen/Waveform_reg_53\(3),
      I2 => \wavegen/Waveform_reg_55\(3),
      I3 => \Waveform[6]_INST_0_i_192_n_0\,
      O => \Waveform[6]_INST_0_i_195_n_0\
    );
\Waveform[6]_INST_0_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(2),
      I1 => \wavegen/Waveform_reg_53\(2),
      I2 => \wavegen/Waveform_reg_55\(2),
      I3 => \Waveform[6]_INST_0_i_193_n_0\,
      O => \Waveform[6]_INST_0_i_196_n_0\
    );
\Waveform[6]_INST_0_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(1),
      I1 => \wavegen/Waveform_reg_53\(1),
      I2 => \wavegen/Waveform_reg_55\(1),
      I3 => \Waveform[6]_INST_0_i_194_n_0\,
      O => \Waveform[6]_INST_0_i_197_n_0\
    );
\Waveform[6]_INST_0_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_52\(0),
      I1 => \wavegen/Waveform_reg_53\(0),
      I2 => \wavegen/Waveform_reg_55\(0),
      O => \Waveform[6]_INST_0_i_198_n_0\
    );
\Waveform[6]_INST_0_i_199\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(2),
      I1 => \wavegen/Waveform_reg_57\(2),
      I2 => \wavegen/Waveform_reg_58\(2),
      O => \Waveform[6]_INST_0_i_199_n_0\
    );
\Waveform[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_15_n_6\,
      I1 => \Waveform[6]_INST_0_i_10_n_0\,
      I2 => \Waveform[10]_INST_0_i_12_n_7\,
      I3 => \Waveform[10]_INST_0_i_13_n_7\,
      I4 => \Waveform[10]_INST_0_i_14_n_7\,
      O => \Waveform[6]_INST_0_i_2_n_0\
    );
\Waveform[6]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_49_n_4\,
      I1 => \Waveform[6]_INST_0_i_50_n_4\,
      I2 => \Waveform[6]_INST_0_i_51_n_4\,
      O => \Waveform[6]_INST_0_i_20_n_0\
    );
\Waveform[6]_INST_0_i_200\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(1),
      I1 => \wavegen/Waveform_reg_57\(1),
      I2 => \wavegen/Waveform_reg_58\(1),
      O => \Waveform[6]_INST_0_i_200_n_0\
    );
\Waveform[6]_INST_0_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(0),
      I1 => \wavegen/Waveform_reg_57\(0),
      I2 => \wavegen/Waveform_reg_58\(0),
      O => \Waveform[6]_INST_0_i_201_n_0\
    );
\Waveform[6]_INST_0_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(3),
      I1 => \wavegen/Waveform_reg_57\(3),
      I2 => \wavegen/Waveform_reg_58\(3),
      I3 => \Waveform[6]_INST_0_i_199_n_0\,
      O => \Waveform[6]_INST_0_i_202_n_0\
    );
\Waveform[6]_INST_0_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(2),
      I1 => \wavegen/Waveform_reg_57\(2),
      I2 => \wavegen/Waveform_reg_58\(2),
      I3 => \Waveform[6]_INST_0_i_200_n_0\,
      O => \Waveform[6]_INST_0_i_203_n_0\
    );
\Waveform[6]_INST_0_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(1),
      I1 => \wavegen/Waveform_reg_57\(1),
      I2 => \wavegen/Waveform_reg_58\(1),
      I3 => \Waveform[6]_INST_0_i_201_n_0\,
      O => \Waveform[6]_INST_0_i_204_n_0\
    );
\Waveform[6]_INST_0_i_205\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_56\(0),
      I1 => \wavegen/Waveform_reg_57\(0),
      I2 => \wavegen/Waveform_reg_58\(0),
      O => \Waveform[6]_INST_0_i_205_n_0\
    );
\Waveform[6]_INST_0_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(2),
      I1 => \wavegen/Waveform_reg_14\(2),
      I2 => \wavegen/Waveform_reg_15\(2),
      O => \Waveform[6]_INST_0_i_206_n_0\
    );
\Waveform[6]_INST_0_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(1),
      I1 => \wavegen/Waveform_reg_14\(1),
      I2 => \wavegen/Waveform_reg_15\(1),
      O => \Waveform[6]_INST_0_i_207_n_0\
    );
\Waveform[6]_INST_0_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(0),
      I1 => \wavegen/Waveform_reg_14\(0),
      I2 => \wavegen/Waveform_reg_15\(0),
      O => \Waveform[6]_INST_0_i_208_n_0\
    );
\Waveform[6]_INST_0_i_209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(3),
      I1 => \wavegen/Waveform_reg_14\(3),
      I2 => \wavegen/Waveform_reg_15\(3),
      I3 => \Waveform[6]_INST_0_i_206_n_0\,
      O => \Waveform[6]_INST_0_i_209_n_0\
    );
\Waveform[6]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_4\,
      I1 => \Waveform[10]_INST_0_i_50_n_4\,
      I2 => \Waveform[10]_INST_0_i_51_n_4\,
      I3 => \Waveform[6]_INST_0_i_17_n_0\,
      O => \Waveform[6]_INST_0_i_21_n_0\
    );
\Waveform[6]_INST_0_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(2),
      I1 => \wavegen/Waveform_reg_14\(2),
      I2 => \wavegen/Waveform_reg_15\(2),
      I3 => \Waveform[6]_INST_0_i_207_n_0\,
      O => \Waveform[6]_INST_0_i_210_n_0\
    );
\Waveform[6]_INST_0_i_211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(1),
      I1 => \wavegen/Waveform_reg_14\(1),
      I2 => \wavegen/Waveform_reg_15\(1),
      I3 => \Waveform[6]_INST_0_i_208_n_0\,
      O => \Waveform[6]_INST_0_i_211_n_0\
    );
\Waveform[6]_INST_0_i_212\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_13\(0),
      I1 => \wavegen/Waveform_reg_14\(0),
      I2 => \wavegen/Waveform_reg_15\(0),
      O => \Waveform[6]_INST_0_i_212_n_0\
    );
\Waveform[6]_INST_0_i_213\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(2),
      I1 => \wavegen/Waveform_reg_17\(2),
      I2 => \wavegen/Waveform_reg_18\(2),
      O => \Waveform[6]_INST_0_i_213_n_0\
    );
\Waveform[6]_INST_0_i_214\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(1),
      I1 => \wavegen/Waveform_reg_17\(1),
      I2 => \wavegen/Waveform_reg_18\(1),
      O => \Waveform[6]_INST_0_i_214_n_0\
    );
\Waveform[6]_INST_0_i_215\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(0),
      I1 => \wavegen/Waveform_reg_17\(0),
      I2 => \wavegen/Waveform_reg_18\(0),
      O => \Waveform[6]_INST_0_i_215_n_0\
    );
\Waveform[6]_INST_0_i_216\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(3),
      I1 => \wavegen/Waveform_reg_17\(3),
      I2 => \wavegen/Waveform_reg_18\(3),
      I3 => \Waveform[6]_INST_0_i_213_n_0\,
      O => \Waveform[6]_INST_0_i_216_n_0\
    );
\Waveform[6]_INST_0_i_217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(2),
      I1 => \wavegen/Waveform_reg_17\(2),
      I2 => \wavegen/Waveform_reg_18\(2),
      I3 => \Waveform[6]_INST_0_i_214_n_0\,
      O => \Waveform[6]_INST_0_i_217_n_0\
    );
\Waveform[6]_INST_0_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(1),
      I1 => \wavegen/Waveform_reg_17\(1),
      I2 => \wavegen/Waveform_reg_18\(1),
      I3 => \Waveform[6]_INST_0_i_215_n_0\,
      O => \Waveform[6]_INST_0_i_218_n_0\
    );
\Waveform[6]_INST_0_i_219\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_16\(0),
      I1 => \wavegen/Waveform_reg_17\(0),
      I2 => \wavegen/Waveform_reg_18\(0),
      O => \Waveform[6]_INST_0_i_219_n_0\
    );
\Waveform[6]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_5\,
      I1 => \Waveform[10]_INST_0_i_50_n_5\,
      I2 => \Waveform[10]_INST_0_i_51_n_5\,
      I3 => \Waveform[6]_INST_0_i_18_n_0\,
      O => \Waveform[6]_INST_0_i_22_n_0\
    );
\Waveform[6]_INST_0_i_220\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(2),
      I1 => \wavegen/Waveform_reg_20\(2),
      I2 => \wavegen/Waveform_reg_22\(2),
      O => \Waveform[6]_INST_0_i_220_n_0\
    );
\Waveform[6]_INST_0_i_221\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(1),
      I1 => \wavegen/Waveform_reg_20\(1),
      I2 => \wavegen/Waveform_reg_22\(1),
      O => \Waveform[6]_INST_0_i_221_n_0\
    );
\Waveform[6]_INST_0_i_222\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(0),
      I1 => \wavegen/Waveform_reg_20\(0),
      I2 => \wavegen/Waveform_reg_22\(0),
      O => \Waveform[6]_INST_0_i_222_n_0\
    );
\Waveform[6]_INST_0_i_223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(3),
      I1 => \wavegen/Waveform_reg_20\(3),
      I2 => \wavegen/Waveform_reg_22\(3),
      I3 => \Waveform[6]_INST_0_i_220_n_0\,
      O => \Waveform[6]_INST_0_i_223_n_0\
    );
\Waveform[6]_INST_0_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(2),
      I1 => \wavegen/Waveform_reg_20\(2),
      I2 => \wavegen/Waveform_reg_22\(2),
      I3 => \Waveform[6]_INST_0_i_221_n_0\,
      O => \Waveform[6]_INST_0_i_224_n_0\
    );
\Waveform[6]_INST_0_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(1),
      I1 => \wavegen/Waveform_reg_20\(1),
      I2 => \wavegen/Waveform_reg_22\(1),
      I3 => \Waveform[6]_INST_0_i_222_n_0\,
      O => \Waveform[6]_INST_0_i_225_n_0\
    );
\Waveform[6]_INST_0_i_226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_19\(0),
      I1 => \wavegen/Waveform_reg_20\(0),
      I2 => \wavegen/Waveform_reg_22\(0),
      O => \Waveform[6]_INST_0_i_226_n_0\
    );
\Waveform[6]_INST_0_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(2),
      I1 => \wavegen/Waveform_reg_24\(2),
      I2 => \wavegen/Waveform_reg_25\(2),
      O => \Waveform[6]_INST_0_i_227_n_0\
    );
\Waveform[6]_INST_0_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(1),
      I1 => \wavegen/Waveform_reg_24\(1),
      I2 => \wavegen/Waveform_reg_25\(1),
      O => \Waveform[6]_INST_0_i_228_n_0\
    );
\Waveform[6]_INST_0_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(0),
      I1 => \wavegen/Waveform_reg_24\(0),
      I2 => \wavegen/Waveform_reg_25\(0),
      O => \Waveform[6]_INST_0_i_229_n_0\
    );
\Waveform[6]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_6\,
      I1 => \Waveform[10]_INST_0_i_50_n_6\,
      I2 => \Waveform[10]_INST_0_i_51_n_6\,
      I3 => \Waveform[6]_INST_0_i_19_n_0\,
      O => \Waveform[6]_INST_0_i_23_n_0\
    );
\Waveform[6]_INST_0_i_230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(3),
      I1 => \wavegen/Waveform_reg_24\(3),
      I2 => \wavegen/Waveform_reg_25\(3),
      I3 => \Waveform[6]_INST_0_i_227_n_0\,
      O => \Waveform[6]_INST_0_i_230_n_0\
    );
\Waveform[6]_INST_0_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(2),
      I1 => \wavegen/Waveform_reg_24\(2),
      I2 => \wavegen/Waveform_reg_25\(2),
      I3 => \Waveform[6]_INST_0_i_228_n_0\,
      O => \Waveform[6]_INST_0_i_231_n_0\
    );
\Waveform[6]_INST_0_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(1),
      I1 => \wavegen/Waveform_reg_24\(1),
      I2 => \wavegen/Waveform_reg_25\(1),
      I3 => \Waveform[6]_INST_0_i_229_n_0\,
      O => \Waveform[6]_INST_0_i_232_n_0\
    );
\Waveform[6]_INST_0_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_23\(0),
      I1 => \wavegen/Waveform_reg_24\(0),
      I2 => \wavegen/Waveform_reg_25\(0),
      O => \Waveform[6]_INST_0_i_233_n_0\
    );
\Waveform[6]_INST_0_i_234\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(2),
      I1 => \wavegen/Waveform_reg_27\(2),
      I2 => \wavegen/Waveform_reg_28\(2),
      O => \Waveform[6]_INST_0_i_234_n_0\
    );
\Waveform[6]_INST_0_i_235\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(1),
      I1 => \wavegen/Waveform_reg_27\(1),
      I2 => \wavegen/Waveform_reg_28\(1),
      O => \Waveform[6]_INST_0_i_235_n_0\
    );
\Waveform[6]_INST_0_i_236\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(0),
      I1 => \wavegen/Waveform_reg_27\(0),
      I2 => \wavegen/Waveform_reg_28\(0),
      O => \Waveform[6]_INST_0_i_236_n_0\
    );
\Waveform[6]_INST_0_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(3),
      I1 => \wavegen/Waveform_reg_27\(3),
      I2 => \wavegen/Waveform_reg_28\(3),
      I3 => \Waveform[6]_INST_0_i_234_n_0\,
      O => \Waveform[6]_INST_0_i_237_n_0\
    );
\Waveform[6]_INST_0_i_238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(2),
      I1 => \wavegen/Waveform_reg_27\(2),
      I2 => \wavegen/Waveform_reg_28\(2),
      I3 => \Waveform[6]_INST_0_i_235_n_0\,
      O => \Waveform[6]_INST_0_i_238_n_0\
    );
\Waveform[6]_INST_0_i_239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(1),
      I1 => \wavegen/Waveform_reg_27\(1),
      I2 => \wavegen/Waveform_reg_28\(1),
      I3 => \Waveform[6]_INST_0_i_236_n_0\,
      O => \Waveform[6]_INST_0_i_239_n_0\
    );
\Waveform[6]_INST_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_49_n_7\,
      I1 => \Waveform[10]_INST_0_i_50_n_7\,
      I2 => \Waveform[10]_INST_0_i_51_n_7\,
      I3 => \Waveform[6]_INST_0_i_20_n_0\,
      O => \Waveform[6]_INST_0_i_24_n_0\
    );
\Waveform[6]_INST_0_i_240\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_26\(0),
      I1 => \wavegen/Waveform_reg_27\(0),
      I2 => \wavegen/Waveform_reg_28\(0),
      O => \Waveform[6]_INST_0_i_240_n_0\
    );
\Waveform[6]_INST_0_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(2),
      I1 => \wavegen/Waveform_reg_30\(2),
      I2 => \wavegen/Waveform_reg_31\(2),
      O => \Waveform[6]_INST_0_i_241_n_0\
    );
\Waveform[6]_INST_0_i_242\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(1),
      I1 => \wavegen/Waveform_reg_30\(1),
      I2 => \wavegen/Waveform_reg_31\(1),
      O => \Waveform[6]_INST_0_i_242_n_0\
    );
\Waveform[6]_INST_0_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(0),
      I1 => \wavegen/Waveform_reg_30\(0),
      I2 => \wavegen/Waveform_reg_31\(0),
      O => \Waveform[6]_INST_0_i_243_n_0\
    );
\Waveform[6]_INST_0_i_244\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(3),
      I1 => \wavegen/Waveform_reg_30\(3),
      I2 => \wavegen/Waveform_reg_31\(3),
      I3 => \Waveform[6]_INST_0_i_241_n_0\,
      O => \Waveform[6]_INST_0_i_244_n_0\
    );
\Waveform[6]_INST_0_i_245\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(2),
      I1 => \wavegen/Waveform_reg_30\(2),
      I2 => \wavegen/Waveform_reg_31\(2),
      I3 => \Waveform[6]_INST_0_i_242_n_0\,
      O => \Waveform[6]_INST_0_i_245_n_0\
    );
\Waveform[6]_INST_0_i_246\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(1),
      I1 => \wavegen/Waveform_reg_30\(1),
      I2 => \wavegen/Waveform_reg_31\(1),
      I3 => \Waveform[6]_INST_0_i_243_n_0\,
      O => \Waveform[6]_INST_0_i_246_n_0\
    );
\Waveform[6]_INST_0_i_247\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_29\(0),
      I1 => \wavegen/Waveform_reg_30\(0),
      I2 => \wavegen/Waveform_reg_31\(0),
      O => \Waveform[6]_INST_0_i_247_n_0\
    );
\Waveform[6]_INST_0_i_248\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(2),
      I1 => \wavegen/Waveform_reg_34\(2),
      I2 => \wavegen/Waveform_reg_35\(2),
      O => \Waveform[6]_INST_0_i_248_n_0\
    );
\Waveform[6]_INST_0_i_249\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(1),
      I1 => \wavegen/Waveform_reg_34\(1),
      I2 => \wavegen/Waveform_reg_35\(1),
      O => \Waveform[6]_INST_0_i_249_n_0\
    );
\Waveform[6]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_5\,
      I1 => \Waveform[10]_INST_0_i_53_n_5\,
      I2 => \Waveform[10]_INST_0_i_54_n_5\,
      O => \Waveform[6]_INST_0_i_25_n_0\
    );
\Waveform[6]_INST_0_i_250\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(0),
      I1 => \wavegen/Waveform_reg_34\(0),
      I2 => \wavegen/Waveform_reg_35\(0),
      O => \Waveform[6]_INST_0_i_250_n_0\
    );
\Waveform[6]_INST_0_i_251\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(3),
      I1 => \wavegen/Waveform_reg_34\(3),
      I2 => \wavegen/Waveform_reg_35\(3),
      I3 => \Waveform[6]_INST_0_i_248_n_0\,
      O => \Waveform[6]_INST_0_i_251_n_0\
    );
\Waveform[6]_INST_0_i_252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(2),
      I1 => \wavegen/Waveform_reg_34\(2),
      I2 => \wavegen/Waveform_reg_35\(2),
      I3 => \Waveform[6]_INST_0_i_249_n_0\,
      O => \Waveform[6]_INST_0_i_252_n_0\
    );
\Waveform[6]_INST_0_i_253\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(1),
      I1 => \wavegen/Waveform_reg_34\(1),
      I2 => \wavegen/Waveform_reg_35\(1),
      I3 => \Waveform[6]_INST_0_i_250_n_0\,
      O => \Waveform[6]_INST_0_i_253_n_0\
    );
\Waveform[6]_INST_0_i_254\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_33\(0),
      I1 => \wavegen/Waveform_reg_34\(0),
      I2 => \wavegen/Waveform_reg_35\(0),
      O => \Waveform[6]_INST_0_i_254_n_0\
    );
\Waveform[6]_INST_0_i_255\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(2),
      I1 => \wavegen/Waveform_reg_37\(2),
      I2 => \wavegen/Waveform_reg_38\(2),
      O => \Waveform[6]_INST_0_i_255_n_0\
    );
\Waveform[6]_INST_0_i_256\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(1),
      I1 => \wavegen/Waveform_reg_37\(1),
      I2 => \wavegen/Waveform_reg_38\(1),
      O => \Waveform[6]_INST_0_i_256_n_0\
    );
\Waveform[6]_INST_0_i_257\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(0),
      I1 => \wavegen/Waveform_reg_37\(0),
      I2 => \wavegen/Waveform_reg_38\(0),
      O => \Waveform[6]_INST_0_i_257_n_0\
    );
\Waveform[6]_INST_0_i_258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(3),
      I1 => \wavegen/Waveform_reg_37\(3),
      I2 => \wavegen/Waveform_reg_38\(3),
      I3 => \Waveform[6]_INST_0_i_255_n_0\,
      O => \Waveform[6]_INST_0_i_258_n_0\
    );
\Waveform[6]_INST_0_i_259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(2),
      I1 => \wavegen/Waveform_reg_37\(2),
      I2 => \wavegen/Waveform_reg_38\(2),
      I3 => \Waveform[6]_INST_0_i_256_n_0\,
      O => \Waveform[6]_INST_0_i_259_n_0\
    );
\Waveform[6]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_6\,
      I1 => \Waveform[10]_INST_0_i_53_n_6\,
      I2 => \Waveform[10]_INST_0_i_54_n_6\,
      O => \Waveform[6]_INST_0_i_26_n_0\
    );
\Waveform[6]_INST_0_i_260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(1),
      I1 => \wavegen/Waveform_reg_37\(1),
      I2 => \wavegen/Waveform_reg_38\(1),
      I3 => \Waveform[6]_INST_0_i_257_n_0\,
      O => \Waveform[6]_INST_0_i_260_n_0\
    );
\Waveform[6]_INST_0_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_36\(0),
      I1 => \wavegen/Waveform_reg_37\(0),
      I2 => \wavegen/Waveform_reg_38\(0),
      O => \Waveform[6]_INST_0_i_261_n_0\
    );
\Waveform[6]_INST_0_i_262\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(2),
      I1 => \wavegen/Waveform_reg_40\(2),
      I2 => \wavegen/Waveform_reg_41\(2),
      O => \Waveform[6]_INST_0_i_262_n_0\
    );
\Waveform[6]_INST_0_i_263\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(1),
      I1 => \wavegen/Waveform_reg_40\(1),
      I2 => \wavegen/Waveform_reg_41\(1),
      O => \Waveform[6]_INST_0_i_263_n_0\
    );
\Waveform[6]_INST_0_i_264\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(0),
      I1 => \wavegen/Waveform_reg_40\(0),
      I2 => \wavegen/Waveform_reg_41\(0),
      O => \Waveform[6]_INST_0_i_264_n_0\
    );
\Waveform[6]_INST_0_i_265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(3),
      I1 => \wavegen/Waveform_reg_40\(3),
      I2 => \wavegen/Waveform_reg_41\(3),
      I3 => \Waveform[6]_INST_0_i_262_n_0\,
      O => \Waveform[6]_INST_0_i_265_n_0\
    );
\Waveform[6]_INST_0_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(2),
      I1 => \wavegen/Waveform_reg_40\(2),
      I2 => \wavegen/Waveform_reg_41\(2),
      I3 => \Waveform[6]_INST_0_i_263_n_0\,
      O => \Waveform[6]_INST_0_i_266_n_0\
    );
\Waveform[6]_INST_0_i_267\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(1),
      I1 => \wavegen/Waveform_reg_40\(1),
      I2 => \wavegen/Waveform_reg_41\(1),
      I3 => \Waveform[6]_INST_0_i_264_n_0\,
      O => \Waveform[6]_INST_0_i_267_n_0\
    );
\Waveform[6]_INST_0_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \wavegen/Waveform_reg_39\(0),
      I1 => \wavegen/Waveform_reg_40\(0),
      I2 => \wavegen/Waveform_reg_41\(0),
      O => \Waveform[6]_INST_0_i_268_n_0\
    );
\Waveform[6]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_7\,
      I1 => \Waveform[10]_INST_0_i_53_n_7\,
      I2 => \Waveform[10]_INST_0_i_54_n_7\,
      O => \Waveform[6]_INST_0_i_27_n_0\
    );
\Waveform[6]_INST_0_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_52_n_4\,
      I1 => \Waveform[6]_INST_0_i_53_n_4\,
      I2 => \Waveform[6]_INST_0_i_54_n_4\,
      O => \Waveform[6]_INST_0_i_28_n_0\
    );
\Waveform[6]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_4\,
      I1 => \Waveform[10]_INST_0_i_53_n_4\,
      I2 => \Waveform[10]_INST_0_i_54_n_4\,
      I3 => \Waveform[6]_INST_0_i_25_n_0\,
      O => \Waveform[6]_INST_0_i_29_n_0\
    );
\Waveform[6]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_15_n_7\,
      I1 => \Waveform[6]_INST_0_i_11_n_0\,
      I2 => \Waveform[6]_INST_0_i_12_n_4\,
      I3 => \Waveform[6]_INST_0_i_13_n_4\,
      I4 => \Waveform[6]_INST_0_i_14_n_4\,
      O => \Waveform[6]_INST_0_i_3_n_0\
    );
\Waveform[6]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_5\,
      I1 => \Waveform[10]_INST_0_i_53_n_5\,
      I2 => \Waveform[10]_INST_0_i_54_n_5\,
      I3 => \Waveform[6]_INST_0_i_26_n_0\,
      O => \Waveform[6]_INST_0_i_30_n_0\
    );
\Waveform[6]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_6\,
      I1 => \Waveform[10]_INST_0_i_53_n_6\,
      I2 => \Waveform[10]_INST_0_i_54_n_6\,
      I3 => \Waveform[6]_INST_0_i_27_n_0\,
      O => \Waveform[6]_INST_0_i_31_n_0\
    );
\Waveform[6]_INST_0_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_52_n_7\,
      I1 => \Waveform[10]_INST_0_i_53_n_7\,
      I2 => \Waveform[10]_INST_0_i_54_n_7\,
      I3 => \Waveform[6]_INST_0_i_28_n_0\,
      O => \Waveform[6]_INST_0_i_32_n_0\
    );
\Waveform[6]_INST_0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_5\,
      I1 => \Waveform[10]_INST_0_i_56_n_5\,
      I2 => \Waveform[10]_INST_0_i_57_n_5\,
      O => \Waveform[6]_INST_0_i_33_n_0\
    );
\Waveform[6]_INST_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_6\,
      I1 => \Waveform[10]_INST_0_i_56_n_6\,
      I2 => \Waveform[10]_INST_0_i_57_n_6\,
      O => \Waveform[6]_INST_0_i_34_n_0\
    );
\Waveform[6]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_7\,
      I1 => \Waveform[10]_INST_0_i_56_n_7\,
      I2 => \Waveform[10]_INST_0_i_57_n_7\,
      O => \Waveform[6]_INST_0_i_35_n_0\
    );
\Waveform[6]_INST_0_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_55_n_4\,
      I1 => \Waveform[6]_INST_0_i_56_n_4\,
      I2 => \Waveform[6]_INST_0_i_57_n_4\,
      O => \Waveform[6]_INST_0_i_36_n_0\
    );
\Waveform[6]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_4\,
      I1 => \Waveform[10]_INST_0_i_56_n_4\,
      I2 => \Waveform[10]_INST_0_i_57_n_4\,
      I3 => \Waveform[6]_INST_0_i_33_n_0\,
      O => \Waveform[6]_INST_0_i_37_n_0\
    );
\Waveform[6]_INST_0_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_5\,
      I1 => \Waveform[10]_INST_0_i_56_n_5\,
      I2 => \Waveform[10]_INST_0_i_57_n_5\,
      I3 => \Waveform[6]_INST_0_i_34_n_0\,
      O => \Waveform[6]_INST_0_i_38_n_0\
    );
\Waveform[6]_INST_0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_6\,
      I1 => \Waveform[10]_INST_0_i_56_n_6\,
      I2 => \Waveform[10]_INST_0_i_57_n_6\,
      I3 => \Waveform[6]_INST_0_i_35_n_0\,
      O => \Waveform[6]_INST_0_i_39_n_0\
    );
\Waveform[6]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_15_n_4\,
      I1 => \Waveform[6]_INST_0_i_16_n_0\,
      I2 => \Waveform[6]_INST_0_i_12_n_5\,
      I3 => \Waveform[6]_INST_0_i_13_n_5\,
      I4 => \Waveform[6]_INST_0_i_14_n_5\,
      O => \Waveform[6]_INST_0_i_4_n_0\
    );
\Waveform[6]_INST_0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_55_n_7\,
      I1 => \Waveform[10]_INST_0_i_56_n_7\,
      I2 => \Waveform[10]_INST_0_i_57_n_7\,
      I3 => \Waveform[6]_INST_0_i_36_n_0\,
      O => \Waveform[6]_INST_0_i_40_n_0\
    );
\Waveform[6]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_5\,
      I1 => \Waveform[10]_INST_0_i_59_n_5\,
      I2 => \Waveform[10]_INST_0_i_60_n_5\,
      O => \Waveform[6]_INST_0_i_41_n_0\
    );
\Waveform[6]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_6\,
      I1 => \Waveform[10]_INST_0_i_59_n_6\,
      I2 => \Waveform[10]_INST_0_i_60_n_6\,
      O => \Waveform[6]_INST_0_i_42_n_0\
    );
\Waveform[6]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_7\,
      I1 => \Waveform[10]_INST_0_i_59_n_7\,
      I2 => \Waveform[10]_INST_0_i_60_n_7\,
      O => \Waveform[6]_INST_0_i_43_n_0\
    );
\Waveform[6]_INST_0_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_58_n_4\,
      I1 => \Waveform[6]_INST_0_i_59_n_4\,
      I2 => \Waveform[6]_INST_0_i_60_n_4\,
      O => \Waveform[6]_INST_0_i_44_n_0\
    );
\Waveform[6]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_4\,
      I1 => \Waveform[10]_INST_0_i_59_n_4\,
      I2 => \Waveform[10]_INST_0_i_60_n_4\,
      I3 => \Waveform[6]_INST_0_i_41_n_0\,
      O => \Waveform[6]_INST_0_i_45_n_0\
    );
\Waveform[6]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_5\,
      I1 => \Waveform[10]_INST_0_i_59_n_5\,
      I2 => \Waveform[10]_INST_0_i_60_n_5\,
      I3 => \Waveform[6]_INST_0_i_42_n_0\,
      O => \Waveform[6]_INST_0_i_46_n_0\
    );
\Waveform[6]_INST_0_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_6\,
      I1 => \Waveform[10]_INST_0_i_59_n_6\,
      I2 => \Waveform[10]_INST_0_i_60_n_6\,
      I3 => \Waveform[6]_INST_0_i_43_n_0\,
      O => \Waveform[6]_INST_0_i_47_n_0\
    );
\Waveform[6]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_58_n_7\,
      I1 => \Waveform[10]_INST_0_i_59_n_7\,
      I2 => \Waveform[10]_INST_0_i_60_n_7\,
      I3 => \Waveform[6]_INST_0_i_44_n_0\,
      O => \Waveform[6]_INST_0_i_48_n_0\
    );
\Waveform[6]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_49_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_49_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_49_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_49_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_61_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_62_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_63_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_64_n_0\,
      O(3) => \Waveform[6]_INST_0_i_49_n_4\,
      O(2) => \Waveform[6]_INST_0_i_49_n_5\,
      O(1) => \Waveform[6]_INST_0_i_49_n_6\,
      O(0) => \Waveform[6]_INST_0_i_49_n_7\,
      S(3) => \Waveform[6]_INST_0_i_65_n_0\,
      S(2) => \Waveform[6]_INST_0_i_66_n_0\,
      S(1) => \Waveform[6]_INST_0_i_67_n_0\,
      S(0) => \Waveform[6]_INST_0_i_68_n_0\
    );
\Waveform[6]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_1_n_0\,
      I1 => \Waveform[10]_INST_0_i_16_n_0\,
      I2 => \Waveform[10]_INST_0_i_15_n_4\,
      I3 => \Waveform[10]_INST_0_i_14_n_5\,
      I4 => \Waveform[10]_INST_0_i_13_n_5\,
      I5 => \Waveform[10]_INST_0_i_12_n_5\,
      O => \Waveform[6]_INST_0_i_5_n_0\
    );
\Waveform[6]_INST_0_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_50_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_50_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_50_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_50_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_69_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_70_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_71_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_72_n_0\,
      O(3) => \Waveform[6]_INST_0_i_50_n_4\,
      O(2) => \Waveform[6]_INST_0_i_50_n_5\,
      O(1) => \Waveform[6]_INST_0_i_50_n_6\,
      O(0) => \Waveform[6]_INST_0_i_50_n_7\,
      S(3) => \Waveform[6]_INST_0_i_73_n_0\,
      S(2) => \Waveform[6]_INST_0_i_74_n_0\,
      S(1) => \Waveform[6]_INST_0_i_75_n_0\,
      S(0) => \Waveform[6]_INST_0_i_76_n_0\
    );
\Waveform[6]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_51_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_51_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_51_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_51_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_77_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_78_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_79_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_80_n_0\,
      O(3) => \Waveform[6]_INST_0_i_51_n_4\,
      O(2) => \Waveform[6]_INST_0_i_51_n_5\,
      O(1) => \Waveform[6]_INST_0_i_51_n_6\,
      O(0) => \Waveform[6]_INST_0_i_51_n_7\,
      S(3) => \Waveform[6]_INST_0_i_81_n_0\,
      S(2) => \Waveform[6]_INST_0_i_82_n_0\,
      S(1) => \Waveform[6]_INST_0_i_83_n_0\,
      S(0) => \Waveform[6]_INST_0_i_84_n_0\
    );
\Waveform[6]_INST_0_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_52_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_52_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_52_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_52_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_85_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_86_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_87_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_88_n_0\,
      O(3) => \Waveform[6]_INST_0_i_52_n_4\,
      O(2) => \Waveform[6]_INST_0_i_52_n_5\,
      O(1) => \Waveform[6]_INST_0_i_52_n_6\,
      O(0) => \Waveform[6]_INST_0_i_52_n_7\,
      S(3) => \Waveform[6]_INST_0_i_89_n_0\,
      S(2) => \Waveform[6]_INST_0_i_90_n_0\,
      S(1) => \Waveform[6]_INST_0_i_91_n_0\,
      S(0) => \Waveform[6]_INST_0_i_92_n_0\
    );
\Waveform[6]_INST_0_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_53_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_53_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_53_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_53_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_93_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_94_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_95_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_96_n_0\,
      O(3) => \Waveform[6]_INST_0_i_53_n_4\,
      O(2) => \Waveform[6]_INST_0_i_53_n_5\,
      O(1) => \Waveform[6]_INST_0_i_53_n_6\,
      O(0) => \Waveform[6]_INST_0_i_53_n_7\,
      S(3) => \Waveform[6]_INST_0_i_97_n_0\,
      S(2) => \Waveform[6]_INST_0_i_98_n_0\,
      S(1) => \Waveform[6]_INST_0_i_99_n_0\,
      S(0) => \Waveform[6]_INST_0_i_100_n_0\
    );
\Waveform[6]_INST_0_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_54_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_54_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_54_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_54_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_101_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_102_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_103_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_104_n_0\,
      O(3) => \Waveform[6]_INST_0_i_54_n_4\,
      O(2) => \Waveform[6]_INST_0_i_54_n_5\,
      O(1) => \Waveform[6]_INST_0_i_54_n_6\,
      O(0) => \Waveform[6]_INST_0_i_54_n_7\,
      S(3) => \Waveform[6]_INST_0_i_105_n_0\,
      S(2) => \Waveform[6]_INST_0_i_106_n_0\,
      S(1) => \Waveform[6]_INST_0_i_107_n_0\,
      S(0) => \Waveform[6]_INST_0_i_108_n_0\
    );
\Waveform[6]_INST_0_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_55_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_55_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_55_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_55_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_109_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_110_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_111_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_112_n_0\,
      O(3) => \Waveform[6]_INST_0_i_55_n_4\,
      O(2) => \Waveform[6]_INST_0_i_55_n_5\,
      O(1) => \Waveform[6]_INST_0_i_55_n_6\,
      O(0) => \Waveform[6]_INST_0_i_55_n_7\,
      S(3) => \Waveform[6]_INST_0_i_113_n_0\,
      S(2) => \Waveform[6]_INST_0_i_114_n_0\,
      S(1) => \Waveform[6]_INST_0_i_115_n_0\,
      S(0) => \Waveform[6]_INST_0_i_116_n_0\
    );
\Waveform[6]_INST_0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_56_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_56_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_56_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_56_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_117_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_118_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_119_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_120_n_0\,
      O(3) => \Waveform[6]_INST_0_i_56_n_4\,
      O(2) => \Waveform[6]_INST_0_i_56_n_5\,
      O(1) => \Waveform[6]_INST_0_i_56_n_6\,
      O(0) => \Waveform[6]_INST_0_i_56_n_7\,
      S(3) => \Waveform[6]_INST_0_i_121_n_0\,
      S(2) => \Waveform[6]_INST_0_i_122_n_0\,
      S(1) => \Waveform[6]_INST_0_i_123_n_0\,
      S(0) => \Waveform[6]_INST_0_i_124_n_0\
    );
\Waveform[6]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_57_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_57_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_57_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_57_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_125_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_126_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_127_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_128_n_0\,
      O(3) => \Waveform[6]_INST_0_i_57_n_4\,
      O(2) => \Waveform[6]_INST_0_i_57_n_5\,
      O(1) => \Waveform[6]_INST_0_i_57_n_6\,
      O(0) => \Waveform[6]_INST_0_i_57_n_7\,
      S(3) => \Waveform[6]_INST_0_i_129_n_0\,
      S(2) => \Waveform[6]_INST_0_i_130_n_0\,
      S(1) => \Waveform[6]_INST_0_i_131_n_0\,
      S(0) => \Waveform[6]_INST_0_i_132_n_0\
    );
\Waveform[6]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_58_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_58_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_58_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_58_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_133_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_134_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_135_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_136_n_0\,
      O(3) => \Waveform[6]_INST_0_i_58_n_4\,
      O(2) => \Waveform[6]_INST_0_i_58_n_5\,
      O(1) => \Waveform[6]_INST_0_i_58_n_6\,
      O(0) => \Waveform[6]_INST_0_i_58_n_7\,
      S(3) => \Waveform[6]_INST_0_i_137_n_0\,
      S(2) => \Waveform[6]_INST_0_i_138_n_0\,
      S(1) => \Waveform[6]_INST_0_i_139_n_0\,
      S(0) => \Waveform[6]_INST_0_i_140_n_0\
    );
\Waveform[6]_INST_0_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_59_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_59_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_59_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_59_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_141_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_142_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_143_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_144_n_0\,
      O(3) => \Waveform[6]_INST_0_i_59_n_4\,
      O(2) => \Waveform[6]_INST_0_i_59_n_5\,
      O(1) => \Waveform[6]_INST_0_i_59_n_6\,
      O(0) => \Waveform[6]_INST_0_i_59_n_7\,
      S(3) => \Waveform[6]_INST_0_i_145_n_0\,
      S(2) => \Waveform[6]_INST_0_i_146_n_0\,
      S(1) => \Waveform[6]_INST_0_i_147_n_0\,
      S(0) => \Waveform[6]_INST_0_i_148_n_0\
    );
\Waveform[6]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_2_n_0\,
      I1 => \Waveform[6]_INST_0_i_9_n_0\,
      I2 => \Waveform[10]_INST_0_i_15_n_5\,
      I3 => \Waveform[10]_INST_0_i_14_n_6\,
      I4 => \Waveform[10]_INST_0_i_13_n_6\,
      I5 => \Waveform[10]_INST_0_i_12_n_6\,
      O => \Waveform[6]_INST_0_i_6_n_0\
    );
\Waveform[6]_INST_0_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \Waveform[2]_INST_0_i_60_n_0\,
      CO(3) => \Waveform[6]_INST_0_i_60_n_0\,
      CO(2) => \Waveform[6]_INST_0_i_60_n_1\,
      CO(1) => \Waveform[6]_INST_0_i_60_n_2\,
      CO(0) => \Waveform[6]_INST_0_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \Waveform[6]_INST_0_i_149_n_0\,
      DI(2) => \Waveform[6]_INST_0_i_150_n_0\,
      DI(1) => \Waveform[6]_INST_0_i_151_n_0\,
      DI(0) => \Waveform[6]_INST_0_i_152_n_0\,
      O(3) => \Waveform[6]_INST_0_i_60_n_4\,
      O(2) => \Waveform[6]_INST_0_i_60_n_5\,
      O(1) => \Waveform[6]_INST_0_i_60_n_6\,
      O(0) => \Waveform[6]_INST_0_i_60_n_7\,
      S(3) => \Waveform[6]_INST_0_i_153_n_0\,
      S(2) => \Waveform[6]_INST_0_i_154_n_0\,
      S(1) => \Waveform[6]_INST_0_i_155_n_0\,
      S(0) => \Waveform[6]_INST_0_i_156_n_0\
    );
\Waveform[6]_INST_0_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(6),
      I1 => \wavegen/Waveform_reg_54\(6),
      I2 => \wavegen/Waveform_reg_59\(6),
      O => \Waveform[6]_INST_0_i_61_n_0\
    );
\Waveform[6]_INST_0_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(5),
      I1 => \wavegen/Waveform_reg_54\(5),
      I2 => \wavegen/Waveform_reg_59\(5),
      O => \Waveform[6]_INST_0_i_62_n_0\
    );
\Waveform[6]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(4),
      I1 => \wavegen/Waveform_reg_54\(4),
      I2 => \wavegen/Waveform_reg_59\(4),
      O => \Waveform[6]_INST_0_i_63_n_0\
    );
\Waveform[6]_INST_0_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(3),
      I1 => \wavegen/Waveform_reg_54\(3),
      I2 => \wavegen/Waveform_reg_59\(3),
      O => \Waveform[6]_INST_0_i_64_n_0\
    );
\Waveform[6]_INST_0_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(7),
      I1 => \wavegen/Waveform_reg_54\(7),
      I2 => \wavegen/Waveform_reg_59\(7),
      I3 => \Waveform[6]_INST_0_i_61_n_0\,
      O => \Waveform[6]_INST_0_i_65_n_0\
    );
\Waveform[6]_INST_0_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(6),
      I1 => \wavegen/Waveform_reg_54\(6),
      I2 => \wavegen/Waveform_reg_59\(6),
      I3 => \Waveform[6]_INST_0_i_62_n_0\,
      O => \Waveform[6]_INST_0_i_66_n_0\
    );
\Waveform[6]_INST_0_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(5),
      I1 => \wavegen/Waveform_reg_54\(5),
      I2 => \wavegen/Waveform_reg_59\(5),
      I3 => \Waveform[6]_INST_0_i_63_n_0\,
      O => \Waveform[6]_INST_0_i_67_n_0\
    );
\Waveform[6]_INST_0_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_43\(4),
      I1 => \wavegen/Waveform_reg_54\(4),
      I2 => \wavegen/Waveform_reg_59\(4),
      I3 => \Waveform[6]_INST_0_i_64_n_0\,
      O => \Waveform[6]_INST_0_i_68_n_0\
    );
\Waveform[6]_INST_0_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(6),
      I1 => \wavegen/Waveform_reg_61\(6),
      I2 => \wavegen/Waveform_reg_62\(6),
      O => \Waveform[6]_INST_0_i_69_n_0\
    );
\Waveform[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_3_n_0\,
      I1 => \Waveform[6]_INST_0_i_10_n_0\,
      I2 => \Waveform[10]_INST_0_i_15_n_6\,
      I3 => \Waveform[10]_INST_0_i_14_n_7\,
      I4 => \Waveform[10]_INST_0_i_13_n_7\,
      I5 => \Waveform[10]_INST_0_i_12_n_7\,
      O => \Waveform[6]_INST_0_i_7_n_0\
    );
\Waveform[6]_INST_0_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(5),
      I1 => \wavegen/Waveform_reg_61\(5),
      I2 => \wavegen/Waveform_reg_62\(5),
      O => \Waveform[6]_INST_0_i_70_n_0\
    );
\Waveform[6]_INST_0_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(4),
      I1 => \wavegen/Waveform_reg_61\(4),
      I2 => \wavegen/Waveform_reg_62\(4),
      O => \Waveform[6]_INST_0_i_71_n_0\
    );
\Waveform[6]_INST_0_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(3),
      I1 => \wavegen/Waveform_reg_61\(3),
      I2 => \wavegen/Waveform_reg_62\(3),
      O => \Waveform[6]_INST_0_i_72_n_0\
    );
\Waveform[6]_INST_0_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(7),
      I1 => \wavegen/Waveform_reg_61\(7),
      I2 => \wavegen/Waveform_reg_62\(7),
      I3 => \Waveform[6]_INST_0_i_69_n_0\,
      O => \Waveform[6]_INST_0_i_73_n_0\
    );
\Waveform[6]_INST_0_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(6),
      I1 => \wavegen/Waveform_reg_61\(6),
      I2 => \wavegen/Waveform_reg_62\(6),
      I3 => \Waveform[6]_INST_0_i_70_n_0\,
      O => \Waveform[6]_INST_0_i_74_n_0\
    );
\Waveform[6]_INST_0_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(5),
      I1 => \wavegen/Waveform_reg_61\(5),
      I2 => \wavegen/Waveform_reg_62\(5),
      I3 => \Waveform[6]_INST_0_i_71_n_0\,
      O => \Waveform[6]_INST_0_i_75_n_0\
    );
\Waveform[6]_INST_0_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_60\(4),
      I1 => \wavegen/Waveform_reg_61\(4),
      I2 => \wavegen/Waveform_reg_62\(4),
      I3 => \Waveform[6]_INST_0_i_72_n_0\,
      O => \Waveform[6]_INST_0_i_76_n_0\
    );
\Waveform[6]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(6),
      I1 => \wavegen/Waveform_reg_1\(6),
      I2 => \wavegen/Waveform_reg_2\(6),
      O => \Waveform[6]_INST_0_i_77_n_0\
    );
\Waveform[6]_INST_0_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(5),
      I1 => \wavegen/Waveform_reg_1\(5),
      I2 => \wavegen/Waveform_reg_2\(5),
      O => \Waveform[6]_INST_0_i_78_n_0\
    );
\Waveform[6]_INST_0_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(4),
      I1 => \wavegen/Waveform_reg_1\(4),
      I2 => \wavegen/Waveform_reg_2\(4),
      O => \Waveform[6]_INST_0_i_79_n_0\
    );
\Waveform[6]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_4_n_0\,
      I1 => \Waveform[6]_INST_0_i_11_n_0\,
      I2 => \Waveform[10]_INST_0_i_15_n_7\,
      I3 => \Waveform[6]_INST_0_i_14_n_4\,
      I4 => \Waveform[6]_INST_0_i_13_n_4\,
      I5 => \Waveform[6]_INST_0_i_12_n_4\,
      O => \Waveform[6]_INST_0_i_8_n_0\
    );
\Waveform[6]_INST_0_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(3),
      I1 => \wavegen/Waveform_reg_1\(3),
      I2 => \wavegen/Waveform_reg_2\(3),
      O => \Waveform[6]_INST_0_i_80_n_0\
    );
\Waveform[6]_INST_0_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(7),
      I1 => \wavegen/Waveform_reg_1\(7),
      I2 => \wavegen/Waveform_reg_2\(7),
      I3 => \Waveform[6]_INST_0_i_77_n_0\,
      O => \Waveform[6]_INST_0_i_81_n_0\
    );
\Waveform[6]_INST_0_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(6),
      I1 => \wavegen/Waveform_reg_1\(6),
      I2 => \wavegen/Waveform_reg_2\(6),
      I3 => \Waveform[6]_INST_0_i_78_n_0\,
      O => \Waveform[6]_INST_0_i_82_n_0\
    );
\Waveform[6]_INST_0_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(5),
      I1 => \wavegen/Waveform_reg_1\(5),
      I2 => \wavegen/Waveform_reg_2\(5),
      I3 => \Waveform[6]_INST_0_i_79_n_0\,
      O => \Waveform[6]_INST_0_i_83_n_0\
    );
\Waveform[6]_INST_0_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \wavegen/Waveform_reg_0\(4),
      I1 => \wavegen/Waveform_reg_1\(4),
      I2 => \wavegen/Waveform_reg_2\(4),
      I3 => \Waveform[6]_INST_0_i_80_n_0\,
      O => \Waveform[6]_INST_0_i_84_n_0\
    );
\Waveform[6]_INST_0_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_157_n_5\,
      I1 => \Waveform[10]_INST_0_i_158_n_5\,
      I2 => \Waveform[10]_INST_0_i_159_n_5\,
      O => \Waveform[6]_INST_0_i_85_n_0\
    );
\Waveform[6]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_157_n_6\,
      I1 => \Waveform[10]_INST_0_i_158_n_6\,
      I2 => \Waveform[10]_INST_0_i_159_n_6\,
      O => \Waveform[6]_INST_0_i_86_n_0\
    );
\Waveform[6]_INST_0_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_157_n_7\,
      I1 => \Waveform[10]_INST_0_i_158_n_7\,
      I2 => \Waveform[10]_INST_0_i_159_n_7\,
      O => \Waveform[6]_INST_0_i_87_n_0\
    );
\Waveform[6]_INST_0_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_157_n_4\,
      I1 => \Waveform[6]_INST_0_i_158_n_4\,
      I2 => \Waveform[6]_INST_0_i_159_n_4\,
      O => \Waveform[6]_INST_0_i_88_n_0\
    );
\Waveform[6]_INST_0_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_157_n_4\,
      I1 => \Waveform[10]_INST_0_i_158_n_4\,
      I2 => \Waveform[10]_INST_0_i_159_n_4\,
      I3 => \Waveform[6]_INST_0_i_85_n_0\,
      O => \Waveform[6]_INST_0_i_89_n_0\
    );
\Waveform[6]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_12_n_5\,
      I1 => \Waveform[10]_INST_0_i_14_n_5\,
      I2 => \Waveform[10]_INST_0_i_13_n_5\,
      O => \Waveform[6]_INST_0_i_9_n_0\
    );
\Waveform[6]_INST_0_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_157_n_5\,
      I1 => \Waveform[10]_INST_0_i_158_n_5\,
      I2 => \Waveform[10]_INST_0_i_159_n_5\,
      I3 => \Waveform[6]_INST_0_i_86_n_0\,
      O => \Waveform[6]_INST_0_i_90_n_0\
    );
\Waveform[6]_INST_0_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_157_n_6\,
      I1 => \Waveform[10]_INST_0_i_158_n_6\,
      I2 => \Waveform[10]_INST_0_i_159_n_6\,
      I3 => \Waveform[6]_INST_0_i_87_n_0\,
      O => \Waveform[6]_INST_0_i_91_n_0\
    );
\Waveform[6]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_157_n_7\,
      I1 => \Waveform[10]_INST_0_i_158_n_7\,
      I2 => \Waveform[10]_INST_0_i_159_n_7\,
      I3 => \Waveform[6]_INST_0_i_88_n_0\,
      O => \Waveform[6]_INST_0_i_92_n_0\
    );
\Waveform[6]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_160_n_5\,
      I1 => \Waveform[10]_INST_0_i_161_n_5\,
      I2 => \wavegen/Waveform_reg\(6),
      O => \Waveform[6]_INST_0_i_93_n_0\
    );
\Waveform[6]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_160_n_6\,
      I1 => \Waveform[10]_INST_0_i_161_n_6\,
      I2 => \wavegen/Waveform_reg\(5),
      O => \Waveform[6]_INST_0_i_94_n_0\
    );
\Waveform[6]_INST_0_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_160_n_7\,
      I1 => \Waveform[10]_INST_0_i_161_n_7\,
      I2 => \wavegen/Waveform_reg\(4),
      O => \Waveform[6]_INST_0_i_95_n_0\
    );
\Waveform[6]_INST_0_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Waveform[6]_INST_0_i_160_n_4\,
      I1 => \Waveform[6]_INST_0_i_161_n_4\,
      I2 => \wavegen/Waveform_reg\(3),
      O => \Waveform[6]_INST_0_i_96_n_0\
    );
\Waveform[6]_INST_0_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_160_n_4\,
      I1 => \Waveform[10]_INST_0_i_161_n_4\,
      I2 => \wavegen/Waveform_reg\(7),
      I3 => \Waveform[6]_INST_0_i_93_n_0\,
      O => \Waveform[6]_INST_0_i_97_n_0\
    );
\Waveform[6]_INST_0_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_160_n_5\,
      I1 => \Waveform[10]_INST_0_i_161_n_5\,
      I2 => \wavegen/Waveform_reg\(6),
      I3 => \Waveform[6]_INST_0_i_94_n_0\,
      O => \Waveform[6]_INST_0_i_98_n_0\
    );
\Waveform[6]_INST_0_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Waveform[10]_INST_0_i_160_n_6\,
      I1 => \Waveform[10]_INST_0_i_161_n_6\,
      I2 => \wavegen/Waveform_reg\(5),
      I3 => \Waveform[6]_INST_0_i_95_n_0\,
      O => \Waveform[6]_INST_0_i_99_n_0\
    );
\channels[0].channel0\: entity work.system_Synth_0_0_Channel
     port map (
      BusClock => BusClock,
      BusPAddr(18 downto 0) => BusPAddr(18 downto 0),
      BusPAddr_0_sp_1 => \channels[0].channel0_n_29\,
      BusPAddr_14_sp_1 => \channels[0].channel0_n_28\,
      BusPAddr_7_sp_1 => \channels[0].channel0_n_30\,
      BusPAddr_9_sp_1 => \channels[0].channel0_n_27\,
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[0].channel0_n_25\,
      O(1) => \Waveform[22]_INST_0_i_248_n_4\,
      O(0) => \Waveform[22]_INST_0_i_248_n_5\,
      S(0) => \channels[0].channel0_n_24\,
      \Waveform[22]_INST_0_i_72\(1) => \Waveform[22]_INST_0_i_247_n_4\,
      \Waveform[22]_INST_0_i_72\(0) => \Waveform[22]_INST_0_i_247_n_5\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg\(23 downto 0),
      \Waveform_reg[23]\(0) => \channels[0].channel0_n_26\,
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[62].channel0_n_27\
    );
\channels[10].channel0\: entity work.\system_Synth_0_0_Channel__parameterized9\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[10].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_0\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_1\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_2\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[2].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[11].channel0\: entity work.\system_Synth_0_0_Channel__parameterized10\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_1\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[3].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[12].channel0\: entity work.\system_Synth_0_0_Channel__parameterized11\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[12].channel0_n_25\,
      S(0) => \channels[12].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_2\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_1\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_0\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[4].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[13].channel0\: entity work.\system_Synth_0_0_Channel__parameterized12\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[13].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_3\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_4\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_5\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[5].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[14].channel0\: entity work.\system_Synth_0_0_Channel__parameterized13\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_4\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[62].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[15].channel0\: entity work.\system_Synth_0_0_Channel__parameterized14\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[15].channel0_n_25\,
      S(0) => \channels[15].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_5\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_4\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_3\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[63].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[16].channel0\: entity work.\system_Synth_0_0_Channel__parameterized15\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[16].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_6\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_7\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_8\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_27\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[17].channel0\: entity work.\system_Synth_0_0_Channel__parameterized16\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_7\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[1].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[18].channel0\: entity work.\system_Synth_0_0_Channel__parameterized17\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[18].channel0_n_25\,
      S(0) => \channels[18].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_8\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_7\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_6\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[2].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[19].channel0\: entity work.\system_Synth_0_0_Channel__parameterized18\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[19].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_9\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_11\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_12\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[3].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[1].channel0\: entity work.\system_Synth_0_0_Channel__parameterized0\
     port map (
      BusClock => BusClock,
      BusPAddr(9 downto 0) => BusPAddr(12 downto 3),
      BusPAddr_7_sp_1 => \channels[1].channel0_n_26\,
      BusPAddr_9_sp_1 => \channels[1].channel0_n_25\,
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[1].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_10\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_21\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_32\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_29\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\
    );
\channels[20].channel0\: entity work.\system_Synth_0_0_Channel__parameterized19\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_11\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[4].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[21].channel0\: entity work.\system_Synth_0_0_Channel__parameterized20\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[21].channel0_n_25\,
      S(0) => \channels[21].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_12\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_11\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_9\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[5].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[22].channel0\: entity work.\system_Synth_0_0_Channel__parameterized21\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[22].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_13\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_14\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_15\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[62].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[23].channel0\: entity work.\system_Synth_0_0_Channel__parameterized22\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_14\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[63].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[24].channel0\: entity work.\system_Synth_0_0_Channel__parameterized23\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[24].channel0_n_25\,
      S(0) => \channels[24].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_15\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_14\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_13\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_27\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[25].channel0\: entity work.\system_Synth_0_0_Channel__parameterized24\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[25].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_16\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_17\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_18\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[1].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[26].channel0\: entity work.\system_Synth_0_0_Channel__parameterized25\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_17\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[2].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[27].channel0\: entity work.\system_Synth_0_0_Channel__parameterized26\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[27].channel0_n_25\,
      S(0) => \channels[27].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_18\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_17\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_16\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[3].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[28].channel0\: entity work.\system_Synth_0_0_Channel__parameterized27\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[28].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_19\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_20\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_22\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[4].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[29].channel0\: entity work.\system_Synth_0_0_Channel__parameterized28\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_20\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[5].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[2].channel0\: entity work.\system_Synth_0_0_Channel__parameterized1\
     port map (
      BusClock => BusClock,
      BusPAddr(3 downto 0) => BusPAddr(12 downto 9),
      \BusPAddr[9]\ => \channels[2].channel0_n_24\,
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_21\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_29\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_30\
    );
\channels[30].channel0\: entity work.\system_Synth_0_0_Channel__parameterized29\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[30].channel0_n_25\,
      S(0) => \channels[30].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_22\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_20\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_19\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[62].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[31].channel0\: entity work.\system_Synth_0_0_Channel__parameterized30\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[31].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_23\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_24\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_25\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[63].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[32].channel0\: entity work.\system_Synth_0_0_Channel__parameterized31\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_24\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_27\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[33].channel0\: entity work.\system_Synth_0_0_Channel__parameterized32\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[33].channel0_n_25\,
      S(0) => \channels[33].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_25\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_24\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_23\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[1].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[34].channel0\: entity work.\system_Synth_0_0_Channel__parameterized33\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[34].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_26\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_27\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_28\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[2].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[35].channel0\: entity work.\system_Synth_0_0_Channel__parameterized34\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_27\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[3].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[36].channel0\: entity work.\system_Synth_0_0_Channel__parameterized35\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[36].channel0_n_25\,
      S(0) => \channels[36].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_28\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_27\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_26\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[4].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[37].channel0\: entity work.\system_Synth_0_0_Channel__parameterized36\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[37].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_29\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_30\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_31\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[5].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[38].channel0\: entity work.\system_Synth_0_0_Channel__parameterized37\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_30\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[62].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[39].channel0\: entity work.\system_Synth_0_0_Channel__parameterized38\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[39].channel0_n_25\,
      S(0) => \channels[39].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_31\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_30\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_29\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[63].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[3].channel0\: entity work.\system_Synth_0_0_Channel__parameterized2\
     port map (
      BusClock => BusClock,
      BusPAddr(3 downto 0) => BusPAddr(12 downto 9),
      \BusPAddr[9]\ => \channels[3].channel0_n_26\,
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[3].channel0_n_25\,
      S(0) => \channels[3].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_32\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_21\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_10\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_29\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[1].channel0_n_26\
    );
\channels[40].channel0\: entity work.\system_Synth_0_0_Channel__parameterized39\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[40].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_33\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_34\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_35\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_27\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[41].channel0\: entity work.\system_Synth_0_0_Channel__parameterized40\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_34\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[1].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[42].channel0\: entity work.\system_Synth_0_0_Channel__parameterized41\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[42].channel0_n_25\,
      S(0) => \channels[42].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_35\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_34\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_33\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[2].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[43].channel0\: entity work.\system_Synth_0_0_Channel__parameterized42\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[43].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_36\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_37\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_38\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[3].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[44].channel0\: entity work.\system_Synth_0_0_Channel__parameterized43\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_37\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[4].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[45].channel0\: entity work.\system_Synth_0_0_Channel__parameterized44\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[45].channel0_n_25\,
      S(0) => \channels[45].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_38\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_37\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_36\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[5].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[46].channel0\: entity work.\system_Synth_0_0_Channel__parameterized45\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[46].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_39\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_40\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_41\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[62].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[47].channel0\: entity work.\system_Synth_0_0_Channel__parameterized46\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_40\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[63].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[48].channel0\: entity work.\system_Synth_0_0_Channel__parameterized47\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[48].channel0_n_25\,
      S(0) => \channels[48].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_41\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_40\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_39\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_27\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[49].channel0\: entity work.\system_Synth_0_0_Channel__parameterized48\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[49].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_42\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_44\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_45\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[1].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[4].channel0\: entity work.\system_Synth_0_0_Channel__parameterized3\
     port map (
      BusClock => BusClock,
      BusPAddr(3 downto 0) => BusPAddr(12 downto 9),
      \BusPAddr[10]\ => \channels[4].channel0_n_25\,
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[4].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_43\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_54\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_59\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_29\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_30\
    );
\channels[50].channel0\: entity work.\system_Synth_0_0_Channel__parameterized49\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_44\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[2].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[51].channel0\: entity work.\system_Synth_0_0_Channel__parameterized50\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[51].channel0_n_25\,
      S(0) => \channels[51].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_45\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_44\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_42\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[3].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[52].channel0\: entity work.\system_Synth_0_0_Channel__parameterized51\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[52].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_46\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_47\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_48\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[4].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[53].channel0\: entity work.\system_Synth_0_0_Channel__parameterized52\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_47\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[5].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[54].channel0\: entity work.\system_Synth_0_0_Channel__parameterized53\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[54].channel0_n_25\,
      S(0) => \channels[54].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_48\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_47\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_46\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[62].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[55].channel0\: entity work.\system_Synth_0_0_Channel__parameterized54\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[55].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_49\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_50\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_51\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[63].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[56].channel0\: entity work.\system_Synth_0_0_Channel__parameterized55\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_50\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_27\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[57].channel0\: entity work.\system_Synth_0_0_Channel__parameterized56\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[57].channel0_n_25\,
      S(0) => \channels[57].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_51\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_50\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_49\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[1].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[58].channel0\: entity work.\system_Synth_0_0_Channel__parameterized57\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[58].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_52\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_53\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_55\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[2].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[59].channel0\: entity work.\system_Synth_0_0_Channel__parameterized58\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_53\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[3].channel0_n_26\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[5].channel0\: entity work.\system_Synth_0_0_Channel__parameterized4\
     port map (
      BusClock => BusClock,
      BusPAddr(3 downto 0) => BusPAddr(12 downto 9),
      \BusPAddr[10]\ => \channels[5].channel0_n_24\,
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_54\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_29\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[1].channel0_n_26\
    );
\channels[60].channel0\: entity work.\system_Synth_0_0_Channel__parameterized59\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[60].channel0_n_25\,
      S(0) => \channels[60].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_55\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_53\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_52\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[4].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[61].channel0\: entity work.\system_Synth_0_0_Channel__parameterized60\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[61].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_56\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_57\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_58\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[5].channel0_n_24\,
      \increment_reg[0]_1\ => \channels[62].channel0_n_26\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[62].channel0\: entity work.\system_Synth_0_0_Channel__parameterized61\
     port map (
      BusClock => BusClock,
      BusPAddr(25 downto 3) => BusPAddr(31 downto 9),
      BusPAddr(2 downto 0) => BusPAddr(2 downto 0),
      BusPAddr_10_sp_1 => \channels[62].channel0_n_25\,
      BusPAddr_14_sp_1 => \channels[62].channel0_n_26\,
      BusPEnable => BusPEnable,
      BusPEnable_0 => \channels[62].channel0_n_27\,
      \BusPReadData_reg[30]_0\ => \channels[62].channel0_n_28\,
      BusPReady_reg_0 => \channels[62].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_57\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_29\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_30\
    );
\channels[63].channel0\: entity work.\system_Synth_0_0_Channel__parameterized62\
     port map (
      BusClock => BusClock,
      BusPAddr(6 downto 3) => BusPAddr(12 downto 9),
      BusPAddr(2 downto 0) => BusPAddr(2 downto 0),
      \BusPAddr[10]\ => \channels[63].channel0_n_26\,
      BusPEnable => BusPEnable,
      BusPReadData(1 downto 0) => BusPReadData(1 downto 0),
      \BusPReadData[9]\ => \channels[62].channel0_n_28\,
      \BusPReadData_reg[30]_0\ => \channels[62].channel0_n_26\,
      \BusPReadData_reg[30]_1\ => \channels[62].channel0_n_27\,
      BusPReady => BusPReady,
      BusPReady_0 => \channels[62].channel0_n_24\,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[63].channel0_n_25\,
      S(0) => \channels[63].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_58\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_57\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_56\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_29\,
      \increment_reg[0]_1\ => \channels[1].channel0_n_26\
    );
\channels[6].channel0\: entity work.\system_Synth_0_0_Channel__parameterized5\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[6].channel0_n_25\,
      S(0) => \channels[6].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_59\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_54\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_43\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_29\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[62].channel0_n_25\
    );
\channels[7].channel0\: entity work.\system_Synth_0_0_Channel__parameterized6\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[7].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_60\(23 downto 0),
      Waveform_reg_0(0) => \wavegen/Waveform_reg_61\(23),
      Waveform_reg_1(0) => \wavegen/Waveform_reg_62\(23),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_29\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[63].channel0_n_26\
    );
\channels[8].channel0\: entity work.\system_Synth_0_0_Channel__parameterized7\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_61\(23 downto 0),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[0].channel0_n_27\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\channels[9].channel0\: entity work.\system_Synth_0_0_Channel__parameterized8\
     port map (
      BusClock => BusClock,
      BusPAddr(1 downto 0) => BusPAddr(12 downto 11),
      BusPEnable => BusPEnable,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      DI(0) => \channels[9].channel0_n_25\,
      S(0) => \channels[9].channel0_n_24\,
      Waveform_reg(23 downto 0) => \wavegen/Waveform_reg_62\(23 downto 0),
      Waveform_reg_0(1 downto 0) => \wavegen/Waveform_reg_61\(23 downto 22),
      Waveform_reg_1(1 downto 0) => \wavegen/Waveform_reg_60\(23 downto 22),
      clock1MHz => clock1MHz,
      \increment_reg[0]_0\ => \channels[1].channel0_n_25\,
      \increment_reg[0]_1\ => \channels[0].channel0_n_28\,
      \increment_reg[0]_2\ => \channels[0].channel0_n_29\
    );
\clkdiv[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clkdiv_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\clkdiv[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clkdiv_reg_n_0_[0]\,
      I1 => \clkdiv_reg_n_0_[1]\,
      O => p_0_in(1)
    );
\clkdiv[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \clkdiv_reg_n_0_[0]\,
      I1 => \clkdiv_reg_n_0_[1]\,
      I2 => clkdiv_reg(2),
      O => p_0_in(2)
    );
\clkdiv[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \clkdiv_reg_n_0_[1]\,
      I1 => \clkdiv_reg_n_0_[0]\,
      I2 => clkdiv_reg(2),
      I3 => clkdiv_reg(3),
      O => p_0_in(3)
    );
\clkdiv[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => clkdiv_reg(2),
      I1 => \clkdiv_reg_n_0_[0]\,
      I2 => \clkdiv_reg_n_0_[1]\,
      I3 => clkdiv_reg(3),
      I4 => clkdiv_reg(4),
      O => p_0_in(4)
    );
\clkdiv[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => clkdiv_reg(3),
      I1 => \clkdiv_reg_n_0_[1]\,
      I2 => \clkdiv_reg_n_0_[0]\,
      I3 => clkdiv_reg(2),
      I4 => clkdiv_reg(4),
      I5 => clkdiv_reg(5),
      O => p_0_in(5)
    );
\clkdiv[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => clkdiv_reg(6),
      I1 => clkdiv_reg(5),
      I2 => clkdiv_reg(2),
      I3 => clkdiv_reg(3),
      I4 => clkdiv_reg(4),
      O => clear
    );
\clkdiv[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \clkdiv[6]_i_3_n_0\,
      I1 => clkdiv_reg(5),
      I2 => clkdiv_reg(6),
      O => p_0_in(6)
    );
\clkdiv[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => clkdiv_reg(4),
      I1 => clkdiv_reg(2),
      I2 => \clkdiv_reg_n_0_[0]\,
      I3 => \clkdiv_reg_n_0_[1]\,
      I4 => clkdiv_reg(3),
      O => \clkdiv[6]_i_3_n_0\
    );
\clkdiv_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => p_0_in(0),
      Q => \clkdiv_reg_n_0_[0]\,
      R => clear
    );
\clkdiv_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => p_0_in(1),
      Q => \clkdiv_reg_n_0_[1]\,
      R => clear
    );
\clkdiv_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => p_0_in(2),
      Q => clkdiv_reg(2),
      R => clear
    );
\clkdiv_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => p_0_in(3),
      Q => clkdiv_reg(3),
      R => clear
    );
\clkdiv_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => p_0_in(4),
      Q => clkdiv_reg(4),
      R => clear
    );
\clkdiv_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => p_0_in(5),
      Q => clkdiv_reg(5),
      R => clear
    );
\clkdiv_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => p_0_in(6),
      Q => clkdiv_reg(6),
      R => clear
    );
clock1MHz_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFFFE000000"
    )
        port map (
      I0 => clkdiv_reg(4),
      I1 => clkdiv_reg(3),
      I2 => clkdiv_reg(2),
      I3 => clkdiv_reg(5),
      I4 => clkdiv_reg(6),
      I5 => clock1MHz,
      O => clock1MHz_i_1_n_0
    );
clock1MHz_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => clock1MHz_i_1_n_0,
      Q => clock1MHz,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_Synth_0_0 is
  port (
    Clock100MHz : in STD_LOGIC;
    Waveform : out STD_LOGIC_VECTOR ( 23 downto 0 );
    BusClock : in STD_LOGIC;
    BusPAddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BusPWriteData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BusPReadData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BusPWrite : in STD_LOGIC;
    BusPReady : out STD_LOGIC;
    BusPEnable : in STD_LOGIC;
    BusPSel : in STD_LOGIC;
    BusPError : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_Synth_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_Synth_0_0 : entity is "system_Synth_0_0,Synth,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_Synth_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of system_Synth_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_Synth_0_0 : entity is "Synth,Vivado 2020.1";
end system_Synth_0_0;

architecture STRUCTURE of system_Synth_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^buspreaddata\ : STD_LOGIC_VECTOR ( 9 downto 8 );
begin
  BusPError <= \<const0>\;
  BusPReadData(31) <= \<const0>\;
  BusPReadData(30) <= \^buspreaddata\(9);
  BusPReadData(29) <= \<const0>\;
  BusPReadData(28) <= \<const0>\;
  BusPReadData(27) <= \<const0>\;
  BusPReadData(26) <= \<const0>\;
  BusPReadData(25) <= \<const0>\;
  BusPReadData(24) <= \<const0>\;
  BusPReadData(23) <= \<const0>\;
  BusPReadData(22) <= \<const0>\;
  BusPReadData(21) <= \<const0>\;
  BusPReadData(20) <= \<const0>\;
  BusPReadData(19) <= \<const0>\;
  BusPReadData(18) <= \<const0>\;
  BusPReadData(17) <= \<const0>\;
  BusPReadData(16) <= \<const0>\;
  BusPReadData(15) <= \<const0>\;
  BusPReadData(14) <= \<const0>\;
  BusPReadData(13) <= \^buspreaddata\(9);
  BusPReadData(12) <= \^buspreaddata\(9);
  BusPReadData(11) <= \^buspreaddata\(9);
  BusPReadData(10) <= \^buspreaddata\(9);
  BusPReadData(9 downto 8) <= \^buspreaddata\(9 downto 8);
  BusPReadData(7) <= \<const0>\;
  BusPReadData(6) <= \<const0>\;
  BusPReadData(5) <= \<const0>\;
  BusPReadData(4) <= \<const0>\;
  BusPReadData(3) <= \<const0>\;
  BusPReadData(2) <= \<const0>\;
  BusPReadData(1) <= \<const0>\;
  BusPReadData(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.system_Synth_0_0_Synth
     port map (
      BusClock => BusClock,
      BusPAddr(31 downto 0) => BusPAddr(31 downto 0),
      BusPEnable => BusPEnable,
      BusPReadData(1 downto 0) => \^buspreaddata\(9 downto 8),
      BusPReady => BusPReady,
      BusPSel => BusPSel,
      BusPWriteData(23 downto 0) => BusPWriteData(23 downto 0),
      Clock100MHz => Clock100MHz,
      Waveform(23 downto 0) => Waveform(23 downto 0)
    );
end STRUCTURE;
