(S (NP (DT This) (NN paper)) (VP (VBZ enumerates) (NP (NP (JJ new) (NN architecture)) (PP (IN of) (NP (NP (NP (JJ low) (NN power)) (SBAR (S (NP (JJ dual) (HYPH -) (NN edge)) (VP (VBD triggered) (S (VP (VB Flip) (HYPH -) (NP (NNP Flop) (-LRB- -LRB-) (NNP DETFF) (-RRB- -RRB-)))))))) (VP (VBN designed) (PP (IN at) (NP (CD 180nm) (NN CMOS) (NN technology)))))))) (. .))
(S (PP (IN In) (NP (NNP DETFF) (JJ same) (NNS data))) (NP (NN throughput)) (VP (MD can) (VP (VB be) (VP (VBN achieved) (PP (IN with) (NP (NP (NN half)) (PP (IN of) (NP (DT the) (NN clock) (NN frequency))))) (SBAR (IN as) (S (PP (VBN compared) (PP (IN to) (NP (JJ single) (NN edge)))) (VP (VBD triggered)) (S (VP (VB Flip) (HYPH -) (NP (NNP Flop)))))) (PRN (-LRB- -LRB-) (NP (NNP SETFF)) (-RRB- -RRB-))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (NP (NP (JJ conventional)) (CC and) (NP (JJ proposed) (NN DETFF))) (VP (VBP are) (VP (VBN presented) (CC and) (VBN compared) (PP (IN at) (NP (JJ same) (NN simulation) (NNS conditions))))) (. .))
(S (NP (NP (DT The) (NN post) (NN layout)) (NP (JJ experimental) (NNS results) (NN comparison))) (VP (VBZ shows) (SBAR (IN that) (S (S (NP (DT the) (JJ average) (NN power) (NN dissipation)) (VP (VBZ is) (VP (VBN improved) (PP (IN by) (NP (NP (CD 48.17) (NN %)) (, ,) (NP (CD 41.29) (NN %)) (CC and) (NP (CD 36.84) (NN %)))) (SBAR (WHADVP (WRB when)) (S (VP (VBN compared) (PP (IN with) (NP (NN SCDFF) (, ,) (NN DEPFF) (CC and) (NN SEDNIFF))) (ADVP (RB respectively)))))))) (CC and) (S (NP (NP (NN improvement)) (PP (IN in) (NP (NN PDP)))) (VP (VBZ is) (NP (NP (CD 42.44) (NN %)) (, ,) (NP (NP (QP (CD 33.88) (NN %) (CC and) (CD 24.69) (NN %))) (PP (IN as) (PP (VBN compared) (PP (IN to) (NP (NNP SCDFF) (, ,) (NNP DEPFF) (CC and) (NNP SEDNIFF))))))))) (ADVP (RB respectively))))) (. .))
(S (ADVP (RB Therefore)) (NP (DT the) (VBN proposed) (NN DETFF) (NN design)) (VP (VBZ is) (ADJP (JJ suitable) (PP (IN for) (NP (NML (NML (JJ low) (NN power)) (CC and) (NML (JJ small) (NN area))) (NNS applications))))) (. .))
