{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714880502580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714880502580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 21:41:42 2024 " "Processing started: Sat May 04 21:41:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714880502580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880502580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880502580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714880503024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714880503025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/sumador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/sumador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_tb " "Found entity 1: sumador_tb" {  } { { "testbench/sumador_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/sumador_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/program_counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/program_counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_tb " "Found entity 1: program_counter_tb" {  } { { "testbench/program_counter_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/program_counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/mux2_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/mux2_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_tb " "Found entity 1: mux2_1_tb" {  } { { "testbench/mux2_1_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/mux2_1_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/if_id_reg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/if_id_reg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Reg_tb " "Found entity 1: IF_ID_Reg_tb" {  } { { "testbench/IF_ID_Reg_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/IF_ID_Reg_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "InstructionFetch/sumador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "InstructionFetch/program_counter.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/program_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "InstructionFetch/mux2_1.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/if_id_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/if_id_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Reg " "Found entity 1: IF_ID_Reg" {  } { { "InstructionFetch/IF_ID_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IF_ID_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador " "Found entity 1: procesador" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 new_clk " "Found entity 1: new_clk" {  } { { "new_clk.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/new_clk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Docode/extend.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Docode/register_file.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/register_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/register_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/register_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "testbench/register_file_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/register_file_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_tb " "Found entity 1: extend_tb" {  } { { "testbench/extend_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/extend_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Docode/Control_Unit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/exe_mem_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/exe_mem_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_MEM_Reg " "Found entity 1: EXE_MEM_Reg" {  } { { "Execute/EXE_MEM_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/EXE_MEM_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Execute/alu.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/sumadorexe.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/sumadorexe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorExe " "Found entity 1: sumadorExe" {  } { { "Execute/sumadorExe.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/sumadorExe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/mux_exe.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/mux_exe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_Exe " "Found entity 1: mux_Exe" {  } { { "Execute/mux_Exe.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/mux_Exe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/compuerta.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/compuerta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta " "Found entity 1: compuerta" {  } { { "Execute/compuerta.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/compuerta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/compuerta_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/compuerta_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_tb " "Found entity 1: compuerta_tb" {  } { { "testbench/compuerta_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/compuerta_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/control_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/control_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_tb " "Found entity 1: Control_Unit_tb" {  } { { "testbench/Control_Unit_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/Control_Unit_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/id_exe_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/id_exe_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE_Reg " "Found entity 1: ID_EXE_Reg" {  } { { "Docode/ID_EXE_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/ID_EXE_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/id_exe_reg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/id_exe_reg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE_Reg_tb " "Found entity 1: ID_EXE_Reg_tb" {  } { { "testbench/ID_EXE_Reg_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/ID_EXE_Reg_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/mem_wb_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/mem_wb_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Reg " "Found entity 1: MEM_WB_Reg" {  } { { "Memory/MEM_WB_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/MEM_WB_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback/mux_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback/mux_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_WB " "Found entity 1: mux_WB" {  } { { "WriteBack/mux_WB.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/WriteBack/mux_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "InstructionFetch/fetch.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "testbench/fetch_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/fetch_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "Docode/decode.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory/memory.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/decode_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/decode_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tb " "Found entity 1: decode_tb" {  } { { "testbench/decode_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/decode_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "testbench/memory_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/memory_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga/vga.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "vga/pll.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vga/vgaController.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "vga/videoGen.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/shiftlpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/shiftlpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLPC " "Found entity 1: shiftLPC" {  } { { "Docode/shiftLPC.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/shiftLPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/shiftlpc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/shiftlpc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLPC_tb " "Found entity 1: shiftLPC_tb" {  } { { "testbench/shiftLPC_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/shiftLPC_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880509891 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "procesador.sv(91) " "Verilog HDL Instantiation warning at procesador.sv(91): instance has no name" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 91 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714880509893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "procesador " "Elaborating entity \"procesador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714880509951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_inst " "Elaborating entity \"vga\" for hierarchy \"vga:vga_inst\"" {  } { { "procesador.sv" "vga_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880509954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga:vga_inst\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga:vga_inst\|pll:vgapll\"" {  } { { "vga/vga.sv" "vgapll" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vga.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880509955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga:vga_inst\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga:vga_inst\|vgaController:vgaCont\"" {  } { { "vga/vga.sv" "vgaCont" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vga.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880509956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen vga:vga_inst\|videoGen:vgaVideoGen " "Elaborating entity \"videoGen\" for hierarchy \"vga:vga_inst\|videoGen:vgaVideoGen\"" {  } { { "vga/vga.sv" "vgaVideoGen" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vga.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880509958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:muxPC " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:muxPC\"" {  } { { "procesador.sv" "muxPC" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880509958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc_inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc_inst\"" {  } { { "procesador.sv" "pc_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880509959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:sum_inst " "Elaborating entity \"sumador\" for hierarchy \"sumador:sum_inst\"" {  } { { "procesador.sv" "sum_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880509960 ""}
{ "Warning" "WSGN_SEARCH_FILE" "imem.v 1 1 " "Using design file imem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMem " "Found entity 1: IMem" {  } { { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880509969 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714880509969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMem IMem:IMem_inst " "Elaborating entity \"IMem\" for hierarchy \"IMem:IMem_inst\"" {  } { { "procesador.sv" "IMem_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880509969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMem:IMem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IMem:IMem_inst\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMem:IMem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IMem:IMem_inst\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMem:IMem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"IMem:IMem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file iMem.mif " "Parameter \"init_file\" = \"iMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510004 ""}  } { { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714880510004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88o1 " "Found entity 1: altsyncram_88o1" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880510052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880510052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_88o1 IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated " "Elaborating entity \"altsyncram_88o1\" for hierarchy \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Reg IF_ID_Reg:fetch " "Elaborating entity \"IF_ID_Reg\" for hierarchy \"IF_ID_Reg:fetch\"" {  } { { "procesador.sv" "fetch" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:ext_inst " "Elaborating entity \"extend\" for hierarchy \"extend:ext_inst\"" {  } { { "procesador.sv" "ext_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:regFile_inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:regFile_inst\"" {  } { { "procesador.sv" "regFile_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:control_inst " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:control_inst\"" {  } { { "procesador.sv" "control_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510061 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pStop Control_Unit.sv(11) " "Verilog HDL or VHDL warning at Control_Unit.sv(11): object \"pStop\" assigned a value but never read" {  } { { "Docode/Control_Unit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/Control_Unit.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714880510061 "|procesador|Control_Unit:control_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stop Control_Unit.sv(4) " "Output port \"stop\" at Control_Unit.sv(4) has no driver" {  } { { "Docode/Control_Unit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/Control_Unit.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714880510061 "|procesador|Control_Unit:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLPC shiftLPC:comb_3 " "Elaborating entity \"shiftLPC\" for hierarchy \"shiftLPC:comb_3\"" {  } { { "procesador.sv" "comb_3" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXE_Reg ID_EXE_Reg:decode " "Elaborating entity \"ID_EXE_Reg\" for hierarchy \"ID_EXE_Reg:decode\"" {  } { { "procesador.sv" "decode" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_Exe mux_Exe:muxExe_inst " "Elaborating entity \"mux_Exe\" for hierarchy \"mux_Exe:muxExe_inst\"" {  } { { "procesador.sv" "muxExe_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "procesador.sv" "alu_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510064 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "alu.sv(38) " "Verilog HDL Case Statement warning at alu.sv(38): case item expression covers a value already covered by a previous case item" {  } { { "Execute/alu.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/alu.sv" 38 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1714880510066 "|procesador|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "negative alu.sv(5) " "Output port \"negative\" at alu.sv(5) has no driver" {  } { { "Execute/alu.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/alu.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714880510066 "|procesador|alu:alu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta compuerta:compuerta_inst " "Elaborating entity \"compuerta\" for hierarchy \"compuerta:compuerta_inst\"" {  } { { "procesador.sv" "compuerta_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_MEM_Reg EXE_MEM_Reg:EMReg_inst " "Elaborating entity \"EXE_MEM_Reg\" for hierarchy \"EXE_MEM_Reg:EMReg_inst\"" {  } { { "procesador.sv" "EMReg_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:dataMem_inst " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:dataMem_inst\"" {  } { { "procesador.sv" "dataMem_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMem:dataMem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\"" {  } { { "Memory/DataMem.v" "altsyncram_component" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMem:dataMem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\"" {  } { { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMem:dataMem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Memory/DataMem.mif " "Parameter \"init_file\" = \"./Memory/DataMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714880510081 ""}  } { { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714880510081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2bp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2bp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2bp1 " "Found entity 1: altsyncram_2bp1" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714880510124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880510124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2bp1 DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated " "Elaborating entity \"altsyncram_2bp1\" for hierarchy \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Reg MEM_WB_Reg:memory " "Elaborating entity \"MEM_WB_Reg\" for hierarchy \"MEM_WB_Reg:memory\"" {  } { { "procesador.sv" "memory" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_WB mux_WB:mux3a1_inst " "Elaborating entity \"mux_WB\" for hierarchy \"mux_WB:mux3a1_inst\"" {  } { { "procesador.sv" "mux3a1_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880510130 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[0\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[1\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[2\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[3\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[4\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[5\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[6\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[7\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[8\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[9\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[10\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[11\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[12\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[13\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[14\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[15\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[0\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[1\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[2\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[3\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[4\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[5\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[6\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[7\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[8\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[9\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[10\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[11\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[12\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[13\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[14\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[15\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880510263 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1714880510263 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1714880510263 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714880510686 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r\[0\] VCC " "Pin \"r\[0\]\" is stuck at VCC" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[1\] VCC " "Pin \"r\[1\]\" is stuck at VCC" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[2\] VCC " "Pin \"r\[2\]\" is stuck at VCC" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[3\] VCC " "Pin \"r\[3\]\" is stuck at VCC" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[4\] VCC " "Pin \"r\[4\]\" is stuck at VCC" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[5\] VCC " "Pin \"r\[5\]\" is stuck at VCC" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[6\] VCC " "Pin \"r\[6\]\" is stuck at VCC" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[7\] VCC " "Pin \"r\[7\]\" is stuck at VCC" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[0\] GND " "Pin \"g\[0\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[1\] GND " "Pin \"g\[1\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[2\] GND " "Pin \"g\[2\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[3\] GND " "Pin \"g\[3\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[4\] GND " "Pin \"g\[4\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[5\] GND " "Pin \"g\[5\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[6\] GND " "Pin \"g\[6\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[7\] GND " "Pin \"g\[7\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[0\] GND " "Pin \"b\[0\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[1\] GND " "Pin \"b\[1\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[2\] GND " "Pin \"b\[2\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[3\] GND " "Pin \"b\[3\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[4\] GND " "Pin \"b\[4\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[5\] GND " "Pin \"b\[5\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[6\] GND " "Pin \"b\[6\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[7\] GND " "Pin \"b\[7\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714880510703 "|procesador|b[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714880510703 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714880510780 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "522 " "522 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714880510973 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714880511187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714880511187 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714880511274 "|procesador|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714880511274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714880511275 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714880511275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714880511275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714880511275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714880511291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 21:41:51 2024 " "Processing ended: Sat May 04 21:41:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714880511291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714880511291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714880511291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714880511291 ""}
