
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000629                       # Number of seconds simulated
sim_ticks                                   628593000                       # Number of ticks simulated
final_tick                                  628593000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152820                       # Simulator instruction rate (inst/s)
host_op_rate                                   298621                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47091945                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448940                       # Number of bytes of host memory used
host_seconds                                    13.35                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    628593000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          95424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         217792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             313216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        95424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          606                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                606                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         151805699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         346475382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             498281082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    151805699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        151805699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       61699701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             61699701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       61699701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        151805699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        346475382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            559980782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000432661750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           95                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           95                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11013                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1455                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4895                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1584                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4895                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1584                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 309696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   98880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  313280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               101376                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     56                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     628591000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4895                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1584                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    335.419142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.265810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.567232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          375     30.94%     30.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          312     25.74%     56.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          128     10.56%     67.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           96      7.92%     75.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           42      3.47%     78.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           49      4.04%     82.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           35      2.89%     85.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      1.65%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          155     12.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1212                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           95                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.778947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.227409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     89.240552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             63     66.32%     66.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            17     17.89%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             8      8.42%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      2.11%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      1.05%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      1.05%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.05%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.05%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      1.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            95                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           95                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.263158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.248660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.717717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               82     86.32%     86.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      3.16%     89.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9      9.47%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            95                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        92992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       216704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        98880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 147936741.261833965778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 344744532.630811989307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 157303692.532369911671                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1492                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3403                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     54914000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    120918750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15193872500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36805.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35532.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9592091.22                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     85101500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               175832750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24195000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17586.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36336.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       492.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       157.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    498.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    161.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3974                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1184                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.17                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      97019.76                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5883360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3104310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20941620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5329620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             52064370                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1459680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       108856890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        24644640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         53717580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              308577990                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            490.902683                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            510460500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2221000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    207714750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     64178500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     101982000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    238716750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2870280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1495230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13601700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2735280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         31346640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             39262170                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2171520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       108990840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        28663200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         57428580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              288653940                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            459.206418                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            536609750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4138500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      13260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    222980750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     74641250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      74584750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    238987750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    628593000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  183898                       # Number of BP lookups
system.cpu.branchPred.condPredicted            183898                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              9977                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                93248                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23956                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                359                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           93248                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              82976                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10272                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1721                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    628593000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      821552                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      135016                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           628                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           121                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    628593000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    628593000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      233312                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           305                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       628593000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1257187                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             276427                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2293932                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      183898                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             106932                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        891163                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   20252                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  232                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1309                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           66                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    233116                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3071                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1179453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.806297                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.692692                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   505554     42.86%     42.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12566      1.07%     43.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    54605      4.63%     48.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    31699      2.69%     51.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    46556      3.95%     55.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    31286      2.65%     57.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    11297      0.96%     58.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    25080      2.13%     60.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   460810     39.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1179453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.146277                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.824655                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   275125                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                246231                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    633441                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14530                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10126                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4405295                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10126                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   283456                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  135782                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5086                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    638001                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                107002                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4371931                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3020                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12651                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  17014                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  74092                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4960562                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9642362                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4157119                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3380766                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   465894                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                158                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            114                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     65224                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               837522                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              139444                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             36514                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12609                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4291045                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 254                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4184193                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             14455                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          305242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       508632                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            190                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1179453                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.547571                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.819961                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              294921     25.00%     25.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               70692      5.99%     31.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              125577     10.65%     41.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               89341      7.57%     49.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              130021     11.02%     60.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              119085     10.10%     70.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               97938      8.30%     78.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              123837     10.50%     89.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              128041     10.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1179453                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13560      6.80%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17231      8.64%     15.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.01%     15.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.01%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2615      1.31%     16.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    5      0.00%     16.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             79580     39.89%     56.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            49773     24.95%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1037      0.52%     82.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   669      0.34%     82.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             34975     17.53%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               46      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7270      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1667286     39.85%     40.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10073      0.24%     40.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1865      0.04%     40.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551492     13.18%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  682      0.02%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21551      0.52%     54.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1675      0.04%     54.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380935      9.10%     63.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                708      0.02%     63.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317500      7.59%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7534      0.18%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      6.21%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               251514      6.01%     83.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              100289      2.40%     85.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          568099     13.58%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35656      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4184193                       # Type of FU issued
system.cpu.iq.rate                           3.328218                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      199516                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.047683                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4540062                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2015818                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1647706                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5221748                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2580782                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2487102                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1678504                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2697935                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108650                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        68210                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8174                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2508                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           577                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10126                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   90635                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3571                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4291299                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               351                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                837522                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               139444                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                154                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    637                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2524                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             64                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4949                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6759                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11708                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4158553                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                806465                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25640                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       941472                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   146850                       # Number of branches executed
system.cpu.iew.exec_stores                     135007                       # Number of stores executed
system.cpu.iew.exec_rate                     3.307824                       # Inst execution rate
system.cpu.iew.wb_sent                        4138526                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4134808                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2558093                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4030723                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.288936                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.634649                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          305267                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10080                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1134123                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.514659                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.165918                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       329560     29.06%     29.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       132606     11.69%     40.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        67416      5.94%     46.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        67890      5.99%     52.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        93352      8.23%     60.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        73496      6.48%     67.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        65366      5.76%     73.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        53632      4.73%     77.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       250805     22.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1134123                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                250805                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5174641                       # The number of ROB reads
system.cpu.rob.rob_writes                     8628429                       # The number of ROB writes
system.cpu.timesIdled                             764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           77734                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.616307                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.616307                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.622568                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.622568                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3803824                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1413007                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3326205                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2450909                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    633923                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   805609                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1241703                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    628593000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1595.485647                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              162802                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1411                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            115.380581                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1595.485647                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.779046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.779046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1992                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1950                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1684503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1684503                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    628593000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       695357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          695357                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130244                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130244                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       825601                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           825601                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       825601                       # number of overall hits
system.cpu.dcache.overall_hits::total          825601                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13920                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13920                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1029                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1029                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14949                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14949                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14949                       # number of overall misses
system.cpu.dcache.overall_misses::total         14949                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    783646500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    783646500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     67289999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     67289999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    850936499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    850936499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    850936499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    850936499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       709277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       709277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       840550                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       840550                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       840550                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       840550                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019626                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007839                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007839                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017785                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017785                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017785                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017785                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56296.443966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56296.443966                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65393.585034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65393.585034                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56922.636899                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56922.636899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56922.636899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56922.636899                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12843                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1113                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               187                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.679144                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   139.125000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          606                       # number of writebacks
system.cpu.dcache.writebacks::total               606                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11542                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11542                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11546                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11546                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2378                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1025                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3403                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3403                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    162581500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    162581500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     66066999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66066999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    228648499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    228648499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    228648499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    228648499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004049                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004049                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004049                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004049                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68369.007569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68369.007569                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64455.608780                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64455.608780                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67190.272994                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67190.272994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67190.272994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67190.272994                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1411                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    628593000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.146707                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               73574                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               979                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             75.152196                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.146707                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.963177                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.963177                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            467717                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           467717                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    628593000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       231017                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          231017                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       231017                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           231017                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       231017                       # number of overall hits
system.cpu.icache.overall_hits::total          231017                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2096                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2096                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2096                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2096                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2096                       # number of overall misses
system.cpu.icache.overall_misses::total          2096                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    134011999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134011999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    134011999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134011999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    134011999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134011999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       233113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       233113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       233113                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       233113                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       233113                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       233113                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008991                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008991                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008991                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008991                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008991                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008991                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63937.022424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63937.022424                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63937.022424                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63937.022424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63937.022424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63937.022424                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2088                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           72                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          979                       # number of writebacks
system.cpu.icache.writebacks::total               979                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          604                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          604                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          604                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          604                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          604                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          604                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1492                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1492                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1492                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1492                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1492                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    102799999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    102799999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    102799999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    102799999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    102799999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    102799999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006400                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006400                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006400                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006400                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006400                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006400                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68900.803619                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68900.803619                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68900.803619                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68900.803619                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68900.803619                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68900.803619                       # average overall mshr miss latency
system.cpu.icache.replacements                    979                       # number of replacements
system.membus.snoop_filter.tot_requests          7285                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    628593000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          606                       # Transaction distribution
system.membus.trans_dist::WritebackClean          979                       # Transaction distribution
system.membus.trans_dist::CleanEvict              805                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1025                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1025                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1492                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2378                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       158080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       158080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       256576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       256576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  414656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4895                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001226                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034993                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4889     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                       6      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4895                       # Request fanout histogram
system.membus.reqLayer2.occupancy            14569500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7894997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17963499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
