

================================================================
== Vitis HLS Report for 'sss_corr'
================================================================
* Date:           Thu Jun  2 15:34:40 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  16.00 ns|  21.088 ns|     4.32 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |      476|    91869|  10.038 us|  1.937 ms|  477|  91870|     none|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1   |      128|      128|         1|          1|          1|   128|       yes|
        |- VITIS_LOOP_164_1  |      342|      342|         9|          2|          1|   168|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 2, D = 9, States = { 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 14 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 5 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 15 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_19, i32 0, i32 0, void @empty_9, i32 0, i32 168, void @empty_22, void @empty_3, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %IN_R_V_data_V, i4 %IN_R_V_keep_V, i4 %IN_R_V_strb_V, i1 %IN_R_V_last_V, void @empty_2, i32 1, i32 1, void @empty_25, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %IN_R_V_data_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %IN_R_V_keep_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %IN_R_V_strb_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %IN_R_V_last_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %IN_I_V_data_V, i4 %IN_I_V_keep_V, i4 %IN_I_V_strb_V, i1 %IN_I_V_last_V, void @empty_2, i32 1, i32 1, void @empty_25, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %IN_I_V_data_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %IN_I_V_keep_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %IN_I_V_strb_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %IN_I_V_last_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %OUT1, void @empty_24, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_16, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_15"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %OUT1, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_15"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %OUT2, void @empty_24, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_11, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_15"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %OUT2, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_15"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pss_id_V_data_V, i4 %pss_id_V_keep_V, i4 %pss_id_V_strb_V, i1 %pss_id_V_last_V, void @empty_2, i32 1, i32 1, void @empty_25, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pss_id_V_data_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %pss_id_V_keep_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %pss_id_V_strb_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pss_id_V_last_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_24, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%OUT2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %OUT2"   --->   Operation 38 'read' 'OUT2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%OUT1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %OUT1"   --->   Operation 39 'read' 'OUT1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%IN_real = alloca i64 1" [sss_corr.cpp:182]   --->   Operation 40 'alloca' 'IN_real' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%IN_imag = alloca i64 1" [sss_corr.cpp:182]   --->   Operation 41 'alloca' 'IN_imag' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %pss_id_V_data_V, i4 %pss_id_V_keep_V, i4 %pss_id_V_strb_V, i1 %pss_id_V_last_V"   --->   Operation 42 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_data = extractvalue i41 %empty"   --->   Operation 43 'extractvalue' 'temp_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%br_ln13 = br void" [sss_corr.cpp:13]   --->   Operation 44 'br' 'br_ln13' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln13, void %.split2, i8 0, void %memset.loop.preheader" [sss_corr.cpp:13]   --->   Operation 45 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.76ns)   --->   "%add_ln13 = add i8 %i, i8 1" [sss_corr.cpp:13]   --->   Operation 46 'add' 'add_ln13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.84ns)   --->   "%icmp_ln13 = icmp_eq  i8 %i, i8 128" [sss_corr.cpp:13]   --->   Operation 48 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 49 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split2, void %_Z10copy_inputRN3hls6streamINS_4axisIfLm0ELm0ELm0EEELi0EEEPfS4_S5_RNS0_INS1_IiLm0ELm0ELm0EEELi0EEERi.exit" [sss_corr.cpp:13]   --->   Operation 50 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i" [sss_corr.cpp:13]   --->   Operation 51 'zext' 'i_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty_33 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %IN_R_V_data_V, i4 %IN_R_V_keep_V, i4 %IN_R_V_strb_V, i1 %IN_R_V_last_V"   --->   Operation 53 'read' 'empty_33' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ref_tmp1_i_data = extractvalue i41 %empty_33"   --->   Operation 54 'extractvalue' 'ref_tmp1_i_data' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%t_r_data = bitcast i32 %ref_tmp1_i_data" [sss_corr.cpp:15]   --->   Operation 55 'bitcast' 't_r_data' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty_34 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %IN_I_V_data_V, i4 %IN_I_V_keep_V, i4 %IN_I_V_strb_V, i1 %IN_I_V_last_V"   --->   Operation 56 'read' 'empty_34' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ref_tmp2_i_data = extractvalue i41 %empty_34"   --->   Operation 57 'extractvalue' 'ref_tmp2_i_data' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%t_i_data = bitcast i32 %ref_tmp2_i_data" [sss_corr.cpp:16]   --->   Operation 58 'bitcast' 't_i_data' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%IN_real_addr = getelementptr i32 %IN_real, i64 0, i64 %i_cast" [sss_corr.cpp:18]   --->   Operation 59 'getelementptr' 'IN_real_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %t_r_data, i7 %IN_real_addr" [sss_corr.cpp:18]   --->   Operation 60 'store' 'store_ln18' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%IN_imag_addr = getelementptr i32 %IN_imag, i64 0, i64 %i_cast" [sss_corr.cpp:19]   --->   Operation 61 'getelementptr' 'IN_imag_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %t_i_data, i7 %IN_imag_addr" [sss_corr.cpp:19]   --->   Operation 62 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.72>
ST_3 : Operation 64 [2/2] (0.72ns)   --->   "%call_ln190 = call void @get_sss_id, i32 %IN_real, i32 %IN_imag, i32 %temp_data, i32 %OUT_1, i32 %OUT_2, i32 %ss_1_0, i32 %ss_2_0, i32 %ss_1_1, i32 %ss_2_1, i32 %ss_1_2, i32 %ss_2_2" [sss_corr.cpp:190]   --->   Operation 64 'call' 'call_ln190' <Predicate = true> <Delay = 0.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %OUT1_read, i32 2, i32 63" [sss_corr.cpp:164]   --->   Operation 65 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln164_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %OUT2_read, i32 2, i32 63" [sss_corr.cpp:164]   --->   Operation 66 'partselect' 'trunc_ln164_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.42>
ST_4 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln190 = call void @get_sss_id, i32 %IN_real, i32 %IN_imag, i32 %temp_data, i32 %OUT_1, i32 %OUT_2, i32 %ss_1_0, i32 %ss_2_0, i32 %ss_1_1, i32 %ss_2_1, i32 %ss_1_2, i32 %ss_2_2" [sss_corr.cpp:190]   --->   Operation 67 'call' 'call_ln190' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln164 = sext i62 %trunc_ln" [sss_corr.cpp:164]   --->   Operation 68 'sext' 'sext_ln164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln164_1 = sext i62 %trunc_ln164_1" [sss_corr.cpp:164]   --->   Operation 69 'sext' 'sext_ln164_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln164 = br void" [sss_corr.cpp:164]   --->   Operation 70 'br' 'br_ln164' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%i_1 = phi i8 %add_ln164, void %.split, i8 0, void %_Z10copy_inputRN3hls6streamINS_4axisIfLm0ELm0ELm0EEELi0EEEPfS4_S5_RNS0_INS1_IiLm0ELm0ELm0EEELi0EEERi.exit" [sss_corr.cpp:164]   --->   Operation 71 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.76ns)   --->   "%add_ln164 = add i8 %i_1, i8 1" [sss_corr.cpp:164]   --->   Operation 72 'add' 'add_ln164' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.84ns)   --->   "%icmp_ln164 = icmp_eq  i8 %i_1, i8 168" [sss_corr.cpp:164]   --->   Operation 74 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 168, i64 168, i64 168"   --->   Operation 75 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164, void %.split, void %_Z12write_outputPfS_S_S_.exit" [sss_corr.cpp:164]   --->   Operation 76 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%i_1_cast1 = zext i8 %i_1" [sss_corr.cpp:164]   --->   Operation 77 'zext' 'i_1_cast1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%i_1_cast = zext i8 %i_1" [sss_corr.cpp:164]   --->   Operation 78 'zext' 'i_1_cast' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%OUT_1_addr = getelementptr i32 %OUT_1, i64 0, i64 %i_1_cast1" [sss_corr.cpp:166]   --->   Operation 79 'getelementptr' 'OUT_1_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (1.23ns)   --->   "%OUT_1_load = load i8 %OUT_1_addr" [sss_corr.cpp:166]   --->   Operation 80 'load' 'OUT_1_load' <Predicate = (!icmp_ln164)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 168> <RAM>
ST_5 : Operation 81 [1/1] (1.08ns)   --->   "%add_ln166 = add i63 %i_1_cast, i63 %sext_ln164" [sss_corr.cpp:166]   --->   Operation 81 'add' 'add_ln166' <Predicate = (!icmp_ln164)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i63 %add_ln166" [sss_corr.cpp:166]   --->   Operation 82 'sext' 'sext_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln166" [sss_corr.cpp:166]   --->   Operation 83 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%OUT_2_addr = getelementptr i32 %OUT_2, i64 0, i64 %i_1_cast1" [sss_corr.cpp:167]   --->   Operation 84 'getelementptr' 'OUT_2_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_5 : Operation 85 [2/2] (1.23ns)   --->   "%OUT_2_load = load i8 %OUT_2_addr" [sss_corr.cpp:167]   --->   Operation 85 'load' 'OUT_2_load' <Predicate = (!icmp_ln164)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 168> <RAM>
ST_5 : Operation 86 [1/1] (1.08ns)   --->   "%add_ln167 = add i63 %i_1_cast, i63 %sext_ln164_1" [sss_corr.cpp:167]   --->   Operation 86 'add' 'add_ln167' <Predicate = (!icmp_ln164)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i63 %add_ln167" [sss_corr.cpp:167]   --->   Operation 87 'sext' 'sext_ln167' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln167" [sss_corr.cpp:167]   --->   Operation 88 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 11.6>
ST_6 : Operation 89 [1/2] (1.23ns)   --->   "%OUT_1_load = load i8 %OUT_1_addr" [sss_corr.cpp:166]   --->   Operation 89 'load' 'OUT_1_load' <Predicate = (!icmp_ln164)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 168> <RAM>
ST_6 : Operation 90 [1/1] (11.6ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [sss_corr.cpp:166]   --->   Operation 90 'writereq' 'gmem_addr_req' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 91 [1/2] (1.23ns)   --->   "%OUT_2_load = load i8 %OUT_2_addr" [sss_corr.cpp:167]   --->   Operation 91 'load' 'OUT_2_load' <Predicate = (!icmp_ln164)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 168> <RAM>

State 7 <SV = 6> <Delay = 11.6>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln166 = bitcast i32 %OUT_1_load" [sss_corr.cpp:166]   --->   Operation 92 'bitcast' 'bitcast_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (11.6ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln166, i4 15" [sss_corr.cpp:166]   --->   Operation 93 'write' 'write_ln166' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 94 [1/1] (11.6ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [sss_corr.cpp:167]   --->   Operation 94 'writereq' 'gmem_addr_1_req' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 11.6>
ST_8 : Operation 95 [5/5] (11.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [sss_corr.cpp:166]   --->   Operation 95 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln167 = bitcast i32 %OUT_2_load" [sss_corr.cpp:167]   --->   Operation 96 'bitcast' 'bitcast_ln167' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (11.6ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_1, i32 %bitcast_ln167, i4 15" [sss_corr.cpp:167]   --->   Operation 97 'write' 'write_ln167' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 11.6>
ST_9 : Operation 98 [4/5] (11.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [sss_corr.cpp:166]   --->   Operation 98 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 99 [5/5] (11.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [sss_corr.cpp:167]   --->   Operation 99 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 11.6>
ST_10 : Operation 100 [3/5] (11.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [sss_corr.cpp:166]   --->   Operation 100 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 101 [4/5] (11.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [sss_corr.cpp:167]   --->   Operation 101 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 11.6>
ST_11 : Operation 102 [2/5] (11.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [sss_corr.cpp:166]   --->   Operation 102 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 103 [3/5] (11.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [sss_corr.cpp:167]   --->   Operation 103 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 11.6>
ST_12 : Operation 104 [1/5] (11.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [sss_corr.cpp:166]   --->   Operation 104 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 105 [2/5] (11.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [sss_corr.cpp:167]   --->   Operation 105 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 11.6>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [sss_corr.cpp:164]   --->   Operation 106 'specloopname' 'specloopname_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_13 : Operation 107 [1/5] (11.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [sss_corr.cpp:167]   --->   Operation 107 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln164)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln192 = ret" [sss_corr.cpp:192]   --->   Operation 109 'ret' 'ret_ln192' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 16ns, clock uncertainty: 4.32ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'OUT2' [54]  (1 ns)

 <State 2>: 2.09ns
The critical path consists of the following:
	'phi' operation ('i', sss_corr.cpp:13) with incoming values : ('add_ln13', sss_corr.cpp:13) [62]  (0 ns)
	'getelementptr' operation ('IN_real_addr', sss_corr.cpp:18) [77]  (0 ns)
	'store' operation ('store_ln18', sss_corr.cpp:18) of variable 't_r.data', sss_corr.cpp:15 on array 'IN_real', sss_corr.cpp:182 [78]  (1.24 ns)
	blocking operation 0.849 ns on control path)

 <State 3>: 0.721ns
The critical path consists of the following:
	'call' operation ('call_ln190', sss_corr.cpp:190) to 'get_sss_id' [83]  (0.721 ns)

 <State 4>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', sss_corr.cpp:164) with incoming values : ('add_ln164', sss_corr.cpp:164) [90]  (0.427 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i', sss_corr.cpp:164) with incoming values : ('add_ln164', sss_corr.cpp:164) [90]  (0 ns)
	'getelementptr' operation ('OUT_1_addr', sss_corr.cpp:166) [100]  (0 ns)
	'load' operation ('OUT_1_load', sss_corr.cpp:166) on array 'OUT_1' [101]  (1.24 ns)

 <State 6>: 11.7ns
The critical path consists of the following:
	bus request on port 'gmem' (sss_corr.cpp:166) [106]  (11.7 ns)

 <State 7>: 11.7ns
The critical path consists of the following:
	bus write on port 'gmem' (sss_corr.cpp:166) [107]  (11.7 ns)

 <State 8>: 11.7ns
The critical path consists of the following:
	bus response on port 'gmem' (sss_corr.cpp:166) [108]  (11.7 ns)

 <State 9>: 11.7ns
The critical path consists of the following:
	bus response on port 'gmem' (sss_corr.cpp:166) [108]  (11.7 ns)

 <State 10>: 11.7ns
The critical path consists of the following:
	bus response on port 'gmem' (sss_corr.cpp:166) [108]  (11.7 ns)

 <State 11>: 11.7ns
The critical path consists of the following:
	bus response on port 'gmem' (sss_corr.cpp:166) [108]  (11.7 ns)

 <State 12>: 11.7ns
The critical path consists of the following:
	bus response on port 'gmem' (sss_corr.cpp:166) [108]  (11.7 ns)

 <State 13>: 11.7ns
The critical path consists of the following:
	bus response on port 'gmem' (sss_corr.cpp:167) [117]  (11.7 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
