<h1 align="center">Hi there! 👋 Sachin Here</h1>
<h3 align="center">Aspiring RTL & FPGA Design Engineer | EEE Student at Velammal Engineering College</h3>

<p align="center">
  <img src="https://readme-typing-svg.herokuapp.com?lines=VLSI+Design+Passionate;RISC-V+%7C+FPGAs+%7C+ASIC+Design;Verilog+HDL+Expert&center=true&width=380&height=45">
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Sachind01&show_icons=true&theme=radical" alt="Sachin's GitHub stats" />
</p>

## 👨‍💻 About Me

I am an individual with a strong technical foundation in **Digital Electronics** and **VLSI design**. My keen interest lies in **RISC-V**, **FPGAs & ASIC Design and Verification**, with hands-on experience in **Verilog HDL**, **VHDL** and **FPGAs**.

- 🎓 Pursuing B.E. in Electrical and Electronics Engineering at Velammal Engineering College, Chennai
- 💼 Summer Research Intern at SSN College of Engineering
- 🌱 Currently learning: Advanced Digital Design, SystemVerilog & UVM
- 🚀 Open to working on diverse projects and tasks in my field of study
- 🤝 Eager to contribute skills and knowledge while gaining practical experience
- 💬 Strong desire to learn and grow

## 🛠️ Skills & Technologies

<p align="center">
  <img src="https://img.shields.io/badge/-Verilog-blue?style=for-the-badge&logo=v&logoColor=white" alt="Verilog" />
  <img src="https://img.shields.io/badge/-VHDL-orange?style=for-the-badge&logo=v&logoColor=white" alt="VHDL" />
  <img src="https://img.shields.io/badge/-FPGA-red?style=for-the-badge&logo=xilinx&logoColor=white" alt="FPGA" />
  <img src="https://img.shields.io/badge/-C-A8B9CC?style=for-the-badge&logo=c&logoColor=white" alt="C" />
  <img src="https://img.shields.io/badge/-C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white" alt="C++" />
  <img src="https://img.shields.io/badge/-Python-3776AB?style=for-the-badge&logo=python&logoColor=white" alt="Python" />
  <img src="https://img.shields.io/badge/-MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white" alt="MATLAB" />
</p>

## 🏆 Projects

- FPGA Implementation of Pipelined Lightweight Cryptographic Algorithms
- 3-Stage Pipelined RISC-V processor (RV32I)
- Gesture-based Home Automation System

## 📫 Connect with Me

<p align="center">
  <a href="https://www.linkedin.com/in/sachin-d2003"><img src="https://img.shields.io/badge/-LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn" /></a>
  <a href="mailto:sachintpet@gmail.com"><img src="https://img.shields.io/badge/-Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Gmail" /></a>
  <a href="https://github.com/Sachind01"><img src="https://img.shields.io/badge/-GitHub-181717?style=for-the-badge&logo=github&logoColor=white" alt="GitHub" /></a>
</p>

<p align="center">
  <img src="https://media.tenor.com/9X-I0mcc_OgAAAAM/dog-funny.gif" alt="Bear saying Hello!" width="300"/>
</p>

<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=Sachind01&theme=radical" alt="Sachin's GitHub streak" />
</p>

---

<p align="center">
  <i>I am open to exciting opportunities in RTL design, FPGA design, SoC design and Verification. Let's connect and create something amazing together!</i>
</p>
