# Verilog-Sudoku-Solver-Project
Contains V File and Constraint File used in the project.
This repository contain the verilog code that solves a sudoku using full house and naked pair techniques, the constraint file is for Nexys 4 DDR FPGA board.
