//
// Created by gesper on 15.04.24.
//

#ifndef SIMPLE_PATARA_COVERAGE_PATARA_RANDOM_10VPRO_H
#define SIMPLE_PATARA_COVERAGE_PATARA_RANDOM_10VPRO_H

#include <vpro.h>

static void vpro_random_10(){
    dcma_flush();
    dcma_reset();
    vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
    vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
    vpro_mac_h_bit_shift(17);
    vpro_mul_h_bit_shift(20);
    dma_e2l_2d(0x1, 0x1, 0x10000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::LOADSTORE::loads(2222, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(2222, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    VPRO::DIM3::LOADSTORE::loads(4444, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(4444, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::and_(L0_1, SRC_ADDR(100, 35, 11, 2), SRC_ADDR(378, 13, 8, 23), SRC_ADDR(594, 9, 5, 6), 1, 13, 22, false, true, false);
    VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(183, 25, 36, 2), SRC_IMM_3D(2398121), SRC_ADDR(399, 19, 46, 5), 0, 3, 88);
    VPRO::DIM3::PROCESSING::macl(L1, SRC_ADDR(132, 1, 2, 0), SRC_ADDR(7, 2, 0, 0), SRC_ADDR(459, 0, 2, 0), 0, 0, 838, false, true, false);
    VPRO::DIM3::PROCESSING::xnor(L0, SRC_ADDR(299, 5, 18, 18), SRC_ADDR(715, 4, 15, 15), SRC_ADDR(450, 8, 25, 12), 58, 0, 3, true, false, false);
    VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(80, 18, 5, 31), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(62, 52, 27, 10), 8, 1, 0);
    VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(87, 4, 15, 3), SRC_ADDR(344, 3, 18, 4), SRC_ADDR(86, 2, 16, 0), 1, 0, 133, true, false, false);
    VPRO::DIM3::LOADSTORE::store(489, 146, 16, 32, 18, 0, 12, 42, L0);
    VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(252, 38, 19, 2), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(750, 17, 21, 1), 0, 0, 267);
    VPRO::DIM3::PROCESSING::mull_neg(L0, SRC_ADDR(506, 15, 5, 3), SRC_ADDR(56, 20, 10, 9), SRC_IMM_3D(266090712), 10, 0, 30, true, false, false);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 0, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 1, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 0, 0, 0, 2, 0, 0, 1023, L1);
    VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 1, 0, 0, 2, 0, 0, 1023, L1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30004000, 0x0, 2048, 1, 1);
    dma_l2e_2d(0x1, 0x1, 0x30005000, 0x800, 2048, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dcma_flush();
    vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
    vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::NEVER);
    vpro_mac_h_bit_shift(21);
    vpro_mul_h_bit_shift(20);
    dma_e2l_2d(0x1, 0x1, 0x10000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::LOADSTORE::loads(2222, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(2222, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    VPRO::DIM3::LOADSTORE::loads(4444, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(4444, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::LOADSTORE::loads(3147, 445, 47, 50, 59, 12, 2, 22);
    VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(395, 16, 7, 1), SRC_IMM_3D(261800895), SRC_ADDR(522, 26, 44, 1), 0, 3, 108, false, true, false);
    VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(510, 22, 6, 17), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(151, 17, 4, 23), 2, 60, 4);
    VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(350, 0, 16, 1), SRC_ADDR(375, 2, 26, 9), SRC_ADDR(672, 4, 1, 17), 52, 12, 0);
    VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(218, 1, 6, 0), SRC_ADDR(451, 9, 0, 2), SRC_ADDR(556, 6, 2, 1), 3, 0, 198);
    VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(84, 10, 5, 4), SRC_ADDR(623, 3, 4, 0), SRC_ADDR(339, 6, 4, 4), 0, 0, 138);
    VPRO::DIM3::PROCESSING::macl_pre(L1, SRC_ADDR(20, 4, 2, 27), SRC_ADDR(317, 9, 26, 37), SRC_IMM_3D(6956773), 42, 6, 2, false, true, false);
    VPRO::DIM3::PROCESSING::mach_pre(L1, SRC_ADDR(403, 1, 10, 39), SRC_IMM_3D(267907957), SRC_LS_3D, 22, 38, 0);
    VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(10, 18, 16, 5), SRC_ADDR(111, 24, 7, 10), SRC_ADDR(325, 16, 9, 9), 4, 2, 60, true, false, false);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 0, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 1, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 0, 0, 0, 2, 0, 0, 1023, L1);
    VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 1, 0, 0, 2, 0, 0, 1023, L1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30004000, 0x0, 2048, 1, 1);
    dma_l2e_2d(0x1, 0x1, 0x30005000, 0x800, 2048, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dcma_flush();
    vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
    vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
    vpro_mac_h_bit_shift(4);
    vpro_mul_h_bit_shift(23);
    dma_e2l_2d(0x1, 0x1, 0x10000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::LOADSTORE::loads(2222, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(2222, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    VPRO::DIM3::LOADSTORE::loads(4444, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(4444, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::LOADSTORE::loadb(7036, 285, 38, 60, 9, 19, 0, 6);
    VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(70, 2, 1, 0), SRC_ADDR(55, 1, 5, 0), SRC_IMM_3D(268081487), 0, 0, 858, false, true, false);
    VPRO::DIM3::PROCESSING::min(L0_1, SRC_ADDR(359, 10, 16, 41), SRC_ADDR(259, 0, 1, 47), SRC_ADDR(461, 40, 24, 21), 4, 9, 1);
    VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(361, 0, 48, 6), SRC_IMM_3D(8233541), SRC_ADDR(100, 30, 32, 7), 3, 1, 60);
    VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(680, 14, 14, 0), SRC_ADDR(97, 9, 1, 1), SRC_IMM_3D(5800235), 0, 0, 346);
    VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(834, 2, 17, 0), SRC_ADDR(523, 30, 13, 0), SRC_IMM_3D(7843409), 0, 0, 600, true, false, false);
    VPRO::DIM3::PROCESSING::mv_non_zero(L1, SRC_ADDR(306, 27, 56, 8), SRC_ADDR(671, 50, 48, 1), SRC_IMM_3D(263754401), 1, 0, 66);
    VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(89, 2, 4, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(493, 1, 0, 0), 0, 0, 600);
    VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(85, 29, 27, 60), SRC_LS_3D, SRC_IMM_3D(262099083), 13, 1, 4);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 0, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 1, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 0, 0, 0, 2, 0, 0, 1023, L1);
    VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 1, 0, 0, 2, 0, 0, 1023, L1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30004000, 0x0, 2048, 1, 1);
    dma_l2e_2d(0x1, 0x1, 0x30005000, 0x800, 2048, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dcma_flush();
    vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::NONE);
    vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
    vpro_mac_h_bit_shift(9);
    vpro_mul_h_bit_shift(11);
    dma_e2l_2d(0x1, 0x1, 0x10000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::LOADSTORE::loads(2222, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(2222, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    VPRO::DIM3::LOADSTORE::loads(4444, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(4444, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(483, 40, 22, 16), SRC_IMM_3D(7051237), SRC_ADDR(21, 51, 19, 39), 9, 5, 4);
    VPRO::DIM3::PROCESSING::mach_pre(L0, SRC_ADDR(652, 15, 0, 25), SRC_IMM_3D(263466931), SRC_ADDR(260, 22, 41, 43), 1, 1, 1, true, false, false);
    VPRO::DIM3::LOADSTORE::loadb(5536, 864, 20, 53, 9, 4, 0, 95);
    VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(695, 0, 7, 1), SRC_ADDR(498, 1, 1, 0), SRC_ADDR(10, 3, 4, 5), 2, 1, 138);
    VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(50, 5, 9, 0), SRC_IMM_3D(4976989), SRC_ADDR(167, 6, 15, 2), 0, 0, 270);
    VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(174, 15, 10, 21), SRC_ADDR(448, 20, 0, 18), SRC_ADDR(366, 7, 9, 10), 6, 40, 2);
    VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(335, 46, 32, 0), SRC_ADDR(972, 16, 9, 0), SRC_IMM_3D(2133512), 0, 0, 796);
    VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(49, 50, 2, 37), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(402, 41, 34, 8), 0, 0, 7);
    VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(344, 36, 36, 7), SRC_LS_3D, SRC_ADDR(186, 19, 7, 4), 11, 3, 9);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 0, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 1, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 0, 0, 0, 2, 0, 0, 1023, L1);
    VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 1, 0, 0, 2, 0, 0, 1023, L1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30004000, 0x0, 2048, 1, 1);
    dma_l2e_2d(0x1, 0x1, 0x30005000, 0x800, 2048, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dcma_flush();
    vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
    vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::ONCE);
    vpro_mac_h_bit_shift(5);
    vpro_mul_h_bit_shift(10);
    dma_e2l_2d(0x1, 0x1, 0x10000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::LOADSTORE::loads(2222, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(2222, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    VPRO::DIM3::LOADSTORE::loads(4444, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(4444, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(347, 24, 2, 3), SRC_ADDR(667, 29, 12, 0), SRC_ADDR(437, 16, 12, 16), 3, 3, 28);
    VPRO::DIM3::PROCESSING::nand(L0_1, SRC_ADDR(674, 12, 1, 0), SRC_ADDR(95, 4, 1, 0), SRC_IMM_3D(268383543), 0, 0, 556, false, true, false);
    VPRO::DIM3::PROCESSING::mach(L0_1, SRC_ADDR(134, 9, 56, 0), SRC_ADDR(59, 1, 11, 23), SRC_ADDR(45, 21, 23, 3), 42, 0, 2);
    VPRO::DIM3::PROCESSING::mach(L1, SRC_ADDR(165, 3, 9, 0), SRC_ADDR(866, 10, 8, 0), SRC_IMM_3D(260614283), 0, 0, 1008);
    VPRO::DIM3::PROCESSING::mulh_neg(L0, SRC_ADDR(37, 7, 12, 2), SRC_IMM_3D(264851644), SRC_ADDR(521, 18, 3, 1), 0, 3, 210, false, true, false);
    VPRO::DIM3::PROCESSING::shift_ar_pos(L1, SRC_ADDR(434, 5, 13, 36), SRC_IMM_3D(264477895), SRC_IMM_3D(265765312), 54, 0, 1);
    VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(332, 57, 37, 4), SRC_IMM_3D(264802730), SRC_LS_3D, 3, 0, 37, false, true, false);
    VPRO::DIM3::LOADSTORE::loads(3453, 470, 44, 33, 15, 37, 3, 0);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 0, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 1, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 0, 0, 0, 2, 0, 0, 1023, L1);
    VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 1, 0, 0, 2, 0, 0, 1023, L1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30004000, 0x0, 2048, 1, 1);
    dma_l2e_2d(0x1, 0x1, 0x30005000, 0x800, 2048, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dcma_flush();
    vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
    vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
    vpro_mac_h_bit_shift(23);
    vpro_mul_h_bit_shift(21);
    dma_e2l_2d(0x1, 0x1, 0x10000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::LOADSTORE::loads(2222, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(2222, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    VPRO::DIM3::LOADSTORE::loads(4444, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(4444, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::LOADSTORE::load(1201, 94, 28, 40, 19, 12, 1, 19);
    VPRO::DIM3::PROCESSING::max(L0, SRC_ADDR(202, 16, 15, 0), SRC_ADDR(227, 14, 5, 0), SRC_ADDR(107, 3, 13, 2), 0, 0, 456, true, false, false);
    VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(82, 10, 30, 19), SRC_ADDR(79, 10, 14, 25), SRC_ADDR(373, 13, 13, 17), 9, 4, 14);
    VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(737, 2, 22, 11), SRC_ADDR(386, 22, 3, 11), SRC_ADDR(4, 27, 5, 8), 15, 3, 15);
    VPRO::DIM3::PROCESSING::mulh_pos(L1, SRC_ADDR(754, 16, 22, 1), SRC_ADDR(51, 6, 14, 6), SRC_LS_3D, 8, 0, 33);
    VPRO::DIM3::PROCESSING::mv_non_negative(L1, SRC_ADDR(110, 9, 17, 0), SRC_ADDR(600, 21, 21, 1), SRC_ADDR(710, 10, 21, 2), 11, 0, 73);
    VPRO::DIM3::PROCESSING::abs(L1, SRC_ADDR(229, 8, 2, 0), SRC_ADDR(418, 11, 12, 0), SRC_IMM_3D(8116700), 0, 0, 856);
    VPRO::DIM3::PROCESSING::max(L1, SRC_ADDR(764, 14, 13, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_ADDR(129, 15, 10, 0), 0, 0, 456);
    VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(92, 58, 55, 0), SRC_LS_3D, SRC_ADDR(702, 17, 31, 1), 1, 0, 106);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 0, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 1, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 0, 0, 0, 2, 0, 0, 1023, L1);
    VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 1, 0, 0, 2, 0, 0, 1023, L1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30004000, 0x0, 2048, 1, 1);
    dma_l2e_2d(0x1, 0x1, 0x30005000, 0x800, 2048, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dcma_flush();
    vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
    vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Z_INCREMENT);
    vpro_mac_h_bit_shift(22);
    vpro_mul_h_bit_shift(24);
    dma_e2l_2d(0x1, 0x1, 0x10000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::LOADSTORE::loads(2222, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(2222, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    VPRO::DIM3::LOADSTORE::loads(4444, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(4444, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::nand(L1, SRC_ADDR(39, 13, 6, 4), SRC_ADDR(450, 15, 21, 4), SRC_CHAINING_NEIGHBOR_LANE, 10, 0, 72);
    VPRO::DIM3::PROCESSING::mulh(L0, SRC_ADDR(144, 29, 50, 4), SRC_LS_3D, SRC_IMM_3D(262708684), 1, 0, 166);
    VPRO::DIM3::LOADSTORE::loadbs(4744, 145, 47, 13, 22, 18, 0, 36);
    VPRO::DIM3::PROCESSING::shift_lr(L0, SRC_ADDR(494, 3, 41, 2), SRC_ADDR(179, 37, 38, 2), SRC_IMM_3D(265072010), 0, 5, 82);
    VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(309, 15, 32, 38), SRC_ADDR(180, 12, 39, 2), SRC_ADDR(48, 43, 3, 34), 6, 10, 8, false, true, false);
    VPRO::DIM3::PROCESSING::abs(L0, SRC_ADDR(370, 7, 45, 31), SRC_IMM_3D(267666533), SRC_IMM_3D(268028069), 18, 6, 6, true, true, false);
    VPRO::DIM3::PROCESSING::mulh_neg(L1, SRC_ADDR(236, 12, 5, 56), SRC_IMM_3D(1936168), SRC_ADDR(635, 2, 39, 18), 46, 0, 2);
    VPRO::DIM3::PROCESSING::min(L1, SRC_ADDR(128, 5, 36, 49), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(6890499), 31, 3, 0);
    VPRO::DIM3::PROCESSING::xor_(L0, SRC_ADDR(514, 2, 47, 9), SRC_LS_3D, SRC_ADDR(8, 0, 57, 51), 40, 0, 8);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 0, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 1, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 0, 0, 0, 2, 0, 0, 1023, L1);
    VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 1, 0, 0, 2, 0, 0, 1023, L1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30004000, 0x0, 2048, 1, 1);
    dma_l2e_2d(0x1, 0x1, 0x30005000, 0x800, 2048, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dcma_flush();
    vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::IMM);
    vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
    vpro_mac_h_bit_shift(23);
    vpro_mul_h_bit_shift(21);
    dma_e2l_2d(0x1, 0x1, 0x10000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::LOADSTORE::loads(2222, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(2222, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    VPRO::DIM3::LOADSTORE::loads(4444, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(4444, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::mull_neg(L1, SRC_ADDR(351, 35, 6, 5), SRC_IMM_3D(262858699), SRC_IMM_3D(263386530), 2, 36, 6);
    VPRO::DIM3::LOADSTORE::loadbs(5276, 737, 9, 61, 30, 14, 0, 2);
    VPRO::DIM3::PROCESSING::sub(L1, SRC_ADDR(56, 5, 21, 3), SRC_IMM_3D(3670400), SRC_ADDR(233, 7, 31, 4), 30, 0, 28);
    VPRO::DIM3::PROCESSING::mv_zero(L0, SRC_ADDR(380, 9, 44, 6), SRC_IMM_3D(8197465), SRC_ADDR(140, 29, 48, 2), 8, 0, 66);
    VPRO::DIM3::PROCESSING::abs(L0_1, SRC_ADDR(860, 4, 1, 1), SRC_ADDR(155, 4, 14, 19), SRC_ADDR(141, 14, 32, 0), 4, 4, 24);
    VPRO::DIM3::PROCESSING::mull(L0, SRC_ADDR(67, 6, 43, 47), SRC_ADDR(251, 7, 27, 11), SRC_ADDR(692, 29, 60, 11), 10, 0, 0);
    VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(42, 15, 7, 0), SRC_ADDR(224, 8, 8, 11), SRC_LS_3D, 4, 18, 9);
    VPRO::DIM3::LOADSTORE::loadbs(540, 932, 34, 24, 19, 0, 4, 180);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 0, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 1, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 0, 0, 0, 2, 0, 0, 1023, L1);
    VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 1, 0, 0, 2, 0, 0, 1023, L1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30004000, 0x0, 2048, 1, 1);
    dma_l2e_2d(0x1, 0x1, 0x30005000, 0x800, 2048, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dcma_flush();
    vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ZERO);
    vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::X_INCREMENT);
    vpro_mac_h_bit_shift(9);
    vpro_mul_h_bit_shift(6);
    dma_e2l_2d(0x1, 0x1, 0x10000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::LOADSTORE::loads(2222, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(2222, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    VPRO::DIM3::LOADSTORE::loads(4444, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(4444, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::sub(L0_1, SRC_ADDR(577, 25, 22, 1), SRC_ADDR(81, 39, 48, 2), SRC_IMM_3D(7796793), 1, 2, 133);
    VPRO::DIM3::PROCESSING::shift_lr(L1, SRC_ADDR(710, 10, 21, 51), SRC_ADDR(244, 50, 2, 57), SRC_ADDR(672, 3, 1, 26), 2, 6, 1, false, true, false);
    VPRO::DIM3::PROCESSING::mach_pre(L0_1, SRC_ADDR(106, 19, 19, 6), SRC_ADDR(78, 25, 30, 18), SRC_IMM_3D(267518318), 0, 13, 30);
    VPRO::DIM3::LOADSTORE::loadbs(2701, 622, 47, 14, 8, 1, 0, 430);
    VPRO::DIM3::PROCESSING::mv_zero(L1, SRC_ADDR(626, 9, 39, 0), SRC_ADDR(285, 3, 6, 0), SRC_IMM_3D(266828360), 1, 0, 318);
    VPRO::DIM3::PROCESSING::mull_pos(L0, SRC_ADDR(178, 17, 33, 5), SRC_ADDR(661, 1, 15, 43), SRC_IMM_3D(265277751), 28, 4, 6);
    VPRO::DIM3::PROCESSING::mull_pos(L1, SRC_ADDR(339, 14, 46, 19), SRC_ADDR(779, 2, 4, 8), SRC_ADDR(300, 28, 16, 3), 12, 1, 12, true, false, false);
    VPRO::DIM3::PROCESSING::sub(L0, SRC_ADDR(289, 40, 55, 0), SRC_CHAINING_NEIGHBOR_LANE, SRC_IMM_3D(1496649), 0, 12, 25);
    VPRO::DIM3::PROCESSING::shift_ar_pos(L0, SRC_ADDR(817, 14, 16, 0), SRC_ADDR(35, 34, 6, 1), SRC_LS_3D, 1, 0, 430);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 0, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 1, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 0, 0, 0, 2, 0, 0, 1023, L1);
    VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 1, 0, 0, 2, 0, 0, 1023, L1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30004000, 0x0, 2048, 1, 1);
    dma_l2e_2d(0x1, 0x1, 0x30005000, 0x800, 2048, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dcma_flush();
    vpro_set_mac_init_source(VPRO::MAC_INIT_SOURCE::ADDR);
    vpro_set_mac_reset_mode(VPRO::MAC_RESET_MODE::Y_INCREMENT);
    vpro_mac_h_bit_shift(2);
    vpro_mul_h_bit_shift(10);
    dma_e2l_2d(0x1, 0x1, 0x10000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::LOADSTORE::loads(2222, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(2222, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L0_1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    VPRO::DIM3::LOADSTORE::loads(4444, 0, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::mull(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_IMM_3D(65536), 0, 0, 1023);
    VPRO::DIM3::LOADSTORE::load(4444, 1, 0, 0, 2, 0, 0, 1023);
    VPRO::DIM3::PROCESSING::or_(L1, SRC_ADDR(0, 0, 0, 1), SRC_LS_3D, SRC_ADDR(0, 0, 0, 1), 0, 0, 1023, false, true, false);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::xnor(L1, SRC_ADDR(104, 12, 4, 0), SRC_ADDR(57, 7, 12, 0), SRC_CHAINING_NEIGHBOR_LANE, 1, 0, 442);
    VPRO::DIM3::PROCESSING::shift_ar_neg(L0, SRC_ADDR(58, 18, 52, 1), SRC_ADDR(240, 55, 14, 19), SRC_ADDR(628, 43, 49, 1), 2, 2, 30);
    VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(35, 3, 5, 0), SRC_ADDR(319, 0, 0, 1), SRC_ADDR(550, 6, 7, 0), 0, 0, 682, true, false, false);
    VPRO::DIM3::PROCESSING::nand(L0, SRC_ADDR(565, 4, 3, 53), SRC_ADDR(9, 14, 14, 48), SRC_ADDR(120, 8, 15, 9), 36, 4, 0);
    VPRO::DIM3::LOADSTORE::loads(2176, 615, 18, 23, 40, 14, 0, 34);
    VPRO::DIM3::PROCESSING::mulh_pos(L0, SRC_ADDR(32, 5, 19, 7), SRC_ADDR(442, 5, 7, 18), SRC_ADDR(614, 4, 3, 25), 60, 0, 6);
    VPRO::DIM3::PROCESSING::min(L0, SRC_ADDR(391, 2, 55, 43), SRC_ADDR(290, 2, 8, 38), SRC_IMM_3D(261312220), 4, 8, 4);
    VPRO::DIM3::PROCESSING::and_(L0, SRC_ADDR(173, 43, 20, 4), SRC_ADDR(575, 23, 9, 3), SRC_LS_3D, 4, 2, 34);
    VPRO::DIM3::PROCESSING::macl(L0, SRC_ADDR(622, 8, 7, 9), SRC_IMM_3D(267941115), SRC_ADDR(173, 0, 3, 40), 28, 6, 0, true, false, false);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30000000, 0x0, 8192, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    VPRO::DIM3::PROCESSING::add(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 0, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::shift_ar(L0, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(0, 1, 0, 0, 2, 0, 0, 1023, L0);
    VPRO::DIM3::PROCESSING::add(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(0), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 0, 0, 0, 2, 0, 0, 1023, L1);
    VPRO::DIM3::PROCESSING::shift_ar(L1, SRC_ADDR(0, 0, 0, 1), SRC_ADDR(0, 0, 0, 1), SRC_IMM_3D(16), 0, 0, 1023, true, false, false);
    VPRO::DIM3::LOADSTORE::store(2048, 1, 0, 0, 2, 0, 0, 1023, L1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dma_l2e_2d(0x1, 0x1, 0x30004000, 0x0, 2048, 1, 1);
    dma_l2e_2d(0x1, 0x1, 0x30005000, 0x800, 2048, 1, 1);
    vpro_lane_sync(); // vpro_wait_busy(0xffffffff, 0xffffffff);
    vpro_dma_sync(); // dma_wait_to_finish(0xffffffff);
    dcma_flush();
}

#endif  //SIMPLE_PATARA_COVERAGE_PATARA_RANDOM_10VPRO_H
