{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 20:08:51 2016 " "Info: Processing started: Wed Jun 01 20:08:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mesure_f -c mesure_f " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mesure_f -c mesure_f" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sysclk " "Info: Assuming node \"sysclk\" is an undefined clock" {  } { { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 6 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sysclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "fx " "Info: Assuming node \"fx\" is an undefined clock" {  } { { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 7 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "startCnt " "Info: Detected ripple clock \"startCnt\" as buffer" {  } { { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 15 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "startCnt" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_25mhz~reg0 " "Info: Detected ripple clock \"clk_25mhz~reg0\" as buffer" {  } { { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 19 0 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_25mhz~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sysclk register counter3\[0\] register counter3\[24\] 99.22 MHz 10.079 ns Internal " "Info: Clock \"sysclk\" has Internal fmax of 99.22 MHz between source register \"counter3\[0\]\" and destination register \"counter3\[24\]\" (period= 10.079 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.370 ns + Longest register register " "Info: + Longest register to register delay is 9.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter3\[0\] 1 REG LC_X7_Y3_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y3_N5; Fanout = 4; REG Node = 'counter3\[0\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter3[0] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.644 ns) + CELL(0.747 ns) 3.391 ns Add0~2 2 COMB LC_X3_Y2_N0 2 " "Info: 2: + IC(2.644 ns) + CELL(0.747 ns) = 3.391 ns; Loc. = LC_X3_Y2_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.391 ns" { counter3[0] Add0~2 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.514 ns Add0~7 3 COMB LC_X3_Y2_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.514 ns; Loc. = LC_X3_Y2_N1; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~2 Add0~7 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.637 ns Add0~12 4 COMB LC_X3_Y2_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.637 ns; Loc. = LC_X3_Y2_N2; Fanout = 2; COMB Node = 'Add0~12'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~7 Add0~12 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.760 ns Add0~17 5 COMB LC_X3_Y2_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 3.760 ns; Loc. = LC_X3_Y2_N3; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~12 Add0~17 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 4.021 ns Add0~22 6 COMB LC_X3_Y2_N4 6 " "Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 4.021 ns; Loc. = LC_X3_Y2_N4; Fanout = 6; COMB Node = 'Add0~22'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { Add0~17 Add0~22 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 4.370 ns Add0~52 7 COMB LC_X3_Y2_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.349 ns) = 4.370 ns; Loc. = LC_X3_Y2_N9; Fanout = 6; COMB Node = 'Add0~52'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.349 ns" { Add0~22 Add0~52 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 4.616 ns Add0~72 8 COMB LC_X4_Y2_N4 6 " "Info: 8: + IC(0.000 ns) + CELL(0.246 ns) = 4.616 ns; Loc. = LC_X4_Y2_N4; Fanout = 6; COMB Node = 'Add0~72'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.246 ns" { Add0~52 Add0~72 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 4.965 ns Add0~92 9 COMB LC_X4_Y2_N9 6 " "Info: 9: + IC(0.000 ns) + CELL(0.349 ns) = 4.965 ns; Loc. = LC_X4_Y2_N9; Fanout = 6; COMB Node = 'Add0~92'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.349 ns" { Add0~72 Add0~92 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 6.199 ns Add0~120 10 COMB LC_X5_Y2_N4 1 " "Info: 10: + IC(0.000 ns) + CELL(1.234 ns) = 6.199 ns; Loc. = LC_X5_Y2_N4; Fanout = 1; COMB Node = 'Add0~120'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.234 ns" { Add0~92 Add0~120 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.367 ns) + CELL(0.804 ns) 9.370 ns counter3\[24\] 11 REG LC_X6_Y1_N4 3 " "Info: 11: + IC(2.367 ns) + CELL(0.804 ns) = 9.370 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; REG Node = 'counter3\[24\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.171 ns" { Add0~120 counter3[24] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.359 ns ( 46.52 % ) " "Info: Total cell delay = 4.359 ns ( 46.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.011 ns ( 53.48 % ) " "Info: Total interconnect delay = 5.011 ns ( 53.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.370 ns" { counter3[0] Add0~2 Add0~7 Add0~12 Add0~17 Add0~22 Add0~52 Add0~72 Add0~92 Add0~120 counter3[24] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.370 ns" { counter3[0] {} Add0~2 {} Add0~7 {} Add0~12 {} Add0~17 {} Add0~22 {} Add0~52 {} Add0~72 {} Add0~92 {} Add0~120 {} counter3[24] {} } { 0.000ns 2.644ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.367ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.349ns 0.246ns 0.349ns 1.234ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 8.219 ns + Shortest register " "Info: + Shortest clock path from clock \"sysclk\" to destination register is 8.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns sysclk 1 CLK PIN_12 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 33; CLK Node = 'sysclk'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns clk_25mhz~reg0 2 REG LC_X2_Y1_N7 33 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X2_Y1_N7; Fanout = 33; REG Node = 'clk_25mhz~reg0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.561 ns" { sysclk clk_25mhz~reg0 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.918 ns) 8.219 ns counter3\[24\] 3 REG LC_X6_Y1_N4 3 " "Info: 3: + IC(3.577 ns) + CELL(0.918 ns) = 8.219 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; REG Node = 'counter3\[24\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.495 ns" { clk_25mhz~reg0 counter3[24] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.06 % ) " "Info: Total cell delay = 3.375 ns ( 41.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.844 ns ( 58.94 % ) " "Info: Total interconnect delay = 4.844 ns ( 58.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.219 ns" { sysclk clk_25mhz~reg0 counter3[24] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.219 ns" { sysclk {} sysclk~combout {} clk_25mhz~reg0 {} counter3[24] {} } { 0.000ns 0.000ns 1.267ns 3.577ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 8.219 ns - Longest register " "Info: - Longest clock path from clock \"sysclk\" to source register is 8.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns sysclk 1 CLK PIN_12 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 33; CLK Node = 'sysclk'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns clk_25mhz~reg0 2 REG LC_X2_Y1_N7 33 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X2_Y1_N7; Fanout = 33; REG Node = 'clk_25mhz~reg0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.561 ns" { sysclk clk_25mhz~reg0 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.918 ns) 8.219 ns counter3\[0\] 3 REG LC_X7_Y3_N5 4 " "Info: 3: + IC(3.577 ns) + CELL(0.918 ns) = 8.219 ns; Loc. = LC_X7_Y3_N5; Fanout = 4; REG Node = 'counter3\[0\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.495 ns" { clk_25mhz~reg0 counter3[0] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.06 % ) " "Info: Total cell delay = 3.375 ns ( 41.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.844 ns ( 58.94 % ) " "Info: Total interconnect delay = 4.844 ns ( 58.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.219 ns" { sysclk clk_25mhz~reg0 counter3[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.219 ns" { sysclk {} sysclk~combout {} clk_25mhz~reg0 {} counter3[0] {} } { 0.000ns 0.000ns 1.267ns 3.577ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.219 ns" { sysclk clk_25mhz~reg0 counter3[24] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.219 ns" { sysclk {} sysclk~combout {} clk_25mhz~reg0 {} counter3[24] {} } { 0.000ns 0.000ns 1.267ns 3.577ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.219 ns" { sysclk clk_25mhz~reg0 counter3[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.219 ns" { sysclk {} sysclk~combout {} clk_25mhz~reg0 {} counter3[0] {} } { 0.000ns 0.000ns 1.267ns 3.577ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.370 ns" { counter3[0] Add0~2 Add0~7 Add0~12 Add0~17 Add0~22 Add0~52 Add0~72 Add0~92 Add0~120 counter3[24] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.370 ns" { counter3[0] {} Add0~2 {} Add0~7 {} Add0~12 {} Add0~17 {} Add0~22 {} Add0~52 {} Add0~72 {} Add0~92 {} Add0~120 {} counter3[24] {} } { 0.000ns 2.644ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.367ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.349ns 0.246ns 0.349ns 1.234ns 0.804ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.219 ns" { sysclk clk_25mhz~reg0 counter3[24] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.219 ns" { sysclk {} sysclk~combout {} clk_25mhz~reg0 {} counter3[24] {} } { 0.000ns 0.000ns 1.267ns 3.577ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.219 ns" { sysclk clk_25mhz~reg0 counter3[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.219 ns" { sysclk {} sysclk~combout {} clk_25mhz~reg0 {} counter3[0] {} } { 0.000ns 0.000ns 1.267ns 3.577ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "fx register fxCntTemp\[1\] register fxCntTemp\[26\] 162.26 MHz 6.163 ns Internal " "Info: Clock \"fx\" has Internal fmax of 162.26 MHz between source register \"fxCntTemp\[1\]\" and destination register \"fxCntTemp\[26\]\" (period= 6.163 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.454 ns + Longest register register " "Info: + Longest register to register delay is 5.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fxCntTemp\[1\] 1 REG LC_X2_Y3_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N5; Fanout = 4; REG Node = 'fxCntTemp\[1\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fxCntTemp[1] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.978 ns) 1.870 ns fxCntTemp\[1\]~13 2 COMB LC_X2_Y3_N5 2 " "Info: 2: + IC(0.892 ns) + CELL(0.978 ns) = 1.870 ns; Loc. = LC_X2_Y3_N5; Fanout = 2; COMB Node = 'fxCntTemp\[1\]~13'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.870 ns" { fxCntTemp[1] fxCntTemp[1]~13 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.993 ns fxCntTemp\[2\]~21 3 COMB LC_X2_Y3_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.993 ns; Loc. = LC_X2_Y3_N6; Fanout = 2; COMB Node = 'fxCntTemp\[2\]~21'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { fxCntTemp[1]~13 fxCntTemp[2]~21 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.116 ns fxCntTemp\[3\]~29 4 COMB LC_X2_Y3_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.116 ns; Loc. = LC_X2_Y3_N7; Fanout = 2; COMB Node = 'fxCntTemp\[3\]~29'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { fxCntTemp[2]~21 fxCntTemp[3]~29 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.239 ns fxCntTemp\[4\]~37 5 COMB LC_X2_Y3_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.239 ns; Loc. = LC_X2_Y3_N8; Fanout = 2; COMB Node = 'fxCntTemp\[4\]~37'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { fxCntTemp[3]~29 fxCntTemp[4]~37 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 2.638 ns fxCntTemp\[5\]~45 6 COMB LC_X2_Y3_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 2.638 ns; Loc. = LC_X2_Y3_N9; Fanout = 6; COMB Node = 'fxCntTemp\[5\]~45'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.399 ns" { fxCntTemp[4]~37 fxCntTemp[5]~45 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 2.884 ns fxCntTemp\[10\]~17 7 COMB LC_X3_Y3_N4 6 " "Info: 7: + IC(0.000 ns) + CELL(0.246 ns) = 2.884 ns; Loc. = LC_X3_Y3_N4; Fanout = 6; COMB Node = 'fxCntTemp\[10\]~17'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.246 ns" { fxCntTemp[5]~45 fxCntTemp[10]~17 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 3.233 ns fxCntTemp\[15\]~57 8 COMB LC_X3_Y3_N9 6 " "Info: 8: + IC(0.000 ns) + CELL(0.349 ns) = 3.233 ns; Loc. = LC_X3_Y3_N9; Fanout = 6; COMB Node = 'fxCntTemp\[15\]~57'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.349 ns" { fxCntTemp[10]~17 fxCntTemp[15]~57 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 3.479 ns fxCntTemp\[20\]~35 9 COMB LC_X4_Y3_N4 6 " "Info: 9: + IC(0.000 ns) + CELL(0.246 ns) = 3.479 ns; Loc. = LC_X4_Y3_N4; Fanout = 6; COMB Node = 'fxCntTemp\[20\]~35'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.246 ns" { fxCntTemp[15]~57 fxCntTemp[20]~35 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 3.828 ns fxCntTemp\[25\]~15 10 COMB LC_X4_Y3_N9 6 " "Info: 10: + IC(0.000 ns) + CELL(0.349 ns) = 3.828 ns; Loc. = LC_X4_Y3_N9; Fanout = 6; COMB Node = 'fxCntTemp\[25\]~15'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.349 ns" { fxCntTemp[20]~35 fxCntTemp[25]~15 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 5.454 ns fxCntTemp\[26\] 11 REG LC_X5_Y3_N0 4 " "Info: 11: + IC(0.000 ns) + CELL(1.626 ns) = 5.454 ns; Loc. = LC_X5_Y3_N0; Fanout = 4; REG Node = 'fxCntTemp\[26\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.626 ns" { fxCntTemp[25]~15 fxCntTemp[26] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.562 ns ( 83.65 % ) " "Info: Total cell delay = 4.562 ns ( 83.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.892 ns ( 16.35 % ) " "Info: Total interconnect delay = 0.892 ns ( 16.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.454 ns" { fxCntTemp[1] fxCntTemp[1]~13 fxCntTemp[2]~21 fxCntTemp[3]~29 fxCntTemp[4]~37 fxCntTemp[5]~45 fxCntTemp[10]~17 fxCntTemp[15]~57 fxCntTemp[20]~35 fxCntTemp[25]~15 fxCntTemp[26] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.454 ns" { fxCntTemp[1] {} fxCntTemp[1]~13 {} fxCntTemp[2]~21 {} fxCntTemp[3]~29 {} fxCntTemp[4]~37 {} fxCntTemp[5]~45 {} fxCntTemp[10]~17 {} fxCntTemp[15]~57 {} fxCntTemp[20]~35 {} fxCntTemp[25]~15 {} fxCntTemp[26] {} } { 0.000ns 0.892ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.399ns 0.246ns 0.349ns 0.246ns 0.349ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fx destination 6.182 ns + Shortest register " "Info: + Shortest clock path from clock \"fx\" to destination register is 6.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns fx 1 CLK PIN_42 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_42; Fanout = 33; CLK Node = 'fx'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.132 ns) + CELL(0.918 ns) 6.182 ns fxCntTemp\[26\] 2 REG LC_X5_Y3_N0 4 " "Info: 2: + IC(4.132 ns) + CELL(0.918 ns) = 6.182 ns; Loc. = LC_X5_Y3_N0; Fanout = 4; REG Node = 'fxCntTemp\[26\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.050 ns" { fx fxCntTemp[26] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.16 % ) " "Info: Total cell delay = 2.050 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.132 ns ( 66.84 % ) " "Info: Total interconnect delay = 4.132 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.182 ns" { fx fxCntTemp[26] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.182 ns" { fx {} fx~combout {} fxCntTemp[26] {} } { 0.000ns 0.000ns 4.132ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fx source 6.182 ns - Longest register " "Info: - Longest clock path from clock \"fx\" to source register is 6.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns fx 1 CLK PIN_42 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_42; Fanout = 33; CLK Node = 'fx'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.132 ns) + CELL(0.918 ns) 6.182 ns fxCntTemp\[1\] 2 REG LC_X2_Y3_N5 4 " "Info: 2: + IC(4.132 ns) + CELL(0.918 ns) = 6.182 ns; Loc. = LC_X2_Y3_N5; Fanout = 4; REG Node = 'fxCntTemp\[1\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.050 ns" { fx fxCntTemp[1] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.16 % ) " "Info: Total cell delay = 2.050 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.132 ns ( 66.84 % ) " "Info: Total interconnect delay = 4.132 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.182 ns" { fx fxCntTemp[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.182 ns" { fx {} fx~combout {} fxCntTemp[1] {} } { 0.000ns 0.000ns 4.132ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.182 ns" { fx fxCntTemp[26] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.182 ns" { fx {} fx~combout {} fxCntTemp[26] {} } { 0.000ns 0.000ns 4.132ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.182 ns" { fx fxCntTemp[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.182 ns" { fx {} fx~combout {} fxCntTemp[1] {} } { 0.000ns 0.000ns 4.132ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.454 ns" { fxCntTemp[1] fxCntTemp[1]~13 fxCntTemp[2]~21 fxCntTemp[3]~29 fxCntTemp[4]~37 fxCntTemp[5]~45 fxCntTemp[10]~17 fxCntTemp[15]~57 fxCntTemp[20]~35 fxCntTemp[25]~15 fxCntTemp[26] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.454 ns" { fxCntTemp[1] {} fxCntTemp[1]~13 {} fxCntTemp[2]~21 {} fxCntTemp[3]~29 {} fxCntTemp[4]~37 {} fxCntTemp[5]~45 {} fxCntTemp[10]~17 {} fxCntTemp[15]~57 {} fxCntTemp[20]~35 {} fxCntTemp[25]~15 {} fxCntTemp[26] {} } { 0.000ns 0.892ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.399ns 0.246ns 0.349ns 0.246ns 0.349ns 1.626ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.182 ns" { fx fxCntTemp[26] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.182 ns" { fx {} fx~combout {} fxCntTemp[26] {} } { 0.000ns 0.000ns 4.132ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.182 ns" { fx fxCntTemp[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.182 ns" { fx {} fx~combout {} fxCntTemp[1] {} } { 0.000ns 0.000ns 4.132ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "fx 32 " "Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock \"fx\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "fxCntTemp\[26\] fxCnt\[26\] fx 2.876 ns " "Info: Found hold time violation between source  pin or register \"fxCntTemp\[26\]\" and destination pin or register \"fxCnt\[26\]\" for clock \"fx\" (Hold time is 2.876 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.802 ns + Largest " "Info: + Largest clock skew is 4.802 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fx destination 10.984 ns + Longest register " "Info: + Longest clock path from clock \"fx\" to destination register is 10.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns fx 1 CLK PIN_42 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_42; Fanout = 33; CLK Node = 'fx'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.132 ns) + CELL(1.294 ns) 6.558 ns startCnt 2 REG LC_X2_Y2_N7 128 " "Info: 2: + IC(4.132 ns) + CELL(1.294 ns) = 6.558 ns; Loc. = LC_X2_Y2_N7; Fanout = 128; REG Node = 'startCnt'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.426 ns" { fx startCnt } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.508 ns) + CELL(0.918 ns) 10.984 ns fxCnt\[26\] 3 REG LC_X5_Y3_N8 1 " "Info: 3: + IC(3.508 ns) + CELL(0.918 ns) = 10.984 ns; Loc. = LC_X5_Y3_N8; Fanout = 1; REG Node = 'fxCnt\[26\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.426 ns" { startCnt fxCnt[26] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 30.44 % ) " "Info: Total cell delay = 3.344 ns ( 30.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.640 ns ( 69.56 % ) " "Info: Total interconnect delay = 7.640 ns ( 69.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.984 ns" { fx startCnt fxCnt[26] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.984 ns" { fx {} fx~combout {} startCnt {} fxCnt[26] {} } { 0.000ns 0.000ns 4.132ns 3.508ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fx source 6.182 ns - Shortest register " "Info: - Shortest clock path from clock \"fx\" to source register is 6.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns fx 1 CLK PIN_42 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_42; Fanout = 33; CLK Node = 'fx'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.132 ns) + CELL(0.918 ns) 6.182 ns fxCntTemp\[26\] 2 REG LC_X5_Y3_N0 4 " "Info: 2: + IC(4.132 ns) + CELL(0.918 ns) = 6.182 ns; Loc. = LC_X5_Y3_N0; Fanout = 4; REG Node = 'fxCntTemp\[26\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.050 ns" { fx fxCntTemp[26] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.16 % ) " "Info: Total cell delay = 2.050 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.132 ns ( 66.84 % ) " "Info: Total interconnect delay = 4.132 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.182 ns" { fx fxCntTemp[26] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.182 ns" { fx {} fx~combout {} fxCntTemp[26] {} } { 0.000ns 0.000ns 4.132ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.984 ns" { fx startCnt fxCnt[26] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.984 ns" { fx {} fx~combout {} startCnt {} fxCnt[26] {} } { 0.000ns 0.000ns 4.132ns 3.508ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.182 ns" { fx fxCntTemp[26] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.182 ns" { fx {} fx~combout {} fxCntTemp[26] {} } { 0.000ns 0.000ns 4.132ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.771 ns - Shortest register register " "Info: - Shortest register to register delay is 1.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fxCntTemp\[26\] 1 REG LC_X5_Y3_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N0; Fanout = 4; REG Node = 'fxCntTemp\[26\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fxCntTemp[26] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.804 ns) 1.771 ns fxCnt\[26\] 2 REG LC_X5_Y3_N8 1 " "Info: 2: + IC(0.967 ns) + CELL(0.804 ns) = 1.771 ns; Loc. = LC_X5_Y3_N8; Fanout = 1; REG Node = 'fxCnt\[26\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.771 ns" { fxCntTemp[26] fxCnt[26] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.804 ns ( 45.40 % ) " "Info: Total cell delay = 0.804 ns ( 45.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 54.60 % ) " "Info: Total interconnect delay = 0.967 ns ( 54.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.771 ns" { fxCntTemp[26] fxCnt[26] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.771 ns" { fxCntTemp[26] {} fxCnt[26] {} } { 0.000ns 0.967ns } { 0.000ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 67 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 49 -1 0 } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 67 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.984 ns" { fx startCnt fxCnt[26] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.984 ns" { fx {} fx~combout {} startCnt {} fxCnt[26] {} } { 0.000ns 0.000ns 4.132ns 3.508ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.182 ns" { fx fxCntTemp[26] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.182 ns" { fx {} fx~combout {} fxCntTemp[26] {} } { 0.000ns 0.000ns 4.132ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.771 ns" { fxCntTemp[26] fxCnt[26] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.771 ns" { fxCntTemp[26] {} fxCnt[26] {} } { 0.000ns 0.967ns } { 0.000ns 0.804ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "fx data_out\[4\] fbaseCnt\[4\] 22.221 ns register " "Info: tco from clock \"fx\" to destination pin \"data_out\[4\]\" through register \"fbaseCnt\[4\]\" is 22.221 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fx source 10.984 ns + Longest register " "Info: + Longest clock path from clock \"fx\" to source register is 10.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns fx 1 CLK PIN_42 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_42; Fanout = 33; CLK Node = 'fx'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.132 ns) + CELL(1.294 ns) 6.558 ns startCnt 2 REG LC_X2_Y2_N7 128 " "Info: 2: + IC(4.132 ns) + CELL(1.294 ns) = 6.558 ns; Loc. = LC_X2_Y2_N7; Fanout = 128; REG Node = 'startCnt'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.426 ns" { fx startCnt } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.508 ns) + CELL(0.918 ns) 10.984 ns fbaseCnt\[4\] 3 REG LC_X4_Y4_N3 1 " "Info: 3: + IC(3.508 ns) + CELL(0.918 ns) = 10.984 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; REG Node = 'fbaseCnt\[4\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.426 ns" { startCnt fbaseCnt[4] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 30.44 % ) " "Info: Total cell delay = 3.344 ns ( 30.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.640 ns ( 69.56 % ) " "Info: Total interconnect delay = 7.640 ns ( 69.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.984 ns" { fx startCnt fbaseCnt[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.984 ns" { fx {} fx~combout {} startCnt {} fbaseCnt[4] {} } { 0.000ns 0.000ns 4.132ns 3.508ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.861 ns + Longest register pin " "Info: + Longest register to pin delay is 10.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fbaseCnt\[4\] 1 REG LC_X4_Y4_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; REG Node = 'fbaseCnt\[4\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fbaseCnt[4] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.587 ns) + CELL(0.200 ns) 3.787 ns data_out~20 2 COMB LC_X7_Y2_N3 1 " "Info: 2: + IC(3.587 ns) + CELL(0.200 ns) = 3.787 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'data_out~20'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.787 ns" { fbaseCnt[4] data_out~20 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.200 ns) 4.696 ns data_out~21 3 COMB LC_X7_Y2_N2 1 " "Info: 3: + IC(0.709 ns) + CELL(0.200 ns) = 4.696 ns; Loc. = LC_X7_Y2_N2; Fanout = 1; COMB Node = 'data_out~21'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.909 ns" { data_out~20 data_out~21 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.200 ns) 5.629 ns data_out~24 4 COMB LC_X7_Y2_N8 1 " "Info: 4: + IC(0.733 ns) + CELL(0.200 ns) = 5.629 ns; Loc. = LC_X7_Y2_N8; Fanout = 1; COMB Node = 'data_out~24'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.933 ns" { data_out~21 data_out~24 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.910 ns) + CELL(2.322 ns) 10.861 ns data_out\[4\] 5 PIN PIN_4 0 " "Info: 5: + IC(2.910 ns) + CELL(2.322 ns) = 10.861 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'data_out\[4\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.232 ns" { data_out~24 data_out[4] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.922 ns ( 26.90 % ) " "Info: Total cell delay = 2.922 ns ( 26.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.939 ns ( 73.10 % ) " "Info: Total interconnect delay = 7.939 ns ( 73.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.861 ns" { fbaseCnt[4] data_out~20 data_out~21 data_out~24 data_out[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.861 ns" { fbaseCnt[4] {} data_out~20 {} data_out~21 {} data_out~24 {} data_out[4] {} } { 0.000ns 3.587ns 0.709ns 0.733ns 2.910ns } { 0.000ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.984 ns" { fx startCnt fbaseCnt[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.984 ns" { fx {} fx~combout {} startCnt {} fbaseCnt[4] {} } { 0.000ns 0.000ns 4.132ns 3.508ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.861 ns" { fbaseCnt[4] data_out~20 data_out~21 data_out~24 data_out[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.861 ns" { fbaseCnt[4] {} data_out~20 {} data_out~21 {} data_out~24 {} data_out[4] {} } { 0.000ns 3.587ns 0.709ns 0.733ns 2.910ns } { 0.000ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sel1 data_out\[3\] 12.924 ns Longest " "Info: Longest tpd from source pin \"sel1\" to destination pin \"data_out\[3\]\" is 12.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sel1 1 PIN PIN_35 24 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_35; Fanout = 24; PIN Node = 'sel1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel1 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.533 ns) + CELL(0.740 ns) 5.405 ns data_out~17 2 COMB LC_X7_Y2_N9 1 " "Info: 2: + IC(3.533 ns) + CELL(0.740 ns) = 5.405 ns; Loc. = LC_X7_Y2_N9; Fanout = 1; COMB Node = 'data_out~17'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.273 ns" { sel1 data_out~17 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.200 ns) 6.335 ns data_out~18 3 COMB LC_X7_Y2_N7 1 " "Info: 3: + IC(0.730 ns) + CELL(0.200 ns) = 6.335 ns; Loc. = LC_X7_Y2_N7; Fanout = 1; COMB Node = 'data_out~18'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.930 ns" { data_out~17 data_out~18 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.511 ns) 7.615 ns data_out~19 4 COMB LC_X7_Y2_N4 1 " "Info: 4: + IC(0.769 ns) + CELL(0.511 ns) = 7.615 ns; Loc. = LC_X7_Y2_N4; Fanout = 1; COMB Node = 'data_out~19'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.280 ns" { data_out~18 data_out~19 } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.987 ns) + CELL(2.322 ns) 12.924 ns data_out\[3\] 5 PIN PIN_5 0 " "Info: 5: + IC(2.987 ns) + CELL(2.322 ns) = 12.924 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'data_out\[3\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.309 ns" { data_out~19 data_out[3] } "NODE_NAME" } } { "mesure_f.v" "" { Text "E:/单片机/频率计/test_prj/project_test/mesure_f.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.905 ns ( 37.95 % ) " "Info: Total cell delay = 4.905 ns ( 37.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.019 ns ( 62.05 % ) " "Info: Total interconnect delay = 8.019 ns ( 62.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.924 ns" { sel1 data_out~17 data_out~18 data_out~19 data_out[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.924 ns" { sel1 {} sel1~combout {} data_out~17 {} data_out~18 {} data_out~19 {} data_out[3] {} } { 0.000ns 0.000ns 3.533ns 0.730ns 0.769ns 2.987ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 20:08:52 2016 " "Info: Processing ended: Wed Jun 01 20:08:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
