// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module adpcm_main_decode (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r,
        dec_rlt1_i,
        dec_rlt1_o,
        dec_rlt1_o_ap_vld,
        dec_al1_i,
        dec_al1_o,
        dec_al1_o_ap_vld,
        dec_rlt2_i,
        dec_rlt2_o,
        dec_rlt2_o_ap_vld,
        dec_al2_i,
        dec_al2_o,
        dec_al2_o_ap_vld,
        dec_detl_i,
        dec_detl_o,
        dec_detl_o_ap_vld,
        il,
        dec_nbl_i,
        dec_nbl_o,
        dec_nbl_o_ap_vld,
        dec_plt1_i,
        dec_plt1_o,
        dec_plt1_o_ap_vld,
        dec_plt2_i,
        dec_plt2_o,
        dec_plt2_o_ap_vld,
        dec_rh1_i,
        dec_rh1_o,
        dec_rh1_o_ap_vld,
        dec_ah1_i,
        dec_ah1_o,
        dec_ah1_o_ap_vld,
        dec_rh2_i,
        dec_rh2_o,
        dec_rh2_o_ap_vld,
        dec_ah2_i,
        dec_ah2_o,
        dec_ah2_o_ap_vld,
        dec_deth_i,
        dec_deth_o,
        dec_deth_o_ap_vld,
        dec_nbh_i,
        dec_nbh_o,
        dec_nbh_o_ap_vld,
        dec_ph1_i,
        dec_ph1_o,
        dec_ph1_o_ap_vld,
        dec_ph2_i,
        dec_ph2_o,
        dec_ph2_o_ap_vld,
        xout1,
        xout1_ap_vld,
        xout2,
        xout2_ap_vld,
        dec_del_bpl_address0,
        dec_del_bpl_ce0,
        dec_del_bpl_we0,
        dec_del_bpl_d0,
        dec_del_bpl_q0,
        dec_del_bpl_address1,
        dec_del_bpl_ce1,
        dec_del_bpl_we1,
        dec_del_bpl_d1,
        dec_del_bpl_q1,
        dec_del_dltx_address0,
        dec_del_dltx_ce0,
        dec_del_dltx_we0,
        dec_del_dltx_d0,
        dec_del_dltx_q0,
        dec_del_dltx_address1,
        dec_del_dltx_ce1,
        dec_del_dltx_we1,
        dec_del_dltx_d1,
        dec_del_dltx_q1,
        dec_del_bph_address0,
        dec_del_bph_ce0,
        dec_del_bph_we0,
        dec_del_bph_d0,
        dec_del_bph_q0,
        dec_del_bph_address1,
        dec_del_bph_ce1,
        dec_del_bph_we1,
        dec_del_bph_d1,
        dec_del_bph_q1,
        dec_del_dhx_address0,
        dec_del_dhx_ce0,
        dec_del_dhx_we0,
        dec_del_dhx_d0,
        dec_del_dhx_q0,
        dec_del_dhx_address1,
        dec_del_dhx_ce1,
        dec_del_dhx_we1,
        dec_del_dhx_d1,
        dec_del_dhx_q1,
        accumc_address0,
        accumc_ce0,
        accumc_we0,
        accumc_d0,
        accumc_q0,
        accumc_address1,
        accumc_ce1,
        accumc_we1,
        accumc_d1,
        accumc_q1,
        accumd_address0,
        accumd_ce0,
        accumd_we0,
        accumd_d0,
        accumd_q0,
        accumd_address1,
        accumd_ce1,
        accumd_we1,
        accumd_d1,
        accumd_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 9'd1;
parameter    ap_ST_fsm_pp0_stage1 = 9'd2;
parameter    ap_ST_fsm_pp0_stage2 = 9'd4;
parameter    ap_ST_fsm_pp0_stage3 = 9'd8;
parameter    ap_ST_fsm_pp0_stage4 = 9'd16;
parameter    ap_ST_fsm_pp0_stage5 = 9'd32;
parameter    ap_ST_fsm_pp0_stage6 = 9'd64;
parameter    ap_ST_fsm_pp0_stage7 = 9'd128;
parameter    ap_ST_fsm_pp0_stage8 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] input_r;
input  [30:0] dec_rlt1_i;
output  [30:0] dec_rlt1_o;
output   dec_rlt1_o_ap_vld;
input  [15:0] dec_al1_i;
output  [15:0] dec_al1_o;
output   dec_al1_o_ap_vld;
input  [30:0] dec_rlt2_i;
output  [30:0] dec_rlt2_o;
output   dec_rlt2_o_ap_vld;
input  [14:0] dec_al2_i;
output  [14:0] dec_al2_o;
output   dec_al2_o_ap_vld;
input  [14:0] dec_detl_i;
output  [14:0] dec_detl_o;
output   dec_detl_o_ap_vld;
input  [5:0] il;
input  [14:0] dec_nbl_i;
output  [14:0] dec_nbl_o;
output   dec_nbl_o_ap_vld;
input  [31:0] dec_plt1_i;
output  [31:0] dec_plt1_o;
output   dec_plt1_o_ap_vld;
input  [31:0] dec_plt2_i;
output  [31:0] dec_plt2_o;
output   dec_plt2_o_ap_vld;
input  [30:0] dec_rh1_i;
output  [30:0] dec_rh1_o;
output   dec_rh1_o_ap_vld;
input  [15:0] dec_ah1_i;
output  [15:0] dec_ah1_o;
output   dec_ah1_o_ap_vld;
input  [30:0] dec_rh2_i;
output  [30:0] dec_rh2_o;
output   dec_rh2_o_ap_vld;
input  [14:0] dec_ah2_i;
output  [14:0] dec_ah2_o;
output   dec_ah2_o_ap_vld;
input  [14:0] dec_deth_i;
output  [14:0] dec_deth_o;
output   dec_deth_o_ap_vld;
input  [14:0] dec_nbh_i;
output  [14:0] dec_nbh_o;
output   dec_nbh_o_ap_vld;
input  [31:0] dec_ph1_i;
output  [31:0] dec_ph1_o;
output   dec_ph1_o_ap_vld;
input  [31:0] dec_ph2_i;
output  [31:0] dec_ph2_o;
output   dec_ph2_o_ap_vld;
output  [31:0] xout1;
output   xout1_ap_vld;
output  [31:0] xout2;
output   xout2_ap_vld;
output  [2:0] dec_del_bpl_address0;
output   dec_del_bpl_ce0;
output   dec_del_bpl_we0;
output  [31:0] dec_del_bpl_d0;
input  [31:0] dec_del_bpl_q0;
output  [2:0] dec_del_bpl_address1;
output   dec_del_bpl_ce1;
output   dec_del_bpl_we1;
output  [31:0] dec_del_bpl_d1;
input  [31:0] dec_del_bpl_q1;
output  [2:0] dec_del_dltx_address0;
output   dec_del_dltx_ce0;
output   dec_del_dltx_we0;
output  [15:0] dec_del_dltx_d0;
input  [15:0] dec_del_dltx_q0;
output  [2:0] dec_del_dltx_address1;
output   dec_del_dltx_ce1;
output   dec_del_dltx_we1;
output  [15:0] dec_del_dltx_d1;
input  [15:0] dec_del_dltx_q1;
output  [2:0] dec_del_bph_address0;
output   dec_del_bph_ce0;
output   dec_del_bph_we0;
output  [31:0] dec_del_bph_d0;
input  [31:0] dec_del_bph_q0;
output  [2:0] dec_del_bph_address1;
output   dec_del_bph_ce1;
output   dec_del_bph_we1;
output  [31:0] dec_del_bph_d1;
input  [31:0] dec_del_bph_q1;
output  [2:0] dec_del_dhx_address0;
output   dec_del_dhx_ce0;
output   dec_del_dhx_we0;
output  [13:0] dec_del_dhx_d0;
input  [13:0] dec_del_dhx_q0;
output  [2:0] dec_del_dhx_address1;
output   dec_del_dhx_ce1;
output   dec_del_dhx_we1;
output  [13:0] dec_del_dhx_d1;
input  [13:0] dec_del_dhx_q1;
output  [3:0] accumc_address0;
output   accumc_ce0;
output   accumc_we0;
output  [31:0] accumc_d0;
input  [31:0] accumc_q0;
output  [3:0] accumc_address1;
output   accumc_ce1;
output   accumc_we1;
output  [31:0] accumc_d1;
input  [31:0] accumc_q1;
output  [3:0] accumd_address0;
output   accumd_ce0;
output   accumd_we0;
output  [31:0] accumd_d0;
input  [31:0] accumd_q0;
output  [3:0] accumd_address1;
output   accumd_ce1;
output   accumd_we1;
output  [31:0] accumd_d1;
input  [31:0] accumd_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[30:0] dec_rlt1_o;
reg dec_rlt1_o_ap_vld;
reg[15:0] dec_al1_o;
reg dec_al1_o_ap_vld;
reg[30:0] dec_rlt2_o;
reg dec_rlt2_o_ap_vld;
reg[14:0] dec_al2_o;
reg dec_al2_o_ap_vld;
reg[14:0] dec_detl_o;
reg dec_detl_o_ap_vld;
reg[14:0] dec_nbl_o;
reg dec_nbl_o_ap_vld;
reg[31:0] dec_plt1_o;
reg dec_plt1_o_ap_vld;
reg[31:0] dec_plt2_o;
reg dec_plt2_o_ap_vld;
reg[30:0] dec_rh1_o;
reg dec_rh1_o_ap_vld;
reg[15:0] dec_ah1_o;
reg dec_ah1_o_ap_vld;
reg[30:0] dec_rh2_o;
reg dec_rh2_o_ap_vld;
reg[14:0] dec_ah2_o;
reg dec_ah2_o_ap_vld;
reg[14:0] dec_deth_o;
reg dec_deth_o_ap_vld;
reg[14:0] dec_nbh_o;
reg dec_nbh_o_ap_vld;
reg[31:0] dec_ph1_o;
reg dec_ph1_o_ap_vld;
reg[31:0] dec_ph2_o;
reg dec_ph2_o_ap_vld;
reg xout1_ap_vld;
reg xout2_ap_vld;
reg[2:0] dec_del_bpl_address0;
reg dec_del_bpl_ce0;
reg dec_del_bpl_we0;
reg[31:0] dec_del_bpl_d0;
reg[2:0] dec_del_bpl_address1;
reg dec_del_bpl_ce1;
reg dec_del_bpl_we1;
reg[31:0] dec_del_bpl_d1;
reg[2:0] dec_del_dltx_address0;
reg dec_del_dltx_ce0;
reg dec_del_dltx_we0;
reg[15:0] dec_del_dltx_d0;
reg[2:0] dec_del_dltx_address1;
reg dec_del_dltx_ce1;
reg dec_del_dltx_we1;
reg[15:0] dec_del_dltx_d1;
reg[2:0] dec_del_bph_address0;
reg dec_del_bph_ce0;
reg dec_del_bph_we0;
reg[31:0] dec_del_bph_d0;
reg[2:0] dec_del_bph_address1;
reg dec_del_bph_ce1;
reg dec_del_bph_we1;
reg[31:0] dec_del_bph_d1;
reg[2:0] dec_del_dhx_address0;
reg dec_del_dhx_ce0;
reg dec_del_dhx_we0;
reg[13:0] dec_del_dhx_d0;
reg[2:0] dec_del_dhx_address1;
reg dec_del_dhx_ce1;
reg dec_del_dhx_we1;
reg[13:0] dec_del_dhx_d1;
reg[3:0] accumc_address0;
reg accumc_ce0;
reg accumc_we0;
reg[31:0] accumc_d0;
reg[3:0] accumc_address1;
reg accumc_ce1;
reg accumc_we1;
reg[31:0] accumc_d1;
reg[3:0] accumd_address0;
reg accumd_ce0;
reg accumd_we0;
reg[31:0] accumd_d0;
reg[3:0] accumd_address1;
reg accumd_ce1;
reg accumd_we1;
reg[31:0] accumd_d1;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_subdone;
wire   [3:0] qq4_code4_table_address0;
reg    qq4_code4_table_ce0;
wire  signed [15:0] qq4_code4_table_q0;
wire   [5:0] qq6_code6_table_address0;
reg    qq6_code6_table_ce0;
wire   [15:0] qq6_code6_table_q0;
wire   [3:0] wl_code_table_address0;
reg    wl_code_table_ce0;
wire   [12:0] wl_code_table_q0;
reg   [4:0] ilb_table_address0;
reg    ilb_table_ce0;
wire   [11:0] ilb_table_q0;
reg   [31:0] storemerge_reg_534;
reg  signed [31:0] reg_659;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
reg  signed [31:0] reg_663;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
reg  signed [31:0] reg_670;
reg  signed [31:0] reg_676;
wire   [45:0] grp_fu_571_p2;
reg   [45:0] reg_681;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [45:0] grp_fu_555_p2;
reg   [45:0] reg_685;
wire   [40:0] grp_fu_603_p2;
reg   [40:0] reg_689;
reg  signed [31:0] reg_693;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire   [41:0] grp_fu_628_p2;
reg   [41:0] reg_698;
wire   [43:0] grp_fu_608_p2;
reg   [43:0] reg_702;
wire   [44:0] grp_fu_644_p2;
reg   [44:0] reg_706;
wire   [44:0] grp_fu_613_p2;
reg   [44:0] reg_710;
wire    ap_block_pp0_stage0_11001;
reg  signed [13:0] trunc_ln472_1_reg_3364;
wire  signed [16:0] add_ln760_fu_849_p2;
reg  signed [16:0] add_ln760_reg_3372;
wire  signed [45:0] sext_ln587_8_fu_859_p1;
reg  signed [15:0] dec_del_dltx_load_reg_3383;
wire  signed [45:0] sext_ln587_9_fu_864_p1;
wire  signed [45:0] sext_ln589_40_fu_873_p1;
reg  signed [15:0] dec_del_dltx_load_1_reg_3399;
wire  signed [45:0] sext_ln589_41_fu_878_p1;
reg  signed [14:0] dec_al2_load_reg_3409;
wire   [30:0] zext_ln425_1_fu_913_p1;
reg   [30:0] zext_ln425_1_reg_3425;
reg  signed [15:0] trunc_ln425_2_reg_3430;
reg  signed [15:0] qq6_code6_table_load_reg_3438;
wire  signed [16:0] add_ln640_fu_981_p2;
reg  signed [16:0] add_ln640_reg_3443;
reg   [31:0] wd3_19_reg_3449;
reg   [31:0] wd3_14_reg_3455;
wire  signed [45:0] sext_ln587_11_fu_1035_p1;
reg  signed [13:0] dec_del_dhx_load_reg_3466;
wire  signed [45:0] sext_ln587_12_fu_1044_p1;
wire  signed [45:0] sext_ln589_55_fu_1053_p1;
reg  signed [13:0] dec_del_dhx_load_1_reg_3481;
wire  signed [45:0] sext_ln589_56_fu_1058_p1;
reg  signed [14:0] dec_ah2_load_reg_3491;
reg   [3:0] trunc_ln653_2_reg_3507;
wire   [0:0] icmp_ln668_2_fu_1156_p2;
reg   [0:0] icmp_ln668_2_reg_3517;
reg   [31:0] wd3_22_reg_3521;
wire  signed [27:0] sext_ln679_18_fu_1185_p1;
reg  signed [27:0] sext_ln679_18_reg_3527;
wire   [27:0] mul_ln679_17_fu_1188_p2;
reg   [27:0] mul_ln679_17_reg_3536;
wire  signed [40:0] sext_ln517_1_fu_1194_p1;
wire   [45:0] grp_fu_575_p2;
reg   [45:0] mul_ln589_reg_3546;
wire  signed [45:0] sext_ln589_43_fu_1203_p1;
reg  signed [15:0] dec_del_dltx_load_2_reg_3556;
wire  signed [45:0] sext_ln589_44_fu_1208_p1;
wire  signed [45:0] sext_ln589_46_fu_1217_p1;
reg  signed [15:0] dec_del_dltx_load_3_reg_3572;
wire  signed [45:0] sext_ln589_47_fu_1222_p1;
reg  signed [15:0] dec_al1_load_reg_3582;
wire   [46:0] grp_fu_563_p2;
reg   [46:0] mul_ln604_reg_3600;
reg   [15:0] trunc_ln12_reg_3605;
reg   [3:0] trunc_ln14_reg_3610;
wire   [0:0] icmp_ln668_fu_1338_p2;
reg   [0:0] icmp_ln668_reg_3620;
reg   [31:0] wd3_15_reg_3624;
reg   [31:0] wd3_16_reg_3630;
wire   [45:0] grp_fu_559_p2;
reg   [45:0] mul_ln589_14_reg_3636;
reg  signed [31:0] dec_del_bph_load_2_reg_3641;
wire  signed [45:0] sext_ln589_58_fu_1397_p1;
reg  signed [13:0] dec_del_dhx_load_2_reg_3652;
wire  signed [45:0] sext_ln589_59_fu_1402_p1;
reg  signed [31:0] dec_del_bph_load_3_reg_3663;
wire  signed [45:0] sext_ln589_61_fu_1407_p1;
reg  signed [13:0] dec_del_dhx_load_3_reg_3674;
wire  signed [45:0] sext_ln589_62_fu_1412_p1;
reg  signed [15:0] dec_ah1_load_reg_3684;
wire   [46:0] grp_fu_567_p2;
reg   [46:0] mul_ln604_2_reg_3702;
reg  signed [31:0] accumd_load_1_reg_3707;
wire  signed [41:0] sext_ln516_4_fu_1478_p1;
wire  signed [43:0] sext_ln517_3_fu_1483_p1;
reg  signed [31:0] accumc_load_3_reg_3722;
reg   [45:0] mul_ln589_10_reg_3728;
reg   [45:0] mul_ln589_11_reg_3733;
reg  signed [31:0] dec_del_bpl_load_4_reg_3738;
wire  signed [45:0] sext_ln589_49_fu_1488_p1;
reg  signed [15:0] dec_del_dltx_load_4_reg_3749;
wire  signed [45:0] sext_ln589_50_fu_1493_p1;
reg  signed [31:0] dec_del_bpl_load_5_reg_3759;
wire  signed [45:0] sext_ln589_52_fu_1498_p1;
reg  signed [15:0] dec_del_dltx_load_5_reg_3770;
wire  signed [45:0] sext_ln589_53_fu_1503_p1;
wire   [46:0] grp_fu_579_p2;
reg   [46:0] mul_ln600_reg_3780;
reg   [45:0] mul_ln589_15_reg_3785;
reg   [45:0] mul_ln589_16_reg_3790;
wire  signed [45:0] sext_ln589_64_fu_1541_p1;
reg  signed [13:0] dec_del_dhx_load_4_reg_3800;
wire  signed [45:0] sext_ln589_65_fu_1546_p1;
reg  signed [31:0] dec_del_bph_load_5_reg_3810;
wire  signed [45:0] sext_ln589_67_fu_1551_p1;
reg  signed [13:0] dec_del_dhx_load_5_reg_3821;
wire  signed [45:0] sext_ln589_68_fu_1556_p1;
wire   [46:0] grp_fu_583_p2;
reg   [46:0] mul_ln600_2_reg_3831;
reg  signed [31:0] accumd_load_3_reg_3841;
wire  signed [44:0] sext_ln517_5_fu_1620_p1;
wire  signed [44:0] sext_ln516_8_fu_1625_p1;
wire   [32:0] tmp_fu_1644_p2;
reg  signed [32:0] tmp_reg_3866;
reg   [45:0] mul_ln589_13_reg_3871;
wire   [45:0] add_ln589_fu_1650_p2;
reg   [45:0] add_ln589_reg_3876;
reg   [31:0] trunc_ln11_reg_3881;
reg   [45:0] mul_ln589_18_reg_3886;
wire   [45:0] add_ln589_14_fu_1684_p2;
reg   [45:0] add_ln589_14_reg_3891;
reg   [31:0] trunc_ln605_2_reg_3896;
wire   [31:0] add_ln684_18_fu_1776_p2;
reg   [31:0] add_ln684_18_reg_3901;
wire   [31:0] add_ln684_19_fu_1806_p2;
reg   [31:0] add_ln684_19_reg_3906;
wire   [31:0] add_ln684_20_fu_1837_p2;
reg   [31:0] add_ln684_20_reg_3911;
wire   [42:0] grp_fu_639_p2;
reg   [42:0] mul_ln516_reg_3916;
wire   [45:0] grp_fu_618_p2;
reg   [45:0] mul_ln516_5_reg_3921;
wire   [45:0] grp_fu_623_p2;
reg   [45:0] mul_ln517_3_reg_3926;
reg  signed [31:0] accumd_load_5_reg_3931;
wire  signed [44:0] sext_ln517_7_fu_1847_p1;
wire  signed [44:0] sext_ln516_10_fu_1852_p1;
wire  signed [41:0] sext_ln516_11_fu_1857_p1;
wire  signed [43:0] sext_ln516_12_fu_1862_p1;
wire   [41:0] add_ln521_fu_1876_p2;
reg   [41:0] add_ln521_reg_3966;
wire   [31:0] add_ln422_fu_1936_p2;
reg   [31:0] add_ln422_reg_3971;
wire   [30:0] trunc_ln425_fu_1941_p1;
reg   [30:0] trunc_ln425_reg_3976;
wire  signed [31:0] add_ln440_fu_1948_p2;
reg  signed [31:0] add_ln440_reg_3981;
reg   [31:0] wd3_17_reg_3987;
reg   [31:0] wd3_18_reg_3992;
wire   [31:0] mul_ln679_fu_2001_p2;
reg   [31:0] mul_ln679_reg_3998;
wire   [31:0] mul_ln679_12_fu_2007_p2;
reg   [31:0] mul_ln679_12_reg_4003;
wire   [31:0] mul_ln679_13_fu_2013_p2;
reg   [31:0] mul_ln679_13_reg_4008;
wire   [31:0] mul_ln679_14_fu_2019_p2;
reg   [31:0] mul_ln679_14_reg_4013;
wire   [31:0] mul_ln679_15_fu_2025_p2;
reg   [31:0] mul_ln679_15_reg_4018;
wire   [31:0] mul_ln679_16_fu_2031_p2;
reg   [31:0] mul_ln679_16_reg_4023;
wire  signed [31:0] add_ln481_fu_2083_p2;
reg  signed [31:0] add_ln481_reg_4028;
reg   [31:0] wd3_26_reg_4035;
wire   [31:0] add_ln684_21_fu_2162_p2;
reg   [31:0] add_ln684_21_reg_4041;
wire   [27:0] mul_ln679_22_fu_2168_p2;
reg   [27:0] mul_ln679_22_reg_4046;
reg   [31:0] accumd_load_7_reg_4051;
wire   [41:0] grp_fu_634_p2;
reg   [41:0] mul_ln517_5_reg_4057;
reg   [31:0] accumd_load_8_reg_4062;
wire  signed [40:0] sext_ln516_15_fu_2184_p1;
wire   [39:0] grp_fu_654_p2;
reg   [39:0] tmp34_reg_4073;
wire   [44:0] add_ln520_1_fu_2189_p2;
reg   [44:0] add_ln520_1_reg_4078;
wire   [45:0] add_ln521_2_fu_2200_p2;
reg   [45:0] add_ln521_2_reg_4083;
wire   [31:0] add_ln684_13_fu_2286_p2;
reg   [31:0] add_ln684_13_reg_4088;
wire   [31:0] add_ln684_14_fu_2310_p2;
reg   [31:0] add_ln684_14_reg_4093;
wire   [31:0] add_ln684_15_fu_2334_p2;
reg   [31:0] add_ln684_15_reg_4098;
wire   [31:0] add_ln684_16_fu_2358_p2;
wire  signed [63:0] sext_ln705_fu_2371_p1;
wire   [31:0] add_ln684_22_fu_2427_p2;
wire  signed [63:0] sext_ln705_5_fu_2440_p1;
wire   [31:0] sub_ln504_fu_2480_p2;
reg   [31:0] sub_ln504_reg_4145;
wire  signed [31:0] add_ln505_fu_2486_p2;
reg  signed [31:0] add_ln505_reg_4150;
wire   [36:0] xa1_fu_2516_p2;
reg   [36:0] xa1_reg_4155;
wire   [45:0] add_ln520_5_fu_2555_p2;
reg   [45:0] add_ln520_5_reg_4160;
wire   [32:0] tmp35_fu_2560_p2;
reg  signed [32:0] tmp35_reg_4165;
wire   [41:0] add_ln521_4_fu_2566_p2;
reg   [41:0] add_ln521_4_reg_4170;
reg   [0:0] tmp_34_reg_4175;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
reg   [0:0] tmp_35_reg_4181;
reg   [0:0] tmp_43_reg_4186;
reg   [0:0] tmp_44_reg_4192;
wire   [16:0] apl2_fu_2825_p2;
reg   [16:0] apl2_reg_4202;
wire    ap_block_pp0_stage8_11001;
wire   [0:0] icmp_ln719_fu_2831_p2;
reg   [0:0] icmp_ln719_reg_4207;
wire   [16:0] apl2_8_fu_2935_p2;
reg   [16:0] apl2_8_reg_4212;
wire   [0:0] icmp_ln719_2_fu_2941_p2;
reg   [0:0] icmp_ln719_2_reg_4217;
wire   [36:0] sub_ln521_fu_2971_p2;
reg   [36:0] sub_ln521_reg_4222;
wire   [38:0] grp_fu_649_p2;
reg   [38:0] mul_ln521_reg_4227;
wire   [17:0] apl1_fu_3048_p2;
reg   [17:0] apl1_reg_4232;
wire   [14:0] wd3_20_fu_3054_p2;
reg   [14:0] wd3_20_reg_4238;
wire   [17:0] apl1_11_fu_3131_p2;
reg   [17:0] apl1_11_reg_4244;
wire   [14:0] wd3_28_fu_3137_p2;
reg   [14:0] wd3_28_reg_4250;
wire   [44:0] add_ln521_8_fu_3206_p2;
reg   [44:0] add_ln521_8_reg_4256;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
reg   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_534;
reg   [31:0] ap_phi_reg_pp0_iter0_storemerge28_reg_545;
wire   [63:0] zext_ln425_fu_734_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln428_fu_744_p1;
wire   [63:0] zext_ln656_2_fu_1151_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln656_fu_1333_p1;
wire    ap_block_pp0_stage2;
wire   [30:0] add_ln452_fu_2386_p2;
wire    ap_block_pp0_stage6;
wire   [15:0] apl1_10_fu_3250_p3;
wire   [14:0] apl2_7_fu_2996_p3;
wire   [14:0] shl_ln11_fu_1523_p3;
wire    ap_block_pp0_stage3;
wire   [14:0] select_ln643_fu_1299_p3;
wire   [30:0] trunc_ln496_fu_2459_p1;
wire   [15:0] apl1_14_fu_3302_p3;
wire   [14:0] apl2_10_fu_3079_p3;
wire   [14:0] shl_ln657_2_fu_1458_p3;
wire   [14:0] select_ln763_fu_1117_p3;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire   [31:0] add_ln684_fu_2236_p2;
wire   [31:0] add_ln684_12_fu_2261_p2;
wire    ap_block_pp0_stage8;
wire   [31:0] add_ln684_17_fu_1605_p2;
wire   [31:0] wd3_27_fu_1575_p4;
wire   [31:0] wd3_23_fu_1716_p4;
wire   [31:0] wd3_24_fu_1740_p4;
wire   [31:0] wd3_25_fu_2103_p4;
reg  signed [13:0] grp_fu_555_p0;
reg  signed [31:0] grp_fu_555_p1;
reg  signed [13:0] grp_fu_559_p0;
reg  signed [31:0] grp_fu_559_p1;
reg  signed [15:0] grp_fu_571_p0;
reg  signed [31:0] grp_fu_571_p1;
reg  signed [15:0] grp_fu_575_p0;
reg  signed [31:0] grp_fu_575_p1;
wire  signed [31:0] grp_fu_587_p1;
wire  signed [31:0] grp_fu_591_p1;
wire  signed [31:0] grp_fu_595_p1;
wire  signed [31:0] grp_fu_599_p1;
reg  signed [31:0] grp_fu_603_p0;
wire   [8:0] grp_fu_603_p1;
reg  signed [31:0] grp_fu_608_p0;
wire   [11:0] grp_fu_608_p1;
reg  signed [31:0] grp_fu_613_p0;
wire   [12:0] grp_fu_613_p1;
wire   [14:0] grp_fu_618_p1;
wire   [14:0] grp_fu_623_p1;
reg  signed [31:0] grp_fu_628_p0;
reg  signed [10:0] grp_fu_628_p1;
wire  signed [10:0] grp_fu_634_p1;
wire  signed [10:0] grp_fu_639_p1;
reg  signed [31:0] grp_fu_644_p0;
wire  signed [12:0] grp_fu_644_p1;
wire  signed [6:0] grp_fu_649_p1;
wire  signed [6:0] grp_fu_654_p1;
wire   [3:0] trunc_ln425_1_fu_724_p4;
wire   [1:0] tmp_3_fu_757_p5;
wire  signed [13:0] tmp_3_fu_757_p6;
wire   [14:0] mul_ln472_fu_775_p1;
wire   [28:0] mul_ln472_fu_775_p2;
wire   [21:0] shl_ln15_fu_799_p3;
wire   [22:0] zext_ln759_2_fu_807_p1;
wire   [22:0] zext_ln759_fu_795_p1;
wire   [22:0] sub_ln759_fu_811_p2;
wire   [15:0] wd_fu_817_p4;
wire   [1:0] tmp_4_fu_831_p5;
wire   [10:0] tmp_4_fu_831_p6;
wire  signed [16:0] sext_ln758_fu_827_p1;
wire  signed [16:0] sext_ln760_fu_845_p1;
wire  signed [31:0] sext_ln587_fu_855_p0;
wire  signed [31:0] sext_ln587_8_fu_859_p0;
wire  signed [15:0] sext_ln587_9_fu_864_p0;
wire  signed [31:0] sext_ln589_fu_869_p0;
wire  signed [31:0] sext_ln589_40_fu_873_p0;
wire  signed [15:0] sext_ln589_41_fu_878_p0;
wire  signed [31:0] pl2_fu_891_p3;
wire   [14:0] mul_ln425_fu_921_p1;
wire   [30:0] mul_ln425_fu_921_p2;
wire   [21:0] shl_ln_fu_945_p3;
wire   [22:0] zext_ln639_2_fu_953_p1;
wire   [22:0] zext_ln639_fu_941_p1;
wire   [22:0] sub_ln639_fu_957_p2;
wire   [15:0] trunc_ln13_fu_963_p4;
wire  signed [16:0] sext_ln640_2_fu_977_p1;
wire  signed [16:0] sext_ln640_fu_973_p1;
wire  signed [31:0] shl_ln12_fu_987_p1;
wire   [39:0] shl_ln12_fu_987_p3;
wire  signed [39:0] sext_ln587_fu_855_p1;
wire   [39:0] sub_ln672_fu_995_p2;
wire  signed [31:0] shl_ln672_s_fu_1011_p1;
wire   [39:0] shl_ln672_s_fu_1011_p3;
wire  signed [39:0] sext_ln589_fu_869_p1;
wire   [39:0] sub_ln672_12_fu_1019_p2;
wire  signed [31:0] sext_ln587_11_fu_1035_p0;
wire  signed [13:0] sext_ln587_12_fu_1044_p0;
wire  signed [31:0] sext_ln589_54_fu_1049_p0;
wire  signed [31:0] sext_ln589_55_fu_1053_p0;
wire  signed [13:0] sext_ln589_56_fu_1058_p0;
wire  signed [31:0] pl2_2_fu_1071_p3;
wire  signed [31:0] sext_ln756_fu_1089_p1;
wire   [0:0] tmp_36_fu_1092_p3;
wire   [16:0] select_ln761_fu_1100_p3;
wire   [0:0] icmp_ln763_fu_1111_p2;
wire   [14:0] trunc_ln756_fu_1107_p1;
wire   [4:0] wd1_2_fu_1131_p4;
wire  signed [31:0] shl_ln672_16_fu_1161_p1;
wire   [39:0] shl_ln672_16_fu_1161_p3;
wire  signed [39:0] sext_ln589_54_fu_1049_p1;
wire   [39:0] sub_ln672_18_fu_1169_p2;
wire  signed [31:0] sext_ln517_1_fu_1194_p0;
wire  signed [31:0] sext_ln589_42_fu_1199_p0;
wire  signed [31:0] sext_ln589_43_fu_1203_p0;
wire  signed [15:0] sext_ln589_44_fu_1208_p0;
wire  signed [31:0] sext_ln589_45_fu_1213_p0;
wire  signed [31:0] sext_ln589_46_fu_1217_p0;
wire  signed [15:0] sext_ln589_47_fu_1222_p0;
wire  signed [31:0] pl_fu_1235_p3;
wire   [14:0] mul_ln428_fu_1256_p1;
wire   [30:0] mul_ln428_fu_1256_p2;
wire  signed [31:0] sext_ln636_fu_1271_p1;
wire   [0:0] tmp_27_fu_1274_p3;
wire   [16:0] select_ln641_fu_1282_p3;
wire   [0:0] icmp_ln643_fu_1293_p2;
wire   [14:0] trunc_ln636_fu_1289_p1;
wire   [4:0] wd1_fu_1313_p4;
wire  signed [31:0] shl_ln672_11_fu_1343_p1;
wire   [39:0] shl_ln672_11_fu_1343_p3;
wire  signed [39:0] sext_ln589_42_fu_1199_p1;
wire   [39:0] sub_ln672_13_fu_1351_p2;
wire  signed [31:0] shl_ln672_12_fu_1367_p1;
wire   [39:0] shl_ln672_12_fu_1367_p3;
wire  signed [39:0] sext_ln589_45_fu_1213_p1;
wire   [39:0] sub_ln672_14_fu_1375_p2;
wire  signed [31:0] sext_ln589_58_fu_1397_p0;
wire  signed [13:0] sext_ln589_59_fu_1402_p0;
wire  signed [31:0] sext_ln589_61_fu_1407_p0;
wire  signed [13:0] sext_ln589_62_fu_1412_p0;
wire  signed [31:0] pl_5_fu_1425_p3;
wire   [3:0] sub_ln656_2_fu_1443_p2;
wire   [11:0] sub_ln656_2cast_fu_1448_p1;
wire   [11:0] wd3_21_fu_1452_p2;
wire  signed [31:0] sext_ln516_4_fu_1478_p0;
wire  signed [31:0] sext_ln517_3_fu_1483_p0;
wire  signed [31:0] sext_ln589_49_fu_1488_p0;
wire  signed [15:0] sext_ln589_50_fu_1493_p0;
wire  signed [31:0] sext_ln589_52_fu_1498_p0;
wire  signed [15:0] sext_ln589_53_fu_1503_p0;
wire   [3:0] sub_ln656_fu_1508_p2;
wire   [11:0] sub_ln656cast_fu_1513_p1;
wire   [11:0] wd3_fu_1517_p2;
wire  signed [31:0] sext_ln589_64_fu_1541_p0;
wire  signed [13:0] sext_ln589_65_fu_1546_p0;
wire  signed [31:0] sext_ln589_67_fu_1551_p0;
wire  signed [13:0] sext_ln589_68_fu_1556_p0;
wire   [39:0] shl_ln672_15_fu_1561_p3;
wire  signed [39:0] sext_ln587_10_fu_1537_p1;
wire   [39:0] sub_ln672_17_fu_1569_p2;
wire  signed [63:0] sext_ln679_19_fu_1586_p1;
wire   [0:0] tmp_37_fu_1589_p3;
wire   [31:0] select_ln666_17_fu_1597_p3;
wire  signed [31:0] sext_ln517_5_fu_1620_p0;
wire  signed [32:0] accumc_load_10_cast_fu_1640_p1;
wire  signed [32:0] sext_ln517_fu_1612_p1;
wire   [46:0] pl_4_fu_1655_p2;
wire   [46:0] pl_6_fu_1689_p2;
wire   [39:0] shl_ln672_17_fu_1703_p3;
wire  signed [39:0] sext_ln589_57_fu_1672_p1;
wire   [39:0] sub_ln672_19_fu_1710_p2;
wire   [39:0] shl_ln672_18_fu_1727_p3;
wire  signed [39:0] sext_ln589_60_fu_1678_p1;
wire   [39:0] sub_ln672_20_fu_1734_p2;
wire  signed [13:0] mul_ln679_18_fu_1751_p0;
wire   [27:0] mul_ln679_18_fu_1751_p2;
wire  signed [63:0] sext_ln679_20_fu_1756_p1;
wire   [0:0] tmp_38_fu_1760_p3;
wire   [31:0] select_ln666_18_fu_1768_p3;
wire  signed [13:0] mul_ln679_19_fu_1781_p0;
wire   [27:0] mul_ln679_19_fu_1781_p2;
wire  signed [63:0] sext_ln679_21_fu_1786_p1;
wire   [0:0] tmp_39_fu_1790_p3;
wire   [31:0] select_ln666_19_fu_1798_p3;
wire  signed [13:0] mul_ln679_20_fu_1812_p0;
wire   [27:0] mul_ln679_20_fu_1812_p2;
wire  signed [63:0] sext_ln679_22_fu_1817_p1;
wire   [0:0] tmp_40_fu_1821_p3;
wire   [31:0] select_ln666_20_fu_1829_p3;
wire  signed [31:0] sext_ln517_7_fu_1847_p0;
wire  signed [31:0] sext_ln516_11_fu_1857_p0;
wire  signed [31:0] sext_ln516_12_fu_1862_p0;
wire  signed [41:0] sext_ln516_1_fu_1843_p1;
wire   [45:0] add_ln589_11_fu_1910_p2;
wire   [45:0] add_ln589_12_fu_1915_p2;
wire   [45:0] add_ln589_10_fu_1906_p2;
wire   [45:0] zl_4_fu_1920_p2;
wire   [31:0] trunc_ln_fu_1926_p4;
wire  signed [31:0] sext_ln425_1_fu_1945_p1;
wire   [39:0] shl_ln672_13_fu_1954_p3;
wire  signed [39:0] sext_ln589_48_fu_1894_p1;
wire   [39:0] sub_ln672_15_fu_1961_p2;
wire   [39:0] shl_ln672_14_fu_1978_p3;
wire  signed [39:0] sext_ln589_51_fu_1900_p1;
wire   [39:0] sub_ln672_16_fu_1985_p2;
wire  signed [15:0] mul_ln679_fu_2001_p0;
wire  signed [15:0] mul_ln679_12_fu_2007_p0;
wire  signed [15:0] mul_ln679_13_fu_2013_p0;
wire  signed [15:0] mul_ln679_14_fu_2019_p0;
wire  signed [15:0] mul_ln679_15_fu_2025_p0;
wire  signed [15:0] mul_ln679_16_fu_2031_p0;
wire   [45:0] add_ln589_16_fu_2054_p2;
wire   [45:0] add_ln589_17_fu_2059_p2;
wire   [45:0] add_ln589_15_fu_2050_p2;
wire   [45:0] zl_6_fu_2064_p2;
wire  signed [31:0] sext_ln472_1_fu_2080_p1;
wire   [31:0] trunc_ln591_2_fu_2070_p4;
wire   [39:0] shl_ln672_19_fu_2089_p3;
wire  signed [39:0] sext_ln589_63_fu_2037_p1;
wire   [39:0] sub_ln672_21_fu_2097_p2;
wire   [39:0] shl_ln672_20_fu_2114_p3;
wire  signed [39:0] sext_ln589_66_fu_2044_p1;
wire   [39:0] sub_ln672_22_fu_2121_p2;
wire  signed [13:0] mul_ln679_21_fu_2137_p0;
wire   [27:0] mul_ln679_21_fu_2137_p2;
wire  signed [63:0] sext_ln679_23_fu_2142_p1;
wire   [0:0] tmp_41_fu_2146_p3;
wire   [31:0] select_ln666_21_fu_2154_p3;
wire  signed [13:0] mul_ln679_22_fu_2168_p0;
wire  signed [31:0] sext_ln516_15_fu_2184_p0;
wire  signed [44:0] sext_ln517_4_fu_2177_p1;
wire  signed [45:0] sext_ln516_7_fu_2180_p1;
wire   [45:0] add_ln521_1_fu_2195_p2;
wire  signed [45:0] sext_ln516_5_fu_2173_p1;
wire  signed [31:0] sext_ln428_2_fu_2209_p1;
wire  signed [63:0] sext_ln679_fu_2217_p1;
wire   [0:0] tmp_28_fu_2220_p3;
wire   [31:0] select_ln666_fu_2228_p3;
wire  signed [63:0] sext_ln679_13_fu_2242_p1;
wire   [0:0] tmp_29_fu_2245_p3;
wire   [31:0] select_ln666_12_fu_2253_p3;
wire  signed [63:0] sext_ln679_14_fu_2267_p1;
wire   [0:0] tmp_30_fu_2270_p3;
wire   [31:0] select_ln666_13_fu_2278_p3;
wire  signed [63:0] sext_ln679_15_fu_2291_p1;
wire   [0:0] tmp_31_fu_2294_p3;
wire   [31:0] select_ln666_14_fu_2302_p3;
wire  signed [63:0] sext_ln679_16_fu_2315_p1;
wire   [0:0] tmp_32_fu_2318_p3;
wire   [31:0] select_ln666_15_fu_2326_p3;
wire  signed [63:0] sext_ln679_17_fu_2339_p1;
wire   [0:0] tmp_33_fu_2342_p3;
wire   [31:0] select_ln666_16_fu_2350_p3;
wire  signed [30:0] sext_ln428_1_fu_2206_p1;
wire  signed [63:0] sext_ln679_24_fu_2408_p1;
wire   [0:0] tmp_42_fu_2411_p3;
wire   [31:0] select_ln666_22_fu_2419_p3;
wire   [31:0] add_ln493_fu_2455_p2;
wire   [31:0] add_ln430_fu_2212_p2;
wire   [35:0] shl_ln16_fu_2492_p3;
wire   [33:0] shl_ln511_1_fu_2504_p3;
wire  signed [36:0] sext_ln511_fu_2500_p1;
wire  signed [36:0] sext_ln511_1_fu_2512_p1;
wire   [38:0] shl_ln18_fu_2530_p3;
wire  signed [44:0] sext_ln517_8_fu_2526_p1;
wire   [44:0] add_ln520_4_fu_2545_p2;
wire  signed [45:0] sext_ln520_4_fu_2551_p1;
wire  signed [32:0] sext_ln520_fu_2541_p1;
wire  signed [32:0] sext_ln516_fu_2522_p1;
wire  signed [41:0] sext_ln516_13_fu_2537_p1;
wire   [63:0] grp_fu_587_p2;
wire   [63:0] grp_fu_591_p2;
wire   [63:0] grp_fu_595_p2;
wire   [63:0] grp_fu_599_p2;
wire   [31:0] shl_ln17_fu_2607_p1;
wire   [37:0] shl_ln17_fu_2607_p3;
wire   [31:0] shl_ln516_1_fu_2619_p1;
wire   [35:0] shl_ln516_1_fu_2619_p3;
wire  signed [38:0] sext_ln516_2_fu_2615_p1;
wire  signed [38:0] sext_ln516_3_fu_2627_p1;
wire   [31:0] shl_ln516_2_fu_2637_p1;
wire   [38:0] shl_ln516_2_fu_2637_p3;
wire   [38:0] sub_ln516_fu_2631_p2;
wire  signed [38:0] sext_ln406_fu_2604_p1;
wire   [38:0] add_ln520_fu_2652_p2;
wire  signed [44:0] sext_ln517_2_fu_2645_p1;
wire   [44:0] add_ln520_2_fu_2662_p2;
wire  signed [44:0] sext_ln520_2_fu_2658_p1;
wire   [44:0] add_ln520_3_fu_2667_p2;
wire  signed [40:0] sext_ln520_1_fu_2649_p1;
wire   [40:0] add_ln520_6_fu_2677_p2;
wire  signed [41:0] sext_ln520_5_fu_2683_p1;
wire   [41:0] add_ln520_7_fu_2687_p2;
wire  signed [45:0] sext_ln520_6_fu_2692_p1;
wire   [45:0] add_ln520_8_fu_2696_p2;
wire  signed [45:0] sext_ln520_3_fu_2673_p1;
wire   [45:0] xa1_1_fu_2701_p2;
wire   [17:0] wd2_fu_2730_p3;
wire  signed [18:0] sext_ln702_fu_2737_p1;
wire   [10:0] tmp_s_fu_2747_p4;
wire   [18:0] sub_ln706_fu_2741_p2;
wire  signed [11:0] sext_ln707_fu_2756_p1;
wire   [11:0] tmp_1_fu_2760_p4;
wire   [11:0] select_ln705_fu_2770_p3;
wire   [21:0] shl_ln13_fu_2781_p3;
wire  signed [22:0] sext_ln716_fu_2788_p1;
wire  signed [22:0] sext_ln604_fu_2727_p1;
wire   [22:0] sub_ln716_fu_2792_p2;
wire   [15:0] trunc_ln15_fu_2798_p4;
wire  signed [16:0] sext_ln716_4_fu_2808_p1;
wire   [16:0] select_ln716_fu_2812_p3;
wire   [16:0] add_ln716_fu_2819_p2;
wire  signed [16:0] sext_ln708_4_fu_2777_p1;
wire   [17:0] wd2_2_fu_2840_p3;
wire  signed [18:0] sext_ln702_2_fu_2847_p1;
wire   [10:0] tmp_2_fu_2857_p4;
wire   [18:0] sub_ln706_2_fu_2851_p2;
wire  signed [11:0] sext_ln707_2_fu_2866_p1;
wire   [11:0] tmp_5_fu_2870_p4;
wire   [11:0] select_ln705_2_fu_2880_p3;
wire   [21:0] shl_ln716_2_fu_2891_p3;
wire  signed [22:0] sext_ln716_5_fu_2898_p1;
wire  signed [22:0] sext_ln604_5_fu_2837_p1;
wire   [22:0] sub_ln716_2_fu_2902_p2;
wire   [15:0] trunc_ln716_2_fu_2908_p4;
wire  signed [16:0] sext_ln716_6_fu_2918_p1;
wire   [16:0] select_ln716_2_fu_2922_p3;
wire   [16:0] add_ln716_5_fu_2929_p2;
wire  signed [16:0] sext_ln708_5_fu_2887_p1;
wire   [31:0] shl_ln19_fu_2947_p1;
wire   [35:0] shl_ln19_fu_2947_p3;
wire   [31:0] shl_ln521_1_fu_2959_p1;
wire   [33:0] shl_ln521_1_fu_2959_p3;
wire  signed [36:0] sext_ln521_fu_2955_p1;
wire  signed [36:0] sext_ln521_1_fu_2967_p1;
wire   [16:0] apl2_6_fu_2980_p3;
wire   [0:0] icmp_ln721_fu_2990_p2;
wire   [14:0] trunc_ln703_fu_2986_p1;
wire   [23:0] shl_ln14_fu_3010_p3;
wire  signed [24:0] sext_ln734_fu_3017_p1;
wire  signed [24:0] sext_ln602_fu_2977_p1;
wire   [24:0] sub_ln734_fu_3021_p2;
wire   [16:0] trunc_ln16_fu_3027_p4;
wire   [17:0] select_ln735_fu_3041_p3;
wire  signed [17:0] sext_ln735_fu_3037_p1;
wire   [16:0] apl2_9_fu_3063_p3;
wire   [0:0] icmp_ln721_2_fu_3073_p2;
wire   [14:0] trunc_ln703_2_fu_3069_p1;
wire   [23:0] shl_ln734_2_fu_3093_p3;
wire  signed [24:0] sext_ln734_2_fu_3100_p1;
wire  signed [24:0] sext_ln602_2_fu_3060_p1;
wire   [24:0] sub_ln734_2_fu_3104_p2;
wire   [16:0] trunc_ln734_2_fu_3110_p4;
wire   [17:0] select_ln735_2_fu_3124_p3;
wire  signed [17:0] sext_ln735_2_fu_3120_p1;
wire   [37:0] shl_ln517_1_fu_3143_p3;
wire   [35:0] shl_ln517_2_fu_3154_p3;
wire  signed [38:0] sext_ln517_10_fu_3150_p1;
wire  signed [38:0] sext_ln517_11_fu_3161_p1;
wire   [38:0] sub_ln517_fu_3165_p2;
wire  signed [44:0] sext_ln521_4_fu_3178_p1;
wire  signed [38:0] sub_ln521_cast_fu_3175_p1;
wire   [38:0] add_ln521_6_fu_3187_p2;
wire  signed [39:0] sext_ln521_5_fu_3192_p1;
wire  signed [39:0] sext_ln516_14_fu_3171_p1;
wire   [39:0] add_ln521_7_fu_3196_p2;
wire  signed [44:0] sext_ln521_6_fu_3202_p1;
wire   [44:0] add_ln521_5_fu_3181_p2;
wire   [17:0] zext_ln733_fu_3212_p1;
wire   [0:0] icmp_ln745_fu_3218_p2;
wire   [17:0] apl1_8_fu_3223_p3;
wire   [15:0] zext_ln733_4_fu_3215_p1;
wire  signed [15:0] apl1_9_fu_3234_p2;
wire  signed [17:0] sext_ln747_fu_3240_p1;
wire   [0:0] icmp_ln747_fu_3244_p2;
wire   [15:0] trunc_ln733_fu_3230_p1;
wire   [17:0] zext_ln733_5_fu_3264_p1;
wire   [0:0] icmp_ln745_2_fu_3270_p2;
wire   [17:0] apl1_12_fu_3275_p3;
wire   [15:0] zext_ln733_6_fu_3267_p1;
wire  signed [15:0] apl1_13_fu_3286_p2;
wire  signed [17:0] sext_ln747_2_fu_3292_p1;
wire   [0:0] icmp_ln747_2_fu_3296_p2;
wire   [15:0] trunc_ln733_2_fu_3282_p1;
wire  signed [45:0] sext_ln521_3_fu_3316_p1;
wire  signed [45:0] sext_ln521_7_fu_3324_p1;
wire   [45:0] add_ln521_3_fu_3319_p2;
wire   [45:0] xa2_fu_3327_p2;
reg   [8:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_enable_pp0;
wire   [30:0] mul_ln425_fu_921_p10;
wire   [28:0] mul_ln472_fu_775_p10;
reg    ap_condition_2565;
reg    ap_condition_2569;
reg    ap_condition_2573;
reg    ap_condition_2577;
reg    ap_condition_2581;
reg    ap_condition_2585;
reg    ap_condition_2589;
reg    ap_condition_2593;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

adpcm_main_encode_qq4_code4_table_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
qq4_code4_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(qq4_code4_table_address0),
    .ce0(qq4_code4_table_ce0),
    .q0(qq4_code4_table_q0)
);

adpcm_main_decode_qq6_code6_table_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
qq6_code6_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(qq6_code6_table_address0),
    .ce0(qq6_code6_table_ce0),
    .q0(qq6_code6_table_q0)
);

adpcm_main_encode_wl_code_table_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
wl_code_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wl_code_table_address0),
    .ce0(wl_code_table_ce0),
    .q0(wl_code_table_q0)
);

adpcm_main_encode_ilb_table_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
ilb_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ilb_table_address0),
    .ce0(ilb_table_ce0),
    .q0(ilb_table_q0)
);

adpcm_main_mul_14s_32s_46_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_14s_32s_46_2_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_555_p0),
    .din1(grp_fu_555_p1),
    .ce(1'b1),
    .dout(grp_fu_555_p2)
);

adpcm_main_mul_14s_32s_46_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_14s_32s_46_2_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_559_p0),
    .din1(grp_fu_559_p1),
    .ce(1'b1),
    .dout(grp_fu_559_p2)
);

adpcm_main_mul_15s_32s_47_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_15s_32s_47_2_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dec_al2_i),
    .din1(pl2_fu_891_p3),
    .ce(1'b1),
    .dout(grp_fu_563_p2)
);

adpcm_main_mul_15s_32s_47_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_15s_32s_47_2_1_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dec_ah2_i),
    .din1(pl2_2_fu_1071_p3),
    .ce(1'b1),
    .dout(grp_fu_567_p2)
);

adpcm_main_mul_16s_32s_46_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_16s_32s_46_2_1_U159(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_571_p0),
    .din1(grp_fu_571_p1),
    .ce(1'b1),
    .dout(grp_fu_571_p2)
);

adpcm_main_mul_16s_32s_46_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_16s_32s_46_2_1_U160(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_575_p0),
    .din1(grp_fu_575_p1),
    .ce(1'b1),
    .dout(grp_fu_575_p2)
);

adpcm_main_mul_16s_32s_47_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_16s_32s_47_2_1_U161(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dec_al1_i),
    .din1(pl_fu_1235_p3),
    .ce(1'b1),
    .dout(grp_fu_579_p2)
);

adpcm_main_mul_16s_32s_47_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_16s_32s_47_2_1_U162(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dec_ah1_i),
    .din1(pl_5_fu_1425_p3),
    .ce(1'b1),
    .dout(grp_fu_583_p2)
);

adpcm_main_mul_32s_32s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_2_1_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dec_plt1_i),
    .din1(grp_fu_587_p1),
    .ce(1'b1),
    .dout(grp_fu_587_p2)
);

adpcm_main_mul_32s_32s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_2_1_U164(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dec_plt2_i),
    .din1(grp_fu_591_p1),
    .ce(1'b1),
    .dout(grp_fu_591_p2)
);

adpcm_main_mul_32s_32s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_2_1_U165(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dec_ph1_i),
    .din1(grp_fu_595_p1),
    .ce(1'b1),
    .dout(grp_fu_595_p2)
);

adpcm_main_mul_32s_32s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_2_1_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dec_ph2_i),
    .din1(grp_fu_599_p1),
    .ce(1'b1),
    .dout(grp_fu_599_p2)
);

adpcm_main_mul_32s_9ns_41_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 41 ))
mul_32s_9ns_41_2_1_U167(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_603_p0),
    .din1(grp_fu_603_p1),
    .ce(1'b1),
    .dout(grp_fu_603_p2)
);

adpcm_main_mul_32s_12ns_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 44 ))
mul_32s_12ns_44_2_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_608_p0),
    .din1(grp_fu_608_p1),
    .ce(1'b1),
    .dout(grp_fu_608_p2)
);

adpcm_main_mul_32s_13ns_45_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
mul_32s_13ns_45_2_1_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_613_p0),
    .din1(grp_fu_613_p1),
    .ce(1'b1),
    .dout(grp_fu_613_p2)
);

adpcm_main_mul_32s_15ns_46_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
mul_32s_15ns_46_2_1_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(accumd_q0),
    .din1(grp_fu_618_p1),
    .ce(1'b1),
    .dout(grp_fu_618_p2)
);

adpcm_main_mul_32s_15ns_46_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
mul_32s_15ns_46_2_1_U171(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(accumc_q0),
    .din1(grp_fu_623_p1),
    .ce(1'b1),
    .dout(grp_fu_623_p2)
);

adpcm_main_mul_32s_11s_42_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 42 ))
mul_32s_11s_42_2_1_U172(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_628_p0),
    .din1(grp_fu_628_p1),
    .ce(1'b1),
    .dout(grp_fu_628_p2)
);

adpcm_main_mul_32s_11s_42_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 42 ))
mul_32s_11s_42_2_1_U173(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(accumc_q0),
    .din1(grp_fu_634_p1),
    .ce(1'b1),
    .dout(grp_fu_634_p2)
);

adpcm_main_mul_32s_11s_43_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 43 ))
mul_32s_11s_43_2_1_U174(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(accumc_load_3_reg_3722),
    .din1(grp_fu_639_p1),
    .ce(1'b1),
    .dout(grp_fu_639_p2)
);

adpcm_main_mul_32s_13s_45_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
mul_32s_13s_45_2_1_U175(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_644_p0),
    .din1(grp_fu_644_p1),
    .ce(1'b1),
    .dout(grp_fu_644_p2)
);

adpcm_main_mul_33s_7s_39_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 39 ))
mul_33s_7s_39_2_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp35_reg_4165),
    .din1(grp_fu_649_p1),
    .ce(1'b1),
    .dout(grp_fu_649_p2)
);

adpcm_main_mul_33s_7s_40_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 40 ))
mul_33s_7s_40_2_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_reg_3866),
    .din1(grp_fu_654_p1),
    .ce(1'b1),
    .dout(grp_fu_654_p2)
);

adpcm_main_mux_4_2_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 14 ))
mux_4_2_14_1_1_U178(
    .din0(14'd8976),
    .din1(14'd14768),
    .din2(14'd7408),
    .din3(14'd1616),
    .din4(tmp_3_fu_757_p5),
    .dout(tmp_3_fu_757_p6)
);

adpcm_main_mul_14s_15ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_14s_15ns_29_1_1_U179(
    .din0(tmp_3_fu_757_p6),
    .din1(mul_ln472_fu_775_p1),
    .dout(mul_ln472_fu_775_p2)
);

adpcm_main_mux_4_2_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 11 ))
mux_4_2_11_1_1_U180(
    .din0(11'd798),
    .din1(11'd1834),
    .din2(11'd798),
    .din3(11'd1834),
    .din4(tmp_4_fu_831_p5),
    .dout(tmp_4_fu_831_p6)
);

adpcm_main_mul_16s_15ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_1_U181(
    .din0(qq4_code4_table_q0),
    .din1(mul_ln425_fu_921_p1),
    .dout(mul_ln425_fu_921_p2)
);

adpcm_main_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U182(
    .din0(trunc_ln472_1_reg_3364),
    .din1(dec_del_dhx_q1),
    .dout(mul_ln679_17_fu_1188_p2)
);

adpcm_main_mul_16s_15ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_1_U183(
    .din0(qq6_code6_table_load_reg_3438),
    .din1(mul_ln428_fu_1256_p1),
    .dout(mul_ln428_fu_1256_p2)
);

adpcm_main_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U184(
    .din0(mul_ln679_18_fu_1751_p0),
    .din1(dec_del_dhx_load_1_reg_3481),
    .dout(mul_ln679_18_fu_1751_p2)
);

adpcm_main_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U185(
    .din0(mul_ln679_19_fu_1781_p0),
    .din1(dec_del_dhx_load_2_reg_3652),
    .dout(mul_ln679_19_fu_1781_p2)
);

adpcm_main_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U186(
    .din0(mul_ln679_20_fu_1812_p0),
    .din1(dec_del_dhx_load_3_reg_3674),
    .dout(mul_ln679_20_fu_1812_p2)
);

adpcm_main_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U187(
    .din0(mul_ln679_fu_2001_p0),
    .din1(dec_del_dltx_load_reg_3383),
    .dout(mul_ln679_fu_2001_p2)
);

adpcm_main_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U188(
    .din0(mul_ln679_12_fu_2007_p0),
    .din1(dec_del_dltx_load_1_reg_3399),
    .dout(mul_ln679_12_fu_2007_p2)
);

adpcm_main_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U189(
    .din0(mul_ln679_13_fu_2013_p0),
    .din1(dec_del_dltx_load_2_reg_3556),
    .dout(mul_ln679_13_fu_2013_p2)
);

adpcm_main_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U190(
    .din0(mul_ln679_14_fu_2019_p0),
    .din1(dec_del_dltx_load_3_reg_3572),
    .dout(mul_ln679_14_fu_2019_p2)
);

adpcm_main_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U191(
    .din0(mul_ln679_15_fu_2025_p0),
    .din1(dec_del_dltx_load_4_reg_3749),
    .dout(mul_ln679_15_fu_2025_p2)
);

adpcm_main_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U192(
    .din0(mul_ln679_16_fu_2031_p0),
    .din1(dec_del_dltx_load_5_reg_3770),
    .dout(mul_ln679_16_fu_2031_p2)
);

adpcm_main_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U193(
    .din0(mul_ln679_21_fu_2137_p0),
    .din1(dec_del_dhx_load_4_reg_3800),
    .dout(mul_ln679_21_fu_2137_p2)
);

adpcm_main_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U194(
    .din0(mul_ln679_22_fu_2168_p0),
    .din1(dec_del_dhx_load_5_reg_3821),
    .dout(mul_ln679_22_fu_2168_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2569)) begin
            ap_phi_reg_pp0_iter0_storemerge28_reg_545 <= {{sub_ln672_22_fu_2121_p2[39:8]}};
        end else if ((1'b1 == ap_condition_2565)) begin
            ap_phi_reg_pp0_iter0_storemerge28_reg_545 <= add_ln684_22_fu_2427_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2577)) begin
            ap_phi_reg_pp0_iter0_storemerge_reg_534 <= {{sub_ln672_16_fu_1985_p2[39:8]}};
        end else if ((1'b1 == ap_condition_2573)) begin
            ap_phi_reg_pp0_iter0_storemerge_reg_534 <= add_ln684_16_fu_2358_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        reg_663 <= accumc_q0;
    end else if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_663 <= accumc_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            reg_670 <= accumd_q1;
        end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            reg_670 <= accumd_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        reg_693 <= accumc_q1;
    end else if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_693 <= accumc_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        accumc_load_3_reg_3722 <= accumc_q1;
        accumd_load_1_reg_3707 <= accumd_q0;
        dec_del_bph_load_2_reg_3641 <= dec_del_bph_q1;
        dec_del_bph_load_3_reg_3663 <= dec_del_bph_q0;
        dec_del_dhx_load_2_reg_3652 <= dec_del_dhx_q0;
        dec_del_dhx_load_3_reg_3674 <= dec_del_dhx_q1;
        dec_del_dltx_load_2_reg_3556 <= dec_del_dltx_q0;
        dec_del_dltx_load_3_reg_3572 <= dec_del_dltx_q1;
        mul_ln589_14_reg_3636 <= grp_fu_559_p2;
        mul_ln589_reg_3546 <= grp_fu_575_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accumd_load_3_reg_3841 <= accumd_q1;
        dec_del_bph_load_5_reg_3810 <= dec_del_bph_q0;
        dec_del_bpl_load_4_reg_3738 <= dec_del_bpl_q1;
        dec_del_bpl_load_5_reg_3759 <= dec_del_bpl_q0;
        dec_del_dhx_load_4_reg_3800 <= dec_del_dhx_q1;
        dec_del_dhx_load_5_reg_3821 <= dec_del_dhx_q0;
        dec_del_dltx_load_4_reg_3749 <= dec_del_dltx_q1;
        dec_del_dltx_load_5_reg_3770 <= dec_del_dltx_q0;
        mul_ln589_10_reg_3728 <= grp_fu_571_p2;
        mul_ln589_11_reg_3733 <= grp_fu_575_p2;
        mul_ln589_15_reg_3785 <= grp_fu_555_p2;
        mul_ln589_16_reg_3790 <= grp_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        accumd_load_5_reg_3931 <= accumd_q0;
        mul_ln589_13_reg_3871 <= grp_fu_575_p2;
        mul_ln589_18_reg_3886 <= grp_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        accumd_load_7_reg_4051 <= accumd_q1;
        accumd_load_8_reg_4062 <= accumd_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln422_reg_3971 <= add_ln422_fu_1936_p2;
        add_ln440_reg_3981 <= add_ln440_fu_1948_p2;
        add_ln481_reg_4028 <= add_ln481_fu_2083_p2;
        add_ln520_1_reg_4078 <= add_ln520_1_fu_2189_p2;
        add_ln521_2_reg_4083 <= add_ln521_2_fu_2200_p2;
        add_ln684_21_reg_4041 <= add_ln684_21_fu_2162_p2;
        mul_ln517_5_reg_4057 <= grp_fu_634_p2;
        mul_ln679_12_reg_4003 <= mul_ln679_12_fu_2007_p2;
        mul_ln679_13_reg_4008 <= mul_ln679_13_fu_2013_p2;
        mul_ln679_14_reg_4013 <= mul_ln679_14_fu_2019_p2;
        mul_ln679_15_reg_4018 <= mul_ln679_15_fu_2025_p2;
        mul_ln679_16_reg_4023 <= mul_ln679_16_fu_2031_p2;
        mul_ln679_22_reg_4046 <= mul_ln679_22_fu_2168_p2;
        mul_ln679_reg_3998 <= mul_ln679_fu_2001_p2;
        tmp34_reg_4073 <= grp_fu_654_p2;
        trunc_ln425_reg_3976 <= trunc_ln425_fu_1941_p1;
        wd3_17_reg_3987 <= {{sub_ln672_15_fu_1961_p2[39:8]}};
        wd3_18_reg_3992 <= {{sub_ln672_16_fu_1985_p2[39:8]}};
        wd3_26_reg_4035 <= {{sub_ln672_22_fu_2121_p2[39:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln505_reg_4150 <= add_ln505_fu_2486_p2;
        add_ln520_5_reg_4160 <= add_ln520_5_fu_2555_p2;
        add_ln521_4_reg_4170 <= add_ln521_4_fu_2566_p2;
        add_ln684_13_reg_4088 <= add_ln684_13_fu_2286_p2;
        add_ln684_14_reg_4093 <= add_ln684_14_fu_2310_p2;
        add_ln684_15_reg_4098 <= add_ln684_15_fu_2334_p2;
        sub_ln504_reg_4145 <= sub_ln504_fu_2480_p2;
        tmp35_reg_4165 <= tmp35_fu_2560_p2;
        xa1_reg_4155[36 : 2] <= xa1_fu_2516_p2[36 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln521_8_reg_4256 <= add_ln521_8_fu_3206_p2;
        add_ln760_reg_3372 <= add_ln760_fu_849_p2;
        apl1_11_reg_4244 <= apl1_11_fu_3131_p2;
        apl1_reg_4232 <= apl1_fu_3048_p2;
        trunc_ln472_1_reg_3364 <= {{mul_ln472_fu_775_p2[28:15]}};
        wd3_20_reg_4238 <= wd3_20_fu_3054_p2;
        wd3_28_reg_4250 <= wd3_28_fu_3137_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln521_reg_3966 <= add_ln521_fu_1876_p2;
        add_ln589_14_reg_3891 <= add_ln589_14_fu_1684_p2;
        add_ln589_reg_3876 <= add_ln589_fu_1650_p2;
        add_ln684_18_reg_3901 <= add_ln684_18_fu_1776_p2;
        add_ln684_19_reg_3906 <= add_ln684_19_fu_1806_p2;
        add_ln684_20_reg_3911 <= add_ln684_20_fu_1837_p2;
        mul_ln516_5_reg_3921 <= grp_fu_618_p2;
        mul_ln516_reg_3916 <= grp_fu_639_p2;
        mul_ln517_3_reg_3926 <= grp_fu_623_p2;
        trunc_ln11_reg_3881 <= {{pl_4_fu_1655_p2[46:15]}};
        trunc_ln605_2_reg_3896 <= {{pl_6_fu_1689_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln640_reg_3443 <= add_ln640_fu_981_p2;
        dec_ah2_load_reg_3491 <= dec_ah2_i;
        dec_al2_load_reg_3409 <= dec_al2_i;
        icmp_ln668_2_reg_3517 <= icmp_ln668_2_fu_1156_p2;
        mul_ln679_17_reg_3536 <= mul_ln679_17_fu_1188_p2;
        qq6_code6_table_load_reg_3438 <= qq6_code6_table_q0;
        sext_ln679_18_reg_3527 <= sext_ln679_18_fu_1185_p1;
        trunc_ln425_2_reg_3430 <= {{mul_ln425_fu_921_p2[30:15]}};
        trunc_ln653_2_reg_3507 <= {{select_ln763_fu_1117_p3[14:11]}};
        wd3_14_reg_3455 <= {{sub_ln672_12_fu_1019_p2[39:8]}};
        wd3_19_reg_3449 <= {{sub_ln672_fu_995_p2[39:8]}};
        wd3_22_reg_3521 <= {{sub_ln672_18_fu_1169_p2[39:8]}};
        zext_ln425_1_reg_3425[14 : 0] <= zext_ln425_1_fu_913_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        apl2_8_reg_4212 <= apl2_8_fu_2935_p2;
        apl2_reg_4202 <= apl2_fu_2825_p2;
        icmp_ln719_2_reg_4217 <= icmp_ln719_2_fu_2941_p2;
        icmp_ln719_reg_4207 <= icmp_ln719_fu_2831_p2;
        mul_ln521_reg_4227 <= grp_fu_649_p2;
        sub_ln521_reg_4222[36 : 2] <= sub_ln521_fu_2971_p2[36 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_ah1_load_reg_3684 <= dec_ah1_i;
        dec_al1_load_reg_3582 <= dec_al1_i;
        icmp_ln668_reg_3620 <= icmp_ln668_fu_1338_p2;
        mul_ln604_2_reg_3702 <= grp_fu_567_p2;
        mul_ln604_reg_3600 <= grp_fu_563_p2;
        trunc_ln12_reg_3605 <= {{mul_ln428_fu_1256_p2[30:15]}};
        trunc_ln14_reg_3610 <= {{select_ln643_fu_1299_p3[14:11]}};
        wd3_15_reg_3624 <= {{sub_ln672_13_fu_1351_p2[39:8]}};
        wd3_16_reg_3630 <= {{sub_ln672_14_fu_1375_p2[39:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_del_dhx_load_1_reg_3481 <= dec_del_dhx_q0;
        dec_del_dhx_load_reg_3466 <= dec_del_dhx_q1;
        dec_del_dltx_load_1_reg_3399 <= dec_del_dltx_q0;
        dec_del_dltx_load_reg_3383 <= dec_del_dltx_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_ln600_2_reg_3831 <= grp_fu_583_p2;
        mul_ln600_reg_3780 <= grp_fu_579_p2;
        tmp_reg_3866 <= tmp_fu_1644_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_659 <= dec_del_bph_q1;
        reg_676 <= accumc_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_681 <= grp_fu_571_p2;
        reg_685 <= grp_fu_555_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_689 <= grp_fu_603_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_698 <= grp_fu_628_p2;
        reg_702 <= grp_fu_608_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_706 <= grp_fu_644_p2;
        reg_710 <= grp_fu_613_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        storemerge_reg_534 <= ap_phi_reg_pp0_iter0_storemerge_reg_534;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_34_reg_4175 <= grp_fu_587_p2[32'd63];
        tmp_35_reg_4181 <= grp_fu_591_p2[32'd63];
        tmp_43_reg_4186 <= grp_fu_595_p2[32'd63];
        tmp_44_reg_4192 <= grp_fu_599_p2[32'd63];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        accumc_address0 = 4'd2;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        accumc_address0 = 4'd1;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        accumc_address0 = 4'd8;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        accumc_address0 = 4'd5;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accumc_address0 = 4'd4;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        accumc_address0 = 4'd10;
    end else begin
        accumc_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        accumc_address1 = 4'd10;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        accumc_address1 = 4'd9;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accumc_address1 = 4'd7;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accumc_address1 = 4'd6;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accumc_address1 = 4'd3;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accumc_address1 = 4'd0;
    end else begin
        accumc_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accumc_ce0 = 1'b1;
    end else begin
        accumc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accumc_ce1 = 1'b1;
    end else begin
        accumc_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        accumc_d0 = accumc_load_3_reg_3722;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        accumc_d0 = reg_663;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accumc_d0 = accumc_q0;
    end else begin
        accumc_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        accumc_d1 = sub_ln504_reg_4145;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        accumc_d1 = reg_663;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        accumc_d1 = reg_676;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        accumc_d1 = accumc_q0;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        accumc_d1 = accumc_q1;
    end else begin
        accumc_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        accumc_we0 = 1'b1;
    end else begin
        accumc_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        accumc_we1 = 1'b1;
    end else begin
        accumc_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        accumd_address0 = 4'd0;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        accumd_address0 = 4'd2;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        accumd_address0 = 4'd6;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        accumd_address0 = 4'd8;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accumd_address0 = 4'd5;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        accumd_address0 = 4'd4;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        accumd_address0 = 4'd1;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accumd_address0 = 4'd9;
    end else begin
        accumd_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            accumd_address1 = 4'd4;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            accumd_address1 = 4'd8;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            accumd_address1 = 4'd10;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            accumd_address1 = 4'd7;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            accumd_address1 = 4'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            accumd_address1 = 4'd3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            accumd_address1 = 4'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            accumd_address1 = 4'd0;
        end else begin
            accumd_address1 = 'bx;
        end
    end else begin
        accumd_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accumd_ce0 = 1'b1;
    end else begin
        accumd_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accumd_ce1 = 1'b1;
    end else begin
        accumd_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        accumd_d0 = add_ln505_reg_4150;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        accumd_d0 = accumd_load_1_reg_3707;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        accumd_d0 = accumd_load_5_reg_3931;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        accumd_d0 = accumd_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        accumd_d0 = accumd_q1;
    end else begin
        accumd_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        accumd_d1 = accumd_load_3_reg_3841;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        accumd_d1 = accumd_load_7_reg_4051;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        accumd_d1 = reg_670;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accumd_d1 = accumd_q1;
    end else begin
        accumd_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accumd_we0 = 1'b1;
    end else begin
        accumd_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        accumd_we1 = 1'b1;
    end else begin
        accumd_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_ah1_o = apl1_14_fu_3302_p3;
    end else begin
        dec_ah1_o = dec_ah1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_ah1_o_ap_vld = 1'b1;
    end else begin
        dec_ah1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dec_ah2_o = apl2_10_fu_3079_p3;
    end else begin
        dec_ah2_o = dec_ah2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dec_ah2_o_ap_vld = 1'b1;
    end else begin
        dec_ah2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_al1_o = apl1_10_fu_3250_p3;
    end else begin
        dec_al1_o = dec_al1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_al1_o_ap_vld = 1'b1;
    end else begin
        dec_al1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dec_al2_o = apl2_7_fu_2996_p3;
    end else begin
        dec_al2_o = dec_al2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dec_al2_o_ap_vld = 1'b1;
    end else begin
        dec_al2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_del_bph_address0 = 3'd4;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        dec_del_bph_address0 = 3'd2;
    end else if (((1'b0 == ap_block_pp0_stage3) & (icmp_ln668_2_reg_3517 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dec_del_bph_address0 = 3'd0;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        dec_del_bph_address0 = 3'd5;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_del_bph_address0 = 3'd3;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln668_2_reg_3517 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dec_del_bph_address0 = 3'd1;
    end else begin
        dec_del_bph_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        dec_del_bph_address1 = 3'd3;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (icmp_ln668_2_reg_3517 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        dec_del_bph_address1 = 3'd4;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (icmp_ln668_2_reg_3517 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_bph_address1 = 3'd2;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dec_del_bph_address1 = 3'd0;
    end else begin
        dec_del_bph_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln668_2_reg_3517 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln668_2_reg_3517 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == 
    ap_CS_fsm_pp0_stage1)))) begin
        dec_del_bph_ce0 = 1'b1;
    end else begin
        dec_del_bph_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln668_2_reg_3517 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln668_2_reg_3517 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_bph_ce1 = 1'b1;
    end else begin
        dec_del_bph_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            dec_del_bph_d0 = ap_phi_reg_pp0_iter0_storemerge28_reg_545;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            dec_del_bph_d0 = add_ln684_21_reg_4041;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            dec_del_bph_d0 = add_ln684_18_reg_3901;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            dec_del_bph_d0 = {{sub_ln672_19_fu_1710_p2[39:8]}};
        end else if ((1'b1 == ap_condition_2585)) begin
            dec_del_bph_d0 = wd3_22_reg_3521;
        end else if ((1'b1 == ap_condition_2581)) begin
            dec_del_bph_d0 = add_ln684_17_fu_1605_p2;
        end else begin
            dec_del_bph_d0 = 'bx;
        end
    end else begin
        dec_del_bph_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            dec_del_bph_d1 = add_ln684_20_reg_3911;
        end else if ((1'b1 == ap_condition_2593)) begin
            dec_del_bph_d1 = {{sub_ln672_21_fu_2097_p2[39:8]}};
        end else if ((1'b1 == ap_condition_2589)) begin
            dec_del_bph_d1 = add_ln684_19_reg_3906;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            dec_del_bph_d1 = {{sub_ln672_20_fu_1734_p2[39:8]}};
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            dec_del_bph_d1 = {{sub_ln672_17_fu_1569_p2[39:8]}};
        end else begin
            dec_del_bph_d1 = 'bx;
        end
    end else begin
        dec_del_bph_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln668_2_reg_3517 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln668_2_reg_3517 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln668_2_reg_3517 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln668_2_reg_3517 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln668_2_reg_3517 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        dec_del_bph_we0 = 1'b1;
    end else begin
        dec_del_bph_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln668_2_reg_3517 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln668_2_reg_3517 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln668_2_reg_3517 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln668_2_reg_3517 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln668_2_reg_3517 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        dec_del_bph_we1 = 1'b1;
    end else begin
        dec_del_bph_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        dec_del_bpl_address0 = 3'd2;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_del_bpl_address0 = 3'd0;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        dec_del_bpl_address0 = 3'd4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_del_bpl_address0 = 3'd5;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_bpl_address0 = 3'd3;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dec_del_bpl_address0 = 3'd1;
    end else begin
        dec_del_bpl_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        dec_del_bpl_address1 = 3'd5;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        dec_del_bpl_address1 = 3'd3;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_del_bpl_address1 = 3'd1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_del_bpl_address1 = 3'd4;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_bpl_address1 = 3'd2;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dec_del_bpl_address1 = 3'd0;
    end else begin
        dec_del_bpl_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_bpl_ce0 = 1'b1;
    end else begin
        dec_del_bpl_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_bpl_ce1 = 1'b1;
    end else begin
        dec_del_bpl_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            dec_del_bpl_d0 = add_ln684_15_reg_4098;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            dec_del_bpl_d0 = add_ln684_13_reg_4088;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            dec_del_bpl_d0 = add_ln684_fu_2236_p2;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            dec_del_bpl_d0 = {{sub_ln672_15_fu_1961_p2[39:8]}};
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            dec_del_bpl_d0 = wd3_16_reg_3630;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            dec_del_bpl_d0 = wd3_14_reg_3455;
        end else begin
            dec_del_bpl_d0 = 'bx;
        end
    end else begin
        dec_del_bpl_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            dec_del_bpl_d1 = storemerge_reg_534;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            dec_del_bpl_d1 = add_ln684_14_reg_4093;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            dec_del_bpl_d1 = add_ln684_12_fu_2261_p2;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            dec_del_bpl_d1 = wd3_15_reg_3624;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            dec_del_bpl_d1 = wd3_19_reg_3449;
        end else begin
            dec_del_bpl_d1 = 'bx;
        end
    end else begin
        dec_del_bpl_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln668_reg_3620 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln668_reg_3620 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln668_reg_3620 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln668_reg_3620 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln668_reg_3620 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln668_reg_3620 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        dec_del_bpl_we0 = 1'b1;
    end else begin
        dec_del_bpl_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln668_reg_3620 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln668_reg_3620 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln668_reg_3620 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln668_reg_3620 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        dec_del_bpl_we1 = 1'b1;
    end else begin
        dec_del_bpl_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            dec_del_dhx_address0 = 3'd0;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            dec_del_dhx_address0 = 3'd3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            dec_del_dhx_address0 = 3'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            dec_del_dhx_address0 = 3'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            dec_del_dhx_address0 = 3'd1;
        end else begin
            dec_del_dhx_address0 = 'bx;
        end
    end else begin
        dec_del_dhx_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            dec_del_dhx_address1 = 3'd1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            dec_del_dhx_address1 = 3'd5;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            dec_del_dhx_address1 = 3'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            dec_del_dhx_address1 = 3'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            dec_del_dhx_address1 = 3'd0;
        end else begin
            dec_del_dhx_address1 = 'bx;
        end
    end else begin
        dec_del_dhx_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_dhx_ce0 = 1'b1;
    end else begin
        dec_del_dhx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_dhx_ce1 = 1'b1;
    end else begin
        dec_del_dhx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            dec_del_dhx_d0 = trunc_ln472_1_reg_3364;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            dec_del_dhx_d0 = dec_del_dhx_load_2_reg_3652;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            dec_del_dhx_d0 = dec_del_dhx_q0;
        end else begin
            dec_del_dhx_d0 = 'bx;
        end
    end else begin
        dec_del_dhx_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        dec_del_dhx_d1 = dec_del_dhx_load_reg_3466;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        dec_del_dhx_d1 = dec_del_dhx_q1;
    end else begin
        dec_del_dhx_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_dhx_we0 = 1'b1;
    end else begin
        dec_del_dhx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        dec_del_dhx_we1 = 1'b1;
    end else begin
        dec_del_dhx_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            dec_del_dltx_address0 = 3'd0;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            dec_del_dltx_address0 = 3'd3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            dec_del_dltx_address0 = 3'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            dec_del_dltx_address0 = 3'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            dec_del_dltx_address0 = 3'd1;
        end else begin
            dec_del_dltx_address0 = 'bx;
        end
    end else begin
        dec_del_dltx_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            dec_del_dltx_address1 = 3'd1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            dec_del_dltx_address1 = 3'd5;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            dec_del_dltx_address1 = 3'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            dec_del_dltx_address1 = 3'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            dec_del_dltx_address1 = 3'd0;
        end else begin
            dec_del_dltx_address1 = 'bx;
        end
    end else begin
        dec_del_dltx_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_dltx_ce0 = 1'b1;
    end else begin
        dec_del_dltx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_dltx_ce1 = 1'b1;
    end else begin
        dec_del_dltx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            dec_del_dltx_d0 = trunc_ln425_2_reg_3430;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            dec_del_dltx_d0 = dec_del_dltx_load_2_reg_3556;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            dec_del_dltx_d0 = dec_del_dltx_q0;
        end else begin
            dec_del_dltx_d0 = 'bx;
        end
    end else begin
        dec_del_dltx_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        dec_del_dltx_d1 = dec_del_dltx_load_reg_3383;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        dec_del_dltx_d1 = dec_del_dltx_q1;
    end else begin
        dec_del_dltx_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_dltx_we0 = 1'b1;
    end else begin
        dec_del_dltx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        dec_del_dltx_we1 = 1'b1;
    end else begin
        dec_del_dltx_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_deth_o = shl_ln657_2_fu_1458_p3;
    end else begin
        dec_deth_o = dec_deth_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_deth_o_ap_vld = 1'b1;
    end else begin
        dec_deth_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dec_detl_o = shl_ln11_fu_1523_p3;
    end else begin
        dec_detl_o = dec_detl_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dec_detl_o_ap_vld = 1'b1;
    end else begin
        dec_detl_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_nbh_o = select_ln763_fu_1117_p3;
    end else begin
        dec_nbh_o = dec_nbh_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_nbh_o_ap_vld = 1'b1;
    end else begin
        dec_nbh_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_nbl_o = select_ln643_fu_1299_p3;
    end else begin
        dec_nbl_o = dec_nbl_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_nbl_o_ap_vld = 1'b1;
    end else begin
        dec_nbl_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_ph1_o = add_ln481_reg_4028;
    end else begin
        dec_ph1_o = dec_ph1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_ph1_o_ap_vld = 1'b1;
    end else begin
        dec_ph1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_ph2_o = dec_ph1_i;
    end else begin
        dec_ph2_o = dec_ph2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_ph2_o_ap_vld = 1'b1;
    end else begin
        dec_ph2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_plt1_o = add_ln440_reg_3981;
    end else begin
        dec_plt1_o = dec_plt1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_plt1_o_ap_vld = 1'b1;
    end else begin
        dec_plt1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_plt2_o = dec_plt1_i;
    end else begin
        dec_plt2_o = dec_plt2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_plt2_o_ap_vld = 1'b1;
    end else begin
        dec_plt2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_rh1_o = trunc_ln496_fu_2459_p1;
    end else begin
        dec_rh1_o = dec_rh1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_rh1_o_ap_vld = 1'b1;
    end else begin
        dec_rh1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_rh2_o = dec_rh1_i;
    end else begin
        dec_rh2_o = dec_rh2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_rh2_o_ap_vld = 1'b1;
    end else begin
        dec_rh2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_rlt1_o = add_ln452_fu_2386_p2;
    end else begin
        dec_rlt1_o = dec_rlt1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_rlt1_o_ap_vld = 1'b1;
    end else begin
        dec_rlt1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_rlt2_o = dec_rlt1_i;
    end else begin
        dec_rlt2_o = dec_rlt2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_rlt2_o_ap_vld = 1'b1;
    end else begin
        dec_rlt2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_555_p0 = sext_ln589_65_fu_1546_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_555_p0 = sext_ln589_59_fu_1402_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_555_p0 = sext_ln587_12_fu_1044_p1;
        end else begin
            grp_fu_555_p0 = 'bx;
        end
    end else begin
        grp_fu_555_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_555_p1 = sext_ln589_64_fu_1541_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_555_p1 = sext_ln589_58_fu_1397_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_555_p1 = sext_ln587_11_fu_1035_p1;
        end else begin
            grp_fu_555_p1 = 'bx;
        end
    end else begin
        grp_fu_555_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_559_p0 = sext_ln589_68_fu_1556_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_559_p0 = sext_ln589_62_fu_1412_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_559_p0 = sext_ln589_56_fu_1058_p1;
        end else begin
            grp_fu_559_p0 = 'bx;
        end
    end else begin
        grp_fu_559_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_559_p1 = sext_ln589_67_fu_1551_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_559_p1 = sext_ln589_61_fu_1407_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_559_p1 = sext_ln589_55_fu_1053_p1;
        end else begin
            grp_fu_559_p1 = 'bx;
        end
    end else begin
        grp_fu_559_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_571_p0 = sext_ln589_50_fu_1493_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_571_p0 = sext_ln589_44_fu_1208_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_571_p0 = sext_ln587_9_fu_864_p1;
        end else begin
            grp_fu_571_p0 = 'bx;
        end
    end else begin
        grp_fu_571_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_571_p1 = sext_ln589_49_fu_1488_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_571_p1 = sext_ln589_43_fu_1203_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_571_p1 = sext_ln587_8_fu_859_p1;
        end else begin
            grp_fu_571_p1 = 'bx;
        end
    end else begin
        grp_fu_571_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_575_p0 = sext_ln589_53_fu_1503_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_575_p0 = sext_ln589_47_fu_1222_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_575_p0 = sext_ln589_41_fu_878_p1;
        end else begin
            grp_fu_575_p0 = 'bx;
        end
    end else begin
        grp_fu_575_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_575_p1 = sext_ln589_52_fu_1498_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_575_p1 = sext_ln589_46_fu_1217_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_575_p1 = sext_ln589_40_fu_873_p1;
        end else begin
            grp_fu_575_p1 = 'bx;
        end
    end else begin
        grp_fu_575_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_603_p0 = sext_ln516_15_fu_2184_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_603_p0 = sext_ln517_1_fu_1194_p1;
        end else begin
            grp_fu_603_p0 = 'bx;
        end
    end else begin
        grp_fu_603_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_608_p0 = sext_ln516_12_fu_1862_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_608_p0 = sext_ln517_3_fu_1483_p1;
        end else begin
            grp_fu_608_p0 = 'bx;
        end
    end else begin
        grp_fu_608_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_613_p0 = sext_ln517_7_fu_1847_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_613_p0 = sext_ln516_8_fu_1625_p1;
        end else begin
            grp_fu_613_p0 = 'bx;
        end
    end else begin
        grp_fu_613_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_628_p0 = sext_ln516_11_fu_1857_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_628_p0 = sext_ln516_4_fu_1478_p1;
        end else begin
            grp_fu_628_p0 = 'bx;
        end
    end else begin
        grp_fu_628_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_628_p1 = 42'd4398046510264;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_628_p1 = 42'd4398046510480;
        end else begin
            grp_fu_628_p1 = 'bx;
        end
    end else begin
        grp_fu_628_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_644_p0 = sext_ln516_10_fu_1852_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_644_p0 = sext_ln517_5_fu_1620_p1;
        end else begin
            grp_fu_644_p0 = 'bx;
        end
    end else begin
        grp_fu_644_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ilb_table_address0 = zext_ln656_fu_1333_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ilb_table_address0 = zext_ln656_2_fu_1151_p1;
        end else begin
            ilb_table_address0 = 'bx;
        end
    end else begin
        ilb_table_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ilb_table_ce0 = 1'b1;
    end else begin
        ilb_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        qq4_code4_table_ce0 = 1'b1;
    end else begin
        qq4_code4_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        qq6_code6_table_ce0 = 1'b1;
    end else begin
        qq6_code6_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wl_code_table_ce0 = 1'b1;
    end else begin
        wl_code_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        xout1_ap_vld = 1'b1;
    end else begin
        xout1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        xout2_ap_vld = 1'b1;
    end else begin
        xout2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to1 == 1'b1) & (ap_start == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accumc_load_10_cast_fu_1640_p1 = reg_676;

assign add_ln422_fu_1936_p2 = (trunc_ln11_reg_3881 + trunc_ln_fu_1926_p4);

assign add_ln430_fu_2212_p2 = ($signed(sext_ln428_2_fu_2209_p1) + $signed(add_ln422_reg_3971));

assign add_ln440_fu_1948_p2 = ($signed(sext_ln425_1_fu_1945_p1) + $signed(trunc_ln_fu_1926_p4));

assign add_ln452_fu_2386_p2 = ($signed(trunc_ln425_reg_3976) + $signed(sext_ln428_1_fu_2206_p1));

assign add_ln481_fu_2083_p2 = ($signed(sext_ln472_1_fu_2080_p1) + $signed(trunc_ln591_2_fu_2070_p4));

assign add_ln493_fu_2455_p2 = ($signed(add_ln481_reg_4028) + $signed(trunc_ln605_2_reg_3896));

assign add_ln505_fu_2486_p2 = (add_ln493_fu_2455_p2 + add_ln430_fu_2212_p2);

assign add_ln520_1_fu_2189_p2 = ($signed(sext_ln517_4_fu_2177_p1) + $signed(reg_710));

assign add_ln520_2_fu_2662_p2 = ($signed(add_ln520_1_reg_4078) + $signed(sext_ln517_2_fu_2645_p1));

assign add_ln520_3_fu_2667_p2 = ($signed(add_ln520_2_fu_2662_p2) + $signed(sext_ln520_2_fu_2658_p1));

assign add_ln520_4_fu_2545_p2 = ($signed(reg_706) + $signed(sext_ln517_8_fu_2526_p1));

assign add_ln520_5_fu_2555_p2 = ($signed(sext_ln520_4_fu_2551_p1) + $signed(mul_ln517_3_reg_3926));

assign add_ln520_6_fu_2677_p2 = ($signed(reg_689) + $signed(sext_ln520_1_fu_2649_p1));

assign add_ln520_7_fu_2687_p2 = ($signed(sext_ln520_5_fu_2683_p1) + $signed(mul_ln517_5_reg_4057));

assign add_ln520_8_fu_2696_p2 = ($signed(sext_ln520_6_fu_2692_p1) + $signed(add_ln520_5_reg_4160));

assign add_ln520_fu_2652_p2 = ($signed(sub_ln516_fu_2631_p2) + $signed(sext_ln406_fu_2604_p1));

assign add_ln521_1_fu_2195_p2 = ($signed(sext_ln516_7_fu_2180_p1) + $signed(mul_ln516_5_reg_3921));

assign add_ln521_2_fu_2200_p2 = ($signed(add_ln521_1_fu_2195_p2) + $signed(sext_ln516_5_fu_2173_p1));

assign add_ln521_3_fu_3319_p2 = ($signed(add_ln521_2_reg_4083) + $signed(sext_ln521_3_fu_3316_p1));

assign add_ln521_4_fu_2566_p2 = ($signed(reg_698) + $signed(sext_ln516_13_fu_2537_p1));

assign add_ln521_5_fu_3181_p2 = ($signed(sext_ln521_4_fu_3178_p1) + $signed(reg_710));

assign add_ln521_6_fu_3187_p2 = ($signed(mul_ln521_reg_4227) + $signed(sub_ln521_cast_fu_3175_p1));

assign add_ln521_7_fu_3196_p2 = ($signed(sext_ln521_5_fu_3192_p1) + $signed(sext_ln516_14_fu_3171_p1));

assign add_ln521_8_fu_3206_p2 = ($signed(sext_ln521_6_fu_3202_p1) + $signed(add_ln521_5_fu_3181_p2));

assign add_ln521_fu_1876_p2 = ($signed(reg_698) + $signed(sext_ln516_1_fu_1843_p1));

assign add_ln589_10_fu_1906_p2 = (add_ln589_reg_3876 + mul_ln589_reg_3546);

assign add_ln589_11_fu_1910_p2 = (reg_681 + mul_ln589_13_reg_3871);

assign add_ln589_12_fu_1915_p2 = (add_ln589_11_fu_1910_p2 + mul_ln589_11_reg_3733);

assign add_ln589_14_fu_1684_p2 = (reg_685 + mul_ln589_15_reg_3785);

assign add_ln589_15_fu_2050_p2 = (add_ln589_14_reg_3891 + mul_ln589_14_reg_3636);

assign add_ln589_16_fu_2054_p2 = (reg_685 + mul_ln589_18_reg_3886);

assign add_ln589_17_fu_2059_p2 = (add_ln589_16_fu_2054_p2 + mul_ln589_16_reg_3790);

assign add_ln589_fu_1650_p2 = (reg_681 + mul_ln589_10_reg_3728);

assign add_ln640_fu_981_p2 = ($signed(sext_ln640_2_fu_977_p1) + $signed(sext_ln640_fu_973_p1));

assign add_ln684_12_fu_2261_p2 = (select_ln666_12_fu_2253_p3 + wd3_14_reg_3455);

assign add_ln684_13_fu_2286_p2 = (select_ln666_13_fu_2278_p3 + wd3_15_reg_3624);

assign add_ln684_14_fu_2310_p2 = (select_ln666_14_fu_2302_p3 + wd3_16_reg_3630);

assign add_ln684_15_fu_2334_p2 = (select_ln666_15_fu_2326_p3 + wd3_17_reg_3987);

assign add_ln684_16_fu_2358_p2 = (select_ln666_16_fu_2350_p3 + wd3_18_reg_3992);

assign add_ln684_17_fu_1605_p2 = (select_ln666_17_fu_1597_p3 + wd3_27_fu_1575_p4);

assign add_ln684_18_fu_1776_p2 = (select_ln666_18_fu_1768_p3 + wd3_22_reg_3521);

assign add_ln684_19_fu_1806_p2 = (select_ln666_19_fu_1798_p3 + wd3_23_fu_1716_p4);

assign add_ln684_20_fu_1837_p2 = (select_ln666_20_fu_1829_p3 + wd3_24_fu_1740_p4);

assign add_ln684_21_fu_2162_p2 = (select_ln666_21_fu_2154_p3 + wd3_25_fu_2103_p4);

assign add_ln684_22_fu_2427_p2 = (select_ln666_22_fu_2419_p3 + wd3_26_reg_4035);

assign add_ln684_fu_2236_p2 = (select_ln666_fu_2228_p3 + wd3_19_reg_3449);

assign add_ln716_5_fu_2929_p2 = ($signed(sext_ln716_6_fu_2918_p1) + $signed(select_ln716_2_fu_2922_p3));

assign add_ln716_fu_2819_p2 = ($signed(sext_ln716_4_fu_2808_p1) + $signed(select_ln716_fu_2812_p3));

assign add_ln760_fu_849_p2 = ($signed(sext_ln758_fu_827_p1) + $signed(sext_ln760_fu_845_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2565 = ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln668_2_reg_3517 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_2569 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln668_2_reg_3517 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_2573 = ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln668_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_2577 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln668_reg_3620 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_2581 = ((1'b0 == ap_block_pp0_stage3) & (icmp_ln668_2_reg_3517 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_2585 = ((1'b0 == ap_block_pp0_stage3) & (icmp_ln668_2_reg_3517 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_2589 = ((1'b0 == ap_block_pp0_stage5) & (icmp_ln668_2_reg_3517 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_2593 = ((1'b0 == ap_block_pp0_stage5) & (icmp_ln668_2_reg_3517 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign apl1_10_fu_3250_p3 = ((icmp_ln747_fu_3244_p2[0:0] == 1'b1) ? apl1_9_fu_3234_p2 : trunc_ln733_fu_3230_p1);

assign apl1_11_fu_3131_p2 = ($signed(select_ln735_2_fu_3124_p3) + $signed(sext_ln735_2_fu_3120_p1));

assign apl1_12_fu_3275_p3 = ((icmp_ln745_2_fu_3270_p2[0:0] == 1'b1) ? zext_ln733_5_fu_3264_p1 : apl1_11_reg_4244);

assign apl1_13_fu_3286_p2 = (16'd0 - zext_ln733_6_fu_3267_p1);

assign apl1_14_fu_3302_p3 = ((icmp_ln747_2_fu_3296_p2[0:0] == 1'b1) ? apl1_13_fu_3286_p2 : trunc_ln733_2_fu_3282_p1);

assign apl1_8_fu_3223_p3 = ((icmp_ln745_fu_3218_p2[0:0] == 1'b1) ? zext_ln733_fu_3212_p1 : apl1_reg_4232);

assign apl1_9_fu_3234_p2 = (16'd0 - zext_ln733_4_fu_3215_p1);

assign apl1_fu_3048_p2 = ($signed(select_ln735_fu_3041_p3) + $signed(sext_ln735_fu_3037_p1));

assign apl2_10_fu_3079_p3 = ((icmp_ln721_2_fu_3073_p2[0:0] == 1'b1) ? 15'd20480 : trunc_ln703_2_fu_3069_p1);

assign apl2_6_fu_2980_p3 = ((icmp_ln719_reg_4207[0:0] == 1'b1) ? 17'd12288 : apl2_reg_4202);

assign apl2_7_fu_2996_p3 = ((icmp_ln721_fu_2990_p2[0:0] == 1'b1) ? 15'd20480 : trunc_ln703_fu_2986_p1);

assign apl2_8_fu_2935_p2 = ($signed(add_ln716_5_fu_2929_p2) + $signed(sext_ln708_5_fu_2887_p1));

assign apl2_9_fu_3063_p3 = ((icmp_ln719_2_reg_4217[0:0] == 1'b1) ? 17'd12288 : apl2_8_reg_4212);

assign apl2_fu_2825_p2 = ($signed(add_ln716_fu_2819_p2) + $signed(sext_ln708_4_fu_2777_p1));

assign grp_fu_587_p1 = sext_ln705_fu_2371_p1;

assign grp_fu_591_p1 = sext_ln705_fu_2371_p1;

assign grp_fu_595_p1 = sext_ln705_5_fu_2440_p1;

assign grp_fu_599_p1 = sext_ln705_5_fu_2440_p1;

assign grp_fu_603_p1 = 41'd212;

assign grp_fu_608_p1 = 44'd1448;

assign grp_fu_613_p1 = 45'd3804;

assign grp_fu_618_p1 = 46'd15504;

assign grp_fu_623_p1 = 46'd15504;

assign grp_fu_634_p1 = 42'd4398046510480;

assign grp_fu_639_p1 = 43'd8796093021368;

assign grp_fu_644_p1 = 45'd35184372085612;

assign grp_fu_649_p1 = 39'd549755813844;

assign grp_fu_654_p1 = 40'd1099511627732;

assign icmp_ln643_fu_1293_p2 = ((select_ln641_fu_1282_p3 > 17'd18432) ? 1'b1 : 1'b0);

assign icmp_ln668_2_fu_1156_p2 = ((trunc_ln472_1_reg_3364 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln668_fu_1338_p2 = ((trunc_ln425_2_reg_3430 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln719_2_fu_2941_p2 = (($signed(apl2_8_fu_2935_p2) > $signed(17'd12288)) ? 1'b1 : 1'b0);

assign icmp_ln719_fu_2831_p2 = (($signed(apl2_fu_2825_p2) > $signed(17'd12288)) ? 1'b1 : 1'b0);

assign icmp_ln721_2_fu_3073_p2 = (($signed(apl2_9_fu_3063_p3) < $signed(17'd118784)) ? 1'b1 : 1'b0);

assign icmp_ln721_fu_2990_p2 = (($signed(apl2_6_fu_2980_p3) < $signed(17'd118784)) ? 1'b1 : 1'b0);

assign icmp_ln745_2_fu_3270_p2 = (($signed(apl1_11_reg_4244) > $signed(zext_ln733_5_fu_3264_p1)) ? 1'b1 : 1'b0);

assign icmp_ln745_fu_3218_p2 = (($signed(apl1_reg_4232) > $signed(zext_ln733_fu_3212_p1)) ? 1'b1 : 1'b0);

assign icmp_ln747_2_fu_3296_p2 = (($signed(apl1_12_fu_3275_p3) < $signed(sext_ln747_2_fu_3292_p1)) ? 1'b1 : 1'b0);

assign icmp_ln747_fu_3244_p2 = (($signed(apl1_8_fu_3223_p3) < $signed(sext_ln747_fu_3240_p1)) ? 1'b1 : 1'b0);

assign icmp_ln763_fu_1111_p2 = ((select_ln761_fu_1100_p3 > 17'd22528) ? 1'b1 : 1'b0);

assign mul_ln425_fu_921_p1 = mul_ln425_fu_921_p10;

assign mul_ln425_fu_921_p10 = dec_detl_i;

assign mul_ln428_fu_1256_p1 = zext_ln425_1_reg_3425;

assign mul_ln472_fu_775_p1 = mul_ln472_fu_775_p10;

assign mul_ln472_fu_775_p10 = dec_deth_i;

assign mul_ln679_12_fu_2007_p0 = sext_ln425_1_fu_1945_p1;

assign mul_ln679_13_fu_2013_p0 = sext_ln425_1_fu_1945_p1;

assign mul_ln679_14_fu_2019_p0 = sext_ln425_1_fu_1945_p1;

assign mul_ln679_15_fu_2025_p0 = sext_ln425_1_fu_1945_p1;

assign mul_ln679_16_fu_2031_p0 = sext_ln425_1_fu_1945_p1;

assign mul_ln679_18_fu_1751_p0 = sext_ln679_18_reg_3527;

assign mul_ln679_19_fu_1781_p0 = sext_ln679_18_reg_3527;

assign mul_ln679_20_fu_1812_p0 = sext_ln679_18_reg_3527;

assign mul_ln679_21_fu_2137_p0 = sext_ln679_18_reg_3527;

assign mul_ln679_22_fu_2168_p0 = sext_ln679_18_reg_3527;

assign mul_ln679_fu_2001_p0 = sext_ln425_1_fu_1945_p1;

assign pl2_2_fu_1071_p3 = {{dec_rh2_i}, {1'd0}};

assign pl2_fu_891_p3 = {{dec_rlt2_i}, {1'd0}};

assign pl_4_fu_1655_p2 = (mul_ln604_reg_3600 + mul_ln600_reg_3780);

assign pl_5_fu_1425_p3 = {{dec_rh1_i}, {1'd0}};

assign pl_6_fu_1689_p2 = (mul_ln604_2_reg_3702 + mul_ln600_2_reg_3831);

assign pl_fu_1235_p3 = {{dec_rlt1_i}, {1'd0}};

assign qq4_code4_table_address0 = zext_ln425_fu_734_p1;

assign qq6_code6_table_address0 = zext_ln428_fu_744_p1;

assign select_ln641_fu_1282_p3 = ((tmp_27_fu_1274_p3[0:0] == 1'b1) ? 17'd0 : add_ln640_reg_3443);

assign select_ln643_fu_1299_p3 = ((icmp_ln643_fu_1293_p2[0:0] == 1'b1) ? 15'd18432 : trunc_ln636_fu_1289_p1);

assign select_ln666_12_fu_2253_p3 = ((tmp_29_fu_2245_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_13_fu_2278_p3 = ((tmp_30_fu_2270_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_14_fu_2302_p3 = ((tmp_31_fu_2294_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_15_fu_2326_p3 = ((tmp_32_fu_2318_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_16_fu_2350_p3 = ((tmp_33_fu_2342_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_17_fu_1597_p3 = ((tmp_37_fu_1589_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_18_fu_1768_p3 = ((tmp_38_fu_1760_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_19_fu_1798_p3 = ((tmp_39_fu_1790_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_20_fu_1829_p3 = ((tmp_40_fu_1821_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_21_fu_2154_p3 = ((tmp_41_fu_2146_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_22_fu_2419_p3 = ((tmp_42_fu_2411_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_fu_2228_p3 = ((tmp_28_fu_2220_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln705_2_fu_2880_p3 = ((tmp_43_reg_4186[0:0] == 1'b1) ? sext_ln707_2_fu_2866_p1 : tmp_5_fu_2870_p4);

assign select_ln705_fu_2770_p3 = ((tmp_34_reg_4175[0:0] == 1'b1) ? sext_ln707_fu_2756_p1 : tmp_1_fu_2760_p4);

assign select_ln716_2_fu_2922_p3 = ((tmp_44_reg_4192[0:0] == 1'b1) ? 17'd130944 : 17'd128);

assign select_ln716_fu_2812_p3 = ((tmp_35_reg_4181[0:0] == 1'b1) ? 17'd130944 : 17'd128);

assign select_ln735_2_fu_3124_p3 = ((tmp_43_reg_4186[0:0] == 1'b1) ? 18'd261952 : 18'd192);

assign select_ln735_fu_3041_p3 = ((tmp_34_reg_4175[0:0] == 1'b1) ? 18'd261952 : 18'd192);

assign select_ln761_fu_1100_p3 = ((tmp_36_fu_1092_p3[0:0] == 1'b1) ? 17'd0 : add_ln760_reg_3372);

assign select_ln763_fu_1117_p3 = ((icmp_ln763_fu_1111_p2[0:0] == 1'b1) ? 15'd22528 : trunc_ln756_fu_1107_p1);

assign sext_ln406_fu_2604_p1 = $signed(xa1_reg_4155);

assign sext_ln425_1_fu_1945_p1 = trunc_ln425_2_reg_3430;

assign sext_ln428_1_fu_2206_p1 = trunc_ln425_2_reg_3430;

assign sext_ln428_2_fu_2209_p1 = $signed(trunc_ln12_reg_3605);

assign sext_ln472_1_fu_2080_p1 = trunc_ln472_1_reg_3364;

assign sext_ln511_1_fu_2512_p1 = $signed(shl_ln511_1_fu_2504_p3);

assign sext_ln511_fu_2500_p1 = $signed(shl_ln16_fu_2492_p3);

assign sext_ln516_10_fu_1852_p1 = reg_693;

assign sext_ln516_11_fu_1857_p0 = accumd_q1;

assign sext_ln516_11_fu_1857_p1 = sext_ln516_11_fu_1857_p0;

assign sext_ln516_12_fu_1862_p0 = accumc_q1;

assign sext_ln516_12_fu_1862_p1 = sext_ln516_12_fu_1862_p0;

assign sext_ln516_13_fu_2537_p1 = $signed(shl_ln18_fu_2530_p3);

assign sext_ln516_14_fu_3171_p1 = $signed(sub_ln517_fu_3165_p2);

assign sext_ln516_15_fu_2184_p0 = accumc_q1;

assign sext_ln516_15_fu_2184_p1 = sext_ln516_15_fu_2184_p0;

assign sext_ln516_1_fu_1843_p1 = $signed(reg_689);

assign sext_ln516_2_fu_2615_p1 = $signed(shl_ln17_fu_2607_p3);

assign sext_ln516_3_fu_2627_p1 = $signed(shl_ln516_1_fu_2619_p3);

assign sext_ln516_4_fu_1478_p0 = accumd_q0;

assign sext_ln516_4_fu_1478_p1 = sext_ln516_4_fu_1478_p0;

assign sext_ln516_5_fu_2173_p1 = $signed(reg_702);

assign sext_ln516_7_fu_2180_p1 = $signed(reg_706);

assign sext_ln516_8_fu_1625_p1 = reg_693;

assign sext_ln516_fu_2522_p1 = add_ln505_fu_2486_p2;

assign sext_ln517_10_fu_3150_p1 = $signed(shl_ln517_1_fu_3143_p3);

assign sext_ln517_11_fu_3161_p1 = $signed(shl_ln517_2_fu_3154_p3);

assign sext_ln517_1_fu_1194_p0 = accumd_q1;

assign sext_ln517_1_fu_1194_p1 = sext_ln517_1_fu_1194_p0;

assign sext_ln517_2_fu_2645_p1 = $signed(shl_ln516_2_fu_2637_p3);

assign sext_ln517_3_fu_1483_p0 = accumd_q1;

assign sext_ln517_3_fu_1483_p1 = sext_ln517_3_fu_1483_p0;

assign sext_ln517_4_fu_2177_p1 = $signed(mul_ln516_reg_3916);

assign sext_ln517_5_fu_1620_p0 = accumd_q1;

assign sext_ln517_5_fu_1620_p1 = sext_ln517_5_fu_1620_p0;

assign sext_ln517_7_fu_1847_p0 = accumd_q0;

assign sext_ln517_7_fu_1847_p1 = sext_ln517_7_fu_1847_p0;

assign sext_ln517_8_fu_2526_p1 = $signed(reg_702);

assign sext_ln517_fu_1612_p1 = reg_663;

assign sext_ln520_1_fu_2649_p1 = $signed(tmp34_reg_4073);

assign sext_ln520_2_fu_2658_p1 = $signed(add_ln520_fu_2652_p2);

assign sext_ln520_3_fu_2673_p1 = $signed(add_ln520_3_fu_2667_p2);

assign sext_ln520_4_fu_2551_p1 = $signed(add_ln520_4_fu_2545_p2);

assign sext_ln520_5_fu_2683_p1 = $signed(add_ln520_6_fu_2677_p2);

assign sext_ln520_6_fu_2692_p1 = $signed(add_ln520_7_fu_2687_p2);

assign sext_ln520_fu_2541_p1 = reg_670;

assign sext_ln521_1_fu_2967_p1 = $signed(shl_ln521_1_fu_2959_p3);

assign sext_ln521_3_fu_3316_p1 = $signed(add_ln521_reg_3966);

assign sext_ln521_4_fu_3178_p1 = $signed(add_ln521_4_reg_4170);

assign sext_ln521_5_fu_3192_p1 = $signed(add_ln521_6_fu_3187_p2);

assign sext_ln521_6_fu_3202_p1 = $signed(add_ln521_7_fu_3196_p2);

assign sext_ln521_7_fu_3324_p1 = $signed(add_ln521_8_reg_4256);

assign sext_ln521_fu_2955_p1 = $signed(shl_ln19_fu_2947_p3);

assign sext_ln587_10_fu_1537_p1 = reg_659;

assign sext_ln587_11_fu_1035_p0 = dec_del_bph_q1;

assign sext_ln587_11_fu_1035_p1 = sext_ln587_11_fu_1035_p0;

assign sext_ln587_12_fu_1044_p0 = dec_del_dhx_q1;

assign sext_ln587_12_fu_1044_p1 = sext_ln587_12_fu_1044_p0;

assign sext_ln587_8_fu_859_p0 = dec_del_bpl_q1;

assign sext_ln587_8_fu_859_p1 = sext_ln587_8_fu_859_p0;

assign sext_ln587_9_fu_864_p0 = dec_del_dltx_q1;

assign sext_ln587_9_fu_864_p1 = sext_ln587_9_fu_864_p0;

assign sext_ln587_fu_855_p0 = dec_del_bpl_q1;

assign sext_ln587_fu_855_p1 = sext_ln587_fu_855_p0;

assign sext_ln589_40_fu_873_p0 = dec_del_bpl_q0;

assign sext_ln589_40_fu_873_p1 = sext_ln589_40_fu_873_p0;

assign sext_ln589_41_fu_878_p0 = dec_del_dltx_q0;

assign sext_ln589_41_fu_878_p1 = sext_ln589_41_fu_878_p0;

assign sext_ln589_42_fu_1199_p0 = dec_del_bpl_q1;

assign sext_ln589_42_fu_1199_p1 = sext_ln589_42_fu_1199_p0;

assign sext_ln589_43_fu_1203_p0 = dec_del_bpl_q1;

assign sext_ln589_43_fu_1203_p1 = sext_ln589_43_fu_1203_p0;

assign sext_ln589_44_fu_1208_p0 = dec_del_dltx_q0;

assign sext_ln589_44_fu_1208_p1 = sext_ln589_44_fu_1208_p0;

assign sext_ln589_45_fu_1213_p0 = dec_del_bpl_q0;

assign sext_ln589_45_fu_1213_p1 = sext_ln589_45_fu_1213_p0;

assign sext_ln589_46_fu_1217_p0 = dec_del_bpl_q0;

assign sext_ln589_46_fu_1217_p1 = sext_ln589_46_fu_1217_p0;

assign sext_ln589_47_fu_1222_p0 = dec_del_dltx_q1;

assign sext_ln589_47_fu_1222_p1 = sext_ln589_47_fu_1222_p0;

assign sext_ln589_48_fu_1894_p1 = dec_del_bpl_load_4_reg_3738;

assign sext_ln589_49_fu_1488_p0 = dec_del_bpl_q1;

assign sext_ln589_49_fu_1488_p1 = sext_ln589_49_fu_1488_p0;

assign sext_ln589_50_fu_1493_p0 = dec_del_dltx_q1;

assign sext_ln589_50_fu_1493_p1 = sext_ln589_50_fu_1493_p0;

assign sext_ln589_51_fu_1900_p1 = dec_del_bpl_load_5_reg_3759;

assign sext_ln589_52_fu_1498_p0 = dec_del_bpl_q0;

assign sext_ln589_52_fu_1498_p1 = sext_ln589_52_fu_1498_p0;

assign sext_ln589_53_fu_1503_p0 = dec_del_dltx_q0;

assign sext_ln589_53_fu_1503_p1 = sext_ln589_53_fu_1503_p0;

assign sext_ln589_54_fu_1049_p0 = dec_del_bph_q0;

assign sext_ln589_54_fu_1049_p1 = sext_ln589_54_fu_1049_p0;

assign sext_ln589_55_fu_1053_p0 = dec_del_bph_q0;

assign sext_ln589_55_fu_1053_p1 = sext_ln589_55_fu_1053_p0;

assign sext_ln589_56_fu_1058_p0 = dec_del_dhx_q0;

assign sext_ln589_56_fu_1058_p1 = sext_ln589_56_fu_1058_p0;

assign sext_ln589_57_fu_1672_p1 = dec_del_bph_load_2_reg_3641;

assign sext_ln589_58_fu_1397_p0 = dec_del_bph_q1;

assign sext_ln589_58_fu_1397_p1 = sext_ln589_58_fu_1397_p0;

assign sext_ln589_59_fu_1402_p0 = dec_del_dhx_q0;

assign sext_ln589_59_fu_1402_p1 = sext_ln589_59_fu_1402_p0;

assign sext_ln589_60_fu_1678_p1 = dec_del_bph_load_3_reg_3663;

assign sext_ln589_61_fu_1407_p0 = dec_del_bph_q0;

assign sext_ln589_61_fu_1407_p1 = sext_ln589_61_fu_1407_p0;

assign sext_ln589_62_fu_1412_p0 = dec_del_dhx_q1;

assign sext_ln589_62_fu_1412_p1 = sext_ln589_62_fu_1412_p0;

assign sext_ln589_63_fu_2037_p1 = reg_659;

assign sext_ln589_64_fu_1541_p0 = dec_del_bph_q1;

assign sext_ln589_64_fu_1541_p1 = sext_ln589_64_fu_1541_p0;

assign sext_ln589_65_fu_1546_p0 = dec_del_dhx_q1;

assign sext_ln589_65_fu_1546_p1 = sext_ln589_65_fu_1546_p0;

assign sext_ln589_66_fu_2044_p1 = dec_del_bph_load_5_reg_3810;

assign sext_ln589_67_fu_1551_p0 = dec_del_bph_q0;

assign sext_ln589_67_fu_1551_p1 = sext_ln589_67_fu_1551_p0;

assign sext_ln589_68_fu_1556_p0 = dec_del_dhx_q0;

assign sext_ln589_68_fu_1556_p1 = sext_ln589_68_fu_1556_p0;

assign sext_ln589_fu_869_p0 = dec_del_bpl_q0;

assign sext_ln589_fu_869_p1 = sext_ln589_fu_869_p0;

assign sext_ln602_2_fu_3060_p1 = dec_ah1_load_reg_3684;

assign sext_ln602_fu_2977_p1 = dec_al1_load_reg_3582;

assign sext_ln604_5_fu_2837_p1 = dec_ah2_load_reg_3491;

assign sext_ln604_fu_2727_p1 = dec_al2_load_reg_3409;

assign sext_ln636_fu_1271_p1 = add_ln640_reg_3443;

assign sext_ln640_2_fu_977_p1 = $signed(wl_code_table_q0);

assign sext_ln640_fu_973_p1 = $signed(trunc_ln13_fu_963_p4);

assign sext_ln679_13_fu_2242_p1 = $signed(mul_ln679_12_reg_4003);

assign sext_ln679_14_fu_2267_p1 = $signed(mul_ln679_13_reg_4008);

assign sext_ln679_15_fu_2291_p1 = $signed(mul_ln679_14_reg_4013);

assign sext_ln679_16_fu_2315_p1 = $signed(mul_ln679_15_reg_4018);

assign sext_ln679_17_fu_2339_p1 = $signed(mul_ln679_16_reg_4023);

assign sext_ln679_18_fu_1185_p1 = trunc_ln472_1_reg_3364;

assign sext_ln679_19_fu_1586_p1 = $signed(mul_ln679_17_reg_3536);

assign sext_ln679_20_fu_1756_p1 = $signed(mul_ln679_18_fu_1751_p2);

assign sext_ln679_21_fu_1786_p1 = $signed(mul_ln679_19_fu_1781_p2);

assign sext_ln679_22_fu_1817_p1 = $signed(mul_ln679_20_fu_1812_p2);

assign sext_ln679_23_fu_2142_p1 = $signed(mul_ln679_21_fu_2137_p2);

assign sext_ln679_24_fu_2408_p1 = $signed(mul_ln679_22_reg_4046);

assign sext_ln679_fu_2217_p1 = $signed(mul_ln679_reg_3998);

assign sext_ln702_2_fu_2847_p1 = $signed(wd2_2_fu_2840_p3);

assign sext_ln702_fu_2737_p1 = $signed(wd2_fu_2730_p3);

assign sext_ln705_5_fu_2440_p1 = add_ln481_reg_4028;

assign sext_ln705_fu_2371_p1 = add_ln440_reg_3981;

assign sext_ln707_2_fu_2866_p1 = $signed(tmp_2_fu_2857_p4);

assign sext_ln707_fu_2756_p1 = $signed(tmp_s_fu_2747_p4);

assign sext_ln708_4_fu_2777_p1 = $signed(select_ln705_fu_2770_p3);

assign sext_ln708_5_fu_2887_p1 = $signed(select_ln705_2_fu_2880_p3);

assign sext_ln716_4_fu_2808_p1 = $signed(trunc_ln15_fu_2798_p4);

assign sext_ln716_5_fu_2898_p1 = $signed(shl_ln716_2_fu_2891_p3);

assign sext_ln716_6_fu_2918_p1 = $signed(trunc_ln716_2_fu_2908_p4);

assign sext_ln716_fu_2788_p1 = $signed(shl_ln13_fu_2781_p3);

assign sext_ln734_2_fu_3100_p1 = $signed(shl_ln734_2_fu_3093_p3);

assign sext_ln734_fu_3017_p1 = $signed(shl_ln14_fu_3010_p3);

assign sext_ln735_2_fu_3120_p1 = $signed(trunc_ln734_2_fu_3110_p4);

assign sext_ln735_fu_3037_p1 = $signed(trunc_ln16_fu_3027_p4);

assign sext_ln747_2_fu_3292_p1 = apl1_13_fu_3286_p2;

assign sext_ln747_fu_3240_p1 = apl1_9_fu_3234_p2;

assign sext_ln756_fu_1089_p1 = add_ln760_reg_3372;

assign sext_ln758_fu_827_p1 = $signed(wd_fu_817_p4);

assign sext_ln760_fu_845_p1 = $signed(tmp_4_fu_831_p6);

assign shl_ln11_fu_1523_p3 = {{wd3_fu_1517_p2}, {3'd0}};

assign shl_ln12_fu_987_p1 = dec_del_bpl_q1;

assign shl_ln12_fu_987_p3 = {{shl_ln12_fu_987_p1}, {8'd0}};

assign shl_ln13_fu_2781_p3 = {{dec_al2_load_reg_3409}, {7'd0}};

assign shl_ln14_fu_3010_p3 = {{dec_al1_load_reg_3582}, {8'd0}};

assign shl_ln15_fu_799_p3 = {{dec_nbh_i}, {7'd0}};

assign shl_ln16_fu_2492_p3 = {{sub_ln504_fu_2480_p2}, {4'd0}};

assign shl_ln17_fu_2607_p1 = reg_693;

assign shl_ln17_fu_2607_p3 = {{shl_ln17_fu_2607_p1}, {6'd0}};

assign shl_ln18_fu_2530_p3 = {{accumd_load_7_reg_4051}, {7'd0}};

assign shl_ln19_fu_2947_p1 = reg_670;

assign shl_ln19_fu_2947_p3 = {{shl_ln19_fu_2947_p1}, {4'd0}};

assign shl_ln511_1_fu_2504_p3 = {{sub_ln504_fu_2480_p2}, {2'd0}};

assign shl_ln516_1_fu_2619_p1 = reg_693;

assign shl_ln516_1_fu_2619_p3 = {{shl_ln516_1_fu_2619_p1}, {4'd0}};

assign shl_ln516_2_fu_2637_p1 = reg_663;

assign shl_ln516_2_fu_2637_p3 = {{shl_ln516_2_fu_2637_p1}, {7'd0}};

assign shl_ln517_1_fu_3143_p3 = {{accumd_load_8_reg_4062}, {6'd0}};

assign shl_ln517_2_fu_3154_p3 = {{accumd_load_8_reg_4062}, {4'd0}};

assign shl_ln521_1_fu_2959_p1 = reg_670;

assign shl_ln521_1_fu_2959_p3 = {{shl_ln521_1_fu_2959_p1}, {2'd0}};

assign shl_ln657_2_fu_1458_p3 = {{wd3_21_fu_1452_p2}, {3'd0}};

assign shl_ln672_11_fu_1343_p1 = dec_del_bpl_q1;

assign shl_ln672_11_fu_1343_p3 = {{shl_ln672_11_fu_1343_p1}, {8'd0}};

assign shl_ln672_12_fu_1367_p1 = dec_del_bpl_q0;

assign shl_ln672_12_fu_1367_p3 = {{shl_ln672_12_fu_1367_p1}, {8'd0}};

assign shl_ln672_13_fu_1954_p3 = {{dec_del_bpl_load_4_reg_3738}, {8'd0}};

assign shl_ln672_14_fu_1978_p3 = {{dec_del_bpl_load_5_reg_3759}, {8'd0}};

assign shl_ln672_15_fu_1561_p3 = {{reg_659}, {8'd0}};

assign shl_ln672_16_fu_1161_p1 = dec_del_bph_q0;

assign shl_ln672_16_fu_1161_p3 = {{shl_ln672_16_fu_1161_p1}, {8'd0}};

assign shl_ln672_17_fu_1703_p3 = {{dec_del_bph_load_2_reg_3641}, {8'd0}};

assign shl_ln672_18_fu_1727_p3 = {{dec_del_bph_load_3_reg_3663}, {8'd0}};

assign shl_ln672_19_fu_2089_p3 = {{reg_659}, {8'd0}};

assign shl_ln672_20_fu_2114_p3 = {{dec_del_bph_load_5_reg_3810}, {8'd0}};

assign shl_ln672_s_fu_1011_p1 = dec_del_bpl_q0;

assign shl_ln672_s_fu_1011_p3 = {{shl_ln672_s_fu_1011_p1}, {8'd0}};

assign shl_ln716_2_fu_2891_p3 = {{dec_ah2_load_reg_3491}, {7'd0}};

assign shl_ln734_2_fu_3093_p3 = {{dec_ah1_load_reg_3684}, {8'd0}};

assign shl_ln_fu_945_p3 = {{dec_nbl_i}, {7'd0}};

assign sub_ln504_fu_2480_p2 = (add_ln430_fu_2212_p2 - add_ln493_fu_2455_p2);

assign sub_ln516_fu_2631_p2 = ($signed(sext_ln516_2_fu_2615_p1) - $signed(sext_ln516_3_fu_2627_p1));

assign sub_ln517_fu_3165_p2 = ($signed(sext_ln517_10_fu_3150_p1) - $signed(sext_ln517_11_fu_3161_p1));

assign sub_ln521_cast_fu_3175_p1 = $signed(sub_ln521_reg_4222);

assign sub_ln521_fu_2971_p2 = ($signed(sext_ln521_fu_2955_p1) - $signed(sext_ln521_1_fu_2967_p1));

assign sub_ln639_fu_957_p2 = (zext_ln639_2_fu_953_p1 - zext_ln639_fu_941_p1);

assign sub_ln656_2_fu_1443_p2 = ($signed(4'd11) - $signed(trunc_ln653_2_reg_3507));

assign sub_ln656_2cast_fu_1448_p1 = sub_ln656_2_fu_1443_p2;

assign sub_ln656_fu_1508_p2 = (4'd9 - trunc_ln14_reg_3610);

assign sub_ln656cast_fu_1513_p1 = sub_ln656_fu_1508_p2;

assign sub_ln672_12_fu_1019_p2 = ($signed(shl_ln672_s_fu_1011_p3) - $signed(sext_ln589_fu_869_p1));

assign sub_ln672_13_fu_1351_p2 = ($signed(shl_ln672_11_fu_1343_p3) - $signed(sext_ln589_42_fu_1199_p1));

assign sub_ln672_14_fu_1375_p2 = ($signed(shl_ln672_12_fu_1367_p3) - $signed(sext_ln589_45_fu_1213_p1));

assign sub_ln672_15_fu_1961_p2 = ($signed(shl_ln672_13_fu_1954_p3) - $signed(sext_ln589_48_fu_1894_p1));

assign sub_ln672_16_fu_1985_p2 = ($signed(shl_ln672_14_fu_1978_p3) - $signed(sext_ln589_51_fu_1900_p1));

assign sub_ln672_17_fu_1569_p2 = ($signed(shl_ln672_15_fu_1561_p3) - $signed(sext_ln587_10_fu_1537_p1));

assign sub_ln672_18_fu_1169_p2 = ($signed(shl_ln672_16_fu_1161_p3) - $signed(sext_ln589_54_fu_1049_p1));

assign sub_ln672_19_fu_1710_p2 = ($signed(shl_ln672_17_fu_1703_p3) - $signed(sext_ln589_57_fu_1672_p1));

assign sub_ln672_20_fu_1734_p2 = ($signed(shl_ln672_18_fu_1727_p3) - $signed(sext_ln589_60_fu_1678_p1));

assign sub_ln672_21_fu_2097_p2 = ($signed(shl_ln672_19_fu_2089_p3) - $signed(sext_ln589_63_fu_2037_p1));

assign sub_ln672_22_fu_2121_p2 = ($signed(shl_ln672_20_fu_2114_p3) - $signed(sext_ln589_66_fu_2044_p1));

assign sub_ln672_fu_995_p2 = ($signed(shl_ln12_fu_987_p3) - $signed(sext_ln587_fu_855_p1));

assign sub_ln706_2_fu_2851_p2 = ($signed(19'd0) - $signed(sext_ln702_2_fu_2847_p1));

assign sub_ln706_fu_2741_p2 = ($signed(19'd0) - $signed(sext_ln702_fu_2737_p1));

assign sub_ln716_2_fu_2902_p2 = ($signed(sext_ln716_5_fu_2898_p1) - $signed(sext_ln604_5_fu_2837_p1));

assign sub_ln716_fu_2792_p2 = ($signed(sext_ln716_fu_2788_p1) - $signed(sext_ln604_fu_2727_p1));

assign sub_ln734_2_fu_3104_p2 = ($signed(sext_ln734_2_fu_3100_p1) - $signed(sext_ln602_2_fu_3060_p1));

assign sub_ln734_fu_3021_p2 = ($signed(sext_ln734_fu_3017_p1) - $signed(sext_ln602_fu_2977_p1));

assign sub_ln759_fu_811_p2 = (zext_ln759_2_fu_807_p1 - zext_ln759_fu_795_p1);

assign tmp35_fu_2560_p2 = ($signed(sext_ln520_fu_2541_p1) + $signed(sext_ln516_fu_2522_p1));

assign tmp_1_fu_2760_p4 = {{sub_ln706_fu_2741_p2[18:7]}};

assign tmp_27_fu_1274_p3 = sext_ln636_fu_1271_p1[32'd31];

assign tmp_28_fu_2220_p3 = sext_ln679_fu_2217_p1[32'd63];

assign tmp_29_fu_2245_p3 = sext_ln679_13_fu_2242_p1[32'd63];

assign tmp_2_fu_2857_p4 = {{dec_ah1_load_reg_3684[15:5]}};

assign tmp_30_fu_2270_p3 = sext_ln679_14_fu_2267_p1[32'd63];

assign tmp_31_fu_2294_p3 = sext_ln679_15_fu_2291_p1[32'd63];

assign tmp_32_fu_2318_p3 = sext_ln679_16_fu_2315_p1[32'd63];

assign tmp_33_fu_2342_p3 = sext_ln679_17_fu_2339_p1[32'd63];

assign tmp_36_fu_1092_p3 = sext_ln756_fu_1089_p1[32'd31];

assign tmp_37_fu_1589_p3 = sext_ln679_19_fu_1586_p1[32'd63];

assign tmp_38_fu_1760_p3 = sext_ln679_20_fu_1756_p1[32'd63];

assign tmp_39_fu_1790_p3 = sext_ln679_21_fu_1786_p1[32'd63];

assign tmp_3_fu_757_p5 = {{input_r[7:6]}};

assign tmp_40_fu_1821_p3 = sext_ln679_22_fu_1817_p1[32'd63];

assign tmp_41_fu_2146_p3 = sext_ln679_23_fu_2142_p1[32'd63];

assign tmp_42_fu_2411_p3 = sext_ln679_24_fu_2408_p1[32'd63];

assign tmp_4_fu_831_p5 = {{input_r[7:6]}};

assign tmp_5_fu_2870_p4 = {{sub_ln706_2_fu_2851_p2[18:7]}};

assign tmp_fu_1644_p2 = ($signed(accumc_load_10_cast_fu_1640_p1) + $signed(sext_ln517_fu_1612_p1));

assign tmp_s_fu_2747_p4 = {{dec_al1_load_reg_3582[15:5]}};

assign trunc_ln13_fu_963_p4 = {{sub_ln639_fu_957_p2[22:7]}};

assign trunc_ln15_fu_2798_p4 = {{sub_ln716_fu_2792_p2[22:7]}};

assign trunc_ln16_fu_3027_p4 = {{sub_ln734_fu_3021_p2[24:8]}};

assign trunc_ln425_1_fu_724_p4 = {{input_r[5:2]}};

assign trunc_ln425_fu_1941_p1 = add_ln422_fu_1936_p2[30:0];

assign trunc_ln496_fu_2459_p1 = add_ln493_fu_2455_p2[30:0];

assign trunc_ln591_2_fu_2070_p4 = {{zl_6_fu_2064_p2[45:14]}};

assign trunc_ln636_fu_1289_p1 = select_ln641_fu_1282_p3[14:0];

assign trunc_ln703_2_fu_3069_p1 = apl2_9_fu_3063_p3[14:0];

assign trunc_ln703_fu_2986_p1 = apl2_6_fu_2980_p3[14:0];

assign trunc_ln716_2_fu_2908_p4 = {{sub_ln716_2_fu_2902_p2[22:7]}};

assign trunc_ln733_2_fu_3282_p1 = apl1_12_fu_3275_p3[15:0];

assign trunc_ln733_fu_3230_p1 = apl1_8_fu_3223_p3[15:0];

assign trunc_ln734_2_fu_3110_p4 = {{sub_ln734_2_fu_3104_p2[24:8]}};

assign trunc_ln756_fu_1107_p1 = select_ln761_fu_1100_p3[14:0];

assign trunc_ln_fu_1926_p4 = {{zl_4_fu_1920_p2[45:14]}};

assign wd1_2_fu_1131_p4 = {{select_ln763_fu_1117_p3[10:6]}};

assign wd1_fu_1313_p4 = {{select_ln643_fu_1299_p3[10:6]}};

assign wd2_2_fu_2840_p3 = {{dec_ah1_load_reg_3684}, {2'd0}};

assign wd2_fu_2730_p3 = {{dec_al1_load_reg_3582}, {2'd0}};

assign wd3_20_fu_3054_p2 = (15'd15360 - apl2_7_fu_2996_p3);

assign wd3_21_fu_1452_p2 = ilb_table_q0 >> sub_ln656_2cast_fu_1448_p1;

assign wd3_23_fu_1716_p4 = {{sub_ln672_19_fu_1710_p2[39:8]}};

assign wd3_24_fu_1740_p4 = {{sub_ln672_20_fu_1734_p2[39:8]}};

assign wd3_25_fu_2103_p4 = {{sub_ln672_21_fu_2097_p2[39:8]}};

assign wd3_27_fu_1575_p4 = {{sub_ln672_17_fu_1569_p2[39:8]}};

assign wd3_28_fu_3137_p2 = (15'd15360 - apl2_10_fu_3079_p3);

assign wd3_fu_1517_p2 = ilb_table_q0 >> sub_ln656cast_fu_1513_p1;

assign wd_fu_817_p4 = {{sub_ln759_fu_811_p2[22:7]}};

assign wl_code_table_address0 = zext_ln425_fu_734_p1;

assign xa1_1_fu_2701_p2 = ($signed(add_ln520_8_fu_2696_p2) + $signed(sext_ln520_3_fu_2673_p1));

assign xa1_fu_2516_p2 = ($signed(sext_ln511_fu_2500_p1) - $signed(sext_ln511_1_fu_2512_p1));

assign xa2_fu_3327_p2 = ($signed(sext_ln521_7_fu_3324_p1) + $signed(add_ln521_3_fu_3319_p2));

assign xout1 = {{xa1_1_fu_2701_p2[45:14]}};

assign xout2 = {{xa2_fu_3327_p2[45:14]}};

assign zext_ln425_1_fu_913_p1 = dec_detl_i;

assign zext_ln425_fu_734_p1 = trunc_ln425_1_fu_724_p4;

assign zext_ln428_fu_744_p1 = il;

assign zext_ln639_2_fu_953_p1 = shl_ln_fu_945_p3;

assign zext_ln639_fu_941_p1 = dec_nbl_i;

assign zext_ln656_2_fu_1151_p1 = wd1_2_fu_1131_p4;

assign zext_ln656_fu_1333_p1 = wd1_fu_1313_p4;

assign zext_ln733_4_fu_3215_p1 = wd3_20_reg_4238;

assign zext_ln733_5_fu_3264_p1 = wd3_28_reg_4250;

assign zext_ln733_6_fu_3267_p1 = wd3_28_reg_4250;

assign zext_ln733_fu_3212_p1 = wd3_20_reg_4238;

assign zext_ln759_2_fu_807_p1 = shl_ln15_fu_799_p3;

assign zext_ln759_fu_795_p1 = dec_nbh_i;

assign zl_4_fu_1920_p2 = (add_ln589_12_fu_1915_p2 + add_ln589_10_fu_1906_p2);

assign zl_6_fu_2064_p2 = (add_ln589_17_fu_2059_p2 + add_ln589_15_fu_2050_p2);

always @ (posedge ap_clk) begin
    zext_ln425_1_reg_3425[30:15] <= 16'b0000000000000000;
    xa1_reg_4155[1:0] <= 2'b00;
    sub_ln521_reg_4222[1:0] <= 2'b00;
end

endmodule //adpcm_main_decode
