<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4177" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4177{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4177{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4177{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4177{left:70px;bottom:1086px;letter-spacing:0.13px;}
#t5_4177{left:70px;bottom:1063px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t6_4177{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t7_4177{left:70px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-0.89px;}
#t8_4177{left:70px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#t9_4177{left:70px;bottom:996px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#ta_4177{left:70px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_4177{left:70px;bottom:962px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tc_4177{left:70px;bottom:940px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#td_4177{left:70px;bottom:923px;letter-spacing:-0.18px;word-spacing:-0.67px;}
#te_4177{left:70px;bottom:906px;letter-spacing:-0.17px;word-spacing:-1.31px;}
#tf_4177{left:70px;bottom:889px;letter-spacing:-0.19px;word-spacing:-0.87px;}
#tg_4177{left:70px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_4177{left:70px;bottom:380px;letter-spacing:0.13px;word-spacing:0.02px;}
#ti_4177{left:70px;bottom:357px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#tj_4177{left:368px;bottom:357px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_4177{left:504px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tl_4177{left:70px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_4177{left:70px;bottom:316px;letter-spacing:-0.16px;}
#tn_4177{left:96px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_4177{left:349px;bottom:316px;}
#tp_4177{left:96px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_4177{left:70px;bottom:275px;letter-spacing:-0.16px;}
#tr_4177{left:96px;bottom:275px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ts_4177{left:289px;bottom:275px;}
#tt_4177{left:96px;bottom:258px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_4177{left:96px;bottom:234px;letter-spacing:-0.1px;}
#tv_4177{left:122px;bottom:234px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tw_4177{left:122px;bottom:217px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tx_4177{left:96px;bottom:192px;letter-spacing:-0.26px;}
#ty_4177{left:122px;bottom:192px;letter-spacing:-0.19px;word-spacing:-0.87px;}
#tz_4177{left:122px;bottom:176px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t10_4177{left:96px;bottom:151px;letter-spacing:-0.13px;}
#t11_4177{left:122px;bottom:151px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t12_4177{left:208px;bottom:831px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t13_4177{left:407px;bottom:808px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t14_4177{left:76px;bottom:784px;letter-spacing:-0.27px;word-spacing:0.03px;}
#t15_4177{left:102px;bottom:765px;letter-spacing:-0.27px;word-spacing:0.04px;}
#t16_4177{left:102px;bottom:747px;letter-spacing:-0.27px;word-spacing:0.03px;}
#t17_4177{left:128px;bottom:729px;letter-spacing:-0.26px;word-spacing:0.01px;}
#t18_4177{left:102px;bottom:710px;letter-spacing:-0.26px;}
#t19_4177{left:102px;bottom:692px;letter-spacing:-0.27px;word-spacing:0.03px;}
#t1a_4177{left:128px;bottom:674px;letter-spacing:-0.27px;word-spacing:0.04px;}
#t1b_4177{left:128px;bottom:655px;letter-spacing:-0.27px;word-spacing:0.04px;}
#t1c_4177{left:102px;bottom:637px;letter-spacing:-0.23px;}
#t1d_4177{left:128px;bottom:619px;letter-spacing:-0.27px;word-spacing:0.02px;}
#t1e_4177{left:128px;bottom:600px;letter-spacing:-0.27px;word-spacing:0.04px;}
#t1f_4177{left:154px;bottom:582px;letter-spacing:-0.26px;word-spacing:0.02px;}
#t1g_4177{left:128px;bottom:564px;letter-spacing:-0.23px;}
#t1h_4177{left:154px;bottom:545px;letter-spacing:-0.27px;word-spacing:0.04px;}
#t1i_4177{left:154px;bottom:527px;letter-spacing:-0.26px;word-spacing:0.02px;}
#t1j_4177{left:154px;bottom:509px;letter-spacing:-0.27px;word-spacing:0.04px;}
#t1k_4177{left:154px;bottom:490px;letter-spacing:-0.26px;word-spacing:0.02px;}
#t1l_4177{left:128px;bottom:472px;letter-spacing:-0.26px;}
#t1m_4177{left:115px;bottom:454px;letter-spacing:-0.26px;}
#t1n_4177{left:115px;bottom:437px;letter-spacing:-0.27px;word-spacing:0.03px;}
#t1o_4177{left:76px;bottom:420px;letter-spacing:-0.26px;}

.s1_4177{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4177{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4177{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4177{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4177{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_4177{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_4177{font-size:14px;font-family:CourierNew_b62;color:#000;}
.t.v0_4177{transform:scaleX(0.799);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4177" type="text/css" >

@font-face {
	font-family: CourierNew_b62;
	src: url("fonts/CourierNew_b62.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4177Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4177" style="-webkit-user-select: none;"><object width="935" height="1210" data="4177/4177.svg" type="image/svg+xml" id="pdf4177" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4177" class="t s1_4177">Vol. 3C </span><span id="t2_4177" class="t s1_4177">33-15 </span>
<span id="t3_4177" class="t s2_4177">INTELÂ® PROCESSOR TRACE </span>
<span id="t4_4177" class="t s3_4177">ToPA PMI and XSAVES/XRSTORS State Handling </span>
<span id="t5_4177" class="t s4_4177">In some cases the ToPA PMI may be taken after completion of an XSAVES instruction that switches Intel PT state, </span>
<span id="t6_4177" class="t s4_4177">and in such cases any modification of Intel PT MSRs within the PMI handler will not persist when the saved Intel PT </span>
<span id="t7_4177" class="t s4_4177">context is later restored with XRSTORS. To account for such a scenario, it is recommended that the Intel PT output </span>
<span id="t8_4177" class="t s4_4177">configuration be modified by altering the ToPA tables themselves, rather than the Intel PT output MSRs. On proces- </span>
<span id="t9_4177" class="t s4_4177">sors that support PMI preservation (CPUID.(EAX=14H, ECX=0):EBX[bit 6] = 1), setting IA32_RTIT_CTL.InjectPsb- </span>
<span id="ta_4177" class="t s4_4177">PmiOnEnable[56] = 1 will ensure that a PMI that is pending at the time PT is disabled will be recorded by setting </span>
<span id="tb_4177" class="t s4_4177">IA32_RTIT_STATUS.PendTopaPMI[7] = 1. A PMI will then be pended when the saved PT context is later restored. </span>
<span id="tc_4177" class="t s4_4177">Table 33-4 depicts a recommended PMI handler algorithm for managing multi-region ToPA output and handling </span>
<span id="td_4177" class="t s4_4177">ToPA PMIs that may arrive between XSAVES and XRSTORS, if PMI preservation is not in use. This algorithm is flex- </span>
<span id="te_4177" class="t s4_4177">ible to allow software to choose between adding entries to the current ToPA table, adding a new ToPA table, or using </span>
<span id="tf_4177" class="t s4_4177">the current ToPA table as a circular buffer. It assumes that the ToPA entry that triggers the PMI is not the last entry </span>
<span id="tg_4177" class="t s4_4177">in the table, which is the recommended treatment. </span>
<span id="th_4177" class="t s3_4177">ToPA Errors </span>
<span id="ti_4177" class="t s4_4177">When a malformed ToPA entry is found, an </span><span id="tj_4177" class="t s5_4177">operational error </span><span id="tk_4177" class="t s4_4177">results (see Section 33.3.10). A malformed entry </span>
<span id="tl_4177" class="t s4_4177">can be any of the following: </span>
<span id="tm_4177" class="t s4_4177">1. </span><span id="tn_4177" class="t s5_4177">ToPA entry reserved bit violation</span><span id="to_4177" class="t s4_4177">. </span>
<span id="tp_4177" class="t s4_4177">This describes cases where a bit marked as reserved in Section 33.2.7.2 above is set to 1. </span>
<span id="tq_4177" class="t s4_4177">2. </span><span id="tr_4177" class="t s5_4177">ToPA alignment violation</span><span id="ts_4177" class="t s4_4177">. </span>
<span id="tt_4177" class="t s4_4177">This includes cases where illegal ToPA entry base address bits are set to 1: </span>
<span id="tu_4177" class="t s4_4177">a. </span><span id="tv_4177" class="t s4_4177">ToPA table base address is not 4KB-aligned. The table base can be from a WRMSR to </span>
<span id="tw_4177" class="t s4_4177">IA32_RTIT_OUTPUT_BASE, or from a ToPA entry with END=1. </span>
<span id="tx_4177" class="t s4_4177">b. </span><span id="ty_4177" class="t s4_4177">ToPA entry base address is not aligned to the ToPA entry size (e.g., a 2MB region with base address[20:12] </span>
<span id="tz_4177" class="t s4_4177">not equal to 0), for ToPA entries with END=0. </span>
<span id="t10_4177" class="t s4_4177">c. </span><span id="t11_4177" class="t s4_4177">ToPA entry base address sets upper physical address bits not supported by the processor. </span>
<span id="t12_4177" class="t s3_4177">Table 33-4. Algorithm to Manage Intel PT ToPA PMI and XSAVES/XRSTORS </span>
<span id="t13_4177" class="t s6_4177">Pseudo Code Flow </span>
<span id="t14_4177" class="t v0_4177 s7_4177">IF (IA32_PERF_GLOBAL_STATUS.ToPA) </span>
<span id="t15_4177" class="t v0_4177 s7_4177">Save IA32_RTIT_CTL value; </span>
<span id="t16_4177" class="t v0_4177 s7_4177">IF ( IA32_RTIT_CTL.TraceEN ) </span>
<span id="t17_4177" class="t v0_4177 s7_4177">Disable Intel PT by clearing TraceEn; </span>
<span id="t18_4177" class="t v0_4177 s7_4177">FI; </span>
<span id="t19_4177" class="t v0_4177 s7_4177">IF ( there is space available to grow the current ToPA table ) </span>
<span id="t1a_4177" class="t v0_4177 s7_4177">Add one or more ToPA entries after the last entry in the ToPA table; </span>
<span id="t1b_4177" class="t v0_4177 s7_4177">Point new ToPA entry address field(s) to new output region base(s); </span>
<span id="t1c_4177" class="t v0_4177 s7_4177">ELSE </span>
<span id="t1d_4177" class="t v0_4177 s7_4177">Modify an upcoming ToPA entry in the current table to have END=1; </span>
<span id="t1e_4177" class="t v0_4177 s7_4177">IF (output should transition to a new ToPA table ) </span>
<span id="t1f_4177" class="t v0_4177 s7_4177">Point the address of the âEND=1â entry of the current table to the new table base; </span>
<span id="t1g_4177" class="t v0_4177 s7_4177">ELSE </span>
<span id="t1h_4177" class="t v0_4177 s7_4177">/* Continue to use the current ToPA table, make a circular. */ </span>
<span id="t1i_4177" class="t v0_4177 s7_4177">Point the address of the âEND=1âl entry to the base of the current table; </span>
<span id="t1j_4177" class="t v0_4177 s7_4177">Modify the ToPA entry address fields for filled output regions to point to new, unused output regions; </span>
<span id="t1k_4177" class="t v0_4177 s7_4177">/* Filled regions are those with index in the range of 0 to (IA32_RTIT_MASK_PTRS.MaskOrTableOffset -1). */ </span>
<span id="t1l_4177" class="t v0_4177 s7_4177">FI; </span>
<span id="t1m_4177" class="t v0_4177 s7_4177">FI; </span>
<span id="t1n_4177" class="t v0_4177 s7_4177">Restore saved IA32_RTIT_CTL.value; </span>
<span id="t1o_4177" class="t v0_4177 s7_4177">FI; </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
