/*
* Copyright (c) 2014 MediaTek Inc.
* Author: Flora.Fu <flora.fu@mediatek.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*/

#ifndef __MFD_MT6397_REGISTERS_H__
#define __MFD_MT6397_REGISTERS_H__

/* PMIC Rgisters  */
#define CHR_CON0        0x0000
#define CHR_CON1        0x0002
#define CHR_CON2        0x0004
#define CHR_CON3        0x0006
#define CHR_CON4        0x0008
#define CHR_CON5        0x000A
#define CHR_CON6        0x000C
#define CHR_CON7        0x000E
#define CHR_CON8        0x0010
#define CHR_CON9        0x0012
#define CHR_CON10       0x0014
#define CHR_CON11       0x0016
#define CHR_CON12       0x0018
#define CHR_CON13       0x001A
#define CHR_CON14       0x001C
#define CHR_CON15       0x001E
#define CHR_CON16       0x0020
#define CHR_CON17       0x0022
#define CHR_CON18       0x0024
#define CHR_CON19       0x0026
#define CHR_CON20       0x0028
#define CHR_CON21       0x002A
#define CHR_CON22       0x002C
#define CHR_CON23       0x002E
#define CHR_CON24       0x0030
#define CHR_CON25       0x0032
#define CHR_CON26       0x0034
#define CHR_CON27       0x0036
#define CHR_CON28       0x0038
#define CHR_CON29       0x003A
#define CID             0x0100
#define TOP_CKPDN       0x0102
#define TOP_CKPDN_SET   0x0104
#define TOP_CKPDN_CLR   0x0106
#define TOP_CKPDN2      0x0108
#define TOP_CKPDN2_SET  0x010A
#define TOP_CKPDN2_CLR  0x010C
#define TOP_GPIO_CKPDN  0x010E
#define TOP_RST_CON     0x0114
#define WRP_CKPDN       0x011A
#define WRP_RST_CON     0x0120
#define TOP_RST_MISC    0x0126
#define TOP_CKCON1      0x0128
#define TOP_CKCON2      0x012A
#define TOP_CKTST1      0x012C
#define TOP_CKTST2      0x012E
#define OC_DEG_EN       0x0130
#define OC_CTL0         0x0132
#define OC_CTL1         0x0134
#define OC_CTL2         0x0136
#define INT_RSV         0x0138
#define TEST_CON0       0x013A
#define TEST_CON1       0x013C
#define STATUS0         0x013E
#define STATUS1         0x0140
#define PGSTATUS        0x0142
#define CHRSTATUS       0x0144
#define OCSTATUS0       0x0146
#define OCSTATUS1       0x0148
#define OCSTATUS2       0x014A
#define HDMI_PAD_IE     0x014C
#define TEST_OUT_L      0x014E
#define TEST_OUT_H      0x0150
#define TDSEL_CON       0x0152
#define RDSEL_CON       0x0154
#define GPIO_SMT_CON0   0x0156
#define GPIO_SMT_CON1   0x0158
#define GPIO_SMT_CON2   0x015A
#define GPIO_SMT_CON3   0x015C
#define DRV_CON0        0x015E
#define DRV_CON1        0x0160
#define DRV_CON2        0x0162
#define DRV_CON3        0x0164
#define DRV_CON4        0x0166
#define DRV_CON5        0x0168
#define DRV_CON6        0x016A
#define DRV_CON7        0x016C
#define DRV_CON8        0x016E
#define DRV_CON9        0x0170
#define DRV_CON10       0x0172
#define DRV_CON11       0x0174
#define DRV_CON12       0x0176
#define INT_CON0        0x0178
#define INT_CON1        0x017E
#define INT_STATUS0     0x0184
#define INT_STATUS1     0x0186
#define FQMTR_CON0      0x0188
#define FQMTR_CON1      0x018A
#define FQMTR_CON2      0x018C
#define EFUSE_CON0      0x018E
#define EFUSE_CON1      0x0190
#define EFUSE_CON2      0x0192
#define EFUSE_CON3      0x0194
#define EFUSE_CON4      0x0196
#define EFUSE_CON5      0x0198
#define EFUSE_CON6      0x019A
#define EFUSE_VAL_0_15  0x019C
#define EFUSE_VAL_16_31 0x019E
#define EFUSE_VAL_32_47 0x01A0
#define EFUSE_VAL_48_63 0x01A2
#define EFUSE_VAL_64_79 0x01A4
#define EFUSE_VAL_80_95 0x01A6
#define EFUSE_VAL_96_111 0x01A8
#define EFUSE_VAL_112_127 0x01AA
#define EFUSE_VAL_128_143 0x01AC
#define EFUSE_VAL_144_159 0x01AE
#define EFUSE_VAL_160_175 0x01B0
#define EFUSE_VAL_176_191 0x01B2
#define EFUSE_VAL_192_207 0x01B4
#define EFUSE_VAL_208_223 0x01B6
#define EFUSE_VAL_224_239 0x01B8
#define EFUSE_VAL_240_255 0x01BA
#define EFUSE_VAL_256_271 0x01BC
#define EFUSE_VAL_272_287 0x01BE
#define EFUSE_VAL_288_303 0x01C0
#define EFUSE_VAL_304_319 0x01C2
#define EFUSE_DOUT_0_15 0x01C4
#define EFUSE_DOUT_16_31 0x01C6
#define EFUSE_DOUT_32_47 0x01C8
#define EFUSE_DOUT_48_63 0x01CA
#define SPI_CON         0x01CC
#define TOP_CKPDN3      0x01CE
#define TOP_CKCON3      0x01D4
#define EFUSE_DOUT_64_79 0x01D6
#define EFUSE_DOUT_80_95 0x01D8
#define EFUSE_DOUT_96_111 0x01DA
#define EFUSE_DOUT_112_127 0x01DC
#define EFUSE_DOUT_128_143 0x01DE
#define EFUSE_DOUT_144_159 0x01E0
#define EFUSE_DOUT_160_175 0x01E2
#define EFUSE_DOUT_176_191 0x01E4
#define EFUSE_DOUT_192_207 0x01E6
#define EFUSE_DOUT_208_223 0x01E8
#define EFUSE_DOUT_224_239 0x01EA
#define EFUSE_DOUT_240_255 0x01EC
#define EFUSE_DOUT_256_271 0x01EE
#define EFUSE_DOUT_272_287 0x01F0
#define EFUSE_DOUT_288_303 0x01F2
#define EFUSE_DOUT_304_319 0x01F4
#define BUCK_CON0       0x0200
#define BUCK_CON1       0x0202
#define BUCK_CON2       0x0204
#define BUCK_CON3       0x0206
#define BUCK_CON4       0x0208
#define BUCK_CON5       0x020A
#define BUCK_CON6       0x020C
#define BUCK_CON7       0x020E
#define BUCK_CON8       0x0210
#define BUCK_CON9       0x0212
#define VCA15_CON0      0x0214
#define VCA15_CON1      0x0216
#define VCA15_CON2      0x0218
#define VCA15_CON3      0x021A
#define VCA15_CON4      0x021C
#define VCA15_CON5      0x021E
#define VCA15_CON6      0x0220
#define VCA15_CON7      0x0222
#define VCA15_CON8      0x0224
#define VCA15_CON9      0x0226
#define VCA15_CON10     0x0228
#define VCA15_CON11     0x022A
#define VCA15_CON12     0x022C
#define VCA15_CON13     0x022E
#define VCA15_CON14     0x0230
#define VCA15_CON15     0x0232
#define VCA15_CON16     0x0234
#define VCA15_CON17     0x0236
#define VCA15_CON18     0x0238
#define VSRMCA15_CON0   0x023A
#define VSRMCA15_CON1   0x023C
#define VSRMCA15_CON2   0x023E
#define VSRMCA15_CON3   0x0240
#define VSRMCA15_CON4   0x0242
#define VSRMCA15_CON5   0x0244
#define VSRMCA15_CON6   0x0246
#define VSRMCA15_CON7   0x0248
#define VSRMCA15_CON8   0x024A
#define VSRMCA15_CON9   0x024C
#define VSRMCA15_CON10  0x024E
#define VSRMCA15_CON11  0x0250
#define VSRMCA15_CON12  0x0252
#define VSRMCA15_CON13  0x0254
#define VSRMCA15_CON14  0x0256
#define VSRMCA15_CON15  0x0258
#define VSRMCA15_CON16  0x025A
#define VSRMCA15_CON17  0x025C
#define VSRMCA15_CON18  0x025E
#define VSRMCA15_CON19  0x0260
#define VSRMCA15_CON20  0x0262
#define VSRMCA15_CON21  0x0264
#define VCORE_CON0      0x0266
#define VCORE_CON1      0x0268
#define VCORE_CON2      0x026A
#define VCORE_CON3      0x026C
#define VCORE_CON4      0x026E
#define VCORE_CON5      0x0270
#define VCORE_CON6      0x0272
#define VCORE_CON7      0x0274
#define VCORE_CON8      0x0276
#define VCORE_CON9      0x0278
#define VCORE_CON10     0x027A
#define VCORE_CON11     0x027C
#define VCORE_CON12     0x027E
#define VCORE_CON13     0x0280
#define VCORE_CON14     0x0282
#define VCORE_CON15     0x0284
#define VCORE_CON16     0x0286
#define VCORE_CON17     0x0288
#define VCORE_CON18     0x028A
#define VGPU_CON0       0x028C
#define VGPU_CON1       0x028E
#define VGPU_CON2       0x0290
#define VGPU_CON3       0x0292
#define VGPU_CON4       0x0294
#define VGPU_CON5       0x0296
#define VGPU_CON6       0x0298
#define VGPU_CON7       0x029A
#define VGPU_CON8       0x029C
#define VGPU_CON9       0x029E
#define VGPU_CON10      0x02A0
#define VGPU_CON11      0x02A2
#define VGPU_CON12      0x02A4
#define VGPU_CON13      0x02A6
#define VGPU_CON14      0x02A8
#define VGPU_CON15      0x02AA
#define VGPU_CON16      0x02AC
#define VGPU_CON17      0x02AE
#define VGPU_CON18      0x02B0
#define VIO18_CON0      0x0300
#define VIO18_CON1      0x0302
#define VIO18_CON2      0x0304
#define VIO18_CON3      0x0306
#define VIO18_CON4      0x0308
#define VIO18_CON5      0x030A
#define VIO18_CON6      0x030C
#define VIO18_CON7      0x030E
#define VIO18_CON8      0x0310
#define VIO18_CON9      0x0312
#define VIO18_CON10     0x0314
#define VIO18_CON11     0x0316
#define VIO18_CON12     0x0318
#define VIO18_CON13     0x031A
#define VIO18_CON14     0x031C
#define VIO18_CON15     0x031E
#define VIO18_CON16     0x0320
#define VIO18_CON17     0x0322
#define VIO18_CON18     0x0324
#define VPCA7_CON0      0x0326
#define VPCA7_CON1      0x0328
#define VPCA7_CON2      0x032A
#define VPCA7_CON3      0x032C
#define VPCA7_CON4      0x032E
#define VPCA7_CON5      0x0330
#define VPCA7_CON6      0x0332
#define VPCA7_CON7      0x0334
#define VPCA7_CON8      0x0336
#define VPCA7_CON9      0x0338
#define VPCA7_CON10     0x033A
#define VPCA7_CON11     0x033C
#define VPCA7_CON12     0x033E
#define VPCA7_CON13     0x0340
#define VPCA7_CON14     0x0342
#define VPCA7_CON15     0x0344
#define VPCA7_CON16     0x0346
#define VPCA7_CON17     0x0348
#define VPCA7_CON18     0x034A
#define VSRMCA7_CON0    0x034C
#define VSRMCA7_CON1    0x034E
#define VSRMCA7_CON2    0x0350
#define VSRMCA7_CON3    0x0352
#define VSRMCA7_CON4    0x0354
#define VSRMCA7_CON5    0x0356
#define VSRMCA7_CON6    0x0358
#define VSRMCA7_CON7    0x035A
#define VSRMCA7_CON8    0x035C
#define VSRMCA7_CON9    0x035E
#define VSRMCA7_CON10   0x0360
#define VSRMCA7_CON11   0x0362
#define VSRMCA7_CON12   0x0364
#define VSRMCA7_CON13   0x0366
#define VSRMCA7_CON14   0x0368
#define VSRMCA7_CON15   0x036A
#define VSRMCA7_CON16   0x036C
#define VSRMCA7_CON17   0x036E
#define VSRMCA7_CON18   0x0370
#define VSRMCA7_CON19   0x0372
#define VSRMCA7_CON20   0x0374
#define VSRMCA7_CON21   0x0376
#define VDRM_CON0       0x0378
#define VDRM_CON1       0x037A
#define VDRM_CON2       0x037C
#define VDRM_CON3       0x037E
#define VDRM_CON4       0x0380
#define VDRM_CON5       0x0382
#define VDRM_CON6       0x0384
#define VDRM_CON7       0x0386
#define VDRM_CON8       0x0388
#define VDRM_CON9       0x038A
#define VDRM_CON10      0x038C
#define VDRM_CON11      0x038E
#define VDRM_CON12      0x0390
#define VDRM_CON13      0x0392
#define VDRM_CON14      0x0394
#define VDRM_CON15      0x0396
#define VDRM_CON16      0x0398
#define VDRM_CON17      0x039A
#define VDRM_CON18      0x039C
#define BUCK_K_CON0     0x039E
#define BUCK_K_CON1     0x03A0
#define ANALDO_CON0     0x0400
#define ANALDO_CON1     0x0402
#define ANALDO_CON2     0x0404
#define ANALDO_CON3     0x0406
#define ANALDO_CON4     0x0408
#define ANALDO_CON5     0x040A
#define ANALDO_CON6     0x040C
#define ANALDO_CON7     0x040E
#define DIGLDO_CON0     0x0410
#define DIGLDO_CON1     0x0412
#define DIGLDO_CON2     0x0414
#define DIGLDO_CON3     0x0416
#define DIGLDO_CON4     0x0418
#define DIGLDO_CON5     0x041A
#define DIGLDO_CON6     0x041C
#define DIGLDO_CON7     0x041E
#define DIGLDO_CON8     0x0420
#define DIGLDO_CON9     0x0422
#define DIGLDO_CON10    0x0424
#define DIGLDO_CON11    0x0426
#define DIGLDO_CON12    0x0428
#define DIGLDO_CON13    0x042A
#define DIGLDO_CON14    0x042C
#define DIGLDO_CON15    0x042E
#define DIGLDO_CON16    0x0430
#define DIGLDO_CON17    0x0432
#define DIGLDO_CON18    0x0434
#define DIGLDO_CON19    0x0436
#define DIGLDO_CON20    0x0438
#define DIGLDO_CON21    0x043A
#define DIGLDO_CON22    0x043C
#define DIGLDO_CON23    0x043E
#define DIGLDO_CON24    0x0440
#define DIGLDO_CON25    0x0442
#define DIGLDO_CON26    0x0444
#define DIGLDO_CON27    0x0446
#define DIGLDO_CON28    0x0448
#define DIGLDO_CON29    0x044A
#define DIGLDO_CON30    0x044C
#define DIGLDO_CON31    0x044E
#define DIGLDO_CON32    0x0450
#define DIGLDO_CON33    0x45A
#define STRUP_CON0      0x0500
#define STRUP_CON2      0x0502
#define STRUP_CON3      0x0504
#define STRUP_CON4      0x0506
#define STRUP_CON5      0x0508
#define STRUP_CON6      0x050A
#define STRUP_CON7      0x050C
#define STRUP_CON8      0x050E
#define STRUP_CON9      0x0510
#define STRUP_CON10     0x0512
#define AUXADC_ADC0     0x0514
#define AUXADC_ADC1     0x0516
#define AUXADC_ADC2     0x0518
#define AUXADC_ADC3     0x051A
#define AUXADC_ADC4     0x051C
#define AUXADC_ADC5     0x051E
#define AUXADC_ADC6     0x0520
#define AUXADC_ADC7     0x0522
#define AUXADC_ADC8     0x0524
#define AUXADC_ADC9     0x0526
#define AUXADC_ADC10    0x0528
#define AUXADC_ADC11    0x052A
#define AUXADC_ADC12    0x052C
#define AUXADC_ADC13    0x052E
#define AUXADC_ADC14    0x0530
#define AUXADC_ADC15    0x0532
#define AUXADC_ADC16    0x0534
#define AUXADC_ADC17    0x0536
#define AUXADC_ADC18    0x0538
#define AUXADC_ADC19    0x053A
#define AUXADC_ADC20    0x053C
#define AUXADC_ADC21    0x053E
#define AUXADC_ADC22    0x0540
#define AUXADC_CON0     0x0542
#define AUXADC_CON1     0x0544
#define AUXADC_CON2     0x0546
#define AUXADC_CON3     0x0548
#define AUXADC_CON4     0x054A
#define AUXADC_CON5     0x054C
#define AUXADC_CON6     0x054E
#define AUXADC_CON7     0x0550
#define AUXADC_CON8     0x0552
#define AUXADC_CON9     0x0554
#define AUXADC_CON10    0x0556
#define AUXADC_CON11    0x0558
#define AUXADC_CON12    0x055A
#define AUXADC_CON13    0x055C
#define AUXADC_CON14    0x055E
#define FLASH_CON0      0x0560
#define FLASH_CON1      0x0562
#define FLASH_CON2      0x0564
#define KPLED_CON0      0x0566
#define KPLED_CON1      0x0568
#define KPLED_CON2      0x056A
#define ISINKS_CON0     0x056C
#define ISINKS_CON1     0x056E
#define ISINKS_CON2     0x0570
#define ISINKS_CON3     0x0572
#define ISINKS_CON4     0x0574
#define ISINKS_CON5     0x0576
#define ISINKS_CON6     0x0578
#define ISINKS_CON7     0x057A
#define ISINKS_CON8     0x057C
#define ISINKS_CON9     0x057E
#define ISINKS_CON10    0x0580
#define ISINKS_CON11    0x0582
#define ACCDET_CON0     0x0584
#define ACCDET_CON1     0x0586
#define ACCDET_CON2     0x0588
#define ACCDET_CON3     0x058A
#define ACCDET_CON4     0x058C
#define ACCDET_CON5     0x058E
#define ACCDET_CON6     0x0590
#define ACCDET_CON7     0x0592
#define ACCDET_CON8     0x0594
#define ACCDET_CON9     0x0596
#define ACCDET_CON10    0x0598
#define ACCDET_CON11    0x059A
#define ACCDET_CON12    0x059C
#define ACCDET_CON13    0x059E
#define ACCDET_CON14    0x05A0
#define ACCDET_CON15    0x05A2
#define ACCDET_CON16    0x05A4
#define SPK_CON0        0x0600
#define SPK_CON1        0x0602
#define SPK_CON2        0x0604
#define SPK_CON3        0x0606
#define SPK_CON4        0x0608
#define SPK_CON5        0x060A
#define SPK_CON6        0x060C
#define SPK_CON7        0x060E
#define SPK_CON8        0x0610
#define SPK_CON9        0x0612
#define SPK_CON10       0x0614
#define SPK_CON11       0x0616
#define FGADC_CON0      0x0618
#define FGADC_CON1      0x061A
#define FGADC_CON2      0x061C
#define FGADC_CON3      0x061E
#define FGADC_CON4      0x0620
#define FGADC_CON5      0x0622
#define FGADC_CON6      0x0624
#define FGADC_CON7      0x0626
#define FGADC_CON8      0x0628
#define FGADC_CON9      0x062A
#define FGADC_CON10     0x062C
#define FGADC_CON11     0x062E
#define FGADC_CON12     0x0630
#define FGADC_CON13     0x0632
#define FGADC_CON14     0x0634
#define FGADC_CON15     0x0636
#define FGADC_CON16     0x0638
#define FGADC_CON17     0x063A
#define FGADC_CON18     0x063C
#define FGADC_CON19     0x063E
#define RTC_MIX_CON0    0x0640
#define RTC_MIX_CON1    0x0642
#define AUDDAC_CON0     0x0700
#define AUDBUF_CFG0     0x0702
#define AUDBUF_CFG1     0x0704
#define AUDBUF_CFG2     0x0706
#define AUDBUF_CFG3     0x0708
#define AUDBUF_CFG4     0x070A
#define IBIASDIST_CFG0  0x070C
#define AUDACCDEPOP_CFG0 0x070E
#define AUD_IV_CFG0     0x0710
#define AUDCLKGEN_CFG0  0x0712
#define AUDLDO_CFG0     0x0714
#define AUDLDO_CFG1     0x0716
#define AUDNVREGGLB_CFG0 0x0718
#define AUD_NCP0        0x071A
#define AUDPREAMP_CON0  0x071C
#define AUDADC_CON0     0x071E
#define AUDADC_CON1     0x0720
#define AUDADC_CON2     0x0722
#define AUDADC_CON3     0x0724
#define AUDADC_CON4     0x0726
#define AUDADC_CON5     0x0728
#define AUDADC_CON6     0x072A
#define AUDDIGMI_CON0   0x072C
#define AUDLSBUF_CON0   0x072E
#define AUDLSBUF_CON1   0x0730
#define AUDENCSPARE_CON0 0x0732
#define AUDENCCLKSQ_CON0 0x0734
#define AUDPREAMPGAIN_CON0 0x0736
#define ZCD_CON0        0x0738
#define ZCD_CON1        0x073A
#define ZCD_CON2        0x073C
#define ZCD_CON3        0x073E
#define ZCD_CON4        0x0740
#define ZCD_CON5        0x0742
#define NCP_CLKDIV_CON0 0x0744
#define NCP_CLKDIV_CON1 0x0746
#define RG_DCXO_S2A_CON0 0x800
#define RG_DCXO_S2A_TMP1_CON0 0x802
#define RG_DCXO_S2A_TMP1_CON1 0x804
#define RG_DCXO_S2A_TMP2_CON0 0x806
#define RG_DCXO_S2A_TMP2_CON1 0x808
#define RG_DCXO_S2A_TMP3_CON0 0x80a
#define RG_DCXO_S2A_TMP3_CON1 0x80c
#define RG_DCXO_S2A_FINAL_CON0 0x80e
#define RG_DCXO_S2A_FINAL_CON1 0x810
#define RG_DCXO_A2S_CON0 0x812
#define RG_DCXO_A2S_TMP1_CON0 0x814
#define RG_DCXO_A2S_TMP1_CON1 0x816
#define RG_DCXO_A2S_TMP2_CON0 0x818
#define RG_DCXO_A2S_TMP2_CON1 0x81a
#define RG_DCXO_A2S_TMP3_CON0 0x81c
#define RG_DCXO_A2S_TMP3_CON1 0x81e
#define RG_DCXO_A2S_FINAL_CON0 0x820
#define RG_DCXO_A2S_FINAL_CON1 0x822
#define RG_DCXO_POR2_CON0 0x824
#define RG_DCXO_POR2_CON1 0x826
#define RG_DCXO_POR2_CON2 0x828
#define RG_DCXO_POR2_TMP1_CON0 0x82a
#define RG_DCXO_POR2_TMP1_CON1 0x82c
#define RG_DCXO_POR2_TMP2_CON0 0x82e
#define RG_DCXO_POR2_TMP2_CON1 0x830
#define RG_DCXO_POR2_TMP3_CON0 0x832
#define RG_DCXO_POR2_TMP3_CON1 0x834
#define RG_DCXO_POR2_FINAL_CON0 0x836
#define RG_DCXO_POR2_FINAL_CON1 0x838
#define RG_DCXO_CON0    0x83a
#define RG_DCXO_CON1    0x83c
#define RG_DCXO_CON2    0x83e
#define RG_DCXO_CON3    0x840
#define RG_DCXO_MANUAL_CON3 0x842
#define RG_DCXO_MANUAL_CON1 0x844
#define RG_DCXO_MANUAL_CON2 0x846
#define RG_DCXO_ANALOG_CON0 0x848
#define RG_DCXO_ANALOG_CON1 0x84a
#define RG_DCXO_ANALOG_CON2 0x84c
#define RG_DCXO_ANALOG_CON3 0x84e
#define RG_DCXO_ANALOG_CON4 0x850
#define RG_DCXO_FORCE_MODE0 0x852
#define RG_DCXO_FORCE_MODE1 0x854
#define RG_DCXO_FORCE_MODE2 0x856
#define RG_DCXO_S2A_CON1 0x858
#define RG_DCXO_A2S_CON1 0x85a
#define RG_DCXO_POR2_CON3 0x85c
#define RG_DCXO_FORCE_MODE3 0x85e
#define RG_DCXO_ANALOG_RO0 0x860
#define RG_DCXO_TRIM_RO0 0x862
#define RG_DCXO_TRIM_RO1 0x864

#endif /* __MFD_MT6397_REGISTERS_H__ */

