

================================================================
== Vitis HLS Report for 'hd_cal96'
================================================================
* Date:           Fri Jun  3 08:30:03 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        yan
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%temp_flame96_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %temp_flame96"   --->   Operation 2 'read' 'temp_flame96_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%flame96_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %flame96"   --->   Operation 3 'read' 'flame96_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln1350 = trunc i96 %flame96_read"   --->   Operation 4 'trunc' 'trunc_ln1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln1350_1 = trunc i96 %temp_flame96_read"   --->   Operation 5 'trunc' 'trunc_ln1350_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln1350_2 = trunc i96 %flame96_read"   --->   Operation 6 'trunc' 'trunc_ln1350_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln1350_3 = trunc i96 %temp_flame96_read"   --->   Operation 7 'trunc' 'trunc_ln1350_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln1350_4 = trunc i96 %flame96_read"   --->   Operation 8 'trunc' 'trunc_ln1350_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln1350_5 = trunc i96 %temp_flame96_read"   --->   Operation 9 'trunc' 'trunc_ln1350_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln1350_6 = trunc i96 %flame96_read"   --->   Operation 10 'trunc' 'trunc_ln1350_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln1350_7 = trunc i96 %temp_flame96_read"   --->   Operation 11 'trunc' 'trunc_ln1350_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln1350_8 = trunc i96 %flame96_read"   --->   Operation 12 'trunc' 'trunc_ln1350_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln1350_9 = trunc i96 %temp_flame96_read"   --->   Operation 13 'trunc' 'trunc_ln1350_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln1350_10 = trunc i96 %flame96_read"   --->   Operation 14 'trunc' 'trunc_ln1350_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln1350_11 = trunc i96 %temp_flame96_read"   --->   Operation 15 'trunc' 'trunc_ln1350_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln1350_12 = trunc i96 %flame96_read"   --->   Operation 16 'trunc' 'trunc_ln1350_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1350_13 = trunc i96 %temp_flame96_read"   --->   Operation 17 'trunc' 'trunc_ln1350_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln1350_14 = trunc i96 %flame96_read"   --->   Operation 18 'trunc' 'trunc_ln1350_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln1350_15 = trunc i96 %temp_flame96_read"   --->   Operation 19 'trunc' 'trunc_ln1350_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln1350_16 = trunc i96 %flame96_read"   --->   Operation 20 'trunc' 'trunc_ln1350_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln1350_17 = trunc i96 %temp_flame96_read"   --->   Operation 21 'trunc' 'trunc_ln1350_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln1350_18 = trunc i96 %flame96_read"   --->   Operation 22 'trunc' 'trunc_ln1350_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1350_19 = trunc i96 %temp_flame96_read"   --->   Operation 23 'trunc' 'trunc_ln1350_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln1350_20 = trunc i96 %flame96_read"   --->   Operation 24 'trunc' 'trunc_ln1350_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1350_21 = trunc i96 %temp_flame96_read"   --->   Operation 25 'trunc' 'trunc_ln1350_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln1350_22 = trunc i96 %flame96_read"   --->   Operation 26 'trunc' 'trunc_ln1350_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1350_23 = trunc i96 %temp_flame96_read"   --->   Operation 27 'trunc' 'trunc_ln1350_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1350_24 = trunc i96 %flame96_read"   --->   Operation 28 'trunc' 'trunc_ln1350_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1350_25 = trunc i96 %temp_flame96_read"   --->   Operation 29 'trunc' 'trunc_ln1350_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln1350_26 = trunc i96 %flame96_read"   --->   Operation 30 'trunc' 'trunc_ln1350_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1350_27 = trunc i96 %temp_flame96_read"   --->   Operation 31 'trunc' 'trunc_ln1350_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln1350_28 = trunc i96 %flame96_read"   --->   Operation 32 'trunc' 'trunc_ln1350_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln1350_29 = trunc i96 %temp_flame96_read"   --->   Operation 33 'trunc' 'trunc_ln1350_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1350_30 = trunc i96 %flame96_read"   --->   Operation 34 'trunc' 'trunc_ln1350_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln1350_31 = trunc i96 %temp_flame96_read"   --->   Operation 35 'trunc' 'trunc_ln1350_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1350_32 = trunc i96 %flame96_read"   --->   Operation 36 'trunc' 'trunc_ln1350_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln1350_33 = trunc i96 %temp_flame96_read"   --->   Operation 37 'trunc' 'trunc_ln1350_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1350_34 = trunc i96 %flame96_read"   --->   Operation 38 'trunc' 'trunc_ln1350_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1350_35 = trunc i96 %temp_flame96_read"   --->   Operation 39 'trunc' 'trunc_ln1350_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1350_36 = trunc i96 %flame96_read"   --->   Operation 40 'trunc' 'trunc_ln1350_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1350_37 = trunc i96 %temp_flame96_read"   --->   Operation 41 'trunc' 'trunc_ln1350_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1350_38 = trunc i96 %flame96_read"   --->   Operation 42 'trunc' 'trunc_ln1350_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1350_39 = trunc i96 %temp_flame96_read"   --->   Operation 43 'trunc' 'trunc_ln1350_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln1350_40 = trunc i96 %flame96_read"   --->   Operation 44 'trunc' 'trunc_ln1350_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1350_41 = trunc i96 %temp_flame96_read"   --->   Operation 45 'trunc' 'trunc_ln1350_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1350_42 = trunc i96 %flame96_read"   --->   Operation 46 'trunc' 'trunc_ln1350_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln1350_43 = trunc i96 %temp_flame96_read"   --->   Operation 47 'trunc' 'trunc_ln1350_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1350_44 = trunc i96 %flame96_read"   --->   Operation 48 'trunc' 'trunc_ln1350_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1350_45 = trunc i96 %temp_flame96_read"   --->   Operation 49 'trunc' 'trunc_ln1350_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln1350_46 = trunc i96 %flame96_read"   --->   Operation 50 'trunc' 'trunc_ln1350_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln1350_47 = trunc i96 %temp_flame96_read"   --->   Operation 51 'trunc' 'trunc_ln1350_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1350_48 = trunc i96 %flame96_read"   --->   Operation 52 'trunc' 'trunc_ln1350_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1350_49 = trunc i96 %temp_flame96_read"   --->   Operation 53 'trunc' 'trunc_ln1350_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1350_50 = trunc i96 %flame96_read"   --->   Operation 54 'trunc' 'trunc_ln1350_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln1350_51 = trunc i96 %temp_flame96_read"   --->   Operation 55 'trunc' 'trunc_ln1350_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln1350_52 = trunc i96 %flame96_read"   --->   Operation 56 'trunc' 'trunc_ln1350_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln1350_53 = trunc i96 %temp_flame96_read"   --->   Operation 57 'trunc' 'trunc_ln1350_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1350_54 = trunc i96 %flame96_read"   --->   Operation 58 'trunc' 'trunc_ln1350_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln1350_55 = trunc i96 %temp_flame96_read"   --->   Operation 59 'trunc' 'trunc_ln1350_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln1350_56 = trunc i96 %flame96_read"   --->   Operation 60 'trunc' 'trunc_ln1350_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1350_57 = trunc i96 %temp_flame96_read"   --->   Operation 61 'trunc' 'trunc_ln1350_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln1350_58 = trunc i96 %flame96_read"   --->   Operation 62 'trunc' 'trunc_ln1350_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1350_59 = trunc i96 %temp_flame96_read"   --->   Operation 63 'trunc' 'trunc_ln1350_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1350_60 = trunc i96 %flame96_read"   --->   Operation 64 'trunc' 'trunc_ln1350_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1350_61 = trunc i96 %temp_flame96_read"   --->   Operation 65 'trunc' 'trunc_ln1350_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1350_62 = trunc i96 %flame96_read"   --->   Operation 66 'trunc' 'trunc_ln1350_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1350_63 = trunc i96 %temp_flame96_read"   --->   Operation 67 'trunc' 'trunc_ln1350_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln1350_64 = trunc i96 %flame96_read"   --->   Operation 68 'trunc' 'trunc_ln1350_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln1350_65 = trunc i96 %temp_flame96_read"   --->   Operation 69 'trunc' 'trunc_ln1350_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln1350_66 = trunc i96 %flame96_read"   --->   Operation 70 'trunc' 'trunc_ln1350_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1350_67 = trunc i96 %temp_flame96_read"   --->   Operation 71 'trunc' 'trunc_ln1350_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln1350_68 = trunc i96 %flame96_read"   --->   Operation 72 'trunc' 'trunc_ln1350_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1350_69 = trunc i96 %temp_flame96_read"   --->   Operation 73 'trunc' 'trunc_ln1350_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln1350_70 = trunc i96 %flame96_read"   --->   Operation 74 'trunc' 'trunc_ln1350_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln1350_71 = trunc i96 %temp_flame96_read"   --->   Operation 75 'trunc' 'trunc_ln1350_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1350_72 = trunc i96 %flame96_read"   --->   Operation 76 'trunc' 'trunc_ln1350_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1350_73 = trunc i96 %temp_flame96_read"   --->   Operation 77 'trunc' 'trunc_ln1350_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln1350_74 = trunc i96 %flame96_read"   --->   Operation 78 'trunc' 'trunc_ln1350_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1350_75 = trunc i96 %temp_flame96_read"   --->   Operation 79 'trunc' 'trunc_ln1350_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln1350_76 = trunc i96 %flame96_read"   --->   Operation 80 'trunc' 'trunc_ln1350_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln1350_77 = trunc i96 %temp_flame96_read"   --->   Operation 81 'trunc' 'trunc_ln1350_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1350_78 = trunc i96 %flame96_read"   --->   Operation 82 'trunc' 'trunc_ln1350_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1350_79 = trunc i96 %temp_flame96_read"   --->   Operation 83 'trunc' 'trunc_ln1350_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1350_80 = trunc i96 %flame96_read"   --->   Operation 84 'trunc' 'trunc_ln1350_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln1350_81 = trunc i96 %temp_flame96_read"   --->   Operation 85 'trunc' 'trunc_ln1350_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1350_82 = trunc i96 %flame96_read"   --->   Operation 86 'trunc' 'trunc_ln1350_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln1350_83 = trunc i96 %temp_flame96_read"   --->   Operation 87 'trunc' 'trunc_ln1350_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln1350_84 = trunc i96 %flame96_read"   --->   Operation 88 'trunc' 'trunc_ln1350_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1350_85 = trunc i96 %temp_flame96_read"   --->   Operation 89 'trunc' 'trunc_ln1350_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1350_86 = trunc i96 %flame96_read"   --->   Operation 90 'trunc' 'trunc_ln1350_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1350_87 = trunc i96 %temp_flame96_read"   --->   Operation 91 'trunc' 'trunc_ln1350_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1350_88 = trunc i96 %flame96_read"   --->   Operation 92 'trunc' 'trunc_ln1350_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1350_89 = trunc i96 %temp_flame96_read"   --->   Operation 93 'trunc' 'trunc_ln1350_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln1350_90 = trunc i96 %flame96_read"   --->   Operation 94 'trunc' 'trunc_ln1350_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln1350_91 = trunc i96 %temp_flame96_read"   --->   Operation 95 'trunc' 'trunc_ln1350_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln1350_92 = trunc i96 %flame96_read"   --->   Operation 96 'trunc' 'trunc_ln1350_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln1350_93 = trunc i96 %temp_flame96_read"   --->   Operation 97 'trunc' 'trunc_ln1350_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln1350_94 = trunc i96 %flame96_read"   --->   Operation 98 'trunc' 'trunc_ln1350_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln1350_95 = trunc i96 %temp_flame96_read"   --->   Operation 99 'trunc' 'trunc_ln1350_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln1350_96 = trunc i96 %flame96_read"   --->   Operation 100 'trunc' 'trunc_ln1350_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln1350_97 = trunc i96 %temp_flame96_read"   --->   Operation 101 'trunc' 'trunc_ln1350_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln1350_98 = trunc i96 %flame96_read"   --->   Operation 102 'trunc' 'trunc_ln1350_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln1350_99 = trunc i96 %temp_flame96_read"   --->   Operation 103 'trunc' 'trunc_ln1350_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln1350_100 = trunc i96 %flame96_read"   --->   Operation 104 'trunc' 'trunc_ln1350_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln1350_101 = trunc i96 %temp_flame96_read"   --->   Operation 105 'trunc' 'trunc_ln1350_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln1350_102 = trunc i96 %flame96_read"   --->   Operation 106 'trunc' 'trunc_ln1350_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln1350_103 = trunc i96 %temp_flame96_read"   --->   Operation 107 'trunc' 'trunc_ln1350_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln1350_104 = trunc i96 %flame96_read"   --->   Operation 108 'trunc' 'trunc_ln1350_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln1350_105 = trunc i96 %temp_flame96_read"   --->   Operation 109 'trunc' 'trunc_ln1350_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1350_106 = trunc i96 %flame96_read"   --->   Operation 110 'trunc' 'trunc_ln1350_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln1350_107 = trunc i96 %temp_flame96_read"   --->   Operation 111 'trunc' 'trunc_ln1350_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln1350_108 = trunc i96 %flame96_read"   --->   Operation 112 'trunc' 'trunc_ln1350_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln1350_109 = trunc i96 %temp_flame96_read"   --->   Operation 113 'trunc' 'trunc_ln1350_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln1350_110 = trunc i96 %flame96_read"   --->   Operation 114 'trunc' 'trunc_ln1350_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln1350_111 = trunc i96 %temp_flame96_read"   --->   Operation 115 'trunc' 'trunc_ln1350_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln1350_112 = trunc i96 %flame96_read"   --->   Operation 116 'trunc' 'trunc_ln1350_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln1350_113 = trunc i96 %temp_flame96_read"   --->   Operation 117 'trunc' 'trunc_ln1350_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln1350_114 = trunc i96 %flame96_read"   --->   Operation 118 'trunc' 'trunc_ln1350_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln1350_115 = trunc i96 %temp_flame96_read"   --->   Operation 119 'trunc' 'trunc_ln1350_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln1350_116 = trunc i96 %flame96_read"   --->   Operation 120 'trunc' 'trunc_ln1350_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln1350_117 = trunc i96 %temp_flame96_read"   --->   Operation 121 'trunc' 'trunc_ln1350_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln1350_118 = trunc i96 %flame96_read"   --->   Operation 122 'trunc' 'trunc_ln1350_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1350_119 = trunc i96 %temp_flame96_read"   --->   Operation 123 'trunc' 'trunc_ln1350_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln1350_120 = trunc i96 %flame96_read"   --->   Operation 124 'trunc' 'trunc_ln1350_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln1350_121 = trunc i96 %temp_flame96_read"   --->   Operation 125 'trunc' 'trunc_ln1350_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln1350_122 = trunc i96 %flame96_read"   --->   Operation 126 'trunc' 'trunc_ln1350_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln1350_123 = trunc i96 %temp_flame96_read"   --->   Operation 127 'trunc' 'trunc_ln1350_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln1350_124 = trunc i96 %flame96_read"   --->   Operation 128 'trunc' 'trunc_ln1350_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln1350_125 = trunc i96 %temp_flame96_read"   --->   Operation 129 'trunc' 'trunc_ln1350_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln1350_126 = trunc i96 %flame96_read"   --->   Operation 130 'trunc' 'trunc_ln1350_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln1350_127 = trunc i96 %temp_flame96_read"   --->   Operation 131 'trunc' 'trunc_ln1350_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.30ns)   --->   "%ret = xor i96 %temp_flame96_read, i96 %flame96_read"   --->   Operation 132 'xor' 'ret' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.29ns)   --->   "%xor_ln1350_1 = xor i95 %trunc_ln1350_127, i95 %trunc_ln1350_126"   --->   Operation 133 'xor' 'xor_ln1350_1' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.29ns)   --->   "%xor_ln1350_2 = xor i94 %trunc_ln1350_125, i94 %trunc_ln1350_124"   --->   Operation 134 'xor' 'xor_ln1350_2' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.29ns)   --->   "%xor_ln1350_3 = xor i93 %trunc_ln1350_123, i93 %trunc_ln1350_122"   --->   Operation 135 'xor' 'xor_ln1350_3' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.29ns)   --->   "%xor_ln1350_4 = xor i92 %trunc_ln1350_121, i92 %trunc_ln1350_120"   --->   Operation 136 'xor' 'xor_ln1350_4' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.29ns)   --->   "%xor_ln1350_5 = xor i91 %trunc_ln1350_119, i91 %trunc_ln1350_118"   --->   Operation 137 'xor' 'xor_ln1350_5' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.29ns)   --->   "%xor_ln1350_6 = xor i90 %trunc_ln1350_117, i90 %trunc_ln1350_116"   --->   Operation 138 'xor' 'xor_ln1350_6' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.28ns)   --->   "%xor_ln1350_7 = xor i89 %trunc_ln1350_115, i89 %trunc_ln1350_114"   --->   Operation 139 'xor' 'xor_ln1350_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.28ns)   --->   "%xor_ln1350_8 = xor i88 %trunc_ln1350_113, i88 %trunc_ln1350_112"   --->   Operation 140 'xor' 'xor_ln1350_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.28ns)   --->   "%xor_ln1350_9 = xor i87 %trunc_ln1350_111, i87 %trunc_ln1350_110"   --->   Operation 141 'xor' 'xor_ln1350_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.28ns)   --->   "%xor_ln1350_10 = xor i86 %trunc_ln1350_109, i86 %trunc_ln1350_108"   --->   Operation 142 'xor' 'xor_ln1350_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.28ns)   --->   "%xor_ln1350_11 = xor i85 %trunc_ln1350_107, i85 %trunc_ln1350_106"   --->   Operation 143 'xor' 'xor_ln1350_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.28ns)   --->   "%xor_ln1350_12 = xor i84 %trunc_ln1350_105, i84 %trunc_ln1350_104"   --->   Operation 144 'xor' 'xor_ln1350_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.27ns)   --->   "%xor_ln1350_13 = xor i83 %trunc_ln1350_103, i83 %trunc_ln1350_102"   --->   Operation 145 'xor' 'xor_ln1350_13' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.27ns)   --->   "%xor_ln1350_14 = xor i82 %trunc_ln1350_101, i82 %trunc_ln1350_100"   --->   Operation 146 'xor' 'xor_ln1350_14' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.27ns)   --->   "%xor_ln1350_15 = xor i81 %trunc_ln1350_99, i81 %trunc_ln1350_98"   --->   Operation 147 'xor' 'xor_ln1350_15' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.27ns)   --->   "%xor_ln1350_16 = xor i80 %trunc_ln1350_97, i80 %trunc_ln1350_96"   --->   Operation 148 'xor' 'xor_ln1350_16' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.27ns)   --->   "%xor_ln1350_17 = xor i79 %trunc_ln1350_95, i79 %trunc_ln1350_94"   --->   Operation 149 'xor' 'xor_ln1350_17' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.27ns)   --->   "%xor_ln1350_18 = xor i78 %trunc_ln1350_93, i78 %trunc_ln1350_92"   --->   Operation 150 'xor' 'xor_ln1350_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.27ns)   --->   "%xor_ln1350_19 = xor i77 %trunc_ln1350_91, i77 %trunc_ln1350_90"   --->   Operation 151 'xor' 'xor_ln1350_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.27ns)   --->   "%xor_ln1350_20 = xor i76 %trunc_ln1350_89, i76 %trunc_ln1350_88"   --->   Operation 152 'xor' 'xor_ln1350_20' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.27ns)   --->   "%xor_ln1350_21 = xor i75 %trunc_ln1350_87, i75 %trunc_ln1350_86"   --->   Operation 153 'xor' 'xor_ln1350_21' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.27ns)   --->   "%xor_ln1350_22 = xor i74 %trunc_ln1350_85, i74 %trunc_ln1350_84"   --->   Operation 154 'xor' 'xor_ln1350_22' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.28ns)   --->   "%xor_ln1350_23 = xor i73 %trunc_ln1350_83, i73 %trunc_ln1350_82"   --->   Operation 155 'xor' 'xor_ln1350_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.28ns)   --->   "%xor_ln1350_24 = xor i72 %trunc_ln1350_81, i72 %trunc_ln1350_80"   --->   Operation 156 'xor' 'xor_ln1350_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.28ns)   --->   "%xor_ln1350_25 = xor i71 %trunc_ln1350_79, i71 %trunc_ln1350_78"   --->   Operation 157 'xor' 'xor_ln1350_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.28ns)   --->   "%xor_ln1350_26 = xor i70 %trunc_ln1350_77, i70 %trunc_ln1350_76"   --->   Operation 158 'xor' 'xor_ln1350_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.28ns)   --->   "%xor_ln1350_27 = xor i69 %trunc_ln1350_75, i69 %trunc_ln1350_74"   --->   Operation 159 'xor' 'xor_ln1350_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.28ns)   --->   "%xor_ln1350_28 = xor i68 %trunc_ln1350_73, i68 %trunc_ln1350_72"   --->   Operation 160 'xor' 'xor_ln1350_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.28ns)   --->   "%xor_ln1350_29 = xor i67 %trunc_ln1350_71, i67 %trunc_ln1350_70"   --->   Operation 161 'xor' 'xor_ln1350_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.28ns)   --->   "%xor_ln1350_30 = xor i66 %trunc_ln1350_69, i66 %trunc_ln1350_68"   --->   Operation 162 'xor' 'xor_ln1350_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.28ns)   --->   "%xor_ln1350_31 = xor i65 %trunc_ln1350_67, i65 %trunc_ln1350_66"   --->   Operation 163 'xor' 'xor_ln1350_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.28ns)   --->   "%xor_ln1350_32 = xor i64 %trunc_ln1350_65, i64 %trunc_ln1350_64"   --->   Operation 164 'xor' 'xor_ln1350_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.29ns)   --->   "%xor_ln1350_33 = xor i63 %trunc_ln1350_63, i63 %trunc_ln1350_62"   --->   Operation 165 'xor' 'xor_ln1350_33' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.29ns)   --->   "%xor_ln1350_34 = xor i62 %trunc_ln1350_61, i62 %trunc_ln1350_60"   --->   Operation 166 'xor' 'xor_ln1350_34' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.29ns)   --->   "%xor_ln1350_35 = xor i61 %trunc_ln1350_59, i61 %trunc_ln1350_58"   --->   Operation 167 'xor' 'xor_ln1350_35' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.29ns)   --->   "%xor_ln1350_36 = xor i60 %trunc_ln1350_57, i60 %trunc_ln1350_56"   --->   Operation 168 'xor' 'xor_ln1350_36' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.29ns)   --->   "%xor_ln1350_37 = xor i59 %trunc_ln1350_55, i59 %trunc_ln1350_54"   --->   Operation 169 'xor' 'xor_ln1350_37' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.29ns)   --->   "%xor_ln1350_38 = xor i58 %trunc_ln1350_53, i58 %trunc_ln1350_52"   --->   Operation 170 'xor' 'xor_ln1350_38' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.29ns)   --->   "%xor_ln1350_39 = xor i57 %trunc_ln1350_51, i57 %trunc_ln1350_50"   --->   Operation 171 'xor' 'xor_ln1350_39' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.30ns)   --->   "%xor_ln1350_40 = xor i56 %trunc_ln1350_49, i56 %trunc_ln1350_48"   --->   Operation 172 'xor' 'xor_ln1350_40' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.30ns)   --->   "%xor_ln1350_41 = xor i55 %trunc_ln1350_47, i55 %trunc_ln1350_46"   --->   Operation 173 'xor' 'xor_ln1350_41' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.30ns)   --->   "%xor_ln1350_42 = xor i54 %trunc_ln1350_45, i54 %trunc_ln1350_44"   --->   Operation 174 'xor' 'xor_ln1350_42' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.30ns)   --->   "%xor_ln1350_43 = xor i53 %trunc_ln1350_43, i53 %trunc_ln1350_42"   --->   Operation 175 'xor' 'xor_ln1350_43' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.30ns)   --->   "%xor_ln1350_44 = xor i52 %trunc_ln1350_41, i52 %trunc_ln1350_40"   --->   Operation 176 'xor' 'xor_ln1350_44' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.30ns)   --->   "%xor_ln1350_45 = xor i51 %trunc_ln1350_39, i51 %trunc_ln1350_38"   --->   Operation 177 'xor' 'xor_ln1350_45' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.30ns)   --->   "%xor_ln1350_46 = xor i50 %trunc_ln1350_37, i50 %trunc_ln1350_36"   --->   Operation 178 'xor' 'xor_ln1350_46' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.30ns)   --->   "%xor_ln1350_47 = xor i49 %trunc_ln1350_35, i49 %trunc_ln1350_34"   --->   Operation 179 'xor' 'xor_ln1350_47' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.30ns)   --->   "%xor_ln1350_48 = xor i48 %trunc_ln1350_33, i48 %trunc_ln1350_32"   --->   Operation 180 'xor' 'xor_ln1350_48' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.30ns)   --->   "%xor_ln1350_49 = xor i47 %trunc_ln1350_31, i47 %trunc_ln1350_30"   --->   Operation 181 'xor' 'xor_ln1350_49' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.30ns)   --->   "%xor_ln1350_50 = xor i46 %trunc_ln1350_29, i46 %trunc_ln1350_28"   --->   Operation 182 'xor' 'xor_ln1350_50' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.30ns)   --->   "%xor_ln1350_51 = xor i45 %trunc_ln1350_27, i45 %trunc_ln1350_26"   --->   Operation 183 'xor' 'xor_ln1350_51' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.30ns)   --->   "%xor_ln1350_52 = xor i44 %trunc_ln1350_25, i44 %trunc_ln1350_24"   --->   Operation 184 'xor' 'xor_ln1350_52' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.30ns)   --->   "%xor_ln1350_53 = xor i43 %trunc_ln1350_23, i43 %trunc_ln1350_22"   --->   Operation 185 'xor' 'xor_ln1350_53' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.30ns)   --->   "%xor_ln1350_54 = xor i42 %trunc_ln1350_21, i42 %trunc_ln1350_20"   --->   Operation 186 'xor' 'xor_ln1350_54' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.30ns)   --->   "%xor_ln1350_55 = xor i41 %trunc_ln1350_19, i41 %trunc_ln1350_18"   --->   Operation 187 'xor' 'xor_ln1350_55' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.30ns)   --->   "%xor_ln1350_56 = xor i40 %trunc_ln1350_17, i40 %trunc_ln1350_16"   --->   Operation 188 'xor' 'xor_ln1350_56' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.28ns)   --->   "%xor_ln1350_57 = xor i39 %trunc_ln1350_15, i39 %trunc_ln1350_14"   --->   Operation 189 'xor' 'xor_ln1350_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.27ns)   --->   "%xor_ln1350_58 = xor i38 %trunc_ln1350_13, i38 %trunc_ln1350_12"   --->   Operation 190 'xor' 'xor_ln1350_58' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.26ns)   --->   "%xor_ln1350_59 = xor i37 %trunc_ln1350_11, i37 %trunc_ln1350_10"   --->   Operation 191 'xor' 'xor_ln1350_59' <Predicate = true> <Delay = 0.26> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.25ns)   --->   "%xor_ln1350_60 = xor i36 %trunc_ln1350_9, i36 %trunc_ln1350_8"   --->   Operation 192 'xor' 'xor_ln1350_60' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.24ns)   --->   "%xor_ln1350_61 = xor i35 %trunc_ln1350_7, i35 %trunc_ln1350_6"   --->   Operation 193 'xor' 'xor_ln1350_61' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.23ns)   --->   "%xor_ln1350_62 = xor i34 %trunc_ln1350_5, i34 %trunc_ln1350_4"   --->   Operation 194 'xor' 'xor_ln1350_62' <Predicate = true> <Delay = 0.23> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.22ns)   --->   "%xor_ln1350_63 = xor i33 %trunc_ln1350_3, i33 %trunc_ln1350_2"   --->   Operation 195 'xor' 'xor_ln1350_63' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln819 = trunc i96 %flame96_read"   --->   Operation 196 'trunc' 'trunc_ln819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln819_1 = trunc i96 %temp_flame96_read"   --->   Operation 197 'trunc' 'trunc_ln819_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln819_2 = trunc i96 %flame96_read"   --->   Operation 198 'trunc' 'trunc_ln819_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln819_3 = trunc i96 %temp_flame96_read"   --->   Operation 199 'trunc' 'trunc_ln819_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln819_4 = trunc i96 %flame96_read"   --->   Operation 200 'trunc' 'trunc_ln819_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln819_5 = trunc i96 %temp_flame96_read"   --->   Operation 201 'trunc' 'trunc_ln819_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln819_6 = trunc i96 %flame96_read"   --->   Operation 202 'trunc' 'trunc_ln819_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln819_7 = trunc i96 %temp_flame96_read"   --->   Operation 203 'trunc' 'trunc_ln819_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln819_8 = trunc i96 %flame96_read"   --->   Operation 204 'trunc' 'trunc_ln819_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln819_9 = trunc i96 %temp_flame96_read"   --->   Operation 205 'trunc' 'trunc_ln819_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln819_10 = trunc i96 %flame96_read"   --->   Operation 206 'trunc' 'trunc_ln819_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln819_11 = trunc i96 %temp_flame96_read"   --->   Operation 207 'trunc' 'trunc_ln819_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln819_12 = trunc i96 %flame96_read"   --->   Operation 208 'trunc' 'trunc_ln819_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln819_13 = trunc i96 %temp_flame96_read"   --->   Operation 209 'trunc' 'trunc_ln819_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln819_14 = trunc i96 %flame96_read"   --->   Operation 210 'trunc' 'trunc_ln819_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln819_15 = trunc i96 %temp_flame96_read"   --->   Operation 211 'trunc' 'trunc_ln819_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln819_16 = trunc i96 %flame96_read"   --->   Operation 212 'trunc' 'trunc_ln819_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln819_17 = trunc i96 %temp_flame96_read"   --->   Operation 213 'trunc' 'trunc_ln819_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln819_18 = trunc i96 %flame96_read"   --->   Operation 214 'trunc' 'trunc_ln819_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln819_19 = trunc i96 %temp_flame96_read"   --->   Operation 215 'trunc' 'trunc_ln819_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln819_20 = trunc i96 %flame96_read"   --->   Operation 216 'trunc' 'trunc_ln819_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln819_21 = trunc i96 %temp_flame96_read"   --->   Operation 217 'trunc' 'trunc_ln819_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln819_22 = trunc i96 %flame96_read"   --->   Operation 218 'trunc' 'trunc_ln819_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln819_23 = trunc i96 %temp_flame96_read"   --->   Operation 219 'trunc' 'trunc_ln819_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln819_24 = trunc i96 %flame96_read"   --->   Operation 220 'trunc' 'trunc_ln819_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln819_25 = trunc i96 %temp_flame96_read"   --->   Operation 221 'trunc' 'trunc_ln819_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln819_26 = trunc i96 %flame96_read"   --->   Operation 222 'trunc' 'trunc_ln819_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln819_27 = trunc i96 %temp_flame96_read"   --->   Operation 223 'trunc' 'trunc_ln819_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln819_28 = trunc i96 %flame96_read"   --->   Operation 224 'trunc' 'trunc_ln819_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln819_29 = trunc i96 %temp_flame96_read"   --->   Operation 225 'trunc' 'trunc_ln819_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln819_30 = trunc i96 %flame96_read"   --->   Operation 226 'trunc' 'trunc_ln819_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln819_31 = trunc i96 %temp_flame96_read"   --->   Operation 227 'trunc' 'trunc_ln819_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln819_32 = trunc i96 %flame96_read"   --->   Operation 228 'trunc' 'trunc_ln819_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln819_33 = trunc i96 %temp_flame96_read"   --->   Operation 229 'trunc' 'trunc_ln819_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln819_34 = trunc i96 %flame96_read"   --->   Operation 230 'trunc' 'trunc_ln819_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln819_35 = trunc i96 %temp_flame96_read"   --->   Operation 231 'trunc' 'trunc_ln819_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln819_36 = trunc i96 %flame96_read"   --->   Operation 232 'trunc' 'trunc_ln819_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln819_37 = trunc i96 %temp_flame96_read"   --->   Operation 233 'trunc' 'trunc_ln819_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln819_38 = trunc i96 %flame96_read"   --->   Operation 234 'trunc' 'trunc_ln819_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln819_39 = trunc i96 %temp_flame96_read"   --->   Operation 235 'trunc' 'trunc_ln819_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln819_40 = trunc i96 %flame96_read"   --->   Operation 236 'trunc' 'trunc_ln819_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln819_41 = trunc i96 %temp_flame96_read"   --->   Operation 237 'trunc' 'trunc_ln819_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln819_42 = trunc i96 %flame96_read"   --->   Operation 238 'trunc' 'trunc_ln819_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln819_43 = trunc i96 %temp_flame96_read"   --->   Operation 239 'trunc' 'trunc_ln819_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln819_44 = trunc i96 %flame96_read"   --->   Operation 240 'trunc' 'trunc_ln819_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln819_45 = trunc i96 %temp_flame96_read"   --->   Operation 241 'trunc' 'trunc_ln819_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln819_46 = trunc i96 %flame96_read"   --->   Operation 242 'trunc' 'trunc_ln819_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln819_47 = trunc i96 %temp_flame96_read"   --->   Operation 243 'trunc' 'trunc_ln819_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln819_48 = trunc i96 %flame96_read"   --->   Operation 244 'trunc' 'trunc_ln819_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln819_49 = trunc i96 %temp_flame96_read"   --->   Operation 245 'trunc' 'trunc_ln819_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln819_50 = trunc i96 %flame96_read"   --->   Operation 246 'trunc' 'trunc_ln819_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln819_51 = trunc i96 %temp_flame96_read"   --->   Operation 247 'trunc' 'trunc_ln819_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln819_52 = trunc i96 %flame96_read"   --->   Operation 248 'trunc' 'trunc_ln819_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln819_53 = trunc i96 %temp_flame96_read"   --->   Operation 249 'trunc' 'trunc_ln819_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln819_54 = trunc i96 %flame96_read"   --->   Operation 250 'trunc' 'trunc_ln819_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln819_55 = trunc i96 %temp_flame96_read"   --->   Operation 251 'trunc' 'trunc_ln819_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln819_56 = trunc i96 %flame96_read"   --->   Operation 252 'trunc' 'trunc_ln819_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln819_57 = trunc i96 %temp_flame96_read"   --->   Operation 253 'trunc' 'trunc_ln819_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln819_58 = trunc i96 %flame96_read"   --->   Operation 254 'trunc' 'trunc_ln819_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln819_59 = trunc i96 %temp_flame96_read"   --->   Operation 255 'trunc' 'trunc_ln819_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln819_60 = trunc i96 %flame96_read"   --->   Operation 256 'trunc' 'trunc_ln819_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln819_61 = trunc i96 %temp_flame96_read"   --->   Operation 257 'trunc' 'trunc_ln819_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.21ns)   --->   "%xor_ln819 = xor i32 %trunc_ln1350_1, i32 %trunc_ln1350"   --->   Operation 258 'xor' 'xor_ln819' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.22ns)   --->   "%xor_ln50 = xor i31 %trunc_ln819_61, i31 %trunc_ln819_60" [../src/table_serch.cpp:50]   --->   Operation 259 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.24ns)   --->   "%xor_ln50_1 = xor i30 %trunc_ln819_59, i30 %trunc_ln819_58" [../src/table_serch.cpp:50]   --->   Operation 260 'xor' 'xor_ln50_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.26ns)   --->   "%xor_ln50_2 = xor i29 %trunc_ln819_57, i29 %trunc_ln819_56" [../src/table_serch.cpp:50]   --->   Operation 261 'xor' 'xor_ln50_2' <Predicate = true> <Delay = 0.26> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.28ns)   --->   "%xor_ln50_3 = xor i28 %trunc_ln819_55, i28 %trunc_ln819_54" [../src/table_serch.cpp:50]   --->   Operation 262 'xor' 'xor_ln50_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.29ns)   --->   "%xor_ln50_4 = xor i27 %trunc_ln819_53, i27 %trunc_ln819_52" [../src/table_serch.cpp:50]   --->   Operation 263 'xor' 'xor_ln50_4' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.29ns)   --->   "%xor_ln50_5 = xor i26 %trunc_ln819_51, i26 %trunc_ln819_50" [../src/table_serch.cpp:50]   --->   Operation 264 'xor' 'xor_ln50_5' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.30ns)   --->   "%xor_ln50_6 = xor i25 %trunc_ln819_49, i25 %trunc_ln819_48" [../src/table_serch.cpp:50]   --->   Operation 265 'xor' 'xor_ln50_6' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.30ns)   --->   "%xor_ln50_7 = xor i24 %trunc_ln819_47, i24 %trunc_ln819_46" [../src/table_serch.cpp:50]   --->   Operation 266 'xor' 'xor_ln50_7' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.29ns)   --->   "%xor_ln50_8 = xor i23 %trunc_ln819_45, i23 %trunc_ln819_44" [../src/table_serch.cpp:50]   --->   Operation 267 'xor' 'xor_ln50_8' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.27ns)   --->   "%xor_ln50_9 = xor i22 %trunc_ln819_43, i22 %trunc_ln819_42" [../src/table_serch.cpp:50]   --->   Operation 268 'xor' 'xor_ln50_9' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.26ns)   --->   "%xor_ln50_10 = xor i21 %trunc_ln819_41, i21 %trunc_ln819_40" [../src/table_serch.cpp:50]   --->   Operation 269 'xor' 'xor_ln50_10' <Predicate = true> <Delay = 0.26> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.24ns)   --->   "%xor_ln50_11 = xor i20 %trunc_ln819_39, i20 %trunc_ln819_38" [../src/table_serch.cpp:50]   --->   Operation 270 'xor' 'xor_ln50_11' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.25ns)   --->   "%xor_ln50_12 = xor i19 %trunc_ln819_37, i19 %trunc_ln819_36" [../src/table_serch.cpp:50]   --->   Operation 271 'xor' 'xor_ln50_12' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.26ns)   --->   "%xor_ln50_13 = xor i18 %trunc_ln819_35, i18 %trunc_ln819_34" [../src/table_serch.cpp:50]   --->   Operation 272 'xor' 'xor_ln50_13' <Predicate = true> <Delay = 0.26> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.28ns)   --->   "%xor_ln50_14 = xor i17 %trunc_ln819_33, i17 %trunc_ln819_32" [../src/table_serch.cpp:50]   --->   Operation 273 'xor' 'xor_ln50_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.29ns)   --->   "%xor_ln50_15 = xor i16 %trunc_ln819_31, i16 %trunc_ln819_30" [../src/table_serch.cpp:50]   --->   Operation 274 'xor' 'xor_ln50_15' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.23ns)   --->   "%xor_ln50_16 = xor i15 %trunc_ln819_29, i15 %trunc_ln819_28" [../src/table_serch.cpp:50]   --->   Operation 275 'xor' 'xor_ln50_16' <Predicate = true> <Delay = 0.23> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.18ns)   --->   "%xor_ln50_17 = xor i14 %trunc_ln819_27, i14 %trunc_ln819_26" [../src/table_serch.cpp:50]   --->   Operation 276 'xor' 'xor_ln50_17' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.23ns)   --->   "%xor_ln50_18 = xor i13 %trunc_ln819_25, i13 %trunc_ln819_24" [../src/table_serch.cpp:50]   --->   Operation 277 'xor' 'xor_ln50_18' <Predicate = true> <Delay = 0.23> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.29ns)   --->   "%xor_ln50_19 = xor i12 %trunc_ln819_23, i12 %trunc_ln819_22" [../src/table_serch.cpp:50]   --->   Operation 278 'xor' 'xor_ln50_19' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.24ns)   --->   "%xor_ln50_20 = xor i11 %trunc_ln819_21, i11 %trunc_ln819_20" [../src/table_serch.cpp:50]   --->   Operation 279 'xor' 'xor_ln50_20' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.19ns)   --->   "%xor_ln50_21 = xor i10 %trunc_ln819_19, i10 %trunc_ln819_18" [../src/table_serch.cpp:50]   --->   Operation 280 'xor' 'xor_ln50_21' <Predicate = true> <Delay = 0.19> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.21ns)   --->   "%xor_ln50_22 = xor i9 %trunc_ln819_17, i9 %trunc_ln819_16" [../src/table_serch.cpp:50]   --->   Operation 281 'xor' 'xor_ln50_22' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.22ns)   --->   "%xor_ln50_23 = xor i8 %trunc_ln819_15, i8 %trunc_ln819_14" [../src/table_serch.cpp:50]   --->   Operation 282 'xor' 'xor_ln50_23' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.22ns)   --->   "%xor_ln50_24 = xor i7 %trunc_ln819_13, i7 %trunc_ln819_12" [../src/table_serch.cpp:50]   --->   Operation 283 'xor' 'xor_ln50_24' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.12ns)   --->   "%xor_ln50_25 = xor i6 %trunc_ln819_11, i6 %trunc_ln819_10" [../src/table_serch.cpp:50]   --->   Operation 284 'xor' 'xor_ln50_25' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.10ns)   --->   "%xor_ln50_26 = xor i5 %trunc_ln819_9, i5 %trunc_ln819_8" [../src/table_serch.cpp:50]   --->   Operation 285 'xor' 'xor_ln50_26' <Predicate = true> <Delay = 0.10> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.22ns)   --->   "%xor_ln50_27 = xor i4 %trunc_ln819_7, i4 %trunc_ln819_6" [../src/table_serch.cpp:50]   --->   Operation 286 'xor' 'xor_ln50_27' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.12ns)   --->   "%xor_ln50_28 = xor i3 %trunc_ln819_5, i3 %trunc_ln819_4" [../src/table_serch.cpp:50]   --->   Operation 287 'xor' 'xor_ln50_28' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.12ns)   --->   "%xor_ln50_29 = xor i2 %trunc_ln819_3, i2 %trunc_ln819_2" [../src/table_serch.cpp:50]   --->   Operation 288 'xor' 'xor_ln50_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.12ns)   --->   "%xor_ln50_30 = xor i1 %trunc_ln819_1, i1 %trunc_ln819" [../src/table_serch.cpp:50]   --->   Operation 289 'xor' 'xor_ln50_30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i1 %xor_ln50_30" [../src/table_serch.cpp:50]   --->   Operation 290 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xor_ln50_29, i32 1" [../src/table_serch.cpp:50]   --->   Operation 291 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i1 %tmp" [../src/table_serch.cpp:50]   --->   Operation 292 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %xor_ln50_28, i32 2" [../src/table_serch.cpp:50]   --->   Operation 293 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i1 %tmp_57" [../src/table_serch.cpp:50]   --->   Operation 294 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln50_27, i32 3" [../src/table_serch.cpp:50]   --->   Operation 295 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i1 %tmp_58" [../src/table_serch.cpp:50]   --->   Operation 296 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln50_26, i32 4" [../src/table_serch.cpp:50]   --->   Operation 297 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i1 %tmp_59" [../src/table_serch.cpp:50]   --->   Operation 298 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln50_25, i32 5" [../src/table_serch.cpp:50]   --->   Operation 299 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i1 %tmp_60" [../src/table_serch.cpp:50]   --->   Operation 300 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln50_24, i32 6" [../src/table_serch.cpp:50]   --->   Operation 301 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i1 %tmp_61" [../src/table_serch.cpp:50]   --->   Operation 302 'zext' 'zext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln50_23, i32 7" [../src/table_serch.cpp:50]   --->   Operation 303 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln50_7 = zext i1 %tmp_62" [../src/table_serch.cpp:50]   --->   Operation 304 'zext' 'zext_ln50_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %xor_ln50_22, i32 8" [../src/table_serch.cpp:50]   --->   Operation 305 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln50_8 = zext i1 %tmp_63" [../src/table_serch.cpp:50]   --->   Operation 306 'zext' 'zext_ln50_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %xor_ln50_21, i32 9" [../src/table_serch.cpp:50]   --->   Operation 307 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln50_9 = zext i1 %tmp_64" [../src/table_serch.cpp:50]   --->   Operation 308 'zext' 'zext_ln50_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %xor_ln50_20, i32 10" [../src/table_serch.cpp:50]   --->   Operation 309 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln50_10 = zext i1 %tmp_65" [../src/table_serch.cpp:50]   --->   Operation 310 'zext' 'zext_ln50_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %xor_ln50_19, i32 11" [../src/table_serch.cpp:50]   --->   Operation 311 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln50_11 = zext i1 %tmp_66" [../src/table_serch.cpp:50]   --->   Operation 312 'zext' 'zext_ln50_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %xor_ln50_18, i32 12" [../src/table_serch.cpp:50]   --->   Operation 313 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln50_12 = zext i1 %tmp_67" [../src/table_serch.cpp:50]   --->   Operation 314 'zext' 'zext_ln50_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %xor_ln50_17, i32 13" [../src/table_serch.cpp:50]   --->   Operation 315 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln50_13 = zext i1 %tmp_68" [../src/table_serch.cpp:50]   --->   Operation 316 'zext' 'zext_ln50_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %xor_ln50_16, i32 14" [../src/table_serch.cpp:50]   --->   Operation 317 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln50_14 = zext i1 %tmp_69" [../src/table_serch.cpp:50]   --->   Operation 318 'zext' 'zext_ln50_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %xor_ln50_15, i32 15" [../src/table_serch.cpp:50]   --->   Operation 319 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln50_15 = zext i1 %tmp_70" [../src/table_serch.cpp:50]   --->   Operation 320 'zext' 'zext_ln50_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %xor_ln50_14, i32 16" [../src/table_serch.cpp:50]   --->   Operation 321 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln50_16 = zext i1 %tmp_71" [../src/table_serch.cpp:50]   --->   Operation 322 'zext' 'zext_ln50_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %xor_ln50_13, i32 17" [../src/table_serch.cpp:50]   --->   Operation 323 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln50_17 = zext i1 %tmp_72" [../src/table_serch.cpp:50]   --->   Operation 324 'zext' 'zext_ln50_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %xor_ln50_12, i32 18" [../src/table_serch.cpp:50]   --->   Operation 325 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln50_18 = zext i1 %tmp_73" [../src/table_serch.cpp:50]   --->   Operation 326 'zext' 'zext_ln50_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %xor_ln50_11, i32 19" [../src/table_serch.cpp:50]   --->   Operation 327 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln50_19 = zext i1 %tmp_74" [../src/table_serch.cpp:50]   --->   Operation 328 'zext' 'zext_ln50_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %xor_ln50_10, i32 20" [../src/table_serch.cpp:50]   --->   Operation 329 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln50_20 = zext i1 %tmp_75" [../src/table_serch.cpp:50]   --->   Operation 330 'zext' 'zext_ln50_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %xor_ln50_9, i32 21" [../src/table_serch.cpp:50]   --->   Operation 331 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln50_21 = zext i1 %tmp_76" [../src/table_serch.cpp:50]   --->   Operation 332 'zext' 'zext_ln50_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %xor_ln50_8, i32 22" [../src/table_serch.cpp:50]   --->   Operation 333 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln50_22 = zext i1 %tmp_77" [../src/table_serch.cpp:50]   --->   Operation 334 'zext' 'zext_ln50_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %xor_ln50_7, i32 23" [../src/table_serch.cpp:50]   --->   Operation 335 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln50_23 = zext i1 %tmp_78" [../src/table_serch.cpp:50]   --->   Operation 336 'zext' 'zext_ln50_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %xor_ln50_6, i32 24" [../src/table_serch.cpp:50]   --->   Operation 337 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln50_24 = zext i1 %tmp_79" [../src/table_serch.cpp:50]   --->   Operation 338 'zext' 'zext_ln50_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %xor_ln50_5, i32 25" [../src/table_serch.cpp:50]   --->   Operation 339 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln50_25 = zext i1 %tmp_80" [../src/table_serch.cpp:50]   --->   Operation 340 'zext' 'zext_ln50_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %xor_ln50_4, i32 26" [../src/table_serch.cpp:50]   --->   Operation 341 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln50_26 = zext i1 %tmp_81" [../src/table_serch.cpp:50]   --->   Operation 342 'zext' 'zext_ln50_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %xor_ln50_3, i32 27" [../src/table_serch.cpp:50]   --->   Operation 343 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln50_27 = zext i1 %tmp_82" [../src/table_serch.cpp:50]   --->   Operation 344 'zext' 'zext_ln50_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %xor_ln50_2, i32 28" [../src/table_serch.cpp:50]   --->   Operation 345 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln50_28 = zext i1 %tmp_83" [../src/table_serch.cpp:50]   --->   Operation 346 'zext' 'zext_ln50_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %xor_ln50_1, i32 29" [../src/table_serch.cpp:50]   --->   Operation 347 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln50_29 = zext i1 %tmp_84" [../src/table_serch.cpp:50]   --->   Operation 348 'zext' 'zext_ln50_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln50, i32 30" [../src/table_serch.cpp:50]   --->   Operation 349 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln50_30 = zext i1 %tmp_85" [../src/table_serch.cpp:50]   --->   Operation 350 'zext' 'zext_ln50_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln819, i32 31" [../src/table_serch.cpp:50]   --->   Operation 351 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln50_31 = zext i1 %tmp_86" [../src/table_serch.cpp:50]   --->   Operation 352 'zext' 'zext_ln50_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %xor_ln1350_63, i32 32" [../src/table_serch.cpp:50]   --->   Operation 353 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln50_32 = zext i1 %tmp_87" [../src/table_serch.cpp:50]   --->   Operation 354 'zext' 'zext_ln50_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %xor_ln1350_62, i32 33" [../src/table_serch.cpp:50]   --->   Operation 355 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln50_33 = zext i1 %tmp_88" [../src/table_serch.cpp:50]   --->   Operation 356 'zext' 'zext_ln50_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %xor_ln1350_61, i32 34" [../src/table_serch.cpp:50]   --->   Operation 357 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln50_34 = zext i1 %tmp_89" [../src/table_serch.cpp:50]   --->   Operation 358 'zext' 'zext_ln50_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %xor_ln1350_60, i32 35" [../src/table_serch.cpp:50]   --->   Operation 359 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln50_35 = zext i1 %tmp_90" [../src/table_serch.cpp:50]   --->   Operation 360 'zext' 'zext_ln50_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %xor_ln1350_59, i32 36" [../src/table_serch.cpp:50]   --->   Operation 361 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln50_36 = zext i1 %tmp_91" [../src/table_serch.cpp:50]   --->   Operation 362 'zext' 'zext_ln50_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i38.i32, i38 %xor_ln1350_58, i32 37" [../src/table_serch.cpp:50]   --->   Operation 363 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln50_37 = zext i1 %tmp_92" [../src/table_serch.cpp:50]   --->   Operation 364 'zext' 'zext_ln50_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %xor_ln1350_57, i32 38" [../src/table_serch.cpp:50]   --->   Operation 365 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln50_38 = zext i1 %tmp_93" [../src/table_serch.cpp:50]   --->   Operation 366 'zext' 'zext_ln50_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %xor_ln1350_56, i32 39" [../src/table_serch.cpp:50]   --->   Operation 367 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln50_39 = zext i1 %tmp_94" [../src/table_serch.cpp:50]   --->   Operation 368 'zext' 'zext_ln50_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %xor_ln1350_55, i32 40" [../src/table_serch.cpp:50]   --->   Operation 369 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln50_40 = zext i1 %tmp_95" [../src/table_serch.cpp:50]   --->   Operation 370 'zext' 'zext_ln50_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %xor_ln1350_54, i32 41" [../src/table_serch.cpp:50]   --->   Operation 371 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln50_41 = zext i1 %tmp_96" [../src/table_serch.cpp:50]   --->   Operation 372 'zext' 'zext_ln50_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %xor_ln1350_53, i32 42" [../src/table_serch.cpp:50]   --->   Operation 373 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln50_42 = zext i1 %tmp_97" [../src/table_serch.cpp:50]   --->   Operation 374 'zext' 'zext_ln50_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %xor_ln1350_52, i32 43" [../src/table_serch.cpp:50]   --->   Operation 375 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln50_43 = zext i1 %tmp_98" [../src/table_serch.cpp:50]   --->   Operation 376 'zext' 'zext_ln50_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %xor_ln1350_51, i32 44" [../src/table_serch.cpp:50]   --->   Operation 377 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln50_44 = zext i1 %tmp_99" [../src/table_serch.cpp:50]   --->   Operation 378 'zext' 'zext_ln50_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %xor_ln1350_50, i32 45" [../src/table_serch.cpp:50]   --->   Operation 379 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln50_45 = zext i1 %tmp_100" [../src/table_serch.cpp:50]   --->   Operation 380 'zext' 'zext_ln50_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i47.i32, i47 %xor_ln1350_49, i32 46" [../src/table_serch.cpp:50]   --->   Operation 381 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln50_46 = zext i1 %tmp_101" [../src/table_serch.cpp:50]   --->   Operation 382 'zext' 'zext_ln50_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %xor_ln1350_48, i32 47" [../src/table_serch.cpp:50]   --->   Operation 383 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln50_47 = zext i1 %tmp_102" [../src/table_serch.cpp:50]   --->   Operation 384 'zext' 'zext_ln50_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %xor_ln1350_47, i32 48" [../src/table_serch.cpp:50]   --->   Operation 385 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln50_48 = zext i1 %tmp_103" [../src/table_serch.cpp:50]   --->   Operation 386 'zext' 'zext_ln50_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %xor_ln1350_46, i32 49" [../src/table_serch.cpp:50]   --->   Operation 387 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln50_49 = zext i1 %tmp_104" [../src/table_serch.cpp:50]   --->   Operation 388 'zext' 'zext_ln50_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %xor_ln1350_45, i32 50" [../src/table_serch.cpp:50]   --->   Operation 389 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln50_50 = zext i1 %tmp_105" [../src/table_serch.cpp:50]   --->   Operation 390 'zext' 'zext_ln50_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %xor_ln1350_44, i32 51" [../src/table_serch.cpp:50]   --->   Operation 391 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln50_51 = zext i1 %tmp_106" [../src/table_serch.cpp:50]   --->   Operation 392 'zext' 'zext_ln50_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %xor_ln1350_43, i32 52" [../src/table_serch.cpp:50]   --->   Operation 393 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln50_52 = zext i1 %tmp_107" [../src/table_serch.cpp:50]   --->   Operation 394 'zext' 'zext_ln50_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %xor_ln1350_42, i32 53" [../src/table_serch.cpp:50]   --->   Operation 395 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln50_53 = zext i1 %tmp_108" [../src/table_serch.cpp:50]   --->   Operation 396 'zext' 'zext_ln50_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %xor_ln1350_41, i32 54" [../src/table_serch.cpp:50]   --->   Operation 397 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln50_54 = zext i1 %tmp_109" [../src/table_serch.cpp:50]   --->   Operation 398 'zext' 'zext_ln50_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i56.i32, i56 %xor_ln1350_40, i32 55" [../src/table_serch.cpp:50]   --->   Operation 399 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln50_55 = zext i1 %tmp_110" [../src/table_serch.cpp:50]   --->   Operation 400 'zext' 'zext_ln50_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i57.i32, i57 %xor_ln1350_39, i32 56" [../src/table_serch.cpp:50]   --->   Operation 401 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln50_56 = zext i1 %tmp_111" [../src/table_serch.cpp:50]   --->   Operation 402 'zext' 'zext_ln50_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i58.i32, i58 %xor_ln1350_38, i32 57" [../src/table_serch.cpp:50]   --->   Operation 403 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln50_57 = zext i1 %tmp_112" [../src/table_serch.cpp:50]   --->   Operation 404 'zext' 'zext_ln50_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i59.i32, i59 %xor_ln1350_37, i32 58" [../src/table_serch.cpp:50]   --->   Operation 405 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln50_58 = zext i1 %tmp_113" [../src/table_serch.cpp:50]   --->   Operation 406 'zext' 'zext_ln50_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %xor_ln1350_36, i32 59" [../src/table_serch.cpp:50]   --->   Operation 407 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln50_59 = zext i1 %tmp_114" [../src/table_serch.cpp:50]   --->   Operation 408 'zext' 'zext_ln50_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %xor_ln1350_35, i32 60" [../src/table_serch.cpp:50]   --->   Operation 409 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln50_60 = zext i1 %tmp_115" [../src/table_serch.cpp:50]   --->   Operation 410 'zext' 'zext_ln50_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i62.i32, i62 %xor_ln1350_34, i32 61" [../src/table_serch.cpp:50]   --->   Operation 411 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln50_61 = zext i1 %tmp_116" [../src/table_serch.cpp:50]   --->   Operation 412 'zext' 'zext_ln50_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %xor_ln1350_33, i32 62" [../src/table_serch.cpp:50]   --->   Operation 413 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln50_62 = zext i1 %tmp_117" [../src/table_serch.cpp:50]   --->   Operation 414 'zext' 'zext_ln50_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln1350_32, i32 63" [../src/table_serch.cpp:50]   --->   Operation 415 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln50_63 = zext i1 %tmp_118" [../src/table_serch.cpp:50]   --->   Operation 416 'zext' 'zext_ln50_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %xor_ln1350_31, i32 64" [../src/table_serch.cpp:50]   --->   Operation 417 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln50_64 = zext i1 %tmp_119" [../src/table_serch.cpp:50]   --->   Operation 418 'zext' 'zext_ln50_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %xor_ln1350_30, i32 65" [../src/table_serch.cpp:50]   --->   Operation 419 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln50_65 = zext i1 %tmp_120" [../src/table_serch.cpp:50]   --->   Operation 420 'zext' 'zext_ln50_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %xor_ln1350_29, i32 66" [../src/table_serch.cpp:50]   --->   Operation 421 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln50_66 = zext i1 %tmp_121" [../src/table_serch.cpp:50]   --->   Operation 422 'zext' 'zext_ln50_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i68.i32, i68 %xor_ln1350_28, i32 67" [../src/table_serch.cpp:50]   --->   Operation 423 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln50_67 = zext i1 %tmp_122" [../src/table_serch.cpp:50]   --->   Operation 424 'zext' 'zext_ln50_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i69.i32, i69 %xor_ln1350_27, i32 68" [../src/table_serch.cpp:50]   --->   Operation 425 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln50_68 = zext i1 %tmp_123" [../src/table_serch.cpp:50]   --->   Operation 426 'zext' 'zext_ln50_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i70.i32, i70 %xor_ln1350_26, i32 69" [../src/table_serch.cpp:50]   --->   Operation 427 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln50_69 = zext i1 %tmp_124" [../src/table_serch.cpp:50]   --->   Operation 428 'zext' 'zext_ln50_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i71.i32, i71 %xor_ln1350_25, i32 70" [../src/table_serch.cpp:50]   --->   Operation 429 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln50_70 = zext i1 %tmp_125" [../src/table_serch.cpp:50]   --->   Operation 430 'zext' 'zext_ln50_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i72.i32, i72 %xor_ln1350_24, i32 71" [../src/table_serch.cpp:50]   --->   Operation 431 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln50_71 = zext i1 %tmp_126" [../src/table_serch.cpp:50]   --->   Operation 432 'zext' 'zext_ln50_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i73.i32, i73 %xor_ln1350_23, i32 72" [../src/table_serch.cpp:50]   --->   Operation 433 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln50_72 = zext i1 %tmp_127" [../src/table_serch.cpp:50]   --->   Operation 434 'zext' 'zext_ln50_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i74.i32, i74 %xor_ln1350_22, i32 73" [../src/table_serch.cpp:50]   --->   Operation 435 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln50_73 = zext i1 %tmp_128" [../src/table_serch.cpp:50]   --->   Operation 436 'zext' 'zext_ln50_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i75.i32, i75 %xor_ln1350_21, i32 74" [../src/table_serch.cpp:50]   --->   Operation 437 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln50_74 = zext i1 %tmp_129" [../src/table_serch.cpp:50]   --->   Operation 438 'zext' 'zext_ln50_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %xor_ln1350_20, i32 75" [../src/table_serch.cpp:50]   --->   Operation 439 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln50_75 = zext i1 %tmp_130" [../src/table_serch.cpp:50]   --->   Operation 440 'zext' 'zext_ln50_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i77.i32, i77 %xor_ln1350_19, i32 76" [../src/table_serch.cpp:50]   --->   Operation 441 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln50_76 = zext i1 %tmp_131" [../src/table_serch.cpp:50]   --->   Operation 442 'zext' 'zext_ln50_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i78.i32, i78 %xor_ln1350_18, i32 77" [../src/table_serch.cpp:50]   --->   Operation 443 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln50_77 = zext i1 %tmp_132" [../src/table_serch.cpp:50]   --->   Operation 444 'zext' 'zext_ln50_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %xor_ln1350_17, i32 78" [../src/table_serch.cpp:50]   --->   Operation 445 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln50_78 = zext i1 %tmp_133" [../src/table_serch.cpp:50]   --->   Operation 446 'zext' 'zext_ln50_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %xor_ln1350_16, i32 79" [../src/table_serch.cpp:50]   --->   Operation 447 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln50_79 = zext i1 %tmp_134" [../src/table_serch.cpp:50]   --->   Operation 448 'zext' 'zext_ln50_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %xor_ln1350_15, i32 80" [../src/table_serch.cpp:50]   --->   Operation 449 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln50_80 = zext i1 %tmp_135" [../src/table_serch.cpp:50]   --->   Operation 450 'zext' 'zext_ln50_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i82.i32, i82 %xor_ln1350_14, i32 81" [../src/table_serch.cpp:50]   --->   Operation 451 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln50_81 = zext i1 %tmp_136" [../src/table_serch.cpp:50]   --->   Operation 452 'zext' 'zext_ln50_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i83.i32, i83 %xor_ln1350_13, i32 82" [../src/table_serch.cpp:50]   --->   Operation 453 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln50_82 = zext i1 %tmp_137" [../src/table_serch.cpp:50]   --->   Operation 454 'zext' 'zext_ln50_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i84.i32, i84 %xor_ln1350_12, i32 83" [../src/table_serch.cpp:50]   --->   Operation 455 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln50_83 = zext i1 %tmp_138" [../src/table_serch.cpp:50]   --->   Operation 456 'zext' 'zext_ln50_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i85.i32, i85 %xor_ln1350_11, i32 84" [../src/table_serch.cpp:50]   --->   Operation 457 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln50_84 = zext i1 %tmp_139" [../src/table_serch.cpp:50]   --->   Operation 458 'zext' 'zext_ln50_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i86.i32, i86 %xor_ln1350_10, i32 85" [../src/table_serch.cpp:50]   --->   Operation 459 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln50_85 = zext i1 %tmp_140" [../src/table_serch.cpp:50]   --->   Operation 460 'zext' 'zext_ln50_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i87.i32, i87 %xor_ln1350_9, i32 86" [../src/table_serch.cpp:50]   --->   Operation 461 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln50_86 = zext i1 %tmp_141" [../src/table_serch.cpp:50]   --->   Operation 462 'zext' 'zext_ln50_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i88.i32, i88 %xor_ln1350_8, i32 87" [../src/table_serch.cpp:50]   --->   Operation 463 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln50_87 = zext i1 %tmp_142" [../src/table_serch.cpp:50]   --->   Operation 464 'zext' 'zext_ln50_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i89.i32, i89 %xor_ln1350_7, i32 88" [../src/table_serch.cpp:50]   --->   Operation 465 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln50_88 = zext i1 %tmp_143" [../src/table_serch.cpp:50]   --->   Operation 466 'zext' 'zext_ln50_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i90.i32, i90 %xor_ln1350_6, i32 89" [../src/table_serch.cpp:50]   --->   Operation 467 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln50_89 = zext i1 %tmp_144" [../src/table_serch.cpp:50]   --->   Operation 468 'zext' 'zext_ln50_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i91.i32, i91 %xor_ln1350_5, i32 90" [../src/table_serch.cpp:50]   --->   Operation 469 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln50_90 = zext i1 %tmp_145" [../src/table_serch.cpp:50]   --->   Operation 470 'zext' 'zext_ln50_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i92.i32, i92 %xor_ln1350_4, i32 91" [../src/table_serch.cpp:50]   --->   Operation 471 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln50_91 = zext i1 %tmp_146" [../src/table_serch.cpp:50]   --->   Operation 472 'zext' 'zext_ln50_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i93.i32, i93 %xor_ln1350_3, i32 92" [../src/table_serch.cpp:50]   --->   Operation 473 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln50_92 = zext i1 %tmp_147" [../src/table_serch.cpp:50]   --->   Operation 474 'zext' 'zext_ln50_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i94.i32, i94 %xor_ln1350_2, i32 93" [../src/table_serch.cpp:50]   --->   Operation 475 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln50_93 = zext i1 %tmp_148" [../src/table_serch.cpp:50]   --->   Operation 476 'zext' 'zext_ln50_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i95.i32, i95 %xor_ln1350_1, i32 94" [../src/table_serch.cpp:50]   --->   Operation 477 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln50_94 = zext i1 %tmp_149" [../src/table_serch.cpp:50]   --->   Operation 478 'zext' 'zext_ln50_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %ret, i32 95" [../src/table_serch.cpp:51]   --->   Operation 479 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln51_62 = zext i1 %tmp_150" [../src/table_serch.cpp:51]   --->   Operation 480 'zext' 'zext_ln51_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51 = add i2 %zext_ln50, i2 %zext_ln50_31" [../src/table_serch.cpp:51]   --->   Operation 481 'add' 'add_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 482 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_1 = add i2 %add_ln51, i2 %zext_ln51_62" [../src/table_serch.cpp:51]   --->   Operation 482 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i2 %add_ln51_1" [../src/table_serch.cpp:51]   --->   Operation 483 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_2 = add i2 %zext_ln50_3, i2 %zext_ln50_2" [../src/table_serch.cpp:51]   --->   Operation 484 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 485 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_3 = add i2 %add_ln51_2, i2 %zext_ln50_1" [../src/table_serch.cpp:51]   --->   Operation 485 'add' 'add_ln51_3' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i2 %add_ln51_3" [../src/table_serch.cpp:51]   --->   Operation 486 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.43ns)   --->   "%add_ln51_4 = add i3 %zext_ln51_1, i3 %zext_ln51" [../src/table_serch.cpp:51]   --->   Operation 487 'add' 'add_ln51_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i3 %add_ln51_4" [../src/table_serch.cpp:51]   --->   Operation 488 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_5 = add i2 %zext_ln50_4, i2 %zext_ln50_7" [../src/table_serch.cpp:51]   --->   Operation 489 'add' 'add_ln51_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 490 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_6 = add i2 %add_ln51_5, i2 %zext_ln50_5" [../src/table_serch.cpp:51]   --->   Operation 490 'add' 'add_ln51_6' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i2 %add_ln51_6" [../src/table_serch.cpp:51]   --->   Operation 491 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_7 = add i2 %zext_ln50_9, i2 %zext_ln50_8" [../src/table_serch.cpp:51]   --->   Operation 492 'add' 'add_ln51_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 493 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_8 = add i2 %add_ln51_7, i2 %zext_ln50_6" [../src/table_serch.cpp:51]   --->   Operation 493 'add' 'add_ln51_8' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i2 %add_ln51_8" [../src/table_serch.cpp:51]   --->   Operation 494 'zext' 'zext_ln51_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.43ns)   --->   "%add_ln51_9 = add i3 %zext_ln51_4, i3 %zext_ln51_3" [../src/table_serch.cpp:51]   --->   Operation 495 'add' 'add_ln51_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i3 %add_ln51_9" [../src/table_serch.cpp:51]   --->   Operation 496 'zext' 'zext_ln51_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.57ns)   --->   "%add_ln51_10 = add i4 %zext_ln51_5, i4 %zext_ln51_2" [../src/table_serch.cpp:51]   --->   Operation 497 'add' 'add_ln51_10' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln51_6 = zext i4 %add_ln51_10" [../src/table_serch.cpp:51]   --->   Operation 498 'zext' 'zext_ln51_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_11 = add i2 %zext_ln50_10, i2 %zext_ln50_13" [../src/table_serch.cpp:51]   --->   Operation 499 'add' 'add_ln51_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 500 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_12 = add i2 %add_ln51_11, i2 %zext_ln50_11" [../src/table_serch.cpp:51]   --->   Operation 500 'add' 'add_ln51_12' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln51_7 = zext i2 %add_ln51_12" [../src/table_serch.cpp:51]   --->   Operation 501 'zext' 'zext_ln51_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_13 = add i2 %zext_ln50_15, i2 %zext_ln50_14" [../src/table_serch.cpp:51]   --->   Operation 502 'add' 'add_ln51_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 503 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_14 = add i2 %add_ln51_13, i2 %zext_ln50_12" [../src/table_serch.cpp:51]   --->   Operation 503 'add' 'add_ln51_14' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln51_8 = zext i2 %add_ln51_14" [../src/table_serch.cpp:51]   --->   Operation 504 'zext' 'zext_ln51_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.43ns)   --->   "%add_ln51_15 = add i3 %zext_ln51_8, i3 %zext_ln51_7" [../src/table_serch.cpp:51]   --->   Operation 505 'add' 'add_ln51_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln51_9 = zext i3 %add_ln51_15" [../src/table_serch.cpp:51]   --->   Operation 506 'zext' 'zext_ln51_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_16 = add i2 %zext_ln50_16, i2 %zext_ln50_19" [../src/table_serch.cpp:51]   --->   Operation 507 'add' 'add_ln51_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 508 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_17 = add i2 %add_ln51_16, i2 %zext_ln50_17" [../src/table_serch.cpp:51]   --->   Operation 508 'add' 'add_ln51_17' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln51_10 = zext i2 %add_ln51_17" [../src/table_serch.cpp:51]   --->   Operation 509 'zext' 'zext_ln51_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_18 = add i2 %zext_ln50_21, i2 %zext_ln50_20" [../src/table_serch.cpp:51]   --->   Operation 510 'add' 'add_ln51_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 511 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_19 = add i2 %add_ln51_18, i2 %zext_ln50_18" [../src/table_serch.cpp:51]   --->   Operation 511 'add' 'add_ln51_19' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln51_11 = zext i2 %add_ln51_19" [../src/table_serch.cpp:51]   --->   Operation 512 'zext' 'zext_ln51_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.43ns)   --->   "%add_ln51_20 = add i3 %zext_ln51_11, i3 %zext_ln51_10" [../src/table_serch.cpp:51]   --->   Operation 513 'add' 'add_ln51_20' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln51_12 = zext i3 %add_ln51_20" [../src/table_serch.cpp:51]   --->   Operation 514 'zext' 'zext_ln51_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.57ns)   --->   "%add_ln51_21 = add i4 %zext_ln51_12, i4 %zext_ln51_9" [../src/table_serch.cpp:51]   --->   Operation 515 'add' 'add_ln51_21' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln51_13 = zext i4 %add_ln51_21" [../src/table_serch.cpp:51]   --->   Operation 516 'zext' 'zext_ln51_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.70ns)   --->   "%add_ln51_22 = add i5 %zext_ln51_13, i5 %zext_ln51_6" [../src/table_serch.cpp:51]   --->   Operation 517 'add' 'add_ln51_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln51_14 = zext i5 %add_ln51_22" [../src/table_serch.cpp:51]   --->   Operation 518 'zext' 'zext_ln51_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_23 = add i2 %zext_ln50_22, i2 %zext_ln50_25" [../src/table_serch.cpp:51]   --->   Operation 519 'add' 'add_ln51_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 520 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_24 = add i2 %add_ln51_23, i2 %zext_ln50_23" [../src/table_serch.cpp:51]   --->   Operation 520 'add' 'add_ln51_24' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln51_15 = zext i2 %add_ln51_24" [../src/table_serch.cpp:51]   --->   Operation 521 'zext' 'zext_ln51_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_25 = add i2 %zext_ln50_27, i2 %zext_ln50_26" [../src/table_serch.cpp:51]   --->   Operation 522 'add' 'add_ln51_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 523 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_26 = add i2 %add_ln51_25, i2 %zext_ln50_24" [../src/table_serch.cpp:51]   --->   Operation 523 'add' 'add_ln51_26' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln51_16 = zext i2 %add_ln51_26" [../src/table_serch.cpp:51]   --->   Operation 524 'zext' 'zext_ln51_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.43ns)   --->   "%add_ln51_27 = add i3 %zext_ln51_16, i3 %zext_ln51_15" [../src/table_serch.cpp:51]   --->   Operation 525 'add' 'add_ln51_27' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln51_17 = zext i3 %add_ln51_27" [../src/table_serch.cpp:51]   --->   Operation 526 'zext' 'zext_ln51_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_28 = add i2 %zext_ln50_28, i2 %zext_ln50_30" [../src/table_serch.cpp:51]   --->   Operation 527 'add' 'add_ln51_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 528 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_29 = add i2 %add_ln51_28, i2 %zext_ln50_29" [../src/table_serch.cpp:51]   --->   Operation 528 'add' 'add_ln51_29' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln51_18 = zext i2 %add_ln51_29" [../src/table_serch.cpp:51]   --->   Operation 529 'zext' 'zext_ln51_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_30 = add i2 %zext_ln50_32, i2 %zext_ln50_35" [../src/table_serch.cpp:51]   --->   Operation 530 'add' 'add_ln51_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 531 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_31 = add i2 %add_ln51_30, i2 %zext_ln50_33" [../src/table_serch.cpp:51]   --->   Operation 531 'add' 'add_ln51_31' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln51_19 = zext i2 %add_ln51_31" [../src/table_serch.cpp:51]   --->   Operation 532 'zext' 'zext_ln51_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.43ns)   --->   "%add_ln51_32 = add i3 %zext_ln51_19, i3 %zext_ln51_18" [../src/table_serch.cpp:51]   --->   Operation 533 'add' 'add_ln51_32' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln51_20 = zext i3 %add_ln51_32" [../src/table_serch.cpp:51]   --->   Operation 534 'zext' 'zext_ln51_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.57ns)   --->   "%add_ln51_33 = add i4 %zext_ln51_20, i4 %zext_ln51_17" [../src/table_serch.cpp:51]   --->   Operation 535 'add' 'add_ln51_33' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln51_21 = zext i4 %add_ln51_33" [../src/table_serch.cpp:51]   --->   Operation 536 'zext' 'zext_ln51_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_34 = add i2 %zext_ln50_37, i2 %zext_ln50_36" [../src/table_serch.cpp:51]   --->   Operation 537 'add' 'add_ln51_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 538 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_35 = add i2 %add_ln51_34, i2 %zext_ln50_34" [../src/table_serch.cpp:51]   --->   Operation 538 'add' 'add_ln51_35' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln51_22 = zext i2 %add_ln51_35" [../src/table_serch.cpp:51]   --->   Operation 539 'zext' 'zext_ln51_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_36 = add i2 %zext_ln50_38, i2 %zext_ln50_41" [../src/table_serch.cpp:51]   --->   Operation 540 'add' 'add_ln51_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 541 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_37 = add i2 %add_ln51_36, i2 %zext_ln50_39" [../src/table_serch.cpp:51]   --->   Operation 541 'add' 'add_ln51_37' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln51_23 = zext i2 %add_ln51_37" [../src/table_serch.cpp:51]   --->   Operation 542 'zext' 'zext_ln51_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.43ns)   --->   "%add_ln51_38 = add i3 %zext_ln51_23, i3 %zext_ln51_22" [../src/table_serch.cpp:51]   --->   Operation 543 'add' 'add_ln51_38' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln51_24 = zext i3 %add_ln51_38" [../src/table_serch.cpp:51]   --->   Operation 544 'zext' 'zext_ln51_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_39 = add i2 %zext_ln50_43, i2 %zext_ln50_42" [../src/table_serch.cpp:51]   --->   Operation 545 'add' 'add_ln51_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 546 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_40 = add i2 %add_ln51_39, i2 %zext_ln50_40" [../src/table_serch.cpp:51]   --->   Operation 546 'add' 'add_ln51_40' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln51_25 = zext i2 %add_ln51_40" [../src/table_serch.cpp:51]   --->   Operation 547 'zext' 'zext_ln51_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_41 = add i2 %zext_ln50_44, i2 %zext_ln50_47" [../src/table_serch.cpp:51]   --->   Operation 548 'add' 'add_ln51_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 549 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_42 = add i2 %add_ln51_41, i2 %zext_ln50_45" [../src/table_serch.cpp:51]   --->   Operation 549 'add' 'add_ln51_42' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln51_26 = zext i2 %add_ln51_42" [../src/table_serch.cpp:51]   --->   Operation 550 'zext' 'zext_ln51_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.43ns)   --->   "%add_ln51_43 = add i3 %zext_ln51_26, i3 %zext_ln51_25" [../src/table_serch.cpp:51]   --->   Operation 551 'add' 'add_ln51_43' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln51_27 = zext i3 %add_ln51_43" [../src/table_serch.cpp:51]   --->   Operation 552 'zext' 'zext_ln51_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.57ns)   --->   "%add_ln51_44 = add i4 %zext_ln51_27, i4 %zext_ln51_24" [../src/table_serch.cpp:51]   --->   Operation 553 'add' 'add_ln51_44' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln51_28 = zext i4 %add_ln51_44" [../src/table_serch.cpp:51]   --->   Operation 554 'zext' 'zext_ln51_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.70ns)   --->   "%add_ln51_45 = add i5 %zext_ln51_28, i5 %zext_ln51_21" [../src/table_serch.cpp:51]   --->   Operation 555 'add' 'add_ln51_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln51_29 = zext i5 %add_ln51_45" [../src/table_serch.cpp:51]   --->   Operation 556 'zext' 'zext_ln51_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.70ns)   --->   "%add_ln51_46 = add i6 %zext_ln51_29, i6 %zext_ln51_14" [../src/table_serch.cpp:51]   --->   Operation 557 'add' 'add_ln51_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln51_30 = zext i6 %add_ln51_46" [../src/table_serch.cpp:51]   --->   Operation 558 'zext' 'zext_ln51_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_47 = add i2 %zext_ln50_49, i2 %zext_ln50_48" [../src/table_serch.cpp:51]   --->   Operation 559 'add' 'add_ln51_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 560 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_48 = add i2 %add_ln51_47, i2 %zext_ln50_46" [../src/table_serch.cpp:51]   --->   Operation 560 'add' 'add_ln51_48' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln51_31 = zext i2 %add_ln51_48" [../src/table_serch.cpp:51]   --->   Operation 561 'zext' 'zext_ln51_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_49 = add i2 %zext_ln50_50, i2 %zext_ln50_53" [../src/table_serch.cpp:51]   --->   Operation 562 'add' 'add_ln51_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 563 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_50 = add i2 %add_ln51_49, i2 %zext_ln50_51" [../src/table_serch.cpp:51]   --->   Operation 563 'add' 'add_ln51_50' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln51_32 = zext i2 %add_ln51_50" [../src/table_serch.cpp:51]   --->   Operation 564 'zext' 'zext_ln51_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.43ns)   --->   "%add_ln51_51 = add i3 %zext_ln51_32, i3 %zext_ln51_31" [../src/table_serch.cpp:51]   --->   Operation 565 'add' 'add_ln51_51' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln51_33 = zext i3 %add_ln51_51" [../src/table_serch.cpp:51]   --->   Operation 566 'zext' 'zext_ln51_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_52 = add i2 %zext_ln50_55, i2 %zext_ln50_54" [../src/table_serch.cpp:51]   --->   Operation 567 'add' 'add_ln51_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 568 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_53 = add i2 %add_ln51_52, i2 %zext_ln50_52" [../src/table_serch.cpp:51]   --->   Operation 568 'add' 'add_ln51_53' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln51_34 = zext i2 %add_ln51_53" [../src/table_serch.cpp:51]   --->   Operation 569 'zext' 'zext_ln51_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_54 = add i2 %zext_ln50_56, i2 %zext_ln50_59" [../src/table_serch.cpp:51]   --->   Operation 570 'add' 'add_ln51_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 571 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_55 = add i2 %add_ln51_54, i2 %zext_ln50_57" [../src/table_serch.cpp:51]   --->   Operation 571 'add' 'add_ln51_55' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln51_35 = zext i2 %add_ln51_55" [../src/table_serch.cpp:51]   --->   Operation 572 'zext' 'zext_ln51_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.43ns)   --->   "%add_ln51_56 = add i3 %zext_ln51_35, i3 %zext_ln51_34" [../src/table_serch.cpp:51]   --->   Operation 573 'add' 'add_ln51_56' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln51_36 = zext i3 %add_ln51_56" [../src/table_serch.cpp:51]   --->   Operation 574 'zext' 'zext_ln51_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.57ns)   --->   "%add_ln51_57 = add i4 %zext_ln51_36, i4 %zext_ln51_33" [../src/table_serch.cpp:51]   --->   Operation 575 'add' 'add_ln51_57' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln51_37 = zext i4 %add_ln51_57" [../src/table_serch.cpp:51]   --->   Operation 576 'zext' 'zext_ln51_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_58 = add i2 %zext_ln50_61, i2 %zext_ln50_60" [../src/table_serch.cpp:51]   --->   Operation 577 'add' 'add_ln51_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 578 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_59 = add i2 %add_ln51_58, i2 %zext_ln50_58" [../src/table_serch.cpp:51]   --->   Operation 578 'add' 'add_ln51_59' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln51_38 = zext i2 %add_ln51_59" [../src/table_serch.cpp:51]   --->   Operation 579 'zext' 'zext_ln51_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_60 = add i2 %zext_ln50_62, i2 %zext_ln50_65" [../src/table_serch.cpp:51]   --->   Operation 580 'add' 'add_ln51_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 581 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_61 = add i2 %add_ln51_60, i2 %zext_ln50_63" [../src/table_serch.cpp:51]   --->   Operation 581 'add' 'add_ln51_61' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln51_39 = zext i2 %add_ln51_61" [../src/table_serch.cpp:51]   --->   Operation 582 'zext' 'zext_ln51_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.43ns)   --->   "%add_ln51_62 = add i3 %zext_ln51_39, i3 %zext_ln51_38" [../src/table_serch.cpp:51]   --->   Operation 583 'add' 'add_ln51_62' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln51_40 = zext i3 %add_ln51_62" [../src/table_serch.cpp:51]   --->   Operation 584 'zext' 'zext_ln51_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_63 = add i2 %zext_ln50_67, i2 %zext_ln50_66" [../src/table_serch.cpp:51]   --->   Operation 585 'add' 'add_ln51_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 586 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_64 = add i2 %add_ln51_63, i2 %zext_ln50_64" [../src/table_serch.cpp:51]   --->   Operation 586 'add' 'add_ln51_64' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln51_41 = zext i2 %add_ln51_64" [../src/table_serch.cpp:51]   --->   Operation 587 'zext' 'zext_ln51_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_65 = add i2 %zext_ln50_68, i2 %zext_ln50_71" [../src/table_serch.cpp:51]   --->   Operation 588 'add' 'add_ln51_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 589 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_66 = add i2 %add_ln51_65, i2 %zext_ln50_69" [../src/table_serch.cpp:51]   --->   Operation 589 'add' 'add_ln51_66' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln51_42 = zext i2 %add_ln51_66" [../src/table_serch.cpp:51]   --->   Operation 590 'zext' 'zext_ln51_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.43ns)   --->   "%add_ln51_67 = add i3 %zext_ln51_42, i3 %zext_ln51_41" [../src/table_serch.cpp:51]   --->   Operation 591 'add' 'add_ln51_67' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln51_43 = zext i3 %add_ln51_67" [../src/table_serch.cpp:51]   --->   Operation 592 'zext' 'zext_ln51_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.57ns)   --->   "%add_ln51_68 = add i4 %zext_ln51_43, i4 %zext_ln51_40" [../src/table_serch.cpp:51]   --->   Operation 593 'add' 'add_ln51_68' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln51_44 = zext i4 %add_ln51_68" [../src/table_serch.cpp:51]   --->   Operation 594 'zext' 'zext_ln51_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.70ns)   --->   "%add_ln51_69 = add i5 %zext_ln51_44, i5 %zext_ln51_37" [../src/table_serch.cpp:51]   --->   Operation 595 'add' 'add_ln51_69' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln51_45 = zext i5 %add_ln51_69" [../src/table_serch.cpp:51]   --->   Operation 596 'zext' 'zext_ln51_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_70 = add i2 %zext_ln50_73, i2 %zext_ln50_72" [../src/table_serch.cpp:51]   --->   Operation 597 'add' 'add_ln51_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 598 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_71 = add i2 %add_ln51_70, i2 %zext_ln50_70" [../src/table_serch.cpp:51]   --->   Operation 598 'add' 'add_ln51_71' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln51_46 = zext i2 %add_ln51_71" [../src/table_serch.cpp:51]   --->   Operation 599 'zext' 'zext_ln51_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_72 = add i2 %zext_ln50_74, i2 %zext_ln50_77" [../src/table_serch.cpp:51]   --->   Operation 600 'add' 'add_ln51_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 601 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_73 = add i2 %add_ln51_72, i2 %zext_ln50_75" [../src/table_serch.cpp:51]   --->   Operation 601 'add' 'add_ln51_73' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln51_47 = zext i2 %add_ln51_73" [../src/table_serch.cpp:51]   --->   Operation 602 'zext' 'zext_ln51_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.43ns)   --->   "%add_ln51_74 = add i3 %zext_ln51_47, i3 %zext_ln51_46" [../src/table_serch.cpp:51]   --->   Operation 603 'add' 'add_ln51_74' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln51_48 = zext i3 %add_ln51_74" [../src/table_serch.cpp:51]   --->   Operation 604 'zext' 'zext_ln51_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_75 = add i2 %zext_ln50_79, i2 %zext_ln50_78" [../src/table_serch.cpp:51]   --->   Operation 605 'add' 'add_ln51_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 606 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_76 = add i2 %add_ln51_75, i2 %zext_ln50_76" [../src/table_serch.cpp:51]   --->   Operation 606 'add' 'add_ln51_76' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln51_49 = zext i2 %add_ln51_76" [../src/table_serch.cpp:51]   --->   Operation 607 'zext' 'zext_ln51_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_77 = add i2 %zext_ln50_80, i2 %zext_ln50_83" [../src/table_serch.cpp:51]   --->   Operation 608 'add' 'add_ln51_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 609 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_78 = add i2 %add_ln51_77, i2 %zext_ln50_81" [../src/table_serch.cpp:51]   --->   Operation 609 'add' 'add_ln51_78' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln51_50 = zext i2 %add_ln51_78" [../src/table_serch.cpp:51]   --->   Operation 610 'zext' 'zext_ln51_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.43ns)   --->   "%add_ln51_79 = add i3 %zext_ln51_50, i3 %zext_ln51_49" [../src/table_serch.cpp:51]   --->   Operation 611 'add' 'add_ln51_79' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln51_51 = zext i3 %add_ln51_79" [../src/table_serch.cpp:51]   --->   Operation 612 'zext' 'zext_ln51_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.57ns)   --->   "%add_ln51_80 = add i4 %zext_ln51_51, i4 %zext_ln51_48" [../src/table_serch.cpp:51]   --->   Operation 613 'add' 'add_ln51_80' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln51_52 = zext i4 %add_ln51_80" [../src/table_serch.cpp:51]   --->   Operation 614 'zext' 'zext_ln51_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_81 = add i2 %zext_ln50_85, i2 %zext_ln50_84" [../src/table_serch.cpp:51]   --->   Operation 615 'add' 'add_ln51_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 616 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_82 = add i2 %add_ln51_81, i2 %zext_ln50_82" [../src/table_serch.cpp:51]   --->   Operation 616 'add' 'add_ln51_82' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln51_53 = zext i2 %add_ln51_82" [../src/table_serch.cpp:51]   --->   Operation 617 'zext' 'zext_ln51_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_83 = add i2 %zext_ln50_86, i2 %zext_ln50_89" [../src/table_serch.cpp:51]   --->   Operation 618 'add' 'add_ln51_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 619 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_84 = add i2 %add_ln51_83, i2 %zext_ln50_87" [../src/table_serch.cpp:51]   --->   Operation 619 'add' 'add_ln51_84' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln51_54 = zext i2 %add_ln51_84" [../src/table_serch.cpp:51]   --->   Operation 620 'zext' 'zext_ln51_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.43ns)   --->   "%add_ln51_85 = add i3 %zext_ln51_54, i3 %zext_ln51_53" [../src/table_serch.cpp:51]   --->   Operation 621 'add' 'add_ln51_85' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln51_55 = zext i3 %add_ln51_85" [../src/table_serch.cpp:51]   --->   Operation 622 'zext' 'zext_ln51_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_86 = add i2 %zext_ln50_91, i2 %zext_ln50_90" [../src/table_serch.cpp:51]   --->   Operation 623 'add' 'add_ln51_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 624 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_87 = add i2 %add_ln51_86, i2 %zext_ln50_88" [../src/table_serch.cpp:51]   --->   Operation 624 'add' 'add_ln51_87' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln51_56 = zext i2 %add_ln51_87" [../src/table_serch.cpp:51]   --->   Operation 625 'zext' 'zext_ln51_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_88 = add i2 %zext_ln50_92, i2 %zext_ln50_94" [../src/table_serch.cpp:51]   --->   Operation 626 'add' 'add_ln51_88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 627 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln51_89 = add i2 %add_ln51_88, i2 %zext_ln50_93" [../src/table_serch.cpp:51]   --->   Operation 627 'add' 'add_ln51_89' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln51_57 = zext i2 %add_ln51_89" [../src/table_serch.cpp:51]   --->   Operation 628 'zext' 'zext_ln51_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.43ns)   --->   "%add_ln51_90 = add i3 %zext_ln51_57, i3 %zext_ln51_56" [../src/table_serch.cpp:51]   --->   Operation 629 'add' 'add_ln51_90' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln51_58 = zext i3 %add_ln51_90" [../src/table_serch.cpp:51]   --->   Operation 630 'zext' 'zext_ln51_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.57ns)   --->   "%add_ln51_91 = add i4 %zext_ln51_58, i4 %zext_ln51_55" [../src/table_serch.cpp:51]   --->   Operation 631 'add' 'add_ln51_91' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln51_59 = zext i4 %add_ln51_91" [../src/table_serch.cpp:51]   --->   Operation 632 'zext' 'zext_ln51_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.70ns)   --->   "%add_ln51_92 = add i5 %zext_ln51_59, i5 %zext_ln51_52" [../src/table_serch.cpp:51]   --->   Operation 633 'add' 'add_ln51_92' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln51_60 = zext i5 %add_ln51_92" [../src/table_serch.cpp:51]   --->   Operation 634 'zext' 'zext_ln51_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.70ns)   --->   "%add_ln51_93 = add i6 %zext_ln51_60, i6 %zext_ln51_45" [../src/table_serch.cpp:51]   --->   Operation 635 'add' 'add_ln51_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln51_61 = zext i6 %add_ln51_93" [../src/table_serch.cpp:51]   --->   Operation 636 'zext' 'zext_ln51_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.70ns)   --->   "%haming_dis = add i7 %zext_ln51_61, i7 %zext_ln51_30" [../src/table_serch.cpp:51]   --->   Operation 637 'add' 'haming_dis' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%ret_ln53 = ret i7 %haming_dis" [../src/table_serch.cpp:53]   --->   Operation 638 'ret' 'ret_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.58ns
The critical path consists of the following:
	wire read on port 'temp_flame96' [3]  (0 ns)
	'xor' operation ('xor_ln50_7', ../src/table_serch.cpp:50) [267]  (0.305 ns)
	'add' operation ('add_ln51_24', ../src/table_serch.cpp:51) [521]  (0.145 ns)
	'add' operation ('add_ln51_27', ../src/table_serch.cpp:51) [526]  (0.436 ns)
	'add' operation ('add_ln51_33', ../src/table_serch.cpp:51) [536]  (0.572 ns)
	'add' operation ('add_ln51_45', ../src/table_serch.cpp:51) [556]  (0.708 ns)
	'add' operation ('add_ln51_46', ../src/table_serch.cpp:51) [558]  (0.707 ns)
	'add' operation ('haming_dis', ../src/table_serch.cpp:51) [638]  (0.706 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
