#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1808890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17f8660 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x17c2770 .functor NOT 1, L_0x18452f0, C4<0>, C4<0>, C4<0>;
L_0x1845170 .functor XOR 8, L_0x1844da0, L_0x18450d0, C4<00000000>, C4<00000000>;
L_0x1845280 .functor XOR 8, L_0x1845170, L_0x18451e0, C4<00000000>, C4<00000000>;
v0x183e2c0_0 .net "B3_next_dut", 0 0, L_0x1843180;  1 drivers
v0x183e380_0 .net "B3_next_ref", 0 0, L_0x183f950;  1 drivers
v0x183e420_0 .net "Count_next_dut", 0 0, L_0x1843600;  1 drivers
v0x183e4c0_0 .net "Count_next_ref", 0 0, L_0x1840b80;  1 drivers
v0x183e560_0 .net "S1_next_dut", 0 0, L_0x1842630;  1 drivers
v0x183e650_0 .net "S1_next_ref", 0 0, L_0x1840700;  1 drivers
v0x183e720_0 .net "S_next_dut", 0 0, L_0x18423d0;  1 drivers
v0x183e7f0_0 .net "S_next_ref", 0 0, L_0x18404b0;  1 drivers
v0x183e8c0_0 .net "Wait_next_dut", 0 0, L_0x1844050;  1 drivers
v0x183e990_0 .net "Wait_next_ref", 0 0, L_0x1841110;  1 drivers
v0x183ea60_0 .net *"_ivl_10", 7 0, L_0x18451e0;  1 drivers
v0x183eb00_0 .net *"_ivl_12", 7 0, L_0x1845280;  1 drivers
v0x183eba0_0 .net *"_ivl_2", 7 0, L_0x1844cb0;  1 drivers
v0x183ec40_0 .net *"_ivl_4", 7 0, L_0x1844da0;  1 drivers
v0x183ece0_0 .net *"_ivl_6", 7 0, L_0x18450d0;  1 drivers
v0x183ed80_0 .net *"_ivl_8", 7 0, L_0x1845170;  1 drivers
v0x183ee40_0 .net "ack", 0 0, v0x1839e50_0;  1 drivers
v0x183eee0_0 .var "clk", 0 0;
v0x183efb0_0 .net "counting_dut", 0 0, L_0x1844370;  1 drivers
v0x183f080_0 .net "counting_ref", 0 0, L_0x1841400;  1 drivers
v0x183f150_0 .net "d", 0 0, v0x1839fb0_0;  1 drivers
v0x183f1f0_0 .net "done_counting", 0 0, v0x183a050_0;  1 drivers
v0x183f290_0 .net "done_dut", 0 0, L_0x1844280;  1 drivers
v0x183f360_0 .net "done_ref", 0 0, L_0x1841310;  1 drivers
v0x183f430_0 .net "shift_ena_dut", 0 0, L_0x1844b50;  1 drivers
v0x183f500_0 .net "shift_ena_ref", 0 0, L_0x1841810;  1 drivers
v0x183f5d0_0 .net "state", 9 0, v0x183a2b0_0;  1 drivers
v0x183f670_0 .var/2u "stats1", 607 0;
v0x183f710_0 .var/2u "strobe", 0 0;
v0x183f7b0_0 .net "tb_match", 0 0, L_0x18452f0;  1 drivers
v0x183f880_0 .net "tb_mismatch", 0 0, L_0x17c2770;  1 drivers
LS_0x1844cb0_0_0 .concat [ 1 1 1 1], L_0x1841810, L_0x1841400, L_0x1841310, L_0x1841110;
LS_0x1844cb0_0_4 .concat [ 1 1 1 1], L_0x1840b80, L_0x1840700, L_0x18404b0, L_0x183f950;
L_0x1844cb0 .concat [ 4 4 0 0], LS_0x1844cb0_0_0, LS_0x1844cb0_0_4;
LS_0x1844da0_0_0 .concat [ 1 1 1 1], L_0x1841810, L_0x1841400, L_0x1841310, L_0x1841110;
LS_0x1844da0_0_4 .concat [ 1 1 1 1], L_0x1840b80, L_0x1840700, L_0x18404b0, L_0x183f950;
L_0x1844da0 .concat [ 4 4 0 0], LS_0x1844da0_0_0, LS_0x1844da0_0_4;
LS_0x18450d0_0_0 .concat [ 1 1 1 1], L_0x1844b50, L_0x1844370, L_0x1844280, L_0x1844050;
LS_0x18450d0_0_4 .concat [ 1 1 1 1], L_0x1843600, L_0x1842630, L_0x18423d0, L_0x1843180;
L_0x18450d0 .concat [ 4 4 0 0], LS_0x18450d0_0_0, LS_0x18450d0_0_4;
LS_0x18451e0_0_0 .concat [ 1 1 1 1], L_0x1841810, L_0x1841400, L_0x1841310, L_0x1841110;
LS_0x18451e0_0_4 .concat [ 1 1 1 1], L_0x1840b80, L_0x1840700, L_0x18404b0, L_0x183f950;
L_0x18451e0 .concat [ 4 4 0 0], LS_0x18451e0_0_0, LS_0x18451e0_0_4;
L_0x18452f0 .cmp/eeq 8, L_0x1844cb0, L_0x1845280;
S_0x1805fb0 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x17f8660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x17d4560 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x17d45a0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x17d45e0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x17d4620 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x17d4660 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x17d46a0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x17d46e0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x17d4720 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x17d4760 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x17d47a0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x17db510 .functor NOT 1, v0x1839fb0_0, C4<0>, C4<0>, C4<0>;
L_0x17d0b90 .functor AND 1, L_0x183fa40, L_0x17db510, C4<1>, C4<1>;
L_0x1809e70 .functor NOT 1, v0x1839fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1809ee0 .functor AND 1, L_0x183fba0, L_0x1809e70, C4<1>, C4<1>;
L_0x183fd40 .functor OR 1, L_0x17d0b90, L_0x1809ee0, C4<0>, C4<0>;
L_0x183ff20 .functor NOT 1, v0x1839fb0_0, C4<0>, C4<0>, C4<0>;
L_0x183ffd0 .functor AND 1, L_0x183fe50, L_0x183ff20, C4<1>, C4<1>;
L_0x18400e0 .functor OR 1, L_0x183fd40, L_0x183ffd0, C4<0>, C4<0>;
L_0x18403f0 .functor AND 1, L_0x1840240, v0x1839e50_0, C4<1>, C4<1>;
L_0x18404b0 .functor OR 1, L_0x18400e0, L_0x18403f0, C4<0>, C4<0>;
L_0x1840700 .functor AND 1, L_0x1840620, v0x1839fb0_0, C4<1>, C4<1>;
L_0x1840950 .functor NOT 1, v0x183a050_0, C4<0>, C4<0>, C4<0>;
L_0x1840ac0 .functor AND 1, L_0x1840860, L_0x1840950, C4<1>, C4<1>;
L_0x1840b80 .functor OR 1, L_0x18407c0, L_0x1840ac0, C4<0>, C4<0>;
L_0x1840a50 .functor AND 1, L_0x1840d60, v0x183a050_0, C4<1>, C4<1>;
L_0x1840f50 .functor NOT 1, v0x1839e50_0, C4<0>, C4<0>, C4<0>;
L_0x1841050 .functor AND 1, L_0x1840e50, L_0x1840f50, C4<1>, C4<1>;
L_0x1841110 .functor OR 1, L_0x1840a50, L_0x1841050, C4<0>, C4<0>;
v0x1809fe0_0 .net "B3_next", 0 0, L_0x183f950;  alias, 1 drivers
v0x17c1030_0 .net "Count_next", 0 0, L_0x1840b80;  alias, 1 drivers
v0x17c1130_0 .net "S1_next", 0 0, L_0x1840700;  alias, 1 drivers
v0x17c28c0_0 .net "S_next", 0 0, L_0x18404b0;  alias, 1 drivers
v0x17c2960_0 .net "Wait_next", 0 0, L_0x1841110;  alias, 1 drivers
v0x17c2c50_0 .net *"_ivl_10", 0 0, L_0x1809e70;  1 drivers
v0x180a080_0 .net *"_ivl_12", 0 0, L_0x1809ee0;  1 drivers
v0x1838030_0 .net *"_ivl_14", 0 0, L_0x183fd40;  1 drivers
v0x1838110_0 .net *"_ivl_17", 0 0, L_0x183fe50;  1 drivers
v0x18381f0_0 .net *"_ivl_18", 0 0, L_0x183ff20;  1 drivers
v0x18382d0_0 .net *"_ivl_20", 0 0, L_0x183ffd0;  1 drivers
v0x18383b0_0 .net *"_ivl_22", 0 0, L_0x18400e0;  1 drivers
v0x1838490_0 .net *"_ivl_25", 0 0, L_0x1840240;  1 drivers
v0x1838570_0 .net *"_ivl_26", 0 0, L_0x18403f0;  1 drivers
v0x1838650_0 .net *"_ivl_3", 0 0, L_0x183fa40;  1 drivers
v0x1838730_0 .net *"_ivl_31", 0 0, L_0x1840620;  1 drivers
v0x1838810_0 .net *"_ivl_35", 0 0, L_0x18407c0;  1 drivers
v0x18388f0_0 .net *"_ivl_37", 0 0, L_0x1840860;  1 drivers
v0x18389d0_0 .net *"_ivl_38", 0 0, L_0x1840950;  1 drivers
v0x1838ab0_0 .net *"_ivl_4", 0 0, L_0x17db510;  1 drivers
v0x1838b90_0 .net *"_ivl_40", 0 0, L_0x1840ac0;  1 drivers
v0x1838c70_0 .net *"_ivl_45", 0 0, L_0x1840d60;  1 drivers
v0x1838d50_0 .net *"_ivl_46", 0 0, L_0x1840a50;  1 drivers
v0x1838e30_0 .net *"_ivl_49", 0 0, L_0x1840e50;  1 drivers
v0x1838f10_0 .net *"_ivl_50", 0 0, L_0x1840f50;  1 drivers
v0x1838ff0_0 .net *"_ivl_52", 0 0, L_0x1841050;  1 drivers
v0x18390d0_0 .net *"_ivl_6", 0 0, L_0x17d0b90;  1 drivers
v0x18391b0_0 .net *"_ivl_61", 3 0, L_0x1841560;  1 drivers
v0x1839290_0 .net *"_ivl_9", 0 0, L_0x183fba0;  1 drivers
v0x1839370_0 .net "ack", 0 0, v0x1839e50_0;  alias, 1 drivers
v0x1839430_0 .net "counting", 0 0, L_0x1841400;  alias, 1 drivers
v0x18394f0_0 .net "d", 0 0, v0x1839fb0_0;  alias, 1 drivers
v0x18395b0_0 .net "done", 0 0, L_0x1841310;  alias, 1 drivers
v0x1839880_0 .net "done_counting", 0 0, v0x183a050_0;  alias, 1 drivers
v0x1839940_0 .net "shift_ena", 0 0, L_0x1841810;  alias, 1 drivers
v0x1839a00_0 .net "state", 9 0, v0x183a2b0_0;  alias, 1 drivers
L_0x183f950 .part v0x183a2b0_0, 6, 1;
L_0x183fa40 .part v0x183a2b0_0, 0, 1;
L_0x183fba0 .part v0x183a2b0_0, 1, 1;
L_0x183fe50 .part v0x183a2b0_0, 3, 1;
L_0x1840240 .part v0x183a2b0_0, 9, 1;
L_0x1840620 .part v0x183a2b0_0, 0, 1;
L_0x18407c0 .part v0x183a2b0_0, 7, 1;
L_0x1840860 .part v0x183a2b0_0, 8, 1;
L_0x1840d60 .part v0x183a2b0_0, 8, 1;
L_0x1840e50 .part v0x183a2b0_0, 9, 1;
L_0x1841310 .part v0x183a2b0_0, 9, 1;
L_0x1841400 .part v0x183a2b0_0, 8, 1;
L_0x1841560 .part v0x183a2b0_0, 4, 4;
L_0x1841810 .reduce/or L_0x1841560;
S_0x1839c60 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x17f8660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1839e50_0 .var "ack", 0 0;
v0x1839f10_0 .net "clk", 0 0, v0x183eee0_0;  1 drivers
v0x1839fb0_0 .var "d", 0 0;
v0x183a050_0 .var "done_counting", 0 0;
v0x183a120_0 .var/2u "fail_onehot", 0 0;
v0x183a210_0 .var/2u "failed", 0 0;
v0x183a2b0_0 .var "state", 9 0;
v0x183a350_0 .net "tb_match", 0 0, L_0x18452f0;  alias, 1 drivers
E_0x17d0b50 .event posedge, v0x1839f10_0;
E_0x17cf7c0/0 .event negedge, v0x1839f10_0;
E_0x17cf7c0/1 .event posedge, v0x1839f10_0;
E_0x17cf7c0 .event/or E_0x17cf7c0/0, E_0x17cf7c0/1;
S_0x183a4b0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x17f8660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x183a6c0 .param/l "B0" 1 4 20, +C4<00000000000000000000000000000100>;
P_0x183a700 .param/l "B1" 1 4 21, +C4<00000000000000000000000000000101>;
P_0x183a740 .param/l "B2" 1 4 22, +C4<00000000000000000000000000000110>;
P_0x183a780 .param/l "B3" 1 4 23, +C4<00000000000000000000000000000111>;
P_0x183a7c0 .param/l "Count" 1 4 24, +C4<00000000000000000000000000001000>;
P_0x183a800 .param/l "S" 1 4 16, +C4<00000000000000000000000000000000>;
P_0x183a840 .param/l "S1" 1 4 17, +C4<00000000000000000000000000000001>;
P_0x183a880 .param/l "S11" 1 4 18, +C4<00000000000000000000000000000010>;
P_0x183a8c0 .param/l "S110" 1 4 19, +C4<00000000000000000000000000000011>;
P_0x183a900 .param/l "Wait" 1 4 25, +C4<00000000000000000000000000001001>;
L_0x18414f0 .functor NOT 1, v0x1839fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1841a70 .functor AND 1, L_0x18419d0, L_0x18414f0, C4<1>, C4<1>;
L_0x1841c20 .functor NOT 1, v0x1839fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1841c90 .functor AND 1, L_0x1841b80, L_0x1841c20, C4<1>, C4<1>;
L_0x1841da0 .functor OR 1, L_0x1841a70, L_0x1841c90, C4<0>, C4<0>;
L_0x1841f50 .functor NOT 1, v0x1839fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1842000 .functor AND 1, L_0x1841eb0, L_0x1841f50, C4<1>, C4<1>;
L_0x1842110 .functor OR 1, L_0x1841da0, L_0x1842000, C4<0>, C4<0>;
L_0x1842310 .functor AND 1, L_0x1842270, v0x1839e50_0, C4<1>, C4<1>;
L_0x18423d0 .functor OR 1, L_0x1842110, L_0x1842310, C4<0>, C4<0>;
L_0x1842630 .functor AND 1, L_0x1842590, v0x1839fb0_0, C4<1>, C4<1>;
L_0x18427d0 .functor AND 1, L_0x18426f0, v0x1839fb0_0, C4<1>, C4<1>;
L_0x18429a0 .functor AND 1, L_0x1842900, v0x1839fb0_0, C4<1>, C4<1>;
L_0x1842a60 .functor OR 1, L_0x18427d0, L_0x18429a0, C4<0>, C4<0>;
L_0x1842890 .functor NOT 1, v0x1839fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1842ce0 .functor AND 1, L_0x1842bf0, L_0x1842890, C4<1>, C4<1>;
L_0x1842f20 .functor AND 1, L_0x1842e80, v0x1839fb0_0, C4<1>, C4<1>;
L_0x1843220 .functor NOT 1, v0x183a050_0, C4<0>, C4<0>, C4<0>;
L_0x18434f0 .functor AND 1, L_0x1843330, L_0x1843220, C4<1>, C4<1>;
L_0x1843600 .functor OR 1, L_0x1843290, L_0x18434f0, C4<0>, C4<0>;
L_0x1843810 .functor AND 1, L_0x1843450, v0x183a050_0, C4<1>, C4<1>;
L_0x1843e10 .functor NOT 1, v0x1839e50_0, C4<0>, C4<0>, C4<0>;
L_0x1843f40 .functor AND 1, L_0x18438d0, L_0x1843e10, C4<1>, C4<1>;
L_0x1844050 .functor OR 1, L_0x1843810, L_0x1843f40, C4<0>, C4<0>;
L_0x18446f0 .functor OR 1, L_0x1844500, L_0x18445a0, C4<0>, C4<0>;
L_0x1844800 .functor OR 1, L_0x18446f0, L_0x1844460, C4<0>, C4<0>;
L_0x1844b50 .functor OR 1, L_0x1844800, L_0x18449f0, C4<0>, C4<0>;
v0x183afe0_0 .net "B0_next", 0 0, L_0x1842f20;  1 drivers
v0x183b0a0_0 .net "B1_next", 0 0, L_0x1842fe0;  1 drivers
v0x183b160_0 .net "B2_next", 0 0, L_0x18430e0;  1 drivers
v0x183b230_0 .net "B3_next", 0 0, L_0x1843180;  alias, 1 drivers
v0x183b2f0_0 .net "Count_next", 0 0, L_0x1843600;  alias, 1 drivers
v0x183b400_0 .net "S110_next", 0 0, L_0x1842ce0;  1 drivers
v0x183b4c0_0 .net "S11_next", 0 0, L_0x1842a60;  1 drivers
v0x183b580_0 .net "S1_next", 0 0, L_0x1842630;  alias, 1 drivers
v0x183b640_0 .net "S_next", 0 0, L_0x18423d0;  alias, 1 drivers
v0x183b700_0 .net "Wait_next", 0 0, L_0x1844050;  alias, 1 drivers
v0x183b7c0_0 .net *"_ivl_1", 0 0, L_0x18419d0;  1 drivers
v0x183b8a0_0 .net *"_ivl_10", 0 0, L_0x1841c90;  1 drivers
v0x183b980_0 .net *"_ivl_12", 0 0, L_0x1841da0;  1 drivers
v0x183ba60_0 .net *"_ivl_15", 0 0, L_0x1841eb0;  1 drivers
v0x183bb40_0 .net *"_ivl_16", 0 0, L_0x1841f50;  1 drivers
v0x183bc20_0 .net *"_ivl_18", 0 0, L_0x1842000;  1 drivers
v0x183bd00_0 .net *"_ivl_2", 0 0, L_0x18414f0;  1 drivers
v0x183bde0_0 .net *"_ivl_20", 0 0, L_0x1842110;  1 drivers
v0x183bec0_0 .net *"_ivl_23", 0 0, L_0x1842270;  1 drivers
v0x183bfa0_0 .net *"_ivl_24", 0 0, L_0x1842310;  1 drivers
v0x183c080_0 .net *"_ivl_29", 0 0, L_0x1842590;  1 drivers
v0x183c160_0 .net *"_ivl_33", 0 0, L_0x18426f0;  1 drivers
v0x183c240_0 .net *"_ivl_34", 0 0, L_0x18427d0;  1 drivers
v0x183c320_0 .net *"_ivl_37", 0 0, L_0x1842900;  1 drivers
v0x183c400_0 .net *"_ivl_38", 0 0, L_0x18429a0;  1 drivers
v0x183c4e0_0 .net *"_ivl_4", 0 0, L_0x1841a70;  1 drivers
v0x183c5c0_0 .net *"_ivl_43", 0 0, L_0x1842bf0;  1 drivers
v0x183c6a0_0 .net *"_ivl_44", 0 0, L_0x1842890;  1 drivers
v0x183c780_0 .net *"_ivl_49", 0 0, L_0x1842e80;  1 drivers
v0x183c860_0 .net *"_ivl_59", 0 0, L_0x1843290;  1 drivers
v0x183c940_0 .net *"_ivl_61", 0 0, L_0x1843330;  1 drivers
v0x183ca20_0 .net *"_ivl_62", 0 0, L_0x1843220;  1 drivers
v0x183cb00_0 .net *"_ivl_64", 0 0, L_0x18434f0;  1 drivers
v0x183cdf0_0 .net *"_ivl_69", 0 0, L_0x1843450;  1 drivers
v0x183ced0_0 .net *"_ivl_7", 0 0, L_0x1841b80;  1 drivers
v0x183cfb0_0 .net *"_ivl_70", 0 0, L_0x1843810;  1 drivers
v0x183d090_0 .net *"_ivl_73", 0 0, L_0x18438d0;  1 drivers
v0x183d170_0 .net *"_ivl_74", 0 0, L_0x1843e10;  1 drivers
v0x183d250_0 .net *"_ivl_76", 0 0, L_0x1843f40;  1 drivers
v0x183d330_0 .net *"_ivl_8", 0 0, L_0x1841c20;  1 drivers
v0x183d410_0 .net *"_ivl_85", 0 0, L_0x1844500;  1 drivers
v0x183d4f0_0 .net *"_ivl_87", 0 0, L_0x18445a0;  1 drivers
v0x183d5d0_0 .net *"_ivl_88", 0 0, L_0x18446f0;  1 drivers
v0x183d6b0_0 .net *"_ivl_91", 0 0, L_0x1844460;  1 drivers
v0x183d790_0 .net *"_ivl_92", 0 0, L_0x1844800;  1 drivers
v0x183d870_0 .net *"_ivl_95", 0 0, L_0x18449f0;  1 drivers
v0x183d950_0 .net "ack", 0 0, v0x1839e50_0;  alias, 1 drivers
v0x183d9f0_0 .net "counting", 0 0, L_0x1844370;  alias, 1 drivers
v0x183dab0_0 .net "d", 0 0, v0x1839fb0_0;  alias, 1 drivers
v0x183dba0_0 .net "done", 0 0, L_0x1844280;  alias, 1 drivers
v0x183dc60_0 .net "done_counting", 0 0, v0x183a050_0;  alias, 1 drivers
v0x183dd50_0 .net "shift_ena", 0 0, L_0x1844b50;  alias, 1 drivers
v0x183de10_0 .net "state", 9 0, v0x183a2b0_0;  alias, 1 drivers
L_0x18419d0 .part v0x183a2b0_0, 0, 1;
L_0x1841b80 .part v0x183a2b0_0, 1, 1;
L_0x1841eb0 .part v0x183a2b0_0, 3, 1;
L_0x1842270 .part v0x183a2b0_0, 9, 1;
L_0x1842590 .part v0x183a2b0_0, 0, 1;
L_0x18426f0 .part v0x183a2b0_0, 1, 1;
L_0x1842900 .part v0x183a2b0_0, 2, 1;
L_0x1842bf0 .part v0x183a2b0_0, 2, 1;
L_0x1842e80 .part v0x183a2b0_0, 3, 1;
L_0x1842fe0 .part v0x183a2b0_0, 4, 1;
L_0x18430e0 .part v0x183a2b0_0, 5, 1;
L_0x1843180 .part v0x183a2b0_0, 6, 1;
L_0x1843290 .part v0x183a2b0_0, 7, 1;
L_0x1843330 .part v0x183a2b0_0, 8, 1;
L_0x1843450 .part v0x183a2b0_0, 8, 1;
L_0x18438d0 .part v0x183a2b0_0, 9, 1;
L_0x1844280 .part v0x183a2b0_0, 9, 1;
L_0x1844370 .part v0x183a2b0_0, 8, 1;
L_0x1844500 .part v0x183a2b0_0, 4, 1;
L_0x18445a0 .part v0x183a2b0_0, 5, 1;
L_0x1844460 .part v0x183a2b0_0, 6, 1;
L_0x18449f0 .part v0x183a2b0_0, 7, 1;
S_0x183e0a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x17f8660;
 .timescale -12 -12;
E_0x17cf150 .event anyedge, v0x183f710_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x183f710_0;
    %nor/r;
    %assign/vec4 v0x183f710_0, 0;
    %wait E_0x17cf150;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1839c60;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x183a210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x183a120_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1839c60;
T_2 ;
    %wait E_0x17cf7c0;
    %load/vec4 v0x183a350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x183a210_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1839c60;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1839e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x183a050_0, 0;
    %assign/vec4 v0x1839fb0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x183a2b0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17cf7c0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1839e50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x183a050_0, 0, 1;
    %store/vec4 v0x1839fb0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x183a2b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x17d0b50;
    %load/vec4 v0x183a210_0;
    %assign/vec4 v0x183a120_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17cf7c0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1839e50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x183a050_0, 0, 1;
    %store/vec4 v0x1839fb0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x183a2b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x17d0b50;
    %load/vec4 v0x183a120_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x183a210_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17f8660;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x183eee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x183f710_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17f8660;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x183eee0_0;
    %inv;
    %store/vec4 v0x183eee0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17f8660;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1839f10_0, v0x183f880_0, v0x183f150_0, v0x183f1f0_0, v0x183ee40_0, v0x183f5d0_0, v0x183e380_0, v0x183e2c0_0, v0x183e7f0_0, v0x183e720_0, v0x183e650_0, v0x183e560_0, v0x183e4c0_0, v0x183e420_0, v0x183e990_0, v0x183e8c0_0, v0x183f360_0, v0x183f290_0, v0x183f080_0, v0x183efb0_0, v0x183f500_0, v0x183f430_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17f8660;
T_7 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x183f670_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17f8660;
T_8 ;
    %wait E_0x17cf7c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x183f670_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
    %load/vec4 v0x183f7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x183f670_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x183e380_0;
    %load/vec4 v0x183e380_0;
    %load/vec4 v0x183e2c0_0;
    %xor;
    %load/vec4 v0x183e380_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x183e7f0_0;
    %load/vec4 v0x183e7f0_0;
    %load/vec4 v0x183e720_0;
    %xor;
    %load/vec4 v0x183e7f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x183e650_0;
    %load/vec4 v0x183e650_0;
    %load/vec4 v0x183e560_0;
    %xor;
    %load/vec4 v0x183e650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x183e4c0_0;
    %load/vec4 v0x183e4c0_0;
    %load/vec4 v0x183e420_0;
    %xor;
    %load/vec4 v0x183e4c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x183e990_0;
    %load/vec4 v0x183e990_0;
    %load/vec4 v0x183e8c0_0;
    %xor;
    %load/vec4 v0x183e990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x183f360_0;
    %load/vec4 v0x183f360_0;
    %load/vec4 v0x183f290_0;
    %xor;
    %load/vec4 v0x183f360_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x183f080_0;
    %load/vec4 v0x183f080_0;
    %load/vec4 v0x183efb0_0;
    %xor;
    %load/vec4 v0x183f080_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x183f500_0;
    %load/vec4 v0x183f500_0;
    %load/vec4 v0x183f430_0;
    %xor;
    %load/vec4 v0x183f500_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x183f670_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183f670_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/review2015_fsmonehot/iter10/response2/top_module.sv";
