<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86FlagsCopyLowering.cpp source code [llvm/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86FlagsCopyLowering.cpp.html'>X86FlagsCopyLowering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//====- X86FlagsCopyLowering.cpp - Lowers COPY nodes of EFLAGS ------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>///</i></td></tr>
<tr><th id="10">10</th><td><i>/// Lowers COPY nodes of EFLAGS by directly extracting and preserving individual</i></td></tr>
<tr><th id="11">11</th><td><i>/// flag bits.</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>/// We have to do this by carefully analyzing and rewriting the usage of the</i></td></tr>
<tr><th id="14">14</th><td><i>/// copied EFLAGS register because there is no general way to rematerialize the</i></td></tr>
<tr><th id="15">15</th><td><i>/// entire EFLAGS register safely and efficiently. Using `popf` both forces</i></td></tr>
<tr><th id="16">16</th><td><i>/// dynamic stack adjustment and can create correctness issues due to IF, TF,</i></td></tr>
<tr><th id="17">17</th><td><i>/// and other non-status flags being overwritten. Using sequences involving</i></td></tr>
<tr><th id="18">18</th><td><i>/// SAHF don't work on all x86 processors and are often quite slow compared to</i></td></tr>
<tr><th id="19">19</th><td><i>/// directly testing a single status preserved in its own GPR.</i></td></tr>
<tr><th id="20">20</th><td><i>///</i></td></tr>
<tr><th id="21">21</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="X86.h.html">"X86.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="X86InstrBuilder.h.html">"X86InstrBuilder.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="X86InstrInfo.h.html">"X86InstrInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/ADT/PostOrderIterator.h.html">"llvm/ADT/PostOrderIterator.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/ADT/ScopeExit.h.html">"llvm/ADT/ScopeExit.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/ADT/SparseBitVector.h.html">"llvm/ADT/SparseBitVector.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html">"llvm/CodeGen/MachineSSAUpdater.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSchedule.h.html">"llvm/CodeGen/TargetSchedule.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/MC/MCSchedule.h.html">"llvm/MC/MCSchedule.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/PASS_KEY" data-ref="_M/PASS_KEY">PASS_KEY</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"x86-flags-copy-lowering"</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> PASS_KEY</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCopiesEliminated = {&quot;x86-flags-copy-lowering&quot;, &quot;NumCopiesEliminated&quot;, &quot;Number of copies of EFLAGS eliminated&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCopiesEliminated" title='NumCopiesEliminated' data-ref="NumCopiesEliminated">NumCopiesEliminated</dfn>, <q>"Number of copies of EFLAGS eliminated"</q>);</td></tr>
<tr><th id="69">69</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSetCCsInserted = {&quot;x86-flags-copy-lowering&quot;, &quot;NumSetCCsInserted&quot;, &quot;Number of setCC instructions inserted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSetCCsInserted" title='NumSetCCsInserted' data-ref="NumSetCCsInserted">NumSetCCsInserted</dfn>, <q>"Number of setCC instructions inserted"</q>);</td></tr>
<tr><th id="70">70</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumTestsInserted = {&quot;x86-flags-copy-lowering&quot;, &quot;NumTestsInserted&quot;, &quot;Number of test instructions inserted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumTestsInserted" title='NumTestsInserted' data-ref="NumTestsInserted">NumTestsInserted</dfn>, <q>"Number of test instructions inserted"</q>);</td></tr>
<tr><th id="71">71</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumAddsInserted = {&quot;x86-flags-copy-lowering&quot;, &quot;NumAddsInserted&quot;, &quot;Number of adds instructions inserted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumAddsInserted" title='NumAddsInserted' data-ref="NumAddsInserted">NumAddsInserted</dfn>, <q>"Number of adds instructions inserted"</q>);</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><b>namespace</b> {</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i  data-doc="(anonymousnamespace)::CondRegArray">// Convenient array type for storing registers associated with each condition.</i></td></tr>
<tr><th id="76">76</th><td><b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/array.html#std::array" title='std::array' data-ref="std::array">array</a>&lt;<em>unsigned</em>, <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::LAST_VALID_COND" title='llvm::X86::CondCode::LAST_VALID_COND' data-ref="llvm::X86::CondCode::LAST_VALID_COND">LAST_VALID_COND</a> + <var>1</var>&gt;;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="79">79</th><td><b>public</b>:</td></tr>
<tr><th id="80">80</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPassC1Ev" title='(anonymous namespace)::X86FlagsCopyLoweringPass::X86FlagsCopyLoweringPass' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::X86FlagsCopyLoweringPass()' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPassC1Ev">X86FlagsCopyLoweringPass</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::ID" title='(anonymous namespace)::X86FlagsCopyLoweringPass::ID' data-use='a' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::ID">ID</a>) { }</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_124X86FlagsCopyLoweringPass11getPassNameEv" title='(anonymous namespace)::X86FlagsCopyLoweringPass::getPassName' data-type='llvm::StringRef (anonymous namespace)::X86FlagsCopyLoweringPass::getPassName() const' data-ref="_ZNK12_GLOBAL__N_124X86FlagsCopyLoweringPass11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"X86 EFLAGS copy lowering"</q>; }</td></tr>
<tr><th id="83">83</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86FlagsCopyLoweringPass::runOnMachineFunction' data-type='bool (anonymous namespace)::X86FlagsCopyLoweringPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="84">84</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_124X86FlagsCopyLoweringPass16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::X86FlagsCopyLoweringPass::getAnalysisUsage' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_124X86FlagsCopyLoweringPass16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <i class="doc" data-doc="(anonymousnamespace)::X86FlagsCopyLoweringPass::ID">/// Pass identification, replacement for typeid.</i></td></tr>
<tr><th id="87">87</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::X86FlagsCopyLoweringPass::ID" title='(anonymous namespace)::X86FlagsCopyLoweringPass::ID' data-type='char' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::ID">ID</dfn>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><b>private</b>:</td></tr>
<tr><th id="90">90</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI">MRI</dfn>;</td></tr>
<tr><th id="91">91</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86FlagsCopyLoweringPass::Subtarget" title='(anonymous namespace)::X86FlagsCopyLoweringPass::Subtarget' data-type='const llvm::X86Subtarget *' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="92">92</th><td>  <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86FlagsCopyLoweringPass::TII" title='(anonymous namespace)::X86FlagsCopyLoweringPass::TII' data-type='const llvm::X86InstrInfo *' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::TII">TII</dfn>;</td></tr>
<tr><th id="93">93</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86FlagsCopyLoweringPass::TRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::TRI">TRI</dfn>;</td></tr>
<tr><th id="94">94</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86FlagsCopyLoweringPass::PromoteRC" title='(anonymous namespace)::X86FlagsCopyLoweringPass::PromoteRC' data-type='const llvm::TargetRegisterClass *' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::PromoteRC">PromoteRC</dfn>;</td></tr>
<tr><th id="95">95</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86FlagsCopyLoweringPass::MDT" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MDT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MDT">MDT</dfn>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass18collectCondsInRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::X86FlagsCopyLoweringPass::collectCondsInRegs' data-type='CondRegArray (anonymous namespace)::X86FlagsCopyLoweringPass::collectCondsInRegs(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator CopyDefI)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass18collectCondsInRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">collectCondsInRegs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3MBB">MBB</dfn>,</td></tr>
<tr><th id="98">98</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="4CopyDefI" title='CopyDefI' data-type='MachineBasicBlock::iterator' data-ref="4CopyDefI">CopyDefI</dfn>);</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass16promoteCondToRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS18488306" title='(anonymous namespace)::X86FlagsCopyLoweringPass::promoteCondToReg' data-type='unsigned int (anonymous namespace)::X86FlagsCopyLoweringPass::promoteCondToReg(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator TestPos, llvm::DebugLoc TestLoc, X86::CondCode Cond)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass16promoteCondToRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS18488306">promoteCondToReg</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="5MBB">MBB</dfn>,</td></tr>
<tr><th id="101">101</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="6TestPos" title='TestPos' data-type='MachineBasicBlock::iterator' data-ref="6TestPos">TestPos</dfn>,</td></tr>
<tr><th id="102">102</th><td>                            <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="7TestLoc" title='TestLoc' data-type='llvm::DebugLoc' data-ref="7TestLoc">TestLoc</dfn>, <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col8 decl" id="8Cond" title='Cond' data-type='X86::CondCode' data-ref="8Cond">Cond</dfn>);</td></tr>
<tr><th id="103">103</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt;</td></tr>
<tr><th id="104">104</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass21getCondOrInverseInRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0E13205430" title='(anonymous namespace)::X86FlagsCopyLoweringPass::getCondOrInverseInReg' data-type='std::pair&lt;unsigned int, bool&gt; (anonymous namespace)::X86FlagsCopyLoweringPass::getCondOrInverseInReg(llvm::MachineBasicBlock &amp; TestMBB, MachineBasicBlock::iterator TestPos, llvm::DebugLoc TestLoc, X86::CondCode Cond, CondRegArray &amp; CondRegs)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass21getCondOrInverseInRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0E13205430">getCondOrInverseInReg</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="9TestMBB" title='TestMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="9TestMBB">TestMBB</dfn>,</td></tr>
<tr><th id="105">105</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="10TestPos" title='TestPos' data-type='MachineBasicBlock::iterator' data-ref="10TestPos">TestPos</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="11TestLoc" title='TestLoc' data-type='llvm::DebugLoc' data-ref="11TestLoc">TestLoc</dfn>,</td></tr>
<tr><th id="106">106</th><td>                        <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col2 decl" id="12Cond" title='Cond' data-type='X86::CondCode' data-ref="12Cond">Cond</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> &amp;<dfn class="local col3 decl" id="13CondRegs" title='CondRegs' data-type='CondRegArray &amp;' data-ref="13CondRegs">CondRegs</dfn>);</td></tr>
<tr><th id="107">107</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass10insertTestERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj" title='(anonymous namespace)::X86FlagsCopyLoweringPass::insertTest' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::insertTest(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Pos, llvm::DebugLoc Loc, unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass10insertTestERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj">insertTest</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="14MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="14MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="15Pos" title='Pos' data-type='MachineBasicBlock::iterator' data-ref="15Pos">Pos</dfn>,</td></tr>
<tr><th id="108">108</th><td>                  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="16Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="16Loc">Loc</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="17Reg" title='Reg' data-type='unsigned int' data-ref="17Reg">Reg</dfn>);</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass17rewriteArithmeticERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS13341914" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteArithmetic' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::rewriteArithmetic(llvm::MachineBasicBlock &amp; TestMBB, MachineBasicBlock::iterator TestPos, llvm::DebugLoc TestLoc, llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; FlagUse, CondRegArray &amp; CondRegs)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass17rewriteArithmeticERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS13341914">rewriteArithmetic</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="18TestMBB" title='TestMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="18TestMBB">TestMBB</dfn>,</td></tr>
<tr><th id="111">111</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="19TestPos" title='TestPos' data-type='MachineBasicBlock::iterator' data-ref="19TestPos">TestPos</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="20TestLoc" title='TestLoc' data-type='llvm::DebugLoc' data-ref="20TestLoc">TestLoc</dfn>,</td></tr>
<tr><th id="112">112</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="21MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="21MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="22FlagUse" title='FlagUse' data-type='llvm::MachineOperand &amp;' data-ref="22FlagUse">FlagUse</dfn>,</td></tr>
<tr><th id="113">113</th><td>                         <a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> &amp;<dfn class="local col3 decl" id="23CondRegs" title='CondRegs' data-type='CondRegArray &amp;' data-ref="23CondRegs">CondRegs</dfn>);</td></tr>
<tr><th id="114">114</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass11rewriteCMovERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8Deb1871110" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteCMov' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::rewriteCMov(llvm::MachineBasicBlock &amp; TestMBB, MachineBasicBlock::iterator TestPos, llvm::DebugLoc TestLoc, llvm::MachineInstr &amp; CMovI, llvm::MachineOperand &amp; FlagUse, CondRegArray &amp; CondRegs)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass11rewriteCMovERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8Deb1871110">rewriteCMov</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="24TestMBB" title='TestMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="24TestMBB">TestMBB</dfn>,</td></tr>
<tr><th id="115">115</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="25TestPos" title='TestPos' data-type='MachineBasicBlock::iterator' data-ref="25TestPos">TestPos</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="26TestLoc" title='TestLoc' data-type='llvm::DebugLoc' data-ref="26TestLoc">TestLoc</dfn>,</td></tr>
<tr><th id="116">116</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="27CMovI" title='CMovI' data-type='llvm::MachineInstr &amp;' data-ref="27CMovI">CMovI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="28FlagUse" title='FlagUse' data-type='llvm::MachineOperand &amp;' data-ref="28FlagUse">FlagUse</dfn>,</td></tr>
<tr><th id="117">117</th><td>                   <a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> &amp;<dfn class="local col9 decl" id="29CondRegs" title='CondRegs' data-type='CondRegArray &amp;' data-ref="29CondRegs">CondRegs</dfn>);</td></tr>
<tr><th id="118">118</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass14rewriteCondJmpERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_82189429" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteCondJmp' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::rewriteCondJmp(llvm::MachineBasicBlock &amp; TestMBB, MachineBasicBlock::iterator TestPos, llvm::DebugLoc TestLoc, llvm::MachineInstr &amp; JmpI, CondRegArray &amp; CondRegs)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass14rewriteCondJmpERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_82189429">rewriteCondJmp</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="30TestMBB" title='TestMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="30TestMBB">TestMBB</dfn>,</td></tr>
<tr><th id="119">119</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="31TestPos" title='TestPos' data-type='MachineBasicBlock::iterator' data-ref="31TestPos">TestPos</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="32TestLoc" title='TestLoc' data-type='llvm::DebugLoc' data-ref="32TestLoc">TestLoc</dfn>,</td></tr>
<tr><th id="120">120</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="33JmpI" title='JmpI' data-type='llvm::MachineInstr &amp;' data-ref="33JmpI">JmpI</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> &amp;<dfn class="local col4 decl" id="34CondRegs" title='CondRegs' data-type='CondRegArray &amp;' data-ref="34CondRegs">CondRegs</dfn>);</td></tr>
<tr><th id="121">121</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass11rewriteCopyERN4llvm12MachineInstrERNS1_14MachineOperandES3_" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteCopy' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::rewriteCopy(llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; FlagUse, llvm::MachineInstr &amp; CopyDefI)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass11rewriteCopyERN4llvm12MachineInstrERNS1_14MachineOperandES3_">rewriteCopy</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="35MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="36FlagUse" title='FlagUse' data-type='llvm::MachineOperand &amp;' data-ref="36FlagUse">FlagUse</dfn>,</td></tr>
<tr><th id="122">122</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="37CopyDefI" title='CopyDefI' data-type='llvm::MachineInstr &amp;' data-ref="37CopyDefI">CopyDefI</dfn>);</td></tr>
<tr><th id="123">123</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass23rewriteSetCarryExtendedERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb13729732" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteSetCarryExtended' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::rewriteSetCarryExtended(llvm::MachineBasicBlock &amp; TestMBB, MachineBasicBlock::iterator TestPos, llvm::DebugLoc TestLoc, llvm::MachineInstr &amp; SetBI, llvm::MachineOperand &amp; FlagUse, CondRegArray &amp; CondRegs)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass23rewriteSetCarryExtendedERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb13729732">rewriteSetCarryExtended</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="38TestMBB" title='TestMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="38TestMBB">TestMBB</dfn>,</td></tr>
<tr><th id="124">124</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="39TestPos" title='TestPos' data-type='MachineBasicBlock::iterator' data-ref="39TestPos">TestPos</dfn>,</td></tr>
<tr><th id="125">125</th><td>                               <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="40TestLoc" title='TestLoc' data-type='llvm::DebugLoc' data-ref="40TestLoc">TestLoc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="41SetBI" title='SetBI' data-type='llvm::MachineInstr &amp;' data-ref="41SetBI">SetBI</dfn>,</td></tr>
<tr><th id="126">126</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="42FlagUse" title='FlagUse' data-type='llvm::MachineOperand &amp;' data-ref="42FlagUse">FlagUse</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> &amp;<dfn class="local col3 decl" id="43CondRegs" title='CondRegs' data-type='CondRegArray &amp;' data-ref="43CondRegs">CondRegs</dfn>);</td></tr>
<tr><th id="127">127</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass12rewriteSetCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8De3274949" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteSetCC' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::rewriteSetCC(llvm::MachineBasicBlock &amp; TestMBB, MachineBasicBlock::iterator TestPos, llvm::DebugLoc TestLoc, llvm::MachineInstr &amp; SetCCI, llvm::MachineOperand &amp; FlagUse, CondRegArray &amp; CondRegs)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass12rewriteSetCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8De3274949">rewriteSetCC</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="44TestMBB" title='TestMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="44TestMBB">TestMBB</dfn>,</td></tr>
<tr><th id="128">128</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="45TestPos" title='TestPos' data-type='MachineBasicBlock::iterator' data-ref="45TestPos">TestPos</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="46TestLoc" title='TestLoc' data-type='llvm::DebugLoc' data-ref="46TestLoc">TestLoc</dfn>,</td></tr>
<tr><th id="129">129</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="47SetCCI" title='SetCCI' data-type='llvm::MachineInstr &amp;' data-ref="47SetCCI">SetCCI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="48FlagUse" title='FlagUse' data-type='llvm::MachineOperand &amp;' data-ref="48FlagUse">FlagUse</dfn>,</td></tr>
<tr><th id="130">130</th><td>                    <a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> &amp;<dfn class="local col9 decl" id="49CondRegs" title='CondRegs' data-type='CondRegArray &amp;' data-ref="49CondRegs">CondRegs</dfn>);</td></tr>
<tr><th id="131">131</th><td>};</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeX86FlagsCopyLoweringPassPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(X86FlagsCopyLoweringPass, DEBUG_TYPE,</td></tr>
<tr><th id="136">136</th><td>                      <q>"X86 EFLAGS copy lowering"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="137">137</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;X86 EFLAGS copy lowering&quot;, &quot;x86-flags-copy-lowering&quot;, &amp;X86FlagsCopyLoweringPass::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;X86FlagsCopyLoweringPass&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeX86FlagsCopyLoweringPassPassFlag; void llvm::initializeX86FlagsCopyLoweringPassPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeX86FlagsCopyLoweringPassPassFlag, initializeX86FlagsCopyLoweringPassPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</a>, <a class="macro" href="#66" title="&quot;x86-flags-copy-lowering&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="138">138</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"X86 EFLAGS copy lowering"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm30createX86FlagsCopyLoweringPassEv" title='llvm::createX86FlagsCopyLoweringPass' data-ref="_ZN4llvm30createX86FlagsCopyLoweringPassEv">createX86FlagsCopyLoweringPass</dfn>() {</td></tr>
<tr><th id="141">141</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</a><a class="tu ref" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPassC1Ev" title='(anonymous namespace)::X86FlagsCopyLoweringPass::X86FlagsCopyLoweringPass' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPassC1Ev">(</a>);</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</a>::<dfn class="tu decl def" id="(anonymousnamespace)::X86FlagsCopyLoweringPass::ID" title='(anonymous namespace)::X86FlagsCopyLoweringPass::ID' data-type='char' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_124X86FlagsCopyLoweringPass16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::X86FlagsCopyLoweringPass::getAnalysisUsage' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_124X86FlagsCopyLoweringPass16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col0 decl" id="50AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="50AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="147">147</th><td>  <a class="local col0 ref" href="#50AU" title='AU' data-ref="50AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="148">148</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col0 ref" href="#50AU" title='AU' data-ref="50AU">AU</a></span>);</td></tr>
<tr><th id="149">149</th><td>}</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><b>namespace</b> {</td></tr>
<tr><th id="152">152</th><td><i class="doc" data-doc="(anonymousnamespace)::FlagArithMnemonic">/// An enumeration of the arithmetic instruction mnemonics which have</i></td></tr>
<tr><th id="153">153</th><td><i class="doc" data-doc="(anonymousnamespace)::FlagArithMnemonic">/// interesting flag semantics.</i></td></tr>
<tr><th id="154">154</th><td><i class="doc" data-doc="(anonymousnamespace)::FlagArithMnemonic">///</i></td></tr>
<tr><th id="155">155</th><td><i class="doc" data-doc="(anonymousnamespace)::FlagArithMnemonic">/// We can map instruction opcodes into these mnemonics to make it easy to</i></td></tr>
<tr><th id="156">156</th><td><i class="doc" data-doc="(anonymousnamespace)::FlagArithMnemonic">/// dispatch with specific functionality.</i></td></tr>
<tr><th id="157">157</th><td><b>enum</b> <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::FlagArithMnemonic" title='(anonymous namespace)::FlagArithMnemonic' data-ref="(anonymousnamespace)::FlagArithMnemonic">FlagArithMnemonic</dfn> {</td></tr>
<tr><th id="158">158</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::FlagArithMnemonic::ADC" title='(anonymous namespace)::FlagArithMnemonic::ADC' data-type='0' data-ref="(anonymousnamespace)::FlagArithMnemonic::ADC">ADC</dfn>,</td></tr>
<tr><th id="159">159</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::FlagArithMnemonic::ADCX" title='(anonymous namespace)::FlagArithMnemonic::ADCX' data-type='1' data-ref="(anonymousnamespace)::FlagArithMnemonic::ADCX">ADCX</dfn>,</td></tr>
<tr><th id="160">160</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::FlagArithMnemonic::ADOX" title='(anonymous namespace)::FlagArithMnemonic::ADOX' data-type='2' data-ref="(anonymousnamespace)::FlagArithMnemonic::ADOX">ADOX</dfn>,</td></tr>
<tr><th id="161">161</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::FlagArithMnemonic::RCL" title='(anonymous namespace)::FlagArithMnemonic::RCL' data-type='3' data-ref="(anonymousnamespace)::FlagArithMnemonic::RCL">RCL</dfn>,</td></tr>
<tr><th id="162">162</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::FlagArithMnemonic::RCR" title='(anonymous namespace)::FlagArithMnemonic::RCR' data-type='4' data-ref="(anonymousnamespace)::FlagArithMnemonic::RCR">RCR</dfn>,</td></tr>
<tr><th id="163">163</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::FlagArithMnemonic::SBB" title='(anonymous namespace)::FlagArithMnemonic::SBB' data-type='5' data-ref="(anonymousnamespace)::FlagArithMnemonic::SBB">SBB</dfn>,</td></tr>
<tr><th id="164">164</th><td>};</td></tr>
<tr><th id="165">165</th><td>} <i>// namespace</i></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><em>static</em> <a class="tu type" href="#(anonymousnamespace)::FlagArithMnemonic" title='(anonymous namespace)::FlagArithMnemonic' data-ref="(anonymousnamespace)::FlagArithMnemonic">FlagArithMnemonic</a> <dfn class="tu decl def" id="_ZL21getMnemonicFromOpcodej" title='getMnemonicFromOpcode' data-type='(anonymous namespace)::FlagArithMnemonic getMnemonicFromOpcode(unsigned int Opcode)' data-ref="_ZL21getMnemonicFromOpcodej">getMnemonicFromOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="51Opcode" title='Opcode' data-type='unsigned int' data-ref="51Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="168">168</th><td>  <b>switch</b> (<a class="local col1 ref" href="#51Opcode" title='Opcode' data-ref="51Opcode">Opcode</a>) {</td></tr>
<tr><th id="169">169</th><td>  <b>default</b>:</td></tr>
<tr><th id="170">170</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"No support for lowering a copy into EFLAGS when used "</q></td></tr>
<tr><th id="171">171</th><td>                       <q>"by this instruction!"</q>);</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/LLVM_EXPAND_INSTR_SIZES" data-ref="_M/LLVM_EXPAND_INSTR_SIZES">LLVM_EXPAND_INSTR_SIZES</dfn>(MNEMONIC, SUFFIX)                              \</u></td></tr>
<tr><th id="174">174</th><td><u>  case X86::MNEMONIC##8##SUFFIX:                                               \</u></td></tr>
<tr><th id="175">175</th><td><u>  case X86::MNEMONIC##16##SUFFIX:                                              \</u></td></tr>
<tr><th id="176">176</th><td><u>  case X86::MNEMONIC##32##SUFFIX:                                              \</u></td></tr>
<tr><th id="177">177</th><td><u>  case X86::MNEMONIC##64##SUFFIX:</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/LLVM_EXPAND_ADC_SBB_INSTR" data-ref="_M/LLVM_EXPAND_ADC_SBB_INSTR">LLVM_EXPAND_ADC_SBB_INSTR</dfn>(MNEMONIC)                                    \</u></td></tr>
<tr><th id="180">180</th><td><u>  LLVM_EXPAND_INSTR_SIZES(MNEMONIC, rr)                                        \</u></td></tr>
<tr><th id="181">181</th><td><u>  LLVM_EXPAND_INSTR_SIZES(MNEMONIC, rr_REV)                                    \</u></td></tr>
<tr><th id="182">182</th><td><u>  LLVM_EXPAND_INSTR_SIZES(MNEMONIC, rm)                                        \</u></td></tr>
<tr><th id="183">183</th><td><u>  LLVM_EXPAND_INSTR_SIZES(MNEMONIC, mr)                                        \</u></td></tr>
<tr><th id="184">184</th><td><u>  case X86::MNEMONIC##8ri:                                                     \</u></td></tr>
<tr><th id="185">185</th><td><u>  case X86::MNEMONIC##16ri8:                                                   \</u></td></tr>
<tr><th id="186">186</th><td><u>  case X86::MNEMONIC##32ri8:                                                   \</u></td></tr>
<tr><th id="187">187</th><td><u>  case X86::MNEMONIC##64ri8:                                                   \</u></td></tr>
<tr><th id="188">188</th><td><u>  case X86::MNEMONIC##16ri:                                                    \</u></td></tr>
<tr><th id="189">189</th><td><u>  case X86::MNEMONIC##32ri:                                                    \</u></td></tr>
<tr><th id="190">190</th><td><u>  case X86::MNEMONIC##64ri32:                                                  \</u></td></tr>
<tr><th id="191">191</th><td><u>  case X86::MNEMONIC##8mi:                                                     \</u></td></tr>
<tr><th id="192">192</th><td><u>  case X86::MNEMONIC##16mi8:                                                   \</u></td></tr>
<tr><th id="193">193</th><td><u>  case X86::MNEMONIC##32mi8:                                                   \</u></td></tr>
<tr><th id="194">194</th><td><u>  case X86::MNEMONIC##64mi8:                                                   \</u></td></tr>
<tr><th id="195">195</th><td><u>  case X86::MNEMONIC##16mi:                                                    \</u></td></tr>
<tr><th id="196">196</th><td><u>  case X86::MNEMONIC##32mi:                                                    \</u></td></tr>
<tr><th id="197">197</th><td><u>  case X86::MNEMONIC##64mi32:                                                  \</u></td></tr>
<tr><th id="198">198</th><td><u>  case X86::MNEMONIC##8i8:                                                     \</u></td></tr>
<tr><th id="199">199</th><td><u>  case X86::MNEMONIC##16i16:                                                   \</u></td></tr>
<tr><th id="200">200</th><td><u>  case X86::MNEMONIC##32i32:                                                   \</u></td></tr>
<tr><th id="201">201</th><td><u>  case X86::MNEMONIC##64i32:</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>    <a class="macro" href="#179" title="case X86::ADC8rr: case X86::ADC16rr: case X86::ADC32rr: case X86::ADC64rr: case X86::ADC8rr_REV: case X86::ADC16rr_REV: case X86::ADC32rr_REV: case X86::ADC64rr_REV: case X86::ADC8rm: case X86::ADC16rm: case X86::ADC32rm: case X86::ADC64rm: case X86::ADC8mr: case X86::ADC16mr: case X86::ADC32mr: case X86::ADC64mr: case X86::ADC8ri: case X86::ADC16ri8: case X86::ADC32ri8: case X86::ADC64ri8: case X86::ADC16ri: case X86::ADC32ri: case X86::ADC64ri32: case X86::ADC8mi: case X86::ADC16mi8: case X86::ADC32mi8: case X86::ADC64mi8: case X86::ADC16mi: case X86::ADC32mi: case X86::ADC64mi32: case X86::ADC8i8: case X86::ADC16i16: case X86::ADC32i32: case X86::ADC64i32:" data-ref="_M/LLVM_EXPAND_ADC_SBB_INSTR">LLVM_EXPAND_ADC_SBB_INSTR</a>(ADC)</td></tr>
<tr><th id="204">204</th><td>    <b>return</b> FlagArithMnemonic::ADC;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>    <a class="macro" href="#179" title="case X86::SBB8rr: case X86::SBB16rr: case X86::SBB32rr: case X86::SBB64rr: case X86::SBB8rr_REV: case X86::SBB16rr_REV: case X86::SBB32rr_REV: case X86::SBB64rr_REV: case X86::SBB8rm: case X86::SBB16rm: case X86::SBB32rm: case X86::SBB64rm: case X86::SBB8mr: case X86::SBB16mr: case X86::SBB32mr: case X86::SBB64mr: case X86::SBB8ri: case X86::SBB16ri8: case X86::SBB32ri8: case X86::SBB64ri8: case X86::SBB16ri: case X86::SBB32ri: case X86::SBB64ri32: case X86::SBB8mi: case X86::SBB16mi8: case X86::SBB32mi8: case X86::SBB64mi8: case X86::SBB16mi: case X86::SBB32mi: case X86::SBB64mi32: case X86::SBB8i8: case X86::SBB16i16: case X86::SBB32i32: case X86::SBB64i32:" data-ref="_M/LLVM_EXPAND_ADC_SBB_INSTR">LLVM_EXPAND_ADC_SBB_INSTR</a>(SBB)</td></tr>
<tr><th id="207">207</th><td>    <b>return</b> FlagArithMnemonic::SBB;</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><u>#undef <a class="macro" href="#179" data-ref="_M/LLVM_EXPAND_ADC_SBB_INSTR">LLVM_EXPAND_ADC_SBB_INSTR</a></u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>    <a class="macro" href="#173" title="case X86::RCL8rCL: case X86::RCL16rCL: case X86::RCL32rCL: case X86::RCL64rCL:" data-ref="_M/LLVM_EXPAND_INSTR_SIZES">LLVM_EXPAND_INSTR_SIZES</a>(RCL, rCL)</td></tr>
<tr><th id="212">212</th><td>    <a class="macro" href="#173" title="case X86::RCL8r1: case X86::RCL16r1: case X86::RCL32r1: case X86::RCL64r1:" data-ref="_M/LLVM_EXPAND_INSTR_SIZES">LLVM_EXPAND_INSTR_SIZES</a>(RCL, r1)</td></tr>
<tr><th id="213">213</th><td>    <a class="macro" href="#173" title="case X86::RCL8ri: case X86::RCL16ri: case X86::RCL32ri: case X86::RCL64ri:" data-ref="_M/LLVM_EXPAND_INSTR_SIZES">LLVM_EXPAND_INSTR_SIZES</a>(RCL, ri)</td></tr>
<tr><th id="214">214</th><td>    <b>return</b> FlagArithMnemonic::RCL;</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>    <a class="macro" href="#173" title="case X86::RCR8rCL: case X86::RCR16rCL: case X86::RCR32rCL: case X86::RCR64rCL:" data-ref="_M/LLVM_EXPAND_INSTR_SIZES">LLVM_EXPAND_INSTR_SIZES</a>(RCR, rCL)</td></tr>
<tr><th id="217">217</th><td>    <a class="macro" href="#173" title="case X86::RCR8r1: case X86::RCR16r1: case X86::RCR32r1: case X86::RCR64r1:" data-ref="_M/LLVM_EXPAND_INSTR_SIZES">LLVM_EXPAND_INSTR_SIZES</a>(RCR, r1)</td></tr>
<tr><th id="218">218</th><td>    <a class="macro" href="#173" title="case X86::RCR8ri: case X86::RCR16ri: case X86::RCR32ri: case X86::RCR64ri:" data-ref="_M/LLVM_EXPAND_INSTR_SIZES">LLVM_EXPAND_INSTR_SIZES</a>(RCR, ri)</td></tr>
<tr><th id="219">219</th><td>    <b>return</b> FlagArithMnemonic::RCR;</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><u>#undef <a class="macro" href="#173" data-ref="_M/LLVM_EXPAND_INSTR_SIZES">LLVM_EXPAND_INSTR_SIZES</a></u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADCX32rr&apos; in namespace &apos;llvm::X86&apos;">ADCX32rr</span>:</td></tr>
<tr><th id="224">224</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADCX64rr&apos; in namespace &apos;llvm::X86&apos;">ADCX64rr</span>:</td></tr>
<tr><th id="225">225</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADCX32rm&apos; in namespace &apos;llvm::X86&apos;">ADCX32rm</span>:</td></tr>
<tr><th id="226">226</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADCX64rm&apos; in namespace &apos;llvm::X86&apos;">ADCX64rm</span>:</td></tr>
<tr><th id="227">227</th><td>    <b>return</b> FlagArithMnemonic::ADCX;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADOX32rr&apos; in namespace &apos;llvm::X86&apos;">ADOX32rr</span>:</td></tr>
<tr><th id="230">230</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADOX64rr&apos; in namespace &apos;llvm::X86&apos;">ADOX64rr</span>:</td></tr>
<tr><th id="231">231</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADOX32rm&apos; in namespace &apos;llvm::X86&apos;">ADOX32rm</span>:</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ADOX64rm&apos; in namespace &apos;llvm::X86&apos;">ADOX64rm</span>:</td></tr>
<tr><th id="233">233</th><td>    <b>return</b> FlagArithMnemonic::ADOX;</td></tr>
<tr><th id="234">234</th><td>  }</td></tr>
<tr><th id="235">235</th><td>}</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="tu decl def" id="_ZL10splitBlockRN4llvm17MachineBasicBlockERNS_12MachineInstrERKNS_12X86InstrInfoE" title='splitBlock' data-type='llvm::MachineBasicBlock &amp; splitBlock(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr &amp; SplitI, const llvm::X86InstrInfo &amp; TII)' data-ref="_ZL10splitBlockRN4llvm17MachineBasicBlockERNS_12MachineInstrERKNS_12X86InstrInfoE">splitBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="52MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="52MBB">MBB</dfn>,</td></tr>
<tr><th id="238">238</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="53SplitI" title='SplitI' data-type='llvm::MachineInstr &amp;' data-ref="53SplitI">SplitI</dfn>,</td></tr>
<tr><th id="239">239</th><td>                                     <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</a> &amp;<dfn class="local col4 decl" id="54TII" title='TII' data-type='const llvm::X86InstrInfo &amp;' data-ref="54TII">TII</dfn>) {</td></tr>
<tr><th id="240">240</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="55MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="55MF">MF</dfn> = *<a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SplitI.getParent() == &amp;MBB &amp;&amp; &quot;Split instruction must be in the split block!&quot;) ? void (0) : __assert_fail (&quot;SplitI.getParent() == &amp;MBB &amp;&amp; \&quot;Split instruction must be in the split block!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 243, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#53SplitI" title='SplitI' data-ref="53SplitI">SplitI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == &amp;<a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB">MBB</a> &amp;&amp;</td></tr>
<tr><th id="243">243</th><td>         <q>"Split instruction must be in the split block!"</q>);</td></tr>
<tr><th id="244">244</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SplitI.isBranch() &amp;&amp; &quot;Only designed to split a tail of branch instructions!&quot;) ? void (0) : __assert_fail (&quot;SplitI.isBranch() &amp;&amp; \&quot;Only designed to split a tail of branch instructions!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 245, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#53SplitI" title='SplitI' data-ref="53SplitI">SplitI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp;</td></tr>
<tr><th id="245">245</th><td>         <q>"Only designed to split a tail of branch instructions!"</q>);</td></tr>
<tr><th id="246">246</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (X86::getCondFromBranch(SplitI) != X86::COND_INVALID &amp;&amp; &quot;Must split on an actual jCC instruction!&quot;) ? void (0) : __assert_fail (&quot;X86::getCondFromBranch(SplitI) != X86::COND_INVALID &amp;&amp; \&quot;Must split on an actual jCC instruction!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 247, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(X86::<a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" title='llvm::X86::getCondFromBranch' data-ref="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE">getCondFromBranch</a>(<a class="local col3 ref" href="#53SplitI" title='SplitI' data-ref="53SplitI">SplitI</a>) != X86::<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_INVALID" title='llvm::X86::CondCode::COND_INVALID' data-ref="llvm::X86::CondCode::COND_INVALID">COND_INVALID</a> &amp;&amp;</td></tr>
<tr><th id="247">247</th><td>         <q>"Must split on an actual jCC instruction!"</q>);</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <i>// Dig out the previous instruction to the split point.</i></td></tr>
<tr><th id="250">250</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="56PrevI" title='PrevI' data-type='llvm::MachineInstr &amp;' data-ref="56PrevI">PrevI</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="local col3 ref" href="#53SplitI" title='SplitI' data-ref="53SplitI">SplitI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="251">251</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PrevI.isBranch() &amp;&amp; &quot;Must split after a branch!&quot;) ? void (0) : __assert_fail (&quot;PrevI.isBranch() &amp;&amp; \&quot;Must split after a branch!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 251, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#56PrevI" title='PrevI' data-ref="56PrevI">PrevI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp; <q>"Must split after a branch!"</q>);</td></tr>
<tr><th id="252">252</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (X86::getCondFromBranch(PrevI) != X86::COND_INVALID &amp;&amp; &quot;Must split after an actual jCC instruction!&quot;) ? void (0) : __assert_fail (&quot;X86::getCondFromBranch(PrevI) != X86::COND_INVALID &amp;&amp; \&quot;Must split after an actual jCC instruction!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 253, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(X86::<a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" title='llvm::X86::getCondFromBranch' data-ref="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE">getCondFromBranch</a>(<a class="local col6 ref" href="#56PrevI" title='PrevI' data-ref="56PrevI">PrevI</a>) != X86::<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_INVALID" title='llvm::X86::CondCode::COND_INVALID' data-ref="llvm::X86::CondCode::COND_INVALID">COND_INVALID</a> &amp;&amp;</td></tr>
<tr><th id="253">253</th><td>         <q>"Must split after an actual jCC instruction!"</q>);</td></tr>
<tr><th id="254">254</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!std::prev(PrevI.getIterator())-&gt;isTerminator() &amp;&amp; &quot;Must only have this one terminator prior to the split!&quot;) ? void (0) : __assert_fail (&quot;!std::prev(PrevI.getIterator())-&gt;isTerminator() &amp;&amp; \&quot;Must only have this one terminator prior to the split!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 255, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!std::<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="local col6 ref" href="#56PrevI" title='PrevI' data-ref="56PrevI">PrevI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>())<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() &amp;&amp;</td></tr>
<tr><th id="255">255</th><td>         <q>"Must only have this one terminator prior to the split!"</q>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i>// Grab the one successor edge that will stay in `MBB`.</i></td></tr>
<tr><th id="258">258</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="57UnsplitSucc" title='UnsplitSucc' data-type='llvm::MachineBasicBlock &amp;' data-ref="57UnsplitSucc">UnsplitSucc</dfn> = *<a class="local col6 ref" href="#56PrevI" title='PrevI' data-ref="56PrevI">PrevI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <i>// Analyze the original block to see if we are actually splitting an edge</i></td></tr>
<tr><th id="261">261</th><td><i>  // into two edges. This can happen when we have multiple conditional jumps to</i></td></tr>
<tr><th id="262">262</th><td><i>  // the same successor.</i></td></tr>
<tr><th id="263">263</th><td>  <em>bool</em> <dfn class="local col8 decl" id="58IsEdgeSplit" title='IsEdgeSplit' data-type='bool' data-ref="58IsEdgeSplit">IsEdgeSplit</dfn> =</td></tr>
<tr><th id="264">264</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6any_ofT_S_T0_" title='std::any_of' data-ref="_ZSt6any_ofT_S_T0_">any_of</a>(<a class="local col3 ref" href="#53SplitI" title='SplitI' data-ref="53SplitI">SplitI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>(),</td></tr>
<tr><th id="265">265</th><td>                  [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="59MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="59MI">MI</dfn>) {</td></tr>
<tr><th id="266">266</th><td>                    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isTerminator() &amp;&amp; &quot;Should only have spliced terminators!&quot;) ? void (0) : __assert_fail (&quot;MI.isTerminator() &amp;&amp; \&quot;Should only have spliced terminators!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 267, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() &amp;&amp;</td></tr>
<tr><th id="267">267</th><td>                           <q>"Should only have spliced terminators!"</q>);</td></tr>
<tr><th id="268">268</th><td>                    <b>return</b> <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(</td></tr>
<tr><th id="269">269</th><td>                        <a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>(), [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="60MOp" title='MOp' data-type='llvm::MachineOperand &amp;' data-ref="60MOp">MOp</dfn>) {</td></tr>
<tr><th id="270">270</th><td>                          <b>return</b> <a class="local col0 ref" href="#60MOp" title='MOp' data-ref="60MOp">MOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() &amp;&amp; <a class="local col0 ref" href="#60MOp" title='MOp' data-ref="60MOp">MOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == &amp;<a class="local col7 ref" href="#57UnsplitSucc" title='UnsplitSucc' data-ref="57UnsplitSucc">UnsplitSucc</a>;</td></tr>
<tr><th id="271">271</th><td>                        });</td></tr>
<tr><th id="272">272</th><td>                  }) ||</td></tr>
<tr><th id="273">273</th><td>      <a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFallThroughEv" title='llvm::MachineBasicBlock::getFallThrough' data-ref="_ZN4llvm17MachineBasicBlock14getFallThroughEv">getFallThrough</a>() == &amp;<a class="local col7 ref" href="#57UnsplitSucc" title='UnsplitSucc' data-ref="57UnsplitSucc">UnsplitSucc</a>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="61NewMBB" title='NewMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="61NewMBB">NewMBB</dfn> = *<a class="local col5 ref" href="#55MF" title='MF' data-ref="55MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <i>// Insert the new block immediately after the current one. Any existing</i></td></tr>
<tr><th id="278">278</th><td><i>  // fallthrough will be sunk into this new block anyways.</i></td></tr>
<tr><th id="279">279</th><td>  <a class="local col5 ref" href="#55MF" title='MF' data-ref="55MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a>&amp;<a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB">MBB</a>)), &amp;<a class="local col1 ref" href="#61NewMBB" title='NewMBB' data-ref="61NewMBB">NewMBB</a>);</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <i>// Splice the tail of instructions into the new block.</i></td></tr>
<tr><th id="282">282</th><td>  <a class="local col1 ref" href="#61NewMBB" title='NewMBB' data-ref="61NewMBB">NewMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col1 ref" href="#61NewMBB" title='NewMBB' data-ref="61NewMBB">NewMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), &amp;<a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col3 ref" href="#53SplitI" title='SplitI' data-ref="53SplitI">SplitI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i>// Copy the necessary succesors (and their probability info) into the new</i></td></tr>
<tr><th id="285">285</th><td><i>  // block.</i></td></tr>
<tr><th id="286">286</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="62SI" title='SI' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;' data-ref="62SI">SI</dfn> = <a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(), <dfn class="local col3 decl" id="63SE" title='SE' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;' data-ref="63SE">SE</dfn> = <a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col2 ref" href="#62SI" title='SI' data-ref="62SI">SI</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col3 ref" href="#63SE" title='SE' data-ref="63SE">SE</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col2 ref" href="#62SI" title='SI' data-ref="62SI">SI</a>)</td></tr>
<tr><th id="287">287</th><td>    <b>if</b> (<a class="local col8 ref" href="#58IsEdgeSplit" title='IsEdgeSplit' data-ref="58IsEdgeSplit">IsEdgeSplit</a> || <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col2 ref" href="#62SI" title='SI' data-ref="62SI">SI</a> != &amp;<a class="local col7 ref" href="#57UnsplitSucc" title='UnsplitSucc' data-ref="57UnsplitSucc">UnsplitSucc</a>)</td></tr>
<tr><th id="288">288</th><td>      <a class="local col1 ref" href="#61NewMBB" title='NewMBB' data-ref="61NewMBB">NewMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock13copySuccessorEPS0_N9__gnu_cxx17__normal_iteratorIPS1_St6vectorIS1_SaIS1_EEEE" title='llvm::MachineBasicBlock::copySuccessor' data-ref="_ZN4llvm17MachineBasicBlock13copySuccessorEPS0_N9__gnu_cxx17__normal_iteratorIPS1_St6vectorIS1_SaIS1_EEEE">copySuccessor</a>(&amp;<a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB">MBB</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineBasicBlock**,std::vector{llvm::MachineBasicBlock*,std::allocator{llvm::MachineBasicBlock*}}}::__normal_iterator"></a><a class="local col2 ref" href="#62SI" title='SI' data-ref="62SI">SI</a>);</td></tr>
<tr><th id="289">289</th><td>  <i>// Normalize the probabilities if we didn't end up splitting the edge.</i></td></tr>
<tr><th id="290">290</th><td>  <b>if</b> (!<a class="local col8 ref" href="#58IsEdgeSplit" title='IsEdgeSplit' data-ref="58IsEdgeSplit">IsEdgeSplit</a>)</td></tr>
<tr><th id="291">291</th><td>    <a class="local col1 ref" href="#61NewMBB" title='NewMBB' data-ref="61NewMBB">NewMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv" title='llvm::MachineBasicBlock::normalizeSuccProbs' data-ref="_ZN4llvm17MachineBasicBlock18normalizeSuccProbsEv">normalizeSuccProbs</a>();</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <i>// Now replace all of the moved successors in the original block with the new</i></td></tr>
<tr><th id="294">294</th><td><i>  // block. This will merge their probabilities.</i></td></tr>
<tr><th id="295">295</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="64Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="64Succ">Succ</dfn> : <a class="local col1 ref" href="#61NewMBB" title='NewMBB' data-ref="61NewMBB">NewMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="296">296</th><td>    <b>if</b> (<a class="local col4 ref" href="#64Succ" title='Succ' data-ref="64Succ">Succ</a> != &amp;<a class="local col7 ref" href="#57UnsplitSucc" title='UnsplitSucc' data-ref="57UnsplitSucc">UnsplitSucc</a>)</td></tr>
<tr><th id="297">297</th><td>      <a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock16replaceSuccessorEPS0_S1_" title='llvm::MachineBasicBlock::replaceSuccessor' data-ref="_ZN4llvm17MachineBasicBlock16replaceSuccessorEPS0_S1_">replaceSuccessor</a>(<a class="local col4 ref" href="#64Succ" title='Succ' data-ref="64Succ">Succ</a>, &amp;<a class="local col1 ref" href="#61NewMBB" title='NewMBB' data-ref="61NewMBB">NewMBB</a>);</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <i>// We should always end up replacing at least one successor.</i></td></tr>
<tr><th id="300">300</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB.isSuccessor(&amp;NewMBB) &amp;&amp; &quot;Failed to make the new block a successor!&quot;) ? void (0) : __assert_fail (&quot;MBB.isSuccessor(&amp;NewMBB) &amp;&amp; \&quot;Failed to make the new block a successor!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 301, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(&amp;<a class="local col1 ref" href="#61NewMBB" title='NewMBB' data-ref="61NewMBB">NewMBB</a>) &amp;&amp;</td></tr>
<tr><th id="301">301</th><td>         <q>"Failed to make the new block a successor!"</q>);</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <i>// Now update all the PHIs.</i></td></tr>
<tr><th id="304">304</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="65Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="65Succ">Succ</dfn> : <a class="local col1 ref" href="#61NewMBB" title='NewMBB' data-ref="61NewMBB">NewMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="305">305</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="66MI">MI</dfn> : *<a class="local col5 ref" href="#65Succ" title='Succ' data-ref="65Succ">Succ</a>) {</td></tr>
<tr><th id="306">306</th><td>      <b>if</b> (!<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="307">307</th><td>        <b>break</b>;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>      <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="67OpIdx" title='OpIdx' data-type='int' data-ref="67OpIdx">OpIdx</dfn> = <var>1</var>, <dfn class="local col8 decl" id="68NumOps" title='NumOps' data-type='int' data-ref="68NumOps">NumOps</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#67OpIdx" title='OpIdx' data-ref="67OpIdx">OpIdx</a> &lt; <a class="local col8 ref" href="#68NumOps" title='NumOps' data-ref="68NumOps">NumOps</a>;</td></tr>
<tr><th id="310">310</th><td>           <a class="local col7 ref" href="#67OpIdx" title='OpIdx' data-ref="67OpIdx">OpIdx</a> += <var>2</var>) {</td></tr>
<tr><th id="311">311</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="69OpV" title='OpV' data-type='llvm::MachineOperand &amp;' data-ref="69OpV">OpV</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#67OpIdx" title='OpIdx' data-ref="67OpIdx">OpIdx</a>);</td></tr>
<tr><th id="312">312</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="70OpMBB" title='OpMBB' data-type='llvm::MachineOperand &amp;' data-ref="70OpMBB">OpMBB</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#67OpIdx" title='OpIdx' data-ref="67OpIdx">OpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="313">313</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpMBB.isMBB() &amp;&amp; &quot;Block operand to a PHI is not a block!&quot;) ? void (0) : __assert_fail (&quot;OpMBB.isMBB() &amp;&amp; \&quot;Block operand to a PHI is not a block!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 313, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#70OpMBB" title='OpMBB' data-ref="70OpMBB">OpMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() &amp;&amp; <q>"Block operand to a PHI is not a block!"</q>);</td></tr>
<tr><th id="314">314</th><td>        <b>if</b> (<a class="local col0 ref" href="#70OpMBB" title='OpMBB' data-ref="70OpMBB">OpMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() != &amp;<a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB">MBB</a>)</td></tr>
<tr><th id="315">315</th><td>          <b>continue</b>;</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>        <i>// Replace the operand for unsplit successors</i></td></tr>
<tr><th id="318">318</th><td>        <b>if</b> (!<a class="local col8 ref" href="#58IsEdgeSplit" title='IsEdgeSplit' data-ref="58IsEdgeSplit">IsEdgeSplit</a> || <a class="local col5 ref" href="#65Succ" title='Succ' data-ref="65Succ">Succ</a> != &amp;<a class="local col7 ref" href="#57UnsplitSucc" title='UnsplitSucc' data-ref="57UnsplitSucc">UnsplitSucc</a>) {</td></tr>
<tr><th id="319">319</th><td>          <a class="local col0 ref" href="#70OpMBB" title='OpMBB' data-ref="70OpMBB">OpMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" title='llvm::MachineOperand::setMBB' data-ref="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE">setMBB</a>(&amp;<a class="local col1 ref" href="#61NewMBB" title='NewMBB' data-ref="61NewMBB">NewMBB</a>);</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>          <i>// We have to continue scanning as there may be multiple entries in</i></td></tr>
<tr><th id="322">322</th><td><i>          // the PHI.</i></td></tr>
<tr><th id="323">323</th><td>          <b>continue</b>;</td></tr>
<tr><th id="324">324</th><td>        }</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>        <i>// When we have split the edge append a new successor.</i></td></tr>
<tr><th id="327">327</th><td>        <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#55MF" title='MF' data-ref="55MF">MF</a></span>, <a class="local col9 ref" href="#69OpV" title='OpV' data-ref="69OpV">OpV</a>);</td></tr>
<tr><th id="328">328</th><td>        <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#55MF" title='MF' data-ref="55MF">MF</a></span>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineOperand::CreateMBB' data-ref="_ZN4llvm14MachineOperand9CreateMBBEPNS_17MachineBasicBlockEh">CreateMBB</a>(&amp;<a class="local col1 ref" href="#61NewMBB" title='NewMBB' data-ref="61NewMBB">NewMBB</a>));</td></tr>
<tr><th id="329">329</th><td>        <b>break</b>;</td></tr>
<tr><th id="330">330</th><td>      }</td></tr>
<tr><th id="331">331</th><td>    }</td></tr>
<tr><th id="332">332</th><td>  }</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <b>return</b> <a class="local col1 ref" href="#61NewMBB" title='NewMBB' data-ref="61NewMBB">NewMBB</a>;</td></tr>
<tr><th id="335">335</th><td>}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86FlagsCopyLoweringPass::runOnMachineFunction' data-type='bool (anonymous namespace)::X86FlagsCopyLoweringPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="71MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="71MF">MF</dfn>) {</td></tr>
<tr><th id="338">338</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-flags-copy-lowering&quot;)) { dbgs() &lt;&lt; &quot;********** &quot; &lt;&lt; getPassName() &lt;&lt; &quot; : &quot; &lt;&lt; MF.getName() &lt;&lt; &quot; **********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="virtual tu member" href="#_ZNK12_GLOBAL__N_124X86FlagsCopyLoweringPass11getPassNameEv" title='(anonymous namespace)::X86FlagsCopyLoweringPass::getPassName' data-use='c' data-ref="_ZNK12_GLOBAL__N_124X86FlagsCopyLoweringPass11getPassNameEv">getPassName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" : "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>()</td></tr>
<tr><th id="339">339</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" **********\n"</q>);</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::Subtarget" title='(anonymous namespace)::X86FlagsCopyLoweringPass::Subtarget' data-use='w' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::Subtarget">Subtarget</a> = &amp;<a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="342">342</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MRI' data-use='w' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI">MRI</a> = &amp;<a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="343">343</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::TII" title='(anonymous namespace)::X86FlagsCopyLoweringPass::TII' data-use='w' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::Subtarget" title='(anonymous namespace)::X86FlagsCopyLoweringPass::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="344">344</th><td>  TRI <span class='error' title="assigning to &apos;const llvm::TargetRegisterInfo *&apos; from incompatible type &apos;const llvm::X86RegisterInfo *&apos;">=</span> Subtarget-&gt;getRegisterInfo();</td></tr>
<tr><th id="345">345</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::MDT" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MDT' data-use='w' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MDT">MDT</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="346">346</th><td>  PromoteRC = &amp;X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>;</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <b>if</b> (<a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>() <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>())</td></tr>
<tr><th id="349">349</th><td>    <i>// Nothing to do for a degenerate empty function...</i></td></tr>
<tr><th id="350">350</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <i>// Collect the copies in RPO so that when there are chains where a copy is in</i></td></tr>
<tr><th id="353">353</th><td><i>  // turn copied again we visit the first one first. This ensures we can find</i></td></tr>
<tr><th id="354">354</th><td><i>  // viable locations for testing the original EFLAGS that dominate all the</i></td></tr>
<tr><th id="355">355</th><td><i>  // uses across complex CFGs.</i></td></tr>
<tr><th id="356">356</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="72Copies" title='Copies' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="72Copies">Copies</dfn>;</td></tr>
<tr><th id="357">357</th><td>  <a class="type" href="../../../include/llvm/ADT/PostOrderIterator.h.html#llvm::ReversePostOrderTraversal" title='llvm::ReversePostOrderTraversal' data-ref="llvm::ReversePostOrderTraversal">ReversePostOrderTraversal</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *&gt; <dfn class="local col3 decl" id="73RPOT" title='RPOT' data-type='ReversePostOrderTraversal&lt;llvm::MachineFunction *&gt;' data-ref="73RPOT">RPOT</dfn><a class="ref" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversalC1ET_" title='llvm::ReversePostOrderTraversal::ReversePostOrderTraversal&lt;GraphT, GT&gt;' data-ref="_ZN4llvm25ReversePostOrderTraversalC1ET_">(</a>&amp;<a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>);</td></tr>
<tr><th id="358">358</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="74MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="74MBB">MBB</dfn> : <a class="local col3 ref" href="#73RPOT" title='RPOT' data-ref="73RPOT">RPOT</a>)</td></tr>
<tr><th id="359">359</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="75MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="75MI">MI</dfn> : *<a class="local col4 ref" href="#74MBB" title='MBB' data-ref="74MBB">MBB</a>)</td></tr>
<tr><th id="360">360</th><td>      <b>if</b> (MI.getOpcode() == TargetOpcode::COPY &amp;&amp;</td></tr>
<tr><th id="361">361</th><td>          MI.getOperand(<var>0</var>).getReg() == X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>)</td></tr>
<tr><th id="362">362</th><td>        <a class="local col2 ref" href="#72Copies" title='Copies' data-ref="72Copies">Copies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>);</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="76CopyI" title='CopyI' data-type='llvm::MachineInstr *' data-ref="76CopyI">CopyI</dfn> : <a class="local col2 ref" href="#72Copies" title='Copies' data-ref="72Copies">Copies</a>) {</td></tr>
<tr><th id="365">365</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="77MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="77MBB">MBB</dfn> = *<a class="local col6 ref" href="#76CopyI" title='CopyI' data-ref="76CopyI">CopyI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="78VOp" title='VOp' data-type='llvm::MachineOperand &amp;' data-ref="78VOp">VOp</dfn> = <a class="local col6 ref" href="#76CopyI" title='CopyI' data-ref="76CopyI">CopyI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="368">368</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VOp.isReg() &amp;&amp; &quot;The input to the copy for EFLAGS should always be a register!&quot;) ? void (0) : __assert_fail (&quot;VOp.isReg() &amp;&amp; \&quot;The input to the copy for EFLAGS should always be a register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 369, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#78VOp" title='VOp' data-ref="78VOp">VOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="369">369</th><td>           <q>"The input to the copy for EFLAGS should always be a register!"</q>);</td></tr>
<tr><th id="370">370</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="79CopyDefI" title='CopyDefI' data-type='llvm::MachineInstr &amp;' data-ref="79CopyDefI">CopyDefI</dfn> = *<a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col8 ref" href="#78VOp" title='VOp' data-ref="78VOp">VOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="371">371</th><td>    <b>if</b> (<a class="local col9 ref" href="#79CopyDefI" title='CopyDefI' data-ref="79CopyDefI">CopyDefI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>) {</td></tr>
<tr><th id="372">372</th><td>      <i>// FIXME: The big likely candidate here are PHI nodes. We could in theory</i></td></tr>
<tr><th id="373">373</th><td><i>      // handle PHI nodes, but it gets really, really hard. Insanely hard. Hard</i></td></tr>
<tr><th id="374">374</th><td><i>      // enough that it is probably better to change every other part of LLVM</i></td></tr>
<tr><th id="375">375</th><td><i>      // to avoid creating them. The issue is that once we have PHIs we won't</i></td></tr>
<tr><th id="376">376</th><td><i>      // know which original EFLAGS value we need to capture with our setCCs</i></td></tr>
<tr><th id="377">377</th><td><i>      // below. The end result will be computing a complete set of setCCs that</i></td></tr>
<tr><th id="378">378</th><td><i>      // we *might* want, computing them in every place where we copy *out* of</i></td></tr>
<tr><th id="379">379</th><td><i>      // EFLAGS and then doing SSA formation on all of them to insert necessary</i></td></tr>
<tr><th id="380">380</th><td><i>      // PHI nodes and consume those here. Then hoping that somehow we DCE the</i></td></tr>
<tr><th id="381">381</th><td><i>      // unnecessary ones. This DCE seems very unlikely to be successful and so</i></td></tr>
<tr><th id="382">382</th><td><i>      // we will almost certainly end up with a glut of dead setCC</i></td></tr>
<tr><th id="383">383</th><td><i>      // instructions. Until we have a motivating test case and fail to avoid</i></td></tr>
<tr><th id="384">384</th><td><i>      // it by changing other parts of LLVM's lowering, we refuse to handle</i></td></tr>
<tr><th id="385">385</th><td><i>      // this complex case here.</i></td></tr>
<tr><th id="386">386</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-flags-copy-lowering&quot;)) { dbgs() &lt;&lt; &quot;ERROR: Encountered unexpected def of an eflags copy: &quot;; CopyDefI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="387">387</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ERROR: Encountered unexpected def of an eflags copy: "</q>;</td></tr>
<tr><th id="388">388</th><td>          <a class="local col9 ref" href="#79CopyDefI" title='CopyDefI' data-ref="79CopyDefI">CopyDefI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="389">389</th><td>      <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(</td></tr>
<tr><th id="390">390</th><td>          <q>"Cannot lower EFLAGS copy unless it is defined in turn by a copy!"</q>);</td></tr>
<tr><th id="391">391</th><td>    }</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>    <em>auto</em> <dfn class="local col0 decl" id="80Cleanup" title='Cleanup' data-type='llvm::detail::scope_exit&lt;(lambda at /root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp:393:36)&gt;' data-ref="80Cleanup">Cleanup</dfn> = <a class="ref" href="../../../include/llvm/ADT/ScopeExit.h.html#_ZN4llvm15make_scope_exitEOT_" title='llvm::make_scope_exit' data-ref="_ZN4llvm15make_scope_exitEOT_">make_scope_exit</a>([&amp;] {</td></tr>
<tr><th id="394">394</th><td>      <i>// All uses of the EFLAGS copy are now rewritten, kill the copy into</i></td></tr>
<tr><th id="395">395</th><td><i>      // eflags and if dead the copy from.</i></td></tr>
<tr><th id="396">396</th><td>      <a class="local col6 ref" href="#76CopyI" title='CopyI' data-ref="76CopyI">CopyI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="397">397</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyEj" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyEj">use_empty</a>(<a class="local col9 ref" href="#79CopyDefI" title='CopyDefI' data-ref="79CopyDefI">CopyDefI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="398">398</th><td>        <a class="local col9 ref" href="#79CopyDefI" title='CopyDefI' data-ref="79CopyDefI">CopyDefI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="399">399</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#68" title='NumCopiesEliminated' data-ref="NumCopiesEliminated">NumCopiesEliminated</a>;</td></tr>
<tr><th id="400">400</th><td>    });</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="81DOp" title='DOp' data-type='llvm::MachineOperand &amp;' data-ref="81DOp">DOp</dfn> = <a class="local col6 ref" href="#76CopyI" title='CopyI' data-ref="76CopyI">CopyI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="403">403</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DOp.isDef() &amp;&amp; &quot;Expected register def!&quot;) ? void (0) : __assert_fail (&quot;DOp.isDef() &amp;&amp; \&quot;Expected register def!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 403, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#81DOp" title='DOp' data-ref="81DOp">DOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <q>"Expected register def!"</q>);</td></tr>
<tr><th id="404">404</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DOp.getReg() == X86::EFLAGS &amp;&amp; &quot;Unexpected copy def register!&quot;) ? void (0) : __assert_fail (&quot;DOp.getReg() == X86::EFLAGS &amp;&amp; \&quot;Unexpected copy def register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 404, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(DOp.getReg() == X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span> &amp;&amp; <q>"Unexpected copy def register!"</q>);</td></tr>
<tr><th id="405">405</th><td>    <b>if</b> (<a class="local col1 ref" href="#81DOp" title='DOp' data-ref="81DOp">DOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="406">406</th><td>      <b>continue</b>;</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="82TestMBB" title='TestMBB' data-type='llvm::MachineBasicBlock *' data-ref="82TestMBB">TestMBB</dfn> = <a class="local col9 ref" href="#79CopyDefI" title='CopyDefI' data-ref="79CopyDefI">CopyDefI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="409">409</th><td>    <em>auto</em> <dfn class="local col3 decl" id="83TestPos" title='TestPos' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="83TestPos">TestPos</dfn> = <a class="local col9 ref" href="#79CopyDefI" title='CopyDefI' data-ref="79CopyDefI">CopyDefI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="410">410</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="84TestLoc" title='TestLoc' data-type='llvm::DebugLoc' data-ref="84TestLoc">TestLoc</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col9 ref" href="#79CopyDefI" title='CopyDefI' data-ref="79CopyDefI">CopyDefI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-flags-copy-lowering&quot;)) { dbgs() &lt;&lt; &quot;Rewriting copy: &quot;; CopyI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Rewriting copy: "</q>; <a class="local col6 ref" href="#76CopyI" title='CopyI' data-ref="76CopyI">CopyI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>    <i>// Walk up across live-in EFLAGS to find where they were actually def'ed.</i></td></tr>
<tr><th id="415">415</th><td><i>    //</i></td></tr>
<tr><th id="416">416</th><td><i>    // This copy's def may just be part of a region of blocks covered by</i></td></tr>
<tr><th id="417">417</th><td><i>    // a single def of EFLAGS and we want to find the top of that region where</i></td></tr>
<tr><th id="418">418</th><td><i>    // possible.</i></td></tr>
<tr><th id="419">419</th><td><i>    //</i></td></tr>
<tr><th id="420">420</th><td><i>    // This is essentially a search for a *candidate* reaching definition</i></td></tr>
<tr><th id="421">421</th><td><i>    // location. We don't need to ever find the actual reaching definition here,</i></td></tr>
<tr><th id="422">422</th><td><i>    // but we want to walk up the dominator tree to find the highest point which</i></td></tr>
<tr><th id="423">423</th><td><i>    // would be viable for such a definition.</i></td></tr>
<tr><th id="424">424</th><td>    <em>auto</em> <dfn class="local col5 decl" id="85HasEFLAGSClobber" title='HasEFLAGSClobber' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp:424:29)' data-ref="85HasEFLAGSClobber">HasEFLAGSClobber</dfn> = [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="86Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="86Begin">Begin</dfn>,</td></tr>
<tr><th id="425">425</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="87End" title='End' data-type='MachineBasicBlock::iterator' data-ref="87End">End</dfn>) {</td></tr>
<tr><th id="426">426</th><td>      <i>// Scan backwards as we expect these to be relatively short and often find</i></td></tr>
<tr><th id="427">427</th><td><i>      // a clobber near the end.</i></td></tr>
<tr><th id="428">428</th><td>      <b>return</b> <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(</td></tr>
<tr><th id="429">429</th><td>          <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE" title='llvm::reverse' data-ref="_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE">reverse</a>(<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#86Begin" title='Begin' data-ref="86Begin">Begin</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#87End" title='End' data-ref="87End">End</a>)), [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="88MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="88MI">MI</dfn>) {</td></tr>
<tr><th id="430">430</th><td>            <i>// Flag any instruction (other than the copy we are</i></td></tr>
<tr><th id="431">431</th><td><i>            // currently rewriting) that defs EFLAGS.</i></td></tr>
<tr><th id="432">432</th><td>            <b>return</b> &amp;MI != CopyI &amp;&amp; MI.findRegisterDefOperand(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>);</td></tr>
<tr><th id="433">433</th><td>          });</td></tr>
<tr><th id="434">434</th><td>    };</td></tr>
<tr><th id="435">435</th><td>    <em>auto</em> <dfn class="local col9 decl" id="89HasEFLAGSClobberPath" title='HasEFLAGSClobberPath' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp:435:33)' data-ref="89HasEFLAGSClobberPath">HasEFLAGSClobberPath</dfn> = [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="90BeginMBB" title='BeginMBB' data-type='llvm::MachineBasicBlock *' data-ref="90BeginMBB">BeginMBB</dfn>,</td></tr>
<tr><th id="436">436</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="91EndMBB" title='EndMBB' data-type='llvm::MachineBasicBlock *' data-ref="91EndMBB">EndMBB</dfn>) {</td></tr>
<tr><th id="437">437</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MDT-&gt;dominates(BeginMBB, EndMBB) &amp;&amp; &quot;Only support paths down the dominator tree!&quot;) ? void (0) : __assert_fail (&quot;MDT-&gt;dominates(BeginMBB, EndMBB) &amp;&amp; \&quot;Only support paths down the dominator tree!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 438, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::MDT" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MDT' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col0 ref" href="#90BeginMBB" title='BeginMBB' data-ref="90BeginMBB">BeginMBB</a>, <a class="local col1 ref" href="#91EndMBB" title='EndMBB' data-ref="91EndMBB">EndMBB</a>) &amp;&amp;</td></tr>
<tr><th id="438">438</th><td>             <q>"Only support paths down the dominator tree!"</q>);</td></tr>
<tr><th id="439">439</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col2 decl" id="92Visited" title='Visited' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="92Visited">Visited</dfn>;</td></tr>
<tr><th id="440">440</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="93Worklist" title='Worklist' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="93Worklist">Worklist</dfn>;</td></tr>
<tr><th id="441">441</th><td>      <i>// We terminate at the beginning. No need to scan it.</i></td></tr>
<tr><th id="442">442</th><td>      <a class="local col2 ref" href="#92Visited" title='Visited' data-ref="92Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col0 ref" href="#90BeginMBB" title='BeginMBB' data-ref="90BeginMBB">BeginMBB</a>);</td></tr>
<tr><th id="443">443</th><td>      <a class="local col3 ref" href="#93Worklist" title='Worklist' data-ref="93Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#91EndMBB" title='EndMBB' data-ref="91EndMBB">EndMBB</a>);</td></tr>
<tr><th id="444">444</th><td>      <b>do</b> {</td></tr>
<tr><th id="445">445</th><td>        <em>auto</em> *<dfn class="local col4 decl" id="94MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="94MBB">MBB</dfn> = <a class="local col3 ref" href="#93Worklist" title='Worklist' data-ref="93Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="446">446</th><td>        <b>for</b> (<em>auto</em> *<dfn class="local col5 decl" id="95PredMBB" title='PredMBB' data-type='llvm::MachineBasicBlock *' data-ref="95PredMBB">PredMBB</dfn> : <a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="447">447</th><td>          <b>if</b> (!<a class="local col2 ref" href="#92Visited" title='Visited' data-ref="92Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col5 ref" href="#95PredMBB" title='PredMBB' data-ref="95PredMBB">PredMBB</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SmallPtrSetIterator&lt;llvm::MachineBasicBlock *&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="448">448</th><td>            <b>continue</b>;</td></tr>
<tr><th id="449">449</th><td>          <b>if</b> (<a class="local col5 ref" href="#85HasEFLAGSClobber" title='HasEFLAGSClobber' data-ref="85HasEFLAGSClobber">HasEFLAGSClobber</a>(<a class="local col5 ref" href="#95PredMBB" title='PredMBB' data-ref="95PredMBB">PredMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="local col5 ref" href="#95PredMBB" title='PredMBB' data-ref="95PredMBB">PredMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()))</td></tr>
<tr><th id="450">450</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="451">451</th><td>          <i>// Enqueue this block to walk its predecessors.</i></td></tr>
<tr><th id="452">452</th><td>          <a class="local col3 ref" href="#93Worklist" title='Worklist' data-ref="93Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#95PredMBB" title='PredMBB' data-ref="95PredMBB">PredMBB</a>);</td></tr>
<tr><th id="453">453</th><td>        }</td></tr>
<tr><th id="454">454</th><td>      } <b>while</b> (!<a class="local col3 ref" href="#93Worklist" title='Worklist' data-ref="93Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>());</td></tr>
<tr><th id="455">455</th><td>      <i>// No clobber found along a path from the begin to end.</i></td></tr>
<tr><th id="456">456</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="457">457</th><td>    };</td></tr>
<tr><th id="458">458</th><td>    <b>while</b> (TestMBB-&gt;isLiveIn(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>) &amp;&amp; !TestMBB-&gt;pred_empty() &amp;&amp;</td></tr>
<tr><th id="459">459</th><td>           !HasEFLAGSClobber(TestMBB-&gt;begin(), TestPos)) {</td></tr>
<tr><th id="460">460</th><td>      <i>// Find the nearest common dominator of the predecessors, as</i></td></tr>
<tr><th id="461">461</th><td><i>      // that will be the best candidate to hoist into.</i></td></tr>
<tr><th id="462">462</th><td>      MachineBasicBlock *HoistMBB =</td></tr>
<tr><th id="463">463</th><td>          std::accumulate(std::next(TestMBB-&gt;pred_begin()), TestMBB-&gt;pred_end(),</td></tr>
<tr><th id="464">464</th><td>                          *TestMBB-&gt;pred_begin(),</td></tr>
<tr><th id="465">465</th><td>                          [&amp;](MachineBasicBlock *LHS, MachineBasicBlock *RHS) {</td></tr>
<tr><th id="466">466</th><td>                            <b>return</b> MDT-&gt;findNearestCommonDominator(LHS, RHS);</td></tr>
<tr><th id="467">467</th><td>                          });</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>      <i>// Now we need to scan all predecessors that may be reached along paths to</i></td></tr>
<tr><th id="470">470</th><td><i>      // the hoist block. A clobber anywhere in any of these blocks the hoist.</i></td></tr>
<tr><th id="471">471</th><td><i>      // Note that this even handles loops because we require *no* clobbers.</i></td></tr>
<tr><th id="472">472</th><td>      <b>if</b> (HasEFLAGSClobberPath(HoistMBB, TestMBB))</td></tr>
<tr><th id="473">473</th><td>        <b>break</b>;</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>      <i>// We also need the terminators to not sneakily clobber flags.</i></td></tr>
<tr><th id="476">476</th><td>      <b>if</b> (HasEFLAGSClobber(HoistMBB-&gt;getFirstTerminator()-&gt;getIterator(),</td></tr>
<tr><th id="477">477</th><td>                           HoistMBB-&gt;instr_end()))</td></tr>
<tr><th id="478">478</th><td>        <b>break</b>;</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>      <i>// We found a viable location, hoist our test position to it.</i></td></tr>
<tr><th id="481">481</th><td>      TestMBB = HoistMBB;</td></tr>
<tr><th id="482">482</th><td>      TestPos = TestMBB-&gt;getFirstTerminator()-&gt;getIterator();</td></tr>
<tr><th id="483">483</th><td>      <i>// Clear the debug location as it would just be confusing after hoisting.</i></td></tr>
<tr><th id="484">484</th><td>      TestLoc = DebugLoc();</td></tr>
<tr><th id="485">485</th><td>    }</td></tr>
<tr><th id="486">486</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-flags-copy-lowering&quot;)) { { auto DefIt = llvm::find_if( llvm::reverse(llvm::make_range(TestMBB-&gt;instr_begin(), TestPos)), [&amp;](MachineInstr &amp;MI) { return MI.findRegisterDefOperand(X86::EFLAGS); }); if (DefIt.base() != TestMBB-&gt;instr_begin()) { dbgs() &lt;&lt; &quot;  Using EFLAGS defined by: &quot;; DefIt-&gt;dump(); } else { dbgs() &lt;&lt; &quot;  Using live-in flags for BB:\n&quot;; TestMBB-&gt;dump(); } }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="487">487</th><td>      <em>auto</em> <dfn class="local col6 decl" id="96DefIt" title='DefIt' data-type='std::reverse_iterator&lt;llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt; &gt;' data-ref="96DefIt">DefIt</dfn> = llvm::<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(</td></tr>
<tr><th id="488">488</th><td>          llvm::<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE" title='llvm::reverse' data-ref="_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE">reverse</a>(llvm::<a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col2 ref" href="#82TestMBB" title='TestMBB' data-ref="82TestMBB">TestMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(), <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col3 ref" href="#83TestPos" title='TestPos' data-ref="83TestPos">TestPos</a>)),</td></tr>
<tr><th id="489">489</th><td>          [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="97MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="97MI">MI</dfn>) {</td></tr>
<tr><th id="490">490</th><td>            <b>return</b> MI.findRegisterDefOperand(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>);</td></tr>
<tr><th id="491">491</th><td>          });</td></tr>
<tr><th id="492">492</th><td>      <b>if</b> (<a class="local col6 ref" href="#486" title='DefIt' data-ref="96DefIt">DefIt</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iterator4baseEv" title='std::reverse_iterator::base' data-ref="_ZNKSt16reverse_iterator4baseEv">base</a>() <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col2 ref" href="#82TestMBB" title='TestMBB' data-ref="82TestMBB">TestMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>()) {</td></tr>
<tr><th id="493">493</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Using EFLAGS defined by: "</q>;</td></tr>
<tr><th id="494">494</th><td>        <a class="local col6 ref" href="#486" title='DefIt' data-ref="96DefIt">DefIt</a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratorptEv" title='std::reverse_iterator::operator-&gt;' data-ref="_ZNKSt16reverse_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="495">495</th><td>      } <b>else</b> {</td></tr>
<tr><th id="496">496</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Using live-in flags for BB:\n"</q>;</td></tr>
<tr><th id="497">497</th><td>        <a class="local col2 ref" href="#82TestMBB" title='TestMBB' data-ref="82TestMBB">TestMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>();</td></tr>
<tr><th id="498">498</th><td>      }</td></tr>
<tr><th id="499">499</th><td>    });</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>    <i>// While rewriting uses, we buffer jumps and rewrite them in a second pass</i></td></tr>
<tr><th id="502">502</th><td><i>    // because doing so will perturb the CFG that we are walking to find the</i></td></tr>
<tr><th id="503">503</th><td><i>    // uses in the first place.</i></td></tr>
<tr><th id="504">504</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="98JmpIs" title='JmpIs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="98JmpIs">JmpIs</dfn>;</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>    <i>// Gather the condition flags that have already been preserved in</i></td></tr>
<tr><th id="507">507</th><td><i>    // registers. We do this from scratch each time as we expect there to be</i></td></tr>
<tr><th id="508">508</th><td><i>    // very few of them and we expect to not revisit the same copy definition</i></td></tr>
<tr><th id="509">509</th><td><i>    // many times. If either of those change sufficiently we could build a map</i></td></tr>
<tr><th id="510">510</th><td><i>    // of these up front instead.</i></td></tr>
<tr><th id="511">511</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> <dfn class="local col9 decl" id="99CondRegs" title='CondRegs' data-type='CondRegArray' data-ref="99CondRegs">CondRegs</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass18collectCondsInRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::X86FlagsCopyLoweringPass::collectCondsInRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass18collectCondsInRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">collectCondsInRegs</a>(<span class='refarg'>*<a class="local col2 ref" href="#82TestMBB" title='TestMBB' data-ref="82TestMBB">TestMBB</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col3 ref" href="#83TestPos" title='TestPos' data-ref="83TestPos">TestPos</a>);</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>    <i>// Collect the basic blocks we need to scan. Typically this will just be</i></td></tr>
<tr><th id="514">514</th><td><i>    // a single basic block but we may have to scan multiple blocks if the</i></td></tr>
<tr><th id="515">515</th><td><i>    // EFLAGS copy lives into successors.</i></td></tr>
<tr><th id="516">516</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="100Blocks" title='Blocks' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 2&gt;' data-ref="100Blocks">Blocks</dfn>;</td></tr>
<tr><th id="517">517</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col1 decl" id="101VisitedBlocks" title='VisitedBlocks' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 2&gt;' data-ref="101VisitedBlocks">VisitedBlocks</dfn>;</td></tr>
<tr><th id="518">518</th><td>    <a class="local col0 ref" href="#100Blocks" title='Blocks' data-ref="100Blocks">Blocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col7 ref" href="#77MBB" title='MBB' data-ref="77MBB">MBB</a>);</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>    <b>do</b> {</td></tr>
<tr><th id="521">521</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="102UseMBB" title='UseMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="102UseMBB">UseMBB</dfn> = *<a class="local col0 ref" href="#100Blocks" title='Blocks' data-ref="100Blocks">Blocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>      <i>// Track when if/when we find a kill of the flags in this block.</i></td></tr>
<tr><th id="524">524</th><td>      <em>bool</em> <dfn class="local col3 decl" id="103FlagsKilled" title='FlagsKilled' data-type='bool' data-ref="103FlagsKilled">FlagsKilled</dfn> = <b>false</b>;</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>      <i>// In most cases, we walk from the beginning to the end of the block. But</i></td></tr>
<tr><th id="527">527</th><td><i>      // when the block is the same block as the copy is from, we will visit it</i></td></tr>
<tr><th id="528">528</th><td><i>      // twice. The first time we start from the copy and go to the end. The</i></td></tr>
<tr><th id="529">529</th><td><i>      // second time we start from the beginning and go to the copy. This lets</i></td></tr>
<tr><th id="530">530</th><td><i>      // us handle copies inside of cycles.</i></td></tr>
<tr><th id="531">531</th><td><i>      // FIXME: This loop is *super* confusing. This is at least in part</i></td></tr>
<tr><th id="532">532</th><td><i>      // a symptom of all of this routine needing to be refactored into</i></td></tr>
<tr><th id="533">533</th><td><i>      // documentable components. Once done, there may be a better way to write</i></td></tr>
<tr><th id="534">534</th><td><i>      // this loop.</i></td></tr>
<tr><th id="535">535</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="104MII" title='MII' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="104MII">MII</dfn> = (&amp;<a class="local col2 ref" href="#102UseMBB" title='UseMBB' data-ref="102UseMBB">UseMBB</a> == &amp;<a class="local col7 ref" href="#77MBB" title='MBB' data-ref="77MBB">MBB</a> &amp;&amp; !<a class="local col1 ref" href="#101VisitedBlocks" title='VisitedBlocks' data-ref="101VisitedBlocks">VisitedBlocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="local col2 ref" href="#102UseMBB" title='UseMBB' data-ref="102UseMBB">UseMBB</a>))</td></tr>
<tr><th id="536">536</th><td>                          ? <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col6 ref" href="#76CopyI" title='CopyI' data-ref="76CopyI">CopyI</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>())</td></tr>
<tr><th id="537">537</th><td>                          : <a class="local col2 ref" href="#102UseMBB" title='UseMBB' data-ref="102UseMBB">UseMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(),</td></tr>
<tr><th id="538">538</th><td>                <dfn class="local col5 decl" id="105MIE" title='MIE' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="105MIE">MIE</dfn> = <a class="local col2 ref" href="#102UseMBB" title='UseMBB' data-ref="102UseMBB">UseMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="539">539</th><td>           <a class="local col4 ref" href="#104MII" title='MII' data-ref="104MII">MII</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col5 ref" href="#105MIE" title='MIE' data-ref="105MIE">MIE</a>;) {</td></tr>
<tr><th id="540">540</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="106MI">MI</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col4 ref" href="#104MII" title='MII' data-ref="104MII">MII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEi" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEi">++</a>;</td></tr>
<tr><th id="541">541</th><td>        <i>// If we are in the original copy block and encounter either the copy</i></td></tr>
<tr><th id="542">542</th><td><i>        // def or the copy itself, break so that we don't re-process any part of</i></td></tr>
<tr><th id="543">543</th><td><i>        // the block or process the instructions in the range that was copied</i></td></tr>
<tr><th id="544">544</th><td><i>        // over.</i></td></tr>
<tr><th id="545">545</th><td>        <b>if</b> (&amp;<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a> == <a class="local col6 ref" href="#76CopyI" title='CopyI' data-ref="76CopyI">CopyI</a> || &amp;<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a> == &amp;<a class="local col9 ref" href="#79CopyDefI" title='CopyDefI' data-ref="79CopyDefI">CopyDefI</a>) {</td></tr>
<tr><th id="546">546</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (&amp;UseMBB == &amp;MBB &amp;&amp; VisitedBlocks.count(&amp;MBB) &amp;&amp; &quot;Should only encounter these on the second pass over the &quot; &quot;original block.&quot;) ? void (0) : __assert_fail (&quot;&amp;UseMBB == &amp;MBB &amp;&amp; VisitedBlocks.count(&amp;MBB) &amp;&amp; \&quot;Should only encounter these on the second pass over the \&quot; \&quot;original block.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 548, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(&amp;<a class="local col2 ref" href="#102UseMBB" title='UseMBB' data-ref="102UseMBB">UseMBB</a> == &amp;<a class="local col7 ref" href="#77MBB" title='MBB' data-ref="77MBB">MBB</a> &amp;&amp; <a class="local col1 ref" href="#101VisitedBlocks" title='VisitedBlocks' data-ref="101VisitedBlocks">VisitedBlocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="local col7 ref" href="#77MBB" title='MBB' data-ref="77MBB">MBB</a>) &amp;&amp;</td></tr>
<tr><th id="547">547</th><td>                 <q>"Should only encounter these on the second pass over the "</q></td></tr>
<tr><th id="548">548</th><td>                 <q>"original block."</q>);</td></tr>
<tr><th id="549">549</th><td>          <b>break</b>;</td></tr>
<tr><th id="550">550</th><td>        }</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="107FlagUse" title='FlagUse' data-type='llvm::MachineOperand *' data-ref="107FlagUse">FlagUse</dfn> = MI.findRegisterUseOperand(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>);</td></tr>
<tr><th id="553">553</th><td>        <b>if</b> (!<a class="local col7 ref" href="#107FlagUse" title='FlagUse' data-ref="107FlagUse">FlagUse</a>) {</td></tr>
<tr><th id="554">554</th><td>          <b>if</b> (MI.findRegisterDefOperand(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>)) {</td></tr>
<tr><th id="555">555</th><td>            <i>// If EFLAGS are defined, it's as-if they were killed. We can stop</i></td></tr>
<tr><th id="556">556</th><td><i>            // scanning here.</i></td></tr>
<tr><th id="557">557</th><td><i>            //</i></td></tr>
<tr><th id="558">558</th><td><i>            // NB!!! Many instructions only modify some flags. LLVM currently</i></td></tr>
<tr><th id="559">559</th><td><i>            // models this as clobbering all flags, but if that ever changes</i></td></tr>
<tr><th id="560">560</th><td><i>            // this will need to be carefully updated to handle that more</i></td></tr>
<tr><th id="561">561</th><td><i>            // complex logic.</i></td></tr>
<tr><th id="562">562</th><td>            <a class="local col3 ref" href="#103FlagsKilled" title='FlagsKilled' data-ref="103FlagsKilled">FlagsKilled</a> = <b>true</b>;</td></tr>
<tr><th id="563">563</th><td>            <b>break</b>;</td></tr>
<tr><th id="564">564</th><td>          }</td></tr>
<tr><th id="565">565</th><td>          <b>continue</b>;</td></tr>
<tr><th id="566">566</th><td>        }</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-flags-copy-lowering&quot;)) { dbgs() &lt;&lt; &quot;  Rewriting use: &quot;; MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Rewriting use: "</q>; <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>        <i>// Check the kill flag before we rewrite as that may change it.</i></td></tr>
<tr><th id="571">571</th><td>        <b>if</b> (<a class="local col7 ref" href="#107FlagUse" title='FlagUse' data-ref="107FlagUse">FlagUse</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="572">572</th><td>          <a class="local col3 ref" href="#103FlagsKilled" title='FlagsKilled' data-ref="103FlagsKilled">FlagsKilled</a> = <b>true</b>;</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>        <i>// Once we encounter a branch, the rest of the instructions must also be</i></td></tr>
<tr><th id="575">575</th><td><i>        // branches. We can't rewrite in place here, so we handle them below.</i></td></tr>
<tr><th id="576">576</th><td><i>        //</i></td></tr>
<tr><th id="577">577</th><td><i>        // Note that we don't have to handle tail calls here, even conditional</i></td></tr>
<tr><th id="578">578</th><td><i>        // tail calls, as those are not introduced into the X86 MI until post-RA</i></td></tr>
<tr><th id="579">579</th><td><i>        // branch folding or black placement. As a consequence, we get to deal</i></td></tr>
<tr><th id="580">580</th><td><i>        // with the simpler formulation of conditional branches followed by tail</i></td></tr>
<tr><th id="581">581</th><td><i>        // calls.</i></td></tr>
<tr><th id="582">582</th><td>        <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" title='llvm::X86::getCondFromBranch' data-ref="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE">getCondFromBranch</a>(<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>) != <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_INVALID" title='llvm::X86::CondCode::COND_INVALID' data-ref="llvm::X86::CondCode::COND_INVALID">COND_INVALID</a>) {</td></tr>
<tr><th id="583">583</th><td>          <em>auto</em> <dfn class="local col8 decl" id="108JmpIt" title='JmpIt' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="108JmpIt">JmpIt</dfn> = <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="584">584</th><td>          <b>do</b> {</td></tr>
<tr><th id="585">585</th><td>            <a class="local col8 ref" href="#98JmpIs" title='JmpIs' data-ref="98JmpIs">JmpIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col8 ref" href="#108JmpIt" title='JmpIt' data-ref="108JmpIt">JmpIt</a>);</td></tr>
<tr><th id="586">586</th><td>            <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#108JmpIt" title='JmpIt' data-ref="108JmpIt">JmpIt</a>;</td></tr>
<tr><th id="587">587</th><td>          } <b>while</b> (<a class="local col8 ref" href="#108JmpIt" title='JmpIt' data-ref="108JmpIt">JmpIt</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col2 ref" href="#102UseMBB" title='UseMBB' data-ref="102UseMBB">UseMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>() &amp;&amp;</td></tr>
<tr><th id="588">588</th><td>                   <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" title='llvm::X86::getCondFromBranch' data-ref="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE">getCondFromBranch</a>(<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col8 ref" href="#108JmpIt" title='JmpIt' data-ref="108JmpIt">JmpIt</a>) !=</td></tr>
<tr><th id="589">589</th><td>                       <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_INVALID" title='llvm::X86::CondCode::COND_INVALID' data-ref="llvm::X86::CondCode::COND_INVALID">COND_INVALID</a>);</td></tr>
<tr><th id="590">590</th><td>          <b>break</b>;</td></tr>
<tr><th id="591">591</th><td>        }</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>        <i>// Otherwise we can just rewrite in-place.</i></td></tr>
<tr><th id="594">594</th><td>        <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8615getCondFromCMovERKNS_12MachineInstrE" title='llvm::X86::getCondFromCMov' data-ref="_ZN4llvm3X8615getCondFromCMovERKNS_12MachineInstrE">getCondFromCMov</a>(<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>) != <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_INVALID" title='llvm::X86::CondCode::COND_INVALID' data-ref="llvm::X86::CondCode::COND_INVALID">COND_INVALID</a>) {</td></tr>
<tr><th id="595">595</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass11rewriteCMovERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8Deb1871110" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteCMov' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass11rewriteCMovERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8Deb1871110">rewriteCMov</a>(<span class='refarg'>*<a class="local col2 ref" href="#82TestMBB" title='TestMBB' data-ref="82TestMBB">TestMBB</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col3 ref" href="#83TestPos" title='TestPos' data-ref="83TestPos">TestPos</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#84TestLoc" title='TestLoc' data-ref="84TestLoc">TestLoc</a>, <span class='refarg'><a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#107FlagUse" title='FlagUse' data-ref="107FlagUse">FlagUse</a></span>, <span class='refarg'><a class="local col9 ref" href="#99CondRegs" title='CondRegs' data-ref="99CondRegs">CondRegs</a></span>);</td></tr>
<tr><th id="596">596</th><td>        } <b>else</b> <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE" title='llvm::X86::getCondFromSETCC' data-ref="_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE">getCondFromSETCC</a>(<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>) != <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_INVALID" title='llvm::X86::CondCode::COND_INVALID' data-ref="llvm::X86::CondCode::COND_INVALID">COND_INVALID</a>) {</td></tr>
<tr><th id="597">597</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass12rewriteSetCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8De3274949" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteSetCC' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass12rewriteSetCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8De3274949">rewriteSetCC</a>(<span class='refarg'>*<a class="local col2 ref" href="#82TestMBB" title='TestMBB' data-ref="82TestMBB">TestMBB</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col3 ref" href="#83TestPos" title='TestPos' data-ref="83TestPos">TestPos</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#84TestLoc" title='TestLoc' data-ref="84TestLoc">TestLoc</a>, <span class='refarg'><a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#107FlagUse" title='FlagUse' data-ref="107FlagUse">FlagUse</a></span>, <span class='refarg'><a class="local col9 ref" href="#99CondRegs" title='CondRegs' data-ref="99CondRegs">CondRegs</a></span>);</td></tr>
<tr><th id="598">598</th><td>        } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>) {</td></tr>
<tr><th id="599">599</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass11rewriteCopyERN4llvm12MachineInstrERNS1_14MachineOperandES3_" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass11rewriteCopyERN4llvm12MachineInstrERNS1_14MachineOperandES3_">rewriteCopy</a>(<span class='refarg'><a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#107FlagUse" title='FlagUse' data-ref="107FlagUse">FlagUse</a></span>, <span class='refarg'><a class="local col9 ref" href="#79CopyDefI" title='CopyDefI' data-ref="79CopyDefI">CopyDefI</a></span>);</td></tr>
<tr><th id="600">600</th><td>        } <b>else</b> {</td></tr>
<tr><th id="601">601</th><td>          <i>// We assume all other instructions that use flags also def them.</i></td></tr>
<tr><th id="602">602</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.findRegisterDefOperand(X86::EFLAGS) &amp;&amp; &quot;Expected a def of EFLAGS for this instruction!&quot;) ? void (0) : __assert_fail (&quot;MI.findRegisterDefOperand(X86::EFLAGS) &amp;&amp; \&quot;Expected a def of EFLAGS for this instruction!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 603, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.findRegisterDefOperand(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>) &amp;&amp;</td></tr>
<tr><th id="603">603</th><td>                 <q>"Expected a def of EFLAGS for this instruction!"</q>);</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>          <i>// NB!!! Several arithmetic instructions only *partially* update</i></td></tr>
<tr><th id="606">606</th><td><i>          // flags. Theoretically, we could generate MI code sequences that</i></td></tr>
<tr><th id="607">607</th><td><i>          // would rely on this fact and observe different flags independently.</i></td></tr>
<tr><th id="608">608</th><td><i>          // But currently LLVM models all of these instructions as clobbering</i></td></tr>
<tr><th id="609">609</th><td><i>          // all the flags in an undef way. We rely on that to simplify the</i></td></tr>
<tr><th id="610">610</th><td><i>          // logic.</i></td></tr>
<tr><th id="611">611</th><td>          <a class="local col3 ref" href="#103FlagsKilled" title='FlagsKilled' data-ref="103FlagsKilled">FlagsKilled</a> = <b>true</b>;</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>          <b>switch</b> (<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="614">614</th><td>          <b>case</b> X86::<span class='error' title="no member named &apos;SETB_C8r&apos; in namespace &apos;llvm::X86&apos;">SETB_C8r</span>:</td></tr>
<tr><th id="615">615</th><td>          <b>case</b> X86::<span class='error' title="no member named &apos;SETB_C16r&apos; in namespace &apos;llvm::X86&apos;">SETB_C16r</span>:</td></tr>
<tr><th id="616">616</th><td>          <b>case</b> X86::<span class='error' title="no member named &apos;SETB_C32r&apos; in namespace &apos;llvm::X86&apos;">SETB_C32r</span>:</td></tr>
<tr><th id="617">617</th><td>          <b>case</b> X86::<span class='error' title="no member named &apos;SETB_C64r&apos; in namespace &apos;llvm::X86&apos;">SETB_C64r</span>:</td></tr>
<tr><th id="618">618</th><td>            <i>// Use custom lowering for arithmetic that is merely extending the</i></td></tr>
<tr><th id="619">619</th><td><i>            // carry flag. We model this as the SETB_C* pseudo instructions.</i></td></tr>
<tr><th id="620">620</th><td>            rewriteSetCarryExtended(*TestMBB, TestPos, TestLoc, MI, *FlagUse,</td></tr>
<tr><th id="621">621</th><td>                                    CondRegs);</td></tr>
<tr><th id="622">622</th><td>            <b>break</b>;</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>          <b>default</b>:</td></tr>
<tr><th id="625">625</th><td>            <i>// Generically handle remaining uses as arithmetic instructions.</i></td></tr>
<tr><th id="626">626</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass17rewriteArithmeticERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS13341914" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteArithmetic' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass17rewriteArithmeticERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS13341914">rewriteArithmetic</a>(<span class='refarg'>*<a class="local col2 ref" href="#82TestMBB" title='TestMBB' data-ref="82TestMBB">TestMBB</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col3 ref" href="#83TestPos" title='TestPos' data-ref="83TestPos">TestPos</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#84TestLoc" title='TestLoc' data-ref="84TestLoc">TestLoc</a>, <span class='refarg'><a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#107FlagUse" title='FlagUse' data-ref="107FlagUse">FlagUse</a></span>,</td></tr>
<tr><th id="627">627</th><td>                              <span class='refarg'><a class="local col9 ref" href="#99CondRegs" title='CondRegs' data-ref="99CondRegs">CondRegs</a></span>);</td></tr>
<tr><th id="628">628</th><td>            <b>break</b>;</td></tr>
<tr><th id="629">629</th><td>          }</td></tr>
<tr><th id="630">630</th><td>          <b>break</b>;</td></tr>
<tr><th id="631">631</th><td>        }</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>        <i>// If this was the last use of the flags, we're done.</i></td></tr>
<tr><th id="634">634</th><td>        <b>if</b> (<a class="local col3 ref" href="#103FlagsKilled" title='FlagsKilled' data-ref="103FlagsKilled">FlagsKilled</a>)</td></tr>
<tr><th id="635">635</th><td>          <b>break</b>;</td></tr>
<tr><th id="636">636</th><td>      }</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>      <i>// If the flags were killed, we're done with this block.</i></td></tr>
<tr><th id="639">639</th><td>      <b>if</b> (<a class="local col3 ref" href="#103FlagsKilled" title='FlagsKilled' data-ref="103FlagsKilled">FlagsKilled</a>)</td></tr>
<tr><th id="640">640</th><td>        <b>continue</b>;</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>      <i>// Otherwise we need to scan successors for ones where the flags live-in</i></td></tr>
<tr><th id="643">643</th><td><i>      // and queue those up for processing.</i></td></tr>
<tr><th id="644">644</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="109SuccMBB" title='SuccMBB' data-type='llvm::MachineBasicBlock *' data-ref="109SuccMBB">SuccMBB</dfn> : <a class="local col2 ref" href="#102UseMBB" title='UseMBB' data-ref="102UseMBB">UseMBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="645">645</th><td>        <b>if</b> (SuccMBB-&gt;isLiveIn(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>) &amp;&amp;</td></tr>
<tr><th id="646">646</th><td>            VisitedBlocks.insert(SuccMBB).second) {</td></tr>
<tr><th id="647">647</th><td>          <i>// We currently don't do any PHI insertion and so we require that the</i></td></tr>
<tr><th id="648">648</th><td><i>          // test basic block dominates all of the use basic blocks. Further, we</i></td></tr>
<tr><th id="649">649</th><td><i>          // can't have a cycle from the test block back to itself as that would</i></td></tr>
<tr><th id="650">650</th><td><i>          // create a cycle requiring a PHI to break it.</i></td></tr>
<tr><th id="651">651</th><td><i>          //</i></td></tr>
<tr><th id="652">652</th><td><i>          // We could in theory do PHI insertion here if it becomes useful by</i></td></tr>
<tr><th id="653">653</th><td><i>          // just taking undef values in along every edge that we don't trace</i></td></tr>
<tr><th id="654">654</th><td><i>          // this EFLAGS copy along. This isn't as bad as fully general PHI</i></td></tr>
<tr><th id="655">655</th><td><i>          // insertion, but still seems like a great deal of complexity.</i></td></tr>
<tr><th id="656">656</th><td><i>          //</i></td></tr>
<tr><th id="657">657</th><td><i>          // Because it is theoretically possible that some earlier MI pass or</i></td></tr>
<tr><th id="658">658</th><td><i>          // other lowering transformation could induce this to happen, we do</i></td></tr>
<tr><th id="659">659</th><td><i>          // a hard check even in non-debug builds here.</i></td></tr>
<tr><th id="660">660</th><td>          <b>if</b> (<a class="local col9 ref" href="#109SuccMBB" title='SuccMBB' data-ref="109SuccMBB">SuccMBB</a> == <a class="local col2 ref" href="#82TestMBB" title='TestMBB' data-ref="82TestMBB">TestMBB</a> || !<a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::MDT" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MDT' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col2 ref" href="#82TestMBB" title='TestMBB' data-ref="82TestMBB">TestMBB</a>, <a class="local col9 ref" href="#109SuccMBB" title='SuccMBB' data-ref="109SuccMBB">SuccMBB</a>)) {</td></tr>
<tr><th id="661">661</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-flags-copy-lowering&quot;)) { { dbgs() &lt;&lt; &quot;ERROR: Encountered use that is not dominated by our test &quot; &quot;basic block! Rewriting this would require inserting PHI &quot; &quot;nodes to track the flag state across the CFG.\n\nTest &quot; &quot;block:\n&quot;; TestMBB-&gt;dump(); dbgs() &lt;&lt; &quot;Use block:\n&quot;; SuccMBB-&gt;dump(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="662">662</th><td>              <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="663">663</th><td>                  <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ERROR: Encountered use that is not dominated by our test "</q></td></tr>
<tr><th id="664">664</th><td>                     <q>"basic block! Rewriting this would require inserting PHI "</q></td></tr>
<tr><th id="665">665</th><td>                     <q>"nodes to track the flag state across the CFG.\n\nTest "</q></td></tr>
<tr><th id="666">666</th><td>                     <q>"block:\n"</q>;</td></tr>
<tr><th id="667">667</th><td>              <a class="local col2 ref" href="#82TestMBB" title='TestMBB' data-ref="82TestMBB">TestMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>();</td></tr>
<tr><th id="668">668</th><td>              <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Use block:\n"</q>;</td></tr>
<tr><th id="669">669</th><td>              <a class="local col9 ref" href="#109SuccMBB" title='SuccMBB' data-ref="109SuccMBB">SuccMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>();</td></tr>
<tr><th id="670">670</th><td>            });</td></tr>
<tr><th id="671">671</th><td>            <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(</td></tr>
<tr><th id="672">672</th><td>                <q>"Cannot lower EFLAGS copy when original copy def "</q></td></tr>
<tr><th id="673">673</th><td>                <q>"does not dominate all uses."</q>);</td></tr>
<tr><th id="674">674</th><td>          }</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>          <a class="local col0 ref" href="#100Blocks" title='Blocks' data-ref="100Blocks">Blocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#109SuccMBB" title='SuccMBB' data-ref="109SuccMBB">SuccMBB</a>);</td></tr>
<tr><th id="677">677</th><td>        }</td></tr>
<tr><th id="678">678</th><td>    } <b>while</b> (!<a class="local col0 ref" href="#100Blocks" title='Blocks' data-ref="100Blocks">Blocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>());</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>    <i>// Now rewrite the jumps that use the flags. These we handle specially</i></td></tr>
<tr><th id="681">681</th><td><i>    // because if there are multiple jumps in a single basic block we'll have</i></td></tr>
<tr><th id="682">682</th><td><i>    // to do surgery on the CFG.</i></td></tr>
<tr><th id="683">683</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="110LastJmpMBB" title='LastJmpMBB' data-type='llvm::MachineBasicBlock *' data-ref="110LastJmpMBB">LastJmpMBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="684">684</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="111JmpI" title='JmpI' data-type='llvm::MachineInstr *' data-ref="111JmpI">JmpI</dfn> : <a class="local col8 ref" href="#98JmpIs" title='JmpIs' data-ref="98JmpIs">JmpIs</a>) {</td></tr>
<tr><th id="685">685</th><td>      <i>// Past the first jump within a basic block we need to split the blocks</i></td></tr>
<tr><th id="686">686</th><td><i>      // apart.</i></td></tr>
<tr><th id="687">687</th><td>      <b>if</b> (<a class="local col1 ref" href="#111JmpI" title='JmpI' data-ref="111JmpI">JmpI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col0 ref" href="#110LastJmpMBB" title='LastJmpMBB' data-ref="110LastJmpMBB">LastJmpMBB</a>)</td></tr>
<tr><th id="688">688</th><td>        <a class="tu ref" href="#_ZL10splitBlockRN4llvm17MachineBasicBlockERNS_12MachineInstrERKNS_12X86InstrInfoE" title='splitBlock' data-use='c' data-ref="_ZL10splitBlockRN4llvm17MachineBasicBlockERNS_12MachineInstrERKNS_12X86InstrInfoE">splitBlock</a>(<span class='refarg'>*<a class="local col1 ref" href="#111JmpI" title='JmpI' data-ref="111JmpI">JmpI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'>*<a class="local col1 ref" href="#111JmpI" title='JmpI' data-ref="111JmpI">JmpI</a></span>, *<a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::TII" title='(anonymous namespace)::X86FlagsCopyLoweringPass::TII' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::TII">TII</a>);</td></tr>
<tr><th id="689">689</th><td>      <b>else</b></td></tr>
<tr><th id="690">690</th><td>        <a class="local col0 ref" href="#110LastJmpMBB" title='LastJmpMBB' data-ref="110LastJmpMBB">LastJmpMBB</a> = <a class="local col1 ref" href="#111JmpI" title='JmpI' data-ref="111JmpI">JmpI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass14rewriteCondJmpERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_82189429" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteCondJmp' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass14rewriteCondJmpERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_82189429">rewriteCondJmp</a>(<span class='refarg'>*<a class="local col2 ref" href="#82TestMBB" title='TestMBB' data-ref="82TestMBB">TestMBB</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col3 ref" href="#83TestPos" title='TestPos' data-ref="83TestPos">TestPos</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#84TestLoc" title='TestLoc' data-ref="84TestLoc">TestLoc</a>, <span class='refarg'>*<a class="local col1 ref" href="#111JmpI" title='JmpI' data-ref="111JmpI">JmpI</a></span>, <span class='refarg'><a class="local col9 ref" href="#99CondRegs" title='CondRegs' data-ref="99CondRegs">CondRegs</a></span>);</td></tr>
<tr><th id="693">693</th><td>    }</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>    <i>// FIXME: Mark the last use of EFLAGS before the copy's def as a kill if</i></td></tr>
<tr><th id="696">696</th><td><i>    // the copy's def operand is itself a kill.</i></td></tr>
<tr><th id="697">697</th><td>  }</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td><u>#<span data-ppcond="699">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="700">700</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="112MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="112MBB">MBB</dfn> : <a class="local col1 ref" href="#71MF" title='MF' data-ref="71MF">MF</a>)</td></tr>
<tr><th id="701">701</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="113MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="113MI">MI</dfn> : <a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB">MBB</a>)</td></tr>
<tr><th id="702">702</th><td>      <b>if</b> (MI.getOpcode() == TargetOpcode::COPY &amp;&amp;</td></tr>
<tr><th id="703">703</th><td>          (MI.getOperand(<var>0</var>).getReg() == X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span> ||</td></tr>
<tr><th id="704">704</th><td>           MI.getOperand(<var>1</var>).getReg() == X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>)) {</td></tr>
<tr><th id="705">705</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-flags-copy-lowering&quot;)) { dbgs() &lt;&lt; &quot;ERROR: Found a COPY involving EFLAGS: &quot;; MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ERROR: Found a COPY involving EFLAGS: "</q>;</td></tr>
<tr><th id="706">706</th><td>                   <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="707">707</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unlowered EFLAGS copy!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 707)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unlowered EFLAGS copy!"</q>);</td></tr>
<tr><th id="708">708</th><td>      }</td></tr>
<tr><th id="709">709</th><td><u>#<span data-ppcond="699">endif</span></u></td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="712">712</th><td>}</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass18collectCondsInRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// Collect any conditions that have already been set in registers so that we</i></td></tr>
<tr><th id="715">715</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass18collectCondsInRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// can re-use them rather than adding duplicates.</i></td></tr>
<tr><th id="716">716</th><td><a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> <a class="tu type" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass18collectCondsInRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::X86FlagsCopyLoweringPass::collectCondsInRegs' data-type='CondRegArray (anonymous namespace)::X86FlagsCopyLoweringPass::collectCondsInRegs(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator TestPos)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass18collectCondsInRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">collectCondsInRegs</dfn>(</td></tr>
<tr><th id="717">717</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="114MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="114MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="115TestPos" title='TestPos' data-type='MachineBasicBlock::iterator' data-ref="115TestPos">TestPos</dfn>) {</td></tr>
<tr><th id="718">718</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> <dfn class="local col6 decl" id="116CondRegs" title='CondRegs' data-type='CondRegArray' data-ref="116CondRegs">CondRegs</dfn> = {};</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td>  <i>// Scan backwards across the range of instructions with live EFLAGS.</i></td></tr>
<tr><th id="721">721</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="117MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="117MI">MI</dfn> :</td></tr>
<tr><th id="722">722</th><td>       <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE" title='llvm::reverse' data-ref="_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE">reverse</a>(<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#115TestPos" title='TestPos' data-ref="115TestPos">TestPos</a>))) {</td></tr>
<tr><th id="723">723</th><td>    <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col8 decl" id="118Cond" title='Cond' data-type='X86::CondCode' data-ref="118Cond">Cond</dfn> = <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE" title='llvm::X86::getCondFromSETCC' data-ref="_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE">getCondFromSETCC</a>(<a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>);</td></tr>
<tr><th id="724">724</th><td>    <b>if</b> (<a class="local col8 ref" href="#118Cond" title='Cond' data-ref="118Cond">Cond</a> != <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_INVALID" title='llvm::X86::CondCode::COND_INVALID' data-ref="llvm::X86::CondCode::COND_INVALID">COND_INVALID</a> &amp;&amp; !<a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="725">725</th><td>        <a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::TRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::TRI' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="726">726</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(0).isDef() &amp;&amp; &quot;A non-storing SETcc should always define a register!&quot;) ? void (0) : __assert_fail (&quot;MI.getOperand(0).isDef() &amp;&amp; \&quot;A non-storing SETcc should always define a register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 727, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp;</td></tr>
<tr><th id="727">727</th><td>             <q>"A non-storing SETcc should always define a register!"</q>);</td></tr>
<tr><th id="728">728</th><td>      <a class="local col6 ref" href="#116CondRegs" title='CondRegs' data-ref="116CondRegs">CondRegs</a><a class="ref" href="../../../../../include/c++/7/array.html#_ZNSt5arrayixEm" title='std::array::operator[]' data-ref="_ZNSt5arrayixEm">[<a class="local col8 ref" href="#118Cond" title='Cond' data-ref="118Cond">Cond</a>]</a> = <a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="729">729</th><td>    }</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>    <i>// Stop scanning when we see the first definition of the EFLAGS as prior to</i></td></tr>
<tr><th id="732">732</th><td><i>    // this we would potentially capture the wrong flag state.</i></td></tr>
<tr><th id="733">733</th><td>    <b>if</b> (MI.findRegisterDefOperand(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>))</td></tr>
<tr><th id="734">734</th><td>      <b>break</b>;</td></tr>
<tr><th id="735">735</th><td>  }</td></tr>
<tr><th id="736">736</th><td>  <b>return</b> <a class="local col6 ref" href="#116CondRegs" title='CondRegs' data-ref="116CondRegs">CondRegs</a>;</td></tr>
<tr><th id="737">737</th><td>}</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass16promoteCondToRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS18488306" title='(anonymous namespace)::X86FlagsCopyLoweringPass::promoteCondToReg' data-type='unsigned int (anonymous namespace)::X86FlagsCopyLoweringPass::promoteCondToReg(llvm::MachineBasicBlock &amp; TestMBB, MachineBasicBlock::iterator TestPos, llvm::DebugLoc TestLoc, X86::CondCode Cond)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass16promoteCondToRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS18488306">promoteCondToReg</dfn>(</td></tr>
<tr><th id="740">740</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="119TestMBB" title='TestMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="119TestMBB">TestMBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="120TestPos" title='TestPos' data-type='MachineBasicBlock::iterator' data-ref="120TestPos">TestPos</dfn>,</td></tr>
<tr><th id="741">741</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="121TestLoc" title='TestLoc' data-type='llvm::DebugLoc' data-ref="121TestLoc">TestLoc</dfn>, <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col2 decl" id="122Cond" title='Cond' data-type='X86::CondCode' data-ref="122Cond">Cond</dfn>) {</td></tr>
<tr><th id="742">742</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="123Reg" title='Reg' data-type='unsigned int' data-ref="123Reg">Reg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::PromoteRC" title='(anonymous namespace)::X86FlagsCopyLoweringPass::PromoteRC' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::PromoteRC">PromoteRC</a>);</td></tr>
<tr><th id="743">743</th><td>  <em>auto</em> <dfn class="local col4 decl" id="124SetI" title='SetI' data-type='auto' data-ref="124SetI">SetI</dfn> = BuildMI(TestMBB, TestPos, TestLoc,</td></tr>
<tr><th id="744">744</th><td>                      TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;SETCCr&apos; in namespace &apos;llvm::X86&apos;">SETCCr</span>), Reg).addImm(Cond);</td></tr>
<tr><th id="745">745</th><td>  (<em>void</em>)SetI;</td></tr>
<tr><th id="746">746</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-flags-copy-lowering&quot;)) { dbgs() &lt;&lt; &quot;    save cond: &quot;; SetI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    save cond: "</q>; SetI-&gt;dump());</td></tr>
<tr><th id="747">747</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#69" title='NumSetCCsInserted' data-ref="NumSetCCsInserted">NumSetCCsInserted</a>;</td></tr>
<tr><th id="748">748</th><td>  <b>return</b> <a class="local col3 ref" href="#123Reg" title='Reg' data-ref="123Reg">Reg</a>;</td></tr>
<tr><th id="749">749</th><td>}</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt; <a class="tu type" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass21getCondOrInverseInRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0E13205430" title='(anonymous namespace)::X86FlagsCopyLoweringPass::getCondOrInverseInReg' data-type='std::pair&lt;unsigned int, bool&gt; (anonymous namespace)::X86FlagsCopyLoweringPass::getCondOrInverseInReg(llvm::MachineBasicBlock &amp; TestMBB, MachineBasicBlock::iterator TestPos, llvm::DebugLoc TestLoc, X86::CondCode Cond, CondRegArray &amp; CondRegs)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass21getCondOrInverseInRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0E13205430">getCondOrInverseInReg</dfn>(</td></tr>
<tr><th id="752">752</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="125TestMBB" title='TestMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="125TestMBB">TestMBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="126TestPos" title='TestPos' data-type='MachineBasicBlock::iterator' data-ref="126TestPos">TestPos</dfn>,</td></tr>
<tr><th id="753">753</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="127TestLoc" title='TestLoc' data-type='llvm::DebugLoc' data-ref="127TestLoc">TestLoc</dfn>, <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col8 decl" id="128Cond" title='Cond' data-type='X86::CondCode' data-ref="128Cond">Cond</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> &amp;<dfn class="local col9 decl" id="129CondRegs" title='CondRegs' data-type='CondRegArray &amp;' data-ref="129CondRegs">CondRegs</dfn>) {</td></tr>
<tr><th id="754">754</th><td>  <em>unsigned</em> &amp;<dfn class="local col0 decl" id="130CondReg" title='CondReg' data-type='unsigned int &amp;' data-ref="130CondReg">CondReg</dfn> = <a class="local col9 ref" href="#129CondRegs" title='CondRegs' data-ref="129CondRegs">CondRegs</a><a class="ref" href="../../../../../include/c++/7/array.html#_ZNSt5arrayixEm" title='std::array::operator[]' data-ref="_ZNSt5arrayixEm">[<a class="local col8 ref" href="#128Cond" title='Cond' data-ref="128Cond">Cond</a>]</a>;</td></tr>
<tr><th id="755">755</th><td>  <em>unsigned</em> &amp;<dfn class="local col1 decl" id="131InvCondReg" title='InvCondReg' data-type='unsigned int &amp;' data-ref="131InvCondReg">InvCondReg</dfn> = <a class="local col9 ref" href="#129CondRegs" title='CondRegs' data-ref="129CondRegs">CondRegs</a><a class="ref" href="../../../../../include/c++/7/array.html#_ZNSt5arrayixEm" title='std::array::operator[]' data-ref="_ZNSt5arrayixEm">[<span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE" title='llvm::X86::GetOppositeBranchCondition' data-ref="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE">GetOppositeBranchCondition</a>(<a class="local col8 ref" href="#128Cond" title='Cond' data-ref="128Cond">Cond</a>)]</a>;</td></tr>
<tr><th id="756">756</th><td>  <b>if</b> (!<a class="local col0 ref" href="#130CondReg" title='CondReg' data-ref="130CondReg">CondReg</a> &amp;&amp; !<a class="local col1 ref" href="#131InvCondReg" title='InvCondReg' data-ref="131InvCondReg">InvCondReg</a>)</td></tr>
<tr><th id="757">757</th><td>    <a class="local col0 ref" href="#130CondReg" title='CondReg' data-ref="130CondReg">CondReg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass16promoteCondToRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS18488306" title='(anonymous namespace)::X86FlagsCopyLoweringPass::promoteCondToReg' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass16promoteCondToRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS18488306">promoteCondToReg</a>(<span class='refarg'><a class="local col5 ref" href="#125TestMBB" title='TestMBB' data-ref="125TestMBB">TestMBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#126TestPos" title='TestPos' data-ref="126TestPos">TestPos</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#127TestLoc" title='TestLoc' data-ref="127TestLoc">TestLoc</a>, <a class="local col8 ref" href="#128Cond" title='Cond' data-ref="128Cond">Cond</a>);</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <b>if</b> (<a class="local col0 ref" href="#130CondReg" title='CondReg' data-ref="130CondReg">CondReg</a>)</td></tr>
<tr><th id="760">760</th><td>    <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><a class="local col0 ref" href="#130CondReg" title='CondReg' data-ref="130CondReg">CondReg</a>, <b>false</b>};</td></tr>
<tr><th id="761">761</th><td>  <b>else</b></td></tr>
<tr><th id="762">762</th><td>    <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><a class="local col1 ref" href="#131InvCondReg" title='InvCondReg' data-ref="131InvCondReg">InvCondReg</a>, <b>true</b>};</td></tr>
<tr><th id="763">763</th><td>}</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass10insertTestERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj" title='(anonymous namespace)::X86FlagsCopyLoweringPass::insertTest' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::insertTest(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Pos, llvm::DebugLoc Loc, unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass10insertTestERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj">insertTest</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="132MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="132MBB">MBB</dfn>,</td></tr>
<tr><th id="766">766</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="133Pos" title='Pos' data-type='MachineBasicBlock::iterator' data-ref="133Pos">Pos</dfn>,</td></tr>
<tr><th id="767">767</th><td>                                          <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="134Loc" title='Loc' data-type='llvm::DebugLoc' data-ref="134Loc">Loc</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="135Reg" title='Reg' data-type='unsigned int' data-ref="135Reg">Reg</dfn>) {</td></tr>
<tr><th id="768">768</th><td>  <em>auto</em> <dfn class="local col6 decl" id="136TestI" title='TestI' data-type='auto' data-ref="136TestI">TestI</dfn> =</td></tr>
<tr><th id="769">769</th><td>      BuildMI(MBB, Pos, Loc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;TEST8rr&apos; in namespace &apos;llvm::X86&apos;">TEST8rr</span>)).addReg(Reg).addReg(Reg);</td></tr>
<tr><th id="770">770</th><td>  (<em>void</em>)TestI;</td></tr>
<tr><th id="771">771</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-flags-copy-lowering&quot;)) { dbgs() &lt;&lt; &quot;    test cond: &quot;; TestI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    test cond: "</q>; TestI-&gt;dump());</td></tr>
<tr><th id="772">772</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#70" title='NumTestsInserted' data-ref="NumTestsInserted">NumTestsInserted</a>;</td></tr>
<tr><th id="773">773</th><td>}</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass17rewriteArithmeticERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS13341914" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteArithmetic' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::rewriteArithmetic(llvm::MachineBasicBlock &amp; TestMBB, MachineBasicBlock::iterator TestPos, llvm::DebugLoc TestLoc, llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; FlagUse, CondRegArray &amp; CondRegs)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass17rewriteArithmeticERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS13341914">rewriteArithmetic</dfn>(</td></tr>
<tr><th id="776">776</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="137TestMBB" title='TestMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="137TestMBB">TestMBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="138TestPos" title='TestPos' data-type='MachineBasicBlock::iterator' data-ref="138TestPos">TestPos</dfn>,</td></tr>
<tr><th id="777">777</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="139TestLoc" title='TestLoc' data-type='llvm::DebugLoc' data-ref="139TestLoc">TestLoc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="140MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="140MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="141FlagUse" title='FlagUse' data-type='llvm::MachineOperand &amp;' data-ref="141FlagUse">FlagUse</dfn>,</td></tr>
<tr><th id="778">778</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> &amp;<dfn class="local col2 decl" id="142CondRegs" title='CondRegs' data-type='CondRegArray &amp;' data-ref="142CondRegs">CondRegs</dfn>) {</td></tr>
<tr><th id="779">779</th><td>  <i>// Arithmetic is either reading CF or OF. Figure out which condition we need</i></td></tr>
<tr><th id="780">780</th><td><i>  // to preserve in a register.</i></td></tr>
<tr><th id="781">781</th><td>  <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col3 decl" id="143Cond" title='Cond' data-type='X86::CondCode' data-ref="143Cond">Cond</dfn>;</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td>  <i>// The addend to use to reset CF or OF when added to the flag value.</i></td></tr>
<tr><th id="784">784</th><td>  <em>int</em> <dfn class="local col4 decl" id="144Addend" title='Addend' data-type='int' data-ref="144Addend">Addend</dfn>;</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>  <b>switch</b> (<a class="tu ref" href="#_ZL21getMnemonicFromOpcodej" title='getMnemonicFromOpcode' data-use='c' data-ref="_ZL21getMnemonicFromOpcodej">getMnemonicFromOpcode</a>(<a class="local col0 ref" href="#140MI" title='MI' data-ref="140MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="787">787</th><td>  <b>case</b> <a class="tu type" href="#(anonymousnamespace)::FlagArithMnemonic" title='(anonymous namespace)::FlagArithMnemonic' data-ref="(anonymousnamespace)::FlagArithMnemonic">FlagArithMnemonic</a>::<a class="tu enum" href="#(anonymousnamespace)::FlagArithMnemonic::ADC" title='(anonymous namespace)::FlagArithMnemonic::ADC' data-ref="(anonymousnamespace)::FlagArithMnemonic::ADC">ADC</a>:</td></tr>
<tr><th id="788">788</th><td>  <b>case</b> <a class="tu type" href="#(anonymousnamespace)::FlagArithMnemonic" title='(anonymous namespace)::FlagArithMnemonic' data-ref="(anonymousnamespace)::FlagArithMnemonic">FlagArithMnemonic</a>::<a class="tu enum" href="#(anonymousnamespace)::FlagArithMnemonic::ADCX" title='(anonymous namespace)::FlagArithMnemonic::ADCX' data-ref="(anonymousnamespace)::FlagArithMnemonic::ADCX">ADCX</a>:</td></tr>
<tr><th id="789">789</th><td>  <b>case</b> <a class="tu type" href="#(anonymousnamespace)::FlagArithMnemonic" title='(anonymous namespace)::FlagArithMnemonic' data-ref="(anonymousnamespace)::FlagArithMnemonic">FlagArithMnemonic</a>::<a class="tu enum" href="#(anonymousnamespace)::FlagArithMnemonic::RCL" title='(anonymous namespace)::FlagArithMnemonic::RCL' data-ref="(anonymousnamespace)::FlagArithMnemonic::RCL">RCL</a>:</td></tr>
<tr><th id="790">790</th><td>  <b>case</b> <a class="tu type" href="#(anonymousnamespace)::FlagArithMnemonic" title='(anonymous namespace)::FlagArithMnemonic' data-ref="(anonymousnamespace)::FlagArithMnemonic">FlagArithMnemonic</a>::<a class="tu enum" href="#(anonymousnamespace)::FlagArithMnemonic::RCR" title='(anonymous namespace)::FlagArithMnemonic::RCR' data-ref="(anonymousnamespace)::FlagArithMnemonic::RCR">RCR</a>:</td></tr>
<tr><th id="791">791</th><td>  <b>case</b> <a class="tu type" href="#(anonymousnamespace)::FlagArithMnemonic" title='(anonymous namespace)::FlagArithMnemonic' data-ref="(anonymousnamespace)::FlagArithMnemonic">FlagArithMnemonic</a>::<a class="tu enum" href="#(anonymousnamespace)::FlagArithMnemonic::SBB" title='(anonymous namespace)::FlagArithMnemonic::SBB' data-ref="(anonymousnamespace)::FlagArithMnemonic::SBB">SBB</a>:</td></tr>
<tr><th id="792">792</th><td>    <a class="local col3 ref" href="#143Cond" title='Cond' data-ref="143Cond">Cond</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_B" title='llvm::X86::CondCode::COND_B' data-ref="llvm::X86::CondCode::COND_B">COND_B</a>; <i>// CF == 1</i></td></tr>
<tr><th id="793">793</th><td>    <i>// Set up an addend that when one is added will need a carry due to not</i></td></tr>
<tr><th id="794">794</th><td><i>    // having a higher bit available.</i></td></tr>
<tr><th id="795">795</th><td>    <a class="local col4 ref" href="#144Addend" title='Addend' data-ref="144Addend">Addend</a> = <var>255</var>;</td></tr>
<tr><th id="796">796</th><td>    <b>break</b>;</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>  <b>case</b> <a class="tu type" href="#(anonymousnamespace)::FlagArithMnemonic" title='(anonymous namespace)::FlagArithMnemonic' data-ref="(anonymousnamespace)::FlagArithMnemonic">FlagArithMnemonic</a>::<a class="tu enum" href="#(anonymousnamespace)::FlagArithMnemonic::ADOX" title='(anonymous namespace)::FlagArithMnemonic::ADOX' data-ref="(anonymousnamespace)::FlagArithMnemonic::ADOX">ADOX</a>:</td></tr>
<tr><th id="799">799</th><td>    <a class="local col3 ref" href="#143Cond" title='Cond' data-ref="143Cond">Cond</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_O" title='llvm::X86::CondCode::COND_O' data-ref="llvm::X86::CondCode::COND_O">COND_O</a>; <i>// OF == 1</i></td></tr>
<tr><th id="800">800</th><td>    <i>// Set up an addend that when one is added will turn from positive to</i></td></tr>
<tr><th id="801">801</th><td><i>    // negative and thus overflow in the signed domain.</i></td></tr>
<tr><th id="802">802</th><td>    <a class="local col4 ref" href="#144Addend" title='Addend' data-ref="144Addend">Addend</a> = <var>127</var>;</td></tr>
<tr><th id="803">803</th><td>    <b>break</b>;</td></tr>
<tr><th id="804">804</th><td>  }</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>  <i>// Now get a register that contains the value of the flag input to the</i></td></tr>
<tr><th id="807">807</th><td><i>  // arithmetic. We require exactly this flag to simplify the arithmetic</i></td></tr>
<tr><th id="808">808</th><td><i>  // required to materialize it back into the flag.</i></td></tr>
<tr><th id="809">809</th><td>  <em>unsigned</em> &amp;<dfn class="local col5 decl" id="145CondReg" title='CondReg' data-type='unsigned int &amp;' data-ref="145CondReg">CondReg</dfn> = <a class="local col2 ref" href="#142CondRegs" title='CondRegs' data-ref="142CondRegs">CondRegs</a><a class="ref" href="../../../../../include/c++/7/array.html#_ZNSt5arrayixEm" title='std::array::operator[]' data-ref="_ZNSt5arrayixEm">[<a class="local col3 ref" href="#143Cond" title='Cond' data-ref="143Cond">Cond</a>]</a>;</td></tr>
<tr><th id="810">810</th><td>  <b>if</b> (!<a class="local col5 ref" href="#145CondReg" title='CondReg' data-ref="145CondReg">CondReg</a>)</td></tr>
<tr><th id="811">811</th><td>    <a class="local col5 ref" href="#145CondReg" title='CondReg' data-ref="145CondReg">CondReg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass16promoteCondToRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS18488306" title='(anonymous namespace)::X86FlagsCopyLoweringPass::promoteCondToReg' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass16promoteCondToRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS18488306">promoteCondToReg</a>(<span class='refarg'><a class="local col7 ref" href="#137TestMBB" title='TestMBB' data-ref="137TestMBB">TestMBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#138TestPos" title='TestPos' data-ref="138TestPos">TestPos</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col9 ref" href="#139TestLoc" title='TestLoc' data-ref="139TestLoc">TestLoc</a>, <a class="local col3 ref" href="#143Cond" title='Cond' data-ref="143Cond">Cond</a>);</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="146MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="146MBB">MBB</dfn> = *<a class="local col0 ref" href="#140MI" title='MI' data-ref="140MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <i>// Insert an instruction that will set the flag back to the desired value.</i></td></tr>
<tr><th id="816">816</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="147TmpReg" title='TmpReg' data-type='unsigned int' data-ref="147TmpReg">TmpReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::PromoteRC" title='(anonymous namespace)::X86FlagsCopyLoweringPass::PromoteRC' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::PromoteRC">PromoteRC</a>);</td></tr>
<tr><th id="817">817</th><td>  <em>auto</em> <dfn class="local col8 decl" id="148AddI" title='AddI' data-type='auto' data-ref="148AddI">AddI</dfn> =</td></tr>
<tr><th id="818">818</th><td>      BuildMI(MBB, MI.getIterator(), MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;ADD8ri&apos; in namespace &apos;llvm::X86&apos;">ADD8ri</span>))</td></tr>
<tr><th id="819">819</th><td>          .addDef(TmpReg, RegState::Dead)</td></tr>
<tr><th id="820">820</th><td>          .addReg(CondReg)</td></tr>
<tr><th id="821">821</th><td>          .addImm(Addend);</td></tr>
<tr><th id="822">822</th><td>  (<em>void</em>)AddI;</td></tr>
<tr><th id="823">823</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-flags-copy-lowering&quot;)) { dbgs() &lt;&lt; &quot;    add cond: &quot;; AddI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    add cond: "</q>; AddI-&gt;dump());</td></tr>
<tr><th id="824">824</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#71" title='NumAddsInserted' data-ref="NumAddsInserted">NumAddsInserted</a>;</td></tr>
<tr><th id="825">825</th><td>  <a class="local col1 ref" href="#141FlagUse" title='FlagUse' data-ref="141FlagUse">FlagUse</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="826">826</th><td>}</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass11rewriteCMovERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8Deb1871110" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteCMov' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::rewriteCMov(llvm::MachineBasicBlock &amp; TestMBB, MachineBasicBlock::iterator TestPos, llvm::DebugLoc TestLoc, llvm::MachineInstr &amp; CMovI, llvm::MachineOperand &amp; FlagUse, CondRegArray &amp; CondRegs)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass11rewriteCMovERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8Deb1871110">rewriteCMov</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="149TestMBB" title='TestMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="149TestMBB">TestMBB</dfn>,</td></tr>
<tr><th id="829">829</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="150TestPos" title='TestPos' data-type='MachineBasicBlock::iterator' data-ref="150TestPos">TestPos</dfn>,</td></tr>
<tr><th id="830">830</th><td>                                           <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="151TestLoc" title='TestLoc' data-type='llvm::DebugLoc' data-ref="151TestLoc">TestLoc</dfn>,</td></tr>
<tr><th id="831">831</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="152CMovI" title='CMovI' data-type='llvm::MachineInstr &amp;' data-ref="152CMovI">CMovI</dfn>,</td></tr>
<tr><th id="832">832</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="153FlagUse" title='FlagUse' data-type='llvm::MachineOperand &amp;' data-ref="153FlagUse">FlagUse</dfn>,</td></tr>
<tr><th id="833">833</th><td>                                           <a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> &amp;<dfn class="local col4 decl" id="154CondRegs" title='CondRegs' data-type='CondRegArray &amp;' data-ref="154CondRegs">CondRegs</dfn>) {</td></tr>
<tr><th id="834">834</th><td>  <i>// First get the register containing this specific condition.</i></td></tr>
<tr><th id="835">835</th><td>  <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col5 decl" id="155Cond" title='Cond' data-type='X86::CondCode' data-ref="155Cond">Cond</dfn> = <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8615getCondFromCMovERKNS_12MachineInstrE" title='llvm::X86::getCondFromCMov' data-ref="_ZN4llvm3X8615getCondFromCMovERKNS_12MachineInstrE">getCondFromCMov</a>(<a class="local col2 ref" href="#152CMovI" title='CMovI' data-ref="152CMovI">CMovI</a>);</td></tr>
<tr><th id="836">836</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="156CondReg" title='CondReg' data-type='unsigned int' data-ref="156CondReg">CondReg</dfn>;</td></tr>
<tr><th id="837">837</th><td>  <em>bool</em> <dfn class="local col7 decl" id="157Inverted" title='Inverted' data-type='bool' data-ref="157Inverted">Inverted</dfn>;</td></tr>
<tr><th id="838">838</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col6 ref" href="#156CondReg" title='CondReg' data-ref="156CondReg">CondReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#157Inverted" title='Inverted' data-ref="157Inverted">Inverted</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a></td></tr>
<tr><th id="839">839</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass21getCondOrInverseInRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0E13205430" title='(anonymous namespace)::X86FlagsCopyLoweringPass::getCondOrInverseInReg' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass21getCondOrInverseInRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0E13205430">getCondOrInverseInReg</a>(<span class='refarg'><a class="local col9 ref" href="#149TestMBB" title='TestMBB' data-ref="149TestMBB">TestMBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#150TestPos" title='TestPos' data-ref="150TestPos">TestPos</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#151TestLoc" title='TestLoc' data-ref="151TestLoc">TestLoc</a>, <a class="local col5 ref" href="#155Cond" title='Cond' data-ref="155Cond">Cond</a>, <span class='refarg'><a class="local col4 ref" href="#154CondRegs" title='CondRegs' data-ref="154CondRegs">CondRegs</a></span>);</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="158MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="158MBB">MBB</dfn> = *<a class="local col2 ref" href="#152CMovI" title='CMovI' data-ref="152CMovI">CMovI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td>  <i>// Insert a direct test of the saved register.</i></td></tr>
<tr><th id="844">844</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass10insertTestERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj" title='(anonymous namespace)::X86FlagsCopyLoweringPass::insertTest' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass10insertTestERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj">insertTest</a>(<span class='refarg'><a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col2 ref" href="#152CMovI" title='CMovI' data-ref="152CMovI">CMovI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#152CMovI" title='CMovI' data-ref="152CMovI">CMovI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col6 ref" href="#156CondReg" title='CondReg' data-ref="156CondReg">CondReg</a>);</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>  <i>// Rewrite the CMov to use the !ZF flag from the test, and then kill its use</i></td></tr>
<tr><th id="847">847</th><td><i>  // of the flags afterward.</i></td></tr>
<tr><th id="848">848</th><td>  <a class="local col2 ref" href="#152CMovI" title='CMovI' data-ref="152CMovI">CMovI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#152CMovI" title='CMovI' data-ref="152CMovI">CMovI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() - <var>1</var>)</td></tr>
<tr><th id="849">849</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#157Inverted" title='Inverted' data-ref="157Inverted">Inverted</a> ? <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_E" title='llvm::X86::CondCode::COND_E' data-ref="llvm::X86::CondCode::COND_E">COND_E</a> : <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_NE" title='llvm::X86::CondCode::COND_NE' data-ref="llvm::X86::CondCode::COND_NE">COND_NE</a>);</td></tr>
<tr><th id="850">850</th><td>  <a class="local col3 ref" href="#153FlagUse" title='FlagUse' data-ref="153FlagUse">FlagUse</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="851">851</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-flags-copy-lowering&quot;)) { dbgs() &lt;&lt; &quot;    fixed cmov: &quot;; CMovI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    fixed cmov: "</q>; <a class="local col2 ref" href="#152CMovI" title='CMovI' data-ref="152CMovI">CMovI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="852">852</th><td>}</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass14rewriteCondJmpERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_82189429" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteCondJmp' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::rewriteCondJmp(llvm::MachineBasicBlock &amp; TestMBB, MachineBasicBlock::iterator TestPos, llvm::DebugLoc TestLoc, llvm::MachineInstr &amp; JmpI, CondRegArray &amp; CondRegs)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass14rewriteCondJmpERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_82189429">rewriteCondJmp</dfn>(</td></tr>
<tr><th id="855">855</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="159TestMBB" title='TestMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="159TestMBB">TestMBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="160TestPos" title='TestPos' data-type='MachineBasicBlock::iterator' data-ref="160TestPos">TestPos</dfn>,</td></tr>
<tr><th id="856">856</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="161TestLoc" title='TestLoc' data-type='llvm::DebugLoc' data-ref="161TestLoc">TestLoc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="162JmpI" title='JmpI' data-type='llvm::MachineInstr &amp;' data-ref="162JmpI">JmpI</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> &amp;<dfn class="local col3 decl" id="163CondRegs" title='CondRegs' data-type='CondRegArray &amp;' data-ref="163CondRegs">CondRegs</dfn>) {</td></tr>
<tr><th id="857">857</th><td>  <i>// First get the register containing this specific condition.</i></td></tr>
<tr><th id="858">858</th><td>  <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col4 decl" id="164Cond" title='Cond' data-type='X86::CondCode' data-ref="164Cond">Cond</dfn> = <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" title='llvm::X86::getCondFromBranch' data-ref="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE">getCondFromBranch</a>(<a class="local col2 ref" href="#162JmpI" title='JmpI' data-ref="162JmpI">JmpI</a>);</td></tr>
<tr><th id="859">859</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="165CondReg" title='CondReg' data-type='unsigned int' data-ref="165CondReg">CondReg</dfn>;</td></tr>
<tr><th id="860">860</th><td>  <em>bool</em> <dfn class="local col6 decl" id="166Inverted" title='Inverted' data-type='bool' data-ref="166Inverted">Inverted</dfn>;</td></tr>
<tr><th id="861">861</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col5 ref" href="#165CondReg" title='CondReg' data-ref="165CondReg">CondReg</a></span>, <span class='refarg'><a class="local col6 ref" href="#166Inverted" title='Inverted' data-ref="166Inverted">Inverted</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a></td></tr>
<tr><th id="862">862</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass21getCondOrInverseInRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0E13205430" title='(anonymous namespace)::X86FlagsCopyLoweringPass::getCondOrInverseInReg' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass21getCondOrInverseInRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0E13205430">getCondOrInverseInReg</a>(<span class='refarg'><a class="local col9 ref" href="#159TestMBB" title='TestMBB' data-ref="159TestMBB">TestMBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#160TestPos" title='TestPos' data-ref="160TestPos">TestPos</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#161TestLoc" title='TestLoc' data-ref="161TestLoc">TestLoc</a>, <a class="local col4 ref" href="#164Cond" title='Cond' data-ref="164Cond">Cond</a>, <span class='refarg'><a class="local col3 ref" href="#163CondRegs" title='CondRegs' data-ref="163CondRegs">CondRegs</a></span>);</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="167JmpMBB" title='JmpMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="167JmpMBB">JmpMBB</dfn> = *<a class="local col2 ref" href="#162JmpI" title='JmpI' data-ref="162JmpI">JmpI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>  <i>// Insert a direct test of the saved register.</i></td></tr>
<tr><th id="867">867</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass10insertTestERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj" title='(anonymous namespace)::X86FlagsCopyLoweringPass::insertTest' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass10insertTestERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocEj">insertTest</a>(<span class='refarg'><a class="local col7 ref" href="#167JmpMBB" title='JmpMBB' data-ref="167JmpMBB">JmpMBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col2 ref" href="#162JmpI" title='JmpI' data-ref="162JmpI">JmpI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#162JmpI" title='JmpI' data-ref="162JmpI">JmpI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col5 ref" href="#165CondReg" title='CondReg' data-ref="165CondReg">CondReg</a>);</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  <i>// Rewrite the jump to use the !ZF flag from the test, and kill its use of</i></td></tr>
<tr><th id="870">870</th><td><i>  // flags afterward.</i></td></tr>
<tr><th id="871">871</th><td>  <a class="local col2 ref" href="#162JmpI" title='JmpI' data-ref="162JmpI">JmpI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col6 ref" href="#166Inverted" title='Inverted' data-ref="166Inverted">Inverted</a> ? <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_E" title='llvm::X86::CondCode::COND_E' data-ref="llvm::X86::CondCode::COND_E">COND_E</a> : <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_NE" title='llvm::X86::CondCode::COND_NE' data-ref="llvm::X86::CondCode::COND_NE">COND_NE</a>);</td></tr>
<tr><th id="872">872</th><td>  JmpI.findRegisterUseOperand(X86::<span class='error' title="no member named &apos;EFLAGS&apos; in namespace &apos;llvm::X86&apos;">EFLAGS</span>)-&gt;setIsKill(<b>true</b>);</td></tr>
<tr><th id="873">873</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-flags-copy-lowering&quot;)) { dbgs() &lt;&lt; &quot;    fixed jCC: &quot;; JmpI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    fixed jCC: "</q>; <a class="local col2 ref" href="#162JmpI" title='JmpI' data-ref="162JmpI">JmpI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="874">874</th><td>}</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass11rewriteCopyERN4llvm12MachineInstrERNS1_14MachineOperandES3_" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteCopy' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::rewriteCopy(llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; FlagUse, llvm::MachineInstr &amp; CopyDefI)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass11rewriteCopyERN4llvm12MachineInstrERNS1_14MachineOperandES3_">rewriteCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="168MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="168MI">MI</dfn>,</td></tr>
<tr><th id="877">877</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="169FlagUse" title='FlagUse' data-type='llvm::MachineOperand &amp;' data-ref="169FlagUse">FlagUse</dfn>,</td></tr>
<tr><th id="878">878</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="170CopyDefI" title='CopyDefI' data-type='llvm::MachineInstr &amp;' data-ref="170CopyDefI">CopyDefI</dfn>) {</td></tr>
<tr><th id="879">879</th><td>  <i>// Just replace this copy with the original copy def.</i></td></tr>
<tr><th id="880">880</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="881">881</th><td>                      <a class="local col0 ref" href="#170CopyDefI" title='CopyDefI' data-ref="170CopyDefI">CopyDefI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="882">882</th><td>  <a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="883">883</th><td>}</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass23rewriteSetCarryExtendedERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb13729732" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteSetCarryExtended' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::rewriteSetCarryExtended(llvm::MachineBasicBlock &amp; TestMBB, MachineBasicBlock::iterator TestPos, llvm::DebugLoc TestLoc, llvm::MachineInstr &amp; SetBI, llvm::MachineOperand &amp; FlagUse, CondRegArray &amp; CondRegs)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass23rewriteSetCarryExtendedERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb13729732">rewriteSetCarryExtended</dfn>(</td></tr>
<tr><th id="886">886</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="171TestMBB" title='TestMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="171TestMBB">TestMBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="172TestPos" title='TestPos' data-type='MachineBasicBlock::iterator' data-ref="172TestPos">TestPos</dfn>,</td></tr>
<tr><th id="887">887</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="173TestLoc" title='TestLoc' data-type='llvm::DebugLoc' data-ref="173TestLoc">TestLoc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="174SetBI" title='SetBI' data-type='llvm::MachineInstr &amp;' data-ref="174SetBI">SetBI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="175FlagUse" title='FlagUse' data-type='llvm::MachineOperand &amp;' data-ref="175FlagUse">FlagUse</dfn>,</td></tr>
<tr><th id="888">888</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> &amp;<dfn class="local col6 decl" id="176CondRegs" title='CondRegs' data-type='CondRegArray &amp;' data-ref="176CondRegs">CondRegs</dfn>) {</td></tr>
<tr><th id="889">889</th><td>  <i>// This routine is only used to handle pseudos for setting a register to zero</i></td></tr>
<tr><th id="890">890</th><td><i>  // or all ones based on CF. This is essentially the sign extended from 1-bit</i></td></tr>
<tr><th id="891">891</th><td><i>  // form of SETB and modeled with the SETB_C* pseudos. They require special</i></td></tr>
<tr><th id="892">892</th><td><i>  // handling as they aren't normal SETcc instructions and are lowered to an</i></td></tr>
<tr><th id="893">893</th><td><i>  // EFLAGS clobbering operation (SBB typically). One simplifying aspect is that</i></td></tr>
<tr><th id="894">894</th><td><i>  // they are only provided in reg-defining forms. A complicating factor is that</i></td></tr>
<tr><th id="895">895</th><td><i>  // they can define many different register widths.</i></td></tr>
<tr><th id="896">896</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SetBI.getOperand(0).isReg() &amp;&amp; &quot;Cannot have a non-register defined operand to this variant of SETB!&quot;) ? void (0) : __assert_fail (&quot;SetBI.getOperand(0).isReg() &amp;&amp; \&quot;Cannot have a non-register defined operand to this variant of SETB!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 897, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#174SetBI" title='SetBI' data-ref="174SetBI">SetBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="897">897</th><td>         <q>"Cannot have a non-register defined operand to this variant of SETB!"</q>);</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>  <i>// Little helper to do the common final step of replacing the register def'ed</i></td></tr>
<tr><th id="900">900</th><td><i>  // by this SETB instruction with a new register and removing the SETB</i></td></tr>
<tr><th id="901">901</th><td><i>  // instruction.</i></td></tr>
<tr><th id="902">902</th><td>  <em>auto</em> <dfn class="local col7 decl" id="177RewriteToReg" title='RewriteToReg' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp:902:23)' data-ref="177RewriteToReg">RewriteToReg</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col8 decl" id="178Reg" title='Reg' data-type='unsigned int' data-ref="178Reg">Reg</dfn>) {</td></tr>
<tr><th id="903">903</th><td>    <a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col4 ref" href="#174SetBI" title='SetBI' data-ref="174SetBI">SetBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#178Reg" title='Reg' data-ref="178Reg">Reg</a>);</td></tr>
<tr><th id="904">904</th><td>    <a class="local col4 ref" href="#174SetBI" title='SetBI' data-ref="174SetBI">SetBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="905">905</th><td>  };</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <i>// Grab the register class used for this particular instruction.</i></td></tr>
<tr><th id="908">908</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="179SetBRC" title='SetBRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="179SetBRC">SetBRC</dfn> = *<a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#174SetBI" title='SetBI' data-ref="174SetBI">SetBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="180MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="180MBB">MBB</dfn> = *<a class="local col4 ref" href="#174SetBI" title='SetBI' data-ref="174SetBI">SetBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="911">911</th><td>  <em>auto</em> <dfn class="local col1 decl" id="181SetPos" title='SetPos' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="181SetPos">SetPos</dfn> = <a class="local col4 ref" href="#174SetBI" title='SetBI' data-ref="174SetBI">SetBI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="912">912</th><td>  <em>auto</em> <dfn class="local col2 decl" id="182SetLoc" title='SetLoc' data-type='llvm::DebugLoc' data-ref="182SetLoc">SetLoc</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#174SetBI" title='SetBI' data-ref="174SetBI">SetBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td>  <em>auto</em> <dfn class="local col3 decl" id="183AdjustReg" title='AdjustReg' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp:914:20)' data-ref="183AdjustReg">AdjustReg</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col4 decl" id="184Reg" title='Reg' data-type='unsigned int' data-ref="184Reg">Reg</dfn>) {</td></tr>
<tr><th id="915">915</th><td>    <em>auto</em> &amp;<dfn class="local col5 decl" id="185OrigRC" title='OrigRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="185OrigRC">OrigRC</dfn> = *<a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#184Reg" title='Reg' data-ref="184Reg">Reg</a>);</td></tr>
<tr><th id="916">916</th><td>    <b>if</b> (&amp;<a class="local col5 ref" href="#185OrigRC" title='OrigRC' data-ref="185OrigRC">OrigRC</a> == &amp;<a class="local col9 ref" href="#179SetBRC" title='SetBRC' data-ref="179SetBRC">SetBRC</a>)</td></tr>
<tr><th id="917">917</th><td>      <b>return</b> <a class="local col4 ref" href="#184Reg" title='Reg' data-ref="184Reg">Reg</a>;</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="186NewReg" title='NewReg' data-type='unsigned int' data-ref="186NewReg">NewReg</dfn>;</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>    <em>int</em> <dfn class="local col7 decl" id="187OrigRegSize" title='OrigRegSize' data-type='int' data-ref="187OrigRegSize">OrigRegSize</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::TRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::TRI' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(<a class="local col5 ref" href="#185OrigRC" title='OrigRC' data-ref="185OrigRC">OrigRC</a>) / <var>8</var>;</td></tr>
<tr><th id="922">922</th><td>    <em>int</em> <dfn class="local col8 decl" id="188TargetRegSize" title='TargetRegSize' data-type='int' data-ref="188TargetRegSize">TargetRegSize</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::TRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::TRI' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(<a class="local col9 ref" href="#179SetBRC" title='SetBRC' data-ref="179SetBRC">SetBRC</a>) / <var>8</var>;</td></tr>
<tr><th id="923">923</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OrigRegSize &lt;= 8 &amp;&amp; &quot;No GPRs larger than 64-bits!&quot;) ? void (0) : __assert_fail (&quot;OrigRegSize &lt;= 8 &amp;&amp; \&quot;No GPRs larger than 64-bits!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 923, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#187OrigRegSize" title='OrigRegSize' data-ref="187OrigRegSize">OrigRegSize</a> &lt;= <var>8</var> &amp;&amp; <q>"No GPRs larger than 64-bits!"</q>);</td></tr>
<tr><th id="924">924</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegSize &lt;= 8 &amp;&amp; &quot;No GPRs larger than 64-bits!&quot;) ? void (0) : __assert_fail (&quot;TargetRegSize &lt;= 8 &amp;&amp; \&quot;No GPRs larger than 64-bits!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 924, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#188TargetRegSize" title='TargetRegSize' data-ref="188TargetRegSize">TargetRegSize</a> &lt;= <var>8</var> &amp;&amp; <q>"No GPRs larger than 64-bits!"</q>);</td></tr>
<tr><th id="925">925</th><td>    <em>int</em> <dfn class="local col9 decl" id="189SubRegIdx" title='SubRegIdx' data-type='int []' data-ref="189SubRegIdx">SubRegIdx</dfn>[] = {X86::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::X86&apos;">NoSubRegister</span>, X86::<span class='error' title="no member named &apos;sub_8bit&apos; in namespace &apos;llvm::X86&apos;">sub_8bit</span>, X86::<span class='error' title="no member named &apos;sub_16bit&apos; in namespace &apos;llvm::X86&apos;">sub_16bit</span>,</td></tr>
<tr><th id="926">926</th><td>                       X86::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::X86&apos;">NoSubRegister</span>, X86::<span class='error' title="no member named &apos;sub_32bit&apos; in namespace &apos;llvm::X86&apos;">sub_32bit</span>};</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td>    <i>// If the original size is smaller than the target *and* is smaller than 4</i></td></tr>
<tr><th id="929">929</th><td><i>    // bytes, we need to explicitly zero extend it. We always extend to 4-bytes</i></td></tr>
<tr><th id="930">930</th><td><i>    // to maximize the chance of being able to CSE that operation and to avoid</i></td></tr>
<tr><th id="931">931</th><td><i>    // partial dependency stalls extending to 2-bytes.</i></td></tr>
<tr><th id="932">932</th><td>    <b>if</b> (<a class="local col7 ref" href="#187OrigRegSize" title='OrigRegSize' data-ref="187OrigRegSize">OrigRegSize</a> &lt; <a class="local col8 ref" href="#188TargetRegSize" title='TargetRegSize' data-ref="188TargetRegSize">TargetRegSize</a> &amp;&amp; <a class="local col7 ref" href="#187OrigRegSize" title='OrigRegSize' data-ref="187OrigRegSize">OrigRegSize</a> &lt; <var>4</var>) {</td></tr>
<tr><th id="933">933</th><td>      NewReg = MRI-&gt;createVirtualRegister(&amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>);</td></tr>
<tr><th id="934">934</th><td>      BuildMI(MBB, SetPos, SetLoc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;MOVZX32rr8&apos; in namespace &apos;llvm::X86&apos;">MOVZX32rr8</span>), NewReg)</td></tr>
<tr><th id="935">935</th><td>          .addReg(Reg);</td></tr>
<tr><th id="936">936</th><td>      <b>if</b> (&amp;SetBRC == &amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>)</td></tr>
<tr><th id="937">937</th><td>        <b>return</b> <a class="local col6 ref" href="#186NewReg" title='NewReg' data-ref="186NewReg">NewReg</a>;</td></tr>
<tr><th id="938">938</th><td>      <a class="local col4 ref" href="#184Reg" title='Reg' data-ref="184Reg">Reg</a> = <a class="local col6 ref" href="#186NewReg" title='NewReg' data-ref="186NewReg">NewReg</a>;</td></tr>
<tr><th id="939">939</th><td>      <a class="local col7 ref" href="#187OrigRegSize" title='OrigRegSize' data-ref="187OrigRegSize">OrigRegSize</a> = <var>4</var>;</td></tr>
<tr><th id="940">940</th><td>    }</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>    <a class="local col6 ref" href="#186NewReg" title='NewReg' data-ref="186NewReg">NewReg</a> = <a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col9 ref" href="#179SetBRC" title='SetBRC' data-ref="179SetBRC">SetBRC</a>);</td></tr>
<tr><th id="943">943</th><td>    <b>if</b> (<a class="local col7 ref" href="#187OrigRegSize" title='OrigRegSize' data-ref="187OrigRegSize">OrigRegSize</a> &lt; <a class="local col8 ref" href="#188TargetRegSize" title='TargetRegSize' data-ref="188TargetRegSize">TargetRegSize</a>) {</td></tr>
<tr><th id="944">944</th><td>      BuildMI(MBB, SetPos, SetLoc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::SUBREG_TO_REG),</td></tr>
<tr><th id="945">945</th><td>              NewReg)</td></tr>
<tr><th id="946">946</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="947">947</th><td>          .addReg(Reg)</td></tr>
<tr><th id="948">948</th><td>          .addImm(SubRegIdx[OrigRegSize]);</td></tr>
<tr><th id="949">949</th><td>    } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#187OrigRegSize" title='OrigRegSize' data-ref="187OrigRegSize">OrigRegSize</a> &gt; <a class="local col8 ref" href="#188TargetRegSize" title='TargetRegSize' data-ref="188TargetRegSize">TargetRegSize</a>) {</td></tr>
<tr><th id="950">950</th><td>      <b>if</b> (<a class="local col8 ref" href="#188TargetRegSize" title='TargetRegSize' data-ref="188TargetRegSize">TargetRegSize</a> == <var>1</var> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::Subtarget" title='(anonymous namespace)::X86FlagsCopyLoweringPass::Subtarget' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::Subtarget">Subtarget</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>()) {</td></tr>
<tr><th id="951">951</th><td>        <i>// Need to constrain the register class.</i></td></tr>
<tr><th id="952">952</th><td>        MRI-&gt;constrainRegClass(Reg, &amp;X86::<span class='error' title="no member named &apos;GR32_ABCDRegClass&apos; in namespace &apos;llvm::X86&apos;">GR32_ABCDRegClass</span>);</td></tr>
<tr><th id="953">953</th><td>      }</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td>      BuildMI(MBB, SetPos, SetLoc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::COPY),</td></tr>
<tr><th id="956">956</th><td>              NewReg)</td></tr>
<tr><th id="957">957</th><td>          .addReg(Reg, <var>0</var>, SubRegIdx[TargetRegSize]);</td></tr>
<tr><th id="958">958</th><td>    } <b>else</b> {</td></tr>
<tr><th id="959">959</th><td>      BuildMI(MBB, SetPos, SetLoc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::COPY), NewReg)</td></tr>
<tr><th id="960">960</th><td>          .addReg(Reg);</td></tr>
<tr><th id="961">961</th><td>    }</td></tr>
<tr><th id="962">962</th><td>    <b>return</b> <a class="local col6 ref" href="#186NewReg" title='NewReg' data-ref="186NewReg">NewReg</a>;</td></tr>
<tr><th id="963">963</th><td>  };</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>  <em>unsigned</em> &amp;<dfn class="local col0 decl" id="190CondReg" title='CondReg' data-type='unsigned int &amp;' data-ref="190CondReg">CondReg</dfn> = <a class="local col6 ref" href="#176CondRegs" title='CondRegs' data-ref="176CondRegs">CondRegs</a><a class="ref" href="../../../../../include/c++/7/array.html#_ZNSt5arrayixEm" title='std::array::operator[]' data-ref="_ZNSt5arrayixEm">[<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_B" title='llvm::X86::CondCode::COND_B' data-ref="llvm::X86::CondCode::COND_B">COND_B</a>]</a>;</td></tr>
<tr><th id="966">966</th><td>  <b>if</b> (!<a class="local col0 ref" href="#190CondReg" title='CondReg' data-ref="190CondReg">CondReg</a>)</td></tr>
<tr><th id="967">967</th><td>    <a class="local col0 ref" href="#190CondReg" title='CondReg' data-ref="190CondReg">CondReg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass16promoteCondToRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS18488306" title='(anonymous namespace)::X86FlagsCopyLoweringPass::promoteCondToReg' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass16promoteCondToRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS18488306">promoteCondToReg</a>(<span class='refarg'><a class="local col1 ref" href="#171TestMBB" title='TestMBB' data-ref="171TestMBB">TestMBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#172TestPos" title='TestPos' data-ref="172TestPos">TestPos</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#173TestLoc" title='TestLoc' data-ref="173TestLoc">TestLoc</a>, <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode::COND_B" title='llvm::X86::CondCode::COND_B' data-ref="llvm::X86::CondCode::COND_B">COND_B</a>);</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td>  <i>// Adjust the condition to have the desired register width by zero-extending</i></td></tr>
<tr><th id="970">970</th><td><i>  // as needed.</i></td></tr>
<tr><th id="971">971</th><td><i>  // FIXME: We should use a better API to avoid the local reference and using a</i></td></tr>
<tr><th id="972">972</th><td><i>  // different variable here.</i></td></tr>
<tr><th id="973">973</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="191ExtCondReg" title='ExtCondReg' data-type='unsigned int' data-ref="191ExtCondReg">ExtCondReg</dfn> = <a class="local col3 ref" href="#183AdjustReg" title='AdjustReg' data-ref="183AdjustReg">AdjustReg</a>(<a class="local col0 ref" href="#190CondReg" title='CondReg' data-ref="190CondReg">CondReg</a>);</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>  <i>// Now we need to turn this into a bitmask. We do this by subtracting it from</i></td></tr>
<tr><th id="976">976</th><td><i>  // zero.</i></td></tr>
<tr><th id="977">977</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="192ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="192ZeroReg">ZeroReg</dfn> = MRI-&gt;createVirtualRegister(&amp;X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>);</td></tr>
<tr><th id="978">978</th><td>  BuildMI(MBB, SetPos, SetLoc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;MOV32r0&apos; in namespace &apos;llvm::X86&apos;">MOV32r0</span>), ZeroReg);</td></tr>
<tr><th id="979">979</th><td>  <a class="local col2 ref" href="#192ZeroReg" title='ZeroReg' data-ref="192ZeroReg">ZeroReg</a> = <a class="local col3 ref" href="#183AdjustReg" title='AdjustReg' data-ref="183AdjustReg">AdjustReg</a>(<a class="local col2 ref" href="#192ZeroReg" title='ZeroReg' data-ref="192ZeroReg">ZeroReg</a>);</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="193Sub" title='Sub' data-type='unsigned int' data-ref="193Sub">Sub</dfn>;</td></tr>
<tr><th id="982">982</th><td>  <b>switch</b> (<a class="local col4 ref" href="#174SetBI" title='SetBI' data-ref="174SetBI">SetBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="983">983</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SETB_C8r&apos; in namespace &apos;llvm::X86&apos;">SETB_C8r</span>:</td></tr>
<tr><th id="984">984</th><td>    Sub = X86::<span class='error' title="no member named &apos;SUB8rr&apos; in namespace &apos;llvm::X86&apos;">SUB8rr</span>;</td></tr>
<tr><th id="985">985</th><td>    <b>break</b>;</td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SETB_C16r&apos; in namespace &apos;llvm::X86&apos;">SETB_C16r</span>:</td></tr>
<tr><th id="988">988</th><td>    Sub = X86::<span class='error' title="no member named &apos;SUB16rr&apos; in namespace &apos;llvm::X86&apos;">SUB16rr</span>;</td></tr>
<tr><th id="989">989</th><td>    <b>break</b>;</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SETB_C32r&apos; in namespace &apos;llvm::X86&apos;">SETB_C32r</span>:</td></tr>
<tr><th id="992">992</th><td>    Sub = X86::<span class='error' title="no member named &apos;SUB32rr&apos; in namespace &apos;llvm::X86&apos;">SUB32rr</span>;</td></tr>
<tr><th id="993">993</th><td>    <b>break</b>;</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SETB_C64r&apos; in namespace &apos;llvm::X86&apos;">SETB_C64r</span>:</td></tr>
<tr><th id="996">996</th><td>    Sub = X86::<span class='error' title="no member named &apos;SUB64rr&apos; in namespace &apos;llvm::X86&apos;">SUB64rr</span>;</td></tr>
<tr><th id="997">997</th><td>    <b>break</b>;</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>  <b>default</b>:</td></tr>
<tr><th id="1000">1000</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid SETB_C* opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 1000)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid SETB_C* opcode!"</q>);</td></tr>
<tr><th id="1001">1001</th><td>  }</td></tr>
<tr><th id="1002">1002</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="194ResultReg" title='ResultReg' data-type='unsigned int' data-ref="194ResultReg">ResultReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<a class="local col9 ref" href="#179SetBRC" title='SetBRC' data-ref="179SetBRC">SetBRC</a>);</td></tr>
<tr><th id="1003">1003</th><td>  BuildMI(MBB, SetPos, SetLoc, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(Sub), ResultReg)</td></tr>
<tr><th id="1004">1004</th><td>      .addReg(ZeroReg)</td></tr>
<tr><th id="1005">1005</th><td>      .addReg(ExtCondReg);</td></tr>
<tr><th id="1006">1006</th><td>  <b>return</b> <a class="local col7 ref" href="#177RewriteToReg" title='RewriteToReg' data-ref="177RewriteToReg">RewriteToReg</a>(<a class="local col4 ref" href="#194ResultReg" title='ResultReg' data-ref="194ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1007">1007</th><td>}</td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass" title='(anonymous namespace)::X86FlagsCopyLoweringPass' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass">X86FlagsCopyLoweringPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass12rewriteSetCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8De3274949" title='(anonymous namespace)::X86FlagsCopyLoweringPass::rewriteSetCC' data-type='void (anonymous namespace)::X86FlagsCopyLoweringPass::rewriteSetCC(llvm::MachineBasicBlock &amp; TestMBB, MachineBasicBlock::iterator TestPos, llvm::DebugLoc TestLoc, llvm::MachineInstr &amp; SetCCI, llvm::MachineOperand &amp; FlagUse, CondRegArray &amp; CondRegs)' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass12rewriteSetCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8De3274949">rewriteSetCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="195TestMBB" title='TestMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="195TestMBB">TestMBB</dfn>,</td></tr>
<tr><th id="1010">1010</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="196TestPos" title='TestPos' data-type='MachineBasicBlock::iterator' data-ref="196TestPos">TestPos</dfn>,</td></tr>
<tr><th id="1011">1011</th><td>                                            <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="197TestLoc" title='TestLoc' data-type='llvm::DebugLoc' data-ref="197TestLoc">TestLoc</dfn>,</td></tr>
<tr><th id="1012">1012</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="198SetCCI" title='SetCCI' data-type='llvm::MachineInstr &amp;' data-ref="198SetCCI">SetCCI</dfn>,</td></tr>
<tr><th id="1013">1013</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="199FlagUse" title='FlagUse' data-type='llvm::MachineOperand &amp;' data-ref="199FlagUse">FlagUse</dfn>,</td></tr>
<tr><th id="1014">1014</th><td>                                            <a class="tu typedef" href="#(anonymousnamespace)::CondRegArray" title='(anonymous namespace)::CondRegArray' data-type='std::array&lt;unsigned int, X86::LAST_VALID_COND + 1&gt;' data-ref="(anonymousnamespace)::CondRegArray">CondRegArray</a> &amp;<dfn class="local col0 decl" id="200CondRegs" title='CondRegs' data-type='CondRegArray &amp;' data-ref="200CondRegs">CondRegs</dfn>) {</td></tr>
<tr><th id="1015">1015</th><td>  <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col1 decl" id="201Cond" title='Cond' data-type='X86::CondCode' data-ref="201Cond">Cond</dfn> = <span class="namespace">X86::</span><a class="ref" href="X86InstrInfo.h.html#_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE" title='llvm::X86::getCondFromSETCC' data-ref="_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE">getCondFromSETCC</a>(<a class="local col8 ref" href="#198SetCCI" title='SetCCI' data-ref="198SetCCI">SetCCI</a>);</td></tr>
<tr><th id="1016">1016</th><td>  <i>// Note that we can't usefully rewrite this to the inverse without complex</i></td></tr>
<tr><th id="1017">1017</th><td><i>  // analysis of the users of the setCC. Largely we rely on duplicates which</i></td></tr>
<tr><th id="1018">1018</th><td><i>  // could have been avoided already being avoided here.</i></td></tr>
<tr><th id="1019">1019</th><td>  <em>unsigned</em> &amp;<dfn class="local col2 decl" id="202CondReg" title='CondReg' data-type='unsigned int &amp;' data-ref="202CondReg">CondReg</dfn> = <a class="local col0 ref" href="#200CondRegs" title='CondRegs' data-ref="200CondRegs">CondRegs</a><a class="ref" href="../../../../../include/c++/7/array.html#_ZNSt5arrayixEm" title='std::array::operator[]' data-ref="_ZNSt5arrayixEm">[<a class="local col1 ref" href="#201Cond" title='Cond' data-ref="201Cond">Cond</a>]</a>;</td></tr>
<tr><th id="1020">1020</th><td>  <b>if</b> (!<a class="local col2 ref" href="#202CondReg" title='CondReg' data-ref="202CondReg">CondReg</a>)</td></tr>
<tr><th id="1021">1021</th><td>    <a class="local col2 ref" href="#202CondReg" title='CondReg' data-ref="202CondReg">CondReg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass16promoteCondToRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS18488306" title='(anonymous namespace)::X86FlagsCopyLoweringPass::promoteCondToReg' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass16promoteCondToRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS18488306">promoteCondToReg</a>(<span class='refarg'><a class="local col5 ref" href="#195TestMBB" title='TestMBB' data-ref="195TestMBB">TestMBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#196TestPos" title='TestPos' data-ref="196TestPos">TestPos</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#197TestLoc" title='TestLoc' data-ref="197TestLoc">TestLoc</a>, <a class="local col1 ref" href="#201Cond" title='Cond' data-ref="201Cond">Cond</a>);</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>  <i>// Rewriting a register def is trivial: we just replace the register and</i></td></tr>
<tr><th id="1024">1024</th><td><i>  // remove the setcc.</i></td></tr>
<tr><th id="1025">1025</th><td>  <b>if</b> (!<a class="local col8 ref" href="#198SetCCI" title='SetCCI' data-ref="198SetCCI">SetCCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="1026">1026</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SetCCI.getOperand(0).isReg() &amp;&amp; &quot;Cannot have a non-register defined operand to SETcc!&quot;) ? void (0) : __assert_fail (&quot;SetCCI.getOperand(0).isReg() &amp;&amp; \&quot;Cannot have a non-register defined operand to SETcc!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp&quot;, 1027, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#198SetCCI" title='SetCCI' data-ref="198SetCCI">SetCCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1027">1027</th><td>           <q>"Cannot have a non-register defined operand to SETcc!"</q>);</td></tr>
<tr><th id="1028">1028</th><td>    <a class="tu member" href="#(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI" title='(anonymous namespace)::X86FlagsCopyLoweringPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86FlagsCopyLoweringPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col8 ref" href="#198SetCCI" title='SetCCI' data-ref="198SetCCI">SetCCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#202CondReg" title='CondReg' data-ref="202CondReg">CondReg</a>);</td></tr>
<tr><th id="1029">1029</th><td>    <a class="local col8 ref" href="#198SetCCI" title='SetCCI' data-ref="198SetCCI">SetCCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1030">1030</th><td>    <b>return</b>;</td></tr>
<tr><th id="1031">1031</th><td>  }</td></tr>
<tr><th id="1032">1032</th><td></td></tr>
<tr><th id="1033">1033</th><td>  <i>// Otherwise, we need to emit a store.</i></td></tr>
<tr><th id="1034">1034</th><td>  <em>auto</em> <dfn class="local col3 decl" id="203MIB" title='MIB' data-type='auto' data-ref="203MIB">MIB</dfn> = BuildMI(*SetCCI.getParent(), SetCCI.getIterator(),</td></tr>
<tr><th id="1035">1035</th><td>                     SetCCI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(X86::<span class='error' title="no member named &apos;MOV8mr&apos; in namespace &apos;llvm::X86&apos;">MOV8mr</span>));</td></tr>
<tr><th id="1036">1036</th><td>  <i>// Copy the address operands.</i></td></tr>
<tr><th id="1037">1037</th><td>  <b>for</b> (<em>int</em> i = <var>0</var>; i &lt; X86::AddrNumOperands; ++i)</td></tr>
<tr><th id="1038">1038</th><td>    MIB.add(SetCCI.getOperand(i));</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td>  MIB.addReg(CondReg);</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td>  MIB.setMemRefs(SetCCI.memoperands());</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>  <a class="local col8 ref" href="#198SetCCI" title='SetCCI' data-ref="198SetCCI">SetCCI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1045">1045</th><td>  <b>return</b>;</td></tr>
<tr><th id="1046">1046</th><td>}</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
