// Seed: 4070111422
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  output id_2;
  output id_1;
  reg id_4;
  always @(id_4 or posedge id_4 * id_4) begin
    id_2 <= id_4;
  end
endmodule
