INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'bi_firefly' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'bi_firefly'...
WARNING:sim - A core named 'bi_firefly' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'bi_firefly'...
Delivering associated files for 'bi_firefly'...
WARNING:sim - Component v6_gtxwizard_v1_12 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'bi_firefly'...
WARNING:sim - Overwriting existing file
   /home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c
   67/ipcore_dir/tmp/_cg/bi_firefly/doc/ug516_v6_gtxwizard.pdf with file from
   view xilinx_documentation
Delivered 2 files into directory
/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/
ipcore_dir/tmp/_cg/bi_firefly
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/data/Xilinx/14.7/ISE_DS/ISE/.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
WARNING:sim - The chosen IP does not support an SYM schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: bi_firefly.xco
XMDF file found: bi_firefly_xmdf.tcl
Adding
/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/
ipcore_dir/tmp/_cg/bi_firefly/example_design/frame_gen.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212
   c67/ipcore_dir/tmp/_cg/bi_firefly/example_design/frame_gen.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/
ipcore_dir/tmp/_cg/bi_firefly/example_design/frame_check.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212
   c67/ipcore_dir/tmp/_cg/bi_firefly/example_design/frame_check.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/
ipcore_dir/tmp/_cg/bi_firefly/example_design/bi_firefly_top.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212
   c67/ipcore_dir/tmp/_cg/bi_firefly/example_design/bi_firefly_top.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/
ipcore_dir/tmp/_cg/bi_firefly_gtx.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212
   c67/ipcore_dir/tmp/_cg/bi_firefly_gtx.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/
ipcore_dir/tmp/_cg/bi_firefly.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212
   c67/ipcore_dir/tmp/_cg/bi_firefly.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/
ipcore_dir/tmp/_cg/bi_firefly/example_design/gtx_attributes.ucf -view all
-origin_type created
Adding
/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/
ipcore_dir/tmp/_cg/bi_firefly/example_design/bi_firefly_top.ucf -view all
-origin_type created
Adding
/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/
ipcore_dir/tmp/_cg/bi_firefly/implement/data_vio.ngc -view all -origin_type
created
Checking file
"/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67
/ipcore_dir/tmp/_cg/bi_firefly/implement/data_vio.ngc" for project device match
...
WARNING:ProjectMgmt - The file
   "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212
   c67/ipcore_dir/tmp/_cg/bi_firefly/implement/data_vio.ngc" device information,
   xc6vlx75t-ff784-2, does not match the current project device,
   xc6vlx240tff1156-1.
Adding
/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/
ipcore_dir/tmp/_cg/bi_firefly/implement/icon.ngc -view all -origin_type created
Checking file
"/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67
/ipcore_dir/tmp/_cg/bi_firefly/implement/icon.ngc" for project device match ...
WARNING:ProjectMgmt - The file
   "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212
   c67/ipcore_dir/tmp/_cg/bi_firefly/implement/icon.ngc" device information,
   6vlx75tff784-2, does not match the current project device,
   xc6vlx240tff1156-1.
Adding
/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/
ipcore_dir/tmp/_cg/bi_firefly/implement/ila.ngc -view all -origin_type created
Checking file
"/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67
/ipcore_dir/tmp/_cg/bi_firefly/implement/ila.ngc" for project device match ...
WARNING:coreutil - WARNING:ProjectMgmt - Failed to confirm that part information
   for the file
   "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212
      c67/ipcore_dir/tmp/_cg/bi_firefly/implement/ila.ngc" matches the current
      project settings.
   Adding
   /home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c
   67/ipcore_dir/tmp/_cg/bi_firefly.veo -view all -origin_type imported
   WARNING: This core does not have a top level called "/bi_firefly"
   WARNING: Top level has been set to "/bi_firefly_top"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'bi_firefly'.
