5c5
< // 
---
> //
7,8c7,8
< // Design Name: 
< // Module Name: channel_in
---
> // Design Name:
> // Module Name: channel_in_mod
13,15c13,15
< // 
< // Dependencies: 
< // 
---
> //
> // Dependencies:
> //
38c38
< // 
---
> //
42c42
< module channel_in #(
---
> module channel_in_mod #(
50a51,53
> 	// Debug
> 	output wire debug_vlan_enable,
> 
79a83,84
> localparam FRAME_VTAG_SIZE = 4; // VLAN TAG
> localparam TIMESTAMP_SIZE = 9;
81c86
< localparam FRAME_SIZE_MAX = ETHERNET_MTU + (FRAME_HDR_SIZE + FRAME_FCS_SIZE); // usually 1518
---
> localparam FRAME_SIZE_MAX = ETHERNET_MTU + (FRAME_HDR_SIZE + FRAME_FCS_SIZE) + TIMESTAMP_SIZE; // usually 1518 + 9
86a92
> localparam VLANTAG_THRE = 18;
145c151
< 	end 
---
> 	end
151c157
< 	end 
---
> 	end
158c164
< 	end 
---
> 	end
164a171
> reg [47:0]vtag_tmp;
279a287
> 		vtag_tmp <= 0;
285a294
> 			VLANTAG_THRE: vtag_tmp <= mac_tmp;
288a298
> 				vtag_tmp <= vtag_tmp;
293a304,312
233a241,250
> /* Delay register */
> reg [3:0] s_axis_table_response_tdata_d;
> reg [PORT_WIDTH*2-1:0]s_axis_table_response_tuser_d;
> reg s_axis_table_response_tvalid_d;
> always @(posedge aclk) begin
> 	s_axis_table_response_tdata_d <= s_axis_table_response_tdata;
> 	s_axis_table_response_tuser_d <= s_axis_table_response_tuser;
> 	s_axis_table_response_tvalid_d <= s_axis_table_response_tvalid;
> end
> 
249,252c266,269
< assign response_valid = s_axis_table_response_tvalid;
< assign response_status = s_axis_table_response_tdata[3:0];
< assign response_port_dst = s_axis_table_response_tuser[PORT_WIDTH*1-1-:PORT_WIDTH];
< assign response_port_src = s_axis_table_response_tuser[PORT_WIDTH*2-1-:PORT_WIDTH];
---
> assign response_valid = s_axis_table_response_tvalid_d;
> assign response_status = s_axis_table_response_tdata_d[3:0];
> assign response_port_dst = s_axis_table_response_tuser_d[PORT_WIDTH*1-1-:PORT_WIDTH];
> assign response_port_src = s_axis_table_response_tuser_d[PORT_WIDTH*2-1-:PORT_WIDTH];
279a297
> 		vtag_tmp <= 0;
285a304
> 			VLANTAG_THRE: vtag_tmp <= mac_tmp;
288a308
> 				vtag_tmp <= vtag_tmp;
293a314,322
> wire [15:0] type_tmp = vtag_tmp[15:0];              // Ethernet Type (or payload)
> wire [15:0] tci  = vtag_tmp[31:16];                 // Tag Control Information (or payload)
> wire [15:0] tpid = vtag_tmp[47:32];                 // Tag Protocol Identifier (or Ethernet Type)
> wire vlan_enable = (tpid == 16'h8100) || (tpid == 16'h9100);
> wire [15:0] type = vlan_enable ? type_tmp : tpid;   // Ethernet Type
> wire [2:0]  pcp  = vlan_enable ? tci[15:13] : 0;    // Priority Code Point
> wire        cfi  = vlan_enable ? tci[12] : 0;       // Canonical Format Indicator
> wire [11:0] vid  = vlan_enable ? tci[11:0] : 0;     // VLAN Identifier
> assign debug_vlan_enable = vlan_enable;
341c360,363
341c370,373
< 					if (byte_counter > FRAME_SIZE_MAX) begin
---
> 					if (vlan_enable == 1'b1 && byte_counter > FRAME_SIZE_MAX + FRAME_VTAG_SIZE) begin
> 						set_state(STATE_FLUSHING);
> 						error_len_inc();
> 					end else if (vlan_enable == 1'b0 && byte_counter > FRAME_SIZE_MAX) begin
355c377,380
355c387,390
< 				end else if (frame_len > FRAME_SIZE_MAX) begin
---
> 				end else if (vlan_enable == 1'b1 && frame_len > FRAME_SIZE_MAX + FRAME_VTAG_SIZE) begin
> 					set_state(STATE_DROP);
> 					error_len_inc();
> 				end else if (vlan_enable == 1'b0 && frame_len > FRAME_SIZE_MAX) begin
457c482
< 				
---
> 
749c774
< 		
---
> 
794c819
< 					lfsr_c[24],lfsr_c[25],lfsr_c[26],lfsr_c[27],lfsr_c[28],lfsr_c[29],lfsr_c[30],lfsr_c[31] } 
---
> 					lfsr_c[24],lfsr_c[25],lfsr_c[26],lfsr_c[27],lfsr_c[28],lfsr_c[29],lfsr_c[30],lfsr_c[31] }
862c887
< 	end	
---
> 	end
864c889
<   
---
> 
911c936
< assign fifo_rden = m_axis_tvalid & m_axis_tready; 
---
> assign fifo_rden = m_axis_tvalid & m_axis_tready;
1057,1058c1082
457c492
< 				
---
> 
749c784
< 		
---
> 
794c829
< 					lfsr_c[24],lfsr_c[25],lfsr_c[26],lfsr_c[27],lfsr_c[28],lfsr_c[29],lfsr_c[30],lfsr_c[31] } 
---
> 					lfsr_c[24],lfsr_c[25],lfsr_c[26],lfsr_c[27],lfsr_c[28],lfsr_c[29],lfsr_c[30],lfsr_c[31] }
862c897
< 	end	
---
> 	end
864c899
<   
---
> 
911c946
< assign fifo_rden = m_axis_tvalid & m_axis_tready; 
---
> assign fifo_rden = m_axis_tvalid & m_axis_tready;
1057,1058c1092
< endmodule 
<   
\ No newline at end of file
---
> endmodule
