1. PL rs422 tx_loop_rx in fpga

2. update PL bitfile: pl_rs422_1way.bit

3. cmd note:
-----------------------------------------------------------------------------------------------------
-> testvx_update_bit3 "/sd0:1/pl_rs422_1way.bit"

-> test_pl_422_2

-> test_pl422_tx_TV
-->tv tx_frm: 80 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 
<--tv rx_frm: 80 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 
-----------------------------------------------------------------------------------------------------

