-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_process_ipv4_512_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_axis_rx_data_internal_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    s_axis_rx_data_internal_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    s_axis_rx_data_internal_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    s_axis_rx_data_internal_empty_n : IN STD_LOGIC;
    s_axis_rx_data_internal_read : OUT STD_LOGIC;
    rx_process2dropFifo_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    rx_process2dropFifo_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    rx_process2dropFifo_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    rx_process2dropFifo_full_n : IN STD_LOGIC;
    rx_process2dropFifo_write : OUT STD_LOGIC;
    rx_process2dropLengthFifo_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    rx_process2dropLengthFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_process2dropLengthFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_process2dropLengthFifo_full_n : IN STD_LOGIC;
    rx_process2dropLengthFifo_write : OUT STD_LOGIC;
    rx_ip2udpMetaFifo_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    rx_ip2udpMetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_ip2udpMetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_ip2udpMetaFifo_full_n : IN STD_LOGIC;
    rx_ip2udpMetaFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_process_ipv4_512_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1024_lc_1 : STD_LOGIC_VECTOR (1023 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_72_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_i_reg_291 : STD_LOGIC_VECTOR (0 downto 0);
    signal metaWritten_3_load_reg_313 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op55_write_state2 : BOOLEAN;
    signal ap_predicate_op61_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal header_ready : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal header_idx : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal header_header_V : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000101";
    signal metaWritten_3 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal s_axis_rx_data_internal_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rx_process2dropFifo_blk_n : STD_LOGIC;
    signal rx_process2dropLengthFifo_blk_n : STD_LOGIC;
    signal rx_ip2udpMetaFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal s_axis_rx_data_internal_read_reg_295 : STD_LOGIC_VECTOR (1023 downto 0);
    signal trunc_ln55_fu_168_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln368_fu_183_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal header_ready_load_load_fu_156_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal metaWritten_3_load_load_fu_193_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_header_ready_flag_0_i_phi_fu_110_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_header_ready_flag_0_i_reg_107 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_header_idx_new_0_i_phi_fu_121_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_fu_176_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_header_idx_new_0_i_reg_118 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_metaWritten_5_flag_0_i_phi_fu_131_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_metaWritten_5_flag_0_i_reg_128 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_35_in_i_in_reg_139 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln63_fu_203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln63_fu_197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln63_fu_209_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_172_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal or_ln63_1_fu_217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal currWord_last_V_fu_148_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_182_i_fu_266_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_181_i_fu_256_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_180_i_fu_246_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_300_i_fu_276_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_143 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_143)) then
                if (((tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (header_ready_load_load_fu_156_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139 <= trunc_ln368_fu_183_p1;
                elsif (((tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (header_ready_load_load_fu_156_p1 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139 <= trunc_ln55_fu_168_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139 <= ap_phi_reg_pp0_iter0_p_Val2_35_in_i_in_reg_139;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (header_ready_load_load_fu_156_p1 = ap_const_lv1_0))) then
                header_header_V <= tmp_fu_172_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln63_fu_197_p2 = ap_const_lv1_1))) then
                header_idx <= select_ln63_fu_209_p3;
                header_ready <= xor_ln63_fu_203_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln63_1_fu_217_p2 = ap_const_lv1_1))) then
                metaWritten_3 <= xor_ln63_fu_203_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                metaWritten_3_load_reg_313 <= metaWritten_3;
                s_axis_rx_data_internal_read_reg_295 <= s_axis_rx_data_internal_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_reg_291 <= tmp_i_nbreadreq_fu_72_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln67_fu_176_p2 <= std_logic_vector(unsigned(header_idx) + unsigned(ap_const_lv16_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, s_axis_rx_data_internal_empty_n, tmp_i_nbreadreq_fu_72_p3, ap_done_reg, rx_process2dropFifo_full_n, tmp_i_reg_291, rx_process2dropLengthFifo_full_n, ap_predicate_op55_write_state2, rx_ip2udpMetaFifo_full_n, ap_predicate_op61_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op61_write_state2 = ap_const_boolean_1) and (rx_ip2udpMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op55_write_state2 = ap_const_boolean_1) and (rx_process2dropLengthFifo_full_n = ap_const_logic_0)) or ((tmp_i_reg_291 = ap_const_lv1_1) and (rx_process2dropFifo_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (s_axis_rx_data_internal_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, s_axis_rx_data_internal_empty_n, tmp_i_nbreadreq_fu_72_p3, ap_done_reg, rx_process2dropFifo_full_n, tmp_i_reg_291, rx_process2dropLengthFifo_full_n, ap_predicate_op55_write_state2, rx_ip2udpMetaFifo_full_n, ap_predicate_op61_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op61_write_state2 = ap_const_boolean_1) and (rx_ip2udpMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op55_write_state2 = ap_const_boolean_1) and (rx_process2dropLengthFifo_full_n = ap_const_logic_0)) or ((tmp_i_reg_291 = ap_const_lv1_1) and (rx_process2dropFifo_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (s_axis_rx_data_internal_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, s_axis_rx_data_internal_empty_n, tmp_i_nbreadreq_fu_72_p3, ap_done_reg, rx_process2dropFifo_full_n, tmp_i_reg_291, rx_process2dropLengthFifo_full_n, ap_predicate_op55_write_state2, rx_ip2udpMetaFifo_full_n, ap_predicate_op61_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op61_write_state2 = ap_const_boolean_1) and (rx_ip2udpMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op55_write_state2 = ap_const_boolean_1) and (rx_process2dropLengthFifo_full_n = ap_const_logic_0)) or ((tmp_i_reg_291 = ap_const_lv1_1) and (rx_process2dropFifo_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (s_axis_rx_data_internal_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(s_axis_rx_data_internal_empty_n, tmp_i_nbreadreq_fu_72_p3, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (s_axis_rx_data_internal_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(rx_process2dropFifo_full_n, tmp_i_reg_291, rx_process2dropLengthFifo_full_n, ap_predicate_op55_write_state2, rx_ip2udpMetaFifo_full_n, ap_predicate_op61_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op61_write_state2 = ap_const_boolean_1) and (rx_ip2udpMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op55_write_state2 = ap_const_boolean_1) and (rx_process2dropLengthFifo_full_n = ap_const_logic_0)) or ((tmp_i_reg_291 = ap_const_lv1_1) and (rx_process2dropFifo_full_n = ap_const_logic_0)));
    end process;


    ap_condition_143_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_143 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_header_idx_new_0_i_phi_fu_121_p4_assign_proc : process(tmp_i_nbreadreq_fu_72_p3, header_ready_load_load_fu_156_p1, add_ln67_fu_176_p2, ap_phi_reg_pp0_iter0_header_idx_new_0_i_reg_118)
    begin
        if (((tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (header_ready_load_load_fu_156_p1 = ap_const_lv1_0))) then 
            ap_phi_mux_header_idx_new_0_i_phi_fu_121_p4 <= add_ln67_fu_176_p2;
        else 
            ap_phi_mux_header_idx_new_0_i_phi_fu_121_p4 <= ap_phi_reg_pp0_iter0_header_idx_new_0_i_reg_118;
        end if; 
    end process;


    ap_phi_mux_header_ready_flag_0_i_phi_fu_110_p4_assign_proc : process(tmp_i_nbreadreq_fu_72_p3, header_ready_load_load_fu_156_p1, ap_phi_reg_pp0_iter0_header_ready_flag_0_i_reg_107)
    begin
        if ((tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1)) then
            if ((header_ready_load_load_fu_156_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_header_ready_flag_0_i_phi_fu_110_p4 <= ap_const_lv1_1;
            elsif ((header_ready_load_load_fu_156_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_header_ready_flag_0_i_phi_fu_110_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_header_ready_flag_0_i_phi_fu_110_p4 <= ap_phi_reg_pp0_iter0_header_ready_flag_0_i_reg_107;
            end if;
        else 
            ap_phi_mux_header_ready_flag_0_i_phi_fu_110_p4 <= ap_phi_reg_pp0_iter0_header_ready_flag_0_i_reg_107;
        end if; 
    end process;


    ap_phi_mux_metaWritten_5_flag_0_i_phi_fu_131_p4_assign_proc : process(tmp_i_nbreadreq_fu_72_p3, metaWritten_3_load_load_fu_193_p1, ap_phi_reg_pp0_iter0_metaWritten_5_flag_0_i_reg_128)
    begin
        if ((tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1)) then
            if ((metaWritten_3_load_load_fu_193_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_metaWritten_5_flag_0_i_phi_fu_131_p4 <= ap_const_lv1_1;
            elsif ((metaWritten_3_load_load_fu_193_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_metaWritten_5_flag_0_i_phi_fu_131_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_metaWritten_5_flag_0_i_phi_fu_131_p4 <= ap_phi_reg_pp0_iter0_metaWritten_5_flag_0_i_reg_128;
            end if;
        else 
            ap_phi_mux_metaWritten_5_flag_0_i_phi_fu_131_p4 <= ap_phi_reg_pp0_iter0_metaWritten_5_flag_0_i_reg_128;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_header_idx_new_0_i_reg_118 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_header_ready_flag_0_i_reg_107 <= "X";
    ap_phi_reg_pp0_iter0_metaWritten_5_flag_0_i_reg_128 <= "X";
    ap_phi_reg_pp0_iter0_p_Val2_35_in_i_in_reg_139 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op55_write_state2_assign_proc : process(tmp_i_reg_291, metaWritten_3_load_reg_313)
    begin
                ap_predicate_op55_write_state2 <= ((metaWritten_3_load_reg_313 = ap_const_lv1_0) and (tmp_i_reg_291 = ap_const_lv1_1));
    end process;


    ap_predicate_op61_write_state2_assign_proc : process(tmp_i_reg_291, metaWritten_3_load_reg_313)
    begin
                ap_predicate_op61_write_state2 <= ((metaWritten_3_load_reg_313 = ap_const_lv1_0) and (tmp_i_reg_291 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    currWord_last_V_fu_148_p3 <= s_axis_rx_data_internal_dout(576 downto 576);
    header_ready_load_load_fu_156_p1 <= header_ready;
    metaWritten_3_load_load_fu_193_p1 <= metaWritten_3;
    or_ln63_1_fu_217_p2 <= (currWord_last_V_fu_148_p3 or ap_phi_mux_metaWritten_5_flag_0_i_phi_fu_131_p4);
    or_ln63_fu_197_p2 <= (currWord_last_V_fu_148_p3 or ap_phi_mux_header_ready_flag_0_i_phi_fu_110_p4);

    rx_ip2udpMetaFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_ip2udpMetaFifo_full_n, ap_predicate_op61_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op61_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_ip2udpMetaFifo_blk_n <= rx_ip2udpMetaFifo_full_n;
        else 
            rx_ip2udpMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_ip2udpMetaFifo_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_300_i_fu_276_p4),64));

    rx_ip2udpMetaFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op61_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op61_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_ip2udpMetaFifo_write <= ap_const_logic_1;
        else 
            rx_ip2udpMetaFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_process2dropFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_process2dropFifo_full_n, tmp_i_reg_291, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_i_reg_291 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_process2dropFifo_blk_n <= rx_process2dropFifo_full_n;
        else 
            rx_process2dropFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_process2dropFifo_din <= s_axis_rx_data_internal_read_reg_295;

    rx_process2dropFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_291, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_291 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_process2dropFifo_write <= ap_const_logic_1;
        else 
            rx_process2dropFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_process2dropLengthFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_process2dropLengthFifo_full_n, ap_predicate_op55_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op55_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_process2dropLengthFifo_blk_n <= rx_process2dropLengthFifo_full_n;
        else 
            rx_process2dropLengthFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_process2dropLengthFifo_din <= ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139(4 - 1 downto 0);

    rx_process2dropLengthFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op55_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op55_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_process2dropLengthFifo_write <= ap_const_logic_1;
        else 
            rx_process2dropLengthFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    s_axis_rx_data_internal_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, s_axis_rx_data_internal_empty_n, tmp_i_nbreadreq_fu_72_p3, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0) and (tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            s_axis_rx_data_internal_blk_n <= s_axis_rx_data_internal_empty_n;
        else 
            s_axis_rx_data_internal_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_axis_rx_data_internal_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_72_p3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            s_axis_rx_data_internal_read <= ap_const_logic_1;
        else 
            s_axis_rx_data_internal_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln63_fu_209_p3 <= 
        ap_const_lv16_0 when (currWord_last_V_fu_148_p3(0) = '1') else 
        ap_phi_mux_header_idx_new_0_i_phi_fu_121_p4;
    tmp_180_i_fu_246_p4 <= ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139(127 downto 96);
    tmp_181_i_fu_256_p4 <= ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139(31 downto 24);
    tmp_182_i_fu_266_p4 <= ap_phi_reg_pp0_iter1_p_Val2_35_in_i_in_reg_139(23 downto 16);
    tmp_300_i_fu_276_p4 <= ((tmp_182_i_fu_266_p4 & tmp_181_i_fu_256_p4) & tmp_180_i_fu_246_p4);
    tmp_fu_172_p1 <= s_axis_rx_data_internal_dout(160 - 1 downto 0);
    tmp_i_nbreadreq_fu_72_p3 <= (0=>(s_axis_rx_data_internal_empty_n), others=>'-');
    trunc_ln368_fu_183_p1 <= s_axis_rx_data_internal_dout(128 - 1 downto 0);
    trunc_ln55_fu_168_p1 <= header_header_V(128 - 1 downto 0);
    xor_ln63_fu_203_p2 <= (currWord_last_V_fu_148_p3 xor ap_const_lv1_1);
end behav;
