// Seed: 310850060
module module_0 #(
    parameter id_1 = 32'd17,
    parameter id_2 = 32'd97
);
  defparam id_1.id_2 = 1'h0;
  assign id_1 = id_2;
  tri0 id_3;
  assign id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3,
    output logic id_4,
    output tri id_5,
    output supply1 id_6,
    input logic id_7,
    output supply0 id_8,
    input tri id_9,
    input supply1 id_10,
    input wire id_11,
    input tri1 id_12,
    input uwire id_13,
    input wand id_14,
    input supply0 id_15,
    input tri0 id_16,
    input wire id_17,
    output wor id_18,
    input tri1 id_19,
    input supply1 id_20,
    output wor id_21,
    output logic id_22,
    output wire id_23
);
  wire id_25;
  supply0 id_26 = {1, 1};
  or primCall (id_18, id_19, id_2, id_20, id_25, id_26, id_3, id_7, id_9);
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_4 <= 1'b0;
    if (id_13) begin : LABEL_0
      id_26 = 1;
      id_22 <= id_7;
    end
  end
endmodule
