

================================================================
== Vivado HLS Report for 'secure_enclave'
================================================================
* Date:           Tue Mar 14 21:27:58 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        secure_enclave_simple
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i-es2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.13|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      56|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       16|      -|     476|     692|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     360|    -|
|Register         |        -|      -|     164|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       16|      0|     640|    1108|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |  100|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |secure_enclave_AXILiteS_s_axi_U  |secure_enclave_AXILiteS_s_axi  |       16|      0|  476|  692|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |Total                            |                               |       16|      0|  476|  692|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |ap_condition_118   |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_139_p2  |    and   |      0|  0|   1|           1|           1|
    |tmp_1_fu_133_p2    |   icmp   |      0|  0|  43|         128|         128|
    |tmp_fu_127_p2      |   icmp   |      0|  0|  11|          32|           3|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  56|         162|         133|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |    1|          3|    1|          3|
    |counter_in_ap_vld_in_sig     |    1|          2|    1|          2|
    |counter_in_ap_vld_preg       |    1|          2|    1|          2|
    |counter_in_blk_n             |    1|          2|    1|          2|
    |counter_in_in_sig            |   32|          2|   32|         64|
    |increment_counter            |   32|          3|   32|         96|
    |key_out_V                    |  128|          3|  128|        384|
    |p_s_phi_fu_119_p4            |    1|          3|    1|          3|
    |pin_attempt_V_ap_vld_in_sig  |    1|          2|    1|          2|
    |pin_attempt_V_ap_vld_preg    |    1|          2|    1|          2|
    |pin_attempt_V_blk_n          |    1|          2|    1|          2|
    |pin_attempt_V_in_sig         |  128|          2|  128|        256|
    |reset_counter                |   32|          3|   32|         96|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  360|         31|  360|        914|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    2|   0|    2|          0|
    |counter_in_ap_vld_preg     |    1|   0|    1|          0|
    |counter_in_preg            |   32|   0|   32|          0|
    |pin_attempt_V_ap_vld_preg  |    1|   0|    1|          0|
    |pin_attempt_V_preg         |  128|   0|  128|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      |  164|   0|  164|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    8|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    8|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS    |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs | secure_enclave | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | secure_enclave | return value |
|interrupt               | out |    1| ap_ctrl_hs | secure_enclave | return value |
|key_out_V               | out |  128|   ap_ovld  |    key_out_V   |    pointer   |
|key_out_V_ap_vld        | out |    1|   ap_ovld  |    key_out_V   |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: secure_storage_in_V_s (17)  [1/1] 0.00ns
:9  %secure_storage_in_V_s = getelementptr [2 x i128]* %secure_storage_in_V, i64 0, i64 0

ST_1: stored_pin_V (33)  [2/2] 2.39ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:26
:25  %stored_pin_V = load i128* %secure_storage_in_V_s, align 8


 <State 2>: 5.13ns
ST_2: StgValue_5 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([2 x i128]* %secure_storage_in_V), !map !31

ST_2: StgValue_6 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i128 %pin_attempt_V), !map !37

ST_2: StgValue_7 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([2 x i128]* %secure_storage_out_V), !map !43

ST_2: StgValue_8 (11)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i128* %key_out_V), !map !47

ST_2: StgValue_9 (12)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %counter_in), !map !51

ST_2: StgValue_10 (13)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %increment_counter), !map !55

ST_2: StgValue_11 (14)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %reset_counter), !map !59

ST_2: counter_in_read (15)  [1/1] 0.00ns
:7  %counter_in_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %counter_in)

ST_2: pin_attempt_V_read (16)  [1/1] 0.00ns
:8  %pin_attempt_V_read = call i128 @_ssdm_op_Read.ap_vld.i128(i128 %pin_attempt_V)

ST_2: StgValue_14 (18)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !63

ST_2: StgValue_15 (19)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @secure_enclave_str) nounwind

ST_2: StgValue_16 (20)  [1/1] 0.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:12
:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_17 (21)  [1/1] 0.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:13
:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_18 (22)  [1/1] 0.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:14
:14  call void (...)* @_ssdm_op_SpecInterface(i32* %reset_counter, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_19 (23)  [1/1] 0.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:15
:15  call void (...)* @_ssdm_op_SpecInterface(i32* %increment_counter, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_20 (24)  [1/1] 0.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:16
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %counter_in, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_21 (25)  [1/1] 0.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:17
:17  call void (...)* @_ssdm_op_SpecInterface(i32 %counter_in, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_22 (26)  [1/1] 0.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:18
:18  call void (...)* @_ssdm_op_SpecInterface(i128* %key_out_V, [8 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: empty (27)  [1/1] 0.00ns
:19  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([2 x i128]* %secure_storage_out_V, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)

ST_2: StgValue_24 (28)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface([2 x i128]* %secure_storage_out_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_25 (29)  [1/1] 0.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:21
:21  call void (...)* @_ssdm_op_SpecInterface(i128 %pin_attempt_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_26 (30)  [1/1] 0.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:22
:22  call void (...)* @_ssdm_op_SpecInterface(i128 %pin_attempt_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: empty_2 (31)  [1/1] 0.00ns
:23  %empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([2 x i128]* %secure_storage_in_V, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)

ST_2: StgValue_28 (32)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecInterface([2 x i128]* %secure_storage_in_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stored_pin_V (33)  [1/2] 2.39ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:26
:25  %stored_pin_V = load i128* %secure_storage_in_V_s, align 8

ST_2: tmp (34)  [1/1] 1.50ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:29
:26  %tmp = icmp ult i32 %counter_in_read, 5

ST_2: tmp_1 (35)  [1/1] 2.03ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:29
:27  %tmp_1 = icmp eq i128 %stored_pin_V, %pin_attempt_V_read

ST_2: or_cond (36)  [1/1] 0.71ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:29
:28  %or_cond = and i1 %tmp, %tmp_1

ST_2: StgValue_33 (37)  [1/1] 0.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:29
:29  br i1 %or_cond, label %1, label %._crit_edge

ST_2: StgValue_34 (39)  [1/1] 1.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:35
._crit_edge:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %increment_counter, i32 1)

ST_2: StgValue_35 (40)  [1/1] 1.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:36
._crit_edge:1  call void @_ssdm_op_Write.s_axilite.i32P(i32* %reset_counter, i32 0)

ST_2: StgValue_36 (41)  [1/1] 0.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:37
._crit_edge:2  call void @_ssdm_op_Write.ap_ovld.i128P(i128* %key_out_V, i128 0)

ST_2: StgValue_37 (42)  [1/1] 0.89ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:38
._crit_edge:3  br label %2

ST_2: StgValue_38 (44)  [1/1] 0.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:30
:0  call void @_ssdm_op_Write.ap_ovld.i128P(i128* %key_out_V, i128 %pin_attempt_V_read)

ST_2: StgValue_39 (45)  [1/1] 1.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:31
:1  call void @_ssdm_op_Write.s_axilite.i32P(i32* %reset_counter, i32 1)

ST_2: StgValue_40 (46)  [1/1] 1.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:32
:2  call void @_ssdm_op_Write.s_axilite.i32P(i32* %increment_counter, i32 0)

ST_2: StgValue_41 (47)  [1/1] 0.89ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:33
:3  br label %2

ST_2: p_s (49)  [1/1] 0.00ns
:0  %p_s = phi i1 [ true, %1 ], [ false, %._crit_edge ]

ST_2: p_cast (50)  [1/1] 0.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:41
:1  %p_cast = zext i1 %p_s to i32

ST_2: StgValue_44 (51)  [1/1] 0.00ns  loc: secure_enclave_simple/src/secure_enclave_simple.cpp:41
:2  ret i32 %p_cast



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ secure_storage_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pin_attempt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ secure_storage_out_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ key_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ increment_counter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ reset_counter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
secure_storage_in_V_s (getelementptr) [ 001]
StgValue_5            (specbitsmap  ) [ 000]
StgValue_6            (specbitsmap  ) [ 000]
StgValue_7            (specbitsmap  ) [ 000]
StgValue_8            (specbitsmap  ) [ 000]
StgValue_9            (specbitsmap  ) [ 000]
StgValue_10           (specbitsmap  ) [ 000]
StgValue_11           (specbitsmap  ) [ 000]
counter_in_read       (read         ) [ 000]
pin_attempt_V_read    (read         ) [ 000]
StgValue_14           (specbitsmap  ) [ 000]
StgValue_15           (spectopmodule) [ 000]
StgValue_16           (specinterface) [ 000]
StgValue_17           (specinterface) [ 000]
StgValue_18           (specinterface) [ 000]
StgValue_19           (specinterface) [ 000]
StgValue_20           (specinterface) [ 000]
StgValue_21           (specinterface) [ 000]
StgValue_22           (specinterface) [ 000]
empty                 (specmemcore  ) [ 000]
StgValue_24           (specinterface) [ 000]
StgValue_25           (specinterface) [ 000]
StgValue_26           (specinterface) [ 000]
empty_2               (specmemcore  ) [ 000]
StgValue_28           (specinterface) [ 000]
stored_pin_V          (load         ) [ 000]
tmp                   (icmp         ) [ 000]
tmp_1                 (icmp         ) [ 000]
or_cond               (and          ) [ 001]
StgValue_33           (br           ) [ 000]
StgValue_34           (write        ) [ 000]
StgValue_35           (write        ) [ 000]
StgValue_36           (write        ) [ 000]
StgValue_37           (br           ) [ 000]
StgValue_38           (write        ) [ 000]
StgValue_39           (write        ) [ 000]
StgValue_40           (write        ) [ 000]
StgValue_41           (br           ) [ 000]
p_s                   (phi          ) [ 000]
p_cast                (zext         ) [ 000]
StgValue_44           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="secure_storage_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secure_storage_in_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pin_attempt_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pin_attempt_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="secure_storage_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="secure_storage_out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="key_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="counter_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="increment_counter">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="increment_counter"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reset_counter">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_counter"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i128"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="secure_enclave_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i128P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="counter_in_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="counter_in_read/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="pin_attempt_V_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="128" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pin_attempt_V_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/2 StgValue_40/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_35/2 StgValue_39/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="0" index="2" bw="128" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_36/2 StgValue_38/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="secure_storage_in_V_s_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="128" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="secure_storage_in_V_s/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="114" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stored_pin_V/1 "/>
</bind>
</comp>

<comp id="116" class="1005" name="p_s_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="118" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="p_s_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="128" slack="0"/>
<pin id="135" dir="0" index="1" bw="128" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="or_cond_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="secure_storage_in_V_s_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="secure_storage_in_V_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="52" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="54" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="56" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="58" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="70" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="54" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="125"><net_src comp="60" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="131"><net_src comp="64" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="50" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="111" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="70" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="127" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="133" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="119" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="103" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="111" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: key_out_V | {2 }
	Port: increment_counter | {2 }
	Port: reset_counter | {2 }
 - Input state : 
	Port: secure_enclave : secure_storage_in_V | {1 2 }
	Port: secure_enclave : pin_attempt_V | {2 }
	Port: secure_enclave : counter_in | {2 }
  - Chain level:
	State 1
		stored_pin_V : 1
	State 2
		tmp_1 : 1
		or_cond : 2
		StgValue_33 : 2
		p_s : 1
		p_cast : 2
		StgValue_44 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   icmp   |           tmp_fu_127          |    0    |    11   |
|          |          tmp_1_fu_133         |    0    |    43   |
|----------|-------------------------------|---------|---------|
|    and   |         or_cond_fu_139        |    0    |    1    |
|----------|-------------------------------|---------|---------|
|   read   |   counter_in_read_read_fu_64  |    0    |    0    |
|          | pin_attempt_V_read_read_fu_70 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_76        |    0    |    0    |
|   write  |        grp_write_fu_84        |    0    |    0    |
|          |        grp_write_fu_92        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |         p_cast_fu_145         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    55   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         p_s_reg_116         |    1   |
|secure_storage_in_V_s_reg_149|    1   |
+-----------------------------+--------+
|            Total            |    2   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_76  |  p2  |   2  |   1  |    2   |
|  grp_write_fu_84  |  p2  |   2  |   1  |    2   |
|  grp_write_fu_92  |  p2  |   2  |  128 |   256  ||   128   |
| grp_access_fu_111 |  p0  |   2  |   1  |    2   ||    1    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   262  ||  3.568  ||   129   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   55   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   129  |
|  Register |    -   |    2   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |    2   |   184  |
+-----------+--------+--------+--------+
