// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/24/2018 21:29:27"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RippleCarry (
	ci,
	a,
	b,
	clock,
	s,
	cout);
input 	ci;
input 	[31:0] a;
input 	[31:0] b;
input 	clock;
output 	[31:0] s;
output 	cout;

// Design Ports Information
// s[0]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[1]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[2]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[3]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[4]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[8]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[9]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[10]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[11]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[12]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[13]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[14]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[15]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[16]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[17]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[18]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[19]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[20]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[21]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[22]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[23]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[24]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[25]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[26]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[27]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[28]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[29]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[30]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[31]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cout	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ci	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[31]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[31]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[30]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[30]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[29]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[29]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[28]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[28]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[27]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[27]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[26]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[26]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[25]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[25]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[24]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[24]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[23]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[23]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[22]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[22]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[21]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[21]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[20]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[20]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[19]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[19]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[18]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[18]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[17]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[17]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[16]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[16]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[15]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[15]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[14]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[14]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[13]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[13]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[12]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[12]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[11]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[11]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[10]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[10]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[9]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[8]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[8]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[7]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[7]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[6]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[6]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[5]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[4]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[2]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \FIRST:30:PET1|cout~1_combout ;
wire \FIRST:27:PET1|cout~0_combout ;
wire \FIRST:27:PET1|cout~1_combout ;
wire \FIRST:24:PET1|cout~0_combout ;
wire \FIRST:21:PET1|cout~0_combout ;
wire \FIRST:21:PET1|cout~1_combout ;
wire \FIRST:18:PET1|cout~1_combout ;
wire \FIRST:3:PET1|cout~1_combout ;
wire \FIRST:3:PET1|s~0_combout ;
wire \FIRST:11:PET1|s~0_combout ;
wire \FIRST:18:PET1|s~0_combout ;
wire \FIRST:21:PET1|s~0_combout ;
wire \FIRST:30:PET1|s~0_combout ;
wire \b[23]~input_o ;
wire \a[21]~input_o ;
wire \b[21]~input_o ;
wire \b[16]~input_o ;
wire \a[15]~input_o ;
wire \a[14]~input_o ;
wire \REG1|Qreg[23]~feeder_combout ;
wire \REG1|Qreg[21]~feeder_combout ;
wire \REG0|Qreg[14]~feeder_combout ;
wire \s[0]~output_o ;
wire \s[1]~output_o ;
wire \s[2]~output_o ;
wire \s[3]~output_o ;
wire \s[4]~output_o ;
wire \s[5]~output_o ;
wire \s[6]~output_o ;
wire \s[7]~output_o ;
wire \s[8]~output_o ;
wire \s[9]~output_o ;
wire \s[10]~output_o ;
wire \s[11]~output_o ;
wire \s[12]~output_o ;
wire \s[13]~output_o ;
wire \s[14]~output_o ;
wire \s[15]~output_o ;
wire \s[16]~output_o ;
wire \s[17]~output_o ;
wire \s[18]~output_o ;
wire \s[19]~output_o ;
wire \s[20]~output_o ;
wire \s[21]~output_o ;
wire \s[22]~output_o ;
wire \s[23]~output_o ;
wire \s[24]~output_o ;
wire \s[25]~output_o ;
wire \s[26]~output_o ;
wire \s[27]~output_o ;
wire \s[28]~output_o ;
wire \s[29]~output_o ;
wire \s[30]~output_o ;
wire \s[31]~output_o ;
wire \cout~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \a[0]~input_o ;
wire \REG0|Qreg[0]~feeder_combout ;
wire \b[0]~input_o ;
wire \ci~input_o ;
wire \PET0|s~0_combout ;
wire \a[1]~input_o ;
wire \PET0|cout~0_combout ;
wire \FIRST:1:PET1|s~combout ;
wire \a[2]~input_o ;
wire \b[2]~input_o ;
wire \FIRST:2:PET1|s~combout ;
wire \b[1]~input_o ;
wire \FIRST:1:PET1|cout~0_combout ;
wire \FIRST:3:PET1|s~combout ;
wire \a[4]~input_o ;
wire \b[4]~input_o ;
wire \REG1|Qreg[4]~feeder_combout ;
wire \a[3]~input_o ;
wire \b[3]~input_o ;
wire \FIRST:3:PET1|cout~0_combout ;
wire \FIRST:4:PET1|s~combout ;
wire \FIRST:3:PET1|cout~2_combout ;
wire \FIRST:4:PET1|cout~0_combout ;
wire \a[5]~input_o ;
wire \FIRST:5:PET1|s~combout ;
wire \b[6]~input_o ;
wire \REG1|Qreg[6]~feeder_combout ;
wire \b[5]~input_o ;
wire \REG1|Qreg[5]~feeder_combout ;
wire \FIRST:5:PET1|cout~0_combout ;
wire \FIRST:6:PET1|s~combout ;
wire \REG2|Qreg[6]~feeder_combout ;
wire \a[7]~input_o ;
wire \a[6]~input_o ;
wire \FIRST:8:PET1|cout~1_combout ;
wire \FIRST:7:PET1|s~combout ;
wire \b[8]~input_o ;
wire \a[8]~input_o ;
wire \FIRST:8:PET1|s~0_combout ;
wire \FIRST:8:PET1|s~combout ;
wire \b[9]~input_o ;
wire \REG1|Qreg[9]~feeder_combout ;
wire \a[9]~input_o ;
wire \b[7]~input_o ;
wire \FIRST:8:PET1|cout~2_combout ;
wire \FIRST:8:PET1|cout~3_combout ;
wire \FIRST:9:PET1|s~combout ;
wire \a[10]~input_o ;
wire \b[10]~input_o ;
wire \FIRST:8:PET1|cout~0_combout ;
wire \FIRST:9:PET1|cout~0_combout ;
wire \FIRST:10:PET1|s~combout ;
wire \FIRST:11:PET1|s~combout ;
wire \a[11]~input_o ;
wire \REG0|Qreg[11]~feeder_combout ;
wire \b[11]~input_o ;
wire \REG1|Qreg[11]~feeder_combout ;
wire \FIRST:11:PET1|cout~0_combout ;
wire \b[12]~input_o ;
wire \REG1|Qreg[12]~feeder_combout ;
wire \FIRST:11:PET1|cout~1_combout ;
wire \FIRST:11:PET1|cout~2_combout ;
wire \FIRST:12:PET1|s~combout ;
wire \b[13]~input_o ;
wire \a[13]~input_o ;
wire \a[12]~input_o ;
wire \FIRST:12:PET1|cout~0_combout ;
wire \FIRST:13:PET1|s~combout ;
wire \FIRST:13:PET1|cout~0_combout ;
wire \b[14]~input_o ;
wire \FIRST:14:PET1|s~combout ;
wire \b[15]~input_o ;
wire \REG1|Qreg[15]~feeder_combout ;
wire \FIRST:15:PET1|s~0_combout ;
wire \FIRST:15:PET1|s~combout ;
wire \a[16]~input_o ;
wire \FIRST:15:PET1|cout~0_combout ;
wire \FIRST:15:PET1|cout~1_combout ;
wire \FIRST:15:PET1|cout~2_combout ;
wire \FIRST:16:PET1|s~combout ;
wire \FIRST:16:PET1|cout~0_combout ;
wire \b[17]~input_o ;
wire \a[17]~input_o ;
wire \REG0|Qreg[17]~feeder_combout ;
wire \FIRST:17:PET1|s~combout ;
wire \FIRST:18:PET1|s~combout ;
wire \b[18]~input_o ;
wire \a[18]~input_o ;
wire \FIRST:18:PET1|cout~0_combout ;
wire \b[19]~input_o ;
wire \REG1|Qreg[19]~feeder_combout ;
wire \FIRST:18:PET1|cout~2_combout ;
wire \FIRST:19:PET1|s~combout ;
wire \a[19]~input_o ;
wire \FIRST:19:PET1|cout~0_combout ;
wire \b[20]~input_o ;
wire \a[20]~input_o ;
wire \REG0|Qreg[20]~feeder_combout ;
wire \FIRST:20:PET1|s~combout ;
wire \FIRST:21:PET1|s~combout ;
wire \b[22]~input_o ;
wire \REG1|Qreg[22]~feeder_combout ;
wire \a[22]~input_o ;
wire \FIRST:21:PET1|cout~2_combout ;
wire \FIRST:22:PET1|s~combout ;
wire \a[23]~input_o ;
wire \REG0|Qreg[23]~feeder_combout ;
wire \FIRST:22:PET1|cout~0_combout ;
wire \FIRST:23:PET1|s~combout ;
wire \b[24]~input_o ;
wire \a[24]~input_o ;
wire \FIRST:24:PET1|s~0_combout ;
wire \FIRST:24:PET1|s~combout ;
wire \b[25]~input_o ;
wire \FIRST:24:PET1|cout~1_combout ;
wire \FIRST:24:PET1|cout~2_combout ;
wire \a[25]~input_o ;
wire \FIRST:25:PET1|s~combout ;
wire \a[26]~input_o ;
wire \b[26]~input_o ;
wire \FIRST:25:PET1|cout~0_combout ;
wire \FIRST:26:PET1|s~combout ;
wire \b[27]~input_o ;
wire \REG1|Qreg[27]~feeder_combout ;
wire \a[27]~input_o ;
wire \REG0|Qreg[27]~feeder_combout ;
wire \FIRST:27:PET1|s~0_combout ;
wire \FIRST:27:PET1|s~combout ;
wire \b[28]~input_o ;
wire \REG1|Qreg[28]~feeder_combout ;
wire \a[28]~input_o ;
wire \FIRST:27:PET1|cout~2_combout ;
wire \FIRST:28:PET1|s~combout ;
wire \a[29]~input_o ;
wire \b[29]~input_o ;
wire \FIRST:28:PET1|cout~0_combout ;
wire \FIRST:29:PET1|s~combout ;
wire \FIRST:30:PET1|s~combout ;
wire \b[30]~input_o ;
wire \a[30]~input_o ;
wire \REG0|Qreg[30]~feeder_combout ;
wire \FIRST:30:PET1|cout~0_combout ;
wire \b[31]~input_o ;
wire \FIRST:30:PET1|cout~2_combout ;
wire \FIRST:31:PET1|s~combout ;
wire \a[31]~input_o ;
wire \FIRST:31:PET1|cout~0_combout ;
wire [31:0] \REG0|Qreg ;
wire [31:0] \REG1|Qreg ;
wire [31:0] \REG2|Qreg ;


// Location: LCCOMB_X41_Y33_N14
cycloneiv_lcell_comb \FIRST:30:PET1|cout~1 (
// Equation(s):
// \FIRST:30:PET1|cout~1_combout  = (\REG1|Qreg [30]) # (\REG0|Qreg [30])

	.dataa(gnd),
	.datab(\REG1|Qreg [30]),
	.datac(gnd),
	.datad(\REG0|Qreg [30]),
	.cin(gnd),
	.combout(\FIRST:30:PET1|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:30:PET1|cout~1 .lut_mask = 16'hFFCC;
defparam \FIRST:30:PET1|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N12
cycloneiv_lcell_comb \FIRST:27:PET1|cout~0 (
// Equation(s):
// \FIRST:27:PET1|cout~0_combout  = (\REG1|Qreg [27] & \REG0|Qreg [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG1|Qreg [27]),
	.datad(\REG0|Qreg [27]),
	.cin(gnd),
	.combout(\FIRST:27:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:27:PET1|cout~0 .lut_mask = 16'hF000;
defparam \FIRST:27:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N10
cycloneiv_lcell_comb \FIRST:27:PET1|cout~1 (
// Equation(s):
// \FIRST:27:PET1|cout~1_combout  = (\REG1|Qreg [27]) # (\REG0|Qreg [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG1|Qreg [27]),
	.datad(\REG0|Qreg [27]),
	.cin(gnd),
	.combout(\FIRST:27:PET1|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:27:PET1|cout~1 .lut_mask = 16'hFFF0;
defparam \FIRST:27:PET1|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N30
cycloneiv_lcell_comb \FIRST:24:PET1|cout~0 (
// Equation(s):
// \FIRST:24:PET1|cout~0_combout  = (\REG1|Qreg [24] & \REG0|Qreg [24])

	.dataa(gnd),
	.datab(\REG1|Qreg [24]),
	.datac(gnd),
	.datad(\REG0|Qreg [24]),
	.cin(gnd),
	.combout(\FIRST:24:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:24:PET1|cout~0 .lut_mask = 16'hCC00;
defparam \FIRST:24:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N17
dffeas \REG1|Qreg[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG1|Qreg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[23] .is_wysiwyg = "true";
defparam \REG1|Qreg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N1
dffeas \REG0|Qreg[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[21] .is_wysiwyg = "true";
defparam \REG0|Qreg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N11
dffeas \REG1|Qreg[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG1|Qreg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[21] .is_wysiwyg = "true";
defparam \REG1|Qreg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N20
cycloneiv_lcell_comb \FIRST:21:PET1|cout~0 (
// Equation(s):
// \FIRST:21:PET1|cout~0_combout  = (\REG1|Qreg [21] & \REG0|Qreg [21])

	.dataa(\REG1|Qreg [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG0|Qreg [21]),
	.cin(gnd),
	.combout(\FIRST:21:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:21:PET1|cout~0 .lut_mask = 16'hAA00;
defparam \FIRST:21:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N26
cycloneiv_lcell_comb \FIRST:21:PET1|cout~1 (
// Equation(s):
// \FIRST:21:PET1|cout~1_combout  = (\REG0|Qreg [21]) # (\REG1|Qreg [21])

	.dataa(gnd),
	.datab(\REG0|Qreg [21]),
	.datac(gnd),
	.datad(\REG1|Qreg [21]),
	.cin(gnd),
	.combout(\FIRST:21:PET1|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:21:PET1|cout~1 .lut_mask = 16'hFFCC;
defparam \FIRST:21:PET1|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N18
cycloneiv_lcell_comb \FIRST:18:PET1|cout~1 (
// Equation(s):
// \FIRST:18:PET1|cout~1_combout  = (\REG0|Qreg [18]) # (\REG1|Qreg [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG0|Qreg [18]),
	.datad(\REG1|Qreg [18]),
	.cin(gnd),
	.combout(\FIRST:18:PET1|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:18:PET1|cout~1 .lut_mask = 16'hFFF0;
defparam \FIRST:18:PET1|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N1
dffeas \REG1|Qreg[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[16] .is_wysiwyg = "true";
defparam \REG1|Qreg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N31
dffeas \REG0|Qreg[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[15] .is_wysiwyg = "true";
defparam \REG0|Qreg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N27
dffeas \REG0|Qreg[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG0|Qreg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[14] .is_wysiwyg = "true";
defparam \REG0|Qreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N26
cycloneiv_lcell_comb \FIRST:3:PET1|cout~1 (
// Equation(s):
// \FIRST:3:PET1|cout~1_combout  = (\REG1|Qreg [3]) # (\REG0|Qreg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG1|Qreg [3]),
	.datad(\REG0|Qreg [3]),
	.cin(gnd),
	.combout(\FIRST:3:PET1|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:3:PET1|cout~1 .lut_mask = 16'hFFF0;
defparam \FIRST:3:PET1|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N8
cycloneiv_lcell_comb \FIRST:3:PET1|s~0 (
// Equation(s):
// \FIRST:3:PET1|s~0_combout  = \REG1|Qreg [3] $ (\REG0|Qreg [3])

	.dataa(gnd),
	.datab(\REG1|Qreg [3]),
	.datac(gnd),
	.datad(\REG0|Qreg [3]),
	.cin(gnd),
	.combout(\FIRST:3:PET1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:3:PET1|s~0 .lut_mask = 16'h33CC;
defparam \FIRST:3:PET1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
cycloneiv_lcell_comb \FIRST:11:PET1|s~0 (
// Equation(s):
// \FIRST:11:PET1|s~0_combout  = \REG0|Qreg [11] $ (\REG1|Qreg [11])

	.dataa(gnd),
	.datab(\REG0|Qreg [11]),
	.datac(gnd),
	.datad(\REG1|Qreg [11]),
	.cin(gnd),
	.combout(\FIRST:11:PET1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:11:PET1|s~0 .lut_mask = 16'h33CC;
defparam \FIRST:11:PET1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N8
cycloneiv_lcell_comb \FIRST:18:PET1|s~0 (
// Equation(s):
// \FIRST:18:PET1|s~0_combout  = \REG0|Qreg [18] $ (\REG1|Qreg [18])

	.dataa(gnd),
	.datab(\REG0|Qreg [18]),
	.datac(gnd),
	.datad(\REG1|Qreg [18]),
	.cin(gnd),
	.combout(\FIRST:18:PET1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:18:PET1|s~0 .lut_mask = 16'h33CC;
defparam \FIRST:18:PET1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N22
cycloneiv_lcell_comb \FIRST:21:PET1|s~0 (
// Equation(s):
// \FIRST:21:PET1|s~0_combout  = \REG0|Qreg [21] $ (\REG1|Qreg [21])

	.dataa(gnd),
	.datab(\REG0|Qreg [21]),
	.datac(gnd),
	.datad(\REG1|Qreg [21]),
	.cin(gnd),
	.combout(\FIRST:21:PET1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:21:PET1|s~0 .lut_mask = 16'h33CC;
defparam \FIRST:21:PET1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N22
cycloneiv_lcell_comb \FIRST:30:PET1|s~0 (
// Equation(s):
// \FIRST:30:PET1|s~0_combout  = \REG1|Qreg [30] $ (\REG0|Qreg [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG1|Qreg [30]),
	.datad(\REG0|Qreg [30]),
	.cin(gnd),
	.combout(\FIRST:30:PET1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:30:PET1|s~0 .lut_mask = 16'h0FF0;
defparam \FIRST:30:PET1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y30_N1
cycloneiv_io_ibuf \b[23]~input (
	.i(b[23]),
	.ibar(gnd),
	.o(\b[23]~input_o ));
// synopsys translate_off
defparam \b[23]~input .bus_hold = "false";
defparam \b[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y41_N1
cycloneiv_io_ibuf \a[21]~input (
	.i(a[21]),
	.ibar(gnd),
	.o(\a[21]~input_o ));
// synopsys translate_off
defparam \a[21]~input .bus_hold = "false";
defparam \a[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N15
cycloneiv_io_ibuf \b[21]~input (
	.i(b[21]),
	.ibar(gnd),
	.o(\b[21]~input_o ));
// synopsys translate_off
defparam \b[21]~input .bus_hold = "false";
defparam \b[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N1
cycloneiv_io_ibuf \b[16]~input (
	.i(b[16]),
	.ibar(gnd),
	.o(\b[16]~input_o ));
// synopsys translate_off
defparam \b[16]~input .bus_hold = "false";
defparam \b[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N15
cycloneiv_io_ibuf \a[15]~input (
	.i(a[15]),
	.ibar(gnd),
	.o(\a[15]~input_o ));
// synopsys translate_off
defparam \a[15]~input .bus_hold = "false";
defparam \a[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N8
cycloneiv_io_ibuf \a[14]~input (
	.i(a[14]),
	.ibar(gnd),
	.o(\a[14]~input_o ));
// synopsys translate_off
defparam \a[14]~input .bus_hold = "false";
defparam \a[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneiv_lcell_comb \REG1|Qreg[23]~feeder (
// Equation(s):
// \REG1|Qreg[23]~feeder_combout  = \b[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b[23]~input_o ),
	.cin(gnd),
	.combout(\REG1|Qreg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Qreg[23]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Qreg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N10
cycloneiv_lcell_comb \REG1|Qreg[21]~feeder (
// Equation(s):
// \REG1|Qreg[21]~feeder_combout  = \b[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b[21]~input_o ),
	.cin(gnd),
	.combout(\REG1|Qreg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Qreg[21]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Qreg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N26
cycloneiv_lcell_comb \REG0|Qreg[14]~feeder (
// Equation(s):
// \REG0|Qreg[14]~feeder_combout  = \a[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\a[14]~input_o ),
	.cin(gnd),
	.combout(\REG0|Qreg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG0|Qreg[14]~feeder .lut_mask = 16'hFF00;
defparam \REG0|Qreg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N23
cycloneiv_io_obuf \s[0]~output (
	.i(\REG2|Qreg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[0]~output .bus_hold = "false";
defparam \s[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N16
cycloneiv_io_obuf \s[1]~output (
	.i(\REG2|Qreg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[1]~output .bus_hold = "false";
defparam \s[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N2
cycloneiv_io_obuf \s[2]~output (
	.i(\REG2|Qreg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[2]~output .bus_hold = "false";
defparam \s[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N9
cycloneiv_io_obuf \s[3]~output (
	.i(\REG2|Qreg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[3]~output .bus_hold = "false";
defparam \s[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N9
cycloneiv_io_obuf \s[4]~output (
	.i(\REG2|Qreg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[4]~output .bus_hold = "false";
defparam \s[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N23
cycloneiv_io_obuf \s[5]~output (
	.i(\REG2|Qreg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[5]~output .bus_hold = "false";
defparam \s[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N2
cycloneiv_io_obuf \s[6]~output (
	.i(\REG2|Qreg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[6]~output .bus_hold = "false";
defparam \s[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N2
cycloneiv_io_obuf \s[7]~output (
	.i(\REG2|Qreg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[7]~output .bus_hold = "false";
defparam \s[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y11_N9
cycloneiv_io_obuf \s[8]~output (
	.i(\REG2|Qreg [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[8]~output .bus_hold = "false";
defparam \s[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y10_N2
cycloneiv_io_obuf \s[9]~output (
	.i(\REG2|Qreg [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[9]~output .bus_hold = "false";
defparam \s[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N9
cycloneiv_io_obuf \s[10]~output (
	.i(\REG2|Qreg [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[10]~output .bus_hold = "false";
defparam \s[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N2
cycloneiv_io_obuf \s[11]~output (
	.i(\REG2|Qreg [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[11]~output .bus_hold = "false";
defparam \s[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N9
cycloneiv_io_obuf \s[12]~output (
	.i(\REG2|Qreg [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[12]~output .bus_hold = "false";
defparam \s[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y10_N9
cycloneiv_io_obuf \s[13]~output (
	.i(\REG2|Qreg [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[13]~output .bus_hold = "false";
defparam \s[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneiv_io_obuf \s[14]~output (
	.i(\REG2|Qreg [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[14]~output .bus_hold = "false";
defparam \s[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N9
cycloneiv_io_obuf \s[15]~output (
	.i(\REG2|Qreg [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[15]~output .bus_hold = "false";
defparam \s[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \s[16]~output (
	.i(\REG2|Qreg [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[16]~output .bus_hold = "false";
defparam \s[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N2
cycloneiv_io_obuf \s[17]~output (
	.i(\REG2|Qreg [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[17]~output .bus_hold = "false";
defparam \s[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N9
cycloneiv_io_obuf \s[18]~output (
	.i(\REG2|Qreg [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[18]~output .bus_hold = "false";
defparam \s[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneiv_io_obuf \s[19]~output (
	.i(\REG2|Qreg [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[19]~output .bus_hold = "false";
defparam \s[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N9
cycloneiv_io_obuf \s[20]~output (
	.i(\REG2|Qreg [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[20]~output .bus_hold = "false";
defparam \s[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N2
cycloneiv_io_obuf \s[21]~output (
	.i(\REG2|Qreg [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[21]~output .bus_hold = "false";
defparam \s[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y41_N9
cycloneiv_io_obuf \s[22]~output (
	.i(\REG2|Qreg [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[22]~output .bus_hold = "false";
defparam \s[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N2
cycloneiv_io_obuf \s[23]~output (
	.i(\REG2|Qreg [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[23]~output .bus_hold = "false";
defparam \s[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N9
cycloneiv_io_obuf \s[24]~output (
	.i(\REG2|Qreg [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[24]~output .bus_hold = "false";
defparam \s[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N2
cycloneiv_io_obuf \s[25]~output (
	.i(\REG2|Qreg [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[25]~output .bus_hold = "false";
defparam \s[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N9
cycloneiv_io_obuf \s[26]~output (
	.i(\REG2|Qreg [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[26]~output .bus_hold = "false";
defparam \s[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y41_N2
cycloneiv_io_obuf \s[27]~output (
	.i(\REG2|Qreg [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[27]~output .bus_hold = "false";
defparam \s[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N9
cycloneiv_io_obuf \s[28]~output (
	.i(\REG2|Qreg [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[28]~output .bus_hold = "false";
defparam \s[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N2
cycloneiv_io_obuf \s[29]~output (
	.i(\REG2|Qreg [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[29]~output .bus_hold = "false";
defparam \s[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N9
cycloneiv_io_obuf \s[30]~output (
	.i(\REG2|Qreg [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[30]~output .bus_hold = "false";
defparam \s[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneiv_io_obuf \s[31]~output (
	.i(\REG2|Qreg [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \s[31]~output .bus_hold = "false";
defparam \s[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N9
cycloneiv_io_obuf \cout~output (
	.i(\FIRST:31:PET1|cout~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cout~output_o ),
	.obar());
// synopsys translate_off
defparam \cout~output .bus_hold = "false";
defparam \cout~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X23_Y41_N1
cycloneiv_io_ibuf \a[0]~input (
	.i(a[0]),
	.ibar(gnd),
	.o(\a[0]~input_o ));
// synopsys translate_off
defparam \a[0]~input .bus_hold = "false";
defparam \a[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
cycloneiv_lcell_comb \REG0|Qreg[0]~feeder (
// Equation(s):
// \REG0|Qreg[0]~feeder_combout  = \a[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\a[0]~input_o ),
	.cin(gnd),
	.combout(\REG0|Qreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG0|Qreg[0]~feeder .lut_mask = 16'hFF00;
defparam \REG0|Qreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N25
dffeas \REG0|Qreg[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG0|Qreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[0] .is_wysiwyg = "true";
defparam \REG0|Qreg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y18_N1
cycloneiv_io_ibuf \b[0]~input (
	.i(b[0]),
	.ibar(gnd),
	.o(\b[0]~input_o ));
// synopsys translate_off
defparam \b[0]~input .bus_hold = "false";
defparam \b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y33_N15
dffeas \REG1|Qreg[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[0] .is_wysiwyg = "true";
defparam \REG1|Qreg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneiv_io_ibuf \ci~input (
	.i(ci),
	.ibar(gnd),
	.o(\ci~input_o ));
// synopsys translate_off
defparam \ci~input .bus_hold = "false";
defparam \ci~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N4
cycloneiv_lcell_comb \PET0|s~0 (
// Equation(s):
// \PET0|s~0_combout  = \REG0|Qreg [0] $ (\REG1|Qreg [0] $ (\ci~input_o ))

	.dataa(gnd),
	.datab(\REG0|Qreg [0]),
	.datac(\REG1|Qreg [0]),
	.datad(\ci~input_o ),
	.cin(gnd),
	.combout(\PET0|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \PET0|s~0 .lut_mask = 16'hC33C;
defparam \PET0|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N5
dffeas \REG2|Qreg[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PET0|s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[0] .is_wysiwyg = "true";
defparam \REG2|Qreg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y27_N1
cycloneiv_io_ibuf \a[1]~input (
	.i(a[1]),
	.ibar(gnd),
	.o(\a[1]~input_o ));
// synopsys translate_off
defparam \a[1]~input .bus_hold = "false";
defparam \a[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y33_N9
dffeas \REG0|Qreg[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[1] .is_wysiwyg = "true";
defparam \REG0|Qreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N14
cycloneiv_lcell_comb \PET0|cout~0 (
// Equation(s):
// \PET0|cout~0_combout  = (\ci~input_o  & ((\REG1|Qreg [0]) # (\REG0|Qreg [0]))) # (!\ci~input_o  & (\REG1|Qreg [0] & \REG0|Qreg [0]))

	.dataa(\ci~input_o ),
	.datab(gnd),
	.datac(\REG1|Qreg [0]),
	.datad(\REG0|Qreg [0]),
	.cin(gnd),
	.combout(\PET0|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \PET0|cout~0 .lut_mask = 16'hFAA0;
defparam \PET0|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N12
cycloneiv_lcell_comb \FIRST:1:PET1|s (
// Equation(s):
// \FIRST:1:PET1|s~combout  = \REG1|Qreg [1] $ (\REG0|Qreg [1] $ (\PET0|cout~0_combout ))

	.dataa(\REG1|Qreg [1]),
	.datab(gnd),
	.datac(\REG0|Qreg [1]),
	.datad(\PET0|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:1:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:1:PET1|s .lut_mask = 16'hA55A;
defparam \FIRST:1:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N13
dffeas \REG2|Qreg[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:1:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[1] .is_wysiwyg = "true";
defparam \REG2|Qreg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N1
cycloneiv_io_ibuf \a[2]~input (
	.i(a[2]),
	.ibar(gnd),
	.o(\a[2]~input_o ));
// synopsys translate_off
defparam \a[2]~input .bus_hold = "false";
defparam \a[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y33_N5
dffeas \REG0|Qreg[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[2] .is_wysiwyg = "true";
defparam \REG0|Qreg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y41_N8
cycloneiv_io_ibuf \b[2]~input (
	.i(b[2]),
	.ibar(gnd),
	.o(\b[2]~input_o ));
// synopsys translate_off
defparam \b[2]~input .bus_hold = "false";
defparam \b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y33_N23
dffeas \REG1|Qreg[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[2] .is_wysiwyg = "true";
defparam \REG1|Qreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N26
cycloneiv_lcell_comb \FIRST:2:PET1|s (
// Equation(s):
// \FIRST:2:PET1|s~combout  = \FIRST:1:PET1|cout~0_combout  $ (\REG0|Qreg [2] $ (\REG1|Qreg [2]))

	.dataa(\FIRST:1:PET1|cout~0_combout ),
	.datab(gnd),
	.datac(\REG0|Qreg [2]),
	.datad(\REG1|Qreg [2]),
	.cin(gnd),
	.combout(\FIRST:2:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:2:PET1|s .lut_mask = 16'hA55A;
defparam \FIRST:2:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N27
dffeas \REG2|Qreg[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:2:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[2] .is_wysiwyg = "true";
defparam \REG2|Qreg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y19_N8
cycloneiv_io_ibuf \b[1]~input (
	.i(b[1]),
	.ibar(gnd),
	.o(\b[1]~input_o ));
// synopsys translate_off
defparam \b[1]~input .bus_hold = "false";
defparam \b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y33_N3
dffeas \REG1|Qreg[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[1] .is_wysiwyg = "true";
defparam \REG1|Qreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N2
cycloneiv_lcell_comb \FIRST:1:PET1|cout~0 (
// Equation(s):
// \FIRST:1:PET1|cout~0_combout  = (\REG0|Qreg [1] & ((\REG1|Qreg [1]) # (\PET0|cout~0_combout ))) # (!\REG0|Qreg [1] & (\REG1|Qreg [1] & \PET0|cout~0_combout ))

	.dataa(gnd),
	.datab(\REG0|Qreg [1]),
	.datac(\REG1|Qreg [1]),
	.datad(\PET0|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:1:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:1:PET1|cout~0 .lut_mask = 16'hFCC0;
defparam \FIRST:1:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N16
cycloneiv_lcell_comb \FIRST:3:PET1|s (
// Equation(s):
// \FIRST:3:PET1|s~combout  = \FIRST:3:PET1|s~0_combout  $ (((\REG0|Qreg [2] & ((\FIRST:1:PET1|cout~0_combout ) # (\REG1|Qreg [2]))) # (!\REG0|Qreg [2] & (\FIRST:1:PET1|cout~0_combout  & \REG1|Qreg [2]))))

	.dataa(\FIRST:3:PET1|s~0_combout ),
	.datab(\REG0|Qreg [2]),
	.datac(\FIRST:1:PET1|cout~0_combout ),
	.datad(\REG1|Qreg [2]),
	.cin(gnd),
	.combout(\FIRST:3:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:3:PET1|s .lut_mask = 16'h566A;
defparam \FIRST:3:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N17
dffeas \REG2|Qreg[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:3:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[3] .is_wysiwyg = "true";
defparam \REG2|Qreg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N8
cycloneiv_io_ibuf \a[4]~input (
	.i(a[4]),
	.ibar(gnd),
	.o(\a[4]~input_o ));
// synopsys translate_off
defparam \a[4]~input .bus_hold = "false";
defparam \a[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y33_N19
dffeas \REG0|Qreg[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[4] .is_wysiwyg = "true";
defparam \REG0|Qreg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y27_N8
cycloneiv_io_ibuf \b[4]~input (
	.i(b[4]),
	.ibar(gnd),
	.o(\b[4]~input_o ));
// synopsys translate_off
defparam \b[4]~input .bus_hold = "false";
defparam \b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N22
cycloneiv_lcell_comb \REG1|Qreg[4]~feeder (
// Equation(s):
// \REG1|Qreg[4]~feeder_combout  = \b[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b[4]~input_o ),
	.cin(gnd),
	.combout(\REG1|Qreg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Qreg[4]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Qreg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N23
dffeas \REG1|Qreg[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG1|Qreg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[4] .is_wysiwyg = "true";
defparam \REG1|Qreg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y41_N8
cycloneiv_io_ibuf \a[3]~input (
	.i(a[3]),
	.ibar(gnd),
	.o(\a[3]~input_o ));
// synopsys translate_off
defparam \a[3]~input .bus_hold = "false";
defparam \a[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y33_N17
dffeas \REG0|Qreg[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[3] .is_wysiwyg = "true";
defparam \REG0|Qreg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y41_N1
cycloneiv_io_ibuf \b[3]~input (
	.i(b[3]),
	.ibar(gnd),
	.o(\b[3]~input_o ));
// synopsys translate_off
defparam \b[3]~input .bus_hold = "false";
defparam \b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y33_N27
dffeas \REG1|Qreg[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[3] .is_wysiwyg = "true";
defparam \REG1|Qreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
cycloneiv_lcell_comb \FIRST:3:PET1|cout~0 (
// Equation(s):
// \FIRST:3:PET1|cout~0_combout  = (\REG0|Qreg [3] & \REG1|Qreg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG0|Qreg [3]),
	.datad(\REG1|Qreg [3]),
	.cin(gnd),
	.combout(\FIRST:3:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:3:PET1|cout~0 .lut_mask = 16'hF000;
defparam \FIRST:3:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N30
cycloneiv_lcell_comb \FIRST:4:PET1|s (
// Equation(s):
// \FIRST:4:PET1|s~combout  = \REG0|Qreg [4] $ (\REG1|Qreg [4] $ (((\FIRST:3:PET1|cout~2_combout ) # (\FIRST:3:PET1|cout~0_combout ))))

	.dataa(\FIRST:3:PET1|cout~2_combout ),
	.datab(\REG0|Qreg [4]),
	.datac(\REG1|Qreg [4]),
	.datad(\FIRST:3:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:4:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:4:PET1|s .lut_mask = 16'hC396;
defparam \FIRST:4:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N31
dffeas \REG2|Qreg[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:4:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[4] .is_wysiwyg = "true";
defparam \REG2|Qreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
cycloneiv_lcell_comb \FIRST:3:PET1|cout~2 (
// Equation(s):
// \FIRST:3:PET1|cout~2_combout  = (\FIRST:3:PET1|cout~1_combout  & ((\REG0|Qreg [2] & ((\REG1|Qreg [2]) # (\FIRST:1:PET1|cout~0_combout ))) # (!\REG0|Qreg [2] & (\REG1|Qreg [2] & \FIRST:1:PET1|cout~0_combout ))))

	.dataa(\FIRST:3:PET1|cout~1_combout ),
	.datab(\REG0|Qreg [2]),
	.datac(\REG1|Qreg [2]),
	.datad(\FIRST:1:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:3:PET1|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:3:PET1|cout~2 .lut_mask = 16'hA880;
defparam \FIRST:3:PET1|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
cycloneiv_lcell_comb \FIRST:4:PET1|cout~0 (
// Equation(s):
// \FIRST:4:PET1|cout~0_combout  = (\REG1|Qreg [4] & ((\FIRST:3:PET1|cout~0_combout ) # ((\REG0|Qreg [4]) # (\FIRST:3:PET1|cout~2_combout )))) # (!\REG1|Qreg [4] & (\REG0|Qreg [4] & ((\FIRST:3:PET1|cout~0_combout ) # (\FIRST:3:PET1|cout~2_combout ))))

	.dataa(\FIRST:3:PET1|cout~0_combout ),
	.datab(\REG1|Qreg [4]),
	.datac(\REG0|Qreg [4]),
	.datad(\FIRST:3:PET1|cout~2_combout ),
	.cin(gnd),
	.combout(\FIRST:4:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:4:PET1|cout~0 .lut_mask = 16'hFCE8;
defparam \FIRST:4:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y41_N1
cycloneiv_io_ibuf \a[5]~input (
	.i(a[5]),
	.ibar(gnd),
	.o(\a[5]~input_o ));
// synopsys translate_off
defparam \a[5]~input .bus_hold = "false";
defparam \a[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y33_N13
dffeas \REG0|Qreg[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[5] .is_wysiwyg = "true";
defparam \REG0|Qreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N4
cycloneiv_lcell_comb \FIRST:5:PET1|s (
// Equation(s):
// \FIRST:5:PET1|s~combout  = \REG1|Qreg [5] $ (\FIRST:4:PET1|cout~0_combout  $ (\REG0|Qreg [5]))

	.dataa(\REG1|Qreg [5]),
	.datab(gnd),
	.datac(\FIRST:4:PET1|cout~0_combout ),
	.datad(\REG0|Qreg [5]),
	.cin(gnd),
	.combout(\FIRST:5:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:5:PET1|s .lut_mask = 16'hA55A;
defparam \FIRST:5:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N5
dffeas \REG2|Qreg[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:5:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[5] .is_wysiwyg = "true";
defparam \REG2|Qreg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y28_N1
cycloneiv_io_ibuf \b[6]~input (
	.i(b[6]),
	.ibar(gnd),
	.o(\b[6]~input_o ));
// synopsys translate_off
defparam \b[6]~input .bus_hold = "false";
defparam \b[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N18
cycloneiv_lcell_comb \REG1|Qreg[6]~feeder (
// Equation(s):
// \REG1|Qreg[6]~feeder_combout  = \b[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b[6]~input_o ),
	.cin(gnd),
	.combout(\REG1|Qreg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Qreg[6]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Qreg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N19
dffeas \REG1|Qreg[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG1|Qreg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[6] .is_wysiwyg = "true";
defparam \REG1|Qreg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y41_N8
cycloneiv_io_ibuf \b[5]~input (
	.i(b[5]),
	.ibar(gnd),
	.o(\b[5]~input_o ));
// synopsys translate_off
defparam \b[5]~input .bus_hold = "false";
defparam \b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N24
cycloneiv_lcell_comb \REG1|Qreg[5]~feeder (
// Equation(s):
// \REG1|Qreg[5]~feeder_combout  = \b[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b[5]~input_o ),
	.cin(gnd),
	.combout(\REG1|Qreg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Qreg[5]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Qreg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N25
dffeas \REG1|Qreg[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG1|Qreg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[5] .is_wysiwyg = "true";
defparam \REG1|Qreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N12
cycloneiv_lcell_comb \FIRST:5:PET1|cout~0 (
// Equation(s):
// \FIRST:5:PET1|cout~0_combout  = (\REG1|Qreg [5] & ((\REG0|Qreg [5]) # (\FIRST:4:PET1|cout~0_combout ))) # (!\REG1|Qreg [5] & (\REG0|Qreg [5] & \FIRST:4:PET1|cout~0_combout ))

	.dataa(gnd),
	.datab(\REG1|Qreg [5]),
	.datac(\REG0|Qreg [5]),
	.datad(\FIRST:4:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:5:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:5:PET1|cout~0 .lut_mask = 16'hFCC0;
defparam \FIRST:5:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N0
cycloneiv_lcell_comb \FIRST:6:PET1|s (
// Equation(s):
// \FIRST:6:PET1|s~combout  = \REG0|Qreg [6] $ (\REG1|Qreg [6] $ (\FIRST:5:PET1|cout~0_combout ))

	.dataa(\REG0|Qreg [6]),
	.datab(\REG1|Qreg [6]),
	.datac(gnd),
	.datad(\FIRST:5:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:6:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:6:PET1|s .lut_mask = 16'h9966;
defparam \FIRST:6:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
cycloneiv_lcell_comb \REG2|Qreg[6]~feeder (
// Equation(s):
// \REG2|Qreg[6]~feeder_combout  = \FIRST:6:PET1|s~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIRST:6:PET1|s~combout ),
	.cin(gnd),
	.combout(\REG2|Qreg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG2|Qreg[6]~feeder .lut_mask = 16'hFF00;
defparam \REG2|Qreg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N13
dffeas \REG2|Qreg[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG2|Qreg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[6] .is_wysiwyg = "true";
defparam \REG2|Qreg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N8
cycloneiv_io_ibuf \a[7]~input (
	.i(a[7]),
	.ibar(gnd),
	.o(\a[7]~input_o ));
// synopsys translate_off
defparam \a[7]~input .bus_hold = "false";
defparam \a[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y33_N21
dffeas \REG0|Qreg[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[7] .is_wysiwyg = "true";
defparam \REG0|Qreg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y31_N8
cycloneiv_io_ibuf \a[6]~input (
	.i(a[6]),
	.ibar(gnd),
	.o(\a[6]~input_o ));
// synopsys translate_off
defparam \a[6]~input .bus_hold = "false";
defparam \a[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y33_N11
dffeas \REG0|Qreg[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[6] .is_wysiwyg = "true";
defparam \REG0|Qreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N10
cycloneiv_lcell_comb \FIRST:8:PET1|cout~1 (
// Equation(s):
// \FIRST:8:PET1|cout~1_combout  = (\REG1|Qreg [6] & ((\REG0|Qreg [6]) # (\FIRST:5:PET1|cout~0_combout ))) # (!\REG1|Qreg [6] & (\REG0|Qreg [6] & \FIRST:5:PET1|cout~0_combout ))

	.dataa(gnd),
	.datab(\REG1|Qreg [6]),
	.datac(\REG0|Qreg [6]),
	.datad(\FIRST:5:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:8:PET1|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:8:PET1|cout~1 .lut_mask = 16'hFCC0;
defparam \FIRST:8:PET1|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
cycloneiv_lcell_comb \FIRST:7:PET1|s (
// Equation(s):
// \FIRST:7:PET1|s~combout  = \REG1|Qreg [7] $ (\REG0|Qreg [7] $ (\FIRST:8:PET1|cout~1_combout ))

	.dataa(\REG1|Qreg [7]),
	.datab(gnd),
	.datac(\REG0|Qreg [7]),
	.datad(\FIRST:8:PET1|cout~1_combout ),
	.cin(gnd),
	.combout(\FIRST:7:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:7:PET1|s .lut_mask = 16'hA55A;
defparam \FIRST:7:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N31
dffeas \REG2|Qreg[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:7:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[7] .is_wysiwyg = "true";
defparam \REG2|Qreg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y23_N1
cycloneiv_io_ibuf \b[8]~input (
	.i(b[8]),
	.ibar(gnd),
	.o(\b[8]~input_o ));
// synopsys translate_off
defparam \b[8]~input .bus_hold = "false";
defparam \b[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y33_N7
dffeas \REG1|Qreg[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[8] .is_wysiwyg = "true";
defparam \REG1|Qreg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y19_N1
cycloneiv_io_ibuf \a[8]~input (
	.i(a[8]),
	.ibar(gnd),
	.o(\a[8]~input_o ));
// synopsys translate_off
defparam \a[8]~input .bus_hold = "false";
defparam \a[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y33_N31
dffeas \REG0|Qreg[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[8] .is_wysiwyg = "true";
defparam \REG0|Qreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N6
cycloneiv_lcell_comb \FIRST:8:PET1|s~0 (
// Equation(s):
// \FIRST:8:PET1|s~0_combout  = \REG1|Qreg [8] $ (\REG0|Qreg [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG1|Qreg [8]),
	.datad(\REG0|Qreg [8]),
	.cin(gnd),
	.combout(\FIRST:8:PET1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:8:PET1|s~0 .lut_mask = 16'h0FF0;
defparam \FIRST:8:PET1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneiv_lcell_comb \FIRST:8:PET1|s (
// Equation(s):
// \FIRST:8:PET1|s~combout  = \FIRST:8:PET1|s~0_combout  $ (((\REG1|Qreg [7] & ((\REG0|Qreg [7]) # (\FIRST:8:PET1|cout~1_combout ))) # (!\REG1|Qreg [7] & (\REG0|Qreg [7] & \FIRST:8:PET1|cout~1_combout ))))

	.dataa(\REG1|Qreg [7]),
	.datab(\FIRST:8:PET1|s~0_combout ),
	.datac(\REG0|Qreg [7]),
	.datad(\FIRST:8:PET1|cout~1_combout ),
	.cin(gnd),
	.combout(\FIRST:8:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:8:PET1|s .lut_mask = 16'h366C;
defparam \FIRST:8:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N9
dffeas \REG2|Qreg[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:8:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[8] .is_wysiwyg = "true";
defparam \REG2|Qreg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y32_N8
cycloneiv_io_ibuf \b[9]~input (
	.i(b[9]),
	.ibar(gnd),
	.o(\b[9]~input_o ));
// synopsys translate_off
defparam \b[9]~input .bus_hold = "false";
defparam \b[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
cycloneiv_lcell_comb \REG1|Qreg[9]~feeder (
// Equation(s):
// \REG1|Qreg[9]~feeder_combout  = \b[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b[9]~input_o ),
	.cin(gnd),
	.combout(\REG1|Qreg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Qreg[9]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Qreg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N21
dffeas \REG1|Qreg[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG1|Qreg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[9] .is_wysiwyg = "true";
defparam \REG1|Qreg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y41_N1
cycloneiv_io_ibuf \a[9]~input (
	.i(a[9]),
	.ibar(gnd),
	.o(\a[9]~input_o ));
// synopsys translate_off
defparam \a[9]~input .bus_hold = "false";
defparam \a[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y33_N1
dffeas \REG0|Qreg[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[9] .is_wysiwyg = "true";
defparam \REG0|Qreg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y41_N8
cycloneiv_io_ibuf \b[7]~input (
	.i(b[7]),
	.ibar(gnd),
	.o(\b[7]~input_o ));
// synopsys translate_off
defparam \b[7]~input .bus_hold = "false";
defparam \b[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y33_N29
dffeas \REG1|Qreg[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[7] .is_wysiwyg = "true";
defparam \REG1|Qreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
cycloneiv_lcell_comb \FIRST:8:PET1|cout~2 (
// Equation(s):
// \FIRST:8:PET1|cout~2_combout  = (\REG1|Qreg [7] & ((\REG0|Qreg [7]) # (\FIRST:8:PET1|cout~1_combout ))) # (!\REG1|Qreg [7] & (\REG0|Qreg [7] & \FIRST:8:PET1|cout~1_combout ))

	.dataa(gnd),
	.datab(\REG1|Qreg [7]),
	.datac(\REG0|Qreg [7]),
	.datad(\FIRST:8:PET1|cout~1_combout ),
	.cin(gnd),
	.combout(\FIRST:8:PET1|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:8:PET1|cout~2 .lut_mask = 16'hFCC0;
defparam \FIRST:8:PET1|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
cycloneiv_lcell_comb \FIRST:8:PET1|cout~3 (
// Equation(s):
// \FIRST:8:PET1|cout~3_combout  = (\FIRST:8:PET1|cout~2_combout  & ((\REG1|Qreg [8]) # (\REG0|Qreg [8])))

	.dataa(\REG1|Qreg [8]),
	.datab(gnd),
	.datac(\REG0|Qreg [8]),
	.datad(\FIRST:8:PET1|cout~2_combout ),
	.cin(gnd),
	.combout(\FIRST:8:PET1|cout~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:8:PET1|cout~3 .lut_mask = 16'hFA00;
defparam \FIRST:8:PET1|cout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N8
cycloneiv_lcell_comb \FIRST:9:PET1|s (
// Equation(s):
// \FIRST:9:PET1|s~combout  = \REG1|Qreg [9] $ (\REG0|Qreg [9] $ (((\FIRST:8:PET1|cout~0_combout ) # (\FIRST:8:PET1|cout~3_combout ))))

	.dataa(\FIRST:8:PET1|cout~0_combout ),
	.datab(\REG1|Qreg [9]),
	.datac(\REG0|Qreg [9]),
	.datad(\FIRST:8:PET1|cout~3_combout ),
	.cin(gnd),
	.combout(\FIRST:9:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:9:PET1|s .lut_mask = 16'hC396;
defparam \FIRST:9:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N9
dffeas \REG2|Qreg[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:9:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[9] .is_wysiwyg = "true";
defparam \REG2|Qreg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y28_N8
cycloneiv_io_ibuf \a[10]~input (
	.i(a[10]),
	.ibar(gnd),
	.o(\a[10]~input_o ));
// synopsys translate_off
defparam \a[10]~input .bus_hold = "false";
defparam \a[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y33_N3
dffeas \REG0|Qreg[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[10] .is_wysiwyg = "true";
defparam \REG0|Qreg[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N8
cycloneiv_io_ibuf \b[10]~input (
	.i(b[10]),
	.ibar(gnd),
	.o(\b[10]~input_o ));
// synopsys translate_off
defparam \b[10]~input .bus_hold = "false";
defparam \b[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y33_N7
dffeas \REG1|Qreg[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[10] .is_wysiwyg = "true";
defparam \REG1|Qreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N14
cycloneiv_lcell_comb \FIRST:8:PET1|cout~0 (
// Equation(s):
// \FIRST:8:PET1|cout~0_combout  = (\REG0|Qreg [8] & \REG1|Qreg [8])

	.dataa(gnd),
	.datab(\REG0|Qreg [8]),
	.datac(gnd),
	.datad(\REG1|Qreg [8]),
	.cin(gnd),
	.combout(\FIRST:8:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:8:PET1|cout~0 .lut_mask = 16'hCC00;
defparam \FIRST:8:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
cycloneiv_lcell_comb \FIRST:9:PET1|cout~0 (
// Equation(s):
// \FIRST:9:PET1|cout~0_combout  = (\REG1|Qreg [9] & ((\FIRST:8:PET1|cout~0_combout ) # ((\REG0|Qreg [9]) # (\FIRST:8:PET1|cout~3_combout )))) # (!\REG1|Qreg [9] & (\REG0|Qreg [9] & ((\FIRST:8:PET1|cout~0_combout ) # (\FIRST:8:PET1|cout~3_combout ))))

	.dataa(\REG1|Qreg [9]),
	.datab(\FIRST:8:PET1|cout~0_combout ),
	.datac(\REG0|Qreg [9]),
	.datad(\FIRST:8:PET1|cout~3_combout ),
	.cin(gnd),
	.combout(\FIRST:9:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:9:PET1|cout~0 .lut_mask = 16'hFAE8;
defparam \FIRST:9:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneiv_lcell_comb \FIRST:10:PET1|s (
// Equation(s):
// \FIRST:10:PET1|s~combout  = \REG0|Qreg [10] $ (\REG1|Qreg [10] $ (\FIRST:9:PET1|cout~0_combout ))

	.dataa(gnd),
	.datab(\REG0|Qreg [10]),
	.datac(\REG1|Qreg [10]),
	.datad(\FIRST:9:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:10:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:10:PET1|s .lut_mask = 16'hC33C;
defparam \FIRST:10:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N29
dffeas \REG2|Qreg[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:10:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[10] .is_wysiwyg = "true";
defparam \REG2|Qreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
cycloneiv_lcell_comb \FIRST:11:PET1|s (
// Equation(s):
// \FIRST:11:PET1|s~combout  = \FIRST:11:PET1|s~0_combout  $ (((\REG0|Qreg [10] & ((\REG1|Qreg [10]) # (\FIRST:9:PET1|cout~0_combout ))) # (!\REG0|Qreg [10] & (\REG1|Qreg [10] & \FIRST:9:PET1|cout~0_combout ))))

	.dataa(\FIRST:11:PET1|s~0_combout ),
	.datab(\REG0|Qreg [10]),
	.datac(\REG1|Qreg [10]),
	.datad(\FIRST:9:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:11:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:11:PET1|s .lut_mask = 16'h566A;
defparam \FIRST:11:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N31
dffeas \REG2|Qreg[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:11:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[11] .is_wysiwyg = "true";
defparam \REG2|Qreg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y41_N1
cycloneiv_io_ibuf \a[11]~input (
	.i(a[11]),
	.ibar(gnd),
	.o(\a[11]~input_o ));
// synopsys translate_off
defparam \a[11]~input .bus_hold = "false";
defparam \a[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N2
cycloneiv_lcell_comb \REG0|Qreg[11]~feeder (
// Equation(s):
// \REG0|Qreg[11]~feeder_combout  = \a[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\a[11]~input_o ),
	.cin(gnd),
	.combout(\REG0|Qreg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG0|Qreg[11]~feeder .lut_mask = 16'hFF00;
defparam \REG0|Qreg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N3
dffeas \REG0|Qreg[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG0|Qreg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[11] .is_wysiwyg = "true";
defparam \REG0|Qreg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y15_N1
cycloneiv_io_ibuf \b[11]~input (
	.i(b[11]),
	.ibar(gnd),
	.o(\b[11]~input_o ));
// synopsys translate_off
defparam \b[11]~input .bus_hold = "false";
defparam \b[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneiv_lcell_comb \REG1|Qreg[11]~feeder (
// Equation(s):
// \REG1|Qreg[11]~feeder_combout  = \b[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b[11]~input_o ),
	.cin(gnd),
	.combout(\REG1|Qreg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Qreg[11]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Qreg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N25
dffeas \REG1|Qreg[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG1|Qreg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[11] .is_wysiwyg = "true";
defparam \REG1|Qreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
cycloneiv_lcell_comb \FIRST:11:PET1|cout~0 (
// Equation(s):
// \FIRST:11:PET1|cout~0_combout  = (\REG0|Qreg [11] & \REG1|Qreg [11])

	.dataa(gnd),
	.datab(\REG0|Qreg [11]),
	.datac(gnd),
	.datad(\REG1|Qreg [11]),
	.cin(gnd),
	.combout(\FIRST:11:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:11:PET1|cout~0 .lut_mask = 16'hCC00;
defparam \FIRST:11:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N22
cycloneiv_io_ibuf \b[12]~input (
	.i(b[12]),
	.ibar(gnd),
	.o(\b[12]~input_o ));
// synopsys translate_off
defparam \b[12]~input .bus_hold = "false";
defparam \b[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
cycloneiv_lcell_comb \REG1|Qreg[12]~feeder (
// Equation(s):
// \REG1|Qreg[12]~feeder_combout  = \b[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b[12]~input_o ),
	.cin(gnd),
	.combout(\REG1|Qreg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Qreg[12]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Qreg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N15
dffeas \REG1|Qreg[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG1|Qreg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[12] .is_wysiwyg = "true";
defparam \REG1|Qreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
cycloneiv_lcell_comb \FIRST:11:PET1|cout~1 (
// Equation(s):
// \FIRST:11:PET1|cout~1_combout  = (\REG0|Qreg [11]) # (\REG1|Qreg [11])

	.dataa(gnd),
	.datab(\REG0|Qreg [11]),
	.datac(gnd),
	.datad(\REG1|Qreg [11]),
	.cin(gnd),
	.combout(\FIRST:11:PET1|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:11:PET1|cout~1 .lut_mask = 16'hFFCC;
defparam \FIRST:11:PET1|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N6
cycloneiv_lcell_comb \FIRST:11:PET1|cout~2 (
// Equation(s):
// \FIRST:11:PET1|cout~2_combout  = (\FIRST:11:PET1|cout~1_combout  & ((\REG0|Qreg [10] & ((\REG1|Qreg [10]) # (\FIRST:9:PET1|cout~0_combout ))) # (!\REG0|Qreg [10] & (\REG1|Qreg [10] & \FIRST:9:PET1|cout~0_combout ))))

	.dataa(\REG0|Qreg [10]),
	.datab(\FIRST:11:PET1|cout~1_combout ),
	.datac(\REG1|Qreg [10]),
	.datad(\FIRST:9:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:11:PET1|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:11:PET1|cout~2 .lut_mask = 16'hC880;
defparam \FIRST:11:PET1|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N10
cycloneiv_lcell_comb \FIRST:12:PET1|s (
// Equation(s):
// \FIRST:12:PET1|s~combout  = \REG0|Qreg [12] $ (\REG1|Qreg [12] $ (((\FIRST:11:PET1|cout~0_combout ) # (\FIRST:11:PET1|cout~2_combout ))))

	.dataa(\REG0|Qreg [12]),
	.datab(\FIRST:11:PET1|cout~0_combout ),
	.datac(\REG1|Qreg [12]),
	.datad(\FIRST:11:PET1|cout~2_combout ),
	.cin(gnd),
	.combout(\FIRST:12:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:12:PET1|s .lut_mask = 16'hA596;
defparam \FIRST:12:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N11
dffeas \REG2|Qreg[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:12:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[12] .is_wysiwyg = "true";
defparam \REG2|Qreg[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y12_N1
cycloneiv_io_ibuf \b[13]~input (
	.i(b[13]),
	.ibar(gnd),
	.o(\b[13]~input_o ));
// synopsys translate_off
defparam \b[13]~input .bus_hold = "false";
defparam \b[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y33_N1
dffeas \REG1|Qreg[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[13] .is_wysiwyg = "true";
defparam \REG1|Qreg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y11_N1
cycloneiv_io_ibuf \a[13]~input (
	.i(a[13]),
	.ibar(gnd),
	.o(\a[13]~input_o ));
// synopsys translate_off
defparam \a[13]~input .bus_hold = "false";
defparam \a[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y33_N15
dffeas \REG0|Qreg[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[13] .is_wysiwyg = "true";
defparam \REG0|Qreg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y41_N8
cycloneiv_io_ibuf \a[12]~input (
	.i(a[12]),
	.ibar(gnd),
	.o(\a[12]~input_o ));
// synopsys translate_off
defparam \a[12]~input .bus_hold = "false";
defparam \a[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y33_N29
dffeas \REG0|Qreg[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[12] .is_wysiwyg = "true";
defparam \REG0|Qreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N28
cycloneiv_lcell_comb \FIRST:12:PET1|cout~0 (
// Equation(s):
// \FIRST:12:PET1|cout~0_combout  = (\REG1|Qreg [12] & ((\FIRST:11:PET1|cout~0_combout ) # ((\REG0|Qreg [12]) # (\FIRST:11:PET1|cout~2_combout )))) # (!\REG1|Qreg [12] & (\REG0|Qreg [12] & ((\FIRST:11:PET1|cout~0_combout ) # (\FIRST:11:PET1|cout~2_combout 
// ))))

	.dataa(\REG1|Qreg [12]),
	.datab(\FIRST:11:PET1|cout~0_combout ),
	.datac(\REG0|Qreg [12]),
	.datad(\FIRST:11:PET1|cout~2_combout ),
	.cin(gnd),
	.combout(\FIRST:12:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:12:PET1|cout~0 .lut_mask = 16'hFAE8;
defparam \FIRST:12:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N4
cycloneiv_lcell_comb \FIRST:13:PET1|s (
// Equation(s):
// \FIRST:13:PET1|s~combout  = \REG1|Qreg [13] $ (\REG0|Qreg [13] $ (\FIRST:12:PET1|cout~0_combout ))

	.dataa(gnd),
	.datab(\REG1|Qreg [13]),
	.datac(\REG0|Qreg [13]),
	.datad(\FIRST:12:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:13:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:13:PET1|s .lut_mask = 16'hC33C;
defparam \FIRST:13:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N5
dffeas \REG2|Qreg[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:13:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[13] .is_wysiwyg = "true";
defparam \REG2|Qreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N4
cycloneiv_lcell_comb \FIRST:13:PET1|cout~0 (
// Equation(s):
// \FIRST:13:PET1|cout~0_combout  = (\REG0|Qreg [13] & ((\REG1|Qreg [13]) # (\FIRST:12:PET1|cout~0_combout ))) # (!\REG0|Qreg [13] & (\REG1|Qreg [13] & \FIRST:12:PET1|cout~0_combout ))

	.dataa(\REG0|Qreg [13]),
	.datab(\REG1|Qreg [13]),
	.datac(gnd),
	.datad(\FIRST:12:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:13:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:13:PET1|cout~0 .lut_mask = 16'hEE88;
defparam \FIRST:13:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
cycloneiv_io_ibuf \b[14]~input (
	.i(b[14]),
	.ibar(gnd),
	.o(\b[14]~input_o ));
// synopsys translate_off
defparam \b[14]~input .bus_hold = "false";
defparam \b[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y33_N25
dffeas \REG1|Qreg[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[14] .is_wysiwyg = "true";
defparam \REG1|Qreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N16
cycloneiv_lcell_comb \FIRST:14:PET1|s (
// Equation(s):
// \FIRST:14:PET1|s~combout  = \REG0|Qreg [14] $ (\FIRST:13:PET1|cout~0_combout  $ (\REG1|Qreg [14]))

	.dataa(\REG0|Qreg [14]),
	.datab(gnd),
	.datac(\FIRST:13:PET1|cout~0_combout ),
	.datad(\REG1|Qreg [14]),
	.cin(gnd),
	.combout(\FIRST:14:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:14:PET1|s .lut_mask = 16'hA55A;
defparam \FIRST:14:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N17
dffeas \REG2|Qreg[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:14:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[14] .is_wysiwyg = "true";
defparam \REG2|Qreg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneiv_io_ibuf \b[15]~input (
	.i(b[15]),
	.ibar(gnd),
	.o(\b[15]~input_o ));
// synopsys translate_off
defparam \b[15]~input .bus_hold = "false";
defparam \b[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N4
cycloneiv_lcell_comb \REG1|Qreg[15]~feeder (
// Equation(s):
// \REG1|Qreg[15]~feeder_combout  = \b[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b[15]~input_o ),
	.cin(gnd),
	.combout(\REG1|Qreg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Qreg[15]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Qreg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N5
dffeas \REG1|Qreg[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG1|Qreg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[15] .is_wysiwyg = "true";
defparam \REG1|Qreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N2
cycloneiv_lcell_comb \FIRST:15:PET1|s~0 (
// Equation(s):
// \FIRST:15:PET1|s~0_combout  = \REG0|Qreg [15] $ (\REG1|Qreg [15])

	.dataa(\REG0|Qreg [15]),
	.datab(\REG1|Qreg [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIRST:15:PET1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:15:PET1|s~0 .lut_mask = 16'h6666;
defparam \FIRST:15:PET1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N10
cycloneiv_lcell_comb \FIRST:15:PET1|s (
// Equation(s):
// \FIRST:15:PET1|s~combout  = \FIRST:15:PET1|s~0_combout  $ (((\REG0|Qreg [14] & ((\FIRST:13:PET1|cout~0_combout ) # (\REG1|Qreg [14]))) # (!\REG0|Qreg [14] & (\FIRST:13:PET1|cout~0_combout  & \REG1|Qreg [14]))))

	.dataa(\REG0|Qreg [14]),
	.datab(\FIRST:13:PET1|cout~0_combout ),
	.datac(\FIRST:15:PET1|s~0_combout ),
	.datad(\REG1|Qreg [14]),
	.cin(gnd),
	.combout(\FIRST:15:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:15:PET1|s .lut_mask = 16'h1E78;
defparam \FIRST:15:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N11
dffeas \REG2|Qreg[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:15:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[15] .is_wysiwyg = "true";
defparam \REG2|Qreg[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cycloneiv_io_ibuf \a[16]~input (
	.i(a[16]),
	.ibar(gnd),
	.o(\a[16]~input_o ));
// synopsys translate_off
defparam \a[16]~input .bus_hold = "false";
defparam \a[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y33_N19
dffeas \REG0|Qreg[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[16] .is_wysiwyg = "true";
defparam \REG0|Qreg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N20
cycloneiv_lcell_comb \FIRST:15:PET1|cout~0 (
// Equation(s):
// \FIRST:15:PET1|cout~0_combout  = (\REG0|Qreg [15] & \REG1|Qreg [15])

	.dataa(\REG0|Qreg [15]),
	.datab(\REG1|Qreg [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIRST:15:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:15:PET1|cout~0 .lut_mask = 16'h8888;
defparam \FIRST:15:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N22
cycloneiv_lcell_comb \FIRST:15:PET1|cout~1 (
// Equation(s):
// \FIRST:15:PET1|cout~1_combout  = (\REG0|Qreg [15]) # (\REG1|Qreg [15])

	.dataa(\REG0|Qreg [15]),
	.datab(gnd),
	.datac(\REG1|Qreg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIRST:15:PET1|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:15:PET1|cout~1 .lut_mask = 16'hFAFA;
defparam \FIRST:15:PET1|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
cycloneiv_lcell_comb \FIRST:15:PET1|cout~2 (
// Equation(s):
// \FIRST:15:PET1|cout~2_combout  = (\FIRST:15:PET1|cout~1_combout  & ((\REG0|Qreg [14] & ((\REG1|Qreg [14]) # (\FIRST:13:PET1|cout~0_combout ))) # (!\REG0|Qreg [14] & (\REG1|Qreg [14] & \FIRST:13:PET1|cout~0_combout ))))

	.dataa(\REG0|Qreg [14]),
	.datab(\FIRST:15:PET1|cout~1_combout ),
	.datac(\REG1|Qreg [14]),
	.datad(\FIRST:13:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:15:PET1|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:15:PET1|cout~2 .lut_mask = 16'hC880;
defparam \FIRST:15:PET1|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N12
cycloneiv_lcell_comb \FIRST:16:PET1|s (
// Equation(s):
// \FIRST:16:PET1|s~combout  = \REG1|Qreg [16] $ (\REG0|Qreg [16] $ (((\FIRST:15:PET1|cout~0_combout ) # (\FIRST:15:PET1|cout~2_combout ))))

	.dataa(\REG1|Qreg [16]),
	.datab(\REG0|Qreg [16]),
	.datac(\FIRST:15:PET1|cout~0_combout ),
	.datad(\FIRST:15:PET1|cout~2_combout ),
	.cin(gnd),
	.combout(\FIRST:16:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:16:PET1|s .lut_mask = 16'h9996;
defparam \FIRST:16:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N13
dffeas \REG2|Qreg[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:16:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[16] .is_wysiwyg = "true";
defparam \REG2|Qreg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N18
cycloneiv_lcell_comb \FIRST:16:PET1|cout~0 (
// Equation(s):
// \FIRST:16:PET1|cout~0_combout  = (\REG1|Qreg [16] & ((\FIRST:15:PET1|cout~0_combout ) # ((\REG0|Qreg [16]) # (\FIRST:15:PET1|cout~2_combout )))) # (!\REG1|Qreg [16] & (\REG0|Qreg [16] & ((\FIRST:15:PET1|cout~0_combout ) # (\FIRST:15:PET1|cout~2_combout 
// ))))

	.dataa(\REG1|Qreg [16]),
	.datab(\FIRST:15:PET1|cout~0_combout ),
	.datac(\REG0|Qreg [16]),
	.datad(\FIRST:15:PET1|cout~2_combout ),
	.cin(gnd),
	.combout(\FIRST:16:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:16:PET1|cout~0 .lut_mask = 16'hFAE8;
defparam \FIRST:16:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y41_N8
cycloneiv_io_ibuf \b[17]~input (
	.i(b[17]),
	.ibar(gnd),
	.o(\b[17]~input_o ));
// synopsys translate_off
defparam \b[17]~input .bus_hold = "false";
defparam \b[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y33_N21
dffeas \REG1|Qreg[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[17] .is_wysiwyg = "true";
defparam \REG1|Qreg[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y9_N1
cycloneiv_io_ibuf \a[17]~input (
	.i(a[17]),
	.ibar(gnd),
	.o(\a[17]~input_o ));
// synopsys translate_off
defparam \a[17]~input .bus_hold = "false";
defparam \a[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N26
cycloneiv_lcell_comb \REG0|Qreg[17]~feeder (
// Equation(s):
// \REG0|Qreg[17]~feeder_combout  = \a[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\a[17]~input_o ),
	.cin(gnd),
	.combout(\REG0|Qreg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG0|Qreg[17]~feeder .lut_mask = 16'hFF00;
defparam \REG0|Qreg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N27
dffeas \REG0|Qreg[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG0|Qreg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[17] .is_wysiwyg = "true";
defparam \REG0|Qreg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N8
cycloneiv_lcell_comb \FIRST:17:PET1|s (
// Equation(s):
// \FIRST:17:PET1|s~combout  = \FIRST:16:PET1|cout~0_combout  $ (\REG1|Qreg [17] $ (\REG0|Qreg [17]))

	.dataa(gnd),
	.datab(\FIRST:16:PET1|cout~0_combout ),
	.datac(\REG1|Qreg [17]),
	.datad(\REG0|Qreg [17]),
	.cin(gnd),
	.combout(\FIRST:17:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:17:PET1|s .lut_mask = 16'hC33C;
defparam \FIRST:17:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N9
dffeas \REG2|Qreg[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:17:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[17] .is_wysiwyg = "true";
defparam \REG2|Qreg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
cycloneiv_lcell_comb \FIRST:18:PET1|s (
// Equation(s):
// \FIRST:18:PET1|s~combout  = \FIRST:18:PET1|s~0_combout  $ (((\REG0|Qreg [17] & ((\REG1|Qreg [17]) # (\FIRST:16:PET1|cout~0_combout ))) # (!\REG0|Qreg [17] & (\REG1|Qreg [17] & \FIRST:16:PET1|cout~0_combout ))))

	.dataa(\FIRST:18:PET1|s~0_combout ),
	.datab(\REG0|Qreg [17]),
	.datac(\REG1|Qreg [17]),
	.datad(\FIRST:16:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:18:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:18:PET1|s .lut_mask = 16'h566A;
defparam \FIRST:18:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N31
dffeas \REG2|Qreg[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:18:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[18] .is_wysiwyg = "true";
defparam \REG2|Qreg[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y41_N1
cycloneiv_io_ibuf \b[18]~input (
	.i(b[18]),
	.ibar(gnd),
	.o(\b[18]~input_o ));
// synopsys translate_off
defparam \b[18]~input .bus_hold = "false";
defparam \b[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y33_N13
dffeas \REG1|Qreg[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[18] .is_wysiwyg = "true";
defparam \REG1|Qreg[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N8
cycloneiv_io_ibuf \a[18]~input (
	.i(a[18]),
	.ibar(gnd),
	.o(\a[18]~input_o ));
// synopsys translate_off
defparam \a[18]~input .bus_hold = "false";
defparam \a[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y33_N19
dffeas \REG0|Qreg[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[18] .is_wysiwyg = "true";
defparam \REG0|Qreg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N12
cycloneiv_lcell_comb \FIRST:18:PET1|cout~0 (
// Equation(s):
// \FIRST:18:PET1|cout~0_combout  = (\REG1|Qreg [18] & \REG0|Qreg [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG1|Qreg [18]),
	.datad(\REG0|Qreg [18]),
	.cin(gnd),
	.combout(\FIRST:18:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:18:PET1|cout~0 .lut_mask = 16'hF000;
defparam \FIRST:18:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N1
cycloneiv_io_ibuf \b[19]~input (
	.i(b[19]),
	.ibar(gnd),
	.o(\b[19]~input_o ));
// synopsys translate_off
defparam \b[19]~input .bus_hold = "false";
defparam \b[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N0
cycloneiv_lcell_comb \REG1|Qreg[19]~feeder (
// Equation(s):
// \REG1|Qreg[19]~feeder_combout  = \b[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b[19]~input_o ),
	.cin(gnd),
	.combout(\REG1|Qreg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Qreg[19]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Qreg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N1
dffeas \REG1|Qreg[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG1|Qreg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[19] .is_wysiwyg = "true";
defparam \REG1|Qreg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N20
cycloneiv_lcell_comb \FIRST:18:PET1|cout~2 (
// Equation(s):
// \FIRST:18:PET1|cout~2_combout  = (\FIRST:18:PET1|cout~1_combout  & ((\REG0|Qreg [17] & ((\REG1|Qreg [17]) # (\FIRST:16:PET1|cout~0_combout ))) # (!\REG0|Qreg [17] & (\REG1|Qreg [17] & \FIRST:16:PET1|cout~0_combout ))))

	.dataa(\FIRST:18:PET1|cout~1_combout ),
	.datab(\REG0|Qreg [17]),
	.datac(\REG1|Qreg [17]),
	.datad(\FIRST:16:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:18:PET1|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:18:PET1|cout~2 .lut_mask = 16'hA880;
defparam \FIRST:18:PET1|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N28
cycloneiv_lcell_comb \FIRST:19:PET1|s (
// Equation(s):
// \FIRST:19:PET1|s~combout  = \REG0|Qreg [19] $ (\REG1|Qreg [19] $ (((\FIRST:18:PET1|cout~0_combout ) # (\FIRST:18:PET1|cout~2_combout ))))

	.dataa(\REG0|Qreg [19]),
	.datab(\FIRST:18:PET1|cout~0_combout ),
	.datac(\REG1|Qreg [19]),
	.datad(\FIRST:18:PET1|cout~2_combout ),
	.cin(gnd),
	.combout(\FIRST:19:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:19:PET1|s .lut_mask = 16'hA596;
defparam \FIRST:19:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N29
dffeas \REG2|Qreg[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:19:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[19] .is_wysiwyg = "true";
defparam \REG2|Qreg[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N15
cycloneiv_io_ibuf \a[19]~input (
	.i(a[19]),
	.ibar(gnd),
	.o(\a[19]~input_o ));
// synopsys translate_off
defparam \a[19]~input .bus_hold = "false";
defparam \a[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y33_N3
dffeas \REG0|Qreg[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[19] .is_wysiwyg = "true";
defparam \REG0|Qreg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N2
cycloneiv_lcell_comb \FIRST:19:PET1|cout~0 (
// Equation(s):
// \FIRST:19:PET1|cout~0_combout  = (\REG1|Qreg [19] & ((\FIRST:18:PET1|cout~0_combout ) # ((\REG0|Qreg [19]) # (\FIRST:18:PET1|cout~2_combout )))) # (!\REG1|Qreg [19] & (\REG0|Qreg [19] & ((\FIRST:18:PET1|cout~0_combout ) # (\FIRST:18:PET1|cout~2_combout 
// ))))

	.dataa(\REG1|Qreg [19]),
	.datab(\FIRST:18:PET1|cout~0_combout ),
	.datac(\REG0|Qreg [19]),
	.datad(\FIRST:18:PET1|cout~2_combout ),
	.cin(gnd),
	.combout(\FIRST:19:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:19:PET1|cout~0 .lut_mask = 16'hFAE8;
defparam \FIRST:19:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N1
cycloneiv_io_ibuf \b[20]~input (
	.i(b[20]),
	.ibar(gnd),
	.o(\b[20]~input_o ));
// synopsys translate_off
defparam \b[20]~input .bus_hold = "false";
defparam \b[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y33_N13
dffeas \REG1|Qreg[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[20] .is_wysiwyg = "true";
defparam \REG1|Qreg[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y41_N22
cycloneiv_io_ibuf \a[20]~input (
	.i(a[20]),
	.ibar(gnd),
	.o(\a[20]~input_o ));
// synopsys translate_off
defparam \a[20]~input .bus_hold = "false";
defparam \a[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N8
cycloneiv_lcell_comb \REG0|Qreg[20]~feeder (
// Equation(s):
// \REG0|Qreg[20]~feeder_combout  = \a[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\a[20]~input_o ),
	.cin(gnd),
	.combout(\REG0|Qreg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG0|Qreg[20]~feeder .lut_mask = 16'hFF00;
defparam \REG0|Qreg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N9
dffeas \REG0|Qreg[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG0|Qreg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[20] .is_wysiwyg = "true";
defparam \REG0|Qreg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N4
cycloneiv_lcell_comb \FIRST:20:PET1|s (
// Equation(s):
// \FIRST:20:PET1|s~combout  = \FIRST:19:PET1|cout~0_combout  $ (\REG1|Qreg [20] $ (\REG0|Qreg [20]))

	.dataa(gnd),
	.datab(\FIRST:19:PET1|cout~0_combout ),
	.datac(\REG1|Qreg [20]),
	.datad(\REG0|Qreg [20]),
	.cin(gnd),
	.combout(\FIRST:20:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:20:PET1|s .lut_mask = 16'hC33C;
defparam \FIRST:20:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N5
dffeas \REG2|Qreg[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:20:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[20] .is_wysiwyg = "true";
defparam \REG2|Qreg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
cycloneiv_lcell_comb \FIRST:21:PET1|s (
// Equation(s):
// \FIRST:21:PET1|s~combout  = \FIRST:21:PET1|s~0_combout  $ (((\REG0|Qreg [20] & ((\REG1|Qreg [20]) # (\FIRST:19:PET1|cout~0_combout ))) # (!\REG0|Qreg [20] & (\REG1|Qreg [20] & \FIRST:19:PET1|cout~0_combout ))))

	.dataa(\FIRST:21:PET1|s~0_combout ),
	.datab(\REG0|Qreg [20]),
	.datac(\REG1|Qreg [20]),
	.datad(\FIRST:19:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:21:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:21:PET1|s .lut_mask = 16'h566A;
defparam \FIRST:21:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N27
dffeas \REG2|Qreg[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:21:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[21] .is_wysiwyg = "true";
defparam \REG2|Qreg[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y41_N8
cycloneiv_io_ibuf \b[22]~input (
	.i(b[22]),
	.ibar(gnd),
	.o(\b[22]~input_o ));
// synopsys translate_off
defparam \b[22]~input .bus_hold = "false";
defparam \b[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N6
cycloneiv_lcell_comb \REG1|Qreg[22]~feeder (
// Equation(s):
// \REG1|Qreg[22]~feeder_combout  = \b[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b[22]~input_o ),
	.cin(gnd),
	.combout(\REG1|Qreg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Qreg[22]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Qreg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N7
dffeas \REG1|Qreg[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG1|Qreg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[22] .is_wysiwyg = "true";
defparam \REG1|Qreg[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N15
cycloneiv_io_ibuf \a[22]~input (
	.i(a[22]),
	.ibar(gnd),
	.o(\a[22]~input_o ));
// synopsys translate_off
defparam \a[22]~input .bus_hold = "false";
defparam \a[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y33_N7
dffeas \REG0|Qreg[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[22] .is_wysiwyg = "true";
defparam \REG0|Qreg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N12
cycloneiv_lcell_comb \FIRST:21:PET1|cout~2 (
// Equation(s):
// \FIRST:21:PET1|cout~2_combout  = (\FIRST:21:PET1|cout~1_combout  & ((\REG0|Qreg [20] & ((\REG1|Qreg [20]) # (\FIRST:19:PET1|cout~0_combout ))) # (!\REG0|Qreg [20] & (\REG1|Qreg [20] & \FIRST:19:PET1|cout~0_combout ))))

	.dataa(\FIRST:21:PET1|cout~1_combout ),
	.datab(\REG0|Qreg [20]),
	.datac(\REG1|Qreg [20]),
	.datad(\FIRST:19:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:21:PET1|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:21:PET1|cout~2 .lut_mask = 16'hA880;
defparam \FIRST:21:PET1|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N0
cycloneiv_lcell_comb \FIRST:22:PET1|s (
// Equation(s):
// \FIRST:22:PET1|s~combout  = \REG1|Qreg [22] $ (\REG0|Qreg [22] $ (((\FIRST:21:PET1|cout~0_combout ) # (\FIRST:21:PET1|cout~2_combout ))))

	.dataa(\FIRST:21:PET1|cout~0_combout ),
	.datab(\REG1|Qreg [22]),
	.datac(\REG0|Qreg [22]),
	.datad(\FIRST:21:PET1|cout~2_combout ),
	.cin(gnd),
	.combout(\FIRST:22:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:22:PET1|s .lut_mask = 16'hC396;
defparam \FIRST:22:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N1
dffeas \REG2|Qreg[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:22:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[22] .is_wysiwyg = "true";
defparam \REG2|Qreg[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y41_N1
cycloneiv_io_ibuf \a[23]~input (
	.i(a[23]),
	.ibar(gnd),
	.o(\a[23]~input_o ));
// synopsys translate_off
defparam \a[23]~input .bus_hold = "false";
defparam \a[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N14
cycloneiv_lcell_comb \REG0|Qreg[23]~feeder (
// Equation(s):
// \REG0|Qreg[23]~feeder_combout  = \a[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\a[23]~input_o ),
	.cin(gnd),
	.combout(\REG0|Qreg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG0|Qreg[23]~feeder .lut_mask = 16'hFF00;
defparam \REG0|Qreg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N15
dffeas \REG0|Qreg[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG0|Qreg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[23] .is_wysiwyg = "true";
defparam \REG0|Qreg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N6
cycloneiv_lcell_comb \FIRST:22:PET1|cout~0 (
// Equation(s):
// \FIRST:22:PET1|cout~0_combout  = (\REG1|Qreg [22] & ((\FIRST:21:PET1|cout~0_combout ) # ((\REG0|Qreg [22]) # (\FIRST:21:PET1|cout~2_combout )))) # (!\REG1|Qreg [22] & (\REG0|Qreg [22] & ((\FIRST:21:PET1|cout~0_combout ) # (\FIRST:21:PET1|cout~2_combout 
// ))))

	.dataa(\FIRST:21:PET1|cout~0_combout ),
	.datab(\REG1|Qreg [22]),
	.datac(\REG0|Qreg [22]),
	.datad(\FIRST:21:PET1|cout~2_combout ),
	.cin(gnd),
	.combout(\FIRST:22:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:22:PET1|cout~0 .lut_mask = 16'hFCE8;
defparam \FIRST:22:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N22
cycloneiv_lcell_comb \FIRST:23:PET1|s (
// Equation(s):
// \FIRST:23:PET1|s~combout  = \REG1|Qreg [23] $ (\REG0|Qreg [23] $ (\FIRST:22:PET1|cout~0_combout ))

	.dataa(\REG1|Qreg [23]),
	.datab(gnd),
	.datac(\REG0|Qreg [23]),
	.datad(\FIRST:22:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:23:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:23:PET1|s .lut_mask = 16'hA55A;
defparam \FIRST:23:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N23
dffeas \REG2|Qreg[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:23:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[23] .is_wysiwyg = "true";
defparam \REG2|Qreg[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneiv_io_ibuf \b[24]~input (
	.i(b[24]),
	.ibar(gnd),
	.o(\b[24]~input_o ));
// synopsys translate_off
defparam \b[24]~input .bus_hold = "false";
defparam \b[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y33_N21
dffeas \REG1|Qreg[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[24] .is_wysiwyg = "true";
defparam \REG1|Qreg[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y41_N8
cycloneiv_io_ibuf \a[24]~input (
	.i(a[24]),
	.ibar(gnd),
	.o(\a[24]~input_o ));
// synopsys translate_off
defparam \a[24]~input .bus_hold = "false";
defparam \a[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y33_N3
dffeas \REG0|Qreg[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[24] .is_wysiwyg = "true";
defparam \REG0|Qreg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N6
cycloneiv_lcell_comb \FIRST:24:PET1|s~0 (
// Equation(s):
// \FIRST:24:PET1|s~0_combout  = \REG1|Qreg [24] $ (\REG0|Qreg [24])

	.dataa(gnd),
	.datab(\REG1|Qreg [24]),
	.datac(gnd),
	.datad(\REG0|Qreg [24]),
	.cin(gnd),
	.combout(\FIRST:24:PET1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:24:PET1|s~0 .lut_mask = 16'h33CC;
defparam \FIRST:24:PET1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N16
cycloneiv_lcell_comb \FIRST:24:PET1|s (
// Equation(s):
// \FIRST:24:PET1|s~combout  = \FIRST:24:PET1|s~0_combout  $ (((\REG1|Qreg [23] & ((\REG0|Qreg [23]) # (\FIRST:22:PET1|cout~0_combout ))) # (!\REG1|Qreg [23] & (\REG0|Qreg [23] & \FIRST:22:PET1|cout~0_combout ))))

	.dataa(\REG1|Qreg [23]),
	.datab(\FIRST:24:PET1|s~0_combout ),
	.datac(\REG0|Qreg [23]),
	.datad(\FIRST:22:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:24:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:24:PET1|s .lut_mask = 16'h366C;
defparam \FIRST:24:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N17
dffeas \REG2|Qreg[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:24:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[24] .is_wysiwyg = "true";
defparam \REG2|Qreg[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y41_N8
cycloneiv_io_ibuf \b[25]~input (
	.i(b[25]),
	.ibar(gnd),
	.o(\b[25]~input_o ));
// synopsys translate_off
defparam \b[25]~input .bus_hold = "false";
defparam \b[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y33_N29
dffeas \REG1|Qreg[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[25] .is_wysiwyg = "true";
defparam \REG1|Qreg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N24
cycloneiv_lcell_comb \FIRST:24:PET1|cout~1 (
// Equation(s):
// \FIRST:24:PET1|cout~1_combout  = (\REG1|Qreg [24]) # (\REG0|Qreg [24])

	.dataa(gnd),
	.datab(\REG1|Qreg [24]),
	.datac(gnd),
	.datad(\REG0|Qreg [24]),
	.cin(gnd),
	.combout(\FIRST:24:PET1|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:24:PET1|cout~1 .lut_mask = 16'hFFCC;
defparam \FIRST:24:PET1|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N10
cycloneiv_lcell_comb \FIRST:24:PET1|cout~2 (
// Equation(s):
// \FIRST:24:PET1|cout~2_combout  = (\FIRST:24:PET1|cout~1_combout  & ((\REG1|Qreg [23] & ((\REG0|Qreg [23]) # (\FIRST:22:PET1|cout~0_combout ))) # (!\REG1|Qreg [23] & (\REG0|Qreg [23] & \FIRST:22:PET1|cout~0_combout ))))

	.dataa(\REG1|Qreg [23]),
	.datab(\FIRST:24:PET1|cout~1_combout ),
	.datac(\REG0|Qreg [23]),
	.datad(\FIRST:22:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:24:PET1|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:24:PET1|cout~2 .lut_mask = 16'hC880;
defparam \FIRST:24:PET1|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y41_N1
cycloneiv_io_ibuf \a[25]~input (
	.i(a[25]),
	.ibar(gnd),
	.o(\a[25]~input_o ));
// synopsys translate_off
defparam \a[25]~input .bus_hold = "false";
defparam \a[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y33_N25
dffeas \REG0|Qreg[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[25] .is_wysiwyg = "true";
defparam \REG0|Qreg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N14
cycloneiv_lcell_comb \FIRST:25:PET1|s (
// Equation(s):
// \FIRST:25:PET1|s~combout  = \REG1|Qreg [25] $ (\REG0|Qreg [25] $ (((\FIRST:24:PET1|cout~0_combout ) # (\FIRST:24:PET1|cout~2_combout ))))

	.dataa(\FIRST:24:PET1|cout~0_combout ),
	.datab(\REG1|Qreg [25]),
	.datac(\FIRST:24:PET1|cout~2_combout ),
	.datad(\REG0|Qreg [25]),
	.cin(gnd),
	.combout(\FIRST:25:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:25:PET1|s .lut_mask = 16'hC936;
defparam \FIRST:25:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N15
dffeas \REG2|Qreg[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:25:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[25] .is_wysiwyg = "true";
defparam \REG2|Qreg[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y13_N1
cycloneiv_io_ibuf \a[26]~input (
	.i(a[26]),
	.ibar(gnd),
	.o(\a[26]~input_o ));
// synopsys translate_off
defparam \a[26]~input .bus_hold = "false";
defparam \a[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y33_N17
dffeas \REG0|Qreg[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[26] .is_wysiwyg = "true";
defparam \REG0|Qreg[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y41_N1
cycloneiv_io_ibuf \b[26]~input (
	.i(b[26]),
	.ibar(gnd),
	.o(\b[26]~input_o ));
// synopsys translate_off
defparam \b[26]~input .bus_hold = "false";
defparam \b[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y33_N19
dffeas \REG1|Qreg[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[26] .is_wysiwyg = "true";
defparam \REG1|Qreg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cycloneiv_lcell_comb \FIRST:25:PET1|cout~0 (
// Equation(s):
// \FIRST:25:PET1|cout~0_combout  = (\REG0|Qreg [25] & ((\FIRST:24:PET1|cout~0_combout ) # ((\REG1|Qreg [25]) # (\FIRST:24:PET1|cout~2_combout )))) # (!\REG0|Qreg [25] & (\REG1|Qreg [25] & ((\FIRST:24:PET1|cout~0_combout ) # (\FIRST:24:PET1|cout~2_combout 
// ))))

	.dataa(\FIRST:24:PET1|cout~0_combout ),
	.datab(\REG0|Qreg [25]),
	.datac(\REG1|Qreg [25]),
	.datad(\FIRST:24:PET1|cout~2_combout ),
	.cin(gnd),
	.combout(\FIRST:25:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:25:PET1|cout~0 .lut_mask = 16'hFCE8;
defparam \FIRST:25:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N6
cycloneiv_lcell_comb \FIRST:26:PET1|s (
// Equation(s):
// \FIRST:26:PET1|s~combout  = \REG0|Qreg [26] $ (\REG1|Qreg [26] $ (\FIRST:25:PET1|cout~0_combout ))

	.dataa(gnd),
	.datab(\REG0|Qreg [26]),
	.datac(\REG1|Qreg [26]),
	.datad(\FIRST:25:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:26:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:26:PET1|s .lut_mask = 16'hC33C;
defparam \FIRST:26:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N7
dffeas \REG2|Qreg[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:26:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[26] .is_wysiwyg = "true";
defparam \REG2|Qreg[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cycloneiv_io_ibuf \b[27]~input (
	.i(b[27]),
	.ibar(gnd),
	.o(\b[27]~input_o ));
// synopsys translate_off
defparam \b[27]~input .bus_hold = "false";
defparam \b[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N22
cycloneiv_lcell_comb \REG1|Qreg[27]~feeder (
// Equation(s):
// \REG1|Qreg[27]~feeder_combout  = \b[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b[27]~input_o ),
	.cin(gnd),
	.combout(\REG1|Qreg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Qreg[27]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Qreg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N23
dffeas \REG1|Qreg[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG1|Qreg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[27] .is_wysiwyg = "true";
defparam \REG1|Qreg[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N22
cycloneiv_io_ibuf \a[27]~input (
	.i(a[27]),
	.ibar(gnd),
	.o(\a[27]~input_o ));
// synopsys translate_off
defparam \a[27]~input .bus_hold = "false";
defparam \a[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N0
cycloneiv_lcell_comb \REG0|Qreg[27]~feeder (
// Equation(s):
// \REG0|Qreg[27]~feeder_combout  = \a[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\a[27]~input_o ),
	.cin(gnd),
	.combout(\REG0|Qreg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG0|Qreg[27]~feeder .lut_mask = 16'hFF00;
defparam \REG0|Qreg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N1
dffeas \REG0|Qreg[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG0|Qreg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[27] .is_wysiwyg = "true";
defparam \REG0|Qreg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N6
cycloneiv_lcell_comb \FIRST:27:PET1|s~0 (
// Equation(s):
// \FIRST:27:PET1|s~0_combout  = \REG1|Qreg [27] $ (\REG0|Qreg [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG1|Qreg [27]),
	.datad(\REG0|Qreg [27]),
	.cin(gnd),
	.combout(\FIRST:27:PET1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:27:PET1|s~0 .lut_mask = 16'h0FF0;
defparam \FIRST:27:PET1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N8
cycloneiv_lcell_comb \FIRST:27:PET1|s (
// Equation(s):
// \FIRST:27:PET1|s~combout  = \FIRST:27:PET1|s~0_combout  $ (((\REG1|Qreg [26] & ((\REG0|Qreg [26]) # (\FIRST:25:PET1|cout~0_combout ))) # (!\REG1|Qreg [26] & (\REG0|Qreg [26] & \FIRST:25:PET1|cout~0_combout ))))

	.dataa(\REG1|Qreg [26]),
	.datab(\REG0|Qreg [26]),
	.datac(\FIRST:27:PET1|s~0_combout ),
	.datad(\FIRST:25:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:27:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:27:PET1|s .lut_mask = 16'h1E78;
defparam \FIRST:27:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N9
dffeas \REG2|Qreg[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:27:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[27] .is_wysiwyg = "true";
defparam \REG2|Qreg[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y9_N8
cycloneiv_io_ibuf \b[28]~input (
	.i(b[28]),
	.ibar(gnd),
	.o(\b[28]~input_o ));
// synopsys translate_off
defparam \b[28]~input .bus_hold = "false";
defparam \b[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N28
cycloneiv_lcell_comb \REG1|Qreg[28]~feeder (
// Equation(s):
// \REG1|Qreg[28]~feeder_combout  = \b[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b[28]~input_o ),
	.cin(gnd),
	.combout(\REG1|Qreg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG1|Qreg[28]~feeder .lut_mask = 16'hFF00;
defparam \REG1|Qreg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N29
dffeas \REG1|Qreg[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG1|Qreg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[28] .is_wysiwyg = "true";
defparam \REG1|Qreg[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y41_N1
cycloneiv_io_ibuf \a[28]~input (
	.i(a[28]),
	.ibar(gnd),
	.o(\a[28]~input_o ));
// synopsys translate_off
defparam \a[28]~input .bus_hold = "false";
defparam \a[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y33_N3
dffeas \REG0|Qreg[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[28] .is_wysiwyg = "true";
defparam \REG0|Qreg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
cycloneiv_lcell_comb \FIRST:27:PET1|cout~2 (
// Equation(s):
// \FIRST:27:PET1|cout~2_combout  = (\FIRST:27:PET1|cout~1_combout  & ((\REG0|Qreg [26] & ((\REG1|Qreg [26]) # (\FIRST:25:PET1|cout~0_combout ))) # (!\REG0|Qreg [26] & (\REG1|Qreg [26] & \FIRST:25:PET1|cout~0_combout ))))

	.dataa(\FIRST:27:PET1|cout~1_combout ),
	.datab(\REG0|Qreg [26]),
	.datac(\REG1|Qreg [26]),
	.datad(\FIRST:25:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:27:PET1|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:27:PET1|cout~2 .lut_mask = 16'hA880;
defparam \FIRST:27:PET1|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N10
cycloneiv_lcell_comb \FIRST:28:PET1|s (
// Equation(s):
// \FIRST:28:PET1|s~combout  = \REG1|Qreg [28] $ (\REG0|Qreg [28] $ (((\FIRST:27:PET1|cout~0_combout ) # (\FIRST:27:PET1|cout~2_combout ))))

	.dataa(\FIRST:27:PET1|cout~0_combout ),
	.datab(\REG1|Qreg [28]),
	.datac(\REG0|Qreg [28]),
	.datad(\FIRST:27:PET1|cout~2_combout ),
	.cin(gnd),
	.combout(\FIRST:28:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:28:PET1|s .lut_mask = 16'hC396;
defparam \FIRST:28:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N11
dffeas \REG2|Qreg[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:28:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[28] .is_wysiwyg = "true";
defparam \REG2|Qreg[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
cycloneiv_io_ibuf \a[29]~input (
	.i(a[29]),
	.ibar(gnd),
	.o(\a[29]~input_o ));
// synopsys translate_off
defparam \a[29]~input .bus_hold = "false";
defparam \a[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y33_N15
dffeas \REG0|Qreg[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[29] .is_wysiwyg = "true";
defparam \REG0|Qreg[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y23_N8
cycloneiv_io_ibuf \b[29]~input (
	.i(b[29]),
	.ibar(gnd),
	.o(\b[29]~input_o ));
// synopsys translate_off
defparam \b[29]~input .bus_hold = "false";
defparam \b[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y33_N21
dffeas \REG1|Qreg[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[29] .is_wysiwyg = "true";
defparam \REG1|Qreg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N2
cycloneiv_lcell_comb \FIRST:28:PET1|cout~0 (
// Equation(s):
// \FIRST:28:PET1|cout~0_combout  = (\REG1|Qreg [28] & ((\FIRST:27:PET1|cout~0_combout ) # ((\REG0|Qreg [28]) # (\FIRST:27:PET1|cout~2_combout )))) # (!\REG1|Qreg [28] & (\REG0|Qreg [28] & ((\FIRST:27:PET1|cout~0_combout ) # (\FIRST:27:PET1|cout~2_combout 
// ))))

	.dataa(\FIRST:27:PET1|cout~0_combout ),
	.datab(\REG1|Qreg [28]),
	.datac(\REG0|Qreg [28]),
	.datad(\FIRST:27:PET1|cout~2_combout ),
	.cin(gnd),
	.combout(\FIRST:28:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:28:PET1|cout~0 .lut_mask = 16'hFCE8;
defparam \FIRST:28:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N16
cycloneiv_lcell_comb \FIRST:29:PET1|s (
// Equation(s):
// \FIRST:29:PET1|s~combout  = \REG0|Qreg [29] $ (\REG1|Qreg [29] $ (\FIRST:28:PET1|cout~0_combout ))

	.dataa(gnd),
	.datab(\REG0|Qreg [29]),
	.datac(\REG1|Qreg [29]),
	.datad(\FIRST:28:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:29:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:29:PET1|s .lut_mask = 16'hC33C;
defparam \FIRST:29:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N17
dffeas \REG2|Qreg[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:29:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[29] .is_wysiwyg = "true";
defparam \REG2|Qreg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N30
cycloneiv_lcell_comb \FIRST:30:PET1|s (
// Equation(s):
// \FIRST:30:PET1|s~combout  = \FIRST:30:PET1|s~0_combout  $ (((\REG0|Qreg [29] & ((\REG1|Qreg [29]) # (\FIRST:28:PET1|cout~0_combout ))) # (!\REG0|Qreg [29] & (\REG1|Qreg [29] & \FIRST:28:PET1|cout~0_combout ))))

	.dataa(\FIRST:30:PET1|s~0_combout ),
	.datab(\REG0|Qreg [29]),
	.datac(\REG1|Qreg [29]),
	.datad(\FIRST:28:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:30:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:30:PET1|s .lut_mask = 16'h566A;
defparam \FIRST:30:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N31
dffeas \REG2|Qreg[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:30:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[30] .is_wysiwyg = "true";
defparam \REG2|Qreg[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y41_N8
cycloneiv_io_ibuf \b[30]~input (
	.i(b[30]),
	.ibar(gnd),
	.o(\b[30]~input_o ));
// synopsys translate_off
defparam \b[30]~input .bus_hold = "false";
defparam \b[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y33_N23
dffeas \REG1|Qreg[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[30] .is_wysiwyg = "true";
defparam \REG1|Qreg[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y41_N15
cycloneiv_io_ibuf \a[30]~input (
	.i(a[30]),
	.ibar(gnd),
	.o(\a[30]~input_o ));
// synopsys translate_off
defparam \a[30]~input .bus_hold = "false";
defparam \a[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N16
cycloneiv_lcell_comb \REG0|Qreg[30]~feeder (
// Equation(s):
// \REG0|Qreg[30]~feeder_combout  = \a[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\a[30]~input_o ),
	.cin(gnd),
	.combout(\REG0|Qreg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG0|Qreg[30]~feeder .lut_mask = 16'hFF00;
defparam \REG0|Qreg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N17
dffeas \REG0|Qreg[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\REG0|Qreg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[30] .is_wysiwyg = "true";
defparam \REG0|Qreg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N0
cycloneiv_lcell_comb \FIRST:30:PET1|cout~0 (
// Equation(s):
// \FIRST:30:PET1|cout~0_combout  = (\REG1|Qreg [30] & \REG0|Qreg [30])

	.dataa(gnd),
	.datab(\REG1|Qreg [30]),
	.datac(gnd),
	.datad(\REG0|Qreg [30]),
	.cin(gnd),
	.combout(\FIRST:30:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:30:PET1|cout~0 .lut_mask = 16'hCC00;
defparam \FIRST:30:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y41_N1
cycloneiv_io_ibuf \b[31]~input (
	.i(b[31]),
	.ibar(gnd),
	.o(\b[31]~input_o ));
// synopsys translate_off
defparam \b[31]~input .bus_hold = "false";
defparam \b[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y33_N3
dffeas \REG1|Qreg[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|Qreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|Qreg[31] .is_wysiwyg = "true";
defparam \REG1|Qreg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N20
cycloneiv_lcell_comb \FIRST:30:PET1|cout~2 (
// Equation(s):
// \FIRST:30:PET1|cout~2_combout  = (\FIRST:30:PET1|cout~1_combout  & ((\REG0|Qreg [29] & ((\REG1|Qreg [29]) # (\FIRST:28:PET1|cout~0_combout ))) # (!\REG0|Qreg [29] & (\REG1|Qreg [29] & \FIRST:28:PET1|cout~0_combout ))))

	.dataa(\FIRST:30:PET1|cout~1_combout ),
	.datab(\REG0|Qreg [29]),
	.datac(\REG1|Qreg [29]),
	.datad(\FIRST:28:PET1|cout~0_combout ),
	.cin(gnd),
	.combout(\FIRST:30:PET1|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:30:PET1|cout~2 .lut_mask = 16'hA880;
defparam \FIRST:30:PET1|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N4
cycloneiv_lcell_comb \FIRST:31:PET1|s (
// Equation(s):
// \FIRST:31:PET1|s~combout  = \REG0|Qreg [31] $ (\REG1|Qreg [31] $ (((\FIRST:30:PET1|cout~0_combout ) # (\FIRST:30:PET1|cout~2_combout ))))

	.dataa(\REG0|Qreg [31]),
	.datab(\FIRST:30:PET1|cout~0_combout ),
	.datac(\REG1|Qreg [31]),
	.datad(\FIRST:30:PET1|cout~2_combout ),
	.cin(gnd),
	.combout(\FIRST:31:PET1|s~combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:31:PET1|s .lut_mask = 16'hA596;
defparam \FIRST:31:PET1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N5
dffeas \REG2|Qreg[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\FIRST:31:PET1|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|Qreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|Qreg[31] .is_wysiwyg = "true";
defparam \REG2|Qreg[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneiv_io_ibuf \a[31]~input (
	.i(a[31]),
	.ibar(gnd),
	.o(\a[31]~input_o ));
// synopsys translate_off
defparam \a[31]~input .bus_hold = "false";
defparam \a[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y33_N29
dffeas \REG0|Qreg[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\a[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|Qreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|Qreg[31] .is_wysiwyg = "true";
defparam \REG0|Qreg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N20
cycloneiv_lcell_comb \FIRST:31:PET1|cout~0 (
// Equation(s):
// \FIRST:31:PET1|cout~0_combout  = (\REG1|Qreg [31] & ((\REG0|Qreg [31]) # ((\FIRST:30:PET1|cout~0_combout ) # (\FIRST:30:PET1|cout~2_combout )))) # (!\REG1|Qreg [31] & (\REG0|Qreg [31] & ((\FIRST:30:PET1|cout~0_combout ) # (\FIRST:30:PET1|cout~2_combout 
// ))))

	.dataa(\REG1|Qreg [31]),
	.datab(\REG0|Qreg [31]),
	.datac(\FIRST:30:PET1|cout~0_combout ),
	.datad(\FIRST:30:PET1|cout~2_combout ),
	.cin(gnd),
	.combout(\FIRST:31:PET1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIRST:31:PET1|cout~0 .lut_mask = 16'hEEE8;
defparam \FIRST:31:PET1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign s[0] = \s[0]~output_o ;

assign s[1] = \s[1]~output_o ;

assign s[2] = \s[2]~output_o ;

assign s[3] = \s[3]~output_o ;

assign s[4] = \s[4]~output_o ;

assign s[5] = \s[5]~output_o ;

assign s[6] = \s[6]~output_o ;

assign s[7] = \s[7]~output_o ;

assign s[8] = \s[8]~output_o ;

assign s[9] = \s[9]~output_o ;

assign s[10] = \s[10]~output_o ;

assign s[11] = \s[11]~output_o ;

assign s[12] = \s[12]~output_o ;

assign s[13] = \s[13]~output_o ;

assign s[14] = \s[14]~output_o ;

assign s[15] = \s[15]~output_o ;

assign s[16] = \s[16]~output_o ;

assign s[17] = \s[17]~output_o ;

assign s[18] = \s[18]~output_o ;

assign s[19] = \s[19]~output_o ;

assign s[20] = \s[20]~output_o ;

assign s[21] = \s[21]~output_o ;

assign s[22] = \s[22]~output_o ;

assign s[23] = \s[23]~output_o ;

assign s[24] = \s[24]~output_o ;

assign s[25] = \s[25]~output_o ;

assign s[26] = \s[26]~output_o ;

assign s[27] = \s[27]~output_o ;

assign s[28] = \s[28]~output_o ;

assign s[29] = \s[29]~output_o ;

assign s[30] = \s[30]~output_o ;

assign s[31] = \s[31]~output_o ;

assign cout = \cout~output_o ;

endmodule
