# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPU3.srcs/sources_1/ip/DataRAM/sim/DataRAM.v" \
"../../../../CPU3.srcs/sources_1/ip/InstROM/sim/InstROM.v" \
"../../../../CPU3.srcs/sources_1/new/ALU.v" \
"../../../../CPU3.srcs/sources_1/new/ALU_shifter.v" \
"../../../../CPU3.srcs/sources_1/new/CPU3.v" \
"../../../../CPU3.srcs/sources_1/new/Controller.v" \
"../../../../CPU3.srcs/sources_1/new/General_Purpose_RF.v" \
"../../../../CPU3.srcs/sources_1/new/LD.v" \
"../../../../CPU3.srcs/sources_1/new/barrel_shifter_main.v" \
"../../../../CPU3.srcs/sim_1/new/test_CPU3.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
