
BinaryWatch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000099c  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a54  08000a5c  00010a5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a54  08000a54  00010a5c  2**0
                  CONTENTS
  4 .ARM          00000000  08000a54  08000a54  00010a5c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a54  08000a5c  00010a5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a54  08000a54  00010a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000a58  08000a58  00010a58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010a5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000028  20000000  08000a5c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000300  20000028  08000a5c  00020028  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00010a5c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000acf  00000000  00000000  00010a84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000002c3  00000000  00000000  00011553  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000a8  00000000  00000000  00011818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000090  00000000  00000000  000118c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00009a5f  00000000  00000000  00011950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000acc  00000000  00000000  0001b3af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00032e5f  00000000  00000000  0001be7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0004ecda  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000001c8  00000000  00000000  0004ed2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000000 	.word	0x20000000
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08000a3c 	.word	0x08000a3c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000004 	.word	0x20000004
 80000fc:	08000a3c 	.word	0x08000a3c

08000100 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000100:	b580      	push	{r7, lr}
 8000102:	b082      	sub	sp, #8
 8000104:	af00      	add	r7, sp, #0
 8000106:	0002      	movs	r2, r0
 8000108:	1dfb      	adds	r3, r7, #7
 800010a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800010c:	1dfb      	adds	r3, r7, #7
 800010e:	781b      	ldrb	r3, [r3, #0]
 8000110:	2b7f      	cmp	r3, #127	; 0x7f
 8000112:	d809      	bhi.n	8000128 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000114:	1dfb      	adds	r3, r7, #7
 8000116:	781b      	ldrb	r3, [r3, #0]
 8000118:	001a      	movs	r2, r3
 800011a:	231f      	movs	r3, #31
 800011c:	401a      	ands	r2, r3
 800011e:	4b04      	ldr	r3, [pc, #16]	; (8000130 <__NVIC_EnableIRQ+0x30>)
 8000120:	2101      	movs	r1, #1
 8000122:	4091      	lsls	r1, r2
 8000124:	000a      	movs	r2, r1
 8000126:	601a      	str	r2, [r3, #0]
  }
}
 8000128:	46c0      	nop			; (mov r8, r8)
 800012a:	46bd      	mov	sp, r7
 800012c:	b002      	add	sp, #8
 800012e:	bd80      	pop	{r7, pc}
 8000130:	e000e100 	.word	0xe000e100

08000134 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000134:	b590      	push	{r4, r7, lr}
 8000136:	b083      	sub	sp, #12
 8000138:	af00      	add	r7, sp, #0
 800013a:	0002      	movs	r2, r0
 800013c:	6039      	str	r1, [r7, #0]
 800013e:	1dfb      	adds	r3, r7, #7
 8000140:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000142:	1dfb      	adds	r3, r7, #7
 8000144:	781b      	ldrb	r3, [r3, #0]
 8000146:	2b7f      	cmp	r3, #127	; 0x7f
 8000148:	d828      	bhi.n	800019c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800014a:	4a2f      	ldr	r2, [pc, #188]	; (8000208 <__NVIC_SetPriority+0xd4>)
 800014c:	1dfb      	adds	r3, r7, #7
 800014e:	781b      	ldrb	r3, [r3, #0]
 8000150:	b25b      	sxtb	r3, r3
 8000152:	089b      	lsrs	r3, r3, #2
 8000154:	33c0      	adds	r3, #192	; 0xc0
 8000156:	009b      	lsls	r3, r3, #2
 8000158:	589b      	ldr	r3, [r3, r2]
 800015a:	1dfa      	adds	r2, r7, #7
 800015c:	7812      	ldrb	r2, [r2, #0]
 800015e:	0011      	movs	r1, r2
 8000160:	2203      	movs	r2, #3
 8000162:	400a      	ands	r2, r1
 8000164:	00d2      	lsls	r2, r2, #3
 8000166:	21ff      	movs	r1, #255	; 0xff
 8000168:	4091      	lsls	r1, r2
 800016a:	000a      	movs	r2, r1
 800016c:	43d2      	mvns	r2, r2
 800016e:	401a      	ands	r2, r3
 8000170:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000172:	683b      	ldr	r3, [r7, #0]
 8000174:	019b      	lsls	r3, r3, #6
 8000176:	22ff      	movs	r2, #255	; 0xff
 8000178:	401a      	ands	r2, r3
 800017a:	1dfb      	adds	r3, r7, #7
 800017c:	781b      	ldrb	r3, [r3, #0]
 800017e:	0018      	movs	r0, r3
 8000180:	2303      	movs	r3, #3
 8000182:	4003      	ands	r3, r0
 8000184:	00db      	lsls	r3, r3, #3
 8000186:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000188:	481f      	ldr	r0, [pc, #124]	; (8000208 <__NVIC_SetPriority+0xd4>)
 800018a:	1dfb      	adds	r3, r7, #7
 800018c:	781b      	ldrb	r3, [r3, #0]
 800018e:	b25b      	sxtb	r3, r3
 8000190:	089b      	lsrs	r3, r3, #2
 8000192:	430a      	orrs	r2, r1
 8000194:	33c0      	adds	r3, #192	; 0xc0
 8000196:	009b      	lsls	r3, r3, #2
 8000198:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800019a:	e031      	b.n	8000200 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800019c:	4a1b      	ldr	r2, [pc, #108]	; (800020c <__NVIC_SetPriority+0xd8>)
 800019e:	1dfb      	adds	r3, r7, #7
 80001a0:	781b      	ldrb	r3, [r3, #0]
 80001a2:	0019      	movs	r1, r3
 80001a4:	230f      	movs	r3, #15
 80001a6:	400b      	ands	r3, r1
 80001a8:	3b08      	subs	r3, #8
 80001aa:	089b      	lsrs	r3, r3, #2
 80001ac:	3306      	adds	r3, #6
 80001ae:	009b      	lsls	r3, r3, #2
 80001b0:	18d3      	adds	r3, r2, r3
 80001b2:	3304      	adds	r3, #4
 80001b4:	681b      	ldr	r3, [r3, #0]
 80001b6:	1dfa      	adds	r2, r7, #7
 80001b8:	7812      	ldrb	r2, [r2, #0]
 80001ba:	0011      	movs	r1, r2
 80001bc:	2203      	movs	r2, #3
 80001be:	400a      	ands	r2, r1
 80001c0:	00d2      	lsls	r2, r2, #3
 80001c2:	21ff      	movs	r1, #255	; 0xff
 80001c4:	4091      	lsls	r1, r2
 80001c6:	000a      	movs	r2, r1
 80001c8:	43d2      	mvns	r2, r2
 80001ca:	401a      	ands	r2, r3
 80001cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80001ce:	683b      	ldr	r3, [r7, #0]
 80001d0:	019b      	lsls	r3, r3, #6
 80001d2:	22ff      	movs	r2, #255	; 0xff
 80001d4:	401a      	ands	r2, r3
 80001d6:	1dfb      	adds	r3, r7, #7
 80001d8:	781b      	ldrb	r3, [r3, #0]
 80001da:	0018      	movs	r0, r3
 80001dc:	2303      	movs	r3, #3
 80001de:	4003      	ands	r3, r0
 80001e0:	00db      	lsls	r3, r3, #3
 80001e2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80001e4:	4809      	ldr	r0, [pc, #36]	; (800020c <__NVIC_SetPriority+0xd8>)
 80001e6:	1dfb      	adds	r3, r7, #7
 80001e8:	781b      	ldrb	r3, [r3, #0]
 80001ea:	001c      	movs	r4, r3
 80001ec:	230f      	movs	r3, #15
 80001ee:	4023      	ands	r3, r4
 80001f0:	3b08      	subs	r3, #8
 80001f2:	089b      	lsrs	r3, r3, #2
 80001f4:	430a      	orrs	r2, r1
 80001f6:	3306      	adds	r3, #6
 80001f8:	009b      	lsls	r3, r3, #2
 80001fa:	18c3      	adds	r3, r0, r3
 80001fc:	3304      	adds	r3, #4
 80001fe:	601a      	str	r2, [r3, #0]
}
 8000200:	46c0      	nop			; (mov r8, r8)
 8000202:	46bd      	mov	sp, r7
 8000204:	b003      	add	sp, #12
 8000206:	bd90      	pop	{r4, r7, pc}
 8000208:	e000e100 	.word	0xe000e100
 800020c:	e000ed00 	.word	0xe000ed00

08000210 <updateTime>:
  uint8_t MNU;
  uint8_t ST;
  uint8_t SU;
} Time;

void updateTime(Time time) {
 8000210:	b580      	push	{r7, lr}
 8000212:	b082      	sub	sp, #8
 8000214:	af00      	add	r7, sp, #0
 8000216:	003b      	movs	r3, r7
 8000218:	6018      	str	r0, [r3, #0]
 800021a:	6059      	str	r1, [r3, #4]
  GPIO_State(GPIOB, 5, (time.HT & 0x01));
 800021c:	003b      	movs	r3, r7
 800021e:	781b      	ldrb	r3, [r3, #0]
 8000220:	2201      	movs	r2, #1
 8000222:	4013      	ands	r3, r2
 8000224:	b2db      	uxtb	r3, r3
 8000226:	4844      	ldr	r0, [pc, #272]	; (8000338 <updateTime+0x128>)
 8000228:	001a      	movs	r2, r3
 800022a:	2105      	movs	r1, #5
 800022c:	f000 f93e 	bl	80004ac <GPIO_State>
  GPIO_State(GPIOB, 6, (time.HT & 0x02));
 8000230:	003b      	movs	r3, r7
 8000232:	781b      	ldrb	r3, [r3, #0]
 8000234:	2202      	movs	r2, #2
 8000236:	4013      	ands	r3, r2
 8000238:	b2db      	uxtb	r3, r3
 800023a:	483f      	ldr	r0, [pc, #252]	; (8000338 <updateTime+0x128>)
 800023c:	001a      	movs	r2, r3
 800023e:	2106      	movs	r1, #6
 8000240:	f000 f934 	bl	80004ac <GPIO_State>

  GPIO_State(GPIOB, 4, (time.HU & 0x01));
 8000244:	003b      	movs	r3, r7
 8000246:	785b      	ldrb	r3, [r3, #1]
 8000248:	2201      	movs	r2, #1
 800024a:	4013      	ands	r3, r2
 800024c:	b2db      	uxtb	r3, r3
 800024e:	483a      	ldr	r0, [pc, #232]	; (8000338 <updateTime+0x128>)
 8000250:	001a      	movs	r2, r3
 8000252:	2104      	movs	r1, #4
 8000254:	f000 f92a 	bl	80004ac <GPIO_State>
  GPIO_State(GPIOA, 8, (time.HU & 0x02));
 8000258:	003b      	movs	r3, r7
 800025a:	785b      	ldrb	r3, [r3, #1]
 800025c:	2202      	movs	r2, #2
 800025e:	4013      	ands	r3, r2
 8000260:	b2da      	uxtb	r2, r3
 8000262:	23a0      	movs	r3, #160	; 0xa0
 8000264:	05db      	lsls	r3, r3, #23
 8000266:	2108      	movs	r1, #8
 8000268:	0018      	movs	r0, r3
 800026a:	f000 f91f 	bl	80004ac <GPIO_State>
  GPIO_State(GPIOA, 0, (time.HU & 0x04));
 800026e:	003b      	movs	r3, r7
 8000270:	785b      	ldrb	r3, [r3, #1]
 8000272:	2204      	movs	r2, #4
 8000274:	4013      	ands	r3, r2
 8000276:	b2da      	uxtb	r2, r3
 8000278:	23a0      	movs	r3, #160	; 0xa0
 800027a:	05db      	lsls	r3, r3, #23
 800027c:	2100      	movs	r1, #0
 800027e:	0018      	movs	r0, r3
 8000280:	f000 f914 	bl	80004ac <GPIO_State>
  GPIO_State(GPIOA, 1, (time.HU & 0x08));
 8000284:	003b      	movs	r3, r7
 8000286:	785b      	ldrb	r3, [r3, #1]
 8000288:	2208      	movs	r2, #8
 800028a:	4013      	ands	r3, r2
 800028c:	b2da      	uxtb	r2, r3
 800028e:	23a0      	movs	r3, #160	; 0xa0
 8000290:	05db      	lsls	r3, r3, #23
 8000292:	2101      	movs	r1, #1
 8000294:	0018      	movs	r0, r3
 8000296:	f000 f909 	bl	80004ac <GPIO_State>

  GPIO_State(GPIOB, 3, (time.MNT & 0x01));
 800029a:	003b      	movs	r3, r7
 800029c:	789b      	ldrb	r3, [r3, #2]
 800029e:	2201      	movs	r2, #1
 80002a0:	4013      	ands	r3, r2
 80002a2:	b2db      	uxtb	r3, r3
 80002a4:	4824      	ldr	r0, [pc, #144]	; (8000338 <updateTime+0x128>)
 80002a6:	001a      	movs	r2, r3
 80002a8:	2103      	movs	r1, #3
 80002aa:	f000 f8ff 	bl	80004ac <GPIO_State>
  GPIO_State(GPIOB, 1, (time.MNT & 0x02));
 80002ae:	003b      	movs	r3, r7
 80002b0:	789b      	ldrb	r3, [r3, #2]
 80002b2:	2202      	movs	r2, #2
 80002b4:	4013      	ands	r3, r2
 80002b6:	b2db      	uxtb	r3, r3
 80002b8:	481f      	ldr	r0, [pc, #124]	; (8000338 <updateTime+0x128>)
 80002ba:	001a      	movs	r2, r3
 80002bc:	2101      	movs	r1, #1
 80002be:	f000 f8f5 	bl	80004ac <GPIO_State>
  GPIO_State(GPIOB, 0, (time.MNT & 0x04));
 80002c2:	003b      	movs	r3, r7
 80002c4:	789b      	ldrb	r3, [r3, #2]
 80002c6:	2204      	movs	r2, #4
 80002c8:	4013      	ands	r3, r2
 80002ca:	b2db      	uxtb	r3, r3
 80002cc:	481a      	ldr	r0, [pc, #104]	; (8000338 <updateTime+0x128>)
 80002ce:	001a      	movs	r2, r3
 80002d0:	2100      	movs	r1, #0
 80002d2:	f000 f8eb 	bl	80004ac <GPIO_State>

  GPIO_State(GPIOA, 15, (time.MNU & 0x01));
 80002d6:	003b      	movs	r3, r7
 80002d8:	78db      	ldrb	r3, [r3, #3]
 80002da:	2201      	movs	r2, #1
 80002dc:	4013      	ands	r3, r2
 80002de:	b2da      	uxtb	r2, r3
 80002e0:	23a0      	movs	r3, #160	; 0xa0
 80002e2:	05db      	lsls	r3, r3, #23
 80002e4:	210f      	movs	r1, #15
 80002e6:	0018      	movs	r0, r3
 80002e8:	f000 f8e0 	bl	80004ac <GPIO_State>
  GPIO_State(GPIOA, 11, (time.MNU & 0x02));
 80002ec:	003b      	movs	r3, r7
 80002ee:	78db      	ldrb	r3, [r3, #3]
 80002f0:	2202      	movs	r2, #2
 80002f2:	4013      	ands	r3, r2
 80002f4:	b2da      	uxtb	r2, r3
 80002f6:	23a0      	movs	r3, #160	; 0xa0
 80002f8:	05db      	lsls	r3, r3, #23
 80002fa:	210b      	movs	r1, #11
 80002fc:	0018      	movs	r0, r3
 80002fe:	f000 f8d5 	bl	80004ac <GPIO_State>
  GPIO_State(GPIOA, 10, (time.MNU & 0x04));
 8000302:	003b      	movs	r3, r7
 8000304:	78db      	ldrb	r3, [r3, #3]
 8000306:	2204      	movs	r2, #4
 8000308:	4013      	ands	r3, r2
 800030a:	b2da      	uxtb	r2, r3
 800030c:	23a0      	movs	r3, #160	; 0xa0
 800030e:	05db      	lsls	r3, r3, #23
 8000310:	210a      	movs	r1, #10
 8000312:	0018      	movs	r0, r3
 8000314:	f000 f8ca 	bl	80004ac <GPIO_State>
  GPIO_State(GPIOA, 9, (time.MNU & 0x08));
 8000318:	003b      	movs	r3, r7
 800031a:	78db      	ldrb	r3, [r3, #3]
 800031c:	2208      	movs	r2, #8
 800031e:	4013      	ands	r3, r2
 8000320:	b2da      	uxtb	r2, r3
 8000322:	23a0      	movs	r3, #160	; 0xa0
 8000324:	05db      	lsls	r3, r3, #23
 8000326:	2109      	movs	r1, #9
 8000328:	0018      	movs	r0, r3
 800032a:	f000 f8bf 	bl	80004ac <GPIO_State>
}
 800032e:	46c0      	nop			; (mov r8, r8)
 8000330:	46bd      	mov	sp, r7
 8000332:	b002      	add	sp, #8
 8000334:	bd80      	pop	{r7, pc}
 8000336:	46c0      	nop			; (mov r8, r8)
 8000338:	50000400 	.word	0x50000400

0800033c <main>:

uint8_t show = 0;
Time time;
int main(void) {
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0

  SystemClockConfig();
 8000342:	f000 fadb 	bl	80008fc <SystemClockConfig>
  GPIO_Init();
 8000346:	f000 f8db 	bl	8000500 <GPIO_Init>
  //LPUART_Init();
  RTC_Init();
 800034a:	f000 f90b 	bl	8000564 <RTC_Init>
  initInterrupt();
 800034e:	f000 f84b 	bl	80003e8 <initInterrupt>
  //printf("Binary Watch V1.0\r\n");

  uint8_t old = 0;
 8000352:	1dfb      	adds	r3, r7, #7
 8000354:	2200      	movs	r2, #0
 8000356:	701a      	strb	r2, [r3, #0]

  while (1) {
    time.MNU = ((RTC->TR & 0xF00) >> 8);
 8000358:	4b20      	ldr	r3, [pc, #128]	; (80003dc <main+0xa0>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	0a1b      	lsrs	r3, r3, #8
 800035e:	b2db      	uxtb	r3, r3
 8000360:	220f      	movs	r2, #15
 8000362:	4013      	ands	r3, r2
 8000364:	b2da      	uxtb	r2, r3
 8000366:	4b1e      	ldr	r3, [pc, #120]	; (80003e0 <main+0xa4>)
 8000368:	70da      	strb	r2, [r3, #3]

    if (old != time.MNU) {
 800036a:	4b1d      	ldr	r3, [pc, #116]	; (80003e0 <main+0xa4>)
 800036c:	78db      	ldrb	r3, [r3, #3]
 800036e:	1dfa      	adds	r2, r7, #7
 8000370:	7812      	ldrb	r2, [r2, #0]
 8000372:	429a      	cmp	r2, r3
 8000374:	d0f0      	beq.n	8000358 <main+0x1c>
      old = time.MNU;
 8000376:	1dfb      	adds	r3, r7, #7
 8000378:	4a19      	ldr	r2, [pc, #100]	; (80003e0 <main+0xa4>)
 800037a:	78d2      	ldrb	r2, [r2, #3]
 800037c:	701a      	strb	r2, [r3, #0]
      time.HT = ((RTC->TR & 0x300000) >> 20);
 800037e:	4b17      	ldr	r3, [pc, #92]	; (80003dc <main+0xa0>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	0d1b      	lsrs	r3, r3, #20
 8000384:	b2db      	uxtb	r3, r3
 8000386:	2203      	movs	r2, #3
 8000388:	4013      	ands	r3, r2
 800038a:	b2da      	uxtb	r2, r3
 800038c:	4b14      	ldr	r3, [pc, #80]	; (80003e0 <main+0xa4>)
 800038e:	701a      	strb	r2, [r3, #0]
      time.HU = ((RTC->TR & 0xF0000) >> 16);
 8000390:	4b12      	ldr	r3, [pc, #72]	; (80003dc <main+0xa0>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	0c1b      	lsrs	r3, r3, #16
 8000396:	b2db      	uxtb	r3, r3
 8000398:	220f      	movs	r2, #15
 800039a:	4013      	ands	r3, r2
 800039c:	b2da      	uxtb	r2, r3
 800039e:	4b10      	ldr	r3, [pc, #64]	; (80003e0 <main+0xa4>)
 80003a0:	705a      	strb	r2, [r3, #1]
      time.MNT = ((RTC->TR & 0x7000) >> 12);
 80003a2:	4b0e      	ldr	r3, [pc, #56]	; (80003dc <main+0xa0>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	0b1b      	lsrs	r3, r3, #12
 80003a8:	b2db      	uxtb	r3, r3
 80003aa:	2207      	movs	r2, #7
 80003ac:	4013      	ands	r3, r2
 80003ae:	b2da      	uxtb	r2, r3
 80003b0:	4b0b      	ldr	r3, [pc, #44]	; (80003e0 <main+0xa4>)
 80003b2:	709a      	strb	r2, [r3, #2]
      time.MNU = ((RTC->TR & 0xF00) >> 8);
 80003b4:	4b09      	ldr	r3, [pc, #36]	; (80003dc <main+0xa0>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	0a1b      	lsrs	r3, r3, #8
 80003ba:	b2db      	uxtb	r3, r3
 80003bc:	220f      	movs	r2, #15
 80003be:	4013      	ands	r3, r2
 80003c0:	b2da      	uxtb	r2, r3
 80003c2:	4b07      	ldr	r3, [pc, #28]	; (80003e0 <main+0xa4>)
 80003c4:	70da      	strb	r2, [r3, #3]
      //printf("%d:%d:%d\r\n", ((time.HT * 10) + (time.HU)), ((time.MNT * 10) + time.MNU), ((time.ST * 10) + time.SU));
      if (show) {
 80003c6:	4b07      	ldr	r3, [pc, #28]	; (80003e4 <main+0xa8>)
 80003c8:	781b      	ldrb	r3, [r3, #0]
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d0c4      	beq.n	8000358 <main+0x1c>
        updateTime(time);
 80003ce:	4b04      	ldr	r3, [pc, #16]	; (80003e0 <main+0xa4>)
 80003d0:	6818      	ldr	r0, [r3, #0]
 80003d2:	6859      	ldr	r1, [r3, #4]
 80003d4:	f7ff ff1c 	bl	8000210 <updateTime>
    time.MNU = ((RTC->TR & 0xF00) >> 8);
 80003d8:	e7be      	b.n	8000358 <main+0x1c>
 80003da:	46c0      	nop			; (mov r8, r8)
 80003dc:	40002800 	.word	0x40002800
 80003e0:	20000020 	.word	0x20000020
 80003e4:	2000001c 	.word	0x2000001c

080003e8 <initInterrupt>:
    }

  }
}

void initInterrupt(void) {
 80003e8:	b580      	push	{r7, lr}
 80003ea:	af00      	add	r7, sp, #0
  SYSCFG->EXTICR[2] = 0x00;
 80003ec:	4b0c      	ldr	r3, [pc, #48]	; (8000420 <initInterrupt+0x38>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	611a      	str	r2, [r3, #16]
  EXTI->IMR |= 0x0004;
 80003f2:	4b0c      	ldr	r3, [pc, #48]	; (8000424 <initInterrupt+0x3c>)
 80003f4:	681a      	ldr	r2, [r3, #0]
 80003f6:	4b0b      	ldr	r3, [pc, #44]	; (8000424 <initInterrupt+0x3c>)
 80003f8:	2104      	movs	r1, #4
 80003fa:	430a      	orrs	r2, r1
 80003fc:	601a      	str	r2, [r3, #0]
  EXTI->RTSR |= 0x0004;
 80003fe:	4b09      	ldr	r3, [pc, #36]	; (8000424 <initInterrupt+0x3c>)
 8000400:	689a      	ldr	r2, [r3, #8]
 8000402:	4b08      	ldr	r3, [pc, #32]	; (8000424 <initInterrupt+0x3c>)
 8000404:	2104      	movs	r1, #4
 8000406:	430a      	orrs	r2, r1
 8000408:	609a      	str	r2, [r3, #8]
  NVIC_EnableIRQ(EXTI2_3_IRQn);
 800040a:	2006      	movs	r0, #6
 800040c:	f7ff fe78 	bl	8000100 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_3_IRQn, 0);
 8000410:	2100      	movs	r1, #0
 8000412:	2006      	movs	r0, #6
 8000414:	f7ff fe8e 	bl	8000134 <__NVIC_SetPriority>
}
 8000418:	46c0      	nop			; (mov r8, r8)
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
 800041e:	46c0      	nop			; (mov r8, r8)
 8000420:	40010000 	.word	0x40010000
 8000424:	40010400 	.word	0x40010400

08000428 <EXTI2_3_IRQHandler>:

void EXTI2_3_IRQHandler() {
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
  if (show == 1) {
 800042c:	4b0f      	ldr	r3, [pc, #60]	; (800046c <EXTI2_3_IRQHandler+0x44>)
 800042e:	781b      	ldrb	r3, [r3, #0]
 8000430:	2b01      	cmp	r3, #1
 8000432:	d10a      	bne.n	800044a <EXTI2_3_IRQHandler+0x22>
    GPIOA_OFF;
 8000434:	23a0      	movs	r3, #160	; 0xa0
 8000436:	05db      	lsls	r3, r3, #23
 8000438:	2200      	movs	r2, #0
 800043a:	615a      	str	r2, [r3, #20]
    GPIOB_OFF;
 800043c:	4b0c      	ldr	r3, [pc, #48]	; (8000470 <EXTI2_3_IRQHandler+0x48>)
 800043e:	2200      	movs	r2, #0
 8000440:	615a      	str	r2, [r3, #20]
    show = 0;
 8000442:	4b0a      	ldr	r3, [pc, #40]	; (800046c <EXTI2_3_IRQHandler+0x44>)
 8000444:	2200      	movs	r2, #0
 8000446:	701a      	strb	r2, [r3, #0]
 8000448:	e007      	b.n	800045a <EXTI2_3_IRQHandler+0x32>
  } else {
    show = 1;
 800044a:	4b08      	ldr	r3, [pc, #32]	; (800046c <EXTI2_3_IRQHandler+0x44>)
 800044c:	2201      	movs	r2, #1
 800044e:	701a      	strb	r2, [r3, #0]
    updateTime(time);
 8000450:	4b08      	ldr	r3, [pc, #32]	; (8000474 <EXTI2_3_IRQHandler+0x4c>)
 8000452:	6818      	ldr	r0, [r3, #0]
 8000454:	6859      	ldr	r1, [r3, #4]
 8000456:	f7ff fedb 	bl	8000210 <updateTime>
  }

  EXTI->PR |= 0x0004;
 800045a:	4b07      	ldr	r3, [pc, #28]	; (8000478 <EXTI2_3_IRQHandler+0x50>)
 800045c:	695a      	ldr	r2, [r3, #20]
 800045e:	4b06      	ldr	r3, [pc, #24]	; (8000478 <EXTI2_3_IRQHandler+0x50>)
 8000460:	2104      	movs	r1, #4
 8000462:	430a      	orrs	r2, r1
 8000464:	615a      	str	r2, [r3, #20]
}
 8000466:	46c0      	nop			; (mov r8, r8)
 8000468:	46bd      	mov	sp, r7
 800046a:	bd80      	pop	{r7, pc}
 800046c:	2000001c 	.word	0x2000001c
 8000470:	50000400 	.word	0x50000400
 8000474:	20000020 	.word	0x20000020
 8000478:	40010400 	.word	0x40010400

0800047c <Delay>:

void Delay(uint32_t ms) {
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  ms *= 1000;
 8000484:	687a      	ldr	r2, [r7, #4]
 8000486:	0013      	movs	r3, r2
 8000488:	015b      	lsls	r3, r3, #5
 800048a:	1a9b      	subs	r3, r3, r2
 800048c:	009b      	lsls	r3, r3, #2
 800048e:	189b      	adds	r3, r3, r2
 8000490:	00db      	lsls	r3, r3, #3
 8000492:	607b      	str	r3, [r7, #4]
  while (ms--) {
 8000494:	e000      	b.n	8000498 <Delay+0x1c>
    __NOP();
 8000496:	46c0      	nop			; (mov r8, r8)
  while (ms--) {
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	1e5a      	subs	r2, r3, #1
 800049c:	607a      	str	r2, [r7, #4]
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d1f9      	bne.n	8000496 <Delay+0x1a>
  }
}
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	46c0      	nop			; (mov r8, r8)
 80004a6:	46bd      	mov	sp, r7
 80004a8:	b002      	add	sp, #8
 80004aa:	bd80      	pop	{r7, pc}

080004ac <GPIO_State>:
  while (!(LPUART1->ISR & (0x01 << 6))) {
  }
  return ch;
}

void GPIO_State(GPIO_TypeDef *PORT, uint8_t pin, uint8_t state) {
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b082      	sub	sp, #8
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
 80004b4:	0008      	movs	r0, r1
 80004b6:	0011      	movs	r1, r2
 80004b8:	1cfb      	adds	r3, r7, #3
 80004ba:	1c02      	adds	r2, r0, #0
 80004bc:	701a      	strb	r2, [r3, #0]
 80004be:	1cbb      	adds	r3, r7, #2
 80004c0:	1c0a      	adds	r2, r1, #0
 80004c2:	701a      	strb	r2, [r3, #0]
  if (state) {
 80004c4:	1cbb      	adds	r3, r7, #2
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d00a      	beq.n	80004e2 <GPIO_State+0x36>
    PORT->ODR |= (0x01 << pin);
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	695b      	ldr	r3, [r3, #20]
 80004d0:	1cfa      	adds	r2, r7, #3
 80004d2:	7812      	ldrb	r2, [r2, #0]
 80004d4:	2101      	movs	r1, #1
 80004d6:	4091      	lsls	r1, r2
 80004d8:	000a      	movs	r2, r1
 80004da:	431a      	orrs	r2, r3
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	615a      	str	r2, [r3, #20]
  } else {
    PORT->ODR &= ~(0x01 << pin);
  }
}
 80004e0:	e00a      	b.n	80004f8 <GPIO_State+0x4c>
    PORT->ODR &= ~(0x01 << pin);
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	695b      	ldr	r3, [r3, #20]
 80004e6:	1cfa      	adds	r2, r7, #3
 80004e8:	7812      	ldrb	r2, [r2, #0]
 80004ea:	2101      	movs	r1, #1
 80004ec:	4091      	lsls	r1, r2
 80004ee:	000a      	movs	r2, r1
 80004f0:	43d2      	mvns	r2, r2
 80004f2:	401a      	ands	r2, r3
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	615a      	str	r2, [r3, #20]
}
 80004f8:	46c0      	nop			; (mov r8, r8)
 80004fa:	46bd      	mov	sp, r7
 80004fc:	b002      	add	sp, #8
 80004fe:	bd80      	pop	{r7, pc}

08000500 <GPIO_Init>:

void GPIO_Init(void) {
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
  RCC->IOPENR |= RCC_IOPENR_IOPAEN; /* Enable GPIO Clock for PORT A */
 8000504:	4b13      	ldr	r3, [pc, #76]	; (8000554 <GPIO_Init+0x54>)
 8000506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000508:	4b12      	ldr	r3, [pc, #72]	; (8000554 <GPIO_Init+0x54>)
 800050a:	2101      	movs	r1, #1
 800050c:	430a      	orrs	r2, r1
 800050e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->IOPENR |= RCC_IOPENR_IOPBEN; /* Enable GPIO Clock for PORT B */
 8000510:	4b10      	ldr	r3, [pc, #64]	; (8000554 <GPIO_Init+0x54>)
 8000512:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000514:	4b0f      	ldr	r3, [pc, #60]	; (8000554 <GPIO_Init+0x54>)
 8000516:	2102      	movs	r1, #2
 8000518:	430a      	orrs	r2, r1
 800051a:	62da      	str	r2, [r3, #44]	; 0x2c

  GPIOA->MODER = (0x6B55FE85);
 800051c:	23a0      	movs	r3, #160	; 0xa0
 800051e:	05db      	lsls	r3, r3, #23
 8000520:	4a0d      	ldr	r2, [pc, #52]	; (8000558 <GPIO_Init+0x58>)
 8000522:	601a      	str	r2, [r3, #0]
   * A5: Reset State              |   A13: Alternate Function Mode (SWD)
   * A6: Reset State              |   A14: Alternate Function Mode (SWD)
   * A7: Reset State              |   A15: Output Mode
   */

  GPIOA->AFR[0] |= (0x06 << 12); /* AF6 on Pin A3 */
 8000524:	23a0      	movs	r3, #160	; 0xa0
 8000526:	05db      	lsls	r3, r3, #23
 8000528:	6a1a      	ldr	r2, [r3, #32]
 800052a:	23a0      	movs	r3, #160	; 0xa0
 800052c:	05db      	lsls	r3, r3, #23
 800052e:	21c0      	movs	r1, #192	; 0xc0
 8000530:	01c9      	lsls	r1, r1, #7
 8000532:	430a      	orrs	r2, r1
 8000534:	621a      	str	r2, [r3, #32]
  GPIOA->AFR[0] |= (0x06 << 16); /* AF6 on Pin A4 */
 8000536:	23a0      	movs	r3, #160	; 0xa0
 8000538:	05db      	lsls	r3, r3, #23
 800053a:	6a1a      	ldr	r2, [r3, #32]
 800053c:	23a0      	movs	r3, #160	; 0xa0
 800053e:	05db      	lsls	r3, r3, #23
 8000540:	21c0      	movs	r1, #192	; 0xc0
 8000542:	02c9      	lsls	r1, r1, #11
 8000544:	430a      	orrs	r2, r1
 8000546:	621a      	str	r2, [r3, #32]

  GPIOB->MODER = (0xFFFFD555);
 8000548:	4b04      	ldr	r3, [pc, #16]	; (800055c <GPIO_Init+0x5c>)
 800054a:	4a05      	ldr	r2, [pc, #20]	; (8000560 <GPIO_Init+0x60>)
 800054c:	601a      	str	r2, [r3, #0]
   * B5: Output Mode
   * B6: Output Mode
   * B7: Reset State
   */

}
 800054e:	46c0      	nop			; (mov r8, r8)
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}
 8000554:	40021000 	.word	0x40021000
 8000558:	6b55fe85 	.word	0x6b55fe85
 800055c:	50000400 	.word	0x50000400
 8000560:	ffffd555 	.word	0xffffd555

08000564 <RTC_Init>:
  LPUART1->CR1 |= (0x01 << 3); /* Transmitter Enable */
  LPUART1->CR1 |= (0x01 << 0); /* LPUART Enable */
//LPUART1->CR1 |= USART_CR1_UESM;
}

void RTC_Init(void) {
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0

  RCC->APB1ENR |= RCC_APB1ENR_PWREN; /* Power Interface Clock Enable */
 800056a:	4bdb      	ldr	r3, [pc, #876]	; (80008d8 <RTC_Init+0x374>)
 800056c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800056e:	4bda      	ldr	r3, [pc, #872]	; (80008d8 <RTC_Init+0x374>)
 8000570:	2180      	movs	r1, #128	; 0x80
 8000572:	0549      	lsls	r1, r1, #21
 8000574:	430a      	orrs	r2, r1
 8000576:	639a      	str	r2, [r3, #56]	; 0x38
  PWR->CR |= PWR_CR_DBP; /* Unlock Access to CSR */
 8000578:	4bd8      	ldr	r3, [pc, #864]	; (80008dc <RTC_Init+0x378>)
 800057a:	681a      	ldr	r2, [r3, #0]
 800057c:	4bd7      	ldr	r3, [pc, #860]	; (80008dc <RTC_Init+0x378>)
 800057e:	2180      	movs	r1, #128	; 0x80
 8000580:	0049      	lsls	r1, r1, #1
 8000582:	430a      	orrs	r2, r1
 8000584:	601a      	str	r2, [r3, #0]
  RCC->CSR |= RCC_CSR_LSEDRV;
 8000586:	4bd4      	ldr	r3, [pc, #848]	; (80008d8 <RTC_Init+0x374>)
 8000588:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800058a:	4bd3      	ldr	r3, [pc, #844]	; (80008d8 <RTC_Init+0x374>)
 800058c:	21c0      	movs	r1, #192	; 0xc0
 800058e:	0149      	lsls	r1, r1, #5
 8000590:	430a      	orrs	r2, r1
 8000592:	651a      	str	r2, [r3, #80]	; 0x50
  RCC->CSR |= RCC_CSR_LSEON; /* Enable Low Speed Internal Oscillator */
 8000594:	4bd0      	ldr	r3, [pc, #832]	; (80008d8 <RTC_Init+0x374>)
 8000596:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000598:	4bcf      	ldr	r3, [pc, #828]	; (80008d8 <RTC_Init+0x374>)
 800059a:	2180      	movs	r1, #128	; 0x80
 800059c:	0049      	lsls	r1, r1, #1
 800059e:	430a      	orrs	r2, r1
 80005a0:	651a      	str	r2, [r3, #80]	; 0x50
  while ((RCC->CSR & (RCC_CSR_LSERDY)) != (RCC_CSR_LSERDY)) /* Wait for LSI Oscillator to stabilize */
 80005a2:	46c0      	nop			; (mov r8, r8)
 80005a4:	4bcc      	ldr	r3, [pc, #816]	; (80008d8 <RTC_Init+0x374>)
 80005a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80005a8:	2380      	movs	r3, #128	; 0x80
 80005aa:	009b      	lsls	r3, r3, #2
 80005ac:	401a      	ands	r2, r3
 80005ae:	2380      	movs	r3, #128	; 0x80
 80005b0:	009b      	lsls	r3, r3, #2
 80005b2:	429a      	cmp	r2, r3
 80005b4:	d1f6      	bne.n	80005a4 <RTC_Init+0x40>
  {
  }
  RCC->CSR |= RCC_CSR_RTCEN; /* Enable RTC */
 80005b6:	4bc8      	ldr	r3, [pc, #800]	; (80008d8 <RTC_Init+0x374>)
 80005b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80005ba:	4bc7      	ldr	r3, [pc, #796]	; (80008d8 <RTC_Init+0x374>)
 80005bc:	2180      	movs	r1, #128	; 0x80
 80005be:	02c9      	lsls	r1, r1, #11
 80005c0:	430a      	orrs	r2, r1
 80005c2:	651a      	str	r2, [r3, #80]	; 0x50
  RCC->CSR &= ~(0x03 << 16); /* Clear RTC Oscillator Selection */
 80005c4:	4bc4      	ldr	r3, [pc, #784]	; (80008d8 <RTC_Init+0x374>)
 80005c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80005c8:	4bc3      	ldr	r3, [pc, #780]	; (80008d8 <RTC_Init+0x374>)
 80005ca:	49c5      	ldr	r1, [pc, #788]	; (80008e0 <RTC_Init+0x37c>)
 80005cc:	400a      	ands	r2, r1
 80005ce:	651a      	str	r2, [r3, #80]	; 0x50
  RCC->CSR |= RCC_CSR_RTCSEL_LSE; /* Select Low Speed Internal Oscillator as source for RTC */
 80005d0:	4bc1      	ldr	r3, [pc, #772]	; (80008d8 <RTC_Init+0x374>)
 80005d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80005d4:	4bc0      	ldr	r3, [pc, #768]	; (80008d8 <RTC_Init+0x374>)
 80005d6:	2180      	movs	r1, #128	; 0x80
 80005d8:	0249      	lsls	r1, r1, #9
 80005da:	430a      	orrs	r2, r1
 80005dc:	651a      	str	r2, [r3, #80]	; 0x50
  RCC->APB1ENR &= ~ RCC_APB1ENR_PWREN; /* Power Interface Clock Disable */
 80005de:	4bbe      	ldr	r3, [pc, #760]	; (80008d8 <RTC_Init+0x374>)
 80005e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80005e2:	4bbd      	ldr	r3, [pc, #756]	; (80008d8 <RTC_Init+0x374>)
 80005e4:	49bf      	ldr	r1, [pc, #764]	; (80008e4 <RTC_Init+0x380>)
 80005e6:	400a      	ands	r2, r1
 80005e8:	639a      	str	r2, [r3, #56]	; 0x38

  uint8_t state = 0;
 80005ea:	1dfb      	adds	r3, r7, #7
 80005ec:	2200      	movs	r2, #0
 80005ee:	701a      	strb	r2, [r3, #0]
  uint8_t HT = 0, HU = 0, MNT = 0, MNU = 0;
 80005f0:	1dbb      	adds	r3, r7, #6
 80005f2:	2200      	movs	r2, #0
 80005f4:	701a      	strb	r2, [r3, #0]
 80005f6:	1d7b      	adds	r3, r7, #5
 80005f8:	2200      	movs	r2, #0
 80005fa:	701a      	strb	r2, [r3, #0]
 80005fc:	1d3b      	adds	r3, r7, #4
 80005fe:	2200      	movs	r2, #0
 8000600:	701a      	strb	r2, [r3, #0]
 8000602:	1cfb      	adds	r3, r7, #3
 8000604:	2200      	movs	r2, #0
 8000606:	701a      	strb	r2, [r3, #0]
  if (RTC_INIT) {
    state = 5;
 8000608:	1dfb      	adds	r3, r7, #7
 800060a:	2205      	movs	r2, #5
 800060c:	701a      	strb	r2, [r3, #0]
    RTC->BKP0R = 0x00173700;
 800060e:	4bb6      	ldr	r3, [pc, #728]	; (80008e8 <RTC_Init+0x384>)
 8000610:	4ab6      	ldr	r2, [pc, #728]	; (80008ec <RTC_Init+0x388>)
 8000612:	651a      	str	r2, [r3, #80]	; 0x50
  }
  while (state == 0) {
 8000614:	e033      	b.n	800067e <RTC_Init+0x11a>
    if (HT < 2) {
 8000616:	1dbb      	adds	r3, r7, #6
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	2b01      	cmp	r3, #1
 800061c:	d805      	bhi.n	800062a <RTC_Init+0xc6>
      HT++;
 800061e:	1dbb      	adds	r3, r7, #6
 8000620:	781a      	ldrb	r2, [r3, #0]
 8000622:	1dbb      	adds	r3, r7, #6
 8000624:	3201      	adds	r2, #1
 8000626:	701a      	strb	r2, [r3, #0]
 8000628:	e002      	b.n	8000630 <RTC_Init+0xcc>
    } else {
      HT = 0;
 800062a:	1dbb      	adds	r3, r7, #6
 800062c:	2200      	movs	r2, #0
 800062e:	701a      	strb	r2, [r3, #0]
    }

    GPIO_State(GPIOB, 5, (HT & 0x01));
 8000630:	1dbb      	adds	r3, r7, #6
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2201      	movs	r2, #1
 8000636:	4013      	ands	r3, r2
 8000638:	b2db      	uxtb	r3, r3
 800063a:	48ad      	ldr	r0, [pc, #692]	; (80008f0 <RTC_Init+0x38c>)
 800063c:	001a      	movs	r2, r3
 800063e:	2105      	movs	r1, #5
 8000640:	f7ff ff34 	bl	80004ac <GPIO_State>
    GPIO_State(GPIOB, 6, (HT & 0x02));
 8000644:	1dbb      	adds	r3, r7, #6
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	2202      	movs	r2, #2
 800064a:	4013      	ands	r3, r2
 800064c:	b2db      	uxtb	r3, r3
 800064e:	48a8      	ldr	r0, [pc, #672]	; (80008f0 <RTC_Init+0x38c>)
 8000650:	001a      	movs	r2, r3
 8000652:	2106      	movs	r1, #6
 8000654:	f7ff ff2a 	bl	80004ac <GPIO_State>
    Delay(1000);
 8000658:	23fa      	movs	r3, #250	; 0xfa
 800065a:	009b      	lsls	r3, r3, #2
 800065c:	0018      	movs	r0, r3
 800065e:	f7ff ff0d 	bl	800047c <Delay>
    if (BUTTON_PRESSED) {
 8000662:	23a0      	movs	r3, #160	; 0xa0
 8000664:	05db      	lsls	r3, r3, #23
 8000666:	691b      	ldr	r3, [r3, #16]
 8000668:	2204      	movs	r2, #4
 800066a:	4013      	ands	r3, r2
 800066c:	1dfa      	adds	r2, r7, #7
 800066e:	1df9      	adds	r1, r7, #7
 8000670:	7809      	ldrb	r1, [r1, #0]
 8000672:	7011      	strb	r1, [r2, #0]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d102      	bne.n	800067e <RTC_Init+0x11a>
      state = 1;
 8000678:	1dfb      	adds	r3, r7, #7
 800067a:	2201      	movs	r2, #1
 800067c:	701a      	strb	r2, [r3, #0]
  while (state == 0) {
 800067e:	1dfb      	adds	r3, r7, #7
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d0c7      	beq.n	8000616 <RTC_Init+0xb2>
    }
  }

  while (state == 1) {
 8000686:	e04a      	b.n	800071e <RTC_Init+0x1ba>
    if (HU < 9) {
 8000688:	1d7b      	adds	r3, r7, #5
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2b08      	cmp	r3, #8
 800068e:	d805      	bhi.n	800069c <RTC_Init+0x138>
      HU++;
 8000690:	1d7b      	adds	r3, r7, #5
 8000692:	781a      	ldrb	r2, [r3, #0]
 8000694:	1d7b      	adds	r3, r7, #5
 8000696:	3201      	adds	r2, #1
 8000698:	701a      	strb	r2, [r3, #0]
 800069a:	e002      	b.n	80006a2 <RTC_Init+0x13e>
    } else {
      HU = 0;
 800069c:	1d7b      	adds	r3, r7, #5
 800069e:	2200      	movs	r2, #0
 80006a0:	701a      	strb	r2, [r3, #0]
    }
    GPIO_State(GPIOB, 4, (HU & 0x01));
 80006a2:	1d7b      	adds	r3, r7, #5
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	2201      	movs	r2, #1
 80006a8:	4013      	ands	r3, r2
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	4890      	ldr	r0, [pc, #576]	; (80008f0 <RTC_Init+0x38c>)
 80006ae:	001a      	movs	r2, r3
 80006b0:	2104      	movs	r1, #4
 80006b2:	f7ff fefb 	bl	80004ac <GPIO_State>
    GPIO_State(GPIOA, 8, (HU & 0x02));
 80006b6:	1d7b      	adds	r3, r7, #5
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	2202      	movs	r2, #2
 80006bc:	4013      	ands	r3, r2
 80006be:	b2da      	uxtb	r2, r3
 80006c0:	23a0      	movs	r3, #160	; 0xa0
 80006c2:	05db      	lsls	r3, r3, #23
 80006c4:	2108      	movs	r1, #8
 80006c6:	0018      	movs	r0, r3
 80006c8:	f7ff fef0 	bl	80004ac <GPIO_State>
    GPIO_State(GPIOA, 0, (HU & 0x04));
 80006cc:	1d7b      	adds	r3, r7, #5
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	2204      	movs	r2, #4
 80006d2:	4013      	ands	r3, r2
 80006d4:	b2da      	uxtb	r2, r3
 80006d6:	23a0      	movs	r3, #160	; 0xa0
 80006d8:	05db      	lsls	r3, r3, #23
 80006da:	2100      	movs	r1, #0
 80006dc:	0018      	movs	r0, r3
 80006de:	f7ff fee5 	bl	80004ac <GPIO_State>
    GPIO_State(GPIOA, 1, (HU & 0x08));
 80006e2:	1d7b      	adds	r3, r7, #5
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	2208      	movs	r2, #8
 80006e8:	4013      	ands	r3, r2
 80006ea:	b2da      	uxtb	r2, r3
 80006ec:	23a0      	movs	r3, #160	; 0xa0
 80006ee:	05db      	lsls	r3, r3, #23
 80006f0:	2101      	movs	r1, #1
 80006f2:	0018      	movs	r0, r3
 80006f4:	f7ff feda 	bl	80004ac <GPIO_State>
    Delay(1000);
 80006f8:	23fa      	movs	r3, #250	; 0xfa
 80006fa:	009b      	lsls	r3, r3, #2
 80006fc:	0018      	movs	r0, r3
 80006fe:	f7ff febd 	bl	800047c <Delay>
    if (BUTTON_PRESSED) {
 8000702:	23a0      	movs	r3, #160	; 0xa0
 8000704:	05db      	lsls	r3, r3, #23
 8000706:	691b      	ldr	r3, [r3, #16]
 8000708:	2204      	movs	r2, #4
 800070a:	4013      	ands	r3, r2
 800070c:	1dfa      	adds	r2, r7, #7
 800070e:	1df9      	adds	r1, r7, #7
 8000710:	7809      	ldrb	r1, [r1, #0]
 8000712:	7011      	strb	r1, [r2, #0]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d102      	bne.n	800071e <RTC_Init+0x1ba>
      state = 2;
 8000718:	1dfb      	adds	r3, r7, #7
 800071a:	2202      	movs	r2, #2
 800071c:	701a      	strb	r2, [r3, #0]
  while (state == 1) {
 800071e:	1dfb      	adds	r3, r7, #7
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	2b01      	cmp	r3, #1
 8000724:	d0b0      	beq.n	8000688 <RTC_Init+0x124>
    }
  }

  while (state == 2) {
 8000726:	e03d      	b.n	80007a4 <RTC_Init+0x240>
    if (MNT < 6) {
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	2b05      	cmp	r3, #5
 800072e:	d805      	bhi.n	800073c <RTC_Init+0x1d8>
      MNT++;
 8000730:	1d3b      	adds	r3, r7, #4
 8000732:	781a      	ldrb	r2, [r3, #0]
 8000734:	1d3b      	adds	r3, r7, #4
 8000736:	3201      	adds	r2, #1
 8000738:	701a      	strb	r2, [r3, #0]
 800073a:	e002      	b.n	8000742 <RTC_Init+0x1de>
    } else {
      MNT = 0;
 800073c:	1d3b      	adds	r3, r7, #4
 800073e:	2200      	movs	r2, #0
 8000740:	701a      	strb	r2, [r3, #0]
    }

    GPIO_State(GPIOB, 3, (MNT & 0x01));
 8000742:	1d3b      	adds	r3, r7, #4
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	2201      	movs	r2, #1
 8000748:	4013      	ands	r3, r2
 800074a:	b2db      	uxtb	r3, r3
 800074c:	4868      	ldr	r0, [pc, #416]	; (80008f0 <RTC_Init+0x38c>)
 800074e:	001a      	movs	r2, r3
 8000750:	2103      	movs	r1, #3
 8000752:	f7ff feab 	bl	80004ac <GPIO_State>
    GPIO_State(GPIOB, 1, (MNT & 0x02));
 8000756:	1d3b      	adds	r3, r7, #4
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	2202      	movs	r2, #2
 800075c:	4013      	ands	r3, r2
 800075e:	b2db      	uxtb	r3, r3
 8000760:	4863      	ldr	r0, [pc, #396]	; (80008f0 <RTC_Init+0x38c>)
 8000762:	001a      	movs	r2, r3
 8000764:	2101      	movs	r1, #1
 8000766:	f7ff fea1 	bl	80004ac <GPIO_State>
    GPIO_State(GPIOB, 0, (MNT & 0x04));
 800076a:	1d3b      	adds	r3, r7, #4
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	2204      	movs	r2, #4
 8000770:	4013      	ands	r3, r2
 8000772:	b2db      	uxtb	r3, r3
 8000774:	485e      	ldr	r0, [pc, #376]	; (80008f0 <RTC_Init+0x38c>)
 8000776:	001a      	movs	r2, r3
 8000778:	2100      	movs	r1, #0
 800077a:	f7ff fe97 	bl	80004ac <GPIO_State>
    Delay(1000);
 800077e:	23fa      	movs	r3, #250	; 0xfa
 8000780:	009b      	lsls	r3, r3, #2
 8000782:	0018      	movs	r0, r3
 8000784:	f7ff fe7a 	bl	800047c <Delay>
    if (BUTTON_PRESSED) {
 8000788:	23a0      	movs	r3, #160	; 0xa0
 800078a:	05db      	lsls	r3, r3, #23
 800078c:	691b      	ldr	r3, [r3, #16]
 800078e:	2204      	movs	r2, #4
 8000790:	4013      	ands	r3, r2
 8000792:	1dfa      	adds	r2, r7, #7
 8000794:	1df9      	adds	r1, r7, #7
 8000796:	7809      	ldrb	r1, [r1, #0]
 8000798:	7011      	strb	r1, [r2, #0]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d102      	bne.n	80007a4 <RTC_Init+0x240>
      state = 3;
 800079e:	1dfb      	adds	r3, r7, #7
 80007a0:	2203      	movs	r2, #3
 80007a2:	701a      	strb	r2, [r3, #0]
  while (state == 2) {
 80007a4:	1dfb      	adds	r3, r7, #7
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	2b02      	cmp	r3, #2
 80007aa:	d0bd      	beq.n	8000728 <RTC_Init+0x1c4>
    }
  }

  while (state == 3) {
 80007ac:	e057      	b.n	800085e <RTC_Init+0x2fa>
    if (MNU < 9) {
 80007ae:	1cfb      	adds	r3, r7, #3
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	2b08      	cmp	r3, #8
 80007b4:	d805      	bhi.n	80007c2 <RTC_Init+0x25e>
      MNU++;
 80007b6:	1cfb      	adds	r3, r7, #3
 80007b8:	781a      	ldrb	r2, [r3, #0]
 80007ba:	1cfb      	adds	r3, r7, #3
 80007bc:	3201      	adds	r2, #1
 80007be:	701a      	strb	r2, [r3, #0]
 80007c0:	e002      	b.n	80007c8 <RTC_Init+0x264>
    } else {
      MNU = 0;
 80007c2:	1cfb      	adds	r3, r7, #3
 80007c4:	2200      	movs	r2, #0
 80007c6:	701a      	strb	r2, [r3, #0]
    }

    GPIO_State(GPIOA, 15, (MNU & 0x01));
 80007c8:	1cfb      	adds	r3, r7, #3
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	2201      	movs	r2, #1
 80007ce:	4013      	ands	r3, r2
 80007d0:	b2da      	uxtb	r2, r3
 80007d2:	23a0      	movs	r3, #160	; 0xa0
 80007d4:	05db      	lsls	r3, r3, #23
 80007d6:	210f      	movs	r1, #15
 80007d8:	0018      	movs	r0, r3
 80007da:	f7ff fe67 	bl	80004ac <GPIO_State>
    GPIO_State(GPIOA, 11, (MNU & 0x02));
 80007de:	1cfb      	adds	r3, r7, #3
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	2202      	movs	r2, #2
 80007e4:	4013      	ands	r3, r2
 80007e6:	b2da      	uxtb	r2, r3
 80007e8:	23a0      	movs	r3, #160	; 0xa0
 80007ea:	05db      	lsls	r3, r3, #23
 80007ec:	210b      	movs	r1, #11
 80007ee:	0018      	movs	r0, r3
 80007f0:	f7ff fe5c 	bl	80004ac <GPIO_State>
    GPIO_State(GPIOA, 10, (MNU & 0x04));
 80007f4:	1cfb      	adds	r3, r7, #3
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	2204      	movs	r2, #4
 80007fa:	4013      	ands	r3, r2
 80007fc:	b2da      	uxtb	r2, r3
 80007fe:	23a0      	movs	r3, #160	; 0xa0
 8000800:	05db      	lsls	r3, r3, #23
 8000802:	210a      	movs	r1, #10
 8000804:	0018      	movs	r0, r3
 8000806:	f7ff fe51 	bl	80004ac <GPIO_State>
    GPIO_State(GPIOA, 9, (MNU & 0x08));
 800080a:	1cfb      	adds	r3, r7, #3
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	2208      	movs	r2, #8
 8000810:	4013      	ands	r3, r2
 8000812:	b2da      	uxtb	r2, r3
 8000814:	23a0      	movs	r3, #160	; 0xa0
 8000816:	05db      	lsls	r3, r3, #23
 8000818:	2109      	movs	r1, #9
 800081a:	0018      	movs	r0, r3
 800081c:	f7ff fe46 	bl	80004ac <GPIO_State>
    Delay(1000);
 8000820:	23fa      	movs	r3, #250	; 0xfa
 8000822:	009b      	lsls	r3, r3, #2
 8000824:	0018      	movs	r0, r3
 8000826:	f7ff fe29 	bl	800047c <Delay>
    if (BUTTON_PRESSED) {
 800082a:	23a0      	movs	r3, #160	; 0xa0
 800082c:	05db      	lsls	r3, r3, #23
 800082e:	691b      	ldr	r3, [r3, #16]
 8000830:	2204      	movs	r2, #4
 8000832:	4013      	ands	r3, r2
 8000834:	d102      	bne.n	800083c <RTC_Init+0x2d8>
      state = 0;
 8000836:	1dfb      	adds	r3, r7, #7
 8000838:	2200      	movs	r2, #0
 800083a:	701a      	strb	r2, [r3, #0]
    }
    RTC->BKP0R = ((HT << 20) | (HU << 16) | (MNT << 12) | (MNU << 8)); /*  */
 800083c:	1dbb      	adds	r3, r7, #6
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	051a      	lsls	r2, r3, #20
 8000842:	1d7b      	adds	r3, r7, #5
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	041b      	lsls	r3, r3, #16
 8000848:	431a      	orrs	r2, r3
 800084a:	1d3b      	adds	r3, r7, #4
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	031b      	lsls	r3, r3, #12
 8000850:	431a      	orrs	r2, r3
 8000852:	1cfb      	adds	r3, r7, #3
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	021b      	lsls	r3, r3, #8
 8000858:	431a      	orrs	r2, r3
 800085a:	4b23      	ldr	r3, [pc, #140]	; (80008e8 <RTC_Init+0x384>)
 800085c:	651a      	str	r2, [r3, #80]	; 0x50
  while (state == 3) {
 800085e:	1dfb      	adds	r3, r7, #7
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2b03      	cmp	r3, #3
 8000864:	d0a3      	beq.n	80007ae <RTC_Init+0x24a>

  }
  RTC->WPR = 0xCA; /* Unlock write protection on all RTC registers */
 8000866:	4b20      	ldr	r3, [pc, #128]	; (80008e8 <RTC_Init+0x384>)
 8000868:	22ca      	movs	r2, #202	; 0xca
 800086a:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53; /* Unlock write protection on all RTC registers */
 800086c:	4b1e      	ldr	r3, [pc, #120]	; (80008e8 <RTC_Init+0x384>)
 800086e:	2253      	movs	r2, #83	; 0x53
 8000870:	625a      	str	r2, [r3, #36]	; 0x24

  RTC->ISR = RTC_ISR_INIT; /* Allow Time to be edited, initialization mode enabled */
 8000872:	4b1d      	ldr	r3, [pc, #116]	; (80008e8 <RTC_Init+0x384>)
 8000874:	2280      	movs	r2, #128	; 0x80
 8000876:	60da      	str	r2, [r3, #12]
  while ((RTC->ISR & (RTC_ISR_INITF)) != (RTC_ISR_INITF)) {
 8000878:	46c0      	nop			; (mov r8, r8)
 800087a:	4b1b      	ldr	r3, [pc, #108]	; (80008e8 <RTC_Init+0x384>)
 800087c:	68db      	ldr	r3, [r3, #12]
 800087e:	2240      	movs	r2, #64	; 0x40
 8000880:	4013      	ands	r3, r2
 8000882:	2b40      	cmp	r3, #64	; 0x40
 8000884:	d1f9      	bne.n	800087a <RTC_Init+0x316>
  }
  RTC->PRER = 0x007F00FF; /* Configure Prescaler: RTCCLK / (PREDIV_A + 1) = 32768kHz / 127 + 1 = 256Hz 256Hz / (PREDIV_S + 1) = 256 / 255 + 1 = 1Hz*/
 8000886:	4b18      	ldr	r3, [pc, #96]	; (80008e8 <RTC_Init+0x384>)
 8000888:	4a1a      	ldr	r2, [pc, #104]	; (80008f4 <RTC_Init+0x390>)
 800088a:	611a      	str	r2, [r3, #16]
  RTC->TR = RTC->BKP0R; /*  */
 800088c:	4a16      	ldr	r2, [pc, #88]	; (80008e8 <RTC_Init+0x384>)
 800088e:	4b16      	ldr	r3, [pc, #88]	; (80008e8 <RTC_Init+0x384>)
 8000890:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8000892:	601a      	str	r2, [r3, #0]
  RTC->CR |= RTC_CR_FMT; /* 24-hour time format */
 8000894:	4b14      	ldr	r3, [pc, #80]	; (80008e8 <RTC_Init+0x384>)
 8000896:	689a      	ldr	r2, [r3, #8]
 8000898:	4b13      	ldr	r3, [pc, #76]	; (80008e8 <RTC_Init+0x384>)
 800089a:	2140      	movs	r1, #64	; 0x40
 800089c:	430a      	orrs	r2, r1
 800089e:	609a      	str	r2, [r3, #8]
  RTC->CR |= RTC_CR_BYPSHAD;
 80008a0:	4b11      	ldr	r3, [pc, #68]	; (80008e8 <RTC_Init+0x384>)
 80008a2:	689a      	ldr	r2, [r3, #8]
 80008a4:	4b10      	ldr	r3, [pc, #64]	; (80008e8 <RTC_Init+0x384>)
 80008a6:	2120      	movs	r1, #32
 80008a8:	430a      	orrs	r2, r1
 80008aa:	609a      	str	r2, [r3, #8]

  RTC->ISR &= ~RTC_ISR_INIT; /* Initialization mode disabled */
 80008ac:	4b0e      	ldr	r3, [pc, #56]	; (80008e8 <RTC_Init+0x384>)
 80008ae:	68da      	ldr	r2, [r3, #12]
 80008b0:	4b0d      	ldr	r3, [pc, #52]	; (80008e8 <RTC_Init+0x384>)
 80008b2:	2180      	movs	r1, #128	; 0x80
 80008b4:	438a      	bics	r2, r1
 80008b6:	60da      	str	r2, [r3, #12]

  RTC->WPR = 0xFE; /* Lock write protection on all RTC registers */
 80008b8:	4b0b      	ldr	r3, [pc, #44]	; (80008e8 <RTC_Init+0x384>)
 80008ba:	22fe      	movs	r2, #254	; 0xfe
 80008bc:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x64; /* Lock write protection on all RTC registers */
 80008be:	4b0a      	ldr	r3, [pc, #40]	; (80008e8 <RTC_Init+0x384>)
 80008c0:	2264      	movs	r2, #100	; 0x64
 80008c2:	625a      	str	r2, [r3, #36]	; 0x24

  PWR->CR &= ~ PWR_CR_DBP; /* Lock Access to CSR */
 80008c4:	4b05      	ldr	r3, [pc, #20]	; (80008dc <RTC_Init+0x378>)
 80008c6:	681a      	ldr	r2, [r3, #0]
 80008c8:	4b04      	ldr	r3, [pc, #16]	; (80008dc <RTC_Init+0x378>)
 80008ca:	490b      	ldr	r1, [pc, #44]	; (80008f8 <RTC_Init+0x394>)
 80008cc:	400a      	ands	r2, r1
 80008ce:	601a      	str	r2, [r3, #0]

}
 80008d0:	46c0      	nop			; (mov r8, r8)
 80008d2:	46bd      	mov	sp, r7
 80008d4:	b002      	add	sp, #8
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	40021000 	.word	0x40021000
 80008dc:	40007000 	.word	0x40007000
 80008e0:	fffcffff 	.word	0xfffcffff
 80008e4:	efffffff 	.word	0xefffffff
 80008e8:	40002800 	.word	0x40002800
 80008ec:	00173700 	.word	0x00173700
 80008f0:	50000400 	.word	0x50000400
 80008f4:	007f00ff 	.word	0x007f00ff
 80008f8:	fffffeff 	.word	0xfffffeff

080008fc <SystemClockConfig>:

void SystemClockConfig(void) {
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  RCC->CR |= RCC_CR_HSIDIVEN;
 8000900:	4b24      	ldr	r3, [pc, #144]	; (8000994 <SystemClockConfig+0x98>)
 8000902:	681a      	ldr	r2, [r3, #0]
 8000904:	4b23      	ldr	r3, [pc, #140]	; (8000994 <SystemClockConfig+0x98>)
 8000906:	2108      	movs	r1, #8
 8000908:	430a      	orrs	r2, r1
 800090a:	601a      	str	r2, [r3, #0]
  RCC->CR |= RCC_CR_HSION; /* Enable High speed internal oscillator */
 800090c:	4b21      	ldr	r3, [pc, #132]	; (8000994 <SystemClockConfig+0x98>)
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	4b20      	ldr	r3, [pc, #128]	; (8000994 <SystemClockConfig+0x98>)
 8000912:	2101      	movs	r1, #1
 8000914:	430a      	orrs	r2, r1
 8000916:	601a      	str	r2, [r3, #0]
  while ((RCC->CR & RCC_CR_HSIRDY) == 0) { /* Wait for HSI to become stable */
 8000918:	46c0      	nop			; (mov r8, r8)
 800091a:	4b1e      	ldr	r3, [pc, #120]	; (8000994 <SystemClockConfig+0x98>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	2204      	movs	r2, #4
 8000920:	4013      	ands	r3, r2
 8000922:	d0fa      	beq.n	800091a <SystemClockConfig+0x1e>
  }

  RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000924:	4b1b      	ldr	r3, [pc, #108]	; (8000994 <SystemClockConfig+0x98>)
 8000926:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000928:	4b1a      	ldr	r3, [pc, #104]	; (8000994 <SystemClockConfig+0x98>)
 800092a:	2180      	movs	r1, #128	; 0x80
 800092c:	0549      	lsls	r1, r1, #21
 800092e:	430a      	orrs	r2, r1
 8000930:	639a      	str	r2, [r3, #56]	; 0x38
  PWR->CR |= PWR_CR_VOS;
 8000932:	4b19      	ldr	r3, [pc, #100]	; (8000998 <SystemClockConfig+0x9c>)
 8000934:	681a      	ldr	r2, [r3, #0]
 8000936:	4b18      	ldr	r3, [pc, #96]	; (8000998 <SystemClockConfig+0x9c>)
 8000938:	21c0      	movs	r1, #192	; 0xc0
 800093a:	0149      	lsls	r1, r1, #5
 800093c:	430a      	orrs	r2, r1
 800093e:	601a      	str	r2, [r3, #0]

  RCC->CFGR &= ~RCC_CFGR_SW; /* Reset System Clock Switch */
 8000940:	4b14      	ldr	r3, [pc, #80]	; (8000994 <SystemClockConfig+0x98>)
 8000942:	68da      	ldr	r2, [r3, #12]
 8000944:	4b13      	ldr	r3, [pc, #76]	; (8000994 <SystemClockConfig+0x98>)
 8000946:	2103      	movs	r1, #3
 8000948:	438a      	bics	r2, r1
 800094a:	60da      	str	r2, [r3, #12]
  RCC->CFGR |= RCC_CFGR_SW_HSI; /* System Clock Switch set to HSI16 */
 800094c:	4b11      	ldr	r3, [pc, #68]	; (8000994 <SystemClockConfig+0x98>)
 800094e:	68da      	ldr	r2, [r3, #12]
 8000950:	4b10      	ldr	r3, [pc, #64]	; (8000994 <SystemClockConfig+0x98>)
 8000952:	2101      	movs	r1, #1
 8000954:	430a      	orrs	r2, r1
 8000956:	60da      	str	r2, [r3, #12]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8000958:	46c0      	nop			; (mov r8, r8)
 800095a:	4b0e      	ldr	r3, [pc, #56]	; (8000994 <SystemClockConfig+0x98>)
 800095c:	68db      	ldr	r3, [r3, #12]
 800095e:	220c      	movs	r2, #12
 8000960:	4013      	ands	r3, r2
 8000962:	2b04      	cmp	r3, #4
 8000964:	d1f9      	bne.n	800095a <SystemClockConfig+0x5e>
    ;
  RCC->CFGR |= RCC_CFGR_MCOPRE_DIV16;
 8000966:	4b0b      	ldr	r3, [pc, #44]	; (8000994 <SystemClockConfig+0x98>)
 8000968:	68da      	ldr	r2, [r3, #12]
 800096a:	4b0a      	ldr	r3, [pc, #40]	; (8000994 <SystemClockConfig+0x98>)
 800096c:	2180      	movs	r1, #128	; 0x80
 800096e:	05c9      	lsls	r1, r1, #23
 8000970:	430a      	orrs	r2, r1
 8000972:	60da      	str	r2, [r3, #12]
  RCC->CFGR |= RCC_CFGR_MCOSEL_HSI; /* Set HSI Oscillator as Microcontroller Clock */
 8000974:	4b07      	ldr	r3, [pc, #28]	; (8000994 <SystemClockConfig+0x98>)
 8000976:	68da      	ldr	r2, [r3, #12]
 8000978:	4b06      	ldr	r3, [pc, #24]	; (8000994 <SystemClockConfig+0x98>)
 800097a:	2180      	movs	r1, #128	; 0x80
 800097c:	0489      	lsls	r1, r1, #18
 800097e:	430a      	orrs	r2, r1
 8000980:	60da      	str	r2, [r3, #12]
  RCC->APB1ENR &= ~ RCC_APB1ENR_PWREN; /* Power Interface Clock Disable */
 8000982:	4b04      	ldr	r3, [pc, #16]	; (8000994 <SystemClockConfig+0x98>)
 8000984:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000986:	4b03      	ldr	r3, [pc, #12]	; (8000994 <SystemClockConfig+0x98>)
 8000988:	4904      	ldr	r1, [pc, #16]	; (800099c <SystemClockConfig+0xa0>)
 800098a:	400a      	ands	r2, r1
 800098c:	639a      	str	r2, [r3, #56]	; 0x38

}
 800098e:	46c0      	nop			; (mov r8, r8)
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	40021000 	.word	0x40021000
 8000998:	40007000 	.word	0x40007000
 800099c:	efffffff 	.word	0xefffffff

080009a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009a0:	480d      	ldr	r0, [pc, #52]	; (80009d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009a2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80009a4:	e000      	b.n	80009a8 <Reset_Handler+0x8>
 80009a6:	bf00      	nop

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009a8:	480c      	ldr	r0, [pc, #48]	; (80009dc <LoopForever+0x6>)
  ldr r1, =_edata
 80009aa:	490d      	ldr	r1, [pc, #52]	; (80009e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009ac:	4a0d      	ldr	r2, [pc, #52]	; (80009e4 <LoopForever+0xe>)
  movs r3, #0
 80009ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009b0:	e002      	b.n	80009b8 <LoopCopyDataInit>

080009b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009b6:	3304      	adds	r3, #4

080009b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009bc:	d3f9      	bcc.n	80009b2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009be:	4a0a      	ldr	r2, [pc, #40]	; (80009e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009c0:	4c0a      	ldr	r4, [pc, #40]	; (80009ec <LoopForever+0x16>)
  movs r3, #0
 80009c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009c4:	e001      	b.n	80009ca <LoopFillZerobss>

080009c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009c8:	3204      	adds	r2, #4

080009ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009cc:	d3fb      	bcc.n	80009c6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80009ce:	f000 f811 	bl	80009f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009d2:	f7ff fcb3 	bl	800033c <main>

080009d6 <LoopForever>:

LoopForever:
  b LoopForever
 80009d6:	e7fe      	b.n	80009d6 <LoopForever>
  ldr   r0, =_estack
 80009d8:	20000800 	.word	0x20000800
  ldr r0, =_sdata
 80009dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009e0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80009e4:	08000a5c 	.word	0x08000a5c
  ldr r2, =_sbss
 80009e8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80009ec:	20000028 	.word	0x20000028

080009f0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009f0:	e7fe      	b.n	80009f0 <ADC_IRQHandler>
	...

080009f4 <__libc_init_array>:
 80009f4:	b570      	push	{r4, r5, r6, lr}
 80009f6:	2600      	movs	r6, #0
 80009f8:	4d0c      	ldr	r5, [pc, #48]	; (8000a2c <__libc_init_array+0x38>)
 80009fa:	4c0d      	ldr	r4, [pc, #52]	; (8000a30 <__libc_init_array+0x3c>)
 80009fc:	1b64      	subs	r4, r4, r5
 80009fe:	10a4      	asrs	r4, r4, #2
 8000a00:	42a6      	cmp	r6, r4
 8000a02:	d109      	bne.n	8000a18 <__libc_init_array+0x24>
 8000a04:	2600      	movs	r6, #0
 8000a06:	f000 f819 	bl	8000a3c <_init>
 8000a0a:	4d0a      	ldr	r5, [pc, #40]	; (8000a34 <__libc_init_array+0x40>)
 8000a0c:	4c0a      	ldr	r4, [pc, #40]	; (8000a38 <__libc_init_array+0x44>)
 8000a0e:	1b64      	subs	r4, r4, r5
 8000a10:	10a4      	asrs	r4, r4, #2
 8000a12:	42a6      	cmp	r6, r4
 8000a14:	d105      	bne.n	8000a22 <__libc_init_array+0x2e>
 8000a16:	bd70      	pop	{r4, r5, r6, pc}
 8000a18:	00b3      	lsls	r3, r6, #2
 8000a1a:	58eb      	ldr	r3, [r5, r3]
 8000a1c:	4798      	blx	r3
 8000a1e:	3601      	adds	r6, #1
 8000a20:	e7ee      	b.n	8000a00 <__libc_init_array+0xc>
 8000a22:	00b3      	lsls	r3, r6, #2
 8000a24:	58eb      	ldr	r3, [r5, r3]
 8000a26:	4798      	blx	r3
 8000a28:	3601      	adds	r6, #1
 8000a2a:	e7f2      	b.n	8000a12 <__libc_init_array+0x1e>
 8000a2c:	08000a54 	.word	0x08000a54
 8000a30:	08000a54 	.word	0x08000a54
 8000a34:	08000a54 	.word	0x08000a54
 8000a38:	08000a58 	.word	0x08000a58

08000a3c <_init>:
 8000a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a3e:	46c0      	nop			; (mov r8, r8)
 8000a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a42:	bc08      	pop	{r3}
 8000a44:	469e      	mov	lr, r3
 8000a46:	4770      	bx	lr

08000a48 <_fini>:
 8000a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a4a:	46c0      	nop			; (mov r8, r8)
 8000a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a4e:	bc08      	pop	{r3}
 8000a50:	469e      	mov	lr, r3
 8000a52:	4770      	bx	lr
