# IC_Contest_2016 preliminary
/src : Verilog design  
/sim : Simulation results(include RTL_simulation and Gate-level simulation)  
/syn: Synthesis(timing report and area report)  
