# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"RippleAdder_testbench_time_impl.v" \
"../../../../../RippleAdder.srcs/sim_1/new/RippleAdder_testbench.v" \

# Do not sort compile order
nosort
