// Seed: 4064145729
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2
);
  wor id_4 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wand id_2,
    input wand id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    input wor id_7,
    output uwire id_8,
    input uwire id_9,
    input supply1 id_10,
    input uwire id_11,
    output tri id_12,
    input wand id_13,
    input supply1 id_14,
    input wand id_15,
    output wire id_16,
    output uwire id_17,
    output supply0 id_18,
    input uwire id_19,
    input tri0 id_20,
    output supply0 id_21,
    input tri1 id_22,
    input supply1 id_23,
    input uwire id_24,
    output uwire id_25,
    output uwire id_26,
    output wire id_27,
    output tri0 id_28,
    input supply0 id_29,
    output tri1 id_30,
    input tri id_31,
    output supply0 id_32,
    output tri id_33,
    output wor id_34,
    input wire id_35
    , id_49,
    output tri id_36,
    input tri1 id_37,
    output tri1 id_38,
    output wand id_39,
    output tri id_40,
    output tri1 id_41,
    output supply0 id_42,
    input supply1 id_43,
    inout wire id_44,
    input supply1 id_45,
    output supply0 id_46,
    input wor id_47
);
  wire id_50, id_51, id_52;
  module_0(
      id_34, id_22, id_13
  );
endmodule
