# UART-Verification-using-System-Verilog
This project implements functional verification of a UART (Universal Asynchronous Receiver Transmitter) using SystemVerilog. It uses a transaction-based architecture with components like generator, driver, monitor, scoreboard, and environment to ensure protocol correctness and data integrity.
