// ****************************************************************************** 
// Copyright     :  Copyright (C) 2018, Hisilicon Technologies Co. Ltd.
// File name     :  hipciec_ap_dma_reg_reg_offset.h
// Department    :  CAD Development Department
// Author        :  xxx
// Version       :  1.0
// Date          :  2017/10/24
// Description   :  The description of xxx project
// Others        :  Generated automatically by nManager V4.2 
// History       :  xxx 2018/07/13 11:22:08 Create file
// ******************************************************************************

#ifndef __HIPCIEC_AP_DMA_REG_REG_OFFSET_H__
#define __HIPCIEC_AP_DMA_REG_REG_OFFSET_H__

/* HIPCIEC_AP_DMA_REG Base address of Module's Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE                       (0)

/******************************************************************************/
/*                      HiPCIECTRL40V200 HIPCIEC_AP_DMA_REG Registers' Definitions                            */
/******************************************************************************/

#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_0_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x0)    /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_1_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x100)  /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_2_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x200)  /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_3_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x300)  /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_4_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x400)  /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_5_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x500)  /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_6_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x600)  /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_7_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x700)  /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_8_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x800)  /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_9_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x900)  /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_10_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA00)  /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_11_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB00)  /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_12_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC00)  /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_13_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD00)  /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_14_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE00)  /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_15_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF00)  /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_16_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1000) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_17_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1100) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_18_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1200) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_19_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1300) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_20_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1400) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_21_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1500) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_22_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1600) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_23_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1700) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_24_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1800) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_25_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1900) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_26_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A00) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_27_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B00) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_28_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C00) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_29_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D00) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_30_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E00) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_31_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F00) /* DMA Queue SQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_0_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x4)    /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_1_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x104)  /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_2_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x204)  /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_3_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x304)  /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_4_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x404)  /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_5_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x504)  /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_6_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x604)  /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_7_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x704)  /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_8_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x804)  /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_9_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x904)  /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_10_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA04)  /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_11_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB04)  /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_12_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC04)  /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_13_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD04)  /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_14_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE04)  /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_15_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF04)  /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_16_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1004) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_17_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1104) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_18_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1204) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_19_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1304) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_20_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1404) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_21_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1504) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_22_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1604) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_23_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1704) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_24_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1804) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_25_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1904) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_26_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A04) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_27_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B04) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_28_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C04) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_29_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D04) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_30_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E04) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_31_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F04) /* DMA Queue SQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x8)    /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x108)  /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x208)  /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_3_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x308)  /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_4_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x408)  /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_5_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x508)  /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_6_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x608)  /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_7_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x708)  /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_8_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x808)  /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_9_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x908)  /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_10_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA08)  /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_11_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB08)  /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_12_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC08)  /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_13_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD08)  /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_14_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE08)  /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_15_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF08)  /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_16_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1008) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_17_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1108) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_18_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1208) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_19_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1308) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_20_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1408) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_21_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1508) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_22_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1608) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_23_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1708) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_24_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1808) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_25_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1908) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_26_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A08) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_27_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B08) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_28_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C08) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_29_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D08) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_30_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E08) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_31_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F08) /* DMA Queue SQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_0_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC)    /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_1_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x10C)  /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_2_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20C)  /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_3_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x30C)  /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_4_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x40C)  /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_5_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x50C)  /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_6_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x60C)  /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_7_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x70C)  /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_8_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x80C)  /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_9_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x90C)  /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_10_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA0C)  /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_11_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB0C)  /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_12_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC0C)  /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_13_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD0C)  /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_14_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE0C)  /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_15_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF0C)  /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_16_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x100C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_17_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x110C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_18_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x120C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_19_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x130C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_20_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x140C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_21_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x150C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_22_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x160C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_23_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x170C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_24_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x180C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_25_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x190C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_26_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A0C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_27_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B0C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_28_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C0C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_29_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D0C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_30_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E0C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_31_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F0C) /* DMA Queue SQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_0_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x10)   /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_1_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x110)  /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_2_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x210)  /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_3_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x310)  /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_4_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x410)  /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_5_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x510)  /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_6_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x610)  /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_7_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x710)  /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_8_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x810)  /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_9_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x910)  /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_10_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA10)  /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_11_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB10)  /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_12_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC10)  /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_13_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD10)  /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_14_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE10)  /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_15_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF10)  /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_16_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1010) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_17_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1110) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_18_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1210) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_19_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1310) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_20_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1410) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_21_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1510) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_22_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1610) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_23_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1710) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_24_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1810) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_25_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1910) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_26_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A10) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_27_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B10) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_28_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C10) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_29_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D10) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_30_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E10) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_31_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F10) /* DMA Queue CQ Base Address Low Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_0_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x14)   /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_1_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x114)  /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_2_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x214)  /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_3_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x314)  /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_4_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x414)  /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_5_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x514)  /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_6_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x614)  /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_7_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x714)  /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_8_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x814)  /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_9_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x914)  /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_10_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA14)  /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_11_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB14)  /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_12_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC14)  /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_13_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD14)  /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_14_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE14)  /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_15_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF14)  /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_16_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1014) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_17_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1114) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_18_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1214) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_19_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1314) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_20_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1414) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_21_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1514) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_22_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1614) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_23_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1714) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_24_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1814) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_25_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1914) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_26_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A14) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_27_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B14) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_28_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C14) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_29_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D14) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_30_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E14) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_31_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F14) /* DMA Queue CQ Base Address High Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x18)   /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x118)  /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x218)  /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_3_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x318)  /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_4_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x418)  /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_5_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x518)  /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_6_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x618)  /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_7_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x718)  /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_8_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x818)  /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_9_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x918)  /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_10_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA18)  /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_11_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB18)  /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_12_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC18)  /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_13_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD18)  /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_14_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE18)  /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_15_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF18)  /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_16_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1018) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_17_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1118) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_18_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1218) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_19_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1318) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_20_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1418) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_21_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1518) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_22_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1618) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_23_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1718) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_24_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1818) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_25_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1918) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_26_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A18) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_27_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B18) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_28_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C18) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_29_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D18) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_30_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E18) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_31_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F18) /* DMA Queue CQ Depth */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_0_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C)   /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_1_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x11C)  /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_2_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x21C)  /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_3_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x31C)  /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_4_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x41C)  /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_5_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x51C)  /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_6_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x61C)  /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_7_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x71C)  /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_8_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x81C)  /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_9_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x91C)  /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_10_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA1C)  /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_11_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB1C)  /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_12_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC1C)  /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_13_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD1C)  /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_14_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE1C)  /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_15_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF1C)  /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_16_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x101C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_17_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x111C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_18_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x121C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_19_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x131C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_20_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x141C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_21_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x151C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_22_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x161C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_23_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x171C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_24_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x181C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_25_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x191C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_26_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A1C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_27_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B1C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_28_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C1C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_29_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D1C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_30_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E1C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_31_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F1C) /* DMA Queue CQ Head Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20)   /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x120)  /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x220)  /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x320)  /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_4_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x420)  /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_5_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x520)  /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_6_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x620)  /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_7_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x720)  /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_8_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x820)  /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_9_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x920)  /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_10_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA20)  /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_11_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB20)  /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_12_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC20)  /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_13_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD20)  /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_14_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE20)  /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_15_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF20)  /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_16_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1020) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_17_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1120) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_18_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1220) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_19_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1320) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_20_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1420) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_21_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1520) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_22_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1620) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_23_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1720) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_24_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1820) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_25_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1920) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_26_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A20) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_27_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B20) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_28_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C20) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_29_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D20) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_30_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E20) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL0_31_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F20) /* DMA Queue control Register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x24)   /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x124)  /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x224)  /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x324)  /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_4_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x424)  /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_5_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x524)  /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_6_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x624)  /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_7_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x724)  /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_8_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x824)  /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_9_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x924)  /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_10_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA24)  /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_11_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB24)  /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_12_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC24)  /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_13_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD24)  /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_14_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE24)  /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_15_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF24)  /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_16_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1024) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_17_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1124) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_18_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1224) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_19_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1324) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_20_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1424) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_21_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1524) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_22_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1624) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_23_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1724) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_24_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1824) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_25_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1924) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_26_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A24) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_27_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B24) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_28_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C24) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_29_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D24) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_30_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E24) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL1_31_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F24) /* DMA Queue control Register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_0_REG              (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x28)   /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_1_REG              (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x128)  /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_2_REG              (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x228)  /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_3_REG              (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x328)  /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_4_REG              (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x428)  /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_5_REG              (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x528)  /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_6_REG              (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x628)  /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_7_REG              (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x728)  /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_8_REG              (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x828)  /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_9_REG              (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x928)  /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_10_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA28)  /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_11_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB28)  /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_12_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC28)  /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_13_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD28)  /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_14_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE28)  /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_15_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF28)  /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_16_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1028) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_17_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1128) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_18_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1228) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_19_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1328) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_20_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1428) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_21_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1528) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_22_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1628) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_23_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1728) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_24_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1828) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_25_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1928) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_26_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A28) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_27_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B28) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_28_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C28) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_29_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D28) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_30_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E28) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_31_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F28) /* DMA Queue Reserved Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x30)   /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x130)  /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x230)  /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_3_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x330)  /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_4_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x430)  /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_5_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x530)  /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_6_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x630)  /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_7_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x730)  /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_8_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x830)  /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_9_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x930)  /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_10_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA30)  /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_11_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB30)  /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_12_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC30)  /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_13_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD30)  /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_14_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE30)  /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_15_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF30)  /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_16_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1030) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_17_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1130) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_18_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1230) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_19_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1330) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_20_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1430) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_21_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1530) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_22_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1630) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_23_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1730) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_24_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1830) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_25_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1930) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_26_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A30) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_27_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B30) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_28_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C30) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_29_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D30) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_30_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E30) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_FSM_STS_31_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F30) /* DMA Queue FSM Status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x34)   /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x134)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x234)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_3_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x334)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_4_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x434)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_5_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x534)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_6_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x634)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_7_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x734)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_8_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x834)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_9_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x934)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_10_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA34)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_11_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB34)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_12_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC34)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_13_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD34)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_14_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE34)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_15_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF34)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_16_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1034) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_17_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1134) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_18_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1234) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_19_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1334) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_20_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1434) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_21_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1534) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_22_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1634) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_23_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1734) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_24_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1834) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_25_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1934) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_26_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A34) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_27_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B34) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_28_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C34) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_29_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D34) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_30_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E34) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS_31_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F34) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x38)   /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x138)  /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x238)  /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_3_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x338)  /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_4_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x438)  /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_5_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x538)  /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_6_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x638)  /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_7_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x738)  /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_8_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x838)  /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_9_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x938)  /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_10_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA38)  /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_11_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB38)  /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_12_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC38)  /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_13_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD38)  /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_14_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE38)  /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_15_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF38)  /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_16_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1038) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_17_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1138) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_18_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1238) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_19_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1338) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_20_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1438) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_21_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1538) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_22_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1638) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_23_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1738) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_24_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1838) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_25_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1938) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_26_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A38) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_27_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B38) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_28_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C38) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_29_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D38) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_30_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E38) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_31_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F38) /* Byte counter for current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_0_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x3C)   /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_1_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x13C)  /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_2_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x23C)  /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_3_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x33C)  /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_4_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x43C)  /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_5_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x53C)  /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_6_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x63C)  /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_7_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x73C)  /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_8_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x83C)  /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_9_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x93C)  /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_10_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA3C)  /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_11_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB3C)  /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_12_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC3C)  /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_13_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD3C)  /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_14_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE3C)  /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_15_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF3C)  /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_16_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x103C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_17_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x113C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_18_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x123C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_19_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x133C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_20_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x143C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_21_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x153C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_22_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x163C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_23_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x173C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_24_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x183C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_25_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x193C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_26_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A3C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_27_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B3C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_28_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C3C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_29_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D3C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_30_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E3C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_31_REG     (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F3C) /* DMA Queue CQ Tail Pointer Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x40)   /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x140)  /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x240)  /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_3_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x340)  /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_4_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x440)  /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_5_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x540)  /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_6_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x640)  /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_7_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x740)  /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_8_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x840)  /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_9_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x940)  /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_10_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA40)  /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_11_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB40)  /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_12_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC40)  /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_13_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD40)  /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_14_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE40)  /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_15_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF40)  /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_16_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1040) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_17_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1140) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_18_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1240) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_19_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1340) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_20_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1440) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_21_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1540) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_22_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1640) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_23_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1740) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_24_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1840) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_25_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1940) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_26_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A40) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_27_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B40) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_28_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C40) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_29_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D40) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_30_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E40) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_STS_31_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F40) /* DMA Queue Interrupt Status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x44)   /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x144)  /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x244)  /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_3_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x344)  /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_4_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x444)  /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_5_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x544)  /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_6_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x644)  /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_7_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x744)  /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_8_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x844)  /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_9_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x944)  /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_10_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA44)  /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_11_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB44)  /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_12_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC44)  /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_13_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD44)  /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_14_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE44)  /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_15_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF44)  /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_16_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1044) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_17_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1144) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_18_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1244) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_19_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1344) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_20_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1444) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_21_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1544) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_22_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1644) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_23_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1744) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_24_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1844) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_25_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1944) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_26_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A44) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_27_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B44) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_28_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C44) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_29_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D44) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_30_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E44) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MSK_31_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F44) /* DMA Queue Interrupt Mask Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x48)   /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x148)  /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x248)  /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_3_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x348)  /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_4_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x448)  /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_5_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x548)  /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_6_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x648)  /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_7_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x748)  /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_8_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x848)  /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_9_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x948)  /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_10_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA48)  /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_11_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB48)  /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_12_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC48)  /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_13_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD48)  /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_14_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE48)  /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_15_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF48)  /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_16_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1048) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_17_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1148) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_18_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1248) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_19_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1348) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_20_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1448) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_21_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1548) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_22_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1648) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_23_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1748) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_24_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1848) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_25_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1948) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_26_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A48) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_27_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B48) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_28_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C48) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_29_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D48) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_30_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E48) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM6_31_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F48) /* The statistics number for dma_queu_err12/13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x50)   /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x150)  /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x250)  /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x350)  /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_4_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x450)  /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_5_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x550)  /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_6_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x650)  /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_7_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x750)  /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_8_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x850)  /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_9_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x950)  /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_10_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA50)  /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_11_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB50)  /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_12_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC50)  /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_13_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD50)  /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_14_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE50)  /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_15_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF50)  /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_16_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1050) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_17_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1150) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_18_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1250) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_19_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1350) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_20_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1450) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_21_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1550) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_22_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1650) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_23_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1750) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_24_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1850) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_25_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1950) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_26_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A50) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_27_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B50) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_28_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C50) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_29_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D50) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_30_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E50) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP0_31_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F50) /* The 1st DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x54)   /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x154)  /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x254)  /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x354)  /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_4_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x454)  /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_5_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x554)  /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_6_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x654)  /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_7_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x754)  /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_8_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x854)  /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_9_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x954)  /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_10_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA54)  /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_11_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB54)  /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_12_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC54)  /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_13_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD54)  /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_14_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE54)  /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_15_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF54)  /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_16_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1054) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_17_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1154) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_18_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1254) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_19_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1354) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_20_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1454) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_21_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1554) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_22_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1654) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_23_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1754) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_24_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1854) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_25_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1954) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_26_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A54) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_27_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B54) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_28_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C54) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_29_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D54) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_30_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E54) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP1_31_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F54) /* The 2nd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x58)   /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x158)  /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x258)  /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x358)  /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_4_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x458)  /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_5_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x558)  /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_6_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x658)  /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_7_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x758)  /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_8_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x858)  /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_9_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x958)  /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_10_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA58)  /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_11_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB58)  /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_12_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC58)  /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_13_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD58)  /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_14_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE58)  /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_15_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF58)  /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_16_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1058) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_17_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1158) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_18_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1258) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_19_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1358) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_20_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1458) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_21_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1558) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_22_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1658) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_23_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1758) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_24_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1858) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_25_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1958) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_26_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A58) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_27_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B58) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_28_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C58) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_29_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D58) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_30_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E58) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP2_31_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F58) /* The 3rd DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x5C)   /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x15C)  /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x25C)  /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x35C)  /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_4_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x45C)  /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_5_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x55C)  /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_6_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x65C)  /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_7_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x75C)  /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_8_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x85C)  /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_9_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x95C)  /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_10_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA5C)  /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_11_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB5C)  /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_12_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC5C)  /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_13_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD5C)  /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_14_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE5C)  /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_15_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF5C)  /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_16_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x105C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_17_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x115C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_18_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x125C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_19_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x135C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_20_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x145C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_21_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x155C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_22_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x165C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_23_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x175C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_24_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x185C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_25_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x195C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_26_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A5C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_27_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B5C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_28_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C5C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_29_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D5C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_30_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E5C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP3_31_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F5C) /* The 4th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x60)   /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x160)  /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_2_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x260)  /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_3_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x360)  /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_4_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x460)  /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_5_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x560)  /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_6_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x660)  /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_7_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x760)  /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_8_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x860)  /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_9_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x960)  /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_10_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA60)  /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_11_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB60)  /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_12_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC60)  /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_13_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD60)  /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_14_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE60)  /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_15_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF60)  /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_16_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1060) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_17_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1160) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_18_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1260) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_19_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1360) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_20_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1460) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_21_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1560) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_22_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1660) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_23_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1760) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_24_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1860) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_25_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1960) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_26_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A60) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_27_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B60) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_28_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C60) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_29_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D60) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_30_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E60) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_31_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F60) /* The address[31:0] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x64)   /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x164)  /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_2_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x264)  /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_3_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x364)  /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_4_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x464)  /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_5_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x564)  /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_6_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x664)  /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_7_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x764)  /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_8_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x864)  /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_9_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x964)  /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_10_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA64)  /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_11_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB64)  /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_12_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC64)  /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_13_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD64)  /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_14_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE64)  /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_15_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF64)  /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_16_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1064) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_17_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1164) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_18_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1264) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_19_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1364) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_20_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1464) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_21_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1564) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_22_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1664) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_23_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1764) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_24_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1864) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_25_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1964) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_26_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A64) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_27_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B64) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_28_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C64) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_29_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D64) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_30_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E64) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_31_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F64) /* The address[63:32] of error. */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_0_REG  (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x68)   /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_1_REG  (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x168)  /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_2_REG  (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x268)  /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_3_REG  (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x368)  /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_4_REG  (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x468)  /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_5_REG  (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x568)  /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_6_REG  (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x668)  /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_7_REG  (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x768)  /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_8_REG  (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x868)  /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_9_REG  (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x968)  /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_10_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA68)  /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_11_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB68)  /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_12_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC68)  /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_13_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD68)  /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_14_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE68)  /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_15_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF68)  /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_16_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1068) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_17_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1168) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_18_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1268) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_19_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1368) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_20_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1468) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_21_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1568) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_22_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1668) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_23_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1768) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_24_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1868) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_25_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1968) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_26_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A68) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_27_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B68) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_28_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C68) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_29_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D68) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_30_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E68) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_READ_ERR_PTR_31_REG (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F68) /* The ptr address of SQ read err */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x6C)   /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x16C)  /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x26C)  /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_3_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x36C)  /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_4_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x46C)  /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_5_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x56C)  /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_6_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x66C)  /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_7_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x76C)  /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_8_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x86C)  /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_9_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x96C)  /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_10_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA6C)  /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_11_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB6C)  /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_12_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC6C)  /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_13_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD6C)  /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_14_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE6C)  /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_15_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF6C)  /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_16_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x106C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_17_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x116C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_18_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x126C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_19_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x136C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_20_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x146C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_21_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x156C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_22_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x166C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_23_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x176C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_24_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x186C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_25_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x196C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_26_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A6C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_27_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B6C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_28_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C6C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_29_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D6C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_30_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E6C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_RO_31_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F6C) /* DMA Queue Interrupt RO Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x70)   /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x170)  /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x270)  /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_3_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x370)  /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_4_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x470)  /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_5_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x570)  /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_6_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x670)  /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_7_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x770)  /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_8_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x870)  /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_9_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x970)  /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_10_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA70)  /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_11_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB70)  /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_12_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC70)  /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_13_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD70)  /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_14_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE70)  /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_15_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF70)  /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_16_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1070) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_17_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1170) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_18_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1270) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_19_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1370) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_20_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1470) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_21_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1570) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_22_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1670) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_23_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1770) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_24_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1870) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_25_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1970) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_26_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A70) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_27_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B70) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_28_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C70) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_29_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D70) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_30_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E70) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_SET_31_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F70) /* DMA Queue Interrupt SET Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x74)   /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x174)  /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x274)  /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x374)  /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_4_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x474)  /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_5_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x574)  /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_6_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x674)  /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_7_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x774)  /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_8_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x874)  /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_9_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x974)  /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_10_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA74)  /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_11_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB74)  /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_12_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC74)  /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_13_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD74)  /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_14_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE74)  /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_15_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF74)  /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_16_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1074) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_17_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1174) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_18_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1274) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_19_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1374) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_20_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1474) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_21_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1574) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_22_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1674) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_23_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1774) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_24_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1874) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_25_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1974) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_26_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A74) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_27_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B74) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_28_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C74) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_29_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D74) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_30_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E74) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP4_31_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F74) /* The 5th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x78)   /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x178)  /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x278)  /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x378)  /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_4_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x478)  /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_5_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x578)  /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_6_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x678)  /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_7_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x778)  /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_8_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x878)  /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_9_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x978)  /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_10_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA78)  /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_11_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB78)  /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_12_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC78)  /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_13_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD78)  /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_14_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE78)  /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_15_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF78)  /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_16_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1078) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_17_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1178) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_18_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1278) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_19_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1378) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_20_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1478) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_21_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1578) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_22_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1678) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_23_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1778) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_24_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1878) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_25_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1978) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_26_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A78) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_27_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B78) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_28_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C78) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_29_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D78) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_30_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E78) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP5_31_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F78) /* The 6th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x7C)   /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x17C)  /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x27C)  /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x37C)  /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_4_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x47C)  /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_5_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x57C)  /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_6_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x67C)  /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_7_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x77C)  /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_8_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x87C)  /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_9_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x97C)  /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_10_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA7C)  /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_11_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB7C)  /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_12_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC7C)  /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_13_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD7C)  /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_14_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE7C)  /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_15_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF7C)  /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_16_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x107C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_17_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x117C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_18_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x127C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_19_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x137C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_20_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x147C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_21_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x157C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_22_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x167C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_23_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x177C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_24_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x187C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_25_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x197C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_26_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A7C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_27_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B7C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_28_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C7C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_29_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D7C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_30_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E7C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP6_31_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F7C) /* The 7th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x80)   /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x180)  /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x280)  /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x380)  /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_4_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x480)  /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_5_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x580)  /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_6_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x680)  /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_7_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x780)  /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_8_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x880)  /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_9_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x980)  /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_10_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA80)  /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_11_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB80)  /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_12_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC80)  /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_13_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD80)  /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_14_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE80)  /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_15_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF80)  /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_16_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1080) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_17_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1180) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_18_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1280) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_19_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1380) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_20_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1480) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_21_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1580) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_22_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1680) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_23_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1780) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_24_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1880) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_25_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1980) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_26_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A80) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_27_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B80) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_28_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C80) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_29_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D80) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_30_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E80) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_DESP7_31_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F80) /* The 8th DW of current descriptor */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x84)   /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x184)  /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x284)  /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_3_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x384)  /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_4_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x484)  /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_5_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x584)  /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_6_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x684)  /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_7_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x784)  /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_8_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x884)  /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_9_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x984)  /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_10_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA84)  /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_11_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB84)  /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_12_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC84)  /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_13_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD84)  /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_14_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE84)  /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_15_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF84)  /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_16_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1084) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_17_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1184) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_18_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1284) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_19_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1384) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_20_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1484) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_21_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1584) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_22_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1684) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_23_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1784) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_24_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1884) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_25_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1984) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_26_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A84) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_27_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B84) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_28_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C84) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_29_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D84) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_30_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E84) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM0_31_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F84) /* The statistics number for dma_queu_err0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x88)   /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x188)  /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x288)  /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_3_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x388)  /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_4_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x488)  /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_5_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x588)  /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_6_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x688)  /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_7_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x788)  /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_8_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x888)  /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_9_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x988)  /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_10_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA88)  /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_11_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB88)  /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_12_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC88)  /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_13_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD88)  /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_14_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE88)  /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_15_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF88)  /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_16_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1088) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_17_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1188) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_18_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1288) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_19_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1388) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_20_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1488) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_21_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1588) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_22_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1688) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_23_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1788) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_24_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1888) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_25_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1988) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_26_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A88) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_27_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B88) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_28_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C88) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_29_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D88) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_30_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E88) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM1_31_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F88) /* The statistics number for dma_queu_err2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x8C)   /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x18C)  /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x28C)  /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_3_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x38C)  /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_4_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x48C)  /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_5_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x58C)  /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_6_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x68C)  /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_7_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x78C)  /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_8_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x88C)  /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_9_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x98C)  /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_10_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA8C)  /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_11_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB8C)  /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_12_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC8C)  /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_13_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD8C)  /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_14_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE8C)  /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_15_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF8C)  /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_16_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x108C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_17_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x118C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_18_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x128C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_19_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x138C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_20_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x148C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_21_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x158C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_22_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x168C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_23_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x178C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_24_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x188C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_25_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x198C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_26_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A8C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_27_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B8C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_28_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C8C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_29_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D8C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_30_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E8C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM2_31_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F8C) /* The statistics number for dma_queu_err4/5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x90)   /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x190)  /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x290)  /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_3_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x390)  /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_4_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x490)  /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_5_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x590)  /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_6_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x690)  /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_7_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x790)  /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_8_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x890)  /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_9_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x990)  /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_10_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA90)  /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_11_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB90)  /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_12_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC90)  /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_13_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD90)  /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_14_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE90)  /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_15_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF90)  /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_16_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1090) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_17_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1190) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_18_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1290) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_19_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1390) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_20_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1490) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_21_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1590) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_22_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1690) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_23_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1790) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_24_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1890) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_25_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1990) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_26_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A90) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_27_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B90) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_28_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C90) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_29_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D90) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_30_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E90) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM3_31_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F90) /* The statistics number for dma_queu_err6/7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x94)   /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x194)  /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x294)  /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_3_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x394)  /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_4_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x494)  /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_5_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x594)  /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_6_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x694)  /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_7_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x794)  /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_8_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x894)  /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_9_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x994)  /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_10_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA94)  /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_11_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB94)  /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_12_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC94)  /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_13_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD94)  /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_14_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE94)  /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_15_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF94)  /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_16_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1094) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_17_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1194) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_18_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1294) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_19_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1394) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_20_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1494) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_21_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1594) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_22_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1694) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_23_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1794) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_24_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1894) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_25_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1994) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_26_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A94) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_27_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B94) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_28_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C94) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_29_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D94) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_30_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E94) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM4_31_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F94) /* The statistics number for dma_queu_err8/9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x98)   /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x198)  /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x298)  /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_3_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x398)  /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_4_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x498)  /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_5_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x598)  /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_6_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x698)  /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_7_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x798)  /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_8_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x898)  /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_9_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x998)  /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_10_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA98)  /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_11_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB98)  /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_12_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC98)  /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_13_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD98)  /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_14_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE98)  /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_15_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF98)  /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_16_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1098) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_17_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1198) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_18_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1298) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_19_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1398) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_20_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1498) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_21_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1598) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_22_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1698) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_23_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1798) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_24_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1898) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_25_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1998) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_26_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A98) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_27_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B98) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_28_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C98) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_29_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D98) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_30_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E98) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ERR_INT_NUM5_31_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F98) /* The statistics number for dma_queu_err10/11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x9C)   /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x19C)  /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x29C)  /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x39C)  /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_4_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x49C)  /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_5_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x59C)  /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_6_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x69C)  /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_7_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x79C)  /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_8_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x89C)  /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_9_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x99C)  /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_10_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA9C)  /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_11_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xB9C)  /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_12_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xC9C)  /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_13_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xD9C)  /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_14_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xE9C)  /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_15_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xF9C)  /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_16_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x109C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_17_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x119C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_18_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x129C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_19_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x139C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_20_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x149C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_21_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x159C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_22_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x169C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_23_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x179C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_24_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x189C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_25_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x199C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_26_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A9C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_27_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1B9C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_28_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1C9C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_29_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1D9C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_30_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1E9C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_CTRL2_31_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1F9C) /* DMA Queue control Register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_0_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA0)   /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_1_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A0)  /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_2_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2A0)  /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_3_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x3A0)  /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_4_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x4A0)  /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_5_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x5A0)  /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_6_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x6A0)  /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_7_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x7A0)  /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_8_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x8A0)  /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_9_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x9A0)  /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_10_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xAA0)  /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_11_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xBA0)  /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_12_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xCA0)  /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_13_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xDA0)  /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_14_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xEA0)  /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_15_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xFA0)  /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_16_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x10A0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_17_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x11A0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_18_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x12A0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_19_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x13A0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_20_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x14A0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_21_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x15A0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_22_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x16A0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_23_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x17A0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_24_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x18A0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_25_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x19A0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_26_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1AA0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_27_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1BA0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_28_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1CA0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_29_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1DA0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_30_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1EA0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DONE_INT_MERGE_31_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1FA0) /* DONE_INT_MERGE */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xA4)   /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1A4)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2A4)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_3_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x3A4)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_4_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x4A4)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_5_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x5A4)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_6_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x6A4)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_7_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x7A4)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_8_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x8A4)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_9_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x9A4)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_10_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xAA4)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_11_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xBA4)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_12_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xCA4)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_13_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xDA4)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_14_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xEA4)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_15_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0xFA4)  /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_16_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x10A4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_17_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x11A4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_18_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x12A4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_19_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x13A4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_20_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x14A4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_21_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x15A4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_22_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x16A4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_23_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x17A4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_24_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x18A4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_25_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x19A4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_26_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1AA4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_27_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1BA4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_28_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1CA4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_29_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1DA4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_30_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1EA4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_STS2_31_REG         (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x1FA4) /* DMA Queue SQ and CQ status Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ECC_REG                      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2000) /* ECC inject register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ECC_ERR_ADDR_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2004) /* ECC err address register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_ECC_ECC_CNT_REG              (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2014) /* ECC err cnt register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_EP_INT_SET_REG               (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2020) /* DMA_EP_INT_SET */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_EP_INT_MSK_REG               (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2024) /* DMA_EP_INT_MSK */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_EP_INT_REG                   (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2028) /* DMA_EP_INT */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_EP_INT_STS_REG               (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x202C) /* DMA_EP_INT_STS */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_COMMON_AND_CH_ERR_STS_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2030) /* COMMON_AND_CH_ERR_STS */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_ATOMIC_CTRL_REG                  (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2038) /* ATOMIC_CTRL */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_HEADER_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x203C) /* EP0_ATOMIC_HEADER_0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_HEADER_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2040) /* EP0_ATOMIC_HEADER_1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_HEADER_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2044) /* EP0_ATOMIC_HEADER_2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_HEADER_3_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2048) /* EP0_ATOMIC_HEADER_3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x204C) /* EP0_ATOMIC_DATA_0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2050) /* EP0_ATOMIC_DATA_1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2054) /* EP0_ATOMIC_DATA_2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2058) /* EP0_ATOMIC_DATA_3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_4_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x205C) /* EP0_ATOMIC_DATA_4 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_5_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2060) /* EP0_ATOMIC_DATA_5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_6_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2064) /* EP0_ATOMIC_DATA_6 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_7_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2068) /* EP0_ATOMIC_DATA_7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x206C) /* EP0_ATOMIC_RESP_DATA_0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2070) /* EP0_ATOMIC_RESP_DATA_1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_2_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2074) /* EP0_ATOMIC_RESP_DATA_2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_3_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2078) /* EP0_ATOMIC_RESP_DATA_3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_4_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x207C) /* EP0_ATOMIC_RESP_DATA_4 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_5_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2080) /* EP0_ATOMIC_RESP_DATA_5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_6_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2084) /* EP0_ATOMIC_RESP_DATA_6 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_7_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2088) /* EP0_ATOMIC_RESP_DATA_7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_HEADER_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x208C) /* EP1_ATOMIC_HEADER_0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_HEADER_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2090) /* EP1_ATOMIC_HEADER_1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_HEADER_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2094) /* EP1_ATOMIC_HEADER_2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_HEADER_3_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2098) /* EP1_ATOMIC_HEADER_3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x209C) /* EP1_ATOMIC_DATA_0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20A0) /* EP1_ATOMIC_DATA_1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20A4) /* EP1_ATOMIC_DATA_2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20A8) /* EP1_ATOMIC_DATA_3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_4_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20AC) /* EP1_ATOMIC_DATA_4 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_5_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20B0) /* EP1_ATOMIC_DATA_5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_6_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20B4) /* EP1_ATOMIC_DATA_6 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_7_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20B8) /* EP1_ATOMIC_DATA_7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20BC) /* EP1_ATOMIC_RESP_DATA_0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20C0) /* EP1_ATOMIC_RESP_DATA_1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_2_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20C4) /* EP1_ATOMIC_RESP_DATA_2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_3_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20C8) /* EP1_ATOMIC_RESP_DATA_3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_4_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20CC) /* EP1_ATOMIC_RESP_DATA_4 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_5_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20D0) /* EP1_ATOMIC_RESP_DATA_5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_6_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20D4) /* EP1_ATOMIC_RESP_DATA_6 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_7_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20D8) /* EP1_ATOMIC_RESP_DATA_7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_ATOMIC_RESP_DATA_ST_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20DC) /* ATOMIC_RESP_DATA_ST */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_LOCAL_CPL_ID_STS_0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20E0) /* LOCAL_CPL_ID_STS_0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_LOCAL_CPL_ID_STS_1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20E4) /* LOCAL_CPL_ID_STS_1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_LOCAL_CPL_ID_STS_2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20E8) /* LOCAL_CPL_ID_STS_2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_LOCAL_CPL_ID_STS_3_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20EC) /* LOCAL_CPL_ID_STS_3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_LOCAL_CPL_ID_STS_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20F0) /* EP1_LOCAL_CPL_ID_STS_0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_LOCAL_CPL_ID_STS_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20F4) /* EP1_LOCAL_CPL_ID_STS_1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_LOCAL_CPL_ID_STS_2_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20F8) /* EP1_LOCAL_CPL_ID_STS_2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_LOCAL_CPL_ID_STS_3_REG       (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x20FC) /* EP1_LOCAL_CPL_ID_STS_3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_REMOTE_CPL_ID_STS_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2100) /* REMOTE_CPL_ID_STS_0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_REMOTE_CPL_ID_STS_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2104) /* REMOTE_CPL_ID_STS_1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_REMOTE_CPL_ID_STS_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2108) /* REMOTE_CPL_ID_STS_2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_REMOTE_CPL_ID_STS_3_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x210C) /* REMOTE_CPL_ID_STS_3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_REMOTE_CPL_ID_STS_0_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2110) /* EP1_REMOTE_CPL_ID_STS_0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_REMOTE_CPL_ID_STS_1_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2114) /* EP1_REMOTE_CPL_ID_STS_1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_REMOTE_CPL_ID_STS_2_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2118) /* EP1_REMOTE_CPL_ID_STS_2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_REMOTE_CPL_ID_STS_3_REG      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x211C) /* EP1_REMOTE_CPL_ID_STS_3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_REMOTE_P_ID_STS_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2120) /* REMOTE_P_ID_STS_0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_REMOTE_P_ID_STS_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2124) /* REMOTE_P_ID_STS_1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_REMOTE_P_ID_STS_2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2128) /* REMOTE_P_ID_STS_2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_REMOTE_P_ID_STS_3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x212C) /* REMOTE_P_ID_STS_3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_REMOTE_P_ID_STS_0_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2130) /* EP1_REMOTE_P_ID_STS_0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_REMOTE_P_ID_STS_1_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2134) /* EP1_REMOTE_P_ID_STS_1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_REMOTE_P_ID_STS_2_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2138) /* EP1_REMOTE_P_ID_STS_2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_REMOTE_P_ID_STS_3_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x213C) /* EP1_REMOTE_P_ID_STS_3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_LOCAL_TLP_P_ST_CFG_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2140) /* LOCAL_TLP_P_ST_CFG */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_ATOMIC_PREFIX_INF_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2144) /* EP0_ATOMIC_PREFIX_INF */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_ATOMIC_PREFIX_INF_REG        (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2148) /* EP1_ATOMIC_PREFIX_INF */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_ATOMIC_PF_VF_REG                 (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x214C) /* ATOMIC_PF_VF */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_PORT_IDLE_STS_REG                (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2150) /* PORT_IDLE_STS */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_REMOTE_TLP_NUM_REG               (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2154) /* REMOTE_TLP_NUM */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_LOCAL_TLP_NUM_REG                (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2158) /* LOCAL_TLP_NUM */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_REMOTE_TLP_NUM_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x215C) /* EP1_REMOTE_TLP_NUM */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_LOCAL_TLP_NUM_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2160) /* EP1_LOCAL_TLP_NUM */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_SQCQ_TLP_NUM_REG                 (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2164) /* SQCQ_TLP_NUM */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_CPL_NUM_REG                      (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2168) /* CPL_NUM */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_CPL_NUM_REG                  (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x216C) /* EP1_CPL_NUM */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_INF_BACK_PRESS_STS_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2170) /* INF_BACK_PRESS_STS */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_PORT_LINKDOWN_EVENT_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2174) /* PORT_LINKDOWN_EVENT */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_MODE_SEL_REG                 (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x217C) /* DMA mode selection register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_GLOBAL_CTRL_REG              (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2180) /* DMA global contrl register */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_CH_RAS_LEVEL_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2184) /* DMA ch err ras level */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_CM_RAS_LEVEL_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2188) /* DMA common err ras level */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_INT_MODE_SEL_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x218C) /* DMA interrupt mode select */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_CH_ERR_STS_REG               (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2190) /* DMA channel err status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_CH_DONE_STS_REG              (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2194) /* DMA channel done status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_SQ_TAG_STS_0_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x21A0) /* SQ tag status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_SQ_TAG_STS_1_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x21A4) /* SQ tag status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_SQ_TAG_STS_2_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x21A8) /* SQ tag status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_SQ_TAG_STS_3_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x21AC) /* SQ tag status */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_LOCAL_P_ID_STS_0_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x21B0) /* LOCAL_P_ID_STS_0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_LOCAL_P_ID_STS_1_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x21B4) /* LOCAL_P_ID_STS_1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_LOCAL_P_ID_STS_2_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x21B8) /* LOCAL_P_ID_STS_2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_LOCAL_P_ID_STS_3_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x21BC) /* LOCAL_P_ID_STS_3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP0_BLOCK_INFO_REG               (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x21C0) /* EP0_BLOCK_INFO */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_EP1_BLOCK_INFO_REG               (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x21C4) /* EP1_BLOCK_INFO */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_PREBUFF_INFO_0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2200) /* DMA_PREBUFF_INFO_0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_CM_TABLE_INFO_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2220) /* DMA_CM_TABLE_INFO_0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_CM_CE_RO_REG                 (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2244) /* DMA_CM_CE_RO */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_CM_NFE_RO_REG                (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2248) /* DMA_CM_NFE_RO */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_CM_FE_RO_REG                 (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x224C) /* DMA_CM_FE_RO */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_CH_EP0_CE_RO_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2254) /* DMA_CH_EP0_CE_RO */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_CH_EP0_NFE_RO_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2258) /* DMA_CH_EP0_NFE_RO */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_CH_EP0_FE_RO_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x225C) /* DMA_CH_EP0_FE_RO */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_CH_EP1_CE_RO_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2264) /* DMA_CH_EP1_CE_RO */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_CH_EP1_NFE_RO_REG            (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x2268) /* DMA_CH_EP1_NFE_RO */
#define HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_DMA_CH_EP1_FE_RO_REG             (HiPCIECTRL40V200_HIPCIEC_AP_DMA_REG_BASE + 0x226C) /* DMA_CH_EP1_FE_RO */

#endif // __HIPCIEC_AP_DMA_REG_REG_OFFSET_H__
