const AVX512CHUNK: usize = 512 / 32;
const FT_SHIFT: u32 = 10;
#[allow(clippy::cast_precision_loss)]
const L1_MUL: f32 = (1 << FT_SHIFT) as f32 / (QA as i32 * QA as i32 * QB as i32) as f32;

#[cfg(not(target_arch = "x86_64"))]
mod generic {
    use super::{
        super::{Align64, L1_SIZE, L2_SIZE, L3_SIZE, QA},
        AVX512CHUNK, FT_SHIFT, L1_MUL,
    };

    #[allow(
        clippy::cast_possible_truncation,
        clippy::cast_precision_loss,
        clippy::cast_sign_loss
    )]
    fn activate_ft(
        us: &Align64<[i16; L1_SIZE]>,
        them: &Align64<[i16; L1_SIZE]>,
        output: &mut Align64<[u8; L1_SIZE]>,
    ) {
        for (a, acc) in [us, them].into_iter().enumerate() {
            for i in 0..L1_SIZE / 2 {
                // SAFETY: the largest index into `acc` that we construct is `L1_SIZE / 2 + (L1_SIZE / 2 - 1)`.
                // this is in-bounds.
                unsafe {
                    let l = *acc.get_unchecked(i);
                    let r = *acc.get_unchecked(L1_SIZE / 2 + i);
                    let cl = i16::clamp(l, 0, QA);
                    let cr = i16::clamp(r, 0, QA);
                    *output.get_unchecked_mut(i + a * L1_SIZE / 2) =
                        ((i32::from(cl) * i32::from(cr)) >> FT_SHIFT) as u8;
                }
            }
        }
    }

    #[allow(clippy::needless_range_loop, clippy::cast_precision_loss)]
    fn propagate_l1(
        inputs: &Align64<[u8; L1_SIZE]>,
        weights: &Align64<[i8; L1_SIZE * L2_SIZE]>,
        biases: &Align64<[f32; L2_SIZE]>,
        output: &mut Align64<[f32; L2_SIZE]>,
    ) {
        // this is just autovec'd for the moment.
        let mut sums = [0; L2_SIZE];
        for i in 0..L1_SIZE {
            // SAFETY: `sums` is `L2_SIZE` long, `inputs` is `L1_SIZE` long,
            // and `weights` is `L1_SIZE * L2_SIZE` long. As such, the
            // indices that we construct are valid.
            unsafe {
                let input = *inputs.get_unchecked(i);
                if input == 0 {
                    continue;
                }
                for j in 0..L2_SIZE {
                    let weight = *weights.get_unchecked(j * L1_SIZE + i);
                    *sums.get_unchecked_mut(j) += i32::from(input) * i32::from(weight);
                }
            }
        }

        for i in 0..L2_SIZE {
            // convert to f32 and activate L1
            // SAFETY: `sums` is `L2_SIZE` long, and `output` is `L2_SIZE` long.
            // As such, the indices that we construct are valid.
            unsafe {
                let clipped = f32::clamp(
                    (*sums.get_unchecked(i) as f32).mul_add(L1_MUL, *biases.get_unchecked(i)),
                    0.0,
                    1.0,
                );
                *output.get_unchecked_mut(i) = clipped * clipped;
            }
        }
    }

    pub fn activate_ft_and_propagate_l1(
        us: &Align64<[i16; L1_SIZE]>,
        them: &Align64<[i16; L1_SIZE]>,
        weights: &Align64<[i8; L1_SIZE * L2_SIZE]>,
        biases: &Align64<[f32; L2_SIZE]>,
        output: &mut Align64<[f32; L2_SIZE]>,
    ) {
        let mut ft_outputs = Align64([0; L1_SIZE]);
        activate_ft(us, them, &mut ft_outputs);
        propagate_l1(&ft_outputs, weights, biases, output);
    }

    #[allow(clippy::needless_range_loop)]
    pub fn propagate_l2(
        inputs: &Align64<[f32; L2_SIZE]>,
        weights: &Align64<[f32; L2_SIZE * L3_SIZE]>,
        biases: &Align64<[f32; L3_SIZE]>,
        output: &mut Align64<[f32; L3_SIZE]>,
    ) {
        // this is just autovec'd for the moment.
        let mut sums = biases.clone();

        // affine transform for l2
        for i in 0..L2_SIZE {
            // SAFETY: `sums` is `L3_SIZE` long, `inputs` is `L2_SIZE` long,
            // and `weights` is `L2_SIZE * L3_SIZE` long. As such, the
            // indices that we construct are valid.
            unsafe {
                let input = *inputs.get_unchecked(i);
                for j in 0..L3_SIZE {
                    let sum = *sums.get_unchecked(j);
                    let w = *weights.get_unchecked(i * L3_SIZE + j);
                    *sums.get_unchecked_mut(j) = input.mul_add(w, sum);
                }
            }
        }

        // activate l2
        for i in 0..L3_SIZE {
            // SAFETY: `sums` is `L3_SIZE` long, and `output` is `L3_SIZE` long.
            // As such, the indices that we construct are valid.
            unsafe {
                let clipped = f32::clamp(*sums.get_unchecked(i), 0.0, 1.0);
                *output.get_unchecked_mut(i) = clipped * clipped;
            }
        }
    }

    /// Software implementation of the spec for simd stuff,
    /// to retain order of operations.
    #[inline]
    fn reduce_add(sums: &mut [f32]) -> f32 {
        let n = sums.len();
        if n == 2 {
            return sums[0] + sums[1];
        }
        for i in 0..n / 2 {
            sums[i] += sums[i + n / 2];
        }

        reduce_add(&mut sums[..n / 2])
    }

    pub fn propagate_l3(
        inputs: &Align64<[f32; L3_SIZE]>,
        weights: &Align64<[f32; L3_SIZE]>,
        bias: f32,
        output: &mut f32,
    ) {
        const NUM_SUMS: usize = AVX512CHUNK;
        let mut sums = [0f32; NUM_SUMS];

        // Affine transform for L3
        for (i, (v, w)) in inputs.iter().zip(weights.iter()).enumerate() {
            sums[i % NUM_SUMS] = f32::mul_add(*v, *w, sums[i % NUM_SUMS]);
        }

        *output = reduce_add(&mut sums) + bias;
    }
}

#[cfg(target_arch = "x86_64")]
mod x86simd {
    use super::{
        super::{Align64, L1_SIZE, L2_SIZE, L3_SIZE, QA},
        AVX512CHUNK, FT_SHIFT, L1_MUL,
    };
    use crate::nnue::{
        network::L1_CHUNK_PER_32,
        simd::{self, VecI32, F32_CHUNK_SIZE, I16_CHUNK_SIZE, S, U8_CHUNK_SIZE},
    };
    use crate::util::{from_mut, from_ref};
    use std::arch::x86_64::_mm_add_epi16 as vec128_add;
    use std::arch::x86_64::_mm_load_si128 as vec128_load;
    use std::arch::x86_64::_mm_set1_epi16 as vec128_set_16;
    use std::arch::x86_64::_mm_setzero_si128 as vec128_zero;
    use std::arch::x86_64::_mm_storeu_si128 as vec128_storeu;
    use std::mem::MaybeUninit;

    #[derive(Debug, Clone, Copy)]
    #[repr(C, align(16))]
    struct NNZEntry {
        indices: [u16; 8],
    }

    struct NNZTable {
        table: [NNZEntry; 256],
    }

    #[allow(clippy::cast_possible_truncation, clippy::cast_precision_loss)]
    const NNZ_TABLE: NNZTable = {
        let mut table = [NNZEntry { indices: [0; 8] }; 256];

        let mut i = 0;
        while i < 256 {
            let mut j = i;
            let mut k = 0;
            while j != 0 {
                table[i].indices[k] = j.trailing_zeros() as u16;
                j &= j - 1;
                k += 1;
            }
            i += 1;
        }

        NNZTable { table }
    };

    // used in only one place, separate function for clarity.
    unsafe fn reinterpret_as_i32s(
        ptr: &Align64<[MaybeUninit<u8>; L1_SIZE]>,
    ) -> &Align64<[i32; L1_SIZE / 4]> {
        let ptr = from_ref(ptr);
        // check that the reference is aligned to the register alignment
        debug_assert!((ptr as usize) % std::mem::align_of::<i32>() == 0);
        debug_assert!((ptr as usize) % std::mem::align_of::<Align64<[i32; L1_SIZE / 4]>>() == 0);
        // cast:
        &*ptr.cast::<Align64<[i32; L1_SIZE / 4]>>()
    }

    #[allow(
        clippy::too_many_lines,
        clippy::identity_op,
        clippy::erasing_op,
        clippy::cast_possible_truncation,
        clippy::cast_precision_loss,
        clippy::cast_ptr_alignment,
        clippy::cast_possible_wrap,
        clippy::needless_range_loop,
        clippy::similar_names
    )]
    pub fn activate_ft_and_propagate_l1(
        us: &Align64<[i16; L1_SIZE]>,
        them: &Align64<[i16; L1_SIZE]>,
        weights: &Align64<[i8; L1_SIZE * L2_SIZE]>,
        biases: &Align64<[f32; L2_SIZE]>,
        output: &mut Align64<[f32; L2_SIZE]>,
    ) {
        const L1_PAIR_COUNT: usize = L1_SIZE / 2;
        const NNZ_INPUT_SIMD_WIDTH: usize =
            std::mem::size_of::<VecI32>() / std::mem::size_of::<i32>();
        const NNZ_CHUNK_SIZE: usize = max!(NNZ_INPUT_SIMD_WIDTH * 2, 8);
        const NNZ_OUTPUTS_PER_CHUNK: usize = NNZ_CHUNK_SIZE / 8;
        const SHIFT: S = 16 - FT_SHIFT as S;

        // SAFETY: Breaking it down by unsafe operations:
        // 1. get_unchecked[_mut]: We only ever index at most
        // div_ceil(L1_PAIR_COUNT - 1, I16_CHUNK_SIZE * 2) + I16_CHUNK_SIZE + L1_PAIR_COUNT
        // into the `acc` array. This is in bounds, as `acc` has length L1_PAIR_COUNT * 2.
        // Additionally, we only ever indexx at most div_ceil(L1_PAIR_COUNT - 1, I16_CHUNK_SIZE * 2) + L1_PAIR_COUNT
        // into the `ft_outputs` array. This is in bounds, as `ft_outputs` has length L1_PAIR_COUNT * 2.
        // 2. SIMD instructions: All of our loads and stores are aligned.
        // 3. Use of MaybeUninit: We always store into the entirety of `ft_outputs`, before
        // reading from it. Additionally, find_nnz returns a slice into `nnz` that it has
        // initialised, so we can soundly read from it.
        unsafe {
            let ft_zero = simd::zero_i16();
            let ft_one = simd::splat_i16(QA);

            let mut ft_outputs: Align64<[MaybeUninit<u8>; L1_SIZE]> =
                MaybeUninit::uninit().assume_init();
            let mut nnz: Align64<[MaybeUninit<u16>; L1_SIZE / L1_CHUNK_PER_32]> =
                MaybeUninit::uninit().assume_init();
            let mut nnz_count = 0;
            let mut base = vec128_zero();
            let increment = vec128_set_16(8);

            let mut offset = 0;
            for acc in [us, them] {
                for i in (0..L1_PAIR_COUNT).step_by(I16_CHUNK_SIZE * 2 * 2) {
                    // load the left-hand pair inputs
                    let input0a = simd::load_i16(acc.get_unchecked(i + 0 * I16_CHUNK_SIZE));
                    let input0b = simd::load_i16(acc.get_unchecked(i + 1 * I16_CHUNK_SIZE));
                    let input0c = simd::load_i16(acc.get_unchecked(i + 2 * I16_CHUNK_SIZE));
                    let input0d = simd::load_i16(acc.get_unchecked(i + 3 * I16_CHUNK_SIZE));

                    // load the right-hand pair inputs
                    let j = i + L1_PAIR_COUNT;
                    let input1a = simd::load_i16(acc.get_unchecked(j + 0 * I16_CHUNK_SIZE));
                    let input1b = simd::load_i16(acc.get_unchecked(j + 1 * I16_CHUNK_SIZE));
                    let input1c = simd::load_i16(acc.get_unchecked(j + 2 * I16_CHUNK_SIZE));
                    let input1d = simd::load_i16(acc.get_unchecked(j + 3 * I16_CHUNK_SIZE));

                    // crelu the left-hand inputs
                    let clipped0a = simd::min_i16(simd::max_i16(input0a, ft_zero), ft_one);
                    let clipped0b = simd::min_i16(simd::max_i16(input0b, ft_zero), ft_one);
                    let clipped0c = simd::min_i16(simd::max_i16(input0c, ft_zero), ft_one);
                    let clipped0d = simd::min_i16(simd::max_i16(input0d, ft_zero), ft_one);

                    // clip the right-hand inputs from above
                    let clipped1a = simd::min_i16(input1a, ft_one);
                    let clipped1b = simd::min_i16(input1b, ft_one);
                    let clipped1c = simd::min_i16(input1c, ft_one);
                    let clipped1d = simd::min_i16(input1d, ft_one);

                    // shift and mulhi such that the high bits we get are equal to crelu(x1) * crelu(x2)
                    let producta = simd::mul_high_i16(simd::shl_i16::<SHIFT>(clipped0a), clipped1a);
                    let productb = simd::mul_high_i16(simd::shl_i16::<SHIFT>(clipped0b), clipped1b);
                    let productc = simd::mul_high_i16(simd::shl_i16::<SHIFT>(clipped0c), clipped1c);
                    let productd = simd::mul_high_i16(simd::shl_i16::<SHIFT>(clipped0d), clipped1d);

                    // pack the resulting values in to u8s
                    let product_one = simd::pack_i16_to_u8(producta, productb);
                    let product_two = simd::pack_i16_to_u8(productc, productd);

                    // store to the ft output buffer
                    simd::store_u8(
                        from_mut(ft_outputs.get_unchecked_mut(offset + i)).cast(),
                        product_one,
                    );
                    simd::store_u8(
                        from_mut(ft_outputs.get_unchecked_mut(offset + i + U8_CHUNK_SIZE)).cast(),
                        product_two,
                    );

                    // determine which parts of the result are non-zero, to allow l1 propagation to happen sparsely
                    let mut nnz_mask = 0;
                    nnz_mask |= u32::from(simd::nonzero_mask_i32(simd::reinterpret_i8s_as_i32s(
                        product_one,
                    )));
                    nnz_mask |= u32::from(simd::nonzero_mask_i32(simd::reinterpret_i8s_as_i32s(
                        product_two,
                    ))) << NNZ_INPUT_SIMD_WIDTH;

                    // store the non-zero indices into the nnz buffer
                    for j in 0..NNZ_OUTPUTS_PER_CHUNK {
                        let lookup = (nnz_mask >> (j * 8)) & 0xFF;
                        let entry = NNZ_TABLE.table.get_unchecked(lookup as usize);
                        let offsets = vec128_load(from_ref(entry).cast());
                        vec128_storeu(
                            from_mut(nnz.get_unchecked_mut(nnz_count)).cast(),
                            vec128_add(base, offsets),
                        );
                        nnz_count += u32::count_ones(lookup) as usize;
                        base = vec128_add(base, increment);
                    }
                }
                offset += L1_PAIR_COUNT;
            }

            let nnz_slice = std::slice::from_raw_parts(nnz.as_ptr().cast::<u16>(), nnz_count);

            // logging for permutation
            #[cfg(feature = "nnz-counts")]
            for (i, elem) in ft_outputs.iter().enumerate() {
                let elem = elem.assume_init();
                let nnz = elem != 0;
                if nnz {
                    super::NNZ_COUNTS[i].fetch_add(1, std::sync::atomic::Ordering::Relaxed);
                }
            }

            propagate_l1(&ft_outputs, nnz_slice, weights, biases, output);
        }
    }

    #[allow(clippy::similar_names)]
    fn propagate_l1(
        ft_outputs: &Align64<[MaybeUninit<u8>; L1_SIZE]>,
        nnz_slice: &[u16],
        weights: &Align64<[i8; L1_SIZE * L2_SIZE]>,
        biases: &Align64<[f32; L2_SIZE]>,
        output: &mut Align64<[f32; L2_SIZE]>,
    ) {
        // SAFETY: Breaking it down by unsafe operations:
        // 1. get_unchecked[_mut]: We only ever index at most
        // div_ceil(L1_PAIR_COUNT - 1, I16_CHUNK_SIZE * 2) + I16_CHUNK_SIZE + L1_PAIR_COUNT
        // into the `acc` array. This is in bounds, as `acc` has length L1_PAIR_COUNT * 2.
        // Additionally, we only ever indexx at most div_ceil(L1_PAIR_COUNT - 1, I16_CHUNK_SIZE * 2) + L1_PAIR_COUNT
        // into the `ft_outputs` array. This is in bounds, as `ft_outputs` has length L1_PAIR_COUNT * 2.
        // 2. SIMD instructions: All of our loads and stores are aligned.
        unsafe {
            // &Align64<[MaybeUninit<u8>; L1_SIZE]>) -> &Align64<[i32; L1_SIZE / 4]>
            let input32 = reinterpret_as_i32s(ft_outputs);
            let mut sums = Align64([0; L2_SIZE]);
            let nnz_count = nnz_slice.len();

            // affine transform
            for i in (0..nnz_count - 1).step_by(2) {
                // get the indices
                let nnz_ia = *nnz_slice.get_unchecked(i) as usize;
                let nnz_ib = *nnz_slice.get_unchecked(i + 1) as usize;
                // load the non-zero activations, and splat them into SIMD registers.
                let input32_a =
                    simd::reinterpret_i32s_as_i8s(simd::splat_i32(*input32.get_unchecked(nnz_ia)));
                let input32_b =
                    simd::reinterpret_i32s_as_i8s(simd::splat_i32(*input32.get_unchecked(nnz_ib)));
                // compute the indices into the weights matrix.
                let w_offset_a = nnz_ia * L2_SIZE * L1_CHUNK_PER_32;
                let w_offset_b = nnz_ib * L2_SIZE * L1_CHUNK_PER_32;
                // for each SIMD-block in the row, compute the product
                // of the non-zero activation with the corresponding
                // weight, and add it to the accumulator.
                for k in 0..L2_SIZE / F32_CHUNK_SIZE {
                    let sum = simd::load_i32(sums.get_unchecked(k * F32_CHUNK_SIZE));
                    let weight_a =
                        simd::load_i8(weights.get_unchecked(w_offset_a + k * U8_CHUNK_SIZE));
                    let weight_b =
                        simd::load_i8(weights.get_unchecked(w_offset_b + k * U8_CHUNK_SIZE));
                    simd::store_i32(
                        sums.get_unchecked_mut(k * F32_CHUNK_SIZE),
                        simd::mul_add_2xu8_to_i32(sum, input32_a, weight_a, input32_b, weight_b),
                    );
                }
            }

            // process the tail
            if nnz_count % 2 == 1 {
                // get the index
                let nnz_i = *nnz_slice.get_unchecked(nnz_count - 1) as usize;
                // load the non-zero activation, and splat it into a SIMD register.
                let input32 =
                    simd::reinterpret_i32s_as_i8s(simd::splat_i32(*input32.get_unchecked(nnz_i)));
                // compute the index into the weights matrix.
                let w_offset = nnz_i * L2_SIZE * L1_CHUNK_PER_32;
                // for each SIMD-block in the row, compute the product
                // of the non-zero activation with the corresponding
                // weight, and add it to the accumulator.
                for k in 0..L2_SIZE / F32_CHUNK_SIZE {
                    let sum = simd::load_i32(sums.get_unchecked(k * F32_CHUNK_SIZE));
                    let weight = simd::load_i8(weights.get_unchecked(w_offset + k * U8_CHUNK_SIZE));
                    simd::store_i32(
                        sums.get_unchecked_mut(k * F32_CHUNK_SIZE),
                        simd::mul_add_u8_to_i32(sum, input32, weight),
                    );
                }
            }

            // squared clipped ReLU activation
            let zero = simd::zero_f32();
            let one = simd::splat_f32(1.0);
            let sum_mul = simd::splat_f32(L1_MUL);
            for i in 0..L2_SIZE / F32_CHUNK_SIZE {
                // convert i32 to f32, multiplying by the quantisation constant
                let bias = simd::load_f32(biases.get_unchecked(i * F32_CHUNK_SIZE));
                let sum = simd::mul_add_f32(
                    simd::i32_to_f32(simd::load_i32(sums.get_unchecked(i * F32_CHUNK_SIZE))),
                    sum_mul,
                    bias,
                );
                // activate
                let clipped = simd::min_f32(simd::max_f32(sum, zero), one);
                let squared = simd::mul_f32(clipped, clipped);
                simd::store_f32(output.get_unchecked_mut(i * F32_CHUNK_SIZE), squared);
            }
        }
    }

    #[allow(clippy::needless_range_loop, clippy::cast_ptr_alignment)]
    pub fn propagate_l2(
        inputs: &Align64<[f32; L2_SIZE]>,
        weights: &Align64<[f32; L2_SIZE * L3_SIZE]>,
        biases: &Align64<[f32; L3_SIZE]>,
        output: &mut Align64<[f32; L3_SIZE]>,
    ) {
        // SAFETY: Breaking it down by unsafe operations:
        // 1. get_unchecked[_mut]: We only ever index at most (L3_SIZE / F32_CHUNK_SIZE - 1) * F32_CHUNK_SIZE
        // into the `sums` and `biases` arrays. This is in bounds, as `sums` has length L3_SIZE and
        // `biases` has length L3_SIZE. We only ever index at most
        // (L2_SIZE - 1) * L3_SIZE + (L3_SIZE / F32_CHUNK_SIZE - 1) * F32_CHUNK_SIZE
        // into the `weights` array. This is in bounds, as `weights` has length L2_SIZE * L3_SIZE.
        // We only ever index at most L2_SIZE - 1 into the `inputs` array. This is in bounds, as `inputs`
        // has length L2_SIZE.
        // 2. SIMD instructions: All of our loads and stores are aligned.
        unsafe {
            let mut sums = biases.clone();

            // affine transform
            for i in 0..L2_SIZE {
                let input_vec = simd::splat_f32(*inputs.get_unchecked(i));
                for j in 0..L3_SIZE / F32_CHUNK_SIZE {
                    simd::store_f32(
                        sums.get_unchecked_mut(j * F32_CHUNK_SIZE),
                        simd::mul_add_f32(
                            input_vec,
                            simd::load_f32(weights.get_unchecked(i * L3_SIZE + j * F32_CHUNK_SIZE)),
                            simd::load_f32(sums.get_unchecked(j * F32_CHUNK_SIZE)),
                        ),
                    );
                }
            }

            // squared clipped ReLU activation
            let one = simd::splat_f32(1.0);
            for i in 0..L3_SIZE / F32_CHUNK_SIZE {
                let clipped = simd::min_f32(
                    simd::max_f32(
                        simd::load_f32(sums.get_unchecked(i * F32_CHUNK_SIZE)),
                        simd::zero_f32(),
                    ),
                    one,
                );
                let squared = simd::mul_f32(clipped, clipped);
                simd::store_f32(output.get_unchecked_mut(i * F32_CHUNK_SIZE), squared);
            }
        }
    }

    pub fn propagate_l3(
        inputs: &Align64<[f32; L3_SIZE]>,
        weights: &Align64<[f32; L3_SIZE]>,
        bias: f32,
        output: &mut f32,
    ) {
        // These weird multiple-sum shenanigans is to make sure we add the floats in the exact same manner
        // and order on ALL architectures, so that behaviour is deterministic
        // We multiply the weights by the inputs, and sum them up
        const NUM_SUMS: usize = AVX512CHUNK / F32_CHUNK_SIZE;
        // SAFETY: Breaking it down by unsafe operations:
        // 1. get_unchecked[_mut]: We only ever index at most (L3_SIZE / F32_CHUNK_SIZE - 1) * F32_CHUNK_SIZE
        // into the `weights` and `inputs` arrays. This is in bounds, as `weights` has length L3_SIZE and
        // `inputs` has length L3_SIZE.
        // 2. SIMD instructions: All of our loads and stores are aligned.
        unsafe {
            let mut sum_vecs = [simd::zero_f32(); NUM_SUMS];

            // affine transform
            for i in 0..L3_SIZE / F32_CHUNK_SIZE {
                let weight_vec = simd::load_f32(weights.get_unchecked(i * F32_CHUNK_SIZE));
                let input_vec = simd::load_f32(inputs.get_unchecked(i * F32_CHUNK_SIZE));
                sum_vecs[i % NUM_SUMS] =
                    simd::mul_add_f32(input_vec, weight_vec, sum_vecs[i % NUM_SUMS]);
            }

            *output = simd::reduce_add_f32s(&sum_vecs) + bias;
        }
    }
}

#[cfg(target_arch = "x86_64")]
pub use x86simd::*;

#[cfg(not(target_arch = "x86_64"))]
pub use generic::*;

use super::{QA, QB};

// logging for permutation
#[cfg(feature = "nnz-counts")]
pub static NNZ_COUNTS: [std::sync::atomic::AtomicU64; super::L1_SIZE] =
    { unsafe { std::mem::transmute([0u64; super::L1_SIZE]) } };
