// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rt_imp_rt_imp_Pipeline_VITIS_LOOP_183_115 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        osif_sw2hw_dout,
        osif_sw2hw_empty_n,
        osif_sw2hw_read,
        hwt_signal,
        data_3_out,
        data_3_out_ap_vld,
        ap_return
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] osif_sw2hw_dout;
input   osif_sw2hw_empty_n;
output   osif_sw2hw_read;
input  [0:0] hwt_signal;
output  [63:0] data_3_out;
output   data_3_out_ap_vld;
output  [0:0] ap_return;

reg ap_idle;
reg osif_sw2hw_read;
reg data_3_out_ap_vld;
reg[0:0] ap_return;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] hwt_signal_read_read_fu_46_p2;
wire   [0:0] p_vld_fu_73_p1;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] ap_phi_mux_UnifiedRetVal_phi_fu_62_p4;
reg   [63:0] data_2_fu_36;
wire   [63:0] data_3_fu_81_p3;
wire   [0:0] osif_sw2hw_read_nbread_fu_40_p2_0;
reg   [0:0] ap_return_preg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_loop_init;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_return_preg = 1'd0;
#0 ap_done_reg = 1'b0;
end

rt_imp_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_start_int == 1'b1) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 1'd0;
    end else begin
        if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((p_vld_fu_73_p1 == 1'd1) | (hwt_signal_read_read_fu_46_p2 == 1'd1)))) begin
            ap_return_preg <= ap_phi_mux_UnifiedRetVal_phi_fu_62_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (p_vld_fu_73_p1 == 1'd0) & (hwt_signal_read_read_fu_46_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        data_2_fu_36 <= data_3_fu_81_p3;
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((p_vld_fu_73_p1 == 1'd1) | (hwt_signal_read_read_fu_46_p2 == 1'd1)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if (((p_vld_fu_73_p1 == 1'd0) & (hwt_signal_read_read_fu_46_p2 == 1'd1))) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_62_p4 = 1'd0;
        end else if ((p_vld_fu_73_p1 == 1'd1)) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_62_p4 = 1'd1;
        end else begin
            ap_phi_mux_UnifiedRetVal_phi_fu_62_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_phi_fu_62_p4 = 'bx;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((p_vld_fu_73_p1 == 1'd1) | (hwt_signal_read_read_fu_46_p2 == 1'd1)))) begin
        ap_return = ap_phi_mux_UnifiedRetVal_phi_fu_62_p4;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((((ap_start_int == 1'b1) & (p_vld_fu_73_p1 == 1'd0) & (hwt_signal_read_read_fu_46_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start_int == 1'b1) & (p_vld_fu_73_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_3_out_ap_vld = 1'b1;
    end else begin
        data_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (osif_sw2hw_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        osif_sw2hw_read = 1'b1;
    end else begin
        osif_sw2hw_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign data_3_fu_81_p3 = ((osif_sw2hw_read_nbread_fu_40_p2_0[0:0] == 1'b1) ? osif_sw2hw_dout : data_2_fu_36);

assign data_3_out = ((osif_sw2hw_read_nbread_fu_40_p2_0[0:0] == 1'b1) ? osif_sw2hw_dout : data_2_fu_36);

assign hwt_signal_read_read_fu_46_p2 = hwt_signal;

assign osif_sw2hw_read_nbread_fu_40_p2_0 = osif_sw2hw_empty_n;

assign p_vld_fu_73_p1 = osif_sw2hw_read_nbread_fu_40_p2_0;

endmodule //rt_imp_rt_imp_Pipeline_VITIS_LOOP_183_115
