{
    "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "CRC33_D264.blif",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 129.7,
        "simulation_time(ms)": 119.9,
        "test_coverage(%)": 100,
        "Pi": 297,
        "Po": 33,
        "logic element": 585,
        "generic logic size": 4,
        "Longest Path": 20,
        "Average Path": 5,
        "Estimated LUTs": 585,
        "Total Node": 585
    },
    "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "LU8PEEng.blif",
        "max_rss(MiB)": 2594.9,
        "exec_time(ms)": 19277.7,
        "simulation_time(ms)": 18372.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 44748,
        "latch": 6630,
        "Adder": 5124,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 4472,
        "Average Path": 6,
        "Estimated LUTs": 77138,
        "Total Node": 57920
    },
    "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "ansiportlist.blif",
        "max_rss(MiB)": 6.6,
        "exec_time(ms)": 45.8,
        "simulation_time(ms)": 36,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 60,
        "logic element": 154,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 154,
        "Total Node": 165
    },
    "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "ansiportlist_2.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 47.6,
        "simulation_time(ms)": 37.8,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 60,
        "logic element": 154,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 154,
        "Total Node": 165
    },
    "full/binops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/binops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binops.blif",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 70.2,
        "simulation_time(ms)": 58.7,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 60,
        "logic element": 154,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 154,
        "Total Node": 165
    },
    "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "blob_merge.blif",
        "max_rss(MiB)": 66,
        "exec_time(ms)": 8161.3,
        "simulation_time(ms)": 7768.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 25180,
        "latch": 735,
        "Adder": 6311,
        "generic logic size": 4,
        "Longest Path": 1934,
        "Average Path": 5,
        "Estimated LUTs": 40148,
        "Total Node": 32227
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 14.7,
        "simulation_time(ms)": 7.9,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 33,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 33,
        "Total Node": 33
    },
    "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "bm_base_memory.blif",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 31.5,
        "simulation_time(ms)": 23.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 32,
        "latch": 12,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 49
    },
    "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "bm_sfifo_rtl.blif",
        "max_rss(MiB)": 20.8,
        "exec_time(ms)": 86.2,
        "simulation_time(ms)": 75,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 137,
        "latch": 20,
        "Adder": 20,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 137,
        "Total Node": 186
    },
    "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "cf_cordic_v_18_18_18.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 2616.9,
        "simulation_time(ms)": 2468.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 8510,
        "latch": 2052,
        "Adder": 2109,
        "generic logic size": 4,
        "Longest Path": 651,
        "Average Path": 6,
        "Estimated LUTs": 8769,
        "Total Node": 12672
    },
    "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "cf_cordic_v_8_8_8.blif",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 492,
        "simulation_time(ms)": 458.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 2050,
        "latch": 432,
        "Adder": 459,
        "generic logic size": 4,
        "Longest Path": 221,
        "Average Path": 6,
        "Estimated LUTs": 2084,
        "Total Node": 2942
    },
    "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "cf_fft_256_8.blif",
        "max_rss(MiB)": 31,
        "exec_time(ms)": 3409.3,
        "simulation_time(ms)": 3275,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 12507,
        "latch": 2685,
        "Adder": 567,
        "Multiplier": 32,
        "generic logic size": 4,
        "Longest Path": 487,
        "Average Path": 8,
        "Estimated LUTs": 15583,
        "Total Node": 15792
    },
    "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "cf_fir_24_16_16.blif",
        "max_rss(MiB)": 21.1,
        "exec_time(ms)": 1579.3,
        "simulation_time(ms)": 1486.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 4731,
        "latch": 2116,
        "Adder": 838,
        "Multiplier": 25,
        "generic logic size": 4,
        "Longest Path": 138,
        "Average Path": 5,
        "Estimated LUTs": 4731,
        "Total Node": 7711
    },
    "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "cf_fir_3_8_8.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 118.1,
        "simulation_time(ms)": 105.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 380,
        "latch": 148,
        "Adder": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 47,
        "Average Path": 5,
        "Estimated LUTs": 380,
        "Total Node": 588
    },
    "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 23.5,
        "exec_time(ms)": 300,
        "simulation_time(ms)": 278.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 917,
        "latch": 233,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 56,
        "Average Path": 6,
        "Estimated LUTs": 3286,
        "Total Node": 1159
    },
    "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "diffeq1.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 244.4,
        "simulation_time(ms)": 223.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 841,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 131,
        "Average Path": 5,
        "Estimated LUTs": 851,
        "Total Node": 1172
    },
    "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "diffeq2.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 158.3,
        "simulation_time(ms)": 139.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 451,
        "latch": 96,
        "Adder": 142,
        "Multiplier": 7,
        "generic logic size": 4,
        "Longest Path": 120,
        "Average Path": 5,
        "Estimated LUTs": 461,
        "Total Node": 697
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "fir_scu_rtl_restructured_for_cmm_exp.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 487.8,
        "simulation_time(ms)": 458.4,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 2269,
        "latch": 355,
        "Adder": 20,
        "Multiplier": 17,
        "generic logic size": 4,
        "Longest Path": 322,
        "Average Path": 5,
        "Estimated LUTs": 2276,
        "Total Node": 2662
    },
    "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "iir1.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 105.9,
        "simulation_time(ms)": 92.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 10,
        "Po": 25,
        "logic element": 439,
        "latch": 17,
        "Adder": 76,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 48,
        "Average Path": 6,
        "Estimated LUTs": 443,
        "Total Node": 539
    },
    "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "iir_no_combinational.blif",
        "max_rss(MiB)": 6.6,
        "exec_time(ms)": 39.9,
        "simulation_time(ms)": 31.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 10,
        "logic element": 139,
        "latch": 16,
        "Adder": 10,
        "generic logic size": 4,
        "Longest Path": 28,
        "Average Path": 5,
        "Estimated LUTs": 173,
        "Total Node": 166
    },
    "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "matmul.blif",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 16.8,
        "simulation_time(ms)": 8.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 57,
        "latch": 7,
        "Adder": 17,
        "Multiplier": 4,
        "Memory": 2,
        "generic logic size": 4,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 57,
        "Total Node": 88
    },
    "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "mcml.blif",
        "max_rss(MiB)": 1037,
        "exec_time(ms)": 73651,
        "simulation_time(ms)": 70475,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 184329,
        "latch": 56235,
        "Adder": 24448,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 25520,
        "Average Path": 5,
        "Estimated LUTs": 194334,
        "Total Node": 265388
    },
    "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "memory_controller.blif",
        "max_rss(MiB)": 20.6,
        "exec_time(ms)": 37.8,
        "simulation_time(ms)": 29.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "logic element": 12,
        "latch": 12,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 33
    },
    "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "mkPktMerge.blif",
        "max_rss(MiB)": 817.4,
        "exec_time(ms)": 1521.1,
        "simulation_time(ms)": 1465,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 821,
        "latch": 36,
        "Adder": 45,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 128,
        "Average Path": 5,
        "Estimated LUTs": 821,
        "Total Node": 1362
    },
    "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "oc54_cpu.blif",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 913.9,
        "simulation_time(ms)": 855.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 3913,
        "latch": 426,
        "Adder": 624,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 829,
        "Average Path": 5,
        "Estimated LUTs": 5340,
        "Total Node": 4965
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "paj_framebuftop_hierarchy_no_mem_no_combinational.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 487.5,
        "simulation_time(ms)": 457.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1978,
        "latch": 607,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 108,
        "Average Path": 6,
        "Estimated LUTs": 2279,
        "Total Node": 2728
    },
    "full/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "sha.blif",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 2683.4,
        "simulation_time(ms)": 2411,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 4063,
        "latch": 911,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 1848,
        "Average Path": 5,
        "Estimated LUTs": 50564,
        "Total Node": 5284
    },
    "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "stereovision0.blif",
        "max_rss(MiB)": 1861.8,
        "exec_time(ms)": 10350.6,
        "simulation_time(ms)": 9919.3,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 92,
        "Po": 104,
        "logic element": 16141,
        "latch": 13495,
        "Adder": 2920,
        "Memory": 1024,
        "generic logic size": 4,
        "Longest Path": 203,
        "Average Path": 5,
        "Estimated LUTs": 22348,
        "Total Node": 33581
    },
    "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "stereovision1.blif",
        "max_rss(MiB)": 61.6,
        "exec_time(ms)": 7392.9,
        "simulation_time(ms)": 7025.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 13812,
        "latch": 11789,
        "Adder": 2388,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 211,
        "Average Path": 5,
        "Estimated LUTs": 20744,
        "Total Node": 28142
    },
    "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "stereovision2.blif",
        "max_rss(MiB)": 113.3,
        "exec_time(ms)": 14151.4,
        "simulation_time(ms)": 12746.5,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 12100,
        "latch": 18416,
        "Adder": 14347,
        "Multiplier": 540,
        "generic logic size": 4,
        "Longest Path": 145,
        "Average Path": 5,
        "Estimated LUTs": 14489,
        "Total Node": 45404
    },
    "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "stereovision3.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 254.7,
        "simulation_time(ms)": 235.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1256,
        "latch": 102,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 64,
        "Average Path": 6,
        "Estimated LUTs": 2083,
        "Total Node": 1388
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
