stepsize 100ns
clock clk 1 1 1 1 1 0 0 0 0 0

vector IR IR7 IR6 IR5 IR4 IR3 IR2 IR1 IR0

c
set IR 00100010
h FR_G
h FR_E
h FR_L

h Reset
c 
l Reset
c
c 50