// Seed: 1949257023
module module_0 ();
  wire id_2;
  wire id_3;
  assign id_2 = id_2;
  id_4(
      .id_0(1), .id_1(1), .id_2(id_2)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  supply0 id_4 = ~1;
  module_0();
  assign id_2 = 1;
  supply1 id_5;
  assign id_5 = id_2;
  assign id_2 = id_4;
endmodule
module module_2 (
    output tri0 id_0,
    input supply1 id_1,
    output tri id_2,
    input wor id_3,
    output tri id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri id_8,
    output supply0 id_9,
    input uwire id_10,
    inout tri id_11,
    output tri1 id_12,
    input uwire id_13,
    output tri1 id_14,
    input tri1 id_15,
    output wor id_16,
    input wire id_17,
    output wand id_18,
    input tri0 id_19,
    input wire id_20,
    input uwire id_21,
    input tri0 id_22,
    output wand id_23,
    input uwire id_24,
    output supply1 id_25,
    output tri1 id_26
);
  assign id_18 = 1 + 1;
  module_0();
endmodule
