# wishbone

A wishbone interconnect
* Multiple masters
* Multiple slaves
* Higher priority masters can interrupt lower priority masters (LSB is highest priority)
* Memorymaps the slaves
* Only slave <--> master communication possible
