Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 13 11:16:14 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.147        0.000                      0                  126        0.221        0.000                      0                  126        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.147        0.000                      0                  126        0.221        0.000                      0                  126        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 matrixram/M_ram_writer_address_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 1.718ns (30.733%)  route 3.872ns (69.267%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.556     5.140    matrixram/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  matrixram/M_ram_writer_address_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.596 r  matrixram/M_ram_writer_address_q_reg[1]/Q
                         net (fo=10, routed)          0.741     6.338    matrixram/M_ram_writer_address_q_reg[1]
    SLICE_X8Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.462 r  matrixram/M_top_ram_write_data3_carry_i_1/O
                         net (fo=1, routed)           0.000     6.462    matrixram/M_top_ram_write_data3_carry_i_1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.838 r  matrixram/M_top_ram_write_data3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.838    matrixram/M_top_ram_write_data3_carry_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.057 r  matrixram/M_top_ram_write_data3_carry__0/O[0]
                         net (fo=13, routed)          1.136     8.193    matrixram/top_ram/ram_reg_0[0]
    SLICE_X10Y29         LUT6 (Prop_lut6_I2_O)        0.295     8.488 f  matrixram/top_ram/ram_reg_i_18/O
                         net (fo=2, routed)           0.829     9.317    matrixram/top_ram/ram_reg_i_18_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.441 f  matrixram/top_ram/ram_reg_i_20/O
                         net (fo=2, routed)           0.656    10.096    matrixram/top_ram/ram_reg_i_20_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I2_O)        0.124    10.220 r  matrixram/top_ram/ram_reg_i_13/O
                         net (fo=1, routed)           0.510    10.730    matrixram/top_ram/M_top_ram_write_data[1]
    RAMB18_X0Y11         RAMB18E1                                     r  matrixram/top_ram/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.476    14.880    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  matrixram/top_ram/ram_reg/CLKARDCLK
                         clock pessimism              0.273    15.154    
                         clock uncertainty           -0.035    15.118    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    14.877    matrixram/top_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 matrixram/M_ram_writer_address_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 1.718ns (31.015%)  route 3.821ns (68.985%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.556     5.140    matrixram/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  matrixram/M_ram_writer_address_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.596 r  matrixram/M_ram_writer_address_q_reg[1]/Q
                         net (fo=10, routed)          0.741     6.338    matrixram/M_ram_writer_address_q_reg[1]
    SLICE_X8Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.462 r  matrixram/M_top_ram_write_data3_carry_i_1/O
                         net (fo=1, routed)           0.000     6.462    matrixram/M_top_ram_write_data3_carry_i_1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.838 r  matrixram/M_top_ram_write_data3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.838    matrixram/M_top_ram_write_data3_carry_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.057 r  matrixram/M_top_ram_write_data3_carry__0/O[0]
                         net (fo=13, routed)          1.136     8.193    matrixram/top_ram/ram_reg_0[0]
    SLICE_X10Y29         LUT6 (Prop_lut6_I2_O)        0.295     8.488 f  matrixram/top_ram/ram_reg_i_18/O
                         net (fo=2, routed)           0.829     9.317    matrixram/top_ram/ram_reg_i_18_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.441 f  matrixram/top_ram/ram_reg_i_20/O
                         net (fo=2, routed)           0.451     9.891    matrixram/top_ram/ram_reg_i_20_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.124    10.015 r  matrixram/top_ram/ram_reg_i_14/O
                         net (fo=1, routed)           0.664    10.680    matrixram/top_ram/M_top_ram_write_data[0]
    RAMB18_X0Y11         RAMB18E1                                     r  matrixram/top_ram/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.476    14.880    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  matrixram/top_ram/ram_reg/CLKARDCLK
                         clock pessimism              0.273    15.154    
                         clock uncertainty           -0.035    15.118    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.877    matrixram/top_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 matrixram/M_ram_writer_address_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 2.111ns (39.112%)  route 3.286ns (60.888%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.556     5.140    matrixram/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  matrixram/M_ram_writer_address_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.419     5.559 r  matrixram/M_ram_writer_address_q_reg[2]/Q
                         net (fo=9, routed)           0.704     6.263    matrixram/M_ram_writer_address_q_reg[2]
    SLICE_X8Y30          LUT2 (Prop_lut2_I0_O)        0.299     6.562 r  matrixram/M_top_ram_write_data3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.562    matrixram/M_top_ram_write_data3_carry__0_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.170 r  matrixram/M_top_ram_write_data3_carry__0/O[3]
                         net (fo=13, routed)          1.197     8.367    matrixram/bottom_ram/ram_reg_3[3]
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.333     8.700 f  matrixram/bottom_ram/ram_reg_i_11/O
                         net (fo=1, routed)           0.452     9.153    matrixram/bottom_ram/ram_reg_i_11_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I4_O)        0.328     9.481 f  matrixram/bottom_ram/ram_reg_i_7/O
                         net (fo=2, routed)           0.448     9.929    matrixram/bottom_ram/ram_reg_i_7_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    10.053 r  matrixram/bottom_ram/ram_reg_i_3/O
                         net (fo=1, routed)           0.485    10.538    matrixram/bottom_ram/M_bottom_ram_write_data[0]
    RAMB18_X0Y10         RAMB18E1                                     r  matrixram/bottom_ram/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.476    14.880    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  matrixram/bottom_ram/ram_reg/CLKARDCLK
                         clock pessimism              0.273    15.154    
                         clock uncertainty           -0.035    15.118    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.877    matrixram/bottom_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 matrixram/M_ram_writer_address_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 2.111ns (39.509%)  route 3.232ns (60.491%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.556     5.140    matrixram/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  matrixram/M_ram_writer_address_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.419     5.559 r  matrixram/M_ram_writer_address_q_reg[2]/Q
                         net (fo=9, routed)           0.704     6.263    matrixram/M_ram_writer_address_q_reg[2]
    SLICE_X8Y30          LUT2 (Prop_lut2_I0_O)        0.299     6.562 r  matrixram/M_top_ram_write_data3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.562    matrixram/M_top_ram_write_data3_carry__0_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.170 f  matrixram/M_top_ram_write_data3_carry__0/O[3]
                         net (fo=13, routed)          1.095     8.265    matrixram/top_ram/ram_reg_0[3]
    SLICE_X9Y27          LUT6 (Prop_lut6_I2_O)        0.307     8.572 f  matrixram/top_ram/ram_reg_i_22/O
                         net (fo=2, routed)           0.677     9.249    matrixram/top_ram/ram_reg_i_22_n_0
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.152     9.401 f  matrixram/top_ram/ram_reg_i_17/O
                         net (fo=2, routed)           0.312     9.713    matrixram/top_ram/ram_reg_i_17_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.326    10.039 r  matrixram/top_ram/ram_reg_i_12/O
                         net (fo=1, routed)           0.445    10.484    matrixram/top_ram/M_top_ram_write_data[2]
    RAMB18_X0Y11         RAMB18E1                                     r  matrixram/top_ram/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.476    14.880    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  matrixram/top_ram/ram_reg/CLKARDCLK
                         clock pessimism              0.273    15.154    
                         clock uncertainty           -0.035    15.118    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241    14.877    matrixram/top_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 matrixram/M_ram_writer_address_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 1.881ns (35.756%)  route 3.380ns (64.244%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.556     5.140    matrixram/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  matrixram/M_ram_writer_address_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.419     5.559 r  matrixram/M_ram_writer_address_q_reg[2]/Q
                         net (fo=9, routed)           0.704     6.263    matrixram/M_ram_writer_address_q_reg[2]
    SLICE_X8Y30          LUT2 (Prop_lut2_I0_O)        0.299     6.562 r  matrixram/M_top_ram_write_data3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.562    matrixram/M_top_ram_write_data3_carry__0_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.170 r  matrixram/M_top_ram_write_data3_carry__0/O[3]
                         net (fo=13, routed)          1.170     8.340    matrixram/bottom_ram/ram_reg_3[3]
    SLICE_X10Y27         LUT6 (Prop_lut6_I3_O)        0.307     8.647 f  matrixram/bottom_ram/ram_reg_i_9/O
                         net (fo=1, routed)           0.771     9.418    matrixram/bottom_ram/ram_reg_i_9_n_0
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.124     9.542 f  matrixram/bottom_ram/ram_reg_i_4__0/O
                         net (fo=2, routed)           0.276     9.817    matrixram/bottom_ram/ram_reg_i_4__0_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.124     9.941 r  matrixram/bottom_ram/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.460    10.401    matrixram/bottom_ram/M_bottom_ram_write_data[2]
    RAMB18_X0Y10         RAMB18E1                                     r  matrixram/bottom_ram/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.476    14.880    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  matrixram/bottom_ram/ram_reg/CLKARDCLK
                         clock pessimism              0.273    15.154    
                         clock uncertainty           -0.035    15.118    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241    14.877    matrixram/bottom_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 matrixram/M_ram_writer_address_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 1.881ns (35.857%)  route 3.365ns (64.143%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.556     5.140    matrixram/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  matrixram/M_ram_writer_address_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.419     5.559 r  matrixram/M_ram_writer_address_q_reg[2]/Q
                         net (fo=9, routed)           0.704     6.263    matrixram/M_ram_writer_address_q_reg[2]
    SLICE_X8Y30          LUT2 (Prop_lut2_I0_O)        0.299     6.562 r  matrixram/M_top_ram_write_data3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.562    matrixram/M_top_ram_write_data3_carry__0_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.170 r  matrixram/M_top_ram_write_data3_carry__0/O[3]
                         net (fo=13, routed)          1.170     8.340    matrixram/bottom_ram/ram_reg_3[3]
    SLICE_X10Y27         LUT6 (Prop_lut6_I3_O)        0.307     8.647 f  matrixram/bottom_ram/ram_reg_i_9/O
                         net (fo=1, routed)           0.771     9.418    matrixram/bottom_ram/ram_reg_i_9_n_0
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.124     9.542 f  matrixram/bottom_ram/ram_reg_i_4__0/O
                         net (fo=2, routed)           0.416     9.957    matrixram/bottom_ram/ram_reg_i_4__0_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.124    10.081 r  matrixram/bottom_ram/ram_reg_i_2/O
                         net (fo=1, routed)           0.305    10.386    matrixram/bottom_ram/M_bottom_ram_write_data[1]
    RAMB18_X0Y10         RAMB18E1                                     r  matrixram/bottom_ram/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.476    14.880    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  matrixram/bottom_ram/ram_reg/CLKARDCLK
                         clock pessimism              0.273    15.154    
                         clock uncertainty           -0.035    15.118    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    14.877    matrixram/bottom_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.136ns (27.778%)  route 2.954ns (72.222%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.204    matrixwriter/CLK
    SLICE_X2Y26          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.722 r  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=5, routed)           1.072     6.795    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.152     6.947 f  matrixwriter/M_sclk_q_i_4/O
                         net (fo=7, routed)           0.728     7.675    matrixwriter/M_sclk_q_i_4_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.348     8.023 f  matrixwriter/M_current_address_q[3]_i_3/O
                         net (fo=10, routed)          0.524     8.546    reset_cond/M_led_bit_counter_q_reg[0]
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.118     8.664 r  reset_cond/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.630     9.294    matrixwriter/SR[0]
    SLICE_X0Y28          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.507    14.912    matrixwriter/CLK
    SLICE_X0Y28          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[0]/C
                         clock pessimism              0.273    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.631    14.519    matrixwriter/M_led_bit_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.136ns (27.778%)  route 2.954ns (72.222%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.204    matrixwriter/CLK
    SLICE_X2Y26          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.722 r  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=5, routed)           1.072     6.795    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.152     6.947 f  matrixwriter/M_sclk_q_i_4/O
                         net (fo=7, routed)           0.728     7.675    matrixwriter/M_sclk_q_i_4_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.348     8.023 f  matrixwriter/M_current_address_q[3]_i_3/O
                         net (fo=10, routed)          0.524     8.546    reset_cond/M_led_bit_counter_q_reg[0]
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.118     8.664 r  reset_cond/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.630     9.294    matrixwriter/SR[0]
    SLICE_X0Y28          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.507    14.912    matrixwriter/CLK
    SLICE_X0Y28          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[1]/C
                         clock pessimism              0.273    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.631    14.519    matrixwriter/M_led_bit_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.136ns (27.778%)  route 2.954ns (72.222%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.204    matrixwriter/CLK
    SLICE_X2Y26          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.722 r  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=5, routed)           1.072     6.795    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.152     6.947 f  matrixwriter/M_sclk_q_i_4/O
                         net (fo=7, routed)           0.728     7.675    matrixwriter/M_sclk_q_i_4_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.348     8.023 f  matrixwriter/M_current_address_q[3]_i_3/O
                         net (fo=10, routed)          0.524     8.546    reset_cond/M_led_bit_counter_q_reg[0]
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.118     8.664 r  reset_cond/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.630     9.294    matrixwriter/SR[0]
    SLICE_X0Y28          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.507    14.912    matrixwriter/CLK
    SLICE_X0Y28          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[2]/C
                         clock pessimism              0.273    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.631    14.519    matrixwriter/M_led_bit_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.136ns (27.778%)  route 2.954ns (72.222%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.204    matrixwriter/CLK
    SLICE_X2Y26          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.722 r  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=5, routed)           1.072     6.795    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.152     6.947 f  matrixwriter/M_sclk_q_i_4/O
                         net (fo=7, routed)           0.728     7.675    matrixwriter/M_sclk_q_i_4_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.348     8.023 f  matrixwriter/M_current_address_q[3]_i_3/O
                         net (fo=10, routed)          0.524     8.546    reset_cond/M_led_bit_counter_q_reg[0]
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.118     8.664 r  reset_cond/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.630     9.294    matrixwriter/SR[0]
    SLICE_X0Y28          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.507    14.912    matrixwriter/CLK
    SLICE_X0Y28          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[3]/C
                         clock pessimism              0.273    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.631    14.519    matrixwriter/M_led_bit_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.286%)  route 0.116ns (35.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.527    matrixwriter/CLK
    SLICE_X2Y26          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.691 r  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=5, routed)           0.116     1.807    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X1Y26          LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  matrixwriter/M_sclk_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.852    matrixwriter/M_sclk_counter_q[5]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.851     2.041    matrixwriter/CLK
    SLICE_X1Y26          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[5]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.091     1.631    matrixwriter/M_sclk_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 matrixram/M_ram_writer_address_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/M_ram_writer_address_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.815%)  route 0.130ns (41.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.557     1.501    matrixram/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  matrixram/M_ram_writer_address_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  matrixram/M_ram_writer_address_q_reg[5]/Q
                         net (fo=5, routed)           0.130     1.772    matrixram/M_ram_writer_address_q_reg[5]
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.817 r  matrixram/M_ram_writer_address_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.817    matrixram/M_ram_writer_address_q[5]_i_1_n_0
    SLICE_X9Y29          FDRE                                         r  matrixram/M_ram_writer_address_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.825     2.015    matrixram/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  matrixram/M_ram_writer_address_q_reg[5]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.092     1.593    matrixram/M_ram_writer_address_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 matrixram/M_ram_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.031%)  route 0.291ns (60.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.498    matrixram/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  matrixram/M_ram_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  matrixram/M_ram_state_q_reg[0]/Q
                         net (fo=16, routed)          0.133     1.771    matrixram/bottom_ram/M_ram_state_q[0]
    SLICE_X8Y26          LUT3 (Prop_lut3_I1_O)        0.045     1.816 r  matrixram/bottom_ram/ram_reg_i_3__0/O
                         net (fo=2, routed)           0.158     1.974    matrixram/bottom_ram/ADDRARDADDR[1]
    RAMB18_X0Y10         RAMB18E1                                     r  matrixram/bottom_ram/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.056    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  matrixram/bottom_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.556    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.739    matrixram/bottom_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 matrixram/M_ram_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.031%)  route 0.291ns (60.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.498    matrixram/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  matrixram/M_ram_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  matrixram/M_ram_state_q_reg[0]/Q
                         net (fo=16, routed)          0.133     1.771    matrixram/bottom_ram/M_ram_state_q[0]
    SLICE_X8Y26          LUT3 (Prop_lut3_I1_O)        0.045     1.816 r  matrixram/bottom_ram/ram_reg_i_3__0/O
                         net (fo=2, routed)           0.158     1.974    matrixram/top_ram/ADDRARDADDR[1]
    RAMB18_X0Y11         RAMB18E1                                     r  matrixram/top_ram/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.056    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  matrixram/top_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.556    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.739    matrixram/top_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 matrixram/M_ram_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.617%)  route 0.296ns (61.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.498    matrixram/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  matrixram/M_ram_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  matrixram/M_ram_state_q_reg[0]/Q
                         net (fo=16, routed)          0.137     1.775    matrixram/top_ram/M_ram_state_q[0]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.045     1.820 r  matrixram/top_ram/ram_reg_i_8__0/O
                         net (fo=2, routed)           0.159     1.979    matrixram/bottom_ram/ram_reg_1[3]
    RAMB18_X0Y10         RAMB18E1                                     r  matrixram/bottom_ram/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.056    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  matrixram/bottom_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.556    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.739    matrixram/bottom_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 matrixram/M_ram_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.617%)  route 0.296ns (61.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.498    matrixram/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  matrixram/M_ram_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  matrixram/M_ram_state_q_reg[0]/Q
                         net (fo=16, routed)          0.137     1.775    matrixram/top_ram/M_ram_state_q[0]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.045     1.820 r  matrixram/top_ram/ram_reg_i_8__0/O
                         net (fo=2, routed)           0.159     1.979    matrixram/top_ram/M_ram_state_q_reg[0][3]
    RAMB18_X0Y11         RAMB18E1                                     r  matrixram/top_ram/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.056    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  matrixram/top_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.556    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.739    matrixram/top_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.212ns (55.312%)  route 0.171ns (44.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.529    matrixwriter/CLK
    SLICE_X2Y27          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.693 r  matrixwriter/M_sclk_counter_q_reg[0]/Q
                         net (fo=9, routed)           0.171     1.864    matrixwriter/M_sclk_counter_q_reg[0]
    SLICE_X2Y26          LUT4 (Prop_lut4_I2_O)        0.048     1.912 r  matrixwriter/M_sclk_counter_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.912    matrixwriter/M_sclk_counter_d[3]
    SLICE_X2Y26          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.851     2.041    matrixwriter/CLK
    SLICE_X2Y26          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.131     1.671    matrixwriter/M_sclk_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.529    reset_cond/CLK
    SLICE_X3Y27          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.846    reset_cond/M_stage_d[2]
    SLICE_X3Y27          FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.853     2.043    reset_cond/CLK
    SLICE_X3Y27          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X3Y27          FDSE (Hold_fdse_C_D)         0.070     1.599    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.960%)  route 0.171ns (45.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.529    matrixwriter/CLK
    SLICE_X2Y27          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.693 r  matrixwriter/M_sclk_counter_q_reg[0]/Q
                         net (fo=9, routed)           0.171     1.864    matrixwriter/M_sclk_counter_q_reg[0]
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.045     1.909 r  matrixwriter/M_sclk_counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.909    matrixwriter/M_sclk_counter_d[2]
    SLICE_X2Y26          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.851     2.041    matrixwriter/CLK
    SLICE_X2Y26          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[2]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.120     1.660    matrixwriter/M_sclk_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_counter_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.388%)  route 0.175ns (45.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.529    matrixwriter/CLK
    SLICE_X2Y27          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.693 r  matrixwriter/M_sclk_counter_q_reg[0]/Q
                         net (fo=9, routed)           0.175     1.868    matrixwriter/M_sclk_counter_q_reg[0]
    SLICE_X2Y26          LUT5 (Prop_lut5_I2_O)        0.045     1.913 r  matrixwriter/M_sclk_counter_q[4]_i_1/O
                         net (fo=3, routed)           0.000     1.913    matrixwriter/M_sclk_counter_d[4]
    SLICE_X2Y26          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.851     2.041    matrixwriter/CLK
    SLICE_X2Y26          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.121     1.661    matrixwriter/M_sclk_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   matrixram/bottom_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11   matrixram/top_ram/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y29    matrixram/M_ram_writer_address_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y29    matrixram/M_ram_writer_address_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y29    matrixram/M_ram_writer_address_q_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y29    matrixram/M_ram_writer_address_q_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y28    matrixram/M_ram_writer_address_q_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y28    matrixram/M_ram_writer_address_q_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y28    matrixram/M_ram_writer_address_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y26    matrixram/M_ram_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y26    matrixram/M_ram_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    matrixram/M_ram_writer_address_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    matrixram/M_ram_writer_address_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    matrixram/M_ram_writer_address_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    matrixram/M_ram_writer_address_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y28    matrixram/M_ram_writer_address_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y28    matrixram/M_ram_writer_address_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y28    matrixram/M_ram_writer_address_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y28    matrixram/M_ram_writer_address_q_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    matrixram/M_ram_writer_address_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    matrixram/M_ram_writer_address_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    matrixram/M_ram_writer_address_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29    matrixram/M_ram_writer_address_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    matrixwriter/M_latch_blank_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y27    matrixwriter/M_latch_blank_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y27    matrixwriter/M_sclk_counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y27    matrixwriter/M_sclk_counter_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y26    matrixwriter/M_sclk_counter_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y26    matrixwriter/M_sclk_counter_q_reg[3]/C



