/*
 *****************************************************************************
 *
 * Copyright 2010, Silicon Image, Inc.  All rights reserved.
 * No part of this work may be reproduced, modified, distributed, transmitted,
 * transcribed, or translated into any language or computer format, in any form
 * or by any means without written permission of: Silicon Image, Inc., 1060
 * East Arques Avenue, Sunnyvale, California 94085
 *****************************************************************************
 */
/*
 *****************************************************************************
 * @file  TPI_generic.h
 *
 * @brief Register bit definitions.
 *
 *****************************************************************************
*/

typedef struct _TPI_RegsPage_0_t
{
#define PAGE_0_TPI_PIX_CLK_LSB_ADDR 0x00		/* HDCP Repeater V.H0 #0 Register */
#define CRA_PAGE_0_TPI_PIX_CLK_LSB_ADDR 0x00000000		/* HDCP Repeater V.H0 #0 Register */
	uint8_t Page_0_TPI_PIX_CLK_LSB;
	#define TPI_PAGE_0_DTDB0_MASK	0xFF
	#define TPI_PAGE_0_DTDB0_RD(x)	((x)&TPI_PAGE_0_DTDB0_MASK)
	#define TPI_PAGE_0_DTDB0_WR(x)	((x)&TPI_PAGE_0_DTDB0_MASK)
#define PAGE_0_TPI_PIX_CLK_MSB_ADDR 0x01		/* HDCP Repeater V.H0 #0 Register */
#define CRA_PAGE_0_TPI_PIX_CLK_MSB_ADDR 0x00000001		/* HDCP Repeater V.H0 #0 Register */
	uint8_t Page_0_TPI_PIX_CLK_MSB;
	#define TPI_PAGE_0_DTDB1_MASK	0xFF
	#define TPI_PAGE_0_DTDB1_RD(x)	((x)&TPI_PAGE_0_DTDB1_MASK)
	#define TPI_PAGE_0_DTDB1_WR(x)	((x)&TPI_PAGE_0_DTDB1_MASK)
#define PAGE_0_TPI_VERT_FREQ_LSB_ADDR 0x02		/* HDCP Repeater V.H0 #0 Register */
#define CRA_PAGE_0_TPI_VERT_FREQ_LSB_ADDR 0x00000002		/* HDCP Repeater V.H0 #0 Register */
	uint8_t Page_0_TPI_VERT_FREQ_LSB;
	#define TPI_PAGE_0_DTDB2_MASK	0xFF
	#define TPI_PAGE_0_DTDB2_RD(x)	((x)&TPI_PAGE_0_DTDB2_MASK)
	#define TPI_PAGE_0_DTDB2_WR(x)	((x)&TPI_PAGE_0_DTDB2_MASK)
#define PAGE_0_TPI_VERT_FREQ_MSB_ADDR 0x03		/* HDCP Repeater V.H0 #0 Register */
#define CRA_PAGE_0_TPI_VERT_FREQ_MSB_ADDR 0x00000003		/* HDCP Repeater V.H0 #0 Register */
	uint8_t Page_0_TPI_VERT_FREQ_MSB;
	#define TPI_PAGE_0_DTDB3_MASK	0xFF
	#define TPI_PAGE_0_DTDB3_RD(x)	((x)&TPI_PAGE_0_DTDB3_MASK)
	#define TPI_PAGE_0_DTDB3_WR(x)	((x)&TPI_PAGE_0_DTDB3_MASK)
#define PAGE_0_TPI_TOTAL_PIX_LSB_ADDR 0x04		/* HDCP Repeater V.H0 #0 Register */
#define CRA_PAGE_0_TPI_TOTAL_PIX_LSB_ADDR 0x00000004		/* HDCP Repeater V.H0 #0 Register */
	uint8_t Page_0_TPI_TOTAL_PIX_LSB;
	#define TPI_PAGE_0_DTDB4_MASK	0xFF
	#define TPI_PAGE_0_DTDB4_RD(x)	((x)&TPI_PAGE_0_DTDB4_MASK)
	#define TPI_PAGE_0_DTDB4_WR(x)	((x)&TPI_PAGE_0_DTDB4_MASK)
#define PAGE_0_TPI_TOTAL_PIX_MSB_ADDR 0x05		/* HDCP Repeater V.H0 #0 Register */
#define CRA_PAGE_0_TPI_TOTAL_PIX_MSB_ADDR 0x00000005		/* HDCP Repeater V.H0 #0 Register */
	uint8_t Page_0_TPI_TOTAL_PIX_MSB;
	#define TPI_PAGE_0_DTDB5_MASK	0xFF
	#define TPI_PAGE_0_DTDB5_RD(x)	((x)&TPI_PAGE_0_DTDB5_MASK)
	#define TPI_PAGE_0_DTDB5_WR(x)	((x)&TPI_PAGE_0_DTDB5_MASK)
#define PAGE_0_TPI_TOTAL_LINES_LSB_ADDR 0x06		/* HDCP Repeater V.H0 #0 Register */
#define CRA_PAGE_0_TPI_TOTAL_LINES_LSB_ADDR 0x00000006		/* HDCP Repeater V.H0 #0 Register */
	uint8_t Page_0_TPI_TOTAL_LINES_LSB;
	#define TPI_PAGE_0_DTDB6_MASK	0xFF
	#define TPI_PAGE_0_DTDB6_RD(x)	((x)&TPI_PAGE_0_DTDB6_MASK)
	#define TPI_PAGE_0_DTDB6_WR(x)	((x)&TPI_PAGE_0_DTDB6_MASK)
#define PAGE_0_TPI_TOTAL_LINES_MSB_ADDR 0x07		/* HDCP Repeater V.H0 #0 Register */
#define CRA_PAGE_0_TPI_TOTAL_LINES_MSB_ADDR 0x00000007		/* HDCP Repeater V.H0 #0 Register */
	uint8_t Page_0_TPI_TOTAL_LINES_MSB;
	#define TPI_PAGE_0_DTDB7_MASK	0xFF
	#define TPI_PAGE_0_DTDB7_RD(x)	((x)&TPI_PAGE_0_DTDB7_MASK)
	#define TPI_PAGE_0_DTDB7_WR(x)	((x)&TPI_PAGE_0_DTDB7_MASK)
#define PAGE_0_TPI_PRD_ADDR 0x08		/* TPI Pixel Repetition Data Register */
#define CRA_PAGE_0_TPI_PRD_ADDR 0x00000008		/* TPI Pixel Repetition Data Register */
	uint8_t Page_0_TPI_PRD;
	#define TPI_PAGE_0_REG_TCLK_SEL_MASK	0xC0
	#define TPI_PAGE_0_REG_TCLK_SEL_RD(x)	(((x)&TPI_PAGE_0_REG_TCLK_SEL_MASK)>>6)
	#define TPI_PAGE_0_REG_TCLK_SEL_WR(x)	(((x)<<6)&TPI_PAGE_0_REG_TCLK_SEL_MASK)
	#define TPI_PAGE_0_REG_BSEL_MASK	0x20
	#define TPI_PAGE_0_REG_BSEL_RD(x)	(((x)&TPI_PAGE_0_REG_BSEL_MASK)>>5)
	#define TPI_PAGE_0_REG_BSEL_WR(x)	(((x)<<5)&TPI_PAGE_0_REG_BSEL_MASK)
	#define TPI_PAGE_0_REG_EDGE_MASK	0x10
	#define TPI_PAGE_0_REG_EDGE_RD(x)	(((x)&TPI_PAGE_0_REG_EDGE_MASK)>>4)
	#define TPI_PAGE_0_REG_EDGE_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_EDGE_MASK)
	#define TPI_PAGE_0_SELECT_MASK	0x0C
	#define TPI_PAGE_0_SELECT_RD(x)	(((x)&TPI_PAGE_0_SELECT_MASK)>>2)
	#define TPI_PAGE_0_SELECT_WR(x)	(((x)<<2)&TPI_PAGE_0_SELECT_MASK)
	#define TPI_PAGE_0_REG_ICLK_MASK	0x03
	#define TPI_PAGE_0_REG_ICLK_RD(x)	((x)&TPI_PAGE_0_REG_ICLK_MASK)
	#define TPI_PAGE_0_REG_ICLK_WR(x)	((x)&TPI_PAGE_0_REG_ICLK_MASK)
#define PAGE_0_TPI_INPUT_ADDR 0x09		/* Input Format Register */
#define CRA_PAGE_0_TPI_INPUT_ADDR 0x00000009		/* Input Format Register */
	uint8_t Page_0_TPI_INPUT;
	#define TPI_PAGE_0_REG_VIN_MODE_B2_1_MASK	0xC0
	#define TPI_PAGE_0_REG_VIN_MODE_B2_1_RD(x)	(((x)&TPI_PAGE_0_REG_VIN_MODE_B2_1_MASK)>>6)
	#define TPI_PAGE_0_REG_VIN_MODE_B2_1_WR(x)	(((x)<<6)&TPI_PAGE_0_REG_VIN_MODE_B2_1_MASK)
	#define TPI_PAGE_0_REG_INPUT_QUAN_RANGE_MASK	0x0C
	#define TPI_PAGE_0_REG_INPUT_QUAN_RANGE_RD(x)	(((x)&TPI_PAGE_0_REG_INPUT_QUAN_RANGE_MASK)>>2)
	#define TPI_PAGE_0_REG_INPUT_QUAN_RANGE_WR(x)	(((x)<<2)&TPI_PAGE_0_REG_INPUT_QUAN_RANGE_MASK)
	#define TPI_PAGE_0_REG_INPUT_FORMAT_MASK	0x03
	#define TPI_PAGE_0_REG_INPUT_FORMAT_RD(x)	((x)&TPI_PAGE_0_REG_INPUT_FORMAT_MASK)
	#define TPI_PAGE_0_REG_INPUT_FORMAT_WR(x)	((x)&TPI_PAGE_0_REG_INPUT_FORMAT_MASK)
#define PAGE_0_TPI_OUTPUT_ADDR 0x0A		/* Output Format Register */
#define CRA_PAGE_0_TPI_OUTPUT_ADDR 0x0000000A		/* Output Format Register */
	uint8_t Page_0_TPI_OUTPUT;
	#define TPI_PAGE_0_REG_DITHER_MODE_MASK	0xC0
	#define TPI_PAGE_0_REG_DITHER_MODE_RD(x)	(((x)&TPI_PAGE_0_REG_DITHER_MODE_MASK)>>6)
	#define TPI_PAGE_0_REG_DITHER_MODE_WR(x)	(((x)<<6)&TPI_PAGE_0_REG_DITHER_MODE_MASK)
	#define TPI_PAGE_0_REG_ENDITHER_MASK	0x20
	#define TPI_PAGE_0_REG_ENDITHER_RD(x)	(((x)&TPI_PAGE_0_REG_ENDITHER_MASK)>>5)
	#define TPI_PAGE_0_REG_ENDITHER_WR(x)	(((x)<<5)&TPI_PAGE_0_REG_ENDITHER_MASK)
	#define TPI_PAGE_0_REG_CSCMODE709_MASK	0x10
	#define TPI_PAGE_0_REG_CSCMODE709_RD(x)	(((x)&TPI_PAGE_0_REG_CSCMODE709_MASK)>>4)
	#define TPI_PAGE_0_REG_CSCMODE709_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_CSCMODE709_MASK)
	#define TPI_PAGE_0_REG_OUTPUT_QUAN_RANGE_MASK	0x0C
	#define TPI_PAGE_0_REG_OUTPUT_QUAN_RANGE_RD(x)	(((x)&TPI_PAGE_0_REG_OUTPUT_QUAN_RANGE_MASK)>>2)
	#define TPI_PAGE_0_REG_OUTPUT_QUAN_RANGE_WR(x)	(((x)<<2)&TPI_PAGE_0_REG_OUTPUT_QUAN_RANGE_MASK)
	#define TPI_PAGE_0_REG_OUTPUT_FORMAT_MASK	0x03
	#define TPI_PAGE_0_REG_OUTPUT_FORMAT_RD(x)	((x)&TPI_PAGE_0_REG_OUTPUT_FORMAT_MASK)
	#define TPI_PAGE_0_REG_OUTPUT_FORMAT_WR(x)	((x)&TPI_PAGE_0_REG_OUTPUT_FORMAT_MASK)
#define PAGE_0_TPI_VID_IN_MODE_ADDR 0x0B		/* TPI Video Input Mode Register */
#define CRA_PAGE_0_TPI_VID_IN_MODE_ADDR 0x0000000B		/* TPI Video Input Mode Register */
	uint8_t Page_0_TPI_VID_IN_MODE;
	#define TPI_PAGE_0_REG_VIN_SWAP_MASK	0x80
	#define TPI_PAGE_0_REG_VIN_SWAP_RD(x)	(((x)&TPI_PAGE_0_REG_VIN_SWAP_MASK)>>7)
	#define TPI_PAGE_0_REG_VIN_SWAP_WR(x)	(((x)<<7)&TPI_PAGE_0_REG_VIN_SWAP_MASK)
	#define TPI_PAGE_0_REG_NONGAP_MODE_MASK	0x08
	#define TPI_PAGE_0_REG_NONGAP_MODE_RD(x)	(((x)&TPI_PAGE_0_REG_NONGAP_MODE_MASK)>>3)
	#define TPI_PAGE_0_REG_NONGAP_MODE_WR(x)	(((x)<<3)&TPI_PAGE_0_REG_NONGAP_MODE_MASK)
	#define TPI_PAGE_0_REG_VIN_MODE_B0_MASK	0x01
	#define TPI_PAGE_0_REG_VIN_MODE_B0_RD(x)	((x)&TPI_PAGE_0_REG_VIN_MODE_B0_MASK)
	#define TPI_PAGE_0_REG_VIN_MODE_B0_WR(x)	((x)&TPI_PAGE_0_REG_VIN_MODE_B0_MASK)
#define PAGE_0_TPI_AVI_CHSUM_ADDR 0x0C		/* TPI AVI Check Sum Register */
#define CRA_PAGE_0_TPI_AVI_CHSUM_ADDR 0x0000000C		/* TPI AVI Check Sum Register */
	uint8_t Page_0_TPI_AVI_CHSUM;
	#define TPI_PAGE_0_REG_AVI_CHECKSUM_MASK	0xFF
	#define TPI_PAGE_0_REG_AVI_CHECKSUM_RD(x)	((x)&TPI_PAGE_0_REG_AVI_CHECKSUM_MASK)
	#define TPI_PAGE_0_REG_AVI_CHECKSUM_WR(x)	((x)&TPI_PAGE_0_REG_AVI_CHECKSUM_MASK)
#define PAGE_0_TPI_AVI_BYTE1_ADDR 0x0D		/* TPI AVI Data uint8_t 1 Register */
#define CRA_PAGE_0_TPI_AVI_BYTE1_ADDR 0x0000000D		/* TPI AVI Data uint8_t 1 Register */
	uint8_t Page_0_TPI_AVI_BYTE1;
	#define TPI_PAGE_0_REG_AVI_DBYTE1_MASK	0xFF
	#define TPI_PAGE_0_REG_AVI_DBYTE1_RD(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE1_MASK)
	#define TPI_PAGE_0_REG_AVI_DBYTE1_WR(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE1_MASK)
#define PAGE_0_TPI_AVI_BYTE2_ADDR 0x0E		/* TPI AVI Data uint8_t 2 Register */
#define CRA_PAGE_0_TPI_AVI_BYTE2_ADDR 0x0000000E		/* TPI AVI Data uint8_t 2 Register */
	uint8_t Page_0_TPI_AVI_BYTE2;
	#define TPI_PAGE_0_REG_AVI_DBYTE2_MASK	0xFF
	#define TPI_PAGE_0_REG_AVI_DBYTE2_RD(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE2_MASK)
	#define TPI_PAGE_0_REG_AVI_DBYTE2_WR(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE2_MASK)
#define PAGE_0_TPI_AVI_BYTE3_ADDR 0x0F		/* TPI AVI Data uint8_t 3 Register */
#define CRA_PAGE_0_TPI_AVI_BYTE3_ADDR 0x0000000F		/* TPI AVI Data uint8_t 3 Register */
	uint8_t Page_0_TPI_AVI_BYTE3;
	#define TPI_PAGE_0_REG_AVI_DBYTE3_MASK	0xFF
	#define TPI_PAGE_0_REG_AVI_DBYTE3_RD(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE3_MASK)
	#define TPI_PAGE_0_REG_AVI_DBYTE3_WR(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE3_MASK)
#define PAGE_0_TPI_AVI_BYTE4_ADDR 0x10		/* TPI AVI Data uint8_t 4 Register */
#define CRA_PAGE_0_TPI_AVI_BYTE4_ADDR 0x00000010		/* TPI AVI Data uint8_t 4 Register */
	uint8_t Page_0_TPI_AVI_BYTE4;
	#define TPI_PAGE_0_REG_AVI_DBYTE4_MASK	0xFF
	#define TPI_PAGE_0_REG_AVI_DBYTE4_RD(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE4_MASK)
	#define TPI_PAGE_0_REG_AVI_DBYTE4_WR(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE4_MASK)
#define PAGE_0_TPI_AVI_BYTE5_ADDR 0x11		/* TPI AVI Data uint8_t 5 Register */
#define CRA_PAGE_0_TPI_AVI_BYTE5_ADDR 0x00000011		/* TPI AVI Data uint8_t 5 Register */
	uint8_t Page_0_TPI_AVI_BYTE5;
	#define TPI_PAGE_0_REG_AVI_DBYTE5_MASK	0xFF
	#define TPI_PAGE_0_REG_AVI_DBYTE5_RD(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE5_MASK)
	#define TPI_PAGE_0_REG_AVI_DBYTE5_WR(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE5_MASK)
#define PAGE_0_TPI_END_TOP_BAR_LSB_ADDR 0x12		/* TPI AVI Data uint8_t 6 Register */
#define CRA_PAGE_0_TPI_END_TOP_BAR_LSB_ADDR 0x00000012		/* TPI AVI Data uint8_t 6 Register */
	uint8_t Page_0_TPI_END_TOP_BAR_LSB;
	#define TPI_PAGE_0_REG_AVI_DBYTE6_MASK	0xFF
	#define TPI_PAGE_0_REG_AVI_DBYTE6_RD(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE6_MASK)
	#define TPI_PAGE_0_REG_AVI_DBYTE6_WR(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE6_MASK)
#define PAGE_0_TPI_END_TOP_BAR_MSB_ADDR 0x13		/* TPI AVI Data uint8_t 7 Register */
#define CRA_PAGE_0_TPI_END_TOP_BAR_MSB_ADDR 0x00000013		/* TPI AVI Data uint8_t 7 Register */
	uint8_t Page_0_TPI_END_TOP_BAR_MSB;
	#define TPI_PAGE_0_REG_AVI_DBYTE7_MASK	0xFF
	#define TPI_PAGE_0_REG_AVI_DBYTE7_RD(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE7_MASK)
	#define TPI_PAGE_0_REG_AVI_DBYTE7_WR(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE7_MASK)
#define PAGE_0_TPI_START_BTM_BAR_LSB_ADDR 0x14		/* TPI AVI Data uint8_t 8 Register */
#define CRA_PAGE_0_TPI_START_BTM_BAR_LSB_ADDR 0x00000014		/* TPI AVI Data uint8_t 8 Register */
	uint8_t Page_0_TPI_START_BTM_BAR_LSB;
	#define TPI_PAGE_0_REG_AVI_DBYTE8_MASK	0xFF
	#define TPI_PAGE_0_REG_AVI_DBYTE8_RD(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE8_MASK)
	#define TPI_PAGE_0_REG_AVI_DBYTE8_WR(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE8_MASK)
#define PAGE_0_TPI_START_BTM_BAR_MSB_ADDR 0x15		/* TPI AVI Data uint8_t 9 Register */
#define CRA_PAGE_0_TPI_START_BTM_BAR_MSB_ADDR 0x00000015		/* TPI AVI Data uint8_t 9 Register */
	uint8_t Page_0_TPI_START_BTM_BAR_MSB;
	#define TPI_PAGE_0_REG_AVI_DBYTE9_MASK	0xFF
	#define TPI_PAGE_0_REG_AVI_DBYTE9_RD(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE9_MASK)
	#define TPI_PAGE_0_REG_AVI_DBYTE9_WR(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE9_MASK)
#define PAGE_0_TPI_END_LEFT_BAR_LSB_ADDR 0x16		/* TPI AVI Data uint8_t 10 Register */
#define CRA_PAGE_0_TPI_END_LEFT_BAR_LSB_ADDR 0x00000016		/* TPI AVI Data uint8_t 10 Register */
	uint8_t Page_0_TPI_END_LEFT_BAR_LSB;
	#define TPI_PAGE_0_REG_AVI_DBYTE10_MASK	0xFF
	#define TPI_PAGE_0_REG_AVI_DBYTE10_RD(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE10_MASK)
	#define TPI_PAGE_0_REG_AVI_DBYTE10_WR(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE10_MASK)
#define PAGE_0_TPI_END_LEFT_BAR_MSB_ADDR 0x17		/* TPI AVI Data uint8_t 11 Register */
#define CRA_PAGE_0_TPI_END_LEFT_BAR_MSB_ADDR 0x00000017		/* TPI AVI Data uint8_t 11 Register */
	uint8_t Page_0_TPI_END_LEFT_BAR_MSB;
	#define TPI_PAGE_0_REG_AVI_DBYTE11_MASK	0xFF
	#define TPI_PAGE_0_REG_AVI_DBYTE11_RD(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE11_MASK)
	#define TPI_PAGE_0_REG_AVI_DBYTE11_WR(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE11_MASK)
#define PAGE_0_TPI_END_RIGHT_BAR_LSB_ADDR 0x18		/* TPI AVI Data uint8_t 12 Register */
#define CRA_PAGE_0_TPI_END_RIGHT_BAR_LSB_ADDR 0x00000018		/* TPI AVI Data uint8_t 12 Register */
	uint8_t Page_0_TPI_END_RIGHT_BAR_LSB;
	#define TPI_PAGE_0_REG_AVI_DBYTE12_MASK	0xFF
	#define TPI_PAGE_0_REG_AVI_DBYTE12_RD(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE12_MASK)
	#define TPI_PAGE_0_REG_AVI_DBYTE12_WR(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE12_MASK)
#define PAGE_0_TPI_END_RIGHT_BAR_MSB_ADDR 0x19		/* TPI AVI Data uint8_t 13 Register */
#define CRA_PAGE_0_TPI_END_RIGHT_BAR_MSB_ADDR 0x00000019		/* TPI AVI Data uint8_t 13 Register */
	uint8_t Page_0_TPI_END_RIGHT_BAR_MSB;
	#define TPI_PAGE_0_REG_AVI_DBYTE13_MASK	0xFF
	#define TPI_PAGE_0_REG_AVI_DBYTE13_RD(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE13_MASK)
	#define TPI_PAGE_0_REG_AVI_DBYTE13_WR(x)	((x)&TPI_PAGE_0_REG_AVI_DBYTE13_MASK)
#define PAGE_0_TPI_SC_ADDR 0x1A		/* TPI System Control Register */
#define CRA_PAGE_0_TPI_SC_ADDR 0x0000001A		/* TPI System Control Register */
	uint8_t Page_0_TPI_SC;
	#define TPI_PAGE_0_REG_TPI_UPDATE_FLG_MASK	0x80
	#define TPI_PAGE_0_REG_TPI_UPDATE_FLG_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_UPDATE_FLG_MASK)>>7)
	#define TPI_PAGE_0_REG_TPI_UPDATE_FLG_WR(x)	(((x)<<7)&TPI_PAGE_0_REG_TPI_UPDATE_FLG_MASK)
	#define TPI_PAGE_0_REG_TPI_REAUTH_CTL_MASK	0x40
	#define TPI_PAGE_0_REG_TPI_REAUTH_CTL_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_REAUTH_CTL_MASK)>>6)
	#define TPI_PAGE_0_REG_TPI_REAUTH_CTL_WR(x)	(((x)<<6)&TPI_PAGE_0_REG_TPI_REAUTH_CTL_MASK)
	#define TPI_PAGE_0_REG_TPI_OUTPUT_MODE_B1_MASK	0x20
	#define TPI_PAGE_0_REG_TPI_OUTPUT_MODE_B1_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_OUTPUT_MODE_B1_MASK)>>5)
	#define TPI_PAGE_0_REG_TPI_OUTPUT_MODE_B1_WR(x)	(((x)<<5)&TPI_PAGE_0_REG_TPI_OUTPUT_MODE_B1_MASK)
	#define TPI_PAGE_0_REG_TMDS_OE_MASK	 0x10
	#define TPI_PAGE_0_REG_TMDS_OE_RD(x)	(((x)&TPI_PAGE_0_REG_TMDS_OE_MASK)>>4)
	#define TPI_PAGE_0_REG_TMDS_OE_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_TMDS_OE_MASK)
	#define TPI_PAGE_0_REG_TPI_AV_MUTE_MASK	0x08
	#define TPI_PAGE_0_REG_TPI_AV_MUTE_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_AV_MUTE_MASK)>>3)
	#define TPI_PAGE_0_REG_TPI_AV_MUTE_WR(x)	(((x)<<3)&TPI_PAGE_0_REG_TPI_AV_MUTE_MASK)
	#define TPI_PAGE_0_REG_DDC_GPU_REQUEST_MASK	0x04
	#define TPI_PAGE_0_REG_DDC_GPU_REQUEST_RD(x)	(((x)&TPI_PAGE_0_REG_DDC_GPU_REQUEST_MASK)>>2)
	#define TPI_PAGE_0_REG_DDC_GPU_REQUEST_WR(x)	(((x)<<2)&TPI_PAGE_0_REG_DDC_GPU_REQUEST_MASK)
	#define TPI_PAGE_0_REG_DDC_TPI_GRANT_MASK	0x02
	#define TPI_PAGE_0_REG_DDC_TPI_GRANT_RD(x)	(((x)&TPI_PAGE_0_REG_DDC_TPI_GRANT_MASK)>>1)
	#define TPI_PAGE_0_REG_DDC_TPI_GRANT_WR(x)	(((x)<<1)&TPI_PAGE_0_REG_DDC_TPI_GRANT_MASK)
	#define TPI_PAGE_0_REG_TPI_OUTPUT_MODE_B0_MASK	0x01
	#define TPI_PAGE_0_REG_TPI_OUTPUT_MODE_B0_RD(x)	((x)&TPI_PAGE_0_REG_TPI_OUTPUT_MODE_B0_MASK)
	#define TPI_PAGE_0_REG_TPI_OUTPUT_MODE_B0_WR(x)	((x)&TPI_PAGE_0_REG_TPI_OUTPUT_MODE_B0_MASK)
#define PAGE_0_TPI_DEV_ID_ADDR 0x1B		/* TPI Device ID Register */
#define CRA_PAGE_0_TPI_DEV_ID_ADDR 0x0000001B		/* TPI Device ID Register */
	uint8_t Page_0_TPI_DEV_ID;
	#define TPI_PAGE_0_REG_V_H1_B23_16_MASK	0xFF
	#define TPI_PAGE_0_REG_V_H1_B23_16_RD(x)	((x)&TPI_PAGE_0_REG_V_H1_B23_16_MASK)
	#define TPI_PAGE_0_REG_V_H1_B23_16_WR(x)	((x)&TPI_PAGE_0_REG_V_H1_B23_16_MASK)
#define PAGE_0_TPI_REV_ID_ADDR 0x1C		/* TPI Device Revision ID Register */
#define CRA_PAGE_0_TPI_REV_ID_ADDR 0x0000001C		/* TPI Device Revision ID Register */
	uint8_t Page_0_TPI_REV_ID;
	#define TPI_PAGE_0_REG_DEV_REV_ID_MASK	0xFF
	#define TPI_PAGE_0_REG_DEV_REV_ID_RD(x)	((x)&TPI_PAGE_0_REG_DEV_REV_ID_MASK)
	#define TPI_PAGE_0_REG_DEV_REV_ID_WR(x)	((x)&TPI_PAGE_0_REG_DEV_REV_ID_MASK)
#define PAGE_0_TPI_VENDOR_B3_ADDR 0x1D		/* TPI Vendor uint8_t 3 Register */
#define CRA_PAGE_0_TPI_VENDOR_B3_ADDR 0x0000001D		/* TPI Vendor uint8_t 3 Register */
	uint8_t Page_0_TPI_VENDOR_B3;
	#define TPI_PAGE_0_REG_VENDOR_B3_MASK	0xFF
	#define TPI_PAGE_0_REG_VENDOR_B3_RD(x)	((x)&TPI_PAGE_0_REG_VENDOR_B3_MASK)
	#define TPI_PAGE_0_REG_VENDOR_B3_WR(x)	((x)&TPI_PAGE_0_REG_VENDOR_B3_MASK)
#define PAGE_0_TPI_PWR_ST_ADDR 0x1E		/* TPI Device Power State Control Register */
#define CRA_PAGE_0_TPI_PWR_ST_ADDR 0x0000001E		/* TPI Device Power State Control Register */
	uint8_t Page_0_TPI_PWR_ST;
	#define TPI_PAGE_0_REG_D3_COLD_MASK	0x04
	#define TPI_PAGE_0_REG_D3_COLD_RD(x)	(((x)&TPI_PAGE_0_REG_D3_COLD_MASK)>>2)
	#define TPI_PAGE_0_REG_D3_COLD_WR(x)	(((x)<<2)&TPI_PAGE_0_REG_D3_COLD_MASK)
	#define TPI_PAGE_0_REG_TPI_PWR_STATE_MASK	0x03
	#define TPI_PAGE_0_REG_TPI_PWR_STATE_RD(x)	((x)&TPI_PAGE_0_REG_TPI_PWR_STATE_MASK)
	#define TPI_PAGE_0_REG_TPI_PWR_STATE_WR(x)	((x)&TPI_PAGE_0_REG_TPI_PWR_STATE_MASK)
#define PAGE_0_TPI_I2S_EN_ADDR 0x1F		/* TPI I2S Enable and Mapping Register */
#define CRA_PAGE_0_TPI_I2S_EN_ADDR 0x0000001F		/* TPI I2S Enable and Mapping Register */
	uint8_t Page_0_TPI_I2S_EN;
	#define TPI_PAGE_0_REG_SD_EN_MASK	0x80
	#define TPI_PAGE_0_REG_SD_EN_RD(x)	(((x)&TPI_PAGE_0_REG_SD_EN_MASK)>>7)
	#define TPI_PAGE_0_REG_SD_EN_WR(x)	(((x)<<7)&TPI_PAGE_0_REG_SD_EN_MASK)
	#define TPI_PAGE_0_REG_FIDO_MAP_MASK	0x30
	#define TPI_PAGE_0_REG_FIDO_MAP_RD(x)	(((x)&TPI_PAGE_0_REG_FIDO_MAP_MASK)>>4)
	#define TPI_PAGE_0_REG_FIDO_MAP_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_FIDO_MAP_MASK)
	#define TPI_PAGE_0_REG_ADS_BA_EN_MASK	0x08
	#define TPI_PAGE_0_REG_ADS_BA_EN_RD(x)	(((x)&TPI_PAGE_0_REG_ADS_BA_EN_MASK)>>3)
	#define TPI_PAGE_0_REG_ADS_BA_EN_WR(x)	(((x)<<3)&TPI_PAGE_0_REG_ADS_BA_EN_MASK)
	#define TPI_PAGE_0_REG_MAX_2UI_MASK	0x04
	#define TPI_PAGE_0_REG_MAX_2UI_RD(x)	(((x)&TPI_PAGE_0_REG_MAX_2UI_MASK)>>2)
	#define TPI_PAGE_0_REG_MAX_2UI_WR(x)	(((x)<<2)&TPI_PAGE_0_REG_MAX_2UI_MASK)
	#define TPI_PAGE_0_TPI_I2S_SD_SEL_MASK	0x03
	#define TPI_PAGE_0_TPI_I2S_SD_SEL_RD(x)	((x)&TPI_PAGE_0_TPI_I2S_SD_SEL_MASK)
	#define TPI_PAGE_0_TPI_I2S_SD_SEL_WR(x)	((x)&TPI_PAGE_0_TPI_I2S_SD_SEL_MASK)
#define PAGE_0_I2S_IN_CTRL_ADDR 0x20		/* TPI Audio In I2S Control Register */
#define CRA_PAGE_0_I2S_IN_CTRL_ADDR 0x00000020		/* TPI Audio In I2S Control Register */
	uint8_t Page_0_I2S_IN_CTRL;
	#define TPI_PAGE_0_REG_SCK_EDGE_MASK	0x80
	#define TPI_PAGE_0_REG_SCK_EDGE_RD(x)	(((x)&TPI_PAGE_0_REG_SCK_EDGE_MASK)>>7)
	#define TPI_PAGE_0_REG_SCK_EDGE_WR(x)	(((x)<<7)&TPI_PAGE_0_REG_SCK_EDGE_MASK)
	#define TPI_PAGE_0_REG_FM_IN_VAL_SW_MASK	0x70
	#define TPI_PAGE_0_REG_FM_IN_VAL_SW_RD(x)	(((x)&TPI_PAGE_0_REG_FM_IN_VAL_SW_MASK)>>4)
	#define TPI_PAGE_0_REG_FM_IN_VAL_SW_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_FM_IN_VAL_SW_MASK)
	#define TPI_PAGE_0_REG_WS_MASK	0x08
	#define TPI_PAGE_0_REG_WS_RD(x)	(((x)&TPI_PAGE_0_REG_WS_MASK)>>3)
	#define TPI_PAGE_0_REG_WS_WR(x)	(((x)<<3)&TPI_PAGE_0_REG_WS_MASK)
	#define TPI_PAGE_0_REG_JUSTIFY_MASK	0x04
	#define TPI_PAGE_0_REG_JUSTIFY_RD(x)	(((x)&TPI_PAGE_0_REG_JUSTIFY_MASK)>>2)
	#define TPI_PAGE_0_REG_JUSTIFY_WR(x)	(((x)<<2)&TPI_PAGE_0_REG_JUSTIFY_MASK)
	#define TPI_PAGE_0_REG_DATA_DIR_MASK	0x02
	#define TPI_PAGE_0_REG_DATA_DIR_RD(x)	(((x)&TPI_PAGE_0_REG_DATA_DIR_MASK)>>1)
	#define TPI_PAGE_0_REG_DATA_DIR_WR(x)	(((x)<<1)&TPI_PAGE_0_REG_DATA_DIR_MASK)
	#define TPI_PAGE_0_REG_1ST_BIT_MASK	0x01
	#define TPI_PAGE_0_REG_1ST_BIT_RD(x)	((x)&TPI_PAGE_0_REG_1ST_BIT_MASK)
	#define TPI_PAGE_0_REG_1ST_BIT_WR(x)	((x)&TPI_PAGE_0_REG_1ST_BIT_MASK)
#define PAGE_0_TPI_I2S_CHST0_ADDR 0x21		/* TPI Audio In I2S Channel Status #0 Register */
#define CRA_PAGE_0_TPI_I2S_CHST0_ADDR 0x00000021		/* TPI Audio In I2S Channel Status #0 Register */
	uint8_t Page_0_TPI_I2S_CHST0;
	#define TPI_PAGE_0_REG_CBIT_B7_0_MASK	0xFF
	#define TPI_PAGE_0_REG_CBIT_B7_0_RD(x)	((x)&TPI_PAGE_0_REG_CBIT_B7_0_MASK)
	#define TPI_PAGE_0_REG_CBIT_B7_0_WR(x)	((x)&TPI_PAGE_0_REG_CBIT_B7_0_MASK)
#define PAGE_0_TPI_I2S_CHST1_ADDR 0x22		/* TPI Audio In I2S Channel Status #1 Register */
#define CRA_PAGE_0_TPI_I2S_CHST1_ADDR 0x00000022		/* TPI Audio In I2S Channel Status #1 Register */
	uint8_t Page_0_TPI_I2S_CHST1;
	#define TPI_PAGE_0_REG_CBIT_B15_8_MASK	0xFF
	#define TPI_PAGE_0_REG_CBIT_B15_8_RD(x)	((x)&TPI_PAGE_0_REG_CBIT_B15_8_MASK)
	#define TPI_PAGE_0_REG_CBIT_B15_8_WR(x)	((x)&TPI_PAGE_0_REG_CBIT_B15_8_MASK)
#define PAGE_0_TPI_I2S_CHST2_ADDR 0x23		/* TPI Audio In I2S Channel Status #2 Register */
#define CRA_PAGE_0_TPI_I2S_CHST2_ADDR 0x00000023		/* TPI Audio In I2S Channel Status #2 Register */
	uint8_t Page_0_TPI_I2S_CHST2;
	#define TPI_PAGE_0_REG_CBIT_B23_20_MASK	0xF0
	#define TPI_PAGE_0_REG_CBIT_B23_20_RD(x)	(((x)&TPI_PAGE_0_REG_CBIT_B23_20_MASK)>>4)
	#define TPI_PAGE_0_REG_CBIT_B23_20_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_CBIT_B23_20_MASK)
	#define TPI_PAGE_0_REG_CBIT_B19_16_MASK	0x0F
	#define TPI_PAGE_0_REG_CBIT_B19_16_RD(x)	((x)&TPI_PAGE_0_REG_CBIT_B19_16_MASK)
	#define TPI_PAGE_0_REG_CBIT_B19_16_WR(x)	((x)&TPI_PAGE_0_REG_CBIT_B19_16_MASK)
#define PAGE_0_TPI_SPDIF_HEADER_ADDR 0x24		/* TPI Audio Config 1 Register */
#define CRA_PAGE_0_TPI_SPDIF_HEADER_ADDR 0x00000024		/* TPI Audio Config 1 Register */
	uint8_t Page_0_TPI_SPDIF_HEADER;
	#define TPI_PAGE_0_REG_TPI_ACONFIG1_MASK	0xFF
	#define TPI_PAGE_0_REG_TPI_ACONFIG1_RD(x)	((x)&TPI_PAGE_0_REG_TPI_ACONFIG1_MASK)
	#define TPI_PAGE_0_REG_TPI_ACONFIG1_WR(x)	((x)&TPI_PAGE_0_REG_TPI_ACONFIG1_MASK)
#define PAGE_0_TPI_AUDIO_HANDLING_ADDR 0x25		/* TPI Audio Config 2 Register */
#define CRA_PAGE_0_TPI_AUDIO_HANDLING_ADDR 0x00000025		/* TPI Audio Config 2 Register */
	uint8_t Page_0_TPI_AUDIO_HANDLING;
	#define TPI_PAGE_0_REG_TPI_ACONFIG2_MASK	0x03
	#define TPI_PAGE_0_REG_TPI_ACONFIG2_RD(x)	((x)&TPI_PAGE_0_REG_TPI_ACONFIG2_MASK)
	#define TPI_PAGE_0_REG_TPI_ACONFIG2_WR(x)	((x)&TPI_PAGE_0_REG_TPI_ACONFIG2_MASK)
#define PAGE_0_TPI_CONFIG3_ADDR 0x26		/* TPI Audio Config 3 Register */
#define CRA_PAGE_0_TPI_CONFIG3_ADDR 0x00000026		/* TPI Audio Config 3 Register */
	uint8_t Page_0_TPI_CONFIG3;
	#define TPI_PAGE_0_REG_TPI_CONFIG3_B7_6_MASK	0xC0
	#define TPI_PAGE_0_REG_TPI_CONFIG3_B7_6_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_CONFIG3_B7_6_MASK)>>6)
	#define TPI_PAGE_0_REG_TPI_CONFIG3_B7_6_WR(x)	(((x)<<6)&TPI_PAGE_0_REG_TPI_CONFIG3_B7_6_MASK)
	#define TPI_PAGE_0_REG_TPI_CONFIG3_B5_MASK	0x20
	#define TPI_PAGE_0_REG_TPI_CONFIG3_B5_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_CONFIG3_B5_MASK)>>5)
	#define TPI_PAGE_0_REG_TPI_CONFIG3_B5_WR(x)	(((x)<<5)&TPI_PAGE_0_REG_TPI_CONFIG3_B5_MASK)
	#define TPI_PAGE_0_REG_TPI_CONFIG3_B4_MASK	0x10
	#define TPI_PAGE_0_REG_TPI_CONFIG3_B4_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_CONFIG3_B4_MASK)>>4)
	#define TPI_PAGE_0_REG_TPI_CONFIG3_B4_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_TPI_CONFIG3_B4_MASK)
	#define TPI_PAGE_0_REG_TPI_CONFIG3_B3_0_MASK	0x0F
	#define TPI_PAGE_0_REG_TPI_CONFIG3_B3_0_RD(x)	((x)&TPI_PAGE_0_REG_TPI_CONFIG3_B3_0_MASK)
	#define TPI_PAGE_0_REG_TPI_CONFIG3_B3_0_WR(x)	((x)&TPI_PAGE_0_REG_TPI_CONFIG3_B3_0_MASK)
#define PAGE_0_TPI_CONFIG4_ADDR 0x27		/* TPI Audio Config 4 Register */
#define CRA_PAGE_0_TPI_CONFIG4_ADDR 0x00000027		/* TPI Audio Config 4 Register */
	uint8_t Page_0_TPI_CONFIG4;
	#define TPI_PAGE_0_REG_TPI_CONFIG4_B7_6_MASK	0xC0
	#define TPI_PAGE_0_REG_TPI_CONFIG4_B7_6_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_CONFIG4_B7_6_MASK)>>6)
	#define TPI_PAGE_0_REG_TPI_CONFIG4_B7_6_WR(x)	(((x)<<6)&TPI_PAGE_0_REG_TPI_CONFIG4_B7_6_MASK)
	#define TPI_PAGE_0_REG_TPI_CONFIG4_B5_3_MASK	0x38
	#define TPI_PAGE_0_REG_TPI_CONFIG4_B5_3_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_CONFIG4_B5_3_MASK)>>3)
	#define TPI_PAGE_0_REG_TPI_CONFIG4_B5_3_WR(x)	(((x)<<3)&TPI_PAGE_0_REG_TPI_CONFIG4_B5_3_MASK)
	#define TPI_PAGE_0_REG_TPI_CONFIG4_B2_0_MASK	0x07
	#define TPI_PAGE_0_REG_TPI_CONFIG4_B2_0_RD(x)	((x)&TPI_PAGE_0_REG_TPI_CONFIG4_B2_0_MASK)
	#define TPI_PAGE_0_REG_TPI_CONFIG4_B2_0_WR(x)	((x)&TPI_PAGE_0_REG_TPI_CONFIG4_B2_0_MASK)
#define PAGE_0_TPI_CONFIG5_ADDR 0x28		/* TPI Audio Config 5 Register */
#define CRA_PAGE_0_TPI_CONFIG5_ADDR 0x00000028		/* TPI Audio Config 5 Register */
	uint8_t Page_0_TPI_CONFIG5;
	#define TPI_PAGE_0_REG_TPI_CONFIG5_MASK	0xFF
	#define TPI_PAGE_0_REG_TPI_CONFIG5_RD(x)	((x)&TPI_PAGE_0_REG_TPI_CONFIG5_MASK)
	#define TPI_PAGE_0_REG_TPI_CONFIG5_WR(x)	((x)&TPI_PAGE_0_REG_TPI_CONFIG5_MASK)
#define PAGE_0_TPI_COPP_DATA1_ADDR 0x29		/* TPI COPP Query Data Register */
#define CRA_PAGE_0_TPI_COPP_DATA1_ADDR 0x00000029		/* TPI COPP Query Data Register */
	uint8_t Page_0_TPI_COPP_DATA1;
	#define TPI_PAGE_0_REG_COPP_GPROT_MASK	0x80
	#define TPI_PAGE_0_REG_COPP_GPROT_RD(x)	(((x)&TPI_PAGE_0_REG_COPP_GPROT_MASK)>>7)
	#define TPI_PAGE_0_REG_COPP_GPROT_WR(x)	(((x)<<7)&TPI_PAGE_0_REG_COPP_GPROT_MASK)
	#define TPI_PAGE_0_REG_COPP_LPROT_MASK	0x40
	#define TPI_PAGE_0_REG_COPP_LPROT_RD(x)	(((x)&TPI_PAGE_0_REG_COPP_LPROT_MASK)>>6)
	#define TPI_PAGE_0_REG_COPP_LPROT_WR(x)	(((x)<<6)&TPI_PAGE_0_REG_COPP_LPROT_MASK)
	#define TPI_PAGE_0_REG_COPP_LINK_STATUS_MASK	0x30
	#define TPI_PAGE_0_REG_COPP_LINK_STATUS_RD(x)	(((x)&TPI_PAGE_0_REG_COPP_LINK_STATUS_MASK)>>4)
	#define TPI_PAGE_0_REG_COPP_LINK_STATUS_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_COPP_LINK_STATUS_MASK)
	#define TPI_PAGE_0_REG_COPP_HDCP_REP_MASK	0x08
	#define TPI_PAGE_0_REG_COPP_HDCP_REP_RD(x)	(((x)&TPI_PAGE_0_REG_COPP_HDCP_REP_MASK)>>3)
	#define TPI_PAGE_0_REG_COPP_HDCP_REP_WR(x)	(((x)<<3)&TPI_PAGE_0_REG_COPP_HDCP_REP_MASK)
	#define TPI_PAGE_0_REG_COPP_CONNTYPE_B0_MASK	0x04
	#define TPI_PAGE_0_REG_COPP_CONNTYPE_B0_RD(x)	(((x)&TPI_PAGE_0_REG_COPP_CONNTYPE_B0_MASK)>>2)
	#define TPI_PAGE_0_REG_COPP_CONNTYPE_B0_WR(x)	(((x)<<2)&TPI_PAGE_0_REG_COPP_CONNTYPE_B0_MASK)
	#define TPI_PAGE_0_REG_COPP_PROTYPE_MASK	0x02
	#define TPI_PAGE_0_REG_COPP_PROTYPE_RD(x)	(((x)&TPI_PAGE_0_REG_COPP_PROTYPE_MASK)>>1)
	#define TPI_PAGE_0_REG_COPP_PROTYPE_WR(x)	(((x)<<1)&TPI_PAGE_0_REG_COPP_PROTYPE_MASK)
	#define TPI_PAGE_0_REG_COPP_CONNTYPE_B1_MASK	0x01
	#define TPI_PAGE_0_REG_COPP_CONNTYPE_B1_RD(x)	((x)&TPI_PAGE_0_REG_COPP_CONNTYPE_B1_MASK)
	#define TPI_PAGE_0_REG_COPP_CONNTYPE_B1_WR(x)	((x)&TPI_PAGE_0_REG_COPP_CONNTYPE_B1_MASK)
#define PAGE_0_TPI_COPP_DATA2_ADDR 0x2A		/* TPI COPP Control Data Register */
#define CRA_PAGE_0_TPI_COPP_DATA2_ADDR 0x0000002A		/* TPI COPP Control Data Register */
	uint8_t Page_0_TPI_COPP_DATA2;
	#define TPI_PAGE_0_REG_INTR_ENCRYPTION_MASK	0x20
	#define TPI_PAGE_0_REG_INTR_ENCRYPTION_RD(x)	(((x)&TPI_PAGE_0_REG_INTR_ENCRYPTION_MASK)>>5)
	#define TPI_PAGE_0_REG_INTR_ENCRYPTION_WR(x)	(((x)<<5)&TPI_PAGE_0_REG_INTR_ENCRYPTION_MASK)
	#define TPI_PAGE_0_REG_TPI_KSV_FORWARD_MASK	0x10
	#define TPI_PAGE_0_REG_TPI_KSV_FORWARD_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_KSV_FORWARD_MASK)>>4)
	#define TPI_PAGE_0_REG_TPI_KSV_FORWARD_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_TPI_KSV_FORWARD_MASK)
	#define TPI_PAGE_0_REG_INTERM_RI_CHECK_EN_MASK	0x08
	#define TPI_PAGE_0_REG_INTERM_RI_CHECK_EN_RD(x)	(((x)&TPI_PAGE_0_REG_INTERM_RI_CHECK_EN_MASK)>>3)
	#define TPI_PAGE_0_REG_INTERM_RI_CHECK_EN_WR(x)	(((x)<<3)&TPI_PAGE_0_REG_INTERM_RI_CHECK_EN_MASK)
	#define TPI_PAGE_0_REG_TPI_DOUBLE_RI_CHECK_MASK	0x04
	#define TPI_PAGE_0_REG_TPI_DOUBLE_RI_CHECK_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_DOUBLE_RI_CHECK_MASK)>>2)
	#define TPI_PAGE_0_REG_TPI_DOUBLE_RI_CHECK_WR(x)	(((x)<<2)&TPI_PAGE_0_REG_TPI_DOUBLE_RI_CHECK_MASK)
	#define TPI_PAGE_0_REG_TPI_SHORT_RI_READ_MASK	0x02
	#define TPI_PAGE_0_REG_TPI_SHORT_RI_READ_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_SHORT_RI_READ_MASK)>>1)
	#define TPI_PAGE_0_REG_TPI_SHORT_RI_READ_WR(x)	(((x)<<1)&TPI_PAGE_0_REG_TPI_SHORT_RI_READ_MASK)
	#define TPI_PAGE_0_REG_COPP_PROTLEVEL_MASK	0x01
	#define TPI_PAGE_0_REG_COPP_PROTLEVEL_RD(x)	((x)&TPI_PAGE_0_REG_COPP_PROTLEVEL_MASK)
	#define TPI_PAGE_0_REG_COPP_PROTLEVEL_WR(x)	((x)&TPI_PAGE_0_REG_COPP_PROTLEVEL_MASK)
#define PAGE_0_TPI_WR_BKSV_1_ADDR 0x2B		/* TPI Write BKSV1 Register */
#define CRA_PAGE_0_TPI_WR_BKSV_1_ADDR 0x0000002B		/* TPI Write BKSV1 Register */
	uint8_t Page_0_TPI_WR_BKSV_1;
	#define TPI_PAGE_0_REG_BKSV0_MASK	0xFF
	#define TPI_PAGE_0_REG_BKSV0_RD(x)	((x)&TPI_PAGE_0_REG_BKSV0_MASK)
	#define TPI_PAGE_0_REG_BKSV0_WR(x)	((x)&TPI_PAGE_0_REG_BKSV0_MASK)
#define PAGE_0_TPI_WR_BKSV_2_ADDR 0x2C		/* TPI Write BKSV2 Register */
#define CRA_PAGE_0_TPI_WR_BKSV_2_ADDR 0x0000002C		/* TPI Write BKSV2 Register */
	uint8_t Page_0_TPI_WR_BKSV_2;
	#define TPI_PAGE_0_REG_BKSV1_MASK	0xFF
	#define TPI_PAGE_0_REG_BKSV1_RD(x)	((x)&TPI_PAGE_0_REG_BKSV1_MASK)
	#define TPI_PAGE_0_REG_BKSV1_WR(x)	((x)&TPI_PAGE_0_REG_BKSV1_MASK)
#define PAGE_0_TPI_WR_BKSV_3_ADDR 0x2D		/* TPI_Write BKSV3 Register */
#define CRA_PAGE_0_TPI_WR_BKSV_3_ADDR 0x0000002D		/* TPI_Write BKSV3 Register */
	uint8_t Page_0_TPI_WR_BKSV_3;
	#define TPI_PAGE_0_REG_BKSV2_MASK	0xFF
	#define TPI_PAGE_0_REG_BKSV2_RD(x)	((x)&TPI_PAGE_0_REG_BKSV2_MASK)
	#define TPI_PAGE_0_REG_BKSV2_WR(x)	((x)&TPI_PAGE_0_REG_BKSV2_MASK)
#define PAGE_0_TPI_WR_BKSV_4_ADDR 0x2E		/* TPI Write BKSV4 Register */
#define CRA_PAGE_0_TPI_WR_BKSV_4_ADDR 0x0000002E		/* TPI Write BKSV4 Register */
	uint8_t Page_0_TPI_WR_BKSV_4;
	#define TPI_PAGE_0_REG_BKSV3_MASK	0xFF
	#define TPI_PAGE_0_REG_BKSV3_RD(x)	((x)&TPI_PAGE_0_REG_BKSV3_MASK)
	#define TPI_PAGE_0_REG_BKSV3_WR(x)	((x)&TPI_PAGE_0_REG_BKSV3_MASK)
#define PAGE_0_TPI_WR_BKSV_5_ADDR 0x2F		/* TPI Write BKSV5 Register */
#define CRA_PAGE_0_TPI_WR_BKSV_5_ADDR 0x0000002F		/* TPI Write BKSV5 Register */
	uint8_t Page_0_TPI_WR_BKSV_5;
	#define TPI_PAGE_0_REG_BKSV4_MASK	0xFF
	#define TPI_PAGE_0_REG_BKSV4_RD(x)	((x)&TPI_PAGE_0_REG_BKSV4_MASK)
	#define TPI_PAGE_0_REG_BKSV4_WR(x)	((x)&TPI_PAGE_0_REG_BKSV4_MASK)
#define PAGE_0_TPI_HDCP_REV_ADDR 0x30		/* TPI HDCP Revision Register */
#define CRA_PAGE_0_TPI_HDCP_REV_ADDR 0x00000030		/* TPI HDCP Revision Register */
	uint8_t Page_0_TPI_HDCP_REV;
	#define TPI_PAGE_0_REG_TPI_HDCP_REV_MASK	0xFF
	#define TPI_PAGE_0_REG_TPI_HDCP_REV_RD(x)	((x)&TPI_PAGE_0_REG_TPI_HDCP_REV_MASK)
	#define TPI_PAGE_0_REG_TPI_HDCP_REV_WR(x)	((x)&TPI_PAGE_0_REG_TPI_HDCP_REV_MASK)
#define PAGE_0_TPI_KSV_V_ADDR 0x31		/* TPI KSV and V' Value Data Register */
#define CRA_PAGE_0_TPI_KSV_V_ADDR 0x00000031		/* TPI KSV and V' Value Data Register */
	uint8_t Page_0_TPI_KSV_V;
	#define TPI_PAGE_0_REG_AUTH_STATE_MASK	0xC0
	#define TPI_PAGE_0_REG_AUTH_STATE_RD(x)	(((x)&TPI_PAGE_0_REG_AUTH_STATE_MASK)>>6)
	#define TPI_PAGE_0_REG_AUTH_STATE_WR(x)	(((x)<<6)&TPI_PAGE_0_REG_AUTH_STATE_MASK)
	#define TPI_PAGE_0_REG_COPP_VSEL_RDY_MASK	0x08
	#define TPI_PAGE_0_REG_COPP_VSEL_RDY_RD(x)	(((x)&TPI_PAGE_0_REG_COPP_VSEL_RDY_MASK)>>3)
	#define TPI_PAGE_0_REG_COPP_VSEL_RDY_WR(x)	(((x)<<3)&TPI_PAGE_0_REG_COPP_VSEL_RDY_MASK)
	#define TPI_PAGE_0_REG_TPI_V_SEL_MASK	0x07
	#define TPI_PAGE_0_REG_TPI_V_SEL_RD(x)	((x)&TPI_PAGE_0_REG_TPI_V_SEL_MASK)
	#define TPI_PAGE_0_REG_TPI_V_SEL_WR(x)	((x)&TPI_PAGE_0_REG_TPI_V_SEL_MASK)
#define PAGE_0_TPI_VVALUE_B0_ADDR 0x32		/* TPI V' Value uint8_t 0 Register */
#define CRA_PAGE_0_TPI_VVALUE_B0_ADDR 0x00000032		/* TPI V' Value uint8_t 0 Register */
	uint8_t Page_0_TPI_VVALUE_B0;
	#define TPI_PAGE_0_TPI_VP_HX_B0_MASK	0xFF
	#define TPI_PAGE_0_TPI_VP_HX_B0_RD(x)	((x)&TPI_PAGE_0_TPI_VP_HX_B0_MASK)
	#define TPI_PAGE_0_TPI_VP_HX_B0_WR(x)	((x)&TPI_PAGE_0_TPI_VP_HX_B0_MASK)
#define PAGE_0_TPI_VVALUE_B1_ADDR 0x33		/* TPI V' Value uint8_t 1 Register */
#define CRA_PAGE_0_TPI_VVALUE_B1_ADDR 0x00000033		/* TPI V' Value uint8_t 1 Register */
	uint8_t Page_0_TPI_VVALUE_B1;
	#define TPI_PAGE_0_TPI_VP_HX_B1_MASK	0xFF
	#define TPI_PAGE_0_TPI_VP_HX_B1_RD(x)	((x)&TPI_PAGE_0_TPI_VP_HX_B1_MASK)
	#define TPI_PAGE_0_TPI_VP_HX_B1_WR(x)	((x)&TPI_PAGE_0_TPI_VP_HX_B1_MASK)
#define PAGE_0_TPI_VVALUE_B2_ADDR 0x34		/* TPI V' Value uint8_t 2 Register */
#define CRA_PAGE_0_TPI_VVALUE_B2_ADDR 0x00000034		/* TPI V' Value uint8_t 2 Register */
	uint8_t Page_0_TPI_VVALUE_B2;
	#define TPI_PAGE_0_TPI_VP_HX_B2_MASK	0xFF
	#define TPI_PAGE_0_TPI_VP_HX_B2_RD(x)	((x)&TPI_PAGE_0_TPI_VP_HX_B2_MASK)
	#define TPI_PAGE_0_TPI_VP_HX_B2_WR(x)	((x)&TPI_PAGE_0_TPI_VP_HX_B2_MASK)
#define PAGE_0_TPI_VVALUE_B3_ADDR 0x35		/* TPI V' Value uint8_t 3 Register */
#define CRA_PAGE_0_TPI_VVALUE_B3_ADDR 0x00000035		/* TPI V' Value uint8_t 3 Register */
	uint8_t Page_0_TPI_VVALUE_B3;
	#define TPI_PAGE_0_TPI_VP_HX_B3_MASK	0xFF
	#define TPI_PAGE_0_TPI_VP_HX_B3_RD(x)	((x)&TPI_PAGE_0_TPI_VP_HX_B3_MASK)
	#define TPI_PAGE_0_TPI_VP_HX_B3_WR(x)	((x)&TPI_PAGE_0_TPI_VP_HX_B3_MASK)
#define PAGE_0_TPI_AKSV_1_ADDR 0x36		/* TPI AKSV_1 Register */
#define CRA_PAGE_0_TPI_AKSV_1_ADDR 0x00000036		/* TPI AKSV_1 Register */
	uint8_t Page_0_TPI_AKSV_1;
	#define TPI_PAGE_0_REG_TPI_AKSV0_MASK	0xFF
	#define TPI_PAGE_0_REG_TPI_AKSV0_RD(x)	((x)&TPI_PAGE_0_REG_TPI_AKSV0_MASK)
	#define TPI_PAGE_0_REG_TPI_AKSV0_WR(x)	((x)&TPI_PAGE_0_REG_TPI_AKSV0_MASK)
#define PAGE_0_TPI_AKSV_2_ADDR 0x37		/* TPI AKSV_2 Register */
#define CRA_PAGE_0_TPI_AKSV_2_ADDR 0x00000037		/* TPI AKSV_2 Register */
	uint8_t Page_0_TPI_AKSV_2;
	#define TPI_PAGE_0_REG_TPI_AKSV1_MASK	0xFF
	#define TPI_PAGE_0_REG_TPI_AKSV1_RD(x)	((x)&TPI_PAGE_0_REG_TPI_AKSV1_MASK)
	#define TPI_PAGE_0_REG_TPI_AKSV1_WR(x)	((x)&TPI_PAGE_0_REG_TPI_AKSV1_MASK)
#define PAGE_0_TPI_AKSV_3_ADDR 0x38		/* TPI AKSV_3 Register */
#define CRA_PAGE_0_TPI_AKSV_3_ADDR 0x00000038		/* TPI AKSV_3 Register */
	uint8_t Page_0_TPI_AKSV_3;
	#define TPI_PAGE_0_REG_TPI_AKSV2_MASK	0xFF
	#define TPI_PAGE_0_REG_TPI_AKSV2_RD(x)	((x)&TPI_PAGE_0_REG_TPI_AKSV2_MASK)
	#define TPI_PAGE_0_REG_TPI_AKSV2_WR(x)	((x)&TPI_PAGE_0_REG_TPI_AKSV2_MASK)
#define PAGE_0_TPI_AKSV_4_ADDR 0x39		/* TPI AKSV_4 Register */
#define CRA_PAGE_0_TPI_AKSV_4_ADDR 0x00000039		/* TPI AKSV_4 Register */
	uint8_t Page_0_TPI_AKSV_4;
	#define TPI_PAGE_0_REG_TPI_AKSV3_MASK	0xFF
	#define TPI_PAGE_0_REG_TPI_AKSV3_RD(x)	((x)&TPI_PAGE_0_REG_TPI_AKSV3_MASK)
	#define TPI_PAGE_0_REG_TPI_AKSV3_WR(x)	((x)&TPI_PAGE_0_REG_TPI_AKSV3_MASK)
#define PAGE_0_TPI_AKSV_5_ADDR 0x3A		/* TPI AKSV_5 Register */
#define CRA_PAGE_0_TPI_AKSV_5_ADDR 0x0000003A		/* TPI AKSV_5 Register */
	uint8_t Page_0_TPI_AKSV_5;
	#define TPI_PAGE_0_REG_TPI_AKSV4_MASK	0xFF
	#define TPI_PAGE_0_REG_TPI_AKSV4_RD(x)	((x)&TPI_PAGE_0_REG_TPI_AKSV4_MASK)
	#define TPI_PAGE_0_REG_TPI_AKSV4_WR(x)	((x)&TPI_PAGE_0_REG_TPI_AKSV4_MASK)
#define PAGE_0_UNDEFINED_ADDR_3B 0x3B		/*  */
	uint8_t Page_0_Undefined_3B;
#define PAGE_0_TPI_INTR_EN_ADDR 0x3C		/* TPI Interrupt Enable Register */
#define CRA_PAGE_0_TPI_INTR_EN_ADDR 0x0000003C		/* TPI Interrupt Enable Register */
	uint8_t Page_0_TPI_INTR_EN;
	#define TPI_PAGE_0_REG_TPI_INTR_EN_B7_MASK	0x80
	#define TPI_PAGE_0_REG_TPI_INTR_EN_B7_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_INTR_EN_B7_MASK)>>7)
	#define TPI_PAGE_0_REG_TPI_INTR_EN_B7_WR(x)	(((x)<<7)&TPI_PAGE_0_REG_TPI_INTR_EN_B7_MASK)
	#define TPI_PAGE_0_REG_TPI_INTR_EN_B6_MASK	0x40
	#define TPI_PAGE_0_REG_TPI_INTR_EN_B6_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_INTR_EN_B6_MASK)>>6)
	#define TPI_PAGE_0_REG_TPI_INTR_EN_B6_WR(x)	(((x)<<6)&TPI_PAGE_0_REG_TPI_INTR_EN_B6_MASK)
	#define TPI_PAGE_0_REG_TPI_INTR_EN_B5_MASK	0x20
	#define TPI_PAGE_0_REG_TPI_INTR_EN_B5_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_INTR_EN_B5_MASK)>>5)
	#define TPI_PAGE_0_REG_TPI_INTR_EN_B5_WR(x)	(((x)<<5)&TPI_PAGE_0_REG_TPI_INTR_EN_B5_MASK)
	#define TPI_PAGE_0_REG_TPI_INTR_EN_B4_MASK	0x10
	#define TPI_PAGE_0_REG_TPI_INTR_EN_B4_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_INTR_EN_B4_MASK)>>4)
	#define TPI_PAGE_0_REG_TPI_INTR_EN_B4_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_TPI_INTR_EN_B4_MASK)
	#define TPI_PAGE_0_REG_CEC_INTR_EN_MASK	0x08
	#define TPI_PAGE_0_REG_CEC_INTR_EN_RD(x)	(((x)&TPI_PAGE_0_REG_CEC_INTR_EN_MASK)>>3)
	#define TPI_PAGE_0_REG_CEC_INTR_EN_WR(x)	(((x)<<3)&TPI_PAGE_0_REG_CEC_INTR_EN_MASK)
	#define TPI_PAGE_0_REG_INTR1_MASK5_MASK	0x02
	#define TPI_PAGE_0_REG_INTR1_MASK5_RD(x)	(((x)&TPI_PAGE_0_REG_INTR1_MASK5_MASK)>>1)
	#define TPI_PAGE_0_REG_INTR1_MASK5_WR(x)	(((x)<<1)&TPI_PAGE_0_REG_INTR1_MASK5_MASK)
	#define TPI_PAGE_0_REG_INTR1_MASK6_MASK	0x01
	#define TPI_PAGE_0_REG_INTR1_MASK6_RD(x)	((x)&TPI_PAGE_0_REG_INTR1_MASK6_MASK)
	#define TPI_PAGE_0_REG_INTR1_MASK6_WR(x)	((x)&TPI_PAGE_0_REG_INTR1_MASK6_MASK)
#define PAGE_0_TPI_INTR_ST_ADDR 0x3D		/* TPI Interrupt Status Register */
#define CRA_PAGE_0_TPI_INTR_ST_ADDR 0x0000003D		/* TPI Interrupt Status Register */
	uint8_t Page_0_TPI_INTR_ST;
	#define TPI_PAGE_0_REG_TPI_AUTH_CHNGE_STAT_MASK	0x80
	#define TPI_PAGE_0_REG_TPI_AUTH_CHNGE_STAT_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_AUTH_CHNGE_STAT_MASK)>>7)
	#define TPI_PAGE_0_REG_TPI_AUTH_CHNGE_STAT_WR(x)	(((x)<<7)&TPI_PAGE_0_REG_TPI_AUTH_CHNGE_STAT_MASK)
	#define TPI_PAGE_0_REG_TPI_V_RDY_STAT_MASK	0x40
	#define TPI_PAGE_0_REG_TPI_V_RDY_STAT_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_V_RDY_STAT_MASK)>>6)
	#define TPI_PAGE_0_REG_TPI_V_RDY_STAT_WR(x)	(((x)<<6)&TPI_PAGE_0_REG_TPI_V_RDY_STAT_MASK)
	#define TPI_PAGE_0_REG_TPI_COPP_CHNGE_STAT_MASK	0x20
	#define TPI_PAGE_0_REG_TPI_COPP_CHNGE_STAT_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_COPP_CHNGE_STAT_MASK)>>5)
	#define TPI_PAGE_0_REG_TPI_COPP_CHNGE_STAT_WR(x)	(((x)<<5)&TPI_PAGE_0_REG_TPI_COPP_CHNGE_STAT_MASK)
	#define TPI_PAGE_0_REG_TPI_AUD_ERROR_STAT_MASK	0x10
	#define TPI_PAGE_0_REG_TPI_AUD_ERROR_STAT_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_AUD_ERROR_STAT_MASK)>>4)
	#define TPI_PAGE_0_REG_TPI_AUD_ERROR_STAT_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_TPI_AUD_ERROR_STAT_MASK)
	#define TPI_PAGE_0_RSEN___CEC_INTR_MASK	0x08
	#define TPI_PAGE_0_RSEN___CEC_INTR_RD(x)	(((x)&TPI_PAGE_0_RSEN___CEC_INTR_MASK)>>3)
	#define TPI_PAGE_0_RSEN___CEC_INTR_WR(x)	(((x)<<3)&TPI_PAGE_0_RSEN___CEC_INTR_MASK)
	#define TPI_PAGE_0_HTPLG_MASK	        0x04
	#define TPI_PAGE_0_HTPLG_RD(x)	       (((x)&TPI_PAGE_0_HTPLG_MASK)>>2)
	#define TPI_PAGE_0_HTPLG_WR(x)	       (((x)<<2)&TPI_PAGE_0_HTPLG_MASK)
	#define TPI_PAGE_0_REG_INTR1_STAT5_MASK	0x02
	#define TPI_PAGE_0_REG_INTR1_STAT5_RD(x)	(((x)&TPI_PAGE_0_REG_INTR1_STAT5_MASK)>>1)
	#define TPI_PAGE_0_REG_INTR1_STAT5_WR(x)	(((x)<<1)&TPI_PAGE_0_REG_INTR1_STAT5_MASK)
	#define TPI_PAGE_0_REG_INTR1_STAT6_MASK	0x01
	#define TPI_PAGE_0_REG_INTR1_STAT6_RD(x)	((x)&TPI_PAGE_0_REG_INTR1_STAT6_MASK)
	#define TPI_PAGE_0_REG_INTR1_STAT6_WR(x)	((x)&TPI_PAGE_0_REG_INTR1_STAT6_MASK)
#define PAGE_0_TPI_INTR_2_ST_ADDR 0x3E		/* TPI Interrupt Status #2 Register */
#define CRA_PAGE_0_TPI_INTR_2_ST_ADDR 0x0000003E		/* TPI Interrupt Status #2 Register */
	uint8_t Page_0_TPI_INTR_2_ST;
	#define TPI_PAGE_0_KSV_FIFO_FIRST_MASK	0x02
	#define TPI_PAGE_0_KSV_FIFO_FIRST_RD(x)	(((x)&TPI_PAGE_0_KSV_FIFO_FIRST_MASK)>>1)
	#define TPI_PAGE_0_KSV_FIFO_FIRST_WR(x)	(((x)<<1)&TPI_PAGE_0_KSV_FIFO_FIRST_MASK)
	#define TPI_PAGE_0_REG_INTR2_STAT1_MASK	0x01
	#define TPI_PAGE_0_REG_INTR2_STAT1_RD(x)	((x)&TPI_PAGE_0_REG_INTR2_STAT1_MASK)
	#define TPI_PAGE_0_REG_INTR2_STAT1_WR(x)	((x)&TPI_PAGE_0_REG_INTR2_STAT1_MASK)
#define PAGE_0_TPI_INTR_2_EN_ADDR 0x3F		/* TPI Interrupt Enable #2 Register */
#define CRA_PAGE_0_TPI_INTR_2_EN_ADDR 0x0000003F		/* TPI Interrupt Enable #2 Register */
	uint8_t Page_0_TPI_INTR_2_EN;
	#define TPI_PAGE_0_REG_TPI_INTR_EN_B3_MASK	0x02
	#define TPI_PAGE_0_REG_TPI_INTR_EN_B3_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_INTR_EN_B3_MASK)>>1)
	#define TPI_PAGE_0_REG_TPI_INTR_EN_B3_WR(x)	(((x)<<1)&TPI_PAGE_0_REG_TPI_INTR_EN_B3_MASK)
	#define TPI_PAGE_0_REG_INTR2_MASK1_MASK	0x01
	#define TPI_PAGE_0_REG_INTR2_MASK1_RD(x)	((x)&TPI_PAGE_0_REG_INTR2_MASK1_MASK)
	#define TPI_PAGE_0_REG_INTR2_MASK1_WR(x)	((x)&TPI_PAGE_0_REG_INTR2_MASK1_MASK)
#define PAGE_0_TPI_SW_RST_EN_ADDR 0x40		/* TPI Soft Reset Register */
#define CRA_PAGE_0_TPI_SW_RST_EN_ADDR 0x00000040		/* TPI Soft Reset Register */
	uint8_t Page_0_TPI_SW_RST_EN;
	#define TPI_PAGE_0_PDO_MASK	0x80
	#define TPI_PAGE_0_PDO_RD(x)	(((x)&TPI_PAGE_0_PDO_MASK)>>7)
	#define TPI_PAGE_0_PDO_WR(x)	(((x)<<7)&TPI_PAGE_0_PDO_MASK)
	#define TPI_PAGE_0_P_STABLE_MASK	0x40
	#define TPI_PAGE_0_P_STABLE_RD(x)	(((x)&TPI_PAGE_0_P_STABLE_MASK)>>6)
	#define TPI_PAGE_0_P_STABLE_WR(x)	(((x)<<6)&TPI_PAGE_0_P_STABLE_MASK)
	#define TPI_PAGE_0_REG_DC_PKT_EN_MASK	0x04
	#define TPI_PAGE_0_REG_DC_PKT_EN_RD(x)	(((x)&TPI_PAGE_0_REG_DC_PKT_EN_MASK)>>2)
	#define TPI_PAGE_0_REG_DC_PKT_EN_WR(x)	(((x)<<2)&TPI_PAGE_0_REG_DC_PKT_EN_MASK)
	#define TPI_PAGE_0_REG_FIFO_RST_MASK	0x02
	#define TPI_PAGE_0_REG_FIFO_RST_RD(x)	(((x)&TPI_PAGE_0_REG_FIFO_RST_MASK)>>1)
	#define TPI_PAGE_0_REG_FIFO_RST_WR(x)	(((x)<<1)&TPI_PAGE_0_REG_FIFO_RST_MASK)
	#define TPI_PAGE_0_REG_SW_RST_MASK	0x01
	#define TPI_PAGE_0_REG_SW_RST_RD(x)	((x)&TPI_PAGE_0_REG_SW_RST_MASK)
	#define TPI_PAGE_0_REG_SW_RST_WR(x)	((x)&TPI_PAGE_0_REG_SW_RST_MASK)
#define PAGE_0_TPI_KSV_FIFO_STAT_ADDR 0x41		/* TPI KSV FIFO Fill Level Status Register */
#define CRA_PAGE_0_TPI_KSV_FIFO_STAT_ADDR 0x00000041		/* TPI KSV FIFO Fill Level Status Register */
	uint8_t Page_0_TPI_KSV_FIFO_STAT;
	#define TPI_PAGE_0_KSV_FIFO_LAST_MASK	0x80
	#define TPI_PAGE_0_KSV_FIFO_LAST_RD(x)	(((x)&TPI_PAGE_0_KSV_FIFO_LAST_MASK)>>7)
	#define TPI_PAGE_0_KSV_FIFO_LAST_WR(x)	(((x)<<7)&TPI_PAGE_0_KSV_FIFO_LAST_MASK)
	#define TPI_PAGE_0_2B0_MASK	 0x60
	#define TPI_PAGE_0_2B0_RD(x)	(((x)&TPI_PAGE_0_2B0_MASK)>>5)
	#define TPI_PAGE_0_2B0_WR(x)	(((x)<<5)&TPI_PAGE_0_2B0_MASK)
	#define TPI_PAGE_0_KSV_FIFO_BYTES_MASK	0x1F
	#define TPI_PAGE_0_KSV_FIFO_BYTES_RD(x)	((x)&TPI_PAGE_0_KSV_FIFO_BYTES_MASK)
	#define TPI_PAGE_0_KSV_FIFO_BYTES_WR(x)	((x)&TPI_PAGE_0_KSV_FIFO_BYTES_MASK)
#define PAGE_0_TPI_KSV_FIFO_ADDR 0x42		/* TPI KSV FIFO Register */
#define CRA_PAGE_0_TPI_KSV_FIFO_ADDR 0x00000042		/* TPI KSV FIFO Register */
	uint8_t Page_0_TPI_KSV_FIFO;
	#define TPI_PAGE_0_KSV_FIFO_MASK	0xFF
	#define TPI_PAGE_0_KSV_FIFO_RD(x)	((x)&TPI_PAGE_0_KSV_FIFO_MASK)
	#define TPI_PAGE_0_KSV_FIFO_WR(x)	((x)&TPI_PAGE_0_KSV_FIFO_MASK)
#define PAGE_0_UNDEFINED_ADDR_43 0x43		/*  */
	uint8_t Page_0_Undefined_43;
#define PAGE_0_TPI_DS_BCAPS_ADDR 0x44		/* TPI DS BCAPS Status Register */
#define CRA_PAGE_0_TPI_DS_BCAPS_ADDR 0x00000044		/* TPI DS BCAPS Status Register */
	uint8_t Page_0_TPI_DS_BCAPS;
	#define TPI_PAGE_0_REG_DS_BCAPS_MASK	0xFF
	#define TPI_PAGE_0_REG_DS_BCAPS_RD(x)	((x)&TPI_PAGE_0_REG_DS_BCAPS_MASK)
	#define TPI_PAGE_0_REG_DS_BCAPS_WR(x)	((x)&TPI_PAGE_0_REG_DS_BCAPS_MASK)
#define PAGE_0_TPI_BSTATUS1_ADDR 0x45		/* TPI BStatus1 Register */
#define CRA_PAGE_0_TPI_BSTATUS1_ADDR 0x00000045		/* TPI BStatus1 Register */
	uint8_t Page_0_TPI_BSTATUS1;
	#define TPI_PAGE_0_REG_DS_DEV_EXCEED_MASK	0x80
	#define TPI_PAGE_0_REG_DS_DEV_EXCEED_RD(x)	(((x)&TPI_PAGE_0_REG_DS_DEV_EXCEED_MASK)>>7)
	#define TPI_PAGE_0_REG_DS_DEV_EXCEED_WR(x)	(((x)<<7)&TPI_PAGE_0_REG_DS_DEV_EXCEED_MASK)
	#define TPI_PAGE_0_REG_DS_DEV_CNT_MASK	0x7F
	#define TPI_PAGE_0_REG_DS_DEV_CNT_RD(x)	((x)&TPI_PAGE_0_REG_DS_DEV_CNT_MASK)
	#define TPI_PAGE_0_REG_DS_DEV_CNT_WR(x)	((x)&TPI_PAGE_0_REG_DS_DEV_CNT_MASK)
#define PAGE_0_TPI_BSTATUS2_ADDR 0x46		/* TPI BStatus2 Register */
#define CRA_PAGE_0_TPI_BSTATUS2_ADDR 0x00000046		/* TPI BStatus2 Register */
	uint8_t Page_0_TPI_BSTATUS2;
	#define TPI_PAGE_0_REG_DS_BSTATUS_MASK	0xE0
	#define TPI_PAGE_0_REG_DS_BSTATUS_RD(x)	(((x)&TPI_PAGE_0_REG_DS_BSTATUS_MASK)>>5)
	#define TPI_PAGE_0_REG_DS_BSTATUS_WR(x)	(((x)<<5)&TPI_PAGE_0_REG_DS_BSTATUS_MASK)
	#define TPI_PAGE_0_REG_DS_HDMI_MODE_MASK	0x10
	#define TPI_PAGE_0_REG_DS_HDMI_MODE_RD(x)	(((x)&TPI_PAGE_0_REG_DS_HDMI_MODE_MASK)>>4)
	#define TPI_PAGE_0_REG_DS_HDMI_MODE_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_DS_HDMI_MODE_MASK)
	#define TPI_PAGE_0_REG_DS_CASC_EXCEED_MASK	0x08
	#define TPI_PAGE_0_REG_DS_CASC_EXCEED_RD(x)	(((x)&TPI_PAGE_0_REG_DS_CASC_EXCEED_MASK)>>3)
	#define TPI_PAGE_0_REG_DS_CASC_EXCEED_WR(x)	(((x)<<3)&TPI_PAGE_0_REG_DS_CASC_EXCEED_MASK)
	#define TPI_PAGE_0_REG_DS_DEPTH_MASK	0x07
	#define TPI_PAGE_0_REG_DS_DEPTH_RD(x)	((x)&TPI_PAGE_0_REG_DS_DEPTH_MASK)
	#define TPI_PAGE_0_REG_DS_DEPTH_WR(x)	((x)&TPI_PAGE_0_REG_DS_DEPTH_MASK)
#define PAGE_0_UNDEFINED_ADDR_47 0x47		/*  */
	uint8_t Page_0_Undefined_47;
#define PAGE_0_UNDEFINED_ADDR_48 0x48		/*  */
	uint8_t Page_0_Undefined_48;
#define PAGE_0_UNDEFINED_ADDR_49 0x49		/*  */
	uint8_t Page_0_Undefined_49;
#define PAGE_0_TPI_VID_MUTE1_ADDR 0x4A		/* TPI Video Mute uint8_t #1 Register */
#define CRA_PAGE_0_TPI_VID_MUTE1_ADDR 0x0000004A		/* TPI Video Mute uint8_t #1 Register */
	uint8_t Page_0_TPI_VID_MUTE1;
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B7_0_MASK	0xFF
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B7_0_RD(x)	((x)&TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B7_0_MASK)
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B7_0_WR(x)	((x)&TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B7_0_MASK)
#define PAGE_0_TPI_VID_MUTE2_ADDR 0x4B		/* TPI Video Mute uint8_t #2 Register */
#define CRA_PAGE_0_TPI_VID_MUTE2_ADDR 0x0000004B		/* TPI Video Mute uint8_t #2 Register */
	uint8_t Page_0_TPI_VID_MUTE2;
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B15_8_MASK	0xFF
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B15_8_RD(x)	((x)&TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B15_8_MASK)
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B15_8_WR(x)	((x)&TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B15_8_MASK)
#define PAGE_0_TPI_VID_MUTE3_ADDR 0x4C		/* TPI Video Mute uint8_t #3 Register */
#define CRA_PAGE_0_TPI_VID_MUTE3_ADDR 0x0000004C		/* TPI Video Mute uint8_t #3 Register */
	uint8_t Page_0_TPI_VID_MUTE3;
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B23_16_MASK	0xFF
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B23_16_RD(x)	((x)&TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B23_16_MASK)
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B23_16_WR(x)	((x)&TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B23_16_MASK)
#define PAGE_0_TPI_VID_MUTE4_ADDR 0x4D		/* TPI Video Mute uint8_t #4 Register */
#define CRA_PAGE_0_TPI_VID_MUTE4_ADDR 0x0000004D		/* TPI Video Mute uint8_t #4 Register */
	uint8_t Page_0_TPI_VID_MUTE4;
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B31_24_MASK	0xFF
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B31_24_RD(x)	((x)&TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B31_24_MASK)
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B31_24_WR(x)	((x)&TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B31_24_MASK)
#define PAGE_0_TPI_VID_MUTE5_ADDR 0x4E		/* TPI Video Mute uint8_t #5 Register */
#define CRA_PAGE_0_TPI_VID_MUTE5_ADDR 0x0000004E		/* TPI Video Mute uint8_t #5 Register */
	uint8_t Page_0_TPI_VID_MUTE5;
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B39_32_MASK	0xFF
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B39_32_RD(x)	((x)&TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B39_32_MASK)
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B39_32_WR(x)	((x)&TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B39_32_MASK)
#define PAGE_0_TPI_VID_MUTE6_ADDR 0x4F		/* TPI Video Mute uint8_t #6 Register */
#define CRA_PAGE_0_TPI_VID_MUTE6_ADDR 0x0000004F		/* TPI Video Mute uint8_t #6 Register */
	uint8_t Page_0_TPI_VID_MUTE6;
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B47_40_MASK	0xFF
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B47_40_RD(x)	((x)&TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B47_40_MASK)
	#define TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B47_40_WR(x)	((x)&TPI_PAGE_0_REG_VIDEO_MUTE_DATA_B47_40_MASK)
#define PAGE_0_UNDEFINED_ADDR_50 0x50		/*  */
	uint8_t Page_0_Undefined_50;
#define PAGE_0_UNDEFINED_ADDR_51 0x51		/*  */
	uint8_t Page_0_Undefined_51;
#define PAGE_0_UNDEFINED_ADDR_52 0x52		/*  */
	uint8_t Page_0_Undefined_52;
#define PAGE_0_UNDEFINED_ADDR_53 0x53		/*  */
	uint8_t Page_0_Undefined_53;
#define PAGE_0_UNDEFINED_ADDR_54 0x54		/*  */
	uint8_t Page_0_Undefined_54;
#define PAGE_0_UNDEFINED_ADDR_55 0x55		/*  */
	uint8_t Page_0_Undefined_55;
#define PAGE_0_UNDEFINED_ADDR_56 0x56		/*  */
	uint8_t Page_0_Undefined_56;
#define PAGE_0_UNDEFINED_ADDR_57 0x57		/*  */
	uint8_t Page_0_Undefined_57;
#define PAGE_0_UNDEFINED_ADDR_58 0x58		/*  */
	uint8_t Page_0_Undefined_58;
#define PAGE_0_UNDEFINED_ADDR_59 0x59		/*  */
	uint8_t Page_0_Undefined_59;
#define PAGE_0_UNDEFINED_ADDR_5A 0x5A		/*  */
	uint8_t Page_0_Undefined_5A;
#define PAGE_0_UNDEFINED_ADDR_5B 0x5B		/*  */
	uint8_t Page_0_Undefined_5B;
#define PAGE_0_UNDEFINED_ADDR_5C 0x5C		/*  */
	uint8_t Page_0_Undefined_5C;
#define PAGE_0_UNDEFINED_ADDR_5D 0x5D		/*  */
	uint8_t Page_0_Undefined_5D;
#define PAGE_0_UNDEFINED_ADDR_5E 0x5E		/*  */
	uint8_t Page_0_Undefined_5E;
#define PAGE_0_UNDEFINED_ADDR_5F 0x5F		/*  */
	uint8_t Page_0_Undefined_5F;
#define PAGE_0_TPI_SYNC_GEN_ADDR 0x60		/* TPI Sync Generation Control Register */
#define CRA_PAGE_0_TPI_SYNC_GEN_ADDR 0x00000060		/* TPI Sync Generation Control Register */
	uint8_t Page_0_TPI_SYNC_GEN;
	#define TPI_PAGE_0_REG_TPI_SYNC_MTHD_MASK	0x80
	#define TPI_PAGE_0_REG_TPI_SYNC_MTHD_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_SYNC_MTHD_MASK)>>7)
	#define TPI_PAGE_0_REG_TPI_SYNC_MTHD_WR(x)	(((x)<<7)&TPI_PAGE_0_REG_TPI_SYNC_MTHD_MASK)
	#define TPI_PAGE_0_REG_ENDEMUX_MASK	     0x20
	#define TPI_PAGE_0_REG_ENDEMUX_RD(x)	    (((x)&TPI_PAGE_0_REG_ENDEMUX_MASK)>>5)
	#define TPI_PAGE_0_REG_ENDEMUX_WR(x)	    (((x)<<5)&TPI_PAGE_0_REG_ENDEMUX_MASK)
	#define TPI_PAGE_0_REG_INVFIELDPOL_MASK	 0x10
	#define TPI_PAGE_0_REG_INVFIELDPOL_RD(x)	(((x)&TPI_PAGE_0_REG_INVFIELDPOL_MASK)>>4)
	#define TPI_PAGE_0_REG_INVFIELDPOL_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_INVFIELDPOL_MASK)
	#define TPI_PAGE_0_REG_DENOVSYNCADJ_MASK	0x04
	#define TPI_PAGE_0_REG_DENOVSYNCADJ_RD(x)	(((x)&TPI_PAGE_0_REG_DENOVSYNCADJ_MASK)>>2)
	#define TPI_PAGE_0_REG_DENOVSYNCADJ_WR(x)	(((x)<<2)&TPI_PAGE_0_REG_DENOVSYNCADJ_MASK)
	#define TPI_PAGE_0_REG_FIELD2VBLANKADJ_MASK	0x02
	#define TPI_PAGE_0_REG_FIELD2VBLANKADJ_RD(x)	(((x)&TPI_PAGE_0_REG_FIELD2VBLANKADJ_MASK)>>1)
	#define TPI_PAGE_0_REG_FIELD2VBLANKADJ_WR(x)	(((x)<<1)&TPI_PAGE_0_REG_FIELD2VBLANKADJ_MASK)
	#define TPI_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_MASK	0x01
	#define TPI_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_RD(x)	((x)&TPI_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_MASK)
	#define TPI_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_WR(x)	((x)&TPI_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_MASK)
#define PAGE_0_TPI_POL_DETECT_ADDR 0x61		/* TPI Video Sync Polarity Detection Register */
#define CRA_PAGE_0_TPI_POL_DETECT_ADDR 0x00000061		/* TPI Video Sync Polarity Detection Register */
	uint8_t Page_0_TPI_POL_DETECT;
	#define TPI_PAGE_0_INTERLACEDOUT_MASK	0x04
	#define TPI_PAGE_0_INTERLACEDOUT_RD(x)	(((x)&TPI_PAGE_0_INTERLACEDOUT_MASK)>>2)
	#define TPI_PAGE_0_INTERLACEDOUT_WR(x)	(((x)<<2)&TPI_PAGE_0_INTERLACEDOUT_MASK)
	#define TPI_PAGE_0_VSYNCPOLOUT_MASK	0x02
	#define TPI_PAGE_0_VSYNCPOLOUT_RD(x)	(((x)&TPI_PAGE_0_VSYNCPOLOUT_MASK)>>1)
	#define TPI_PAGE_0_VSYNCPOLOUT_WR(x)	(((x)<<1)&TPI_PAGE_0_VSYNCPOLOUT_MASK)
	#define TPI_PAGE_0_HSYNCPOLOUT_MASK	0x01
	#define TPI_PAGE_0_HSYNCPOLOUT_RD(x)	((x)&TPI_PAGE_0_HSYNCPOLOUT_MASK)
	#define TPI_PAGE_0_HSYNCPOLOUT_WR(x)	((x)&TPI_PAGE_0_HSYNCPOLOUT_MASK)
#define PAGE_0_TPI_HBIT_2HSYNC1_ADDR 0x62		/* TPI Video HBit to Hsync #1 Register */
#define CRA_PAGE_0_TPI_HBIT_2HSYNC1_ADDR 0x00000062		/* TPI Video HBit to Hsync #1 Register */
	uint8_t Page_0_TPI_HBIT_2HSYNC1;
	#define TPI_PAGE_0_REG_HBITTOHSYNC_B7_0_MASK	0xFF
	#define TPI_PAGE_0_REG_HBITTOHSYNC_B7_0_RD(x)	((x)&TPI_PAGE_0_REG_HBITTOHSYNC_B7_0_MASK)
	#define TPI_PAGE_0_REG_HBITTOHSYNC_B7_0_WR(x)	((x)&TPI_PAGE_0_REG_HBITTOHSYNC_B7_0_MASK)
#define PAGE_0_TPI_HBIT_2HSYNC2_ADDR 0x63		/* TPI Video HBit to Hsync #2 Register */
#define CRA_PAGE_0_TPI_HBIT_2HSYNC2_ADDR 0x00000063		/* TPI Video HBit to Hsync #2 Register */
	uint8_t Page_0_TPI_HBIT_2HSYNC2;
	#define TPI_PAGE_0_REG_ENSYNCEXTRACT_MASK	0x40
	#define TPI_PAGE_0_REG_ENSYNCEXTRACT_RD(x)	(((x)&TPI_PAGE_0_REG_ENSYNCEXTRACT_MASK)>>6)
	#define TPI_PAGE_0_REG_ENSYNCEXTRACT_WR(x)	(((x)<<6)&TPI_PAGE_0_REG_ENSYNCEXTRACT_MASK)
	#define TPI_PAGE_0_REG_VSYNCPOL_MASK	0x20
	#define TPI_PAGE_0_REG_VSYNCPOL_RD(x)	(((x)&TPI_PAGE_0_REG_VSYNCPOL_MASK)>>5)
	#define TPI_PAGE_0_REG_VSYNCPOL_WR(x)	(((x)<<5)&TPI_PAGE_0_REG_VSYNCPOL_MASK)
	#define TPI_PAGE_0_REG_HSYNCPOL_MASK	0x10
	#define TPI_PAGE_0_REG_HSYNCPOL_RD(x)	(((x)&TPI_PAGE_0_REG_HSYNCPOL_MASK)>>4)
	#define TPI_PAGE_0_REG_HSYNCPOL_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_HSYNCPOL_MASK)
	#define TPI_PAGE_0_REG_HBITTOHSYNC_B9_8_MASK	0x03
	#define TPI_PAGE_0_REG_HBITTOHSYNC_B9_8_RD(x)	((x)&TPI_PAGE_0_REG_HBITTOHSYNC_B9_8_MASK)
	#define TPI_PAGE_0_REG_HBITTOHSYNC_B9_8_WR(x)	((x)&TPI_PAGE_0_REG_HBITTOHSYNC_B9_8_MASK)
#define PAGE_0_TPI_FIELD2_OFST1_ADDR 0x64		/* TPI Video Field2 Hsync Offset #1 Register */
#define CRA_PAGE_0_TPI_FIELD2_OFST1_ADDR 0x00000064		/* TPI Video Field2 Hsync Offset #1 Register */
	uint8_t Page_0_TPI_FIELD2_OFST1;
	#define TPI_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_MASK	0xFF
	#define TPI_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_RD(x)	((x)&TPI_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_MASK)
	#define TPI_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_WR(x)	((x)&TPI_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_MASK)
#define PAGE_0_TPI_FIELD2_OFST2_ADDR 0x65		/* TPI Video Field2 Hsync Offset #2 Register */
#define CRA_PAGE_0_TPI_FIELD2_OFST2_ADDR 0x00000065		/* TPI Video Field2 Hsync Offset #2 Register */
	uint8_t Page_0_TPI_FIELD2_OFST2;
	#define TPI_PAGE_0_REG_FIELD2HSYNCOFFSET_B12_8_MASK	0x1F
	#define TPI_PAGE_0_REG_FIELD2HSYNCOFFSET_B12_8_RD(x)	((x)&TPI_PAGE_0_REG_FIELD2HSYNCOFFSET_B12_8_MASK)
	#define TPI_PAGE_0_REG_FIELD2HSYNCOFFSET_B12_8_WR(x)	((x)&TPI_PAGE_0_REG_FIELD2HSYNCOFFSET_B12_8_MASK)
#define PAGE_0_TPI_HLENGTH1_ADDR 0x66		/* TPI Video Hsync Length #1 Register */
#define CRA_PAGE_0_TPI_HLENGTH1_ADDR 0x00000066		/* TPI Video Hsync Length #1 Register */
	uint8_t Page_0_TPI_HLENGTH1;
	#define TPI_PAGE_0_REG_HSYNCLENGTH_B7_0_MASK	0xFF
	#define TPI_PAGE_0_REG_HSYNCLENGTH_B7_0_RD(x)	((x)&TPI_PAGE_0_REG_HSYNCLENGTH_B7_0_MASK)
	#define TPI_PAGE_0_REG_HSYNCLENGTH_B7_0_WR(x)	((x)&TPI_PAGE_0_REG_HSYNCLENGTH_B7_0_MASK)
#define PAGE_0_TPI_HLENGTH2_ADDR 0x67		/* TPI Video Hsync Length #2 Register */
#define CRA_PAGE_0_TPI_HLENGTH2_ADDR 0x00000067		/* TPI Video Hsync Length #2 Register */
	uint8_t Page_0_TPI_HLENGTH2;
	#define TPI_PAGE_0_REG_HSYNCLENGTH_B9_8_MASK	0x03
	#define TPI_PAGE_0_REG_HSYNCLENGTH_B9_8_RD(x)	((x)&TPI_PAGE_0_REG_HSYNCLENGTH_B9_8_MASK)
	#define TPI_PAGE_0_REG_HSYNCLENGTH_B9_8_WR(x)	((x)&TPI_PAGE_0_REG_HSYNCLENGTH_B9_8_MASK)
#define PAGE_0_TPI_VBIT_2VSYNC1_ADDR 0x68		/* TPI Video Vbit to Vsync Register */
#define CRA_PAGE_0_TPI_VBIT_2VSYNC1_ADDR 0x00000068		/* TPI Video Vbit to Vsync Register */
	uint8_t Page_0_TPI_VBIT_2VSYNC1;
	#define TPI_PAGE_0_REG_VBITTOVSYNC_MASK	0x3F
	#define TPI_PAGE_0_REG_VBITTOVSYNC_RD(x)	((x)&TPI_PAGE_0_REG_VBITTOVSYNC_MASK)
	#define TPI_PAGE_0_REG_VBITTOVSYNC_WR(x)	((x)&TPI_PAGE_0_REG_VBITTOVSYNC_MASK)
#define PAGE_0_TPI_VLENGTH_ADDR 0x69		/* TPI Video Vsync Length Register */
#define CRA_PAGE_0_TPI_VLENGTH_ADDR 0x00000069		/* TPI Video Vsync Length Register */
	uint8_t Page_0_TPI_VLENGTH;
	#define TPI_PAGE_0_REG_VSYNCLENGTH_MASK	0x3F
	#define TPI_PAGE_0_REG_VSYNCLENGTH_RD(x)	((x)&TPI_PAGE_0_REG_VSYNCLENGTH_MASK)
	#define TPI_PAGE_0_REG_VSYNCLENGTH_WR(x)	((x)&TPI_PAGE_0_REG_VSYNCLENGTH_MASK)
#define PAGE_0_TPI_H_RESL_ADDR 0x6A		/* TPI Video H Resolution #1 Register */
#define CRA_PAGE_0_TPI_H_RESL_ADDR 0x0000006A		/* TPI Video H Resolution #1 Register */
	uint8_t Page_0_TPI_H_RESL;
	#define TPI_PAGE_0_HRESOUT_B7_0_MASK	0xFF
	#define TPI_PAGE_0_HRESOUT_B7_0_RD(x)	((x)&TPI_PAGE_0_HRESOUT_B7_0_MASK)
	#define TPI_PAGE_0_HRESOUT_B7_0_WR(x)	((x)&TPI_PAGE_0_HRESOUT_B7_0_MASK)
#define PAGE_0_TPI_H_RESH_ADDR 0x6B		/* TPI Video H Resolution #2 Register */
#define CRA_PAGE_0_TPI_H_RESH_ADDR 0x0000006B		/* TPI Video H Resolution #2 Register */
	uint8_t Page_0_TPI_H_RESH;
	#define TPI_PAGE_0_HRESOUT_B13_8_MASK	0x3F
	#define TPI_PAGE_0_HRESOUT_B13_8_RD(x)	((x)&TPI_PAGE_0_HRESOUT_B13_8_MASK)
	#define TPI_PAGE_0_HRESOUT_B13_8_WR(x)	((x)&TPI_PAGE_0_HRESOUT_B13_8_MASK)
#define PAGE_0_TPI_V_RESL_ADDR 0x6C		/* TPI Video V Refresh Low Register */
#define CRA_PAGE_0_TPI_V_RESL_ADDR 0x0000006C		/* TPI Video V Refresh Low Register */
	uint8_t Page_0_TPI_V_RESL;
	#define TPI_PAGE_0_VRESOUT_B7_0_MASK	0xFF
	#define TPI_PAGE_0_VRESOUT_B7_0_RD(x)	((x)&TPI_PAGE_0_VRESOUT_B7_0_MASK)
	#define TPI_PAGE_0_VRESOUT_B7_0_WR(x)	((x)&TPI_PAGE_0_VRESOUT_B7_0_MASK)
#define PAGE_0_TPI_V_RESH_ADDR 0x6D		/* TPI Video V Refresh High Register */
#define CRA_PAGE_0_TPI_V_RESH_ADDR 0x0000006D		/* TPI Video V Refresh High Register */
	uint8_t Page_0_TPI_V_RESH;
	#define TPI_PAGE_0_VRESOUT_B11_8_MASK	0x0F
	#define TPI_PAGE_0_VRESOUT_B11_8_RD(x)	((x)&TPI_PAGE_0_VRESOUT_B11_8_MASK)
	#define TPI_PAGE_0_VRESOUT_B11_8_WR(x)	((x)&TPI_PAGE_0_VRESOUT_B11_8_MASK)
#define PAGE_0_UNDEFINED_ADDR_6E 0x6E		/*  */
	uint8_t Page_0_Undefined_6E;
#define PAGE_0_UNDEFINED_ADDR_6F 0x6F		/*  */
	uint8_t Page_0_Undefined_6F;
#define PAGE_0_UNDEFINED_ADDR_70 0x70		/*  */
	uint8_t Page_0_Undefined_70;
#define PAGE_0_UNDEFINED_ADDR_71 0x71		/*  */
	uint8_t Page_0_Undefined_71;
#define PAGE_0_UNDEFINED_ADDR_72 0x72		/*  */
	uint8_t Page_0_Undefined_72;
#define PAGE_0_UNDEFINED_ADDR_73 0x73		/*  */
	uint8_t Page_0_Undefined_73;
#define PAGE_0_UNDEFINED_ADDR_74 0x74		/*  */
	uint8_t Page_0_Undefined_74;
#define PAGE_0_UNDEFINED_ADDR_75 0x75		/*  */
	uint8_t Page_0_Undefined_75;
#define PAGE_0_UNDEFINED_ADDR_76 0x76		/*  */
	uint8_t Page_0_Undefined_76;
#define PAGE_0_UNDEFINED_ADDR_77 0x77		/*  */
	uint8_t Page_0_Undefined_77;
#define PAGE_0_UNDEFINED_ADDR_78 0x78		/*  */
	uint8_t Page_0_Undefined_78;
#define PAGE_0_TPI_HW_DBG1_ADDR 0x79		/* TPI HW Debug #1 Register */
#define CRA_PAGE_0_TPI_HW_DBG1_ADDR 0x00000079		/* TPI HW Debug #1 Register */
	uint8_t Page_0_TPI_HW_DBG1;
	#define TPI_PAGE_0_READ_KSV_LIST_DONE_MASK	0x80
	#define TPI_PAGE_0_READ_KSV_LIST_DONE_RD(x)	(((x)&TPI_PAGE_0_READ_KSV_LIST_DONE_MASK)>>7)
	#define TPI_PAGE_0_READ_KSV_LIST_DONE_WR(x)	(((x)<<7)&TPI_PAGE_0_READ_KSV_LIST_DONE_MASK)
	#define TPI_PAGE_0_READ_BSTATUS_DONE_MASK	0x40
	#define TPI_PAGE_0_READ_BSTATUS_DONE_RD(x)	(((x)&TPI_PAGE_0_READ_BSTATUS_DONE_MASK)>>6)
	#define TPI_PAGE_0_READ_BSTATUS_DONE_WR(x)	(((x)<<6)&TPI_PAGE_0_READ_BSTATUS_DONE_MASK)
	#define TPI_PAGE_0_READ_KSV_FIFO_RDY_DONE_MASK	0x20
	#define TPI_PAGE_0_READ_KSV_FIFO_RDY_DONE_RD(x)	(((x)&TPI_PAGE_0_READ_KSV_FIFO_RDY_DONE_MASK)>>5)
	#define TPI_PAGE_0_READ_KSV_FIFO_RDY_DONE_WR(x)	(((x)<<5)&TPI_PAGE_0_READ_KSV_FIFO_RDY_DONE_MASK)
	#define TPI_PAGE_0_READ_R0_PRIME_DONE_MASK	0x10
	#define TPI_PAGE_0_READ_R0_PRIME_DONE_RD(x)	(((x)&TPI_PAGE_0_READ_R0_PRIME_DONE_MASK)>>4)
	#define TPI_PAGE_0_READ_R0_PRIME_DONE_WR(x)	(((x)<<4)&TPI_PAGE_0_READ_R0_PRIME_DONE_MASK)
	#define TPI_PAGE_0_WRITE_AKSV_DONE_MASK	0x08
	#define TPI_PAGE_0_WRITE_AKSV_DONE_RD(x)	(((x)&TPI_PAGE_0_WRITE_AKSV_DONE_MASK)>>3)
	#define TPI_PAGE_0_WRITE_AKSV_DONE_WR(x)	(((x)<<3)&TPI_PAGE_0_WRITE_AKSV_DONE_MASK)
	#define TPI_PAGE_0_WRITE_AN_DONE_MASK	0x04
	#define TPI_PAGE_0_WRITE_AN_DONE_RD(x)	(((x)&TPI_PAGE_0_WRITE_AN_DONE_MASK)>>2)
	#define TPI_PAGE_0_WRITE_AN_DONE_WR(x)	(((x)<<2)&TPI_PAGE_0_WRITE_AN_DONE_MASK)
	#define TPI_PAGE_0_READ_RX_REPEATER_DONE_MASK	0x02
	#define TPI_PAGE_0_READ_RX_REPEATER_DONE_RD(x)	(((x)&TPI_PAGE_0_READ_RX_REPEATER_DONE_MASK)>>1)
	#define TPI_PAGE_0_READ_RX_REPEATER_DONE_WR(x)	(((x)<<1)&TPI_PAGE_0_READ_RX_REPEATER_DONE_MASK)
	#define TPI_PAGE_0_READ_BKSV_DONE_MASK	0x01
	#define TPI_PAGE_0_READ_BKSV_DONE_RD(x)	((x)&TPI_PAGE_0_READ_BKSV_DONE_MASK)
	#define TPI_PAGE_0_READ_BKSV_DONE_WR(x)	((x)&TPI_PAGE_0_READ_BKSV_DONE_MASK)
#define PAGE_0_TPI_HW_DBG2_ADDR 0x7A		/* TPI HW Debug #2 Register */
#define CRA_PAGE_0_TPI_HW_DBG2_ADDR 0x0000007A		/* TPI HW Debug #2 Register */
	uint8_t Page_0_TPI_HW_DBG2;
	#define TPI_PAGE_0_READ_RI_PRIME_DONE_MASK	0x02
	#define TPI_PAGE_0_READ_RI_PRIME_DONE_RD(x)	(((x)&TPI_PAGE_0_READ_RI_PRIME_DONE_MASK)>>1)
	#define TPI_PAGE_0_READ_RI_PRIME_DONE_WR(x)	(((x)<<1)&TPI_PAGE_0_READ_RI_PRIME_DONE_MASK)
	#define TPI_PAGE_0_READ_V_PRIME_DONE_MASK	0x01
	#define TPI_PAGE_0_READ_V_PRIME_DONE_RD(x)	((x)&TPI_PAGE_0_READ_V_PRIME_DONE_MASK)
	#define TPI_PAGE_0_READ_V_PRIME_DONE_WR(x)	((x)&TPI_PAGE_0_READ_V_PRIME_DONE_MASK)
#define PAGE_0_TPI_HW_DBG3_ADDR 0x7B		/* TPI HW Debug #3 Register */
#define CRA_PAGE_0_TPI_HW_DBG3_ADDR 0x0000007B		/* TPI HW Debug #3 Register */
	uint8_t Page_0_TPI_HW_DBG3;
	#define TPI_PAGE_0_READ_KSV_LIST_ERR_MASK	0x80
	#define TPI_PAGE_0_READ_KSV_LIST_ERR_RD(x)	(((x)&TPI_PAGE_0_READ_KSV_LIST_ERR_MASK)>>7)
	#define TPI_PAGE_0_READ_KSV_LIST_ERR_WR(x)	(((x)<<7)&TPI_PAGE_0_READ_KSV_LIST_ERR_MASK)
	#define TPI_PAGE_0_READ_BSTATUS_ERR_MASK	0x40
	#define TPI_PAGE_0_READ_BSTATUS_ERR_RD(x)	(((x)&TPI_PAGE_0_READ_BSTATUS_ERR_MASK)>>6)
	#define TPI_PAGE_0_READ_BSTATUS_ERR_WR(x)	(((x)<<6)&TPI_PAGE_0_READ_BSTATUS_ERR_MASK)
	#define TPI_PAGE_0_READ_KSV_FIFO_RDY_ERR_MASK	0x20
	#define TPI_PAGE_0_READ_KSV_FIFO_RDY_ERR_RD(x)	(((x)&TPI_PAGE_0_READ_KSV_FIFO_RDY_ERR_MASK)>>5)
	#define TPI_PAGE_0_READ_KSV_FIFO_RDY_ERR_WR(x)	(((x)<<5)&TPI_PAGE_0_READ_KSV_FIFO_RDY_ERR_MASK)
	#define TPI_PAGE_0_READ_R0_PRIME_ERR_MASK	0x10
	#define TPI_PAGE_0_READ_R0_PRIME_ERR_RD(x)	(((x)&TPI_PAGE_0_READ_R0_PRIME_ERR_MASK)>>4)
	#define TPI_PAGE_0_READ_R0_PRIME_ERR_WR(x)	(((x)<<4)&TPI_PAGE_0_READ_R0_PRIME_ERR_MASK)
	#define TPI_PAGE_0_WRITE_AKSV_ERR_MASK	0x08
	#define TPI_PAGE_0_WRITE_AKSV_ERR_RD(x)	(((x)&TPI_PAGE_0_WRITE_AKSV_ERR_MASK)>>3)
	#define TPI_PAGE_0_WRITE_AKSV_ERR_WR(x)	(((x)<<3)&TPI_PAGE_0_WRITE_AKSV_ERR_MASK)
	#define TPI_PAGE_0_WRITE_AN_ERR_MASK	0x04
	#define TPI_PAGE_0_WRITE_AN_ERR_RD(x)	(((x)&TPI_PAGE_0_WRITE_AN_ERR_MASK)>>2)
	#define TPI_PAGE_0_WRITE_AN_ERR_WR(x)	(((x)<<2)&TPI_PAGE_0_WRITE_AN_ERR_MASK)
	#define TPI_PAGE_0_READ_RX_REPEATER_ERR_MASK	0x02
	#define TPI_PAGE_0_READ_RX_REPEATER_ERR_RD(x)	(((x)&TPI_PAGE_0_READ_RX_REPEATER_ERR_MASK)>>1)
	#define TPI_PAGE_0_READ_RX_REPEATER_ERR_WR(x)	(((x)<<1)&TPI_PAGE_0_READ_RX_REPEATER_ERR_MASK)
	#define TPI_PAGE_0_READ_BKSV_ERR_MASK	0x01
	#define TPI_PAGE_0_READ_BKSV_ERR_RD(x)	((x)&TPI_PAGE_0_READ_BKSV_ERR_MASK)
	#define TPI_PAGE_0_READ_BKSV_ERR_WR(x)	((x)&TPI_PAGE_0_READ_BKSV_ERR_MASK)
#define PAGE_0_TPI_HW_DBG4_ADDR 0x7C		/* TPI HW Debug #4 Register */
#define CRA_PAGE_0_TPI_HW_DBG4_ADDR 0x0000007C		/* TPI HW Debug #4 Register */
	uint8_t Page_0_TPI_HW_DBG4;
	#define TPI_PAGE_0_READ_RI_PRIME_ERR_MASK	0x02
	#define TPI_PAGE_0_READ_RI_PRIME_ERR_RD(x)	(((x)&TPI_PAGE_0_READ_RI_PRIME_ERR_MASK)>>1)
	#define TPI_PAGE_0_READ_RI_PRIME_ERR_WR(x)	(((x)<<1)&TPI_PAGE_0_READ_RI_PRIME_ERR_MASK)
	#define TPI_PAGE_0_READ_V_PRIME_ERR_MASK	0x01
	#define TPI_PAGE_0_READ_V_PRIME_ERR_RD(x)	((x)&TPI_PAGE_0_READ_V_PRIME_ERR_MASK)
	#define TPI_PAGE_0_READ_V_PRIME_ERR_WR(x)	((x)&TPI_PAGE_0_READ_V_PRIME_ERR_MASK)
#define PAGE_0_TPI_HW_DBG5_ADDR 0x7D		/* TPI HW Debug #5 Register */
#define CRA_PAGE_0_TPI_HW_DBG5_ADDR 0x0000007D		/* TPI HW Debug #5 Register */
	uint8_t Page_0_TPI_HW_DBG5;
	#define TPI_PAGE_0_TPI_DS_AUTH_CS_MASK	0xF0
	#define TPI_PAGE_0_TPI_DS_AUTH_CS_RD(x)	(((x)&TPI_PAGE_0_TPI_DS_AUTH_CS_MASK)>>4)
	#define TPI_PAGE_0_TPI_DS_AUTH_CS_WR(x)	(((x)<<4)&TPI_PAGE_0_TPI_DS_AUTH_CS_MASK)
	#define TPI_PAGE_0_TPI_HW_CS_MASK	0x0F
	#define TPI_PAGE_0_TPI_HW_CS_RD(x)	((x)&TPI_PAGE_0_TPI_HW_CS_MASK)
	#define TPI_PAGE_0_TPI_HW_CS_WR(x)	((x)&TPI_PAGE_0_TPI_HW_CS_MASK)
#define PAGE_0_TPI_HW_DBG6_ADDR 0x7E		/* TPI HW Debug #6 Register */
#define CRA_PAGE_0_TPI_HW_DBG6_ADDR 0x0000007E		/* TPI HW Debug #6 Register */
	uint8_t Page_0_TPI_HW_DBG6;
	#define TPI_PAGE_0_TPI_LINK_ENC_CS_B2_0_MASK	0xE0
	#define TPI_PAGE_0_TPI_LINK_ENC_CS_B2_0_RD(x)	(((x)&TPI_PAGE_0_TPI_LINK_ENC_CS_B2_0_MASK)>>5)
	#define TPI_PAGE_0_TPI_LINK_ENC_CS_B2_0_WR(x)	(((x)<<5)&TPI_PAGE_0_TPI_LINK_ENC_CS_B2_0_MASK)
	#define TPI_PAGE_0_TPI_RX_AUTH_CS_B4_0_MASK	0x1F
	#define TPI_PAGE_0_TPI_RX_AUTH_CS_B4_0_RD(x)	((x)&TPI_PAGE_0_TPI_RX_AUTH_CS_B4_0_MASK)
	#define TPI_PAGE_0_TPI_RX_AUTH_CS_B4_0_WR(x)	((x)&TPI_PAGE_0_TPI_RX_AUTH_CS_B4_0_MASK)
#define PAGE_0_TPI_HW_DBG7_ADDR 0x7F		/* TPI HW Debug #7 Register */
#define CRA_PAGE_0_TPI_HW_DBG7_ADDR 0x0000007F		/* TPI HW Debug #7 Register */
	uint8_t Page_0_TPI_HW_DBG7;
	#define TPI_PAGE_0_TPI_DDCM_CTL_CS_B3_0_MASK	0x0F
	#define TPI_PAGE_0_TPI_DDCM_CTL_CS_B3_0_RD(x)	((x)&TPI_PAGE_0_TPI_DDCM_CTL_CS_B3_0_MASK)
	#define TPI_PAGE_0_TPI_DDCM_CTL_CS_B3_0_WR(x)	((x)&TPI_PAGE_0_TPI_DDCM_CTL_CS_B3_0_MASK)
#define PAGE_0_UNDEFINED_ADDR_80 0x80		/*  */
	uint8_t Page_0_Undefined_80;
#define PAGE_0_UNDEFINED_ADDR_81 0x81		/*  */
	uint8_t Page_0_Undefined_81;
#define PAGE_0_UNDEFINED_ADDR_82 0x82		/*  */
	uint8_t Page_0_Undefined_82;
#define PAGE_0_UNDEFINED_ADDR_83 0x83		/*  */
	uint8_t Page_0_Undefined_83;
#define PAGE_0_UNDEFINED_ADDR_84 0x84		/*  */
	uint8_t Page_0_Undefined_84;
#define PAGE_0_UNDEFINED_ADDR_85 0x85		/*  */
	uint8_t Page_0_Undefined_85;
#define PAGE_0_UNDEFINED_ADDR_86 0x86		/*  */
	uint8_t Page_0_Undefined_86;
#define PAGE_0_UNDEFINED_ADDR_87 0x87		/*  */
	uint8_t Page_0_Undefined_87;
#define PAGE_0_UNDEFINED_ADDR_88 0x88		/*  */
	uint8_t Page_0_Undefined_88;
#define PAGE_0_UNDEFINED_ADDR_89 0x89		/*  */
	uint8_t Page_0_Undefined_89;
#define PAGE_0_UNDEFINED_ADDR_8A 0x8A		/*  */
	uint8_t Page_0_Undefined_8A;
#define PAGE_0_UNDEFINED_ADDR_8B 0x8B		/*  */
	uint8_t Page_0_Undefined_8B;
#define PAGE_0_UNDEFINED_ADDR_8C 0x8C		/*  */
	uint8_t Page_0_Undefined_8C;
#define PAGE_0_UNDEFINED_ADDR_8D 0x8D		/*  */
	uint8_t Page_0_Undefined_8D;
#define PAGE_0_UNDEFINED_ADDR_8E 0x8E		/*  */
	uint8_t Page_0_Undefined_8E;
#define PAGE_0_UNDEFINED_ADDR_8F 0x8F		/*  */
	uint8_t Page_0_Undefined_8F;
#define PAGE_0_UNDEFINED_ADDR_90 0x90		/*  */
	uint8_t Page_0_Undefined_90;
#define PAGE_0_UNDEFINED_ADDR_91 0x91		/*  */
	uint8_t Page_0_Undefined_91;
#define PAGE_0_UNDEFINED_ADDR_92 0x92		/*  */
	uint8_t Page_0_Undefined_92;
#define PAGE_0_UNDEFINED_ADDR_93 0x93		/*  */
	uint8_t Page_0_Undefined_93;
#define PAGE_0_UNDEFINED_ADDR_94 0x94		/*  */
	uint8_t Page_0_Undefined_94;
#define PAGE_0_UNDEFINED_ADDR_95 0x95		/*  */
	uint8_t Page_0_Undefined_95;
#define PAGE_0_UNDEFINED_ADDR_96 0x96		/*  */
	uint8_t Page_0_Undefined_96;
#define PAGE_0_UNDEFINED_ADDR_97 0x97		/*  */
	uint8_t Page_0_Undefined_97;
#define PAGE_0_UNDEFINED_ADDR_98 0x98		/*  */
	uint8_t Page_0_Undefined_98;
#define PAGE_0_UNDEFINED_ADDR_99 0x99		/*  */
	uint8_t Page_0_Undefined_99;
#define PAGE_0_UNDEFINED_ADDR_9A 0x9A		/*  */
	uint8_t Page_0_Undefined_9A;
#define PAGE_0_UNDEFINED_ADDR_9B 0x9B		/*  */
	uint8_t Page_0_Undefined_9B;
#define PAGE_0_UNDEFINED_ADDR_9C 0x9C		/*  */
	uint8_t Page_0_Undefined_9C;
#define PAGE_0_UNDEFINED_ADDR_9D 0x9D		/*  */
	uint8_t Page_0_Undefined_9D;
#define PAGE_0_UNDEFINED_ADDR_9E 0x9E		/*  */
	uint8_t Page_0_Undefined_9E;
#define PAGE_0_UNDEFINED_ADDR_9F 0x9F		/*  */
	uint8_t Page_0_Undefined_9F;
#define PAGE_0_UNDEFINED_ADDR_A0 0xA0		/*  */
	uint8_t Page_0_Undefined_A0;
#define PAGE_0_UNDEFINED_ADDR_A1 0xA1		/*  */
	uint8_t Page_0_Undefined_A1;
#define PAGE_0_UNDEFINED_ADDR_A2 0xA2		/*  */
	uint8_t Page_0_Undefined_A2;
#define PAGE_0_UNDEFINED_ADDR_A3 0xA3		/*  */
	uint8_t Page_0_Undefined_A3;
#define PAGE_0_UNDEFINED_ADDR_A4 0xA4		/*  */
	uint8_t Page_0_Undefined_A4;
#define PAGE_0_UNDEFINED_ADDR_A5 0xA5		/*  */
	uint8_t Page_0_Undefined_A5;
#define PAGE_0_UNDEFINED_ADDR_A6 0xA6		/*  */
	uint8_t Page_0_Undefined_A6;
#define PAGE_0_UNDEFINED_ADDR_A7 0xA7		/*  */
	uint8_t Page_0_Undefined_A7;
#define PAGE_0_UNDEFINED_ADDR_A8 0xA8		/*  */
	uint8_t Page_0_Undefined_A8;
#define PAGE_0_UNDEFINED_ADDR_A9 0xA9		/*  */
	uint8_t Page_0_Undefined_A9;
#define PAGE_0_UNDEFINED_ADDR_AA 0xAA		/*  */
	uint8_t Page_0_Undefined_AA;
#define PAGE_0_UNDEFINED_ADDR_AB 0xAB		/*  */
	uint8_t Page_0_Undefined_AB;
#define PAGE_0_UNDEFINED_ADDR_AC 0xAC		/*  */
	uint8_t Page_0_Undefined_AC;
#define PAGE_0_UNDEFINED_ADDR_AD 0xAD		/*  */
	uint8_t Page_0_Undefined_AD;
#define PAGE_0_UNDEFINED_ADDR_AE 0xAE		/*  */
	uint8_t Page_0_Undefined_AE;
#define PAGE_0_UNDEFINED_ADDR_AF 0xAF		/*  */
	uint8_t Page_0_Undefined_AF;
#define PAGE_0_UNDEFINED_ADDR_B0 0xB0		/*  */
	uint8_t Page_0_Undefined_B0;
#define PAGE_0_UNDEFINED_ADDR_B1 0xB1		/*  */
	uint8_t Page_0_Undefined_B1;
#define PAGE_0_UNDEFINED_ADDR_B2 0xB2		/*  */
	uint8_t Page_0_Undefined_B2;
#define PAGE_0_UNDEFINED_ADDR_B3 0xB3		/*  */
	uint8_t Page_0_Undefined_B3;
#define PAGE_0_UNDEFINED_ADDR_B4 0xB4		/*  */
	uint8_t Page_0_Undefined_B4;
#define PAGE_0_UNDEFINED_ADDR_B5 0xB5		/*  */
	uint8_t Page_0_Undefined_B5;
#define PAGE_0_UNDEFINED_ADDR_B6 0xB6		/*  */
	uint8_t Page_0_Undefined_B6;
#define PAGE_0_UNDEFINED_ADDR_B7 0xB7		/*  */
	uint8_t Page_0_Undefined_B7;
#define PAGE_0_TPI_HW_OPT0_ADDR 0xB8		/* TPI HW Optimization Control #0 Register */
#define CRA_PAGE_0_TPI_HW_OPT0_ADDR 0x000000B8		/* TPI HW Optimization Control #0 Register */
	uint8_t Page_0_TPI_HW_OPT0;
	#define TPI_PAGE_0_REG_INTR1_STAT2_MASK	0x80
	#define TPI_PAGE_0_REG_INTR1_STAT2_RD(x)	(((x)&TPI_PAGE_0_REG_INTR1_STAT2_MASK)>>7)
	#define TPI_PAGE_0_REG_INTR1_STAT2_WR(x)	(((x)<<7)&TPI_PAGE_0_REG_INTR1_STAT2_MASK)
	#define TPI_PAGE_0_REG_INTR1_MASK2_MASK	0x40
	#define TPI_PAGE_0_REG_INTR1_MASK2_RD(x)	(((x)&TPI_PAGE_0_REG_INTR1_MASK2_MASK)>>6)
	#define TPI_PAGE_0_REG_INTR1_MASK2_WR(x)	(((x)<<6)&TPI_PAGE_0_REG_INTR1_MASK2_MASK)
#define PAGE_0_TPI_HW_OPT1_ADDR 0xB9		/* TPI HW Optimization Control #1 Register */
#define CRA_PAGE_0_TPI_HW_OPT1_ADDR 0x000000B9		/* TPI HW Optimization Control #1 Register */
	uint8_t Page_0_TPI_HW_OPT1;
	#define TPI_PAGE_0_1B0_MASK	              0x80
	#define TPI_PAGE_0_1B0_RD(x)	             (((x)&TPI_PAGE_0_1B0_MASK)>>7)
	#define TPI_PAGE_0_1B0_WR(x)	             (((x)<<7)&TPI_PAGE_0_1B0_MASK)
	#define TPI_PAGE_0_REG_TPI_AUTH_RETRY_CNT_B2_0_MASK	0x70
	#define TPI_PAGE_0_REG_TPI_AUTH_RETRY_CNT_B2_0_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_AUTH_RETRY_CNT_B2_0_MASK)>>4)
	#define TPI_PAGE_0_REG_TPI_AUTH_RETRY_CNT_B2_0_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_TPI_AUTH_RETRY_CNT_B2_0_MASK)
	#define TPI_PAGE_0_REG_TPI_R0_CALC_TIME_B3_0_MASK	0x0F
	#define TPI_PAGE_0_REG_TPI_R0_CALC_TIME_B3_0_RD(x)	((x)&TPI_PAGE_0_REG_TPI_R0_CALC_TIME_B3_0_MASK)
	#define TPI_PAGE_0_REG_TPI_R0_CALC_TIME_B3_0_WR(x)	((x)&TPI_PAGE_0_REG_TPI_R0_CALC_TIME_B3_0_MASK)
#define PAGE_0_TPI_HW_OPT2_ADDR 0xBA		/* TPI HW Optimization Control #2 Register */
#define CRA_PAGE_0_TPI_HW_OPT2_ADDR 0x000000BA		/* TPI HW Optimization Control #2 Register */
	uint8_t Page_0_TPI_HW_OPT2;
	#define TPI_PAGE_0_1B0_1_MASK	       0x80
	#define TPI_PAGE_0_1B0_1_RD(x)	      (((x)&TPI_PAGE_0_1B0_1_MASK)>>7)
	#define TPI_PAGE_0_1B0_1_WR(x)	      (((x)<<7)&TPI_PAGE_0_1B0_1_MASK)
	#define TPI_PAGE_0_REG_DDC_DELAY_CNT_B6_0_MASK	0x7F
	#define TPI_PAGE_0_REG_DDC_DELAY_CNT_B6_0_RD(x)	((x)&TPI_PAGE_0_REG_DDC_DELAY_CNT_B6_0_MASK)
	#define TPI_PAGE_0_REG_DDC_DELAY_CNT_B6_0_WR(x)	((x)&TPI_PAGE_0_REG_DDC_DELAY_CNT_B6_0_MASK)
#define PAGE_0_TPI_HW_OPT3_ADDR 0xBB		/* TPI HW Optimization Control #3 Register */
#define CRA_PAGE_0_TPI_HW_OPT3_ADDR 0x000000BB		/* TPI HW Optimization Control #3 Register */
	uint8_t Page_0_TPI_HW_OPT3;
	#define TPI_PAGE_0_REG_DDC_DEBUG_MASK	    0x80
	#define TPI_PAGE_0_REG_DDC_DEBUG_RD(x)	   (((x)&TPI_PAGE_0_REG_DDC_DEBUG_MASK)>>7)
	#define TPI_PAGE_0_REG_DDC_DEBUG_WR(x)	   (((x)<<7)&TPI_PAGE_0_REG_DDC_DEBUG_MASK)
	#define TPI_PAGE_0_REG_AUD_INTR_DROP_SAMPLE_EN_MASK	0x40
	#define TPI_PAGE_0_REG_AUD_INTR_DROP_SAMPLE_EN_RD(x)	(((x)&TPI_PAGE_0_REG_AUD_INTR_DROP_SAMPLE_EN_MASK)>>6)
	#define TPI_PAGE_0_REG_AUD_INTR_DROP_SAMPLE_EN_WR(x)	(((x)<<6)&TPI_PAGE_0_REG_AUD_INTR_DROP_SAMPLE_EN_MASK)
	#define TPI_PAGE_0_REG_AUD_INTR_BIPHASE_ERR_EN_MASK	0x20
	#define TPI_PAGE_0_REG_AUD_INTR_BIPHASE_ERR_EN_RD(x)	(((x)&TPI_PAGE_0_REG_AUD_INTR_BIPHASE_ERR_EN_MASK)>>5)
	#define TPI_PAGE_0_REG_AUD_INTR_BIPHASE_ERR_EN_WR(x)	(((x)<<5)&TPI_PAGE_0_REG_AUD_INTR_BIPHASE_ERR_EN_MASK)
	#define TPI_PAGE_0_REG_AUD_INTR_NEW_FS_EN_MASK	0x10
	#define TPI_PAGE_0_REG_AUD_INTR_NEW_FS_EN_RD(x)	(((x)&TPI_PAGE_0_REG_AUD_INTR_NEW_FS_EN_MASK)>>4)
	#define TPI_PAGE_0_REG_AUD_INTR_NEW_FS_EN_WR(x)	(((x)<<4)&TPI_PAGE_0_REG_AUD_INTR_NEW_FS_EN_MASK)
	#define TPI_PAGE_0_REG_RI_CHECK_SKIP_MASK	0x08
	#define TPI_PAGE_0_REG_RI_CHECK_SKIP_RD(x)	(((x)&TPI_PAGE_0_REG_RI_CHECK_SKIP_MASK)>>3)
	#define TPI_PAGE_0_REG_RI_CHECK_SKIP_WR(x)	(((x)<<3)&TPI_PAGE_0_REG_RI_CHECK_SKIP_MASK)
	#define TPI_PAGE_0_REG_TPI_DDC_BURST_MODE_MASK	0x04
	#define TPI_PAGE_0_REG_TPI_DDC_BURST_MODE_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_DDC_BURST_MODE_MASK)>>2)
	#define TPI_PAGE_0_REG_TPI_DDC_BURST_MODE_WR(x)	(((x)<<2)&TPI_PAGE_0_REG_TPI_DDC_BURST_MODE_MASK)
	#define TPI_PAGE_0_REG_TPI_DDC_REQ_LEVEL_MASK	0x03
	#define TPI_PAGE_0_REG_TPI_DDC_REQ_LEVEL_RD(x)	((x)&TPI_PAGE_0_REG_TPI_DDC_REQ_LEVEL_MASK)
	#define TPI_PAGE_0_REG_TPI_DDC_REQ_LEVEL_WR(x)	((x)&TPI_PAGE_0_REG_TPI_DDC_REQ_LEVEL_MASK)
#define PAGE_0_TPI_REG_SEL_ADDR 0xBC		/* TPI Reg Page Select Register */
#define CRA_PAGE_0_TPI_REG_SEL_ADDR 0x000000BC		/* TPI Reg Page Select Register */
	uint8_t Page_0_TPI_REG_SEL;
	#define TPI_PAGE_0_REG_SW_TPI_EN_MASK	      0x80
	#define TPI_PAGE_0_REG_SW_TPI_EN_RD(x)	     (((x)&TPI_PAGE_0_REG_SW_TPI_EN_MASK)>>7)
	#define TPI_PAGE_0_REG_SW_TPI_EN_WR(x)	     (((x)<<7)&TPI_PAGE_0_REG_SW_TPI_EN_MASK)
	#define TPI_PAGE_0_REG_TPI_REG_SEL_BLOCK_RANGE_MASK	0x03
	#define TPI_PAGE_0_REG_TPI_REG_SEL_BLOCK_RANGE_RD(x)	((x)&TPI_PAGE_0_REG_TPI_REG_SEL_BLOCK_RANGE_MASK)
	#define TPI_PAGE_0_REG_TPI_REG_SEL_BLOCK_RANGE_WR(x)	((x)&TPI_PAGE_0_REG_TPI_REG_SEL_BLOCK_RANGE_MASK)
#define PAGE_0_TPI_REG_OFFSET_ADDR 0xBD		/* TPI Register Offset Register */
#define CRA_PAGE_0_TPI_REG_OFFSET_ADDR 0x000000BD		/* TPI Register Offset Register */
	uint8_t Page_0_TPI_REG_OFFSET;
	#define TPI_PAGE_0_BLOCK_ADDR_MASK	0xF8
	#define TPI_PAGE_0_BLOCK_ADDR_RD(x)	(((x)&TPI_PAGE_0_BLOCK_ADDR_MASK)>>3)
	#define TPI_PAGE_0_BLOCK_ADDR_WR(x)	(((x)<<3)&TPI_PAGE_0_BLOCK_ADDR_MASK)
	#define TPI_PAGE_0_BLK_ADDR_MASK	0x07
	#define TPI_PAGE_0_BLK_ADDR_RD(x)	((x)&TPI_PAGE_0_BLK_ADDR_MASK)
	#define TPI_PAGE_0_BLK_ADDR_WR(x)	((x)&TPI_PAGE_0_BLK_ADDR_MASK)
#define PAGE_0_TPI_REG_DATA_ADDR 0xBE		/* TPI Reg Access Data Register */
#define CRA_PAGE_0_TPI_REG_DATA_ADDR 0x000000BE		/* TPI Reg Access Data Register */
	uint8_t Page_0_TPI_REG_DATA;
	#define TPI_PAGE_0_BD_WR_DATA_MASK	0xFF
	#define TPI_PAGE_0_BD_WR_DATA_RD(x)	((x)&TPI_PAGE_0_BD_WR_DATA_MASK)
	#define TPI_PAGE_0_BD_WR_DATA_WR(x)	((x)&TPI_PAGE_0_BD_WR_DATA_MASK)
#define PAGE_0_TPI_INFO_FSEL_ADDR 0xBF		/* TPI Info Frame Select Register */
#define CRA_PAGE_0_TPI_INFO_FSEL_ADDR 0x000000BF		/* TPI Info Frame Select Register */
	uint8_t Page_0_TPI_INFO_FSEL;
	#define TPI_PAGE_0_REG_TPI_INFO_EN_MASK	0x80
	#define TPI_PAGE_0_REG_TPI_INFO_EN_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_INFO_EN_MASK)>>7)
	#define TPI_PAGE_0_REG_TPI_INFO_EN_WR(x)	(((x)<<7)&TPI_PAGE_0_REG_TPI_INFO_EN_MASK)
	#define TPI_PAGE_0_REG_TPI_INFO_RPT_MASK	0x40
	#define TPI_PAGE_0_REG_TPI_INFO_RPT_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_INFO_RPT_MASK)>>6)
	#define TPI_PAGE_0_REG_TPI_INFO_RPT_WR(x)	(((x)<<6)&TPI_PAGE_0_REG_TPI_INFO_RPT_MASK)
	#define TPI_PAGE_0_REG_TPI_INFO_READ_FLAG_MASK	0x20
	#define TPI_PAGE_0_REG_TPI_INFO_READ_FLAG_RD(x)	(((x)&TPI_PAGE_0_REG_TPI_INFO_READ_FLAG_MASK)>>5)
	#define TPI_PAGE_0_REG_TPI_INFO_READ_FLAG_WR(x)	(((x)<<5)&TPI_PAGE_0_REG_TPI_INFO_READ_FLAG_MASK)
	#define TPI_PAGE_0_REG_TPI_INFO_SEL_MASK	0x07
	#define TPI_PAGE_0_REG_TPI_INFO_SEL_RD(x)	((x)&TPI_PAGE_0_REG_TPI_INFO_SEL_MASK)
	#define TPI_PAGE_0_REG_TPI_INFO_SEL_WR(x)	((x)&TPI_PAGE_0_REG_TPI_INFO_SEL_MASK)
#define PAGE_0_TPI_INFO_B0_ADDR 0xC0		/* TPI Info uint8_t #0 Register */
#define CRA_PAGE_0_TPI_INFO_B0_ADDR 0x000000C0		/* TPI Info uint8_t #0 Register */
	uint8_t Page_0_TPI_INFO_B0;
	#define TPI_PAGE_0_REG_MODE_BYTE0_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE0_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE0_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE0_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE0_MASK)
#define PAGE_0_TPI_INFO_B1_ADDR 0xC1		/* TPI Info uint8_t #1 Register */
#define CRA_PAGE_0_TPI_INFO_B1_ADDR 0x000000C1		/* TPI Info uint8_t #1 Register */
	uint8_t Page_0_TPI_INFO_B1;
	#define TPI_PAGE_0_REG_MODE_BYTE1_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE1_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE1_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE1_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE1_MASK)
#define PAGE_0_TPI_INFO_B2_ADDR 0xC2		/* TPI Info uint8_t #2 Register */
#define CRA_PAGE_0_TPI_INFO_B2_ADDR 0x000000C2		/* TPI Info uint8_t #2 Register */
	uint8_t Page_0_TPI_INFO_B2;
	#define TPI_PAGE_0_REG_MODE_BYTE2_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE2_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE2_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE2_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE2_MASK)
#define PAGE_0_TPI_INFO_B3_ADDR 0xC3		/* TPI Info uint8_t #3 Register */
#define CRA_PAGE_0_TPI_INFO_B3_ADDR 0x000000C3		/* TPI Info uint8_t #3 Register */
	uint8_t Page_0_TPI_INFO_B3;
	#define TPI_PAGE_0_REG_MODE_BYTE3_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE3_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE3_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE3_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE3_MASK)
#define PAGE_0_TPI_INFO_B4_ADDR 0xC4		/* TPI Info uint8_t #4 Register */
#define CRA_PAGE_0_TPI_INFO_B4_ADDR 0x000000C4		/* TPI Info uint8_t #4 Register */
	uint8_t Page_0_TPI_INFO_B4;
	#define TPI_PAGE_0_REG_MODE_BYTE4_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE4_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE4_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE4_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE4_MASK)
#define PAGE_0_TPI_INFO_B5_ADDR 0xC5		/* TPI Info uint8_t #5 Register */
#define CRA_PAGE_0_TPI_INFO_B5_ADDR 0x000000C5		/* TPI Info uint8_t #5 Register */
	uint8_t Page_0_TPI_INFO_B5;
	#define TPI_PAGE_0_REG_MODE_BYTE5_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE5_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE5_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE5_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE5_MASK)
#define PAGE_0_TPI_INFO_B6_ADDR 0xC6		/* TPI Info uint8_t #6 Register */
#define CRA_PAGE_0_TPI_INFO_B6_ADDR 0x000000C6		/* TPI Info uint8_t #6 Register */
	uint8_t Page_0_TPI_INFO_B6;
	#define TPI_PAGE_0_REG_MODE_BYTE6_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE6_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE6_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE6_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE6_MASK)
#define PAGE_0_TPI_INFO_B7_ADDR 0xC7		/* TPI Info uint8_t #7 Register */
#define CRA_PAGE_0_TPI_INFO_B7_ADDR 0x000000C7		/* TPI Info uint8_t #7 Register */
	uint8_t Page_0_TPI_INFO_B7;
	#define TPI_PAGE_0_REG_MODE_BYTE7_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE7_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE7_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE7_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE7_MASK)
#define PAGE_0_TPI_INFO_B8_ADDR 0xC8		/* TPI Info uint8_t #8 Register */
#define CRA_PAGE_0_TPI_INFO_B8_ADDR 0x000000C8		/* TPI Info uint8_t #8 Register */
	uint8_t Page_0_TPI_INFO_B8;
	#define TPI_PAGE_0_REG_MODE_BYTE8_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE8_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE8_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE8_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE8_MASK)
#define PAGE_0_TPI_INFO_B9_ADDR 0xC9		/* TPI Info uint8_t #9 Register */
#define CRA_PAGE_0_TPI_INFO_B9_ADDR 0x000000C9		/* TPI Info uint8_t #9 Register */
	uint8_t Page_0_TPI_INFO_B9;
	#define TPI_PAGE_0_REG_MODE_BYTE9_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE9_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE9_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE9_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE9_MASK)
#define PAGE_0_TPI_INFO_B10_ADDR 0xCA		/* TPI Info uint8_t #10 Register */
#define CRA_PAGE_0_TPI_INFO_B10_ADDR 0x000000CA		/* TPI Info uint8_t #10 Register */
	uint8_t Page_0_TPI_INFO_B10;
	#define TPI_PAGE_0_REG_MODE_BYTE10_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE10_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE10_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE10_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE10_MASK)
#define PAGE_0_TPI_INFO_B11_ADDR 0xCB		/* TPI Info uint8_t #11 Register */
#define CRA_PAGE_0_TPI_INFO_B11_ADDR 0x000000CB		/* TPI Info uint8_t #11 Register */
	uint8_t Page_0_TPI_INFO_B11;
	#define TPI_PAGE_0_REG_MODE_BYTE11_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE11_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE11_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE11_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE11_MASK)
#define PAGE_0_TPI_INFO_B12_ADDR 0xCC		/* TPI Info uint8_t #12 Register */
#define CRA_PAGE_0_TPI_INFO_B12_ADDR 0x000000CC		/* TPI Info uint8_t #12 Register */
	uint8_t Page_0_TPI_INFO_B12;
	#define TPI_PAGE_0_REG_MODE_BYTE12_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE12_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE12_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE12_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE12_MASK)
#define PAGE_0_TPI_INFO_B13_ADDR 0xCD		/* TPI Info uint8_t #13 Register */
#define CRA_PAGE_0_TPI_INFO_B13_ADDR 0x000000CD		/* TPI Info uint8_t #13 Register */
	uint8_t Page_0_TPI_INFO_B13;
	#define TPI_PAGE_0_REG_MODE_BYTE13_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE13_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE13_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE13_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE13_MASK)
#define PAGE_0_TPI_INFO_B14_ADDR 0xCE		/* TPI Info uint8_t #14 Register */
#define CRA_PAGE_0_TPI_INFO_B14_ADDR 0x000000CE		/* TPI Info uint8_t #14 Register */
	uint8_t Page_0_TPI_INFO_B14;
	#define TPI_PAGE_0_REG_MODE_BYTE14_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE14_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE14_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE14_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE14_MASK)
#define PAGE_0_TPI_INFO_B15_ADDR 0xCF		/* TPI Info uint8_t #15 Register */
#define CRA_PAGE_0_TPI_INFO_B15_ADDR 0x000000CF		/* TPI Info uint8_t #15 Register */
	uint8_t Page_0_TPI_INFO_B15;
	#define TPI_PAGE_0_REG_MODE_BYTE15_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE15_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE15_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE15_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE15_MASK)
#define PAGE_0_TPI_INFO_B16_ADDR 0xD0		/* TPI Info uint8_t #16 Register */
#define CRA_PAGE_0_TPI_INFO_B16_ADDR 0x000000D0		/* TPI Info uint8_t #16 Register */
	uint8_t Page_0_TPI_INFO_B16;
	#define TPI_PAGE_0_REG_MODE_BYTE16_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE16_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE16_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE16_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE16_MASK)
#define PAGE_0_TPI_INFO_B17_ADDR 0xD1		/* TPI Info uint8_t #17 Register */
#define CRA_PAGE_0_TPI_INFO_B17_ADDR 0x000000D1		/* TPI Info uint8_t #17 Register */
	uint8_t Page_0_TPI_INFO_B17;
	#define TPI_PAGE_0_REG_MODE_BYTE17_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE17_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE17_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE17_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE17_MASK)
#define PAGE_0_TPI_INFO_B18_ADDR 0xD2		/* TPI Info uint8_t #18 Register */
#define CRA_PAGE_0_TPI_INFO_B18_ADDR 0x000000D2		/* TPI Info uint8_t #18 Register */
	uint8_t Page_0_TPI_INFO_B18;
	#define TPI_PAGE_0_REG_MODE_BYTE18_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE18_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE18_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE18_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE18_MASK)
#define PAGE_0_TPI_INFO_B19_ADDR 0xD3		/* TPI Info uint8_t #19 Register */
#define CRA_PAGE_0_TPI_INFO_B19_ADDR 0x000000D3		/* TPI Info uint8_t #19 Register */
	uint8_t Page_0_TPI_INFO_B19;
	#define TPI_PAGE_0_REG_MODE_BYTE19_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE19_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE19_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE19_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE19_MASK)
#define PAGE_0_TPI_INFO_B20_ADDR 0xD4		/* TPI Info uint8_t #20 Register */
#define CRA_PAGE_0_TPI_INFO_B20_ADDR 0x000000D4		/* TPI Info uint8_t #20 Register */
	uint8_t Page_0_TPI_INFO_B20;
	#define TPI_PAGE_0_REG_MODE_BYTE20_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE20_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE20_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE20_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE20_MASK)
#define PAGE_0_TPI_INFO_B21_ADDR 0xD5		/* TPI Info uint8_t #21 Register */
#define CRA_PAGE_0_TPI_INFO_B21_ADDR 0x000000D5		/* TPI Info uint8_t #21 Register */
	uint8_t Page_0_TPI_INFO_B21;
	#define TPI_PAGE_0_REG_MODE_BYTE21_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE21_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE21_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE21_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE21_MASK)
#define PAGE_0_TPI_INFO_B22_ADDR 0xD6		/* TPI Info uint8_t #22 Register */
#define CRA_PAGE_0_TPI_INFO_B22_ADDR 0x000000D6		/* TPI Info uint8_t #22 Register */
	uint8_t Page_0_TPI_INFO_B22;
	#define TPI_PAGE_0_REG_MODE_BYTE22_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE22_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE22_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE22_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE22_MASK)
#define PAGE_0_TPI_INFO_B23_ADDR 0xD7		/* TPI Info uint8_t #23 Register */
#define CRA_PAGE_0_TPI_INFO_B23_ADDR 0x000000D7		/* TPI Info uint8_t #23 Register */
	uint8_t Page_0_TPI_INFO_B23;
	#define TPI_PAGE_0_REG_MODE_BYTE23_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE23_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE23_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE23_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE23_MASK)
#define PAGE_0_TPI_INFO_B24_ADDR 0xD8		/* TPI Info uint8_t #24 Register */
#define CRA_PAGE_0_TPI_INFO_B24_ADDR 0x000000D8		/* TPI Info uint8_t #24 Register */
	uint8_t Page_0_TPI_INFO_B24;
	#define TPI_PAGE_0_REG_MODE_BYTE24_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE24_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE24_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE24_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE24_MASK)
#define PAGE_0_TPI_INFO_B25_ADDR 0xD9		/* TPI Info uint8_t #25 Register */
#define CRA_PAGE_0_TPI_INFO_B25_ADDR 0x000000D9		/* TPI Info uint8_t #25 Register */
	uint8_t Page_0_TPI_INFO_B25;
	#define TPI_PAGE_0_REG_MODE_BYTE25_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE25_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE25_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE25_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE25_MASK)
#define PAGE_0_TPI_INFO_B26_ADDR 0xDA		/* TPI Info uint8_t #26 Register */
#define CRA_PAGE_0_TPI_INFO_B26_ADDR 0x000000DA		/* TPI Info uint8_t #26 Register */
	uint8_t Page_0_TPI_INFO_B26;
	#define TPI_PAGE_0_REG_MODE_BYTE26_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE26_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE26_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE26_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE26_MASK)
#define PAGE_0_TPI_INFO_B27_ADDR 0xDB		/* TPI Info uint8_t #27 Register */
#define CRA_PAGE_0_TPI_INFO_B27_ADDR 0x000000DB		/* TPI Info uint8_t #27 Register */
	uint8_t Page_0_TPI_INFO_B27;
	#define TPI_PAGE_0_REG_MODE_BYTE27_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE27_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE27_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE27_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE27_MASK)
#define PAGE_0_TPI_INFO_B28_ADDR 0xDC		/* TPI Info uint8_t #28 Register */
#define CRA_PAGE_0_TPI_INFO_B28_ADDR 0x000000DC		/* TPI Info uint8_t #28 Register */
	uint8_t Page_0_TPI_INFO_B28;
	#define TPI_PAGE_0_REG_MODE_BYTE28_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE28_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE28_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE28_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE28_MASK)
#define PAGE_0_TPI_INFO_B29_ADDR 0xDD		/* TPI Info uint8_t #29 Register */
#define CRA_PAGE_0_TPI_INFO_B29_ADDR 0x000000DD		/* TPI Info uint8_t #29 Register */
	uint8_t Page_0_TPI_INFO_B29;
	#define TPI_PAGE_0_REG_MODE_BYTE29_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE29_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE29_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE29_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE29_MASK)
#define PAGE_0_TPI_INFO_B30_ADDR 0xDE		/* TPI Info uint8_t #30 Register */
#define CRA_PAGE_0_TPI_INFO_B30_ADDR 0x000000DE		/* TPI Info uint8_t #30 Register */
	uint8_t Page_0_TPI_INFO_B30;
	#define TPI_PAGE_0_REG_MODE_BYTE30_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE30_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE30_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE30_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE30_MASK)
#define PAGE_0_TPI_INFO_B31_ADDR 0xDF		/* TPI Info uint8_t #31 Register */
#define CRA_PAGE_0_TPI_INFO_B31_ADDR 0x000000DF		/* TPI Info uint8_t #31 Register */
	uint8_t Page_0_TPI_INFO_B31;
	#define TPI_PAGE_0_REG_MODE_BYTE31_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE31_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE31_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE31_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE31_MASK)
#define PAGE_0_TPI_INFO_B32_ADDR 0xE0		/* TPI Info uint8_t #32 Register */
#define CRA_PAGE_0_TPI_INFO_B32_ADDR 0x000000E0		/* TPI Info uint8_t #32 Register */
	uint8_t Page_0_TPI_INFO_B32;
	#define TPI_PAGE_0_REG_MODE_BYTE32_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE32_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE32_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE32_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE32_MASK)
#define PAGE_0_TPI_INFO_B33_ADDR 0xE1		/* TPI Info uint8_t #33 Register */
#define CRA_PAGE_0_TPI_INFO_B33_ADDR 0x000000E1		/* TPI Info uint8_t #33 Register */
	uint8_t Page_0_TPI_INFO_B33;
	#define TPI_PAGE_0_REG_MODE_BYTE33_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE33_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE33_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE33_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE33_MASK)
#define PAGE_0_TPI_INFO_B34_ADDR 0xE2		/* TPI Info uint8_t #34 Register */
#define CRA_PAGE_0_TPI_INFO_B34_ADDR 0x000000E2		/* TPI Info uint8_t #34 Register */
	uint8_t Page_0_TPI_INFO_B34;
	#define TPI_PAGE_0_REG_MODE_BYTE34_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE34_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE34_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE34_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE34_MASK)
#define PAGE_0_TPI_INFO_B35_ADDR 0xE3		/* TPI Info uint8_t #35 Register */
#define CRA_PAGE_0_TPI_INFO_B35_ADDR 0x000000E3		/* TPI Info uint8_t #35 Register */
	uint8_t Page_0_TPI_INFO_B35;
	#define TPI_PAGE_0_REG_MODE_BYTE35_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE35_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE35_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE35_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE35_MASK)
#define PAGE_0_TPI_INFO_B36_ADDR 0xE4		/* TPI Info uint8_t #36 Register */
#define CRA_PAGE_0_TPI_INFO_B36_ADDR 0x000000E4		/* TPI Info uint8_t #36 Register */
	uint8_t Page_0_TPI_INFO_B36;
	#define TPI_PAGE_0_REG_MODE_BYTE36_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE36_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE36_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE36_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE36_MASK)
#define PAGE_0_TPI_INFO_B37_ADDR 0xE5		/* TPI Info uint8_t #37 Register */
#define CRA_PAGE_0_TPI_INFO_B37_ADDR 0x000000E5		/* TPI Info uint8_t #37 Register */
	uint8_t Page_0_TPI_INFO_B37;
	#define TPI_PAGE_0_REG_MODE_BYTE37_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE37_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE37_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE37_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE37_MASK)
#define PAGE_0_TPI_INFO_B38_ADDR 0xE6		/* TPI Info uint8_t #38 Register */
#define CRA_PAGE_0_TPI_INFO_B38_ADDR 0x000000E6		/* TPI Info uint8_t #38 Register */
	uint8_t Page_0_TPI_INFO_B38;
	#define TPI_PAGE_0_REG_MODE_BYTE38_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE38_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE38_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE38_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE38_MASK)
#define PAGE_0_TPI_INFO_B39_ADDR 0xE7		/* TPI Info uint8_t #39 Register */
#define CRA_PAGE_0_TPI_INFO_B39_ADDR 0x000000E7		/* TPI Info uint8_t #39 Register */
	uint8_t Page_0_TPI_INFO_B39;
	#define TPI_PAGE_0_REG_MODE_BYTE39_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE39_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE39_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE39_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE39_MASK)
#define PAGE_0_TPI_INFO_B40_ADDR 0xE8		/* TPI Info uint8_t #40 Register */
#define CRA_PAGE_0_TPI_INFO_B40_ADDR 0x000000E8		/* TPI Info uint8_t #40 Register */
	uint8_t Page_0_TPI_INFO_B40;
	#define TPI_PAGE_0_REG_MODE_BYTE40_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE40_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE40_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE40_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE40_MASK)
#define PAGE_0_TPI_INFO_B41_ADDR 0xE9		/* TPI Info uint8_t #41 Register */
#define CRA_PAGE_0_TPI_INFO_B41_ADDR 0x000000E9		/* TPI Info uint8_t #41 Register */
	uint8_t Page_0_TPI_INFO_B41;
	#define TPI_PAGE_0_REG_MODE_BYTE41_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE41_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE41_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE41_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE41_MASK)
#define PAGE_0_TPI_INFO_B42_ADDR 0xEA		/* TPI Info uint8_t #42 Register */
#define CRA_PAGE_0_TPI_INFO_B42_ADDR 0x000000EA		/* TPI Info uint8_t #42 Register */
	uint8_t Page_0_TPI_INFO_B42;
	#define TPI_PAGE_0_REG_MODE_BYTE42_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE42_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE42_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE42_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE42_MASK)
#define PAGE_0_TPI_INFO_B43_ADDR 0xEB		/* TPI Info uint8_t #43 Register */
#define CRA_PAGE_0_TPI_INFO_B43_ADDR 0x000000EB		/* TPI Info uint8_t #43 Register */
	uint8_t Page_0_TPI_INFO_B43;
	#define TPI_PAGE_0_REG_MODE_BYTE43_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE43_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE43_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE43_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE43_MASK)
#define PAGE_0_TPI_INFO_B44_ADDR 0xEC		/* TPI Info uint8_t #44 Register */
#define CRA_PAGE_0_TPI_INFO_B44_ADDR 0x000000EC		/* TPI Info uint8_t #44 Register */
	uint8_t Page_0_TPI_INFO_B44;
	#define TPI_PAGE_0_REG_MODE_BYTE44_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE44_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE44_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE44_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE44_MASK)
#define PAGE_0_TPI_INFO_B45_ADDR 0xED		/* TPI Info uint8_t #45 Register */
#define CRA_PAGE_0_TPI_INFO_B45_ADDR 0x000000ED		/* TPI Info uint8_t #45 Register */
	uint8_t Page_0_TPI_INFO_B45;
	#define TPI_PAGE_0_REG_MODE_BYTE45_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE45_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE45_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE45_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE45_MASK)
#define PAGE_0_TPI_INFO_B46_ADDR 0xEE		/* TPI Info uint8_t #46 Register */
#define CRA_PAGE_0_TPI_INFO_B46_ADDR 0x000000EE		/* TPI Info uint8_t #46 Register */
	uint8_t Page_0_TPI_INFO_B46;
	#define TPI_PAGE_0_REG_MODE_BYTE46_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE46_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE46_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE46_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE46_MASK)
#define PAGE_0_TPI_INFO_B47_ADDR 0xEF		/* TPI Info uint8_t #47 Register */
#define CRA_PAGE_0_TPI_INFO_B47_ADDR 0x000000EF		/* TPI Info uint8_t #47 Register */
	uint8_t Page_0_TPI_INFO_B47;
	#define TPI_PAGE_0_REG_MODE_BYTE47_MASK	0xFF
	#define TPI_PAGE_0_REG_MODE_BYTE47_RD(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE47_MASK)
	#define TPI_PAGE_0_REG_MODE_BYTE47_WR(x)	((x)&TPI_PAGE_0_REG_MODE_BYTE47_MASK)
#define PAGE_0_UNDEFINED_ADDR_F0 0xF0		/*  */
	uint8_t Page_0_Undefined_F0;
#define PAGE_0_UNDEFINED_ADDR_F1 0xF1		/*  */
	uint8_t Page_0_Undefined_F1;
#define PAGE_0_UNDEFINED_ADDR_F2 0xF2		/*  */
	uint8_t Page_0_Undefined_F2;
#define PAGE_0_UNDEFINED_ADDR_F3 0xF3		/*  */
	uint8_t Page_0_Undefined_F3;
#define PAGE_0_UNDEFINED_ADDR_F4 0xF4		/*  */
	uint8_t Page_0_Undefined_F4;
#define PAGE_0_UNDEFINED_ADDR_F5 0xF5		/*  */
	uint8_t Page_0_Undefined_F5;
#define PAGE_0_UNDEFINED_ADDR_F6 0xF6		/*  */
	uint8_t Page_0_Undefined_F6;
#define PAGE_0_UNDEFINED_ADDR_F7 0xF7		/*  */
	uint8_t Page_0_Undefined_F7;
#define PAGE_0_UNDEFINED_ADDR_F8 0xF8		/*  */
	uint8_t Page_0_Undefined_F8;
#define PAGE_0_UNDEFINED_ADDR_F9 0xF9		/*  */
	uint8_t Page_0_Undefined_F9;
#define PAGE_0_UNDEFINED_ADDR_FA 0xFA		/*  */
	uint8_t Page_0_Undefined_FA;
#define PAGE_0_UNDEFINED_ADDR_FB 0xFB		/*  */
	uint8_t Page_0_Undefined_FB;
#define PAGE_0_UNDEFINED_ADDR_FC 0xFC		/*  */
	uint8_t Page_0_Undefined_FC;
#define PAGE_0_UNDEFINED_ADDR_FD 0xFD		/*  */
	uint8_t Page_0_Undefined_FD;
#define PAGE_0_UNDEFINED_ADDR_FE 0xFE		/*  */
	uint8_t Page_0_Undefined_FE;
#define PAGE_0_UNDEFINED_ADDR_FF 0xFF		/*  */
	uint8_t Page_0_Undefined_FF;
}TPI_RegsPage_0_t,*PTPI_RegsPage_0_t;

typedef struct _TXL_RegsPage_0_t
{
#define TXL_PAGE_0_VND_IDL_ADDR 0x00		/* Vendor ID Low uint8_t Register */
#define CRA_TXL_PAGE_0_VND_IDL_ADDR 0x00000000		/* Vendor ID Low uint8_t Register */
	uint8_t TXL_Page_0_VND_IDL;
	#define TXL_PAGE_0_REG_VHDL_IDL_MASK	0xFF
	#define TXL_PAGE_0_REG_VHDL_IDL_RD(x)	((x)&TXL_PAGE_0_REG_VHDL_IDL_MASK)
	#define TXL_PAGE_0_REG_VHDL_IDL_WR(x)	((x)&TXL_PAGE_0_REG_VHDL_IDL_MASK)
#define TXL_PAGE_0_VND_IDH_ADDR 0x01		/* Vendor ID High uint8_t Register */
#define CRA_TXL_PAGE_0_VND_IDH_ADDR 0x00000001		/* Vendor ID High uint8_t Register */
	uint8_t TXL_Page_0_VND_IDH;
	#define TXL_PAGE_0_REG_VHDL_IDH_MASK	0xFF
	#define TXL_PAGE_0_REG_VHDL_IDH_RD(x)	((x)&TXL_PAGE_0_REG_VHDL_IDH_MASK)
	#define TXL_PAGE_0_REG_VHDL_IDH_WR(x)	((x)&TXL_PAGE_0_REG_VHDL_IDH_MASK)
#define TXL_PAGE_0_DEV_IDL_ADDR 0x02		/* Device ID Low uint8_t Register */
#define CRA_TXL_PAGE_0_DEV_IDL_ADDR 0x00000002		/* Device ID Low uint8_t Register */
	uint8_t TXL_Page_0_DEV_IDL;
	#define TXL_PAGE_0_REG_DEV_IDL_MASK	0xFF
	#define TXL_PAGE_0_REG_DEV_IDL_RD(x)	((x)&TXL_PAGE_0_REG_DEV_IDL_MASK)
	#define TXL_PAGE_0_REG_DEV_IDL_WR(x)	((x)&TXL_PAGE_0_REG_DEV_IDL_MASK)
#define TXL_PAGE_0_DEV_IDH_ADDR 0x03		/* Device ID High uint8_t Register */
#define CRA_TXL_PAGE_0_DEV_IDH_ADDR 0x00000003		/* Device ID High uint8_t Register */
	uint8_t TXL_Page_0_DEV_IDH;
	#define TXL_PAGE_0_REG_DEV_IDH_MASK	0xFF
	#define TXL_PAGE_0_REG_DEV_IDH_RD(x)	((x)&TXL_PAGE_0_REG_DEV_IDH_MASK)
	#define TXL_PAGE_0_REG_DEV_IDH_WR(x)	((x)&TXL_PAGE_0_REG_DEV_IDH_MASK)
#define TXL_PAGE_0_DEV_REV_ADDR 0x04		/* Device Revision Register */
#define CRA_TXL_PAGE_0_DEV_REV_ADDR 0x00000004		/* Device Revision Register */
	uint8_t TXL_Page_0_DEV_REV;
	#define TXL_PAGE_0_DEV_REV_ID_MASK	0xFF
	#define TXL_PAGE_0_DEV_REV_ID_RD(x)	((x)&TXL_PAGE_0_DEV_REV_ID_MASK)
	#define TXL_PAGE_0_DEV_REV_ID_WR(x)	((x)&TXL_PAGE_0_DEV_REV_ID_MASK)
#define TXL_PAGE_0_SRST_ADDR 0x05		/* Software Reset and Power enable Register */
#define CRA_TXL_PAGE_0_SRST_ADDR 0x00000005		/* Software Reset and Power enable Register */
	uint8_t TXL_Page_0_SRST;
	#define TXL_PAGE_0_REG_FIFO_RST_MASK	0x02
	#define TXL_PAGE_0_REG_FIFO_RST_RD(x)	(((x)&TXL_PAGE_0_REG_FIFO_RST_MASK)>>1)
	#define TXL_PAGE_0_REG_FIFO_RST_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_FIFO_RST_MASK)
	#define TXL_PAGE_0_REG_SW_RST_MASK	0x01
	#define TXL_PAGE_0_REG_SW_RST_RD(x)	((x)&TXL_PAGE_0_REG_SW_RST_MASK)
	#define TXL_PAGE_0_REG_SW_RST_WR(x)	((x)&TXL_PAGE_0_REG_SW_RST_MASK)
#define TXL_PAGE_0_FRQ_LOW_ADDR 0x06		/* Frequency Low Limit Register */
#define CRA_TXL_PAGE_0_FRQ_LOW_ADDR 0x00000006		/* Frequency Low Limit Register */
	uint8_t TXL_Page_0_FRQ_LOW;
	#define TXL_PAGE_0_REG_FRQ_LOW_MASK	0xFF
	#define TXL_PAGE_0_REG_FRQ_LOW_RD(x)	((x)&TXL_PAGE_0_REG_FRQ_LOW_MASK)
	#define TXL_PAGE_0_REG_FRQ_LOW_WR(x)	((x)&TXL_PAGE_0_REG_FRQ_LOW_MASK)
#define TXL_PAGE_0_FRQ_HIGH_ADDR 0x07		/* Frequency High Limit Register */
#define CRA_TXL_PAGE_0_FRQ_HIGH_ADDR 0x00000007		/* Frequency High Limit Register */
	uint8_t TXL_Page_0_FRQ_HIGH;
	#define TXL_PAGE_0_REG_FRQ_HIGH_MASK	0xFF
	#define TXL_PAGE_0_REG_FRQ_HIGH_RD(x)	((x)&TXL_PAGE_0_REG_FRQ_HIGH_MASK)
	#define TXL_PAGE_0_REG_FRQ_HIGH_WR(x)	((x)&TXL_PAGE_0_REG_FRQ_HIGH_MASK)
#define TXL_PAGE_0_SYS_CTRL1_ADDR 0x08		/* System Control #1 Register */
#define CRA_TXL_PAGE_0_SYS_CTRL1_ADDR 0x00000008		/* System Control #1 Register */
	uint8_t TXL_Page_0_SYS_CTRL1;
	#define TXL_PAGE_0_REG_CTL3_MASK	0x80
	#define TXL_PAGE_0_REG_CTL3_RD(x)	(((x)&TXL_PAGE_0_REG_CTL3_MASK)>>7)
	#define TXL_PAGE_0_REG_CTL3_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_CTL3_MASK)
	#define TXL_PAGE_0_VSYNCPIN_MASK	0x40
	#define TXL_PAGE_0_VSYNCPIN_RD(x)	(((x)&TXL_PAGE_0_VSYNCPIN_MASK)>>6)
	#define TXL_PAGE_0_VSYNCPIN_WR(x)	(((x)<<6)&TXL_PAGE_0_VSYNCPIN_MASK)
	#define TXL_PAGE_0_REG_VEN_MASK	0x20
	#define TXL_PAGE_0_REG_VEN_RD(x)	(((x)&TXL_PAGE_0_REG_VEN_MASK)>>5)
	#define TXL_PAGE_0_REG_VEN_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_VEN_MASK)
	#define TXL_PAGE_0_REG_HEN_MASK	0x10
	#define TXL_PAGE_0_REG_HEN_RD(x)	(((x)&TXL_PAGE_0_REG_HEN_MASK)>>4)
	#define TXL_PAGE_0_REG_HEN_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_HEN_MASK)
	#define TXL_PAGE_0_REG_DUMMY_MASK	0x08
	#define TXL_PAGE_0_REG_DUMMY_RD(x)	(((x)&TXL_PAGE_0_REG_DUMMY_MASK)>>3)
	#define TXL_PAGE_0_REG_DUMMY_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_DUMMY_MASK)
	#define TXL_PAGE_0_REG_BSEL_MASK	0x04
	#define TXL_PAGE_0_REG_BSEL_RD(x)	(((x)&TXL_PAGE_0_REG_BSEL_MASK)>>2)
	#define TXL_PAGE_0_REG_BSEL_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_BSEL_MASK)
	#define TXL_PAGE_0_REG_EDGE_MASK	0x02
	#define TXL_PAGE_0_REG_EDGE_RD(x)	(((x)&TXL_PAGE_0_REG_EDGE_MASK)>>1)
	#define TXL_PAGE_0_REG_EDGE_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_EDGE_MASK)
	#define TXL_PAGE_0_REG_PD_N_MASK	0x01
	#define TXL_PAGE_0_REG_PD_N_RD(x)	((x)&TXL_PAGE_0_REG_PD_N_MASK)
	#define TXL_PAGE_0_REG_PD_N_WR(x)	((x)&TXL_PAGE_0_REG_PD_N_MASK)
#define TXL_PAGE_0_SYS_STAT_ADDR 0x09		/* System Status Register */
#define CRA_TXL_PAGE_0_SYS_STAT_ADDR 0x00000009		/* System Status Register */
	uint8_t TXL_Page_0_SYS_STAT;
	#define TXL_PAGE_0_REG_VLOW_MASK	0x80
	#define TXL_PAGE_0_REG_VLOW_RD(x)	(((x)&TXL_PAGE_0_REG_VLOW_MASK)>>7)
	#define TXL_PAGE_0_REG_VLOW_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_VLOW_MASK)
	#define TXL_PAGE_0_RSEN_MASK	0x04
	#define TXL_PAGE_0_RSEN_RD(x)	(((x)&TXL_PAGE_0_RSEN_MASK)>>2)
	#define TXL_PAGE_0_RSEN_WR(x)	(((x)<<2)&TXL_PAGE_0_RSEN_MASK)
	#define TXL_PAGE_0_HPDPIN_MASK	0x02
	#define TXL_PAGE_0_HPDPIN_RD(x)	(((x)&TXL_PAGE_0_HPDPIN_MASK)>>1)
	#define TXL_PAGE_0_HPDPIN_WR(x)	(((x)<<1)&TXL_PAGE_0_HPDPIN_MASK)
	#define TXL_PAGE_0_P_STABLE_MASK	0x01
	#define TXL_PAGE_0_P_STABLE_RD(x)	((x)&TXL_PAGE_0_P_STABLE_MASK)
	#define TXL_PAGE_0_P_STABLE_WR(x)	((x)&TXL_PAGE_0_P_STABLE_MASK)
#define TXL_PAGE_0_SYS_CTRL3_ADDR 0x0A		/* System Control #3 Register */
#define CRA_TXL_PAGE_0_SYS_CTRL3_ADDR 0x0000000A		/* System Control #3 Register */
	uint8_t TXL_Page_0_SYS_CTRL3;
	#define TXL_PAGE_0_REG_DK_MASK	0xE0
	#define TXL_PAGE_0_REG_DK_RD(x)	(((x)&TXL_PAGE_0_REG_DK_MASK)>>5)
	#define TXL_PAGE_0_REG_DK_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_DK_MASK)
	#define TXL_PAGE_0_REG_DKEN_MASK	0x10
	#define TXL_PAGE_0_REG_DKEN_RD(x)	(((x)&TXL_PAGE_0_REG_DKEN_MASK)>>4)
	#define TXL_PAGE_0_REG_DKEN_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_DKEN_MASK)
	#define TXL_PAGE_0_REG_DUMMY3_MASK	0x08
	#define TXL_PAGE_0_REG_DUMMY3_RD(x)	(((x)&TXL_PAGE_0_REG_DUMMY3_MASK)>>3)
	#define TXL_PAGE_0_REG_DUMMY3_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_DUMMY3_MASK)
	#define TXL_PAGE_0_REG_CTL_MASK	0x06
	#define TXL_PAGE_0_REG_CTL_RD(x)	(((x)&TXL_PAGE_0_REG_CTL_MASK)>>1)
	#define TXL_PAGE_0_REG_CTL_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_CTL_MASK)
	#define TXL_PAGE_0_REG_DUMMY2_MASK	0x01
	#define TXL_PAGE_0_REG_DUMMY2_RD(x)	((x)&TXL_PAGE_0_REG_DUMMY2_MASK)
	#define TXL_PAGE_0_REG_DUMMY2_WR(x)	((x)&TXL_PAGE_0_REG_DUMMY2_MASK)
#define TXL_PAGE_0_POWER_ADDR 0x0B		/* CFG Register */
#define CRA_TXL_PAGE_0_POWER_ADDR 0x0000000B		/* CFG Register */
	uint8_t TXL_Page_0_POWER;
	#define TXL_PAGE_0_REG_POWER_EN_MASK	0x01
	#define TXL_PAGE_0_REG_POWER_EN_RD(x)	((x)&TXL_PAGE_0_REG_POWER_EN_MASK)
	#define TXL_PAGE_0_REG_POWER_EN_WR(x)	((x)&TXL_PAGE_0_REG_POWER_EN_MASK)
#define TXL_PAGE_0_SYS_CTRL4_ADDR 0x0C		/* System Control #4 Register */
#define CRA_TXL_PAGE_0_SYS_CTRL4_ADDR 0x0000000C		/* System Control #4 Register */
	uint8_t TXL_Page_0_SYS_CTRL4;
	#define TXL_PAGE_0_REG_SCNT_MASK	0x80
	#define TXL_PAGE_0_REG_SCNT_RD(x)	(((x)&TXL_PAGE_0_REG_SCNT_MASK)>>7)
	#define TXL_PAGE_0_REG_SCNT_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_SCNT_MASK)
	#define TXL_PAGE_0_REG_DUAL_MASK	0x40
	#define TXL_PAGE_0_REG_DUAL_RD(x)	(((x)&TXL_PAGE_0_REG_DUAL_MASK)>>6)
	#define TXL_PAGE_0_REG_DUAL_WR(x)	(((x)<<6)&TXL_PAGE_0_REG_DUAL_MASK)
	#define TXL_PAGE_0_REG_MAST_MASK	0x20
	#define TXL_PAGE_0_REG_MAST_RD(x)	(((x)&TXL_PAGE_0_REG_MAST_MASK)>>5)
	#define TXL_PAGE_0_REG_MAST_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_MAST_MASK)
#define TXL_PAGE_0_DCTL_ADDR 0x0D		/* Dual link Control Register */
#define CRA_TXL_PAGE_0_DCTL_ADDR 0x0000000D		/* Dual link Control Register */
	uint8_t TXL_Page_0_DCTL;
	#define TXL_PAGE_0_REG_DCTL_MASK	0xE0
	#define TXL_PAGE_0_REG_DCTL_RD(x)	(((x)&TXL_PAGE_0_REG_DCTL_MASK)>>5)
	#define TXL_PAGE_0_REG_DCTL_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_DCTL_MASK)
	#define TXL_PAGE_0_REG_VID_BLANK_MASK	0x04
	#define TXL_PAGE_0_REG_VID_BLANK_RD(x)	(((x)&TXL_PAGE_0_REG_VID_BLANK_MASK)>>2)
	#define TXL_PAGE_0_REG_VID_BLANK_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_VID_BLANK_MASK)
	#define TXL_PAGE_0_REG_AUD_MUTE_MASK	0x02
	#define TXL_PAGE_0_REG_AUD_MUTE_RD(x)	(((x)&TXL_PAGE_0_REG_AUD_MUTE_MASK)>>1)
	#define TXL_PAGE_0_REG_AUD_MUTE_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_AUD_MUTE_MASK)
#define TXL_PAGE_0_TPEN_ADDR 0x0E		/* Test Patern Generation Register */
#define CRA_TXL_PAGE_0_TPEN_ADDR 0x0000000E		/* Test Patern Generation Register */
	uint8_t TXL_Page_0_TPEN;
	#define TXL_PAGE_0_REG_TPEN_MASK	0xFF
	#define TXL_PAGE_0_REG_TPEN_RD(x)	((x)&TXL_PAGE_0_REG_TPEN_MASK)
	#define TXL_PAGE_0_REG_TPEN_WR(x)	((x)&TXL_PAGE_0_REG_TPEN_MASK)
#define TXL_PAGE_0_HDCP_CTRL_ADDR 0x0F		/* HDCP Control Register */
#define CRA_TXL_PAGE_0_HDCP_CTRL_ADDR 0x0000000F		/* HDCP Control Register */
	uint8_t TXL_Page_0_HDCP_CTRL;
	#define TXL_PAGE_0_REG_RE_AUTH_MASK	0x80
	#define TXL_PAGE_0_REG_RE_AUTH_RD(x)	(((x)&TXL_PAGE_0_REG_RE_AUTH_MASK)>>7)
	#define TXL_PAGE_0_REG_RE_AUTH_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_RE_AUTH_MASK)
	#define TXL_PAGE_0_HDCP_ENC_ON_MASK	0x40
	#define TXL_PAGE_0_HDCP_ENC_ON_RD(x)	(((x)&TXL_PAGE_0_HDCP_ENC_ON_MASK)>>6)
	#define TXL_PAGE_0_HDCP_ENC_ON_WR(x)	(((x)<<6)&TXL_PAGE_0_HDCP_ENC_ON_MASK)
	#define TXL_PAGE_0_HDCP_BKSV_ERR_MASK	0x20
	#define TXL_PAGE_0_HDCP_BKSV_ERR_RD(x)	(((x)&TXL_PAGE_0_HDCP_BKSV_ERR_MASK)>>5)
	#define TXL_PAGE_0_HDCP_BKSV_ERR_WR(x)	(((x)<<5)&TXL_PAGE_0_HDCP_BKSV_ERR_MASK)
	#define TXL_PAGE_0_REG_RX_RPTR_MASK	0x10
	#define TXL_PAGE_0_REG_RX_RPTR_RD(x)	(((x)&TXL_PAGE_0_REG_RX_RPTR_MASK)>>4)
	#define TXL_PAGE_0_REG_RX_RPTR_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_RX_RPTR_MASK)
	#define TXL_PAGE_0_REG_AN_STOP_MASK	0x08
	#define TXL_PAGE_0_REG_AN_STOP_RD(x)	(((x)&TXL_PAGE_0_REG_AN_STOP_MASK)>>3)
	#define TXL_PAGE_0_REG_AN_STOP_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_AN_STOP_MASK)
	#define TXL_PAGE_0_REG_CP_RESETN_MASK	0x04
	#define TXL_PAGE_0_REG_CP_RESETN_RD(x)	(((x)&TXL_PAGE_0_REG_CP_RESETN_MASK)>>2)
	#define TXL_PAGE_0_REG_CP_RESETN_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_CP_RESETN_MASK)
	#define TXL_PAGE_0_HDCP_RI_RDY_MASK	0x02
	#define TXL_PAGE_0_HDCP_RI_RDY_RD(x)	(((x)&TXL_PAGE_0_HDCP_RI_RDY_MASK)>>1)
	#define TXL_PAGE_0_HDCP_RI_RDY_WR(x)	(((x)<<1)&TXL_PAGE_0_HDCP_RI_RDY_MASK)
	#define TXL_PAGE_0_REG_ENC_EN_MASK	0x01
	#define TXL_PAGE_0_REG_ENC_EN_RD(x)	((x)&TXL_PAGE_0_REG_ENC_EN_MASK)
	#define TXL_PAGE_0_REG_ENC_EN_WR(x)	((x)&TXL_PAGE_0_REG_ENC_EN_MASK)
#define TXL_PAGE_0_WR_BKSV_1_ADDR 0x10		/* Write BKSV1 Register */
#define CRA_TXL_PAGE_0_WR_BKSV_1_ADDR 0x00000010		/* Write BKSV1 Register */
	uint8_t TXL_Page_0_WR_BKSV_1;
	#define TXL_PAGE_0_REG_BKSV0_MASK	0xFF
	#define TXL_PAGE_0_REG_BKSV0_RD(x)	((x)&TXL_PAGE_0_REG_BKSV0_MASK)
	#define TXL_PAGE_0_REG_BKSV0_WR(x)	((x)&TXL_PAGE_0_REG_BKSV0_MASK)
#define TXL_PAGE_0_WR_BKSV_2_ADDR 0x11		/* Write BKSV2 Register */
#define CRA_TXL_PAGE_0_WR_BKSV_2_ADDR 0x00000011		/* Write BKSV2 Register */
	uint8_t TXL_Page_0_WR_BKSV_2;
	#define TXL_PAGE_0_REG_BKSV1_MASK	0xFF
	#define TXL_PAGE_0_REG_BKSV1_RD(x)	((x)&TXL_PAGE_0_REG_BKSV1_MASK)
	#define TXL_PAGE_0_REG_BKSV1_WR(x)	((x)&TXL_PAGE_0_REG_BKSV1_MASK)
#define TXL_PAGE_0_WR_BKSV_3_ADDR 0x12		/* Write BKSV3 Register */
#define CRA_TXL_PAGE_0_WR_BKSV_3_ADDR 0x00000012		/* Write BKSV3 Register */
	uint8_t TXL_Page_0_WR_BKSV_3;
	#define TXL_PAGE_0_REG_BKSV2_MASK	0xFF
	#define TXL_PAGE_0_REG_BKSV2_RD(x)	((x)&TXL_PAGE_0_REG_BKSV2_MASK)
	#define TXL_PAGE_0_REG_BKSV2_WR(x)	((x)&TXL_PAGE_0_REG_BKSV2_MASK)
#define TXL_PAGE_0_WR_BKSV_4_ADDR 0x13		/* Write BKSV4 Register */
#define CRA_TXL_PAGE_0_WR_BKSV_4_ADDR 0x00000013		/* Write BKSV4 Register */
	uint8_t TXL_Page_0_WR_BKSV_4;
	#define TXL_PAGE_0_REG_BKSV3_MASK	0xFF
	#define TXL_PAGE_0_REG_BKSV3_RD(x)	((x)&TXL_PAGE_0_REG_BKSV3_MASK)
	#define TXL_PAGE_0_REG_BKSV3_WR(x)	((x)&TXL_PAGE_0_REG_BKSV3_MASK)
#define TXL_PAGE_0_WR_BKSV_5_ADDR 0x14		/* Write BKSV5 Register */
#define CRA_TXL_PAGE_0_WR_BKSV_5_ADDR 0x00000014		/* Write BKSV5 Register */
	uint8_t TXL_Page_0_WR_BKSV_5;
	#define TXL_PAGE_0_REG_BKSV4_MASK	0xFF
	#define TXL_PAGE_0_REG_BKSV4_RD(x)	((x)&TXL_PAGE_0_REG_BKSV4_MASK)
	#define TXL_PAGE_0_REG_BKSV4_WR(x)	((x)&TXL_PAGE_0_REG_BKSV4_MASK)
#define TXL_PAGE_0_AN1_ADDR 0x15		/* HDCP AN_1 Register */
#define CRA_TXL_PAGE_0_AN1_ADDR 0x00000015		/* HDCP AN_1 Register */
	uint8_t TXL_Page_0_AN1;
	#define TXL_PAGE_0_HDCP_AN0_MASK	0xFF
	#define TXL_PAGE_0_HDCP_AN0_RD(x)	((x)&TXL_PAGE_0_HDCP_AN0_MASK)
	#define TXL_PAGE_0_HDCP_AN0_WR(x)	((x)&TXL_PAGE_0_HDCP_AN0_MASK)
#define TXL_PAGE_0_AN2_ADDR 0x16		/* HDCP AN_2 Register */
#define CRA_TXL_PAGE_0_AN2_ADDR 0x00000016		/* HDCP AN_2 Register */
	uint8_t TXL_Page_0_AN2;
	#define TXL_PAGE_0_HDCP_AN1_MASK	0xFF
	#define TXL_PAGE_0_HDCP_AN1_RD(x)	((x)&TXL_PAGE_0_HDCP_AN1_MASK)
	#define TXL_PAGE_0_HDCP_AN1_WR(x)	((x)&TXL_PAGE_0_HDCP_AN1_MASK)
#define TXL_PAGE_0_AN3_ADDR 0x17		/* HDCP AN_3 Register */
#define CRA_TXL_PAGE_0_AN3_ADDR 0x00000017		/* HDCP AN_3 Register */
	uint8_t TXL_Page_0_AN3;
	#define TXL_PAGE_0_HDCP_AN2_MASK	0xFF
	#define TXL_PAGE_0_HDCP_AN2_RD(x)	((x)&TXL_PAGE_0_HDCP_AN2_MASK)
	#define TXL_PAGE_0_HDCP_AN2_WR(x)	((x)&TXL_PAGE_0_HDCP_AN2_MASK)
#define TXL_PAGE_0_AN4_ADDR 0x18		/* HDCP AN_4 Register */
#define CRA_TXL_PAGE_0_AN4_ADDR 0x00000018		/* HDCP AN_4 Register */
	uint8_t TXL_Page_0_AN4;
	#define TXL_PAGE_0_HDCP_AN3_MASK	0xFF
	#define TXL_PAGE_0_HDCP_AN3_RD(x)	((x)&TXL_PAGE_0_HDCP_AN3_MASK)
	#define TXL_PAGE_0_HDCP_AN3_WR(x)	((x)&TXL_PAGE_0_HDCP_AN3_MASK)
#define TXL_PAGE_0_AN5_ADDR 0x19		/* HDCP AN_5 Register */
#define CRA_TXL_PAGE_0_AN5_ADDR 0x00000019		/* HDCP AN_5 Register */
	uint8_t TXL_Page_0_AN5;
	#define TXL_PAGE_0_HDCP_AN4_MASK	0xFF
	#define TXL_PAGE_0_HDCP_AN4_RD(x)	((x)&TXL_PAGE_0_HDCP_AN4_MASK)
	#define TXL_PAGE_0_HDCP_AN4_WR(x)	((x)&TXL_PAGE_0_HDCP_AN4_MASK)
#define TXL_PAGE_0_AN6_ADDR 0x1A		/* HDCP AN_6 Register */
#define CRA_TXL_PAGE_0_AN6_ADDR 0x0000001A		/* HDCP AN_6 Register */
	uint8_t TXL_Page_0_AN6;
	#define TXL_PAGE_0_HDCP_AN5_MASK	0xFF
	#define TXL_PAGE_0_HDCP_AN5_RD(x)	((x)&TXL_PAGE_0_HDCP_AN5_MASK)
	#define TXL_PAGE_0_HDCP_AN5_WR(x)	((x)&TXL_PAGE_0_HDCP_AN5_MASK)
#define TXL_PAGE_0_AN7_ADDR 0x1B		/* HDCP AN_7 Register */
#define CRA_TXL_PAGE_0_AN7_ADDR 0x0000001B		/* HDCP AN_7 Register */
	uint8_t TXL_Page_0_AN7;
	#define TXL_PAGE_0_HDCP_AN6_MASK	0xFF
	#define TXL_PAGE_0_HDCP_AN6_RD(x)	((x)&TXL_PAGE_0_HDCP_AN6_MASK)
	#define TXL_PAGE_0_HDCP_AN6_WR(x)	((x)&TXL_PAGE_0_HDCP_AN6_MASK)
#define TXL_PAGE_0_AN8_ADDR 0x1C		/* HDCP AN_8 Register */
#define CRA_TXL_PAGE_0_AN8_ADDR 0x0000001C		/* HDCP AN_8 Register */
	uint8_t TXL_Page_0_AN8;
	#define TXL_PAGE_0_HDCP_AN7_MASK	0xFF
	#define TXL_PAGE_0_HDCP_AN7_RD(x)	((x)&TXL_PAGE_0_HDCP_AN7_MASK)
	#define TXL_PAGE_0_HDCP_AN7_WR(x)	((x)&TXL_PAGE_0_HDCP_AN7_MASK)
#define TXL_PAGE_0_AKSV_1_ADDR 0x1D		/* AKSV_1 Register */
#define CRA_TXL_PAGE_0_AKSV_1_ADDR 0x0000001D		/* AKSV_1 Register */
	uint8_t TXL_Page_0_AKSV_1;
	#define TXL_PAGE_0_REG_AKSV0_MASK	0xFF
	#define TXL_PAGE_0_REG_AKSV0_RD(x)	((x)&TXL_PAGE_0_REG_AKSV0_MASK)
	#define TXL_PAGE_0_REG_AKSV0_WR(x)	((x)&TXL_PAGE_0_REG_AKSV0_MASK)
#define TXL_PAGE_0_AKSV_2_ADDR 0x1E		/* AKSV_2 Register */
#define CRA_TXL_PAGE_0_AKSV_2_ADDR 0x0000001E		/* AKSV_2 Register */
	uint8_t TXL_Page_0_AKSV_2;
	#define TXL_PAGE_0_REG_AKSV1_MASK	0xFF
	#define TXL_PAGE_0_REG_AKSV1_RD(x)	((x)&TXL_PAGE_0_REG_AKSV1_MASK)
	#define TXL_PAGE_0_REG_AKSV1_WR(x)	((x)&TXL_PAGE_0_REG_AKSV1_MASK)
#define TXL_PAGE_0_AKSV_3_ADDR 0x1F		/* AKSV_3 Register */
#define CRA_TXL_PAGE_0_AKSV_3_ADDR 0x0000001F		/* AKSV_3 Register */
	uint8_t TXL_Page_0_AKSV_3;
	#define TXL_PAGE_0_REG_AKSV2_MASK	0xFF
	#define TXL_PAGE_0_REG_AKSV2_RD(x)	((x)&TXL_PAGE_0_REG_AKSV2_MASK)
	#define TXL_PAGE_0_REG_AKSV2_WR(x)	((x)&TXL_PAGE_0_REG_AKSV2_MASK)
#define TXL_PAGE_0_AKSV_4_ADDR 0x20		/* AKSV_4 Register */
#define CRA_TXL_PAGE_0_AKSV_4_ADDR 0x00000020		/* AKSV_4 Register */
	uint8_t TXL_Page_0_AKSV_4;
	#define TXL_PAGE_0_REG_AKSV3_MASK	0xFF
	#define TXL_PAGE_0_REG_AKSV3_RD(x)	((x)&TXL_PAGE_0_REG_AKSV3_MASK)
	#define TXL_PAGE_0_REG_AKSV3_WR(x)	((x)&TXL_PAGE_0_REG_AKSV3_MASK)
#define TXL_PAGE_0_AKSV_5_ADDR 0x21		/* AKSV_5 Register */
#define CRA_TXL_PAGE_0_AKSV_5_ADDR 0x00000021		/* AKSV_5 Register */
	uint8_t TXL_Page_0_AKSV_5;
	#define TXL_PAGE_0_REG_AKSV4_MASK	0xFF
	#define TXL_PAGE_0_REG_AKSV4_RD(x)	((x)&TXL_PAGE_0_REG_AKSV4_MASK)
	#define TXL_PAGE_0_REG_AKSV4_WR(x)	((x)&TXL_PAGE_0_REG_AKSV4_MASK)
#define TXL_PAGE_0_RI_1_ADDR 0x22		/* Ri_1 Register */
#define CRA_TXL_PAGE_0_RI_1_ADDR 0x00000022		/* Ri_1 Register */
	uint8_t TXL_Page_0_Ri_1;
	#define TXL_PAGE_0_REG_RI1_MASK	0xFF
	#define TXL_PAGE_0_REG_RI1_RD(x)	((x)&TXL_PAGE_0_REG_RI1_MASK)
	#define TXL_PAGE_0_REG_RI1_WR(x)	((x)&TXL_PAGE_0_REG_RI1_MASK)
#define TXL_PAGE_0_RI_2_ADDR 0x23		/* Ri_2 Register */
#define CRA_TXL_PAGE_0_RI_2_ADDR 0x00000023		/* Ri_2 Register */
	uint8_t TXL_Page_0_Ri_2;
	#define TXL_PAGE_0_REG_RI2_MASK	0xFF
	#define TXL_PAGE_0_REG_RI2_RD(x)	((x)&TXL_PAGE_0_REG_RI2_MASK)
	#define TXL_PAGE_0_REG_RI2_WR(x)	((x)&TXL_PAGE_0_REG_RI2_MASK)
#define TXL_PAGE_0_RI_128_COMP_ADDR 0x24		/* HDCP Ri 128 Compare Value Register */
#define CRA_TXL_PAGE_0_RI_128_COMP_ADDR 0x00000024		/* HDCP Ri 128 Compare Value Register */
	uint8_t TXL_Page_0_Ri_128_COMP;
	#define TXL_PAGE_0_REG_RI_128_COMP_MASK	0x7F
	#define TXL_PAGE_0_REG_RI_128_COMP_RD(x)	((x)&TXL_PAGE_0_REG_RI_128_COMP_MASK)
	#define TXL_PAGE_0_REG_RI_128_COMP_WR(x)	((x)&TXL_PAGE_0_REG_RI_128_COMP_MASK)
#define TXL_PAGE_0_HDCP_I_CNT_ADDR 0x25		/* HDCP I counter Register */
#define CRA_TXL_PAGE_0_HDCP_I_CNT_ADDR 0x00000025		/* HDCP I counter Register */
	uint8_t TXL_Page_0_HDCP_I_CNT;
	#define TXL_PAGE_0_HDCP_I_CNT_1_MASK	0xFF
	#define TXL_PAGE_0_HDCP_I_CNT_1_RD(x)	((x)&TXL_PAGE_0_HDCP_I_CNT_1_MASK)
	#define TXL_PAGE_0_HDCP_I_CNT_1_WR(x)	((x)&TXL_PAGE_0_HDCP_I_CNT_1_MASK)
#define TXL_PAGE_0_RI_STAT_ADDR 0x26		/* Ri Status Register */
#define CRA_TXL_PAGE_0_RI_STAT_ADDR 0x00000026		/* Ri Status Register */
	uint8_t TXL_Page_0_Ri_STAT;
	#define TXL_PAGE_0_RI_ON_MASK	0x01
	#define TXL_PAGE_0_RI_ON_RD(x)	((x)&TXL_PAGE_0_RI_ON_MASK)
	#define TXL_PAGE_0_RI_ON_WR(x)	((x)&TXL_PAGE_0_RI_ON_MASK)
#define TXL_PAGE_0_RI_CMD_ADDR 0x27		/* Ri Command Register */
#define CRA_TXL_PAGE_0_RI_CMD_ADDR 0x00000027		/* Ri Command Register */
	uint8_t TXL_Page_0_Ri_CMD;
	#define TXL_PAGE_0_REG_1STST_EN_MASK	0x04
	#define TXL_PAGE_0_REG_1STST_EN_RD(x)	(((x)&TXL_PAGE_0_REG_1STST_EN_MASK)>>2)
	#define TXL_PAGE_0_REG_1STST_EN_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_1STST_EN_MASK)
	#define TXL_PAGE_0_REG_BCAP_EN_MASK	0x02
	#define TXL_PAGE_0_REG_BCAP_EN_RD(x)	(((x)&TXL_PAGE_0_REG_BCAP_EN_MASK)>>1)
	#define TXL_PAGE_0_REG_BCAP_EN_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_BCAP_EN_MASK)
	#define TXL_PAGE_0_REG_RI_EN_MASK	0x01
	#define TXL_PAGE_0_REG_RI_EN_RD(x)	((x)&TXL_PAGE_0_REG_RI_EN_MASK)
	#define TXL_PAGE_0_REG_RI_EN_WR(x)	((x)&TXL_PAGE_0_REG_RI_EN_MASK)
#define TXL_PAGE_0_RI_START_ADDR 0x28		/* Ri Line Start Register */
#define CRA_TXL_PAGE_0_RI_START_ADDR 0x00000028		/* Ri Line Start Register */
	uint8_t TXL_Page_0_Ri_START;
	#define TXL_PAGE_0_REG_RI_LN_NUM_MASK	0xFF
	#define TXL_PAGE_0_REG_RI_LN_NUM_RD(x)	((x)&TXL_PAGE_0_REG_RI_LN_NUM_MASK)
	#define TXL_PAGE_0_REG_RI_LN_NUM_WR(x)	((x)&TXL_PAGE_0_REG_RI_LN_NUM_MASK)
#define TXL_PAGE_0_RI_RX_1_ADDR 0x29		/* Ri from Rx #1 Register */
#define CRA_TXL_PAGE_0_RI_RX_1_ADDR 0x00000029		/* Ri from Rx #1 Register */
	uint8_t TXL_Page_0_Ri_Rx_1;
	#define TXL_PAGE_0_RI_RX1_MASK	0xFF
	#define TXL_PAGE_0_RI_RX1_RD(x)	((x)&TXL_PAGE_0_RI_RX1_MASK)
	#define TXL_PAGE_0_RI_RX1_WR(x)	((x)&TXL_PAGE_0_RI_RX1_MASK)
#define TXL_PAGE_0_RI_RX_2_ADDR 0x2A		/* Ri from Rx #2 Register */
#define CRA_TXL_PAGE_0_RI_RX_2_ADDR 0x0000002A		/* Ri from Rx #2 Register */
	uint8_t TXL_Page_0_Ri_Rx_2;
	#define TXL_PAGE_0_RI_RX2_MASK	0xFF
	#define TXL_PAGE_0_RI_RX2_RD(x)	((x)&TXL_PAGE_0_RI_RX2_MASK)
	#define TXL_PAGE_0_RI_RX2_WR(x)	((x)&TXL_PAGE_0_RI_RX2_MASK)
#define TXL_PAGE_0_TXHDCP_DEBUG_ADDR 0x2B		/* HDCP Debug Register */
#define CRA_TXL_PAGE_0_TXHDCP_DEBUG_ADDR 0x0000002B		/* HDCP Debug Register */
	uint8_t TXL_Page_0_txHDCP_DEBUG;
	#define TXL_PAGE_0_REG_RI_TRUSH_MASK	0x80
	#define TXL_PAGE_0_REG_RI_TRUSH_RD(x)	(((x)&TXL_PAGE_0_REG_RI_TRUSH_MASK)>>7)
	#define TXL_PAGE_0_REG_RI_TRUSH_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_RI_TRUSH_MASK)
	#define TXL_PAGE_0_REG_RI_HOLD_MASK	0x40
	#define TXL_PAGE_0_REG_RI_HOLD_RD(x)	(((x)&TXL_PAGE_0_REG_RI_HOLD_MASK)>>6)
	#define TXL_PAGE_0_REG_RI_HOLD_WR(x)	(((x)<<6)&TXL_PAGE_0_REG_RI_HOLD_MASK)
#define TXL_PAGE_0_UNDEFINED_ADDR_2C 0x2C		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_2C;
#define TXL_PAGE_0_UNDEFINED_ADDR_2D 0x2D		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_2D;
#define TXL_PAGE_0_UNDEFINED_ADDR_2E 0x2E		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_2E;
#define TXL_PAGE_0_UNDEFINED_ADDR_2F 0x2F		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_2F;
#define TXL_PAGE_0_UNDEFINED_ADDR_30 0x30		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_30;
#define TXL_PAGE_0_RSVD_ADDR_31 0x31		/* reserved */
#define CRA_TXL_PAGE_0_RSVD_ADDR_31 0x00000031		/* reserved */
	uint8_t TXL_Page_0_rsvd_31;
#define TXL_PAGE_0_DE_DLY_ADDR 0x32		/* Video DE Delay Register */
#define CRA_TXL_PAGE_0_DE_DLY_ADDR 0x00000032		/* Video DE Delay Register */
	uint8_t TXL_Page_0_DE_DLY;
	#define TXL_PAGE_0_REG_DEPIXELDLY_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_DEPIXELDLY_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_DEPIXELDLY_B7_0_MASK)
	#define TXL_PAGE_0_REG_DEPIXELDLY_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_DEPIXELDLY_B7_0_MASK)
#define TXL_PAGE_0_DE_CTRL_ADDR 0x33		/* Video DE CTRL Register */
#define CRA_TXL_PAGE_0_DE_CTRL_ADDR 0x00000033		/* Video DE CTRL Register */
	uint8_t TXL_Page_0_DE_CTRL;
	#define TXL_PAGE_0_REG_ENVIDDEGEN_MASK	0x40
	#define TXL_PAGE_0_REG_ENVIDDEGEN_RD(x)	(((x)&TXL_PAGE_0_REG_ENVIDDEGEN_MASK)>>6)
	#define TXL_PAGE_0_REG_ENVIDDEGEN_WR(x)	(((x)<<6)&TXL_PAGE_0_REG_ENVIDDEGEN_MASK)
	#define TXL_PAGE_0_REG_VSYNCPOL_MASK	0x20
	#define TXL_PAGE_0_REG_VSYNCPOL_RD(x)	(((x)&TXL_PAGE_0_REG_VSYNCPOL_MASK)>>5)
	#define TXL_PAGE_0_REG_VSYNCPOL_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_VSYNCPOL_MASK)
	#define TXL_PAGE_0_REG_HSYNCPOL_MASK	0x10
	#define TXL_PAGE_0_REG_HSYNCPOL_RD(x)	(((x)&TXL_PAGE_0_REG_HSYNCPOL_MASK)>>4)
	#define TXL_PAGE_0_REG_HSYNCPOL_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_HSYNCPOL_MASK)
	#define TXL_PAGE_0_REG_DEPIXELDLY_B11_8_MASK	0x0F
	#define TXL_PAGE_0_REG_DEPIXELDLY_B11_8_RD(x)	((x)&TXL_PAGE_0_REG_DEPIXELDLY_B11_8_MASK)
	#define TXL_PAGE_0_REG_DEPIXELDLY_B11_8_WR(x)	((x)&TXL_PAGE_0_REG_DEPIXELDLY_B11_8_MASK)
#define TXL_PAGE_0_DE_TOP_ADDR 0x34		/* Video DE Top Register */
#define CRA_TXL_PAGE_0_DE_TOP_ADDR 0x00000034		/* Video DE Top Register */
	uint8_t TXL_Page_0_DE_TOP;
	#define TXL_PAGE_0_REG_DELINEDLY_MASK	0x7F
	#define TXL_PAGE_0_REG_DELINEDLY_RD(x)	((x)&TXL_PAGE_0_REG_DELINEDLY_MASK)
	#define TXL_PAGE_0_REG_DELINEDLY_WR(x)	((x)&TXL_PAGE_0_REG_DELINEDLY_MASK)
#define TXL_PAGE_0_RSVD_ADDR_35 0x35		/* reserved */
#define CRA_TXL_PAGE_0_RSVD_ADDR_35 0x00000035		/* reserved */
	uint8_t TXL_Page_0_rsvd_35;
#define TXL_PAGE_0_DE_CNTL_ADDR 0x36		/* Video DE Count Low Register */
#define CRA_TXL_PAGE_0_DE_CNTL_ADDR 0x00000036		/* Video DE Count Low Register */
	uint8_t TXL_Page_0_DE_CNTL;
	#define TXL_PAGE_0_REG_DEPIXEL_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_DEPIXEL_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_DEPIXEL_B7_0_MASK)
	#define TXL_PAGE_0_REG_DEPIXEL_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_DEPIXEL_B7_0_MASK)
#define TXL_PAGE_0_DE_CNTH_ADDR 0x37		/* Video DE Count High Register */
#define CRA_TXL_PAGE_0_DE_CNTH_ADDR 0x00000037		/* Video DE Count High Register */
	uint8_t TXL_Page_0_DE_CNTH;
	#define TXL_PAGE_0_REG_DEPIXEL_B12_8_MASK	0x1F
	#define TXL_PAGE_0_REG_DEPIXEL_B12_8_RD(x)	((x)&TXL_PAGE_0_REG_DEPIXEL_B12_8_MASK)
	#define TXL_PAGE_0_REG_DEPIXEL_B12_8_WR(x)	((x)&TXL_PAGE_0_REG_DEPIXEL_B12_8_MASK)
#define TXL_PAGE_0_DE_LINL_ADDR 0x38		/* Video DE Line Low Register */
#define CRA_TXL_PAGE_0_DE_LINL_ADDR 0x00000038		/* Video DE Line Low Register */
	uint8_t TXL_Page_0_DE_LINL;
	#define TXL_PAGE_0_REG_DELINES_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_DELINES_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_DELINES_B7_0_MASK)
	#define TXL_PAGE_0_REG_DELINES_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_DELINES_B7_0_MASK)
#define TXL_PAGE_0_DE_LINH_ADDR 0x39		/* Video DE Line High Register */
#define CRA_TXL_PAGE_0_DE_LINH_ADDR 0x00000039		/* Video DE Line High Register */
	uint8_t TXL_Page_0_DE_LINH;
	#define TXL_PAGE_0_REG_DELINES_B11_8_MASK	0x0F
	#define TXL_PAGE_0_REG_DELINES_B11_8_RD(x)	((x)&TXL_PAGE_0_REG_DELINES_B11_8_MASK)
	#define TXL_PAGE_0_REG_DELINES_B11_8_WR(x)	((x)&TXL_PAGE_0_REG_DELINES_B11_8_MASK)
#define TXL_PAGE_0_H_RESL_ADDR 0x3A		/* Video H Resolution #1 Register */
#define CRA_TXL_PAGE_0_H_RESL_ADDR 0x0000003A		/* Video H Resolution #1 Register */
	uint8_t TXL_Page_0_H_RESL;
	#define TXL_PAGE_0_HRESOUT_B7_0_MASK	0xFF
	#define TXL_PAGE_0_HRESOUT_B7_0_RD(x)	((x)&TXL_PAGE_0_HRESOUT_B7_0_MASK)
	#define TXL_PAGE_0_HRESOUT_B7_0_WR(x)	((x)&TXL_PAGE_0_HRESOUT_B7_0_MASK)
#define TXL_PAGE_0_H_RESH_ADDR 0x3B		/* Video H Resolution #2 Register */
#define CRA_TXL_PAGE_0_H_RESH_ADDR 0x0000003B		/* Video H Resolution #2 Register */
	uint8_t TXL_Page_0_H_RESH;
	#define TXL_PAGE_0_HRESOUT_B13_8_MASK	0x3F
	#define TXL_PAGE_0_HRESOUT_B13_8_RD(x)	((x)&TXL_PAGE_0_HRESOUT_B13_8_MASK)
	#define TXL_PAGE_0_HRESOUT_B13_8_WR(x)	((x)&TXL_PAGE_0_HRESOUT_B13_8_MASK)
#define TXL_PAGE_0_V_RESL_ADDR 0x3C		/* Video V Refresh Low Register */
#define CRA_TXL_PAGE_0_V_RESL_ADDR 0x0000003C		/* Video V Refresh Low Register */
	uint8_t TXL_Page_0_V_RESL;
	#define TXL_PAGE_0_VRESOUT_B7_0_MASK	0xFF
	#define TXL_PAGE_0_VRESOUT_B7_0_RD(x)	((x)&TXL_PAGE_0_VRESOUT_B7_0_MASK)
	#define TXL_PAGE_0_VRESOUT_B7_0_WR(x)	((x)&TXL_PAGE_0_VRESOUT_B7_0_MASK)
#define TXL_PAGE_0_V_RESH_ADDR 0x3D		/* Video V Refresh High Register */
#define CRA_TXL_PAGE_0_V_RESH_ADDR 0x0000003D		/* Video V Refresh High Register */
	uint8_t TXL_Page_0_V_RESH;
	#define TXL_PAGE_0_VRESOUT_B11_8_MASK	0x0F
	#define TXL_PAGE_0_VRESOUT_B11_8_RD(x)	((x)&TXL_PAGE_0_VRESOUT_B11_8_MASK)
	#define TXL_PAGE_0_VRESOUT_B11_8_WR(x)	((x)&TXL_PAGE_0_VRESOUT_B11_8_MASK)
#define TXL_PAGE_0_IADJUST_ADDR 0x3E		/* Video Interlace Adjustment Register */
#define CRA_TXL_PAGE_0_IADJUST_ADDR 0x0000003E		/* Video Interlace Adjustment Register */
	uint8_t TXL_Page_0_IADJUST;
	#define TXL_PAGE_0_REG_DENOVSYNCADJ_MASK	0x04
	#define TXL_PAGE_0_REG_DENOVSYNCADJ_RD(x)	(((x)&TXL_PAGE_0_REG_DENOVSYNCADJ_MASK)>>2)
	#define TXL_PAGE_0_REG_DENOVSYNCADJ_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_DENOVSYNCADJ_MASK)
	#define TXL_PAGE_0_REG_FIELD2VBLANKADJ_MASK	0x02
	#define TXL_PAGE_0_REG_FIELD2VBLANKADJ_RD(x)	(((x)&TXL_PAGE_0_REG_FIELD2VBLANKADJ_MASK)>>1)
	#define TXL_PAGE_0_REG_FIELD2VBLANKADJ_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_FIELD2VBLANKADJ_MASK)
	#define TXL_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_MASK	0x01
	#define TXL_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_RD(x)	((x)&TXL_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_MASK)
	#define TXL_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_WR(x)	((x)&TXL_PAGE_0_REG_FIELD2VBLANKOFFSETMODE_MASK)
#define TXL_PAGE_0_POL_DETECT_ADDR 0x3F		/* Video Sync Polarity Detection Register */
#define CRA_TXL_PAGE_0_POL_DETECT_ADDR 0x0000003F		/* Video Sync Polarity Detection Register */
	uint8_t TXL_Page_0_POL_DETECT;
	#define TXL_PAGE_0_INTERLACEDOUT_MASK	0x04
	#define TXL_PAGE_0_INTERLACEDOUT_RD(x)	(((x)&TXL_PAGE_0_INTERLACEDOUT_MASK)>>2)
	#define TXL_PAGE_0_INTERLACEDOUT_WR(x)	(((x)<<2)&TXL_PAGE_0_INTERLACEDOUT_MASK)
	#define TXL_PAGE_0_VSYNCPOLOUT_MASK	0x02
	#define TXL_PAGE_0_VSYNCPOLOUT_RD(x)	(((x)&TXL_PAGE_0_VSYNCPOLOUT_MASK)>>1)
	#define TXL_PAGE_0_VSYNCPOLOUT_WR(x)	(((x)<<1)&TXL_PAGE_0_VSYNCPOLOUT_MASK)
	#define TXL_PAGE_0_HSYNCPOLOUT_MASK	0x01
	#define TXL_PAGE_0_HSYNCPOLOUT_RD(x)	((x)&TXL_PAGE_0_HSYNCPOLOUT_MASK)
	#define TXL_PAGE_0_HSYNCPOLOUT_WR(x)	((x)&TXL_PAGE_0_HSYNCPOLOUT_MASK)
#define TXL_PAGE_0_HBIT_2HSYNC1_ADDR 0x40		/* Video HBit to Hsync #1 Register */
#define CRA_TXL_PAGE_0_HBIT_2HSYNC1_ADDR 0x00000040		/* Video HBit to Hsync #1 Register */
	uint8_t TXL_Page_0_HBIT_2HSYNC1;
	#define TXL_PAGE_0_REG_HBITTOHSYNC_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_HBITTOHSYNC_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_HBITTOHSYNC_B7_0_MASK)
	#define TXL_PAGE_0_REG_HBITTOHSYNC_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_HBITTOHSYNC_B7_0_MASK)
#define TXL_PAGE_0_HBIT_2HSYNC2_ADDR 0x41		/* Video HBit to Hsync #2 Register */
#define CRA_TXL_PAGE_0_HBIT_2HSYNC2_ADDR 0x00000041		/* Video HBit to Hsync #2 Register */
	uint8_t TXL_Page_0_HBIT_2HSYNC2;
	#define TXL_PAGE_0_REG_HBITTOHSYNC_B9_8_MASK	0x03
	#define TXL_PAGE_0_REG_HBITTOHSYNC_B9_8_RD(x)	((x)&TXL_PAGE_0_REG_HBITTOHSYNC_B9_8_MASK)
	#define TXL_PAGE_0_REG_HBITTOHSYNC_B9_8_WR(x)	((x)&TXL_PAGE_0_REG_HBITTOHSYNC_B9_8_MASK)
#define TXL_PAGE_0_FIELD2_OFST1_ADDR 0x42		/* Video Field2 Hsync Offset #1 Register */
#define CRA_TXL_PAGE_0_FIELD2_OFST1_ADDR 0x00000042		/* Video Field2 Hsync Offset #1 Register */
	uint8_t TXL_Page_0_FIELD2_OFST1;
	#define TXL_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_MASK)
	#define TXL_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_FIELD2HSYNCOFFSET_B7_0_MASK)
#define TXL_PAGE_0_FIELD2_OFST2_ADDR 0x43		/* Video Field2 Hsync Offset #2 Register */
#define CRA_TXL_PAGE_0_FIELD2_OFST2_ADDR 0x00000043		/* Video Field2 Hsync Offset #2 Register */
	uint8_t TXL_Page_0_FIELD2_OFST2;
	#define TXL_PAGE_0_REG_FIELD2HSYNCOFFSET_B12_8_MASK	0x1F
	#define TXL_PAGE_0_REG_FIELD2HSYNCOFFSET_B12_8_RD(x)	((x)&TXL_PAGE_0_REG_FIELD2HSYNCOFFSET_B12_8_MASK)
	#define TXL_PAGE_0_REG_FIELD2HSYNCOFFSET_B12_8_WR(x)	((x)&TXL_PAGE_0_REG_FIELD2HSYNCOFFSET_B12_8_MASK)
#define TXL_PAGE_0_HLENGTH1_ADDR 0x44		/* Video Hsync Length #1 Register */
#define CRA_TXL_PAGE_0_HLENGTH1_ADDR 0x00000044		/* Video Hsync Length #1 Register */
	uint8_t TXL_Page_0_HLENGTH1;
	#define TXL_PAGE_0_REG_HSYNCLENGTH_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_HSYNCLENGTH_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_HSYNCLENGTH_B7_0_MASK)
	#define TXL_PAGE_0_REG_HSYNCLENGTH_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_HSYNCLENGTH_B7_0_MASK)
#define TXL_PAGE_0_HLENGTH2_ADDR 0x45		/* Video Hsync Length #2 Register */
#define CRA_TXL_PAGE_0_HLENGTH2_ADDR 0x00000045		/* Video Hsync Length #2 Register */
	uint8_t TXL_Page_0_HLENGTH2;
	#define TXL_PAGE_0_REG_HSYNCLENGTH_B9_8_MASK	0x03
	#define TXL_PAGE_0_REG_HSYNCLENGTH_B9_8_RD(x)	((x)&TXL_PAGE_0_REG_HSYNCLENGTH_B9_8_MASK)
	#define TXL_PAGE_0_REG_HSYNCLENGTH_B9_8_WR(x)	((x)&TXL_PAGE_0_REG_HSYNCLENGTH_B9_8_MASK)
#define TXL_PAGE_0_VBIT_2VSYNC1_ADDR 0x46		/* Video Vbit to Vsync Register */
#define CRA_TXL_PAGE_0_VBIT_2VSYNC1_ADDR 0x00000046		/* Video Vbit to Vsync Register */
	uint8_t TXL_Page_0_VBIT_2VSYNC1;
	#define TXL_PAGE_0_REG_VBITTOVSYNC_MASK	0x3F
	#define TXL_PAGE_0_REG_VBITTOVSYNC_RD(x)	((x)&TXL_PAGE_0_REG_VBITTOVSYNC_MASK)
	#define TXL_PAGE_0_REG_VBITTOVSYNC_WR(x)	((x)&TXL_PAGE_0_REG_VBITTOVSYNC_MASK)
#define TXL_PAGE_0_VLENGTH_ADDR 0x47		/* Video Vsync Length Register */
#define CRA_TXL_PAGE_0_VLENGTH_ADDR 0x00000047		/* Video Vsync Length Register */
	uint8_t TXL_Page_0_VLENGTH;
	#define TXL_PAGE_0_REG_VSYNCLENGTH_MASK	0x3F
	#define TXL_PAGE_0_REG_VSYNCLENGTH_RD(x)	((x)&TXL_PAGE_0_REG_VSYNCLENGTH_MASK)
	#define TXL_PAGE_0_REG_VSYNCLENGTH_WR(x)	((x)&TXL_PAGE_0_REG_VSYNCLENGTH_MASK)
#define TXL_PAGE_0_VID_CTRL_ADDR 0x48		/* Video Control Register */
#define CRA_TXL_PAGE_0_VID_CTRL_ADDR 0x00000048		/* Video Control Register */
	uint8_t TXL_Page_0_VID_CTRL;
	#define TXL_PAGE_0_REG_INVFIELDPOL_MASK	0x80
	#define TXL_PAGE_0_REG_INVFIELDPOL_RD(x)	(((x)&TXL_PAGE_0_REG_INVFIELDPOL_MASK)>>7)
	#define TXL_PAGE_0_REG_INVFIELDPOL_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_INVFIELDPOL_MASK)
	#define TXL_PAGE_0_REG_TOGGLEFBIT_MASK	0x40
	#define TXL_PAGE_0_REG_TOGGLEFBIT_RD(x)	(((x)&TXL_PAGE_0_REG_TOGGLEFBIT_MASK)>>6)
	#define TXL_PAGE_0_REG_TOGGLEFBIT_WR(x)	(((x)<<6)&TXL_PAGE_0_REG_TOGGLEFBIT_MASK)
	#define TXL_PAGE_0_REG_EXTENDEDBITMODE_MASK	0x20
	#define TXL_PAGE_0_REG_EXTENDEDBITMODE_RD(x)	(((x)&TXL_PAGE_0_REG_EXTENDEDBITMODE_MASK)>>5)
	#define TXL_PAGE_0_REG_EXTENDEDBITMODE_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_EXTENDEDBITMODE_MASK)
	#define TXL_PAGE_0_REG_CSCMODE709_MASK	0x10
	#define TXL_PAGE_0_REG_CSCMODE709_RD(x)	(((x)&TXL_PAGE_0_REG_CSCMODE709_MASK)>>4)
	#define TXL_PAGE_0_REG_CSCMODE709_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_CSCMODE709_MASK)
	#define TXL_PAGE_0_REG_ICLK_MASK	 0x03
	#define TXL_PAGE_0_REG_ICLK_RD(x)	((x)&TXL_PAGE_0_REG_ICLK_MASK)
	#define TXL_PAGE_0_REG_ICLK_WR(x)	((x)&TXL_PAGE_0_REG_ICLK_MASK)
#define TXL_PAGE_0_VID_ACEN_ADDR 0x49		/* Video Action Enable Register */
#define CRA_TXL_PAGE_0_VID_ACEN_ADDR 0x00000049		/* Video Action Enable Register */
	uint8_t TXL_Page_0_VID_ACEN;
	#define TXL_PAGE_0_REG_CLIPINPUTISYC_MASK	0x10
	#define TXL_PAGE_0_REG_CLIPINPUTISYC_RD(x)	(((x)&TXL_PAGE_0_REG_CLIPINPUTISYC_MASK)>>4)
	#define TXL_PAGE_0_REG_CLIPINPUTISYC_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_CLIPINPUTISYC_MASK)
	#define TXL_PAGE_0_REG_ENRANGECLIP_MASK	0x08
	#define TXL_PAGE_0_REG_ENRANGECLIP_RD(x)	(((x)&TXL_PAGE_0_REG_ENRANGECLIP_MASK)>>3)
	#define TXL_PAGE_0_REG_ENRANGECLIP_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_ENRANGECLIP_MASK)
	#define TXL_PAGE_0_REG_ENRGB2YCBCR_MASK	0x04
	#define TXL_PAGE_0_REG_ENRGB2YCBCR_RD(x)	(((x)&TXL_PAGE_0_REG_ENRGB2YCBCR_MASK)>>2)
	#define TXL_PAGE_0_REG_ENRGB2YCBCR_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_ENRGB2YCBCR_MASK)
	#define TXL_PAGE_0_REG_ENRANGECOMPRESS_MASK	0x02
	#define TXL_PAGE_0_REG_ENRANGECOMPRESS_RD(x)	(((x)&TXL_PAGE_0_REG_ENRANGECOMPRESS_MASK)>>1)
	#define TXL_PAGE_0_REG_ENRANGECOMPRESS_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_ENRANGECOMPRESS_MASK)
	#define TXL_PAGE_0_REG_ENDOWNSAMPLE_MASK	0x01
	#define TXL_PAGE_0_REG_ENDOWNSAMPLE_RD(x)	((x)&TXL_PAGE_0_REG_ENDOWNSAMPLE_MASK)
	#define TXL_PAGE_0_REG_ENDOWNSAMPLE_WR(x)	((x)&TXL_PAGE_0_REG_ENDOWNSAMPLE_MASK)
#define TXL_PAGE_0_VID_MODE_ADDR 0x4A		/* Video Mode Register */
#define CRA_TXL_PAGE_0_VID_MODE_ADDR 0x0000004A		/* Video Mode Register */
	uint8_t TXL_Page_0_VID_MODE;
	#define TXL_PAGE_0_REG_DITHER_MODE_MASK	0xC0
	#define TXL_PAGE_0_REG_DITHER_MODE_RD(x)	(((x)&TXL_PAGE_0_REG_DITHER_MODE_MASK)>>6)
	#define TXL_PAGE_0_REG_DITHER_MODE_WR(x)	(((x)<<6)&TXL_PAGE_0_REG_DITHER_MODE_MASK)
	#define TXL_PAGE_0_REG_ENDITHER_MASK	0x20
	#define TXL_PAGE_0_REG_ENDITHER_RD(x)	(((x)&TXL_PAGE_0_REG_ENDITHER_MASK)>>5)
	#define TXL_PAGE_0_REG_ENDITHER_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_ENDITHER_MASK)
	#define TXL_PAGE_0_REG_ENRANGEEXPAND_MASK	0x10
	#define TXL_PAGE_0_REG_ENRANGEEXPAND_RD(x)	(((x)&TXL_PAGE_0_REG_ENRANGEEXPAND_MASK)>>4)
	#define TXL_PAGE_0_REG_ENRANGEEXPAND_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_ENRANGEEXPAND_MASK)
	#define TXL_PAGE_0_REG_ENCSC_MASK	0x08
	#define TXL_PAGE_0_REG_ENCSC_RD(x)	(((x)&TXL_PAGE_0_REG_ENCSC_MASK)>>3)
	#define TXL_PAGE_0_REG_ENCSC_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_ENCSC_MASK)
	#define TXL_PAGE_0_REG_ENUPSAMPLE_MASK	0x04
	#define TXL_PAGE_0_REG_ENUPSAMPLE_RD(x)	(((x)&TXL_PAGE_0_REG_ENUPSAMPLE_MASK)>>2)
	#define TXL_PAGE_0_REG_ENUPSAMPLE_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_ENUPSAMPLE_MASK)
	#define TXL_PAGE_0_REG_ENDEMUX_MASK	0x02
	#define TXL_PAGE_0_REG_ENDEMUX_RD(x)	(((x)&TXL_PAGE_0_REG_ENDEMUX_MASK)>>1)
	#define TXL_PAGE_0_REG_ENDEMUX_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_ENDEMUX_MASK)
	#define TXL_PAGE_0_REG_ENSYNCEXTRACT_MASK	0x01
	#define TXL_PAGE_0_REG_ENSYNCEXTRACT_RD(x)	((x)&TXL_PAGE_0_REG_ENSYNCEXTRACT_MASK)
	#define TXL_PAGE_0_REG_ENSYNCEXTRACT_WR(x)	((x)&TXL_PAGE_0_REG_ENSYNCEXTRACT_MASK)
#define TXL_PAGE_0_VID_BLANK1_ADDR 0x4B		/* Video Blank #1 Register */
#define CRA_TXL_PAGE_0_VID_BLANK1_ADDR 0x0000004B		/* Video Blank #1 Register */
	uint8_t TXL_Page_0_VID_BLANK1;
	#define TXL_PAGE_0_REG_BLANKDATA_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_BLANKDATA_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_BLANKDATA_B7_0_MASK)
	#define TXL_PAGE_0_REG_BLANKDATA_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_BLANKDATA_B7_0_MASK)
#define TXL_PAGE_0_VID_BLANK2_ADDR 0x4C		/* Video Blank #2 Register */
#define CRA_TXL_PAGE_0_VID_BLANK2_ADDR 0x0000004C		/* Video Blank #2 Register */
	uint8_t TXL_Page_0_VID_BLANK2;
	#define TXL_PAGE_0_REG_BLANKDATA_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_BLANKDATA_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_BLANKDATA_B15_8_MASK)
	#define TXL_PAGE_0_REG_BLANKDATA_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_BLANKDATA_B15_8_MASK)
#define TXL_PAGE_0_VID_BLANK3_ADDR 0x4D		/* Video Blank #3 Register */
#define CRA_TXL_PAGE_0_VID_BLANK3_ADDR 0x0000004D		/* Video Blank #3 Register */
	uint8_t TXL_Page_0_VID_BLANK3;
	#define TXL_PAGE_0_REG_BLANKDATA_B23_16_MASK	0xFF
	#define TXL_PAGE_0_REG_BLANKDATA_B23_16_RD(x)	((x)&TXL_PAGE_0_REG_BLANKDATA_B23_16_MASK)
	#define TXL_PAGE_0_REG_BLANKDATA_B23_16_WR(x)	((x)&TXL_PAGE_0_REG_BLANKDATA_B23_16_MASK)
#define TXL_PAGE_0_DC_HEADER_ADDR 0x4E		/* Deep-color header Register */
#define CRA_TXL_PAGE_0_DC_HEADER_ADDR 0x0000004E		/* Deep-color header Register */
	uint8_t TXL_Page_0_DC_HEADER;
	#define TXL_PAGE_0_REG_DC_HEADER_MASK	0xFF
	#define TXL_PAGE_0_REG_DC_HEADER_RD(x)	((x)&TXL_PAGE_0_REG_DC_HEADER_MASK)
	#define TXL_PAGE_0_REG_DC_HEADER_WR(x)	((x)&TXL_PAGE_0_REG_DC_HEADER_MASK)
#define TXL_PAGE_0_VID_DITHER_ADDR 0x4F		/* Video Mode2 Register */
#define CRA_TXL_PAGE_0_VID_DITHER_ADDR 0x0000004F		/* Video Mode2 Register */
	uint8_t TXL_Page_0_VID_DITHER;
	#define TXL_PAGE_0_REG_RND2_MASK	 0x40
	#define TXL_PAGE_0_REG_RND2_RD(x)	(((x)&TXL_PAGE_0_REG_RND2_MASK)>>6)
	#define TXL_PAGE_0_REG_RND2_WR(x)	(((x)<<6)&TXL_PAGE_0_REG_RND2_MASK)
	#define TXL_PAGE_0_REG_UP2_MASK	  0x20
	#define TXL_PAGE_0_REG_UP2_RD(x)	 (((x)&TXL_PAGE_0_REG_UP2_MASK)>>5)
	#define TXL_PAGE_0_REG_UP2_WR(x)	 (((x)<<5)&TXL_PAGE_0_REG_UP2_MASK)
	#define TXL_PAGE_0_REG_MODE422_MASK	0x10
	#define TXL_PAGE_0_REG_MODE422_RD(x)	(((x)&TXL_PAGE_0_REG_MODE422_MASK)>>4)
	#define TXL_PAGE_0_REG_MODE422_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_MODE422_MASK)
	#define TXL_PAGE_0_REG_VIDA_BCH_EN_MASK	0x08
	#define TXL_PAGE_0_REG_VIDA_BCH_EN_RD(x)	(((x)&TXL_PAGE_0_REG_VIDA_BCH_EN_MASK)>>3)
	#define TXL_PAGE_0_REG_VIDA_BCH_EN_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_VIDA_BCH_EN_MASK)
	#define TXL_PAGE_0_REG_VIDA_GCH_EN_MASK	0x04
	#define TXL_PAGE_0_REG_VIDA_GCH_EN_RD(x)	(((x)&TXL_PAGE_0_REG_VIDA_GCH_EN_MASK)>>2)
	#define TXL_PAGE_0_REG_VIDA_GCH_EN_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_VIDA_GCH_EN_MASK)
	#define TXL_PAGE_0_REG_VIDA_RCH_EN_MASK	0x02
	#define TXL_PAGE_0_REG_VIDA_RCH_EN_RD(x)	(((x)&TXL_PAGE_0_REG_VIDA_RCH_EN_MASK)>>1)
	#define TXL_PAGE_0_REG_VIDA_RCH_EN_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_VIDA_RCH_EN_MASK)
	#define TXL_PAGE_0_REG_VIDA_DITHER_RND_MASK	0x01
	#define TXL_PAGE_0_REG_VIDA_DITHER_RND_RD(x)	((x)&TXL_PAGE_0_REG_VIDA_DITHER_RND_MASK)
	#define TXL_PAGE_0_REG_VIDA_DITHER_RND_WR(x)	((x)&TXL_PAGE_0_REG_VIDA_DITHER_RND_MASK)
#define TXL_PAGE_0_RGB2XVYCC_CTL_ADDR 0x50		/* RGB2xvYCC Control Register */
#define CRA_TXL_PAGE_0_RGB2XVYCC_CTL_ADDR 0x00000050		/* RGB2xvYCC Control Register */
	uint8_t TXL_Page_0_RGB2XVYCC_CTL;
	#define TXL_PAGE_0_REG_COEFF_OVERRIDE_EN_MASK	0x04
	#define TXL_PAGE_0_REG_COEFF_OVERRIDE_EN_RD(x)	(((x)&TXL_PAGE_0_REG_COEFF_OVERRIDE_EN_MASK)>>2)
	#define TXL_PAGE_0_REG_COEFF_OVERRIDE_EN_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_COEFF_OVERRIDE_EN_MASK)
	#define TXL_PAGE_0_REG_XVYCC_FULL_MASK	0x02
	#define TXL_PAGE_0_REG_XVYCC_FULL_RD(x)	(((x)&TXL_PAGE_0_REG_XVYCC_FULL_MASK)>>1)
	#define TXL_PAGE_0_REG_XVYCC_FULL_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_XVYCC_FULL_MASK)
	#define TXL_PAGE_0_REG_XVYCC_EN_MASK	0x01
	#define TXL_PAGE_0_REG_XVYCC_EN_RD(x)	((x)&TXL_PAGE_0_REG_XVYCC_EN_MASK)
	#define TXL_PAGE_0_REG_XVYCC_EN_WR(x)	((x)&TXL_PAGE_0_REG_XVYCC_EN_MASK)
#define TXL_PAGE_0_R2Y_COEFF_LOW_ADDR 0x51		/* RGB2xvYCC R2Y Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_R2Y_COEFF_LOW_ADDR 0x00000051		/* RGB2xvYCC R2Y Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_R2Y_COEFF_LOW;
	#define TXL_PAGE_0_REG_R2YCOEFF_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_R2YCOEFF_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_R2YCOEFF_B7_0_MASK)
	#define TXL_PAGE_0_REG_R2YCOEFF_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_R2YCOEFF_B7_0_MASK)
#define TXL_PAGE_0_R2Y_COEFF_UP_ADDR 0x52		/* RGB2xvYCC R2Y Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_R2Y_COEFF_UP_ADDR 0x00000052		/* RGB2xvYCC R2Y Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_R2Y_COEFF_UP;
	#define TXL_PAGE_0_REG_R2YCOEFF_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_R2YCOEFF_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_R2YCOEFF_B15_8_MASK)
	#define TXL_PAGE_0_REG_R2YCOEFF_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_R2YCOEFF_B15_8_MASK)
#define TXL_PAGE_0_G2Y_COEFF_LOW_ADDR 0x53		/* RGB2xvYCC G2Y Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_G2Y_COEFF_LOW_ADDR 0x00000053		/* RGB2xvYCC G2Y Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_G2Y_COEFF_LOW;
	#define TXL_PAGE_0_REG_G2YCOEFF_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_G2YCOEFF_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_G2YCOEFF_B7_0_MASK)
	#define TXL_PAGE_0_REG_G2YCOEFF_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_G2YCOEFF_B7_0_MASK)
#define TXL_PAGE_0_G2Y_COEFF_UP_ADDR 0x54		/* RGB2xvYCC G2Y Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_G2Y_COEFF_UP_ADDR 0x00000054		/* RGB2xvYCC G2Y Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_G2Y_COEFF_UP;
	#define TXL_PAGE_0_REG_G2YCOEFF_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_G2YCOEFF_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_G2YCOEFF_B15_8_MASK)
	#define TXL_PAGE_0_REG_G2YCOEFF_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_G2YCOEFF_B15_8_MASK)
#define TXL_PAGE_0_B2Y_COEFF_LOW_ADDR 0x55		/* RGB2xvYCC B2Y Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_B2Y_COEFF_LOW_ADDR 0x00000055		/* RGB2xvYCC B2Y Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_B2Y_COEFF_LOW;
	#define TXL_PAGE_0_REG_B2YCOEFF_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_B2YCOEFF_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_B2YCOEFF_B7_0_MASK)
	#define TXL_PAGE_0_REG_B2YCOEFF_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_B2YCOEFF_B7_0_MASK)
#define TXL_PAGE_0_B2Y_COEFF_UP_ADDR 0x56		/* RGB2xvYCC B2Y Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_B2Y_COEFF_UP_ADDR 0x00000056		/* RGB2xvYCC B2Y Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_B2Y_COEFF_UP;
	#define TXL_PAGE_0_REG_B2YCOEFF_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_B2YCOEFF_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_B2YCOEFF_B15_8_MASK)
	#define TXL_PAGE_0_REG_B2YCOEFF_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_B2YCOEFF_B15_8_MASK)
#define TXL_PAGE_0_R2CB_COEFF_LOW_ADDR 0x57		/* RGB2xvYCC R2Cb Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_R2CB_COEFF_LOW_ADDR 0x00000057		/* RGB2xvYCC R2Cb Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_R2Cb_COEFF_LOW;
	#define TXL_PAGE_0_REG_R2CBCOEFF_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_R2CBCOEFF_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_R2CBCOEFF_B7_0_MASK)
	#define TXL_PAGE_0_REG_R2CBCOEFF_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_R2CBCOEFF_B7_0_MASK)
#define TXL_PAGE_0_R2CB_COEFF_UP_ADDR 0x58		/* RGB2xvYCC R2Cb Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_R2CB_COEFF_UP_ADDR 0x00000058		/* RGB2xvYCC R2Cb Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_R2Cb_COEFF_UP;
	#define TXL_PAGE_0_REG_R2CBCOEFF_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_R2CBCOEFF_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_R2CBCOEFF_B15_8_MASK)
	#define TXL_PAGE_0_REG_R2CBCOEFF_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_R2CBCOEFF_B15_8_MASK)
#define TXL_PAGE_0_G2CB_COEFF_LOW_ADDR 0x59		/* RGB2xvYCC G2Cb Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_G2CB_COEFF_LOW_ADDR 0x00000059		/* RGB2xvYCC G2Cb Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_G2Cb_COEFF_LOW;
	#define TXL_PAGE_0_REG_G2CBCOEFF_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_G2CBCOEFF_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_G2CBCOEFF_B7_0_MASK)
	#define TXL_PAGE_0_REG_G2CBCOEFF_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_G2CBCOEFF_B7_0_MASK)
#define TXL_PAGE_0_G2CB_COEFF_UP_ADDR 0x5A		/* RGB2xvYCC G2Cb Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_G2CB_COEFF_UP_ADDR 0x0000005A		/* RGB2xvYCC G2Cb Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_G2Cb_COEFF_UP;
	#define TXL_PAGE_0_REG_G2CBCOEFF_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_G2CBCOEFF_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_G2CBCOEFF_B15_8_MASK)
	#define TXL_PAGE_0_REG_G2CBCOEFF_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_G2CBCOEFF_B15_8_MASK)
#define TXL_PAGE_0_B2CB_COEFF_LOW_ADDR 0x5B		/* RGB2xvYCC B2Cb Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_B2CB_COEFF_LOW_ADDR 0x0000005B		/* RGB2xvYCC B2Cb Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_B2Cb_COEFF_LOW;
	#define TXL_PAGE_0_REG_B2CBCOEFF_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_B2CBCOEFF_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_B2CBCOEFF_B7_0_MASK)
	#define TXL_PAGE_0_REG_B2CBCOEFF_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_B2CBCOEFF_B7_0_MASK)
#define TXL_PAGE_0_B2CB_COEFF_UP_ADDR 0x5C		/* RGB2xvYCC B2Cb Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_B2CB_COEFF_UP_ADDR 0x0000005C		/* RGB2xvYCC B2Cb Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_B2Cb_COEFF_UP;
	#define TXL_PAGE_0_REG_B2CBCOEFF_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_B2CBCOEFF_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_B2CBCOEFF_B15_8_MASK)
	#define TXL_PAGE_0_REG_B2CBCOEFF_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_B2CBCOEFF_B15_8_MASK)
#define TXL_PAGE_0_R2CR_COEFF_LOW_ADDR 0x5D		/* RGB2xvYCC R2Cr Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_R2CR_COEFF_LOW_ADDR 0x0000005D		/* RGB2xvYCC R2Cr Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_R2Cr_COEFF_LOW;
	#define TXL_PAGE_0_REG_R2CRCOEFF_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_R2CRCOEFF_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_R2CRCOEFF_B7_0_MASK)
	#define TXL_PAGE_0_REG_R2CRCOEFF_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_R2CRCOEFF_B7_0_MASK)
#define TXL_PAGE_0_R2CR_COEFF_UP_ADDR 0x5E		/* RGB2xvYCC R2Cr Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_R2CR_COEFF_UP_ADDR 0x0000005E		/* RGB2xvYCC R2Cr Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_R2Cr_COEFF_UP;
	#define TXL_PAGE_0_REG_R2CRCOEFF_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_R2CRCOEFF_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_R2CRCOEFF_B15_8_MASK)
	#define TXL_PAGE_0_REG_R2CRCOEFF_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_R2CRCOEFF_B15_8_MASK)
#define TXL_PAGE_0_G2CR_COEFF_LOW_ADDR 0x5F		/* RGB2xvYCC G2Cr Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_G2CR_COEFF_LOW_ADDR 0x0000005F		/* RGB2xvYCC G2Cr Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_G2Cr_COEFF_LOW;
	#define TXL_PAGE_0_REG_G2CRCOEFF_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_G2CRCOEFF_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_G2CRCOEFF_B7_0_MASK)
	#define TXL_PAGE_0_REG_G2CRCOEFF_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_G2CRCOEFF_B7_0_MASK)
#define TXL_PAGE_0_G2CR_COEFF_UP_ADDR 0x60		/* RGB2xvYCC G2Cr Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_G2CR_COEFF_UP_ADDR 0x00000060		/* RGB2xvYCC G2Cr Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_G2Cr_COEFF_UP;
	#define TXL_PAGE_0_REG_G2CRCOEFF_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_G2CRCOEFF_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_G2CRCOEFF_B15_8_MASK)
	#define TXL_PAGE_0_REG_G2CRCOEFF_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_G2CRCOEFF_B15_8_MASK)
#define TXL_PAGE_0_B2CR_COEFF_LOW_ADDR 0x61		/* RGB2xvYCC B2Cr Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_B2CR_COEFF_LOW_ADDR 0x00000061		/* RGB2xvYCC B2Cr Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_B2Cr_COEFF_LOW;
	#define TXL_PAGE_0_REG_B2CRCOEFF_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_B2CRCOEFF_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_B2CRCOEFF_B7_0_MASK)
	#define TXL_PAGE_0_REG_B2CRCOEFF_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_B2CRCOEFF_B7_0_MASK)
#define TXL_PAGE_0_B2CR_COEFF_UP_ADDR 0x62		/* RGB2xvYCC B2Cr Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_B2CR_COEFF_UP_ADDR 0x00000062		/* RGB2xvYCC B2Cr Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_B2Cr_COEFF_UP;
	#define TXL_PAGE_0_REG_B2CRCOEFF_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_B2CRCOEFF_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_B2CRCOEFF_B15_8_MASK)
	#define TXL_PAGE_0_REG_B2CRCOEFF_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_B2CRCOEFF_B15_8_MASK)
#define TXL_PAGE_0_RGB_OFFSET_LOW_ADDR 0x63		/* RGB2xvYCC RGB Input Offset lower uint8_t Register */
#define CRA_TXL_PAGE_0_RGB_OFFSET_LOW_ADDR 0x00000063		/* RGB2xvYCC RGB Input Offset lower uint8_t Register */
	uint8_t TXL_Page_0_RGB_OFFSET_LOW;
	#define TXL_PAGE_0_REG_RGBOFFSET_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_RGBOFFSET_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_RGBOFFSET_B7_0_MASK)
	#define TXL_PAGE_0_REG_RGBOFFSET_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_RGBOFFSET_B7_0_MASK)
#define TXL_PAGE_0_RGB_OFFSET_UP_ADDR 0x64		/* RGB2xvYCC RGB Input Offset upper uint8_t Register */
#define CRA_TXL_PAGE_0_RGB_OFFSET_UP_ADDR 0x00000064		/* RGB2xvYCC RGB Input Offset upper uint8_t Register */
	uint8_t TXL_Page_0_RGB_OFFSET_UP;
	#define TXL_PAGE_0_REG_RGBOFFSET_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_RGBOFFSET_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_RGBOFFSET_B15_8_MASK)
	#define TXL_PAGE_0_REG_RGBOFFSET_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_RGBOFFSET_B15_8_MASK)
#define TXL_PAGE_0_Y_OFFSET_LOW_ADDR 0x65		/* RGB2xvYCC YOffset lower uint8_t Register */
#define CRA_TXL_PAGE_0_Y_OFFSET_LOW_ADDR 0x00000065		/* RGB2xvYCC YOffset lower uint8_t Register */
	uint8_t TXL_Page_0_Y_OFFSET_LOW;
	#define TXL_PAGE_0_REG_YOFFSET_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_YOFFSET_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_YOFFSET_B7_0_MASK)
	#define TXL_PAGE_0_REG_YOFFSET_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_YOFFSET_B7_0_MASK)
#define TXL_PAGE_0_Y_OFFSET_UP_ADDR 0x66		/* RGB2xvYCC YOffset upper uint8_t Register */
#define CRA_TXL_PAGE_0_Y_OFFSET_UP_ADDR 0x00000066		/* RGB2xvYCC YOffset upper uint8_t Register */
	uint8_t TXL_Page_0_Y_OFFSET_UP;
	#define TXL_PAGE_0_REG_YOFFSET_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_YOFFSET_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_YOFFSET_B15_8_MASK)
	#define TXL_PAGE_0_REG_YOFFSET_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_YOFFSET_B15_8_MASK)
#define TXL_PAGE_0_CBCR_OFFSET_LOW_ADDR 0x67		/* RGB2xvYCC CbCrOffset lower uint8_t Register */
#define CRA_TXL_PAGE_0_CBCR_OFFSET_LOW_ADDR 0x00000067		/* RGB2xvYCC CbCrOffset lower uint8_t Register */
	uint8_t TXL_Page_0_CbCr_OFFSET_LOW;
	#define TXL_PAGE_0_REG_CBCROFFSET_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_CBCROFFSET_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_CBCROFFSET_B7_0_MASK)
	#define TXL_PAGE_0_REG_CBCROFFSET_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_CBCROFFSET_B7_0_MASK)
#define TXL_PAGE_0_CBCR_OFFSET_UP_ADDR 0x68		/* RGB2xvYCC CbCrOffset upper uint8_t Register */
#define CRA_TXL_PAGE_0_CBCR_OFFSET_UP_ADDR 0x00000068		/* RGB2xvYCC CbCrOffset upper uint8_t Register */
	uint8_t TXL_Page_0_CbCr_OFFSET_UP;
	#define TXL_PAGE_0_REG_CBCROFFSET_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_CBCROFFSET_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_CBCROFFSET_B15_8_MASK)
	#define TXL_PAGE_0_REG_CBCROFFSET_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_CBCROFFSET_B15_8_MASK)
#define TXL_PAGE_0_VID_IN_MODE_ADDR 0x69		/* Video Input Mode Register */
#define CRA_TXL_PAGE_0_VID_IN_MODE_ADDR 0x00000069		/* Video Input Mode Register */
	uint8_t TXL_Page_0_VID_IN_MODE;
	#define TXL_PAGE_0_REG_VIN_SWAP_MASK	0x80
	#define TXL_PAGE_0_REG_VIN_SWAP_RD(x)	(((x)&TXL_PAGE_0_REG_VIN_SWAP_MASK)>>7)
	#define TXL_PAGE_0_REG_VIN_SWAP_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_VIN_SWAP_MASK)
	#define TXL_PAGE_0_REG_NONGAP_MODE_MASK	0x08
	#define TXL_PAGE_0_REG_NONGAP_MODE_RD(x)	(((x)&TXL_PAGE_0_REG_NONGAP_MODE_MASK)>>3)
	#define TXL_PAGE_0_REG_NONGAP_MODE_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_NONGAP_MODE_MASK)
	#define TXL_PAGE_0_REG_VIN_MODE_MASK	0x06
	#define TXL_PAGE_0_REG_VIN_MODE_RD(x)	(((x)&TXL_PAGE_0_REG_VIN_MODE_MASK)>>1)
	#define TXL_PAGE_0_REG_VIN_MODE_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_VIN_MODE_MASK)
	#define TXL_PAGE_0_REG_SWAP_MODE_MASK	0x01
	#define TXL_PAGE_0_REG_SWAP_MODE_RD(x)	((x)&TXL_PAGE_0_REG_SWAP_MODE_MASK)
	#define TXL_PAGE_0_REG_SWAP_MODE_WR(x)	((x)&TXL_PAGE_0_REG_SWAP_MODE_MASK)
#define TXL_PAGE_0_UNDEFINED_ADDR_6A 0x6A		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_6A;
#define TXL_PAGE_0_UNDEFINED_ADDR_6B 0x6B		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_6B;
#define TXL_PAGE_0_UNDEFINED_ADDR_6C 0x6C		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_6C;
#define TXL_PAGE_0_UNDEFINED_ADDR_6D 0x6D		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_6D;
#define TXL_PAGE_0_UNDEFINED_ADDR_6E 0x6E		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_6E;
#define TXL_PAGE_0_RSVD_ADDR_6F 0x6F		/* reseved */
#define CRA_TXL_PAGE_0_RSVD_ADDR_6F 0x0000006F		/* reseved */
	uint8_t TXL_Page_0_rsvd_6F;
#define TXL_PAGE_0_INTR_STATE_ADDR 0x70		/* Interrupt State Register */
#define CRA_TXL_PAGE_0_INTR_STATE_ADDR 0x00000070		/* Interrupt State Register */
	uint8_t TXL_Page_0_INTR_STATE;
	#define TXL_PAGE_0_INTR_STATE_1_MASK	0x01
	#define TXL_PAGE_0_INTR_STATE_1_RD(x)	((x)&TXL_PAGE_0_INTR_STATE_1_MASK)
	#define TXL_PAGE_0_INTR_STATE_1_WR(x)	((x)&TXL_PAGE_0_INTR_STATE_1_MASK)
#define TXL_PAGE_0_INTR1_ADDR 0x71		/* Interrupt Source #1 Register */
#define CRA_TXL_PAGE_0_INTR1_ADDR 0x00000071		/* Interrupt Source #1 Register */
	uint8_t TXL_Page_0_INTR1;
	#define TXL_PAGE_0_REG_INTR1_STAT7_MASK	0x80
	#define TXL_PAGE_0_REG_INTR1_STAT7_RD(x)	(((x)&TXL_PAGE_0_REG_INTR1_STAT7_MASK)>>7)
	#define TXL_PAGE_0_REG_INTR1_STAT7_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_INTR1_STAT7_MASK)
	#define TXL_PAGE_0_REG_INTR1_STAT6_MASK	0x40
	#define TXL_PAGE_0_REG_INTR1_STAT6_RD(x)	(((x)&TXL_PAGE_0_REG_INTR1_STAT6_MASK)>>6)
	#define TXL_PAGE_0_REG_INTR1_STAT6_WR(x)	(((x)<<6)&TXL_PAGE_0_REG_INTR1_STAT6_MASK)
	#define TXL_PAGE_0_REG_INTR1_STAT5_MASK	0x20
	#define TXL_PAGE_0_REG_INTR1_STAT5_RD(x)	(((x)&TXL_PAGE_0_REG_INTR1_STAT5_MASK)>>5)
	#define TXL_PAGE_0_REG_INTR1_STAT5_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_INTR1_STAT5_MASK)
	#define TXL_PAGE_0_REG_INTR1_STAT4_MASK	0x10
	#define TXL_PAGE_0_REG_INTR1_STAT4_RD(x)	(((x)&TXL_PAGE_0_REG_INTR1_STAT4_MASK)>>4)
	#define TXL_PAGE_0_REG_INTR1_STAT4_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_INTR1_STAT4_MASK)
	#define TXL_PAGE_0_REG_INTR1_STAT3_MASK	0x08
	#define TXL_PAGE_0_REG_INTR1_STAT3_RD(x)	(((x)&TXL_PAGE_0_REG_INTR1_STAT3_MASK)>>3)
	#define TXL_PAGE_0_REG_INTR1_STAT3_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_INTR1_STAT3_MASK)
	#define TXL_PAGE_0_REG_INTR1_STAT2_MASK	0x04
	#define TXL_PAGE_0_REG_INTR1_STAT2_RD(x)	(((x)&TXL_PAGE_0_REG_INTR1_STAT2_MASK)>>2)
	#define TXL_PAGE_0_REG_INTR1_STAT2_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_INTR1_STAT2_MASK)
	#define TXL_PAGE_0_REG_INTR1_STAT1_MASK	0x02
	#define TXL_PAGE_0_REG_INTR1_STAT1_RD(x)	(((x)&TXL_PAGE_0_REG_INTR1_STAT1_MASK)>>1)
	#define TXL_PAGE_0_REG_INTR1_STAT1_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_INTR1_STAT1_MASK)
	#define TXL_PAGE_0_REG_INTR1_STAT0_MASK	0x01
	#define TXL_PAGE_0_REG_INTR1_STAT0_RD(x)	((x)&TXL_PAGE_0_REG_INTR1_STAT0_MASK)
	#define TXL_PAGE_0_REG_INTR1_STAT0_WR(x)	((x)&TXL_PAGE_0_REG_INTR1_STAT0_MASK)
#define TXL_PAGE_0_INTR2_ADDR 0x72		/* Interrupt Source #2 Register */
#define CRA_TXL_PAGE_0_INTR2_ADDR 0x00000072		/* Interrupt Source #2 Register */
	uint8_t TXL_Page_0_INTR2;
	#define TXL_PAGE_0_REG_INTR2_STAT7_MASK	0x80
	#define TXL_PAGE_0_REG_INTR2_STAT7_RD(x)	(((x)&TXL_PAGE_0_REG_INTR2_STAT7_MASK)>>7)
	#define TXL_PAGE_0_REG_INTR2_STAT7_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_INTR2_STAT7_MASK)
	#define TXL_PAGE_0_REG_INTR2_STAT6_MASK	0x40
	#define TXL_PAGE_0_REG_INTR2_STAT6_RD(x)	(((x)&TXL_PAGE_0_REG_INTR2_STAT6_MASK)>>6)
	#define TXL_PAGE_0_REG_INTR2_STAT6_WR(x)	(((x)<<6)&TXL_PAGE_0_REG_INTR2_STAT6_MASK)
	#define TXL_PAGE_0_REG_INTR2_STAT5_MASK	0x20
	#define TXL_PAGE_0_REG_INTR2_STAT5_RD(x)	(((x)&TXL_PAGE_0_REG_INTR2_STAT5_MASK)>>5)
	#define TXL_PAGE_0_REG_INTR2_STAT5_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_INTR2_STAT5_MASK)
	#define TXL_PAGE_0_REG_INTR2_STAT4_MASK	0x10
	#define TXL_PAGE_0_REG_INTR2_STAT4_RD(x)	(((x)&TXL_PAGE_0_REG_INTR2_STAT4_MASK)>>4)
	#define TXL_PAGE_0_REG_INTR2_STAT4_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_INTR2_STAT4_MASK)
	#define TXL_PAGE_0_REG_INTR2_STAT3_MASK	0x08
	#define TXL_PAGE_0_REG_INTR2_STAT3_RD(x)	(((x)&TXL_PAGE_0_REG_INTR2_STAT3_MASK)>>3)
	#define TXL_PAGE_0_REG_INTR2_STAT3_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_INTR2_STAT3_MASK)
	#define TXL_PAGE_0_REG_INTR2_STAT2_MASK	0x04
	#define TXL_PAGE_0_REG_INTR2_STAT2_RD(x)	(((x)&TXL_PAGE_0_REG_INTR2_STAT2_MASK)>>2)
	#define TXL_PAGE_0_REG_INTR2_STAT2_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_INTR2_STAT2_MASK)
	#define TXL_PAGE_0_REG_INTR2_STAT1_MASK	0x02
	#define TXL_PAGE_0_REG_INTR2_STAT1_RD(x)	(((x)&TXL_PAGE_0_REG_INTR2_STAT1_MASK)>>1)
	#define TXL_PAGE_0_REG_INTR2_STAT1_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_INTR2_STAT1_MASK)
	#define TXL_PAGE_0_REG_INTR2_STAT0_MASK	0x01
	#define TXL_PAGE_0_REG_INTR2_STAT0_RD(x)	((x)&TXL_PAGE_0_REG_INTR2_STAT0_MASK)
	#define TXL_PAGE_0_REG_INTR2_STAT0_WR(x)	((x)&TXL_PAGE_0_REG_INTR2_STAT0_MASK)
#define TXL_PAGE_0_INTR3_ADDR 0x73		/* Interrupt Source #3 Register */
#define CRA_TXL_PAGE_0_INTR3_ADDR 0x00000073		/* Interrupt Source #3 Register */
	uint8_t TXL_Page_0_INTR3;
	#define TXL_PAGE_0_REG_INTR3_STAT7_MASK	0x80
	#define TXL_PAGE_0_REG_INTR3_STAT7_RD(x)	(((x)&TXL_PAGE_0_REG_INTR3_STAT7_MASK)>>7)
	#define TXL_PAGE_0_REG_INTR3_STAT7_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_INTR3_STAT7_MASK)
	#define TXL_PAGE_0_REG_INTR3_STAT6_MASK	0x40
	#define TXL_PAGE_0_REG_INTR3_STAT6_RD(x)	(((x)&TXL_PAGE_0_REG_INTR3_STAT6_MASK)>>6)
	#define TXL_PAGE_0_REG_INTR3_STAT6_WR(x)	(((x)<<6)&TXL_PAGE_0_REG_INTR3_STAT6_MASK)
	#define TXL_PAGE_0_REG_INTR3_STAT5_MASK	0x20
	#define TXL_PAGE_0_REG_INTR3_STAT5_RD(x)	(((x)&TXL_PAGE_0_REG_INTR3_STAT5_MASK)>>5)
	#define TXL_PAGE_0_REG_INTR3_STAT5_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_INTR3_STAT5_MASK)
	#define TXL_PAGE_0_REG_INTR3_STAT4_MASK	0x10
	#define TXL_PAGE_0_REG_INTR3_STAT4_RD(x)	(((x)&TXL_PAGE_0_REG_INTR3_STAT4_MASK)>>4)
	#define TXL_PAGE_0_REG_INTR3_STAT4_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_INTR3_STAT4_MASK)
	#define TXL_PAGE_0_REG_INTR3_STAT3_MASK	0x08
	#define TXL_PAGE_0_REG_INTR3_STAT3_RD(x)	(((x)&TXL_PAGE_0_REG_INTR3_STAT3_MASK)>>3)
	#define TXL_PAGE_0_REG_INTR3_STAT3_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_INTR3_STAT3_MASK)
	#define TXL_PAGE_0_REG_INTR3_STAT2_MASK	0x04
	#define TXL_PAGE_0_REG_INTR3_STAT2_RD(x)	(((x)&TXL_PAGE_0_REG_INTR3_STAT2_MASK)>>2)
	#define TXL_PAGE_0_REG_INTR3_STAT2_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_INTR3_STAT2_MASK)
	#define TXL_PAGE_0_REG_INTR3_STAT1_MASK	0x02
	#define TXL_PAGE_0_REG_INTR3_STAT1_RD(x)	(((x)&TXL_PAGE_0_REG_INTR3_STAT1_MASK)>>1)
	#define TXL_PAGE_0_REG_INTR3_STAT1_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_INTR3_STAT1_MASK)
	#define TXL_PAGE_0_REG_INTR3_STAT0_MASK	0x01
	#define TXL_PAGE_0_REG_INTR3_STAT0_RD(x)	((x)&TXL_PAGE_0_REG_INTR3_STAT0_MASK)
	#define TXL_PAGE_0_REG_INTR3_STAT0_WR(x)	((x)&TXL_PAGE_0_REG_INTR3_STAT0_MASK)
#define TXL_PAGE_0_INTR4_ADDR 0x74		/* Interrupt Source #4 Register */
#define CRA_TXL_PAGE_0_INTR4_ADDR 0x00000074		/* Interrupt Source #4 Register */
	uint8_t TXL_Page_0_INTR4;
	#define TXL_PAGE_0_REG_INTR4_STAT1_MASK	0x02
	#define TXL_PAGE_0_REG_INTR4_STAT1_RD(x)	(((x)&TXL_PAGE_0_REG_INTR4_STAT1_MASK)>>1)
	#define TXL_PAGE_0_REG_INTR4_STAT1_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_INTR4_STAT1_MASK)
	#define TXL_PAGE_0_REG_INTR4_STAT0_MASK	0x01
	#define TXL_PAGE_0_REG_INTR4_STAT0_RD(x)	((x)&TXL_PAGE_0_REG_INTR4_STAT0_MASK)
	#define TXL_PAGE_0_REG_INTR4_STAT0_WR(x)	((x)&TXL_PAGE_0_REG_INTR4_STAT0_MASK)
#define TXL_PAGE_0_INTR5_ADDR 0x75		/* Interrupt Source #5 Register */
#define CRA_TXL_PAGE_0_INTR5_ADDR 0x00000075		/* Interrupt Source #5 Register */
	uint8_t TXL_Page_0_INTR5;
	#define TXL_PAGE_0_REG_INTR5_STAT3_MASK	0x08
	#define TXL_PAGE_0_REG_INTR5_STAT3_RD(x)	(((x)&TXL_PAGE_0_REG_INTR5_STAT3_MASK)>>3)
	#define TXL_PAGE_0_REG_INTR5_STAT3_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_INTR5_STAT3_MASK)
	#define TXL_PAGE_0_REG_INTR5_STAT2_MASK	0x04
	#define TXL_PAGE_0_REG_INTR5_STAT2_RD(x)	(((x)&TXL_PAGE_0_REG_INTR5_STAT2_MASK)>>2)
	#define TXL_PAGE_0_REG_INTR5_STAT2_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_INTR5_STAT2_MASK)
	#define TXL_PAGE_0_REG_INTR5_STAT1_MASK	0x02
	#define TXL_PAGE_0_REG_INTR5_STAT1_RD(x)	(((x)&TXL_PAGE_0_REG_INTR5_STAT1_MASK)>>1)
	#define TXL_PAGE_0_REG_INTR5_STAT1_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_INTR5_STAT1_MASK)
	#define TXL_PAGE_0_REG_INTR5_STAT0_MASK	0x01
	#define TXL_PAGE_0_REG_INTR5_STAT0_RD(x)	((x)&TXL_PAGE_0_REG_INTR5_STAT0_MASK)
	#define TXL_PAGE_0_REG_INTR5_STAT0_WR(x)	((x)&TXL_PAGE_0_REG_INTR5_STAT0_MASK)
#define TXL_PAGE_0_INTR1_MASK_ADDR 0x76		/* Interrupt #1 Mask Register */
#define CRA_TXL_PAGE_0_INTR1_MASK_ADDR 0x00000076		/* Interrupt #1 Mask Register */
	uint8_t TXL_Page_0_INTR1_MASK;
	#define TXL_PAGE_0_REG_INTR1_MASK7_MASK	0x80
	#define TXL_PAGE_0_REG_INTR1_MASK7_RD(x)	(((x)&TXL_PAGE_0_REG_INTR1_MASK7_MASK)>>7)
	#define TXL_PAGE_0_REG_INTR1_MASK7_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_INTR1_MASK7_MASK)
	#define TXL_PAGE_0_REG_INTR1_MASK6_MASK	0x40
	#define TXL_PAGE_0_REG_INTR1_MASK6_RD(x)	(((x)&TXL_PAGE_0_REG_INTR1_MASK6_MASK)>>6)
	#define TXL_PAGE_0_REG_INTR1_MASK6_WR(x)	(((x)<<6)&TXL_PAGE_0_REG_INTR1_MASK6_MASK)
	#define TXL_PAGE_0_REG_INTR1_MASK5_MASK	0x20
	#define TXL_PAGE_0_REG_INTR1_MASK5_RD(x)	(((x)&TXL_PAGE_0_REG_INTR1_MASK5_MASK)>>5)
	#define TXL_PAGE_0_REG_INTR1_MASK5_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_INTR1_MASK5_MASK)
	#define TXL_PAGE_0_REG_INTR1_MASK4_MASK	0x10
	#define TXL_PAGE_0_REG_INTR1_MASK4_RD(x)	(((x)&TXL_PAGE_0_REG_INTR1_MASK4_MASK)>>4)
	#define TXL_PAGE_0_REG_INTR1_MASK4_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_INTR1_MASK4_MASK)
	#define TXL_PAGE_0_REG_INTR1_MASK3_MASK	0x08
	#define TXL_PAGE_0_REG_INTR1_MASK3_RD(x)	(((x)&TXL_PAGE_0_REG_INTR1_MASK3_MASK)>>3)
	#define TXL_PAGE_0_REG_INTR1_MASK3_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_INTR1_MASK3_MASK)
	#define TXL_PAGE_0_REG_INTR1_MASK2_MASK	0x04
	#define TXL_PAGE_0_REG_INTR1_MASK2_RD(x)	(((x)&TXL_PAGE_0_REG_INTR1_MASK2_MASK)>>2)
	#define TXL_PAGE_0_REG_INTR1_MASK2_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_INTR1_MASK2_MASK)
	#define TXL_PAGE_0_REG_INTR1_MASK1_MASK	0x02
	#define TXL_PAGE_0_REG_INTR1_MASK1_RD(x)	(((x)&TXL_PAGE_0_REG_INTR1_MASK1_MASK)>>1)
	#define TXL_PAGE_0_REG_INTR1_MASK1_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_INTR1_MASK1_MASK)
	#define TXL_PAGE_0_REG_INTR1_MASK0_MASK	0x01
	#define TXL_PAGE_0_REG_INTR1_MASK0_RD(x)	((x)&TXL_PAGE_0_REG_INTR1_MASK0_MASK)
	#define TXL_PAGE_0_REG_INTR1_MASK0_WR(x)	((x)&TXL_PAGE_0_REG_INTR1_MASK0_MASK)
#define TXL_PAGE_0_INTR2_MASK_ADDR 0x77		/* Interrupt #2 Mask Register */
#define CRA_TXL_PAGE_0_INTR2_MASK_ADDR 0x00000077		/* Interrupt #2 Mask Register */
	uint8_t TXL_Page_0_INTR2_MASK;
	#define TXL_PAGE_0_REG_INTR2_MASK7_MASK	0x80
	#define TXL_PAGE_0_REG_INTR2_MASK7_RD(x)	(((x)&TXL_PAGE_0_REG_INTR2_MASK7_MASK)>>7)
	#define TXL_PAGE_0_REG_INTR2_MASK7_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_INTR2_MASK7_MASK)
	#define TXL_PAGE_0_REG_INTR2_MASK6_MASK	0x40
	#define TXL_PAGE_0_REG_INTR2_MASK6_RD(x)	(((x)&TXL_PAGE_0_REG_INTR2_MASK6_MASK)>>6)
	#define TXL_PAGE_0_REG_INTR2_MASK6_WR(x)	(((x)<<6)&TXL_PAGE_0_REG_INTR2_MASK6_MASK)
	#define TXL_PAGE_0_REG_INTR2_MASK5_MASK	0x20
	#define TXL_PAGE_0_REG_INTR2_MASK5_RD(x)	(((x)&TXL_PAGE_0_REG_INTR2_MASK5_MASK)>>5)
	#define TXL_PAGE_0_REG_INTR2_MASK5_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_INTR2_MASK5_MASK)
	#define TXL_PAGE_0_REG_INTR2_MASK4_MASK	0x10
	#define TXL_PAGE_0_REG_INTR2_MASK4_RD(x)	(((x)&TXL_PAGE_0_REG_INTR2_MASK4_MASK)>>4)
	#define TXL_PAGE_0_REG_INTR2_MASK4_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_INTR2_MASK4_MASK)
	#define TXL_PAGE_0_REG_INTR2_MASK3_MASK	0x08
	#define TXL_PAGE_0_REG_INTR2_MASK3_RD(x)	(((x)&TXL_PAGE_0_REG_INTR2_MASK3_MASK)>>3)
	#define TXL_PAGE_0_REG_INTR2_MASK3_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_INTR2_MASK3_MASK)
	#define TXL_PAGE_0_REG_INTR2_MASK2_MASK	0x04
	#define TXL_PAGE_0_REG_INTR2_MASK2_RD(x)	(((x)&TXL_PAGE_0_REG_INTR2_MASK2_MASK)>>2)
	#define TXL_PAGE_0_REG_INTR2_MASK2_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_INTR2_MASK2_MASK)
	#define TXL_PAGE_0_REG_INTR2_MASK1_MASK	0x02
	#define TXL_PAGE_0_REG_INTR2_MASK1_RD(x)	(((x)&TXL_PAGE_0_REG_INTR2_MASK1_MASK)>>1)
	#define TXL_PAGE_0_REG_INTR2_MASK1_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_INTR2_MASK1_MASK)
	#define TXL_PAGE_0_REG_INTR2_MASK0_MASK	0x01
	#define TXL_PAGE_0_REG_INTR2_MASK0_RD(x)	((x)&TXL_PAGE_0_REG_INTR2_MASK0_MASK)
	#define TXL_PAGE_0_REG_INTR2_MASK0_WR(x)	((x)&TXL_PAGE_0_REG_INTR2_MASK0_MASK)
#define TXL_PAGE_0_INTR3_MASK_ADDR 0x78		/* Interrupt #3 Mask Register */
#define CRA_TXL_PAGE_0_INTR3_MASK_ADDR 0x00000078		/* Interrupt #3 Mask Register */
	uint8_t TXL_Page_0_INTR3_MASK;
	#define TXL_PAGE_0_REG_INTR3_MASK7_MASK	0x80
	#define TXL_PAGE_0_REG_INTR3_MASK7_RD(x)	(((x)&TXL_PAGE_0_REG_INTR3_MASK7_MASK)>>7)
	#define TXL_PAGE_0_REG_INTR3_MASK7_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_INTR3_MASK7_MASK)
	#define TXL_PAGE_0_REG_INTR3_MASK6_MASK	0x40
	#define TXL_PAGE_0_REG_INTR3_MASK6_RD(x)	(((x)&TXL_PAGE_0_REG_INTR3_MASK6_MASK)>>6)
	#define TXL_PAGE_0_REG_INTR3_MASK6_WR(x)	(((x)<<6)&TXL_PAGE_0_REG_INTR3_MASK6_MASK)
	#define TXL_PAGE_0_REG_INTR3_MASK5_MASK	0x20
	#define TXL_PAGE_0_REG_INTR3_MASK5_RD(x)	(((x)&TXL_PAGE_0_REG_INTR3_MASK5_MASK)>>5)
	#define TXL_PAGE_0_REG_INTR3_MASK5_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_INTR3_MASK5_MASK)
	#define TXL_PAGE_0_REG_INTR3_MASK4_MASK	0x10
	#define TXL_PAGE_0_REG_INTR3_MASK4_RD(x)	(((x)&TXL_PAGE_0_REG_INTR3_MASK4_MASK)>>4)
	#define TXL_PAGE_0_REG_INTR3_MASK4_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_INTR3_MASK4_MASK)
	#define TXL_PAGE_0_REG_INTR3_MASK3_MASK	0x08
	#define TXL_PAGE_0_REG_INTR3_MASK3_RD(x)	(((x)&TXL_PAGE_0_REG_INTR3_MASK3_MASK)>>3)
	#define TXL_PAGE_0_REG_INTR3_MASK3_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_INTR3_MASK3_MASK)
	#define TXL_PAGE_0_REG_INTR3_MASK2_MASK	0x04
	#define TXL_PAGE_0_REG_INTR3_MASK2_RD(x)	(((x)&TXL_PAGE_0_REG_INTR3_MASK2_MASK)>>2)
	#define TXL_PAGE_0_REG_INTR3_MASK2_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_INTR3_MASK2_MASK)
	#define TXL_PAGE_0_REG_INTR3_MASK1_MASK	0x02
	#define TXL_PAGE_0_REG_INTR3_MASK1_RD(x)	(((x)&TXL_PAGE_0_REG_INTR3_MASK1_MASK)>>1)
	#define TXL_PAGE_0_REG_INTR3_MASK1_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_INTR3_MASK1_MASK)
	#define TXL_PAGE_0_REG_INTR3_MASK0_MASK	0x01
	#define TXL_PAGE_0_REG_INTR3_MASK0_RD(x)	((x)&TXL_PAGE_0_REG_INTR3_MASK0_MASK)
	#define TXL_PAGE_0_REG_INTR3_MASK0_WR(x)	((x)&TXL_PAGE_0_REG_INTR3_MASK0_MASK)
#define TXL_PAGE_0_INTR4_MASK_ADDR 0x79		/* Interrupt #4 Mask Register */
#define CRA_TXL_PAGE_0_INTR4_MASK_ADDR 0x00000079		/* Interrupt #4 Mask Register */
	uint8_t TXL_Page_0_INTR4_MASK;
	#define TXL_PAGE_0_REG_INTR4_MASK1_MASK	0x02
	#define TXL_PAGE_0_REG_INTR4_MASK1_RD(x)	(((x)&TXL_PAGE_0_REG_INTR4_MASK1_MASK)>>1)
	#define TXL_PAGE_0_REG_INTR4_MASK1_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_INTR4_MASK1_MASK)
	#define TXL_PAGE_0_REG_INTR4_MASK0_MASK	0x01
	#define TXL_PAGE_0_REG_INTR4_MASK0_RD(x)	((x)&TXL_PAGE_0_REG_INTR4_MASK0_MASK)
	#define TXL_PAGE_0_REG_INTR4_MASK0_WR(x)	((x)&TXL_PAGE_0_REG_INTR4_MASK0_MASK)
#define TXL_PAGE_0_INTR5_MASK_ADDR 0x7A		/* Interrupt #5 Mask Register */
#define CRA_TXL_PAGE_0_INTR5_MASK_ADDR 0x0000007A		/* Interrupt #5 Mask Register */
	uint8_t TXL_Page_0_INTR5_MASK;
	#define TXL_PAGE_0_REG_INTR5_MASK3_MASK	0x08
	#define TXL_PAGE_0_REG_INTR5_MASK3_RD(x)	(((x)&TXL_PAGE_0_REG_INTR5_MASK3_MASK)>>3)
	#define TXL_PAGE_0_REG_INTR5_MASK3_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_INTR5_MASK3_MASK)
	#define TXL_PAGE_0_REG_INTR5_MASK2_MASK	0x04
	#define TXL_PAGE_0_REG_INTR5_MASK2_RD(x)	(((x)&TXL_PAGE_0_REG_INTR5_MASK2_MASK)>>2)
	#define TXL_PAGE_0_REG_INTR5_MASK2_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_INTR5_MASK2_MASK)
	#define TXL_PAGE_0_REG_INTR5_MASK1_MASK	0x02
	#define TXL_PAGE_0_REG_INTR5_MASK1_RD(x)	(((x)&TXL_PAGE_0_REG_INTR5_MASK1_MASK)>>1)
	#define TXL_PAGE_0_REG_INTR5_MASK1_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_INTR5_MASK1_MASK)
	#define TXL_PAGE_0_REG_INTR5_MASK0_MASK	0x01
	#define TXL_PAGE_0_REG_INTR5_MASK0_RD(x)	((x)&TXL_PAGE_0_REG_INTR5_MASK0_MASK)
	#define TXL_PAGE_0_REG_INTR5_MASK0_WR(x)	((x)&TXL_PAGE_0_REG_INTR5_MASK0_MASK)
#define TXL_PAGE_0_INT_CTRL_ADDR 0x7B		/* Interrupt Control Register */
#define CRA_TXL_PAGE_0_INT_CTRL_ADDR 0x0000007B		/* Interrupt Control Register */
	uint8_t TXL_Page_0_INT_CTRL;
	#define TXL_PAGE_0_REG_SOFT_INTR_EN_MASK	0x08
	#define TXL_PAGE_0_REG_SOFT_INTR_EN_RD(x)	(((x)&TXL_PAGE_0_REG_SOFT_INTR_EN_MASK)>>3)
	#define TXL_PAGE_0_REG_SOFT_INTR_EN_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_SOFT_INTR_EN_MASK)
	#define TXL_PAGE_0_REG_INTR_OD_MASK	0x04
	#define TXL_PAGE_0_REG_INTR_OD_RD(x)	(((x)&TXL_PAGE_0_REG_INTR_OD_MASK)>>2)
	#define TXL_PAGE_0_REG_INTR_OD_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_INTR_OD_MASK)
	#define TXL_PAGE_0_REG_INTR_POLARITY_MASK	0x02
	#define TXL_PAGE_0_REG_INTR_POLARITY_RD(x)	(((x)&TXL_PAGE_0_REG_INTR_POLARITY_MASK)>>1)
	#define TXL_PAGE_0_REG_INTR_POLARITY_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_INTR_POLARITY_MASK)
#define TXL_PAGE_0_HTPLG_T2_ADDR 0x7C		/* Hot Plug Connection Debouncing Timer 2 Register */
#define CRA_TXL_PAGE_0_HTPLG_T2_ADDR 0x0000007C		/* Hot Plug Connection Debouncing Timer 2 Register */
	uint8_t TXL_Page_0_HTPLG_T2;
	#define TXL_PAGE_0_REG_HPD_T2_MASK	0xFF
	#define TXL_PAGE_0_REG_HPD_T2_RD(x)	((x)&TXL_PAGE_0_REG_HPD_T2_MASK)
	#define TXL_PAGE_0_REG_HPD_T2_WR(x)	((x)&TXL_PAGE_0_REG_HPD_T2_MASK)
#define TXL_PAGE_0_HTPLG_T1_ADDR 0x7D		/* Hot Plug Connection Debouncing Timer 1 Register */
#define CRA_TXL_PAGE_0_HTPLG_T1_ADDR 0x0000007D		/* Hot Plug Connection Debouncing Timer 1 Register */
	uint8_t TXL_Page_0_HTPLG_T1;
	#define TXL_PAGE_0_REG_HPD_T1_MASK	0xFF
	#define TXL_PAGE_0_REG_HPD_T1_RD(x)	((x)&TXL_PAGE_0_REG_HPD_T1_MASK)
	#define TXL_PAGE_0_REG_HPD_T1_WR(x)	((x)&TXL_PAGE_0_REG_HPD_T1_MASK)
#define TXL_PAGE_0_UNDEFINED_ADDR_7E 0x7E		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_7E;
#define TXL_PAGE_0_RSVD_ADDR_7F 0x7F		/* reserved */
#define CRA_TXL_PAGE_0_RSVD_ADDR_7F 0x0000007F		/* reserved */
	uint8_t TXL_Page_0_rsvd_7F;
#define TXL_PAGE_0_TMDS_CCTRL_ADDR 0x80		/* TMDS Clock Control Register */
#define CRA_TXL_PAGE_0_TMDS_CCTRL_ADDR 0x00000080		/* TMDS Clock Control Register */
	uint8_t TXL_Page_0_TMDS_CCTRL;
	#define TXL_PAGE_0_REG_BWCTL_MASK	0xC0
	#define TXL_PAGE_0_REG_BWCTL_RD(x)	(((x)&TXL_PAGE_0_REG_BWCTL_MASK)>>6)
	#define TXL_PAGE_0_REG_BWCTL_WR(x)	(((x)<<6)&TXL_PAGE_0_REG_BWCTL_MASK)
	#define TXL_PAGE_0_REG_CLKDETECT_EN_MASK	0x20
	#define TXL_PAGE_0_REG_CLKDETECT_EN_RD(x)	(((x)&TXL_PAGE_0_REG_CLKDETECT_EN_MASK)>>5)
	#define TXL_PAGE_0_REG_CLKDETECT_EN_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_CLKDETECT_EN_MASK)
	#define TXL_PAGE_0_REG_TMDS_OE_MASK	0x10
	#define TXL_PAGE_0_REG_TMDS_OE_RD(x)	(((x)&TXL_PAGE_0_REG_TMDS_OE_MASK)>>4)
	#define TXL_PAGE_0_REG_TMDS_OE_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_TMDS_OE_MASK)
	#define TXL_PAGE_0_REG_SEL_BGR_MASK	0x08
	#define TXL_PAGE_0_REG_SEL_BGR_RD(x)	(((x)&TXL_PAGE_0_REG_SEL_BGR_MASK)>>3)
	#define TXL_PAGE_0_REG_SEL_BGR_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_SEL_BGR_MASK)
	#define TXL_PAGE_0_REG_BGRCTL_MASK	0x07
	#define TXL_PAGE_0_REG_BGRCTL_RD(x)	((x)&TXL_PAGE_0_REG_BGRCTL_MASK)
	#define TXL_PAGE_0_REG_BGRCTL_WR(x)	((x)&TXL_PAGE_0_REG_BGRCTL_MASK)
#define TXL_PAGE_0_TMDS_CSTAT_ADDR 0x81		/* TMDS Clock Status Register */
#define CRA_TXL_PAGE_0_TMDS_CSTAT_ADDR 0x00000081		/* TMDS Clock Status Register */
	uint8_t TXL_Page_0_TMDS_CSTAT;
	#define TXL_PAGE_0_PDO_MASK	0x01
	#define TXL_PAGE_0_PDO_RD(x)	((x)&TXL_PAGE_0_PDO_MASK)
	#define TXL_PAGE_0_PDO_WR(x)	((x)&TXL_PAGE_0_PDO_MASK)
#define TXL_PAGE_0_TMDS_CTRL_ADDR 0x82		/* TMDS Control Register */
#define CRA_TXL_PAGE_0_TMDS_CTRL_ADDR 0x00000082		/* TMDS Control Register */
	uint8_t TXL_Page_0_TMDS_CTRL;
	#define TXL_PAGE_0_REG_TMDS_EN_MASK	0x80
	#define TXL_PAGE_0_REG_TMDS_EN_RD(x)	(((x)&TXL_PAGE_0_REG_TMDS_EN_MASK)>>7)
	#define TXL_PAGE_0_REG_TMDS_EN_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_TMDS_EN_MASK)
	#define TXL_PAGE_0_REG_TCLK_SEL_MASK	0x60
	#define TXL_PAGE_0_REG_TCLK_SEL_RD(x)	(((x)&TXL_PAGE_0_REG_TCLK_SEL_MASK)>>5)
	#define TXL_PAGE_0_REG_TCLK_SEL_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_TCLK_SEL_MASK)
	#define TXL_PAGE_0_REG_SWCTL_MASK	0x0C
	#define TXL_PAGE_0_REG_SWCTL_RD(x)	(((x)&TXL_PAGE_0_REG_SWCTL_MASK)>>2)
	#define TXL_PAGE_0_REG_SWCTL_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_SWCTL_MASK)
	#define TXL_PAGE_0_REG_BGRTEST_MASK	0x02
	#define TXL_PAGE_0_REG_BGRTEST_RD(x)	(((x)&TXL_PAGE_0_REG_BGRTEST_MASK)>>1)
	#define TXL_PAGE_0_REG_BGRTEST_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_BGRTEST_MASK)
	#define TXL_PAGE_0_REG_STERMON_MASK	0x01
	#define TXL_PAGE_0_REG_STERMON_RD(x)	((x)&TXL_PAGE_0_REG_STERMON_MASK)
	#define TXL_PAGE_0_REG_STERMON_WR(x)	((x)&TXL_PAGE_0_REG_STERMON_MASK)
#define TXL_PAGE_0_TMDS_CTRL2_ADDR 0x83		/* TMDS Control #2 Register */
#define CRA_TXL_PAGE_0_TMDS_CTRL2_ADDR 0x00000083		/* TMDS Control #2 Register */
	uint8_t TXL_Page_0_TMDS_CTRL2;
	#define TXL_PAGE_0_REG_CLKMULT_CTL_MASK	0x30
	#define TXL_PAGE_0_REG_CLKMULT_CTL_RD(x)	(((x)&TXL_PAGE_0_REG_CLKMULT_CTL_MASK)>>4)
	#define TXL_PAGE_0_REG_CLKMULT_CTL_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_CLKMULT_CTL_MASK)
	#define TXL_PAGE_0_REG_DPCOLOR_CTL_MASK	0x0C
	#define TXL_PAGE_0_REG_DPCOLOR_CTL_RD(x)	(((x)&TXL_PAGE_0_REG_DPCOLOR_CTL_MASK)>>2)
	#define TXL_PAGE_0_REG_DPCOLOR_CTL_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_DPCOLOR_CTL_MASK)
#define TXL_PAGE_0_TMDS_CTRL3_ADDR 0x84		/* TMDS Control #3 Register */
#define CRA_TXL_PAGE_0_TMDS_CTRL3_ADDR 0x00000084		/* TMDS Control #3 Register */
	uint8_t TXL_Page_0_TMDS_CTRL3;
	#define TXL_PAGE_0_REG_ACLKCOUNT_MASK	0x70
	#define TXL_PAGE_0_REG_ACLKCOUNT_RD(x)	(((x)&TXL_PAGE_0_REG_ACLKCOUNT_MASK)>>4)
	#define TXL_PAGE_0_REG_ACLKCOUNT_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_ACLKCOUNT_MASK)
#define TXL_PAGE_0_UNDEFINED_ADDR_85 0x85		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_85;
#define TXL_PAGE_0_UNDEFINED_ADDR_86 0x86		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_86;
#define TXL_PAGE_0_UNDEFINED_ADDR_87 0x87		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_87;
#define TXL_PAGE_0_UNDEFINED_ADDR_88 0x88		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_88;
#define TXL_PAGE_0_UNDEFINED_ADDR_89 0x89		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_89;
#define TXL_PAGE_0_UNDEFINED_ADDR_8A 0x8A		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_8A;
#define TXL_PAGE_0_UNDEFINED_ADDR_8B 0x8B		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_8B;
#define TXL_PAGE_0_UNDEFINED_ADDR_8C 0x8C		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_8C;
#define TXL_PAGE_0_UNDEFINED_ADDR_8D 0x8D		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_8D;
#define TXL_PAGE_0_UNDEFINED_ADDR_8E 0x8E		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_8E;
#define TXL_PAGE_0_RSVD_ADDR_8F 0x8F		/* reserved */
#define CRA_TXL_PAGE_0_RSVD_ADDR_8F 0x0000008F		/* reserved */
	uint8_t TXL_Page_0_rsvd_8F;
#define TXL_PAGE_0_XVYCC2RGB_CTL_ADDR 0x90		/* xvYCC2RGB Control Register */
#define CRA_TXL_PAGE_0_XVYCC2RGB_CTL_ADDR 0x00000090		/* xvYCC2RGB Control Register */
	uint8_t TXL_Page_0_XVYCC2RGB_CTL;
	#define TXL_PAGE_0_REG_EXPONLY_MASK	0x10
	#define TXL_PAGE_0_REG_EXPONLY_RD(x)	(((x)&TXL_PAGE_0_REG_EXPONLY_MASK)>>4)
	#define TXL_PAGE_0_REG_EXPONLY_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_EXPONLY_MASK)
	#define TXL_PAGE_0_REG_BYPASSALL_MASK	0x08
	#define TXL_PAGE_0_REG_BYPASSALL_RD(x)	(((x)&TXL_PAGE_0_REG_BYPASSALL_MASK)>>3)
	#define TXL_PAGE_0_REG_BYPASSALL_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_BYPASSALL_MASK)
	#define TXL_PAGE_0_REG_SWOVRIDE_MASK	0x04
	#define TXL_PAGE_0_REG_SWOVRIDE_RD(x)	(((x)&TXL_PAGE_0_REG_SWOVRIDE_MASK)>>2)
	#define TXL_PAGE_0_REG_SWOVRIDE_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_SWOVRIDE_MASK)
	#define TXL_PAGE_0_REG_FULLRANGE_MASK	0x02
	#define TXL_PAGE_0_REG_FULLRANGE_RD(x)	(((x)&TXL_PAGE_0_REG_FULLRANGE_MASK)>>1)
	#define TXL_PAGE_0_REG_FULLRANGE_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_FULLRANGE_MASK)
	#define TXL_PAGE_0_REG_XVYCCSEL_MASK	0x01
	#define TXL_PAGE_0_REG_XVYCCSEL_RD(x)	((x)&TXL_PAGE_0_REG_XVYCCSEL_MASK)
	#define TXL_PAGE_0_REG_XVYCCSEL_WR(x)	((x)&TXL_PAGE_0_REG_XVYCCSEL_MASK)
#define TXL_PAGE_0_Y2RGB_COEFF_LOW_ADDR 0x91		/* xvYCC2RGB Y2R Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_Y2RGB_COEFF_LOW_ADDR 0x00000091		/* xvYCC2RGB Y2R Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_Y2RGB_COEFF_LOW;
	#define TXL_PAGE_0_REG_COEFY2RGB_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_COEFY2RGB_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_COEFY2RGB_B7_0_MASK)
	#define TXL_PAGE_0_REG_COEFY2RGB_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_COEFY2RGB_B7_0_MASK)
#define TXL_PAGE_0_Y2RGB_COEFF_UP_ADDR 0x92		/* xvYCC2RGB Y2R Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_Y2RGB_COEFF_UP_ADDR 0x00000092		/* xvYCC2RGB Y2R Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_Y2RGB_COEFF_UP;
	#define TXL_PAGE_0_REG_COEFY2RGB_B12_8_MASK	0x1F
	#define TXL_PAGE_0_REG_COEFY2RGB_B12_8_RD(x)	((x)&TXL_PAGE_0_REG_COEFY2RGB_B12_8_MASK)
	#define TXL_PAGE_0_REG_COEFY2RGB_B12_8_WR(x)	((x)&TXL_PAGE_0_REG_COEFY2RGB_B12_8_MASK)
#define TXL_PAGE_0_CR2Y_COEFF_LOW_ADDR 0x93		/* xvYCC2RGB Cr2R Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_CR2Y_COEFF_LOW_ADDR 0x00000093		/* xvYCC2RGB Cr2R Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_Cr2Y_COEFF_LOW;
	#define TXL_PAGE_0_REG_COEFCR2Y_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_COEFCR2Y_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_COEFCR2Y_B7_0_MASK)
	#define TXL_PAGE_0_REG_COEFCR2Y_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_COEFCR2Y_B7_0_MASK)
#define TXL_PAGE_0_CR2Y_COEFF_UP_ADDR 0x94		/* xvYCC2RGB Cr2R Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_CR2Y_COEFF_UP_ADDR 0x00000094		/* xvYCC2RGB Cr2R Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_Cr2Y_COEFF_UP;
	#define TXL_PAGE_0_REG_COEFCR2Y_B12_8_MASK	0x1F
	#define TXL_PAGE_0_REG_COEFCR2Y_B12_8_RD(x)	((x)&TXL_PAGE_0_REG_COEFCR2Y_B12_8_MASK)
	#define TXL_PAGE_0_REG_COEFCR2Y_B12_8_WR(x)	((x)&TXL_PAGE_0_REG_COEFCR2Y_B12_8_MASK)
#define TXL_PAGE_0_CB2B_COEFF_LOW_ADDR 0x95		/* xvYCC2RGB Cb2B Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_CB2B_COEFF_LOW_ADDR 0x00000095		/* xvYCC2RGB Cb2B Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_Cb2B_COEFF_LOW;
	#define TXL_PAGE_0_REG_COEFCB2B_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_COEFCB2B_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_COEFCB2B_B7_0_MASK)
	#define TXL_PAGE_0_REG_COEFCB2B_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_COEFCB2B_B7_0_MASK)
#define TXL_PAGE_0_CB2B_COEFF_UP_ADDR 0x96		/* xvYCC2RGB Cb2B Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_CB2B_COEFF_UP_ADDR 0x00000096		/* xvYCC2RGB Cb2B Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_Cb2B_COEFF_UP;
	#define TXL_PAGE_0_REG_COEFCB2B_B12_8_MASK	0x1F
	#define TXL_PAGE_0_REG_COEFCB2B_B12_8_RD(x)	((x)&TXL_PAGE_0_REG_COEFCB2B_B12_8_MASK)
	#define TXL_PAGE_0_REG_COEFCB2B_B12_8_WR(x)	((x)&TXL_PAGE_0_REG_COEFCB2B_B12_8_MASK)
#define TXL_PAGE_0_CR2G_COEFF_LOW_ADDR 0x97		/* xvYCC2RGB Cr2G Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_CR2G_COEFF_LOW_ADDR 0x00000097		/* xvYCC2RGB Cr2G Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_Cr2G_COEFF_LOW;
	#define TXL_PAGE_0_REG_COEFCR2G_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_COEFCR2G_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_COEFCR2G_B7_0_MASK)
	#define TXL_PAGE_0_REG_COEFCR2G_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_COEFCR2G_B7_0_MASK)
#define TXL_PAGE_0_CR2G_COEFF_UP_ADDR 0x98		/* xvYCC2RGB Cr2G Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_CR2G_COEFF_UP_ADDR 0x00000098		/* xvYCC2RGB Cr2G Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_Cr2G_COEFF_UP;
	#define TXL_PAGE_0_REG_COEFCR2G_B12_8_MASK	0x1F
	#define TXL_PAGE_0_REG_COEFCR2G_B12_8_RD(x)	((x)&TXL_PAGE_0_REG_COEFCR2G_B12_8_MASK)
	#define TXL_PAGE_0_REG_COEFCR2G_B12_8_WR(x)	((x)&TXL_PAGE_0_REG_COEFCR2G_B12_8_MASK)
#define TXL_PAGE_0_CB2G_COEFF_LOW_ADDR 0x99		/* xvYCC2RGB Cb2G Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_CB2G_COEFF_LOW_ADDR 0x00000099		/* xvYCC2RGB Cb2G Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_Cb2G_COEFF_LOW;
	#define TXL_PAGE_0_REG_COEFCB2G_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_COEFCB2G_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_COEFCB2G_B7_0_MASK)
	#define TXL_PAGE_0_REG_COEFCB2G_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_COEFCB2G_B7_0_MASK)
#define TXL_PAGE_0_CB2G_COEFF_UP_ADDR 0x9A		/* xvYCC2RGB Cb2G Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_CB2G_COEFF_UP_ADDR 0x0000009A		/* xvYCC2RGB Cb2G Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_Cb2G_COEFF_UP;
	#define TXL_PAGE_0_REG_COEFCB2G_B12_8_MASK	0x1F
	#define TXL_PAGE_0_REG_COEFCB2G_B12_8_RD(x)	((x)&TXL_PAGE_0_REG_COEFCB2G_B12_8_MASK)
	#define TXL_PAGE_0_REG_COEFCB2G_B12_8_WR(x)	((x)&TXL_PAGE_0_REG_COEFCB2G_B12_8_MASK)
#define TXL_PAGE_0_YOFFSET1_LOW_ADDR 0x9B		/* xvYCC2RGB  Y Offset Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_YOFFSET1_LOW_ADDR 0x0000009B		/* xvYCC2RGB  Y Offset Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_YOFFSET1_LOW;
	#define TXL_PAGE_0_REG_YOFFSET1_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_YOFFSET1_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_YOFFSET1_B7_0_MASK)
	#define TXL_PAGE_0_REG_YOFFSET1_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_YOFFSET1_B7_0_MASK)
#define TXL_PAGE_0_YOFFSET1_UP_ADDR 0x9C		/* xvYCC2RGB Y Offset Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_YOFFSET1_UP_ADDR 0x0000009C		/* xvYCC2RGB Y Offset Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_YOFFSET1_UP;
	#define TXL_PAGE_0_REG_YOFFSET1_B11_8_MASK	0x0F
	#define TXL_PAGE_0_REG_YOFFSET1_B11_8_RD(x)	((x)&TXL_PAGE_0_REG_YOFFSET1_B11_8_MASK)
	#define TXL_PAGE_0_REG_YOFFSET1_B11_8_WR(x)	((x)&TXL_PAGE_0_REG_YOFFSET1_B11_8_MASK)
#define TXL_PAGE_0_OFFSET1_LOW_ADDR 0x9D		/* xvYCC2RGB  Offset Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_OFFSET1_LOW_ADDR 0x0000009D		/* xvYCC2RGB  Offset Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_OFFSET1_LOW;
	#define TXL_PAGE_0_REG_OFFSET1_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_OFFSET1_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_OFFSET1_B7_0_MASK)
	#define TXL_PAGE_0_REG_OFFSET1_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_OFFSET1_B7_0_MASK)
#define TXL_PAGE_0_OFFSET1_MID_ADDR 0x9E		/* xvYCC2RGB Offset Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_OFFSET1_MID_ADDR 0x0000009E		/* xvYCC2RGB Offset Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_OFFSET1_MID;
	#define TXL_PAGE_0_REG_OFFSET1_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_OFFSET1_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_OFFSET1_B15_8_MASK)
	#define TXL_PAGE_0_REG_OFFSET1_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_OFFSET1_B15_8_MASK)
#define TXL_PAGE_0_OFFSET1_UP_ADDR 0x9F		/* xvYCC2RGB Offset Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_OFFSET1_UP_ADDR 0x0000009F		/* xvYCC2RGB Offset Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_OFFSET1_UP;
	#define TXL_PAGE_0_REG_OFFSET1_B23_16_MASK	0xFF
	#define TXL_PAGE_0_REG_OFFSET1_B23_16_RD(x)	((x)&TXL_PAGE_0_REG_OFFSET1_B23_16_MASK)
	#define TXL_PAGE_0_REG_OFFSET1_B23_16_WR(x)	((x)&TXL_PAGE_0_REG_OFFSET1_B23_16_MASK)
#define TXL_PAGE_0_OFFSET2_LOW_ADDR 0xA0		/* xvYCC2RGB Offset2 Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_OFFSET2_LOW_ADDR 0x000000A0		/* xvYCC2RGB Offset2 Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_OFFSET2_LOW;
	#define TXL_PAGE_0_REG_OFFSET2_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_OFFSET2_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_OFFSET2_B7_0_MASK)
	#define TXL_PAGE_0_REG_OFFSET2_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_OFFSET2_B7_0_MASK)
#define TXL_PAGE_0_OFFSET2_UP_ADDR 0xA1		/* xvYCC2RGB Offset Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_OFFSET2_UP_ADDR 0x000000A1		/* xvYCC2RGB Offset Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_OFFSET2_UP;
	#define TXL_PAGE_0_REG_OFFSET2_B11_8_MASK	0x0F
	#define TXL_PAGE_0_REG_OFFSET2_B11_8_RD(x)	((x)&TXL_PAGE_0_REG_OFFSET2_B11_8_MASK)
	#define TXL_PAGE_0_REG_OFFSET2_B11_8_WR(x)	((x)&TXL_PAGE_0_REG_OFFSET2_B11_8_MASK)
#define TXL_PAGE_0_DCLEVEL_LOW_ADDR 0xA2		/* xvYCC2RGB DClevel Coefficient lower uint8_t Register */
#define CRA_TXL_PAGE_0_DCLEVEL_LOW_ADDR 0x000000A2		/* xvYCC2RGB DClevel Coefficient lower uint8_t Register */
	uint8_t TXL_Page_0_DClevel_LOW;
	#define TXL_PAGE_0_REG_DCLEVEL_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_DCLEVEL_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_DCLEVEL_B7_0_MASK)
	#define TXL_PAGE_0_REG_DCLEVEL_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_DCLEVEL_B7_0_MASK)
#define TXL_PAGE_0_DCLEVEL_UP_ADDR 0xA3		/* xvYCC2RGB DClevel Coefficient upper uint8_t Register */
#define CRA_TXL_PAGE_0_DCLEVEL_UP_ADDR 0x000000A3		/* xvYCC2RGB DClevel Coefficient upper uint8_t Register */
	uint8_t TXL_Page_0_DClevel_UP;
	#define TXL_PAGE_0_REG_DCLEVEL_B13_8_MASK	0x3F
	#define TXL_PAGE_0_REG_DCLEVEL_B13_8_RD(x)	((x)&TXL_PAGE_0_REG_DCLEVEL_B13_8_MASK)
	#define TXL_PAGE_0_REG_DCLEVEL_B13_8_WR(x)	((x)&TXL_PAGE_0_REG_DCLEVEL_B13_8_MASK)
#define TXL_PAGE_0_UNDEFINED_ADDR_A4 0xA4		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_A4;
#define TXL_PAGE_0_UNDEFINED_ADDR_A5 0xA5		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_A5;
#define TXL_PAGE_0_UNDEFINED_ADDR_A6 0xA6		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_A6;
#define TXL_PAGE_0_UNDEFINED_ADDR_A7 0xA7		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_A7;
#define TXL_PAGE_0_UNDEFINED_ADDR_A8 0xA8		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_A8;
#define TXL_PAGE_0_UNDEFINED_ADDR_A9 0xA9		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_A9;
#define TXL_PAGE_0_UNDEFINED_ADDR_AA 0xAA		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_AA;
#define TXL_PAGE_0_UNDEFINED_ADDR_AB 0xAB		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_AB;
#define TXL_PAGE_0_UNDEFINED_ADDR_AC 0xAC		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_AC;
#define TXL_PAGE_0_UNDEFINED_ADDR_AD 0xAD		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_AD;
#define TXL_PAGE_0_UNDEFINED_ADDR_AE 0xAE		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_AE;
#define TXL_PAGE_0_UNDEFINED_ADDR_AF 0xAF		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_AF;
#define TXL_PAGE_0_UNDEFINED_ADDR_B0 0xB0		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_B0;
#define TXL_PAGE_0_UNDEFINED_ADDR_B1 0xB1		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_B1;
#define TXL_PAGE_0_UNDEFINED_ADDR_B2 0xB2		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_B2;
#define TXL_PAGE_0_UNDEFINED_ADDR_B3 0xB3		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_B3;
#define TXL_PAGE_0_UNDEFINED_ADDR_B4 0xB4		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_B4;
#define TXL_PAGE_0_UNDEFINED_ADDR_B5 0xB5		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_B5;
#define TXL_PAGE_0_UNDEFINED_ADDR_B6 0xB6		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_B6;
#define TXL_PAGE_0_UNDEFINED_ADDR_B7 0xB7		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_B7;
#define TXL_PAGE_0_UNDEFINED_ADDR_B8 0xB8		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_B8;
#define TXL_PAGE_0_UNDEFINED_ADDR_B9 0xB9		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_B9;
#define TXL_PAGE_0_RSVD_ADDR_BA 0xBA		/* reserved */
#define CRA_TXL_PAGE_0_RSVD_ADDR_BA 0x000000BA		/* reserved */
	uint8_t TXL_Page_0_rsvd_BA;
#define TXL_PAGE_0_BIST_CTRL_ADDR 0xBB		/* BIST CNTL Register */
#define CRA_TXL_PAGE_0_BIST_CTRL_ADDR 0x000000BB		/* BIST CNTL Register */
	uint8_t TXL_Page_0_BIST_CTRL;
	#define TXL_PAGE_0_REG_BIST_START_BIT_MASK	0x10
	#define TXL_PAGE_0_REG_BIST_START_BIT_RD(x)	(((x)&TXL_PAGE_0_REG_BIST_START_BIT_MASK)>>4)
	#define TXL_PAGE_0_REG_BIST_START_BIT_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_BIST_START_BIT_MASK)
	#define TXL_PAGE_0_REG_BIST_ALWAYS_ON_MASK	0x08
	#define TXL_PAGE_0_REG_BIST_ALWAYS_ON_RD(x)	(((x)&TXL_PAGE_0_REG_BIST_ALWAYS_ON_MASK)>>3)
	#define TXL_PAGE_0_REG_BIST_ALWAYS_ON_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_BIST_ALWAYS_ON_MASK)
	#define TXL_PAGE_0_REG_BIST_TRANS_MASK	0x04
	#define TXL_PAGE_0_REG_BIST_TRANS_RD(x)	(((x)&TXL_PAGE_0_REG_BIST_TRANS_MASK)>>2)
	#define TXL_PAGE_0_REG_BIST_TRANS_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_BIST_TRANS_MASK)
	#define TXL_PAGE_0_REG_BIST_RESET_MASK	0x02
	#define TXL_PAGE_0_REG_BIST_RESET_RD(x)	(((x)&TXL_PAGE_0_REG_BIST_RESET_MASK)>>1)
	#define TXL_PAGE_0_REG_BIST_RESET_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_BIST_RESET_MASK)
	#define TXL_PAGE_0_REG_BIST_EN_MASK	0x01
	#define TXL_PAGE_0_REG_BIST_EN_RD(x)	((x)&TXL_PAGE_0_REG_BIST_EN_MASK)
	#define TXL_PAGE_0_REG_BIST_EN_WR(x)	((x)&TXL_PAGE_0_REG_BIST_EN_MASK)
#define TXL_PAGE_0_BIST_STATUS_ADDR 0xBC		/* Bist Status Register */
#define CRA_TXL_PAGE_0_BIST_STATUS_ADDR 0x000000BC		/* Bist Status Register */
	uint8_t TXL_Page_0_BIST_STATUS;
	#define TXL_PAGE_0_BIST_STATUS_1_MASK	0x03
	#define TXL_PAGE_0_BIST_STATUS_1_RD(x)	((x)&TXL_PAGE_0_BIST_STATUS_1_MASK)
	#define TXL_PAGE_0_BIST_STATUS_1_WR(x)	((x)&TXL_PAGE_0_BIST_STATUS_1_MASK)
#define TXL_PAGE_0_BIST_TEST_SEL_ADDR 0xBD		/* BIST DURATION0 Register */
#define CRA_TXL_PAGE_0_BIST_TEST_SEL_ADDR 0x000000BD		/* BIST DURATION0 Register */
	uint8_t TXL_Page_0_BIST_TEST_SEL;
	#define TXL_PAGE_0_REG_BIST_PATT_SEL_MASK	0x0F
	#define TXL_PAGE_0_REG_BIST_PATT_SEL_RD(x)	((x)&TXL_PAGE_0_REG_BIST_PATT_SEL_MASK)
	#define TXL_PAGE_0_REG_BIST_PATT_SEL_WR(x)	((x)&TXL_PAGE_0_REG_BIST_PATT_SEL_MASK)
#define TXL_PAGE_0_BIST_VIDEO_MODE_ADDR 0xBE		/* BIST VIDEO_MODE Register */
#define CRA_TXL_PAGE_0_BIST_VIDEO_MODE_ADDR 0x000000BE		/* BIST VIDEO_MODE Register */
	uint8_t TXL_Page_0_BIST_VIDEO_MODE;
	#define TXL_PAGE_0_REG_BIST_VIDEO_MODE_B3_MASK	0x08
	#define TXL_PAGE_0_REG_BIST_VIDEO_MODE_B3_RD(x)	(((x)&TXL_PAGE_0_REG_BIST_VIDEO_MODE_B3_MASK)>>3)
	#define TXL_PAGE_0_REG_BIST_VIDEO_MODE_B3_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_BIST_VIDEO_MODE_B3_MASK)
	#define TXL_PAGE_0_REG_BIST_VIDEO_MODE_B2_0_MASK	0x07
	#define TXL_PAGE_0_REG_BIST_VIDEO_MODE_B2_0_RD(x)	((x)&TXL_PAGE_0_REG_BIST_VIDEO_MODE_B2_0_MASK)
	#define TXL_PAGE_0_REG_BIST_VIDEO_MODE_B2_0_WR(x)	((x)&TXL_PAGE_0_REG_BIST_VIDEO_MODE_B2_0_MASK)
#define TXL_PAGE_0_BIST_DURATION_0_ADDR 0xBF		/* BIST DURATION0 Register */
#define CRA_TXL_PAGE_0_BIST_DURATION_0_ADDR 0x000000BF		/* BIST DURATION0 Register */
	uint8_t TXL_Page_0_BIST_DURATION_0;
	#define TXL_PAGE_0_REG_BIST_DURATION_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_BIST_DURATION_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_BIST_DURATION_B7_0_MASK)
	#define TXL_PAGE_0_REG_BIST_DURATION_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_BIST_DURATION_B7_0_MASK)
#define TXL_PAGE_0_BIST_DURATION_1_ADDR 0xC0		/* BIST DURATION1 Register */
#define CRA_TXL_PAGE_0_BIST_DURATION_1_ADDR 0x000000C0		/* BIST DURATION1 Register */
	uint8_t TXL_Page_0_BIST_DURATION_1;
	#define TXL_PAGE_0_REG_BIST_DURATION_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_BIST_DURATION_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_BIST_DURATION_B15_8_MASK)
	#define TXL_PAGE_0_REG_BIST_DURATION_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_BIST_DURATION_B15_8_MASK)
#define TXL_PAGE_0_BIST_DURATION_2_ADDR 0xC1		/* BIST DURATION2 Register */
#define CRA_TXL_PAGE_0_BIST_DURATION_2_ADDR 0x000000C1		/* BIST DURATION2 Register */
	uint8_t TXL_Page_0_BIST_DURATION_2;
	#define TXL_PAGE_0_REG_BIST_DURATION_B22_16_MASK	0x7F
	#define TXL_PAGE_0_REG_BIST_DURATION_B22_16_RD(x)	((x)&TXL_PAGE_0_REG_BIST_DURATION_B22_16_MASK)
	#define TXL_PAGE_0_REG_BIST_DURATION_B22_16_WR(x)	((x)&TXL_PAGE_0_REG_BIST_DURATION_B22_16_MASK)
#define TXL_PAGE_0_BIST_10BIT_PATTERN2_0_ADDR 0xC2		/* BIST 8BIT_PATTERN_L Register */
#define CRA_TXL_PAGE_0_BIST_10BIT_PATTERN2_0_ADDR 0x000000C2		/* BIST 8BIT_PATTERN_L Register */
	uint8_t TXL_Page_0_BIST_10BIT_PATTERN2_0;
	#define TXL_PAGE_0_REG_BIST_10BIT_PATT2_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_BIST_10BIT_PATT2_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_BIST_10BIT_PATT2_B7_0_MASK)
	#define TXL_PAGE_0_REG_BIST_10BIT_PATT2_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_BIST_10BIT_PATT2_B7_0_MASK)
#define TXL_PAGE_0_BIST_10BIT_PATTERN2_1_ADDR 0xC3		/* BIST 8BIT_PATTERN_H Register */
#define CRA_TXL_PAGE_0_BIST_10BIT_PATTERN2_1_ADDR 0x000000C3		/* BIST 8BIT_PATTERN_H Register */
	uint8_t TXL_Page_0_BIST_10BIT_PATTERN2_1;
	#define TXL_PAGE_0_REG_BIST_10BIT_PATT2_B9_8_MASK	0x03
	#define TXL_PAGE_0_REG_BIST_10BIT_PATT2_B9_8_RD(x)	((x)&TXL_PAGE_0_REG_BIST_10BIT_PATT2_B9_8_MASK)
	#define TXL_PAGE_0_REG_BIST_10BIT_PATT2_B9_8_WR(x)	((x)&TXL_PAGE_0_REG_BIST_10BIT_PATT2_B9_8_MASK)
#define TXL_PAGE_0_BIST_10BIT_PATTERN_1_0_ADDR 0xC4		/* BIST 10BIT_PATTERN_L Register */
#define CRA_TXL_PAGE_0_BIST_10BIT_PATTERN_1_0_ADDR 0x000000C4		/* BIST 10BIT_PATTERN_L Register */
	uint8_t TXL_Page_0_BIST_10BIT_PATTERN_1_0;
	#define TXL_PAGE_0_REG_BIST_10BIT_PATT1_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_BIST_10BIT_PATT1_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_BIST_10BIT_PATT1_B7_0_MASK)
	#define TXL_PAGE_0_REG_BIST_10BIT_PATT1_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_BIST_10BIT_PATT1_B7_0_MASK)
#define TXL_PAGE_0_BIST_10BIT_PATTERN_1_1_ADDR 0xC5		/* BIST 10BIT_PATTERN_H Register */
#define CRA_TXL_PAGE_0_BIST_10BIT_PATTERN_1_1_ADDR 0x000000C5		/* BIST 10BIT_PATTERN_H Register */
	uint8_t TXL_Page_0_BIST_10BIT_PATTERN_1_1;
	#define TXL_PAGE_0_REG_BIST_10BIT_PATT1_B9_8_MASK	0x03
	#define TXL_PAGE_0_REG_BIST_10BIT_PATT1_B9_8_RD(x)	((x)&TXL_PAGE_0_REG_BIST_10BIT_PATT1_B9_8_MASK)
	#define TXL_PAGE_0_REG_BIST_10BIT_PATT1_B9_8_WR(x)	((x)&TXL_PAGE_0_REG_BIST_10BIT_PATT1_B9_8_MASK)
#define TXL_PAGE_0_CEC_CTRL_ADDR 0xC6		/* CEC Control Register */
#define CRA_TXL_PAGE_0_CEC_CTRL_ADDR 0x000000C6		/* CEC Control Register */
	uint8_t TXL_Page_0_CEC_CTRL;
	#define TXL_PAGE_0_REG_CALIB_CEC_EN_MASK	0x04
	#define TXL_PAGE_0_REG_CALIB_CEC_EN_RD(x)	(((x)&TXL_PAGE_0_REG_CALIB_CEC_EN_MASK)>>2)
	#define TXL_PAGE_0_REG_CALIB_CEC_EN_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_CALIB_CEC_EN_MASK)
	#define TXL_PAGE_0_REG_CEC_INTR_EN_MASK	0x01
	#define TXL_PAGE_0_REG_CEC_INTR_EN_RD(x)	((x)&TXL_PAGE_0_REG_CEC_INTR_EN_MASK)
	#define TXL_PAGE_0_REG_CEC_INTR_EN_WR(x)	((x)&TXL_PAGE_0_REG_CEC_INTR_EN_MASK)
#define TXL_PAGE_0_LM_DDC_ADDR 0xC7		/* HDCP Repeater DDC Control Switch Register */
#define CRA_TXL_PAGE_0_LM_DDC_ADDR 0x000000C7		/* HDCP Repeater DDC Control Switch Register */
	uint8_t TXL_Page_0_LM_DDC;
	#define TXL_PAGE_0_REG_SW_TPI_EN_MASK	0x80
	#define TXL_PAGE_0_REG_SW_TPI_EN_RD(x)	(((x)&TXL_PAGE_0_REG_SW_TPI_EN_MASK)>>7)
	#define TXL_PAGE_0_REG_SW_TPI_EN_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_SW_TPI_EN_MASK)
	#define TXL_PAGE_0_REG_VIDEO_MUTE_EN_MASK	0x20
	#define TXL_PAGE_0_REG_VIDEO_MUTE_EN_RD(x)	(((x)&TXL_PAGE_0_REG_VIDEO_MUTE_EN_MASK)>>5)
	#define TXL_PAGE_0_REG_VIDEO_MUTE_EN_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_VIDEO_MUTE_EN_MASK)
	#define TXL_PAGE_0_REG_DDC_TPI_SW_MASK	0x04
	#define TXL_PAGE_0_REG_DDC_TPI_SW_RD(x)	(((x)&TXL_PAGE_0_REG_DDC_TPI_SW_MASK)>>2)
	#define TXL_PAGE_0_REG_DDC_TPI_SW_WR(x)	(((x)<<2)&TXL_PAGE_0_REG_DDC_TPI_SW_MASK)
	#define TXL_PAGE_0_REG_DDC_GPU_REQUEST_MASK	0x01
	#define TXL_PAGE_0_REG_DDC_GPU_REQUEST_RD(x)	((x)&TXL_PAGE_0_REG_DDC_GPU_REQUEST_MASK)
	#define TXL_PAGE_0_REG_DDC_GPU_REQUEST_WR(x)	((x)&TXL_PAGE_0_REG_DDC_GPU_REQUEST_MASK)
#define TXL_PAGE_0_RSVD_ADDR_C8 0xC8		/* reserved */
#define CRA_TXL_PAGE_0_RSVD_ADDR_C8 0x000000C8		/* reserved */
	uint8_t TXL_Page_0_rsvd_C8;
#define TXL_PAGE_0_UNDEFINED_ADDR_C9 0xC9		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_C9;
#define TXL_PAGE_0_UNDEFINED_ADDR_CA 0xCA		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_CA;
#define TXL_PAGE_0_UNDEFINED_ADDR_CB 0xCB		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_CB;
#define TXL_PAGE_0_TXSHA_CTRL_ADDR 0xCC		/* HDCP Repeater Control Register */
#define CRA_TXL_PAGE_0_TXSHA_CTRL_ADDR 0x000000CC		/* HDCP Repeater Control Register */
	uint8_t TXL_Page_0_txSHA_ctrl;
	#define TXL_PAGE_0_REG_SHA_M0_RD_EN_MASK	0x08
	#define TXL_PAGE_0_REG_SHA_M0_RD_EN_RD(x)	(((x)&TXL_PAGE_0_REG_SHA_M0_RD_EN_MASK)>>3)
	#define TXL_PAGE_0_REG_SHA_M0_RD_EN_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_SHA_M0_RD_EN_MASK)
	#define TXL_PAGE_0_REG_SHA_GO_STAT_MASK	0x01
	#define TXL_PAGE_0_REG_SHA_GO_STAT_RD(x)	((x)&TXL_PAGE_0_REG_SHA_GO_STAT_MASK)
	#define TXL_PAGE_0_REG_SHA_GO_STAT_WR(x)	((x)&TXL_PAGE_0_REG_SHA_GO_STAT_MASK)
#define TXL_PAGE_0_TXKSV_FIFO_ADDR 0xCD		/* HDCP Repeater KSV FIFO Register */
#define CRA_TXL_PAGE_0_TXKSV_FIFO_ADDR 0x000000CD		/* HDCP Repeater KSV FIFO Register */
	uint8_t TXL_Page_0_txKSV_FIFO;
	#define TXL_PAGE_0_REG_KSV_FIFO_OUT_MASK	0xFF
	#define TXL_PAGE_0_REG_KSV_FIFO_OUT_RD(x)	((x)&TXL_PAGE_0_REG_KSV_FIFO_OUT_MASK)
	#define TXL_PAGE_0_REG_KSV_FIFO_OUT_WR(x)	((x)&TXL_PAGE_0_REG_KSV_FIFO_OUT_MASK)
#define TXL_PAGE_0_TXDS_BSTATUS1_ADDR 0xCE		/* HDCP Repeater Down Stream BSTATUS #1 Register */
#define CRA_TXL_PAGE_0_TXDS_BSTATUS1_ADDR 0x000000CE		/* HDCP Repeater Down Stream BSTATUS #1 Register */
	uint8_t TXL_Page_0_txDS_BSTATUS1;
	#define TXL_PAGE_0_REG_DS_DEV_EXCEED_MASK	0x80
	#define TXL_PAGE_0_REG_DS_DEV_EXCEED_RD(x)	(((x)&TXL_PAGE_0_REG_DS_DEV_EXCEED_MASK)>>7)
	#define TXL_PAGE_0_REG_DS_DEV_EXCEED_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_DS_DEV_EXCEED_MASK)
	#define TXL_PAGE_0_REG_DS_DEV_CNT_MASK	0x7F
	#define TXL_PAGE_0_REG_DS_DEV_CNT_RD(x)	((x)&TXL_PAGE_0_REG_DS_DEV_CNT_MASK)
	#define TXL_PAGE_0_REG_DS_DEV_CNT_WR(x)	((x)&TXL_PAGE_0_REG_DS_DEV_CNT_MASK)
#define TXL_PAGE_0_TXDS_BSTATUS2_ADDR 0xCF		/* HDCP Repeater Down Stream BSTATUS #2 Register */
#define CRA_TXL_PAGE_0_TXDS_BSTATUS2_ADDR 0x000000CF		/* HDCP Repeater Down Stream BSTATUS #2 Register */
	uint8_t TXL_Page_0_txDS_BSTATUS2;
	#define TXL_PAGE_0_REG_DS_BSTATUS_MASK	0xE0
	#define TXL_PAGE_0_REG_DS_BSTATUS_RD(x)	(((x)&TXL_PAGE_0_REG_DS_BSTATUS_MASK)>>5)
	#define TXL_PAGE_0_REG_DS_BSTATUS_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_DS_BSTATUS_MASK)
	#define TXL_PAGE_0_REG_DS_HDMI_MODE_MASK	0x10
	#define TXL_PAGE_0_REG_DS_HDMI_MODE_RD(x)	(((x)&TXL_PAGE_0_REG_DS_HDMI_MODE_MASK)>>4)
	#define TXL_PAGE_0_REG_DS_HDMI_MODE_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_DS_HDMI_MODE_MASK)
	#define TXL_PAGE_0_REG_DS_CASC_EXCEED_MASK	0x08
	#define TXL_PAGE_0_REG_DS_CASC_EXCEED_RD(x)	(((x)&TXL_PAGE_0_REG_DS_CASC_EXCEED_MASK)>>3)
	#define TXL_PAGE_0_REG_DS_CASC_EXCEED_WR(x)	(((x)<<3)&TXL_PAGE_0_REG_DS_CASC_EXCEED_MASK)
	#define TXL_PAGE_0_REG_DS_DEPTH_MASK	0x07
	#define TXL_PAGE_0_REG_DS_DEPTH_RD(x)	((x)&TXL_PAGE_0_REG_DS_DEPTH_MASK)
	#define TXL_PAGE_0_REG_DS_DEPTH_WR(x)	((x)&TXL_PAGE_0_REG_DS_DEPTH_MASK)
#define TXL_PAGE_0_RSVD_ADDR_D0 0xD0		/* reserved */
#define CRA_TXL_PAGE_0_RSVD_ADDR_D0 0x000000D0		/* reserved */
	uint8_t TXL_Page_0_rsvd_D0;
#define TXL_PAGE_0_UNDEFINED_ADDR_D1 0xD1		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_D1;
#define TXL_PAGE_0_UNDEFINED_ADDR_D2 0xD2		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_D2;
#define TXL_PAGE_0_UNDEFINED_ADDR_D3 0xD3		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_D3;
#define TXL_PAGE_0_UNDEFINED_ADDR_D4 0xD4		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_D4;
#define TXL_PAGE_0_UNDEFINED_ADDR_D5 0xD5		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_D5;
#define TXL_PAGE_0_UNDEFINED_ADDR_D6 0xD6		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_D6;
#define TXL_PAGE_0_UNDEFINED_ADDR_D7 0xD7		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_D7;
#define TXL_PAGE_0_TXVH0_0_ADDR 0xD8		/* HDCP Repeater V.H0 #0 Register */
#define CRA_TXL_PAGE_0_TXVH0_0_ADDR 0x000000D8		/* HDCP Repeater V.H0 #0 Register */
	uint8_t TXL_Page_0_txVH0_0;
	#define TXL_PAGE_0_REG_VP_H0_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H0_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_VP_H0_B7_0_MASK)
	#define TXL_PAGE_0_REG_VP_H0_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_VP_H0_B7_0_MASK)
#define TXL_PAGE_0_TXVH0_1_ADDR 0xD9		/* HDCP Repeater V.H0 #1 Register */
#define CRA_TXL_PAGE_0_TXVH0_1_ADDR 0x000000D9		/* HDCP Repeater V.H0 #1 Register */
	uint8_t TXL_Page_0_txVH0_1;
	#define TXL_PAGE_0_REG_VP_H0_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H0_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_VP_H0_B15_8_MASK)
	#define TXL_PAGE_0_REG_VP_H0_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_VP_H0_B15_8_MASK)
#define TXL_PAGE_0_TXVH0_2_ADDR 0xDA		/* HDCP Repeater V.H0 #2 Register */
#define CRA_TXL_PAGE_0_TXVH0_2_ADDR 0x000000DA		/* HDCP Repeater V.H0 #2 Register */
	uint8_t TXL_Page_0_txVH0_2;
	#define TXL_PAGE_0_REG_VP_H0_B23_16_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H0_B23_16_RD(x)	((x)&TXL_PAGE_0_REG_VP_H0_B23_16_MASK)
	#define TXL_PAGE_0_REG_VP_H0_B23_16_WR(x)	((x)&TXL_PAGE_0_REG_VP_H0_B23_16_MASK)
#define TXL_PAGE_0_TXVH0_3_ADDR 0xDB		/* HDCP Repeater V.H0 #3 Register */
#define CRA_TXL_PAGE_0_TXVH0_3_ADDR 0x000000DB		/* HDCP Repeater V.H0 #3 Register */
	uint8_t TXL_Page_0_txVH0_3;
	#define TXL_PAGE_0_REG_VP_H0_B31_24_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H0_B31_24_RD(x)	((x)&TXL_PAGE_0_REG_VP_H0_B31_24_MASK)
	#define TXL_PAGE_0_REG_VP_H0_B31_24_WR(x)	((x)&TXL_PAGE_0_REG_VP_H0_B31_24_MASK)
#define TXL_PAGE_0_TXVH1_0_ADDR 0xDC		/* HDCP Repeater V.H1 #0 Register */
#define CRA_TXL_PAGE_0_TXVH1_0_ADDR 0x000000DC		/* HDCP Repeater V.H1 #0 Register */
	uint8_t TXL_Page_0_txVH1_0;
	#define TXL_PAGE_0_REG_VP_H1_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H1_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_VP_H1_B7_0_MASK)
	#define TXL_PAGE_0_REG_VP_H1_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_VP_H1_B7_0_MASK)
#define TXL_PAGE_0_TXVH1_1_ADDR 0xDD		/* HDCP Repeater V.H1 #1 Register */
#define CRA_TXL_PAGE_0_TXVH1_1_ADDR 0x000000DD		/* HDCP Repeater V.H1 #1 Register */
	uint8_t TXL_Page_0_txVH1_1;
	#define TXL_PAGE_0_REG_VP_H1_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H1_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_VP_H1_B15_8_MASK)
	#define TXL_PAGE_0_REG_VP_H1_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_VP_H1_B15_8_MASK)
#define TXL_PAGE_0_TXVH1_2_ADDR 0xDE		/* HDCP Repeater V.H1 #2 Register */
#define CRA_TXL_PAGE_0_TXVH1_2_ADDR 0x000000DE		/* HDCP Repeater V.H1 #2 Register */
	uint8_t TXL_Page_0_txVH1_2;
	#define TXL_PAGE_0_REG_VP_H1_B23_16_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H1_B23_16_RD(x)	((x)&TXL_PAGE_0_REG_VP_H1_B23_16_MASK)
	#define TXL_PAGE_0_REG_VP_H1_B23_16_WR(x)	((x)&TXL_PAGE_0_REG_VP_H1_B23_16_MASK)
#define TXL_PAGE_0_TXVH1_3_ADDR 0xDF		/* HDCP Repeater V.H1 #3 Register */
#define CRA_TXL_PAGE_0_TXVH1_3_ADDR 0x000000DF		/* HDCP Repeater V.H1 #3 Register */
	uint8_t TXL_Page_0_txVH1_3;
	#define TXL_PAGE_0_REG_VP_H1_B31_24_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H1_B31_24_RD(x)	((x)&TXL_PAGE_0_REG_VP_H1_B31_24_MASK)
	#define TXL_PAGE_0_REG_VP_H1_B31_24_WR(x)	((x)&TXL_PAGE_0_REG_VP_H1_B31_24_MASK)
#define TXL_PAGE_0_TXVH2_0_ADDR 0xE0		/* HDCP Repeater V.H2 #0 Register */
#define CRA_TXL_PAGE_0_TXVH2_0_ADDR 0x000000E0		/* HDCP Repeater V.H2 #0 Register */
	uint8_t TXL_Page_0_txVH2_0;
	#define TXL_PAGE_0_REG_VP_H2_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H2_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_VP_H2_B7_0_MASK)
	#define TXL_PAGE_0_REG_VP_H2_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_VP_H2_B7_0_MASK)
#define TXL_PAGE_0_TXVH2_1_ADDR 0xE1		/* HDCP Repeater V.H2 #1 Register */
#define CRA_TXL_PAGE_0_TXVH2_1_ADDR 0x000000E1		/* HDCP Repeater V.H2 #1 Register */
	uint8_t TXL_Page_0_txVH2_1;
	#define TXL_PAGE_0_REG_VP_H2_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H2_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_VP_H2_B15_8_MASK)
	#define TXL_PAGE_0_REG_VP_H2_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_VP_H2_B15_8_MASK)
#define TXL_PAGE_0_TXVH2_2_ADDR 0xE2		/* HDCP Repeater V.H2 #2 Register */
#define CRA_TXL_PAGE_0_TXVH2_2_ADDR 0x000000E2		/* HDCP Repeater V.H2 #2 Register */
	uint8_t TXL_Page_0_txVH2_2;
	#define TXL_PAGE_0_REG_VP_H2_B23_16_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H2_B23_16_RD(x)	((x)&TXL_PAGE_0_REG_VP_H2_B23_16_MASK)
	#define TXL_PAGE_0_REG_VP_H2_B23_16_WR(x)	((x)&TXL_PAGE_0_REG_VP_H2_B23_16_MASK)
#define TXL_PAGE_0_TXVH2_3_ADDR 0xE3		/* HDCP Repeater V.H2 #3 Register */
#define CRA_TXL_PAGE_0_TXVH2_3_ADDR 0x000000E3		/* HDCP Repeater V.H2 #3 Register */
	uint8_t TXL_Page_0_txVH2_3;
	#define TXL_PAGE_0_REG_VP_H2_B31_24_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H2_B31_24_RD(x)	((x)&TXL_PAGE_0_REG_VP_H2_B31_24_MASK)
	#define TXL_PAGE_0_REG_VP_H2_B31_24_WR(x)	((x)&TXL_PAGE_0_REG_VP_H2_B31_24_MASK)
#define TXL_PAGE_0_TXVH3_0_ADDR 0xE4		/* HDCP Repeater V.H3 #0 Register */
#define CRA_TXL_PAGE_0_TXVH3_0_ADDR 0x000000E4		/* HDCP Repeater V.H3 #0 Register */
	uint8_t TXL_Page_0_txVH3_0;
	#define TXL_PAGE_0_REG_VP_H3_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H3_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_VP_H3_B7_0_MASK)
	#define TXL_PAGE_0_REG_VP_H3_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_VP_H3_B7_0_MASK)
#define TXL_PAGE_0_TXVH3_1_ADDR 0xE5		/* HDCP Repeater V.H3 #1 Register */
#define CRA_TXL_PAGE_0_TXVH3_1_ADDR 0x000000E5		/* HDCP Repeater V.H3 #1 Register */
	uint8_t TXL_Page_0_txVH3_1;
	#define TXL_PAGE_0_REG_VP_H3_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H3_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_VP_H3_B15_8_MASK)
	#define TXL_PAGE_0_REG_VP_H3_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_VP_H3_B15_8_MASK)
#define TXL_PAGE_0_TXVH3_2_ADDR 0xE6		/* HDCP Repeater V.H3 #2 Register */
#define CRA_TXL_PAGE_0_TXVH3_2_ADDR 0x000000E6		/* HDCP Repeater V.H3 #2 Register */
	uint8_t TXL_Page_0_txVH3_2;
	#define TXL_PAGE_0_REG_VP_H3_B23_16_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H3_B23_16_RD(x)	((x)&TXL_PAGE_0_REG_VP_H3_B23_16_MASK)
	#define TXL_PAGE_0_REG_VP_H3_B23_16_WR(x)	((x)&TXL_PAGE_0_REG_VP_H3_B23_16_MASK)
#define TXL_PAGE_0_TXVH3_3_ADDR 0xE7		/* HDCP Repeater V.H3 #3 Register */
#define CRA_TXL_PAGE_0_TXVH3_3_ADDR 0x000000E7		/* HDCP Repeater V.H3 #3 Register */
	uint8_t TXL_Page_0_txVH3_3;
	#define TXL_PAGE_0_REG_VP_H3_B31_24_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H3_B31_24_RD(x)	((x)&TXL_PAGE_0_REG_VP_H3_B31_24_MASK)
	#define TXL_PAGE_0_REG_VP_H3_B31_24_WR(x)	((x)&TXL_PAGE_0_REG_VP_H3_B31_24_MASK)
#define TXL_PAGE_0_TXVH4_0_ADDR 0xE8		/* HDCP Repeater V.H4 #0 Register */
#define CRA_TXL_PAGE_0_TXVH4_0_ADDR 0x000000E8		/* HDCP Repeater V.H4 #0 Register */
	uint8_t TXL_Page_0_txVH4_0;
	#define TXL_PAGE_0_REG_VP_H4_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H4_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_VP_H4_B7_0_MASK)
	#define TXL_PAGE_0_REG_VP_H4_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_VP_H4_B7_0_MASK)
#define TXL_PAGE_0_TXVH4_1_ADDR 0xE9		/* HDCP Repeater V.H4 #1 Register */
#define CRA_TXL_PAGE_0_TXVH4_1_ADDR 0x000000E9		/* HDCP Repeater V.H4 #1 Register */
	uint8_t TXL_Page_0_txVH4_1;
	#define TXL_PAGE_0_REG_VP_H4_B15_8_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H4_B15_8_RD(x)	((x)&TXL_PAGE_0_REG_VP_H4_B15_8_MASK)
	#define TXL_PAGE_0_REG_VP_H4_B15_8_WR(x)	((x)&TXL_PAGE_0_REG_VP_H4_B15_8_MASK)
#define TXL_PAGE_0_TXVH4_2_ADDR 0xEA		/* HDCP Repeater V.H4 #2 Register */
#define CRA_TXL_PAGE_0_TXVH4_2_ADDR 0x000000EA		/* HDCP Repeater V.H4 #2 Register */
	uint8_t TXL_Page_0_txVH4_2;
	#define TXL_PAGE_0_REG_VP_H4_B23_16_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H4_B23_16_RD(x)	((x)&TXL_PAGE_0_REG_VP_H4_B23_16_MASK)
	#define TXL_PAGE_0_REG_VP_H4_B23_16_WR(x)	((x)&TXL_PAGE_0_REG_VP_H4_B23_16_MASK)
#define TXL_PAGE_0_TXVH4_3_ADDR 0xEB		/* HDCP Repeater V.H4 #3 Register */
#define CRA_TXL_PAGE_0_TXVH4_3_ADDR 0x000000EB		/* HDCP Repeater V.H4 #3 Register */
	uint8_t TXL_Page_0_txVH4_3;
	#define TXL_PAGE_0_REG_VP_H4_B31_24_MASK	0xFF
	#define TXL_PAGE_0_REG_VP_H4_B31_24_RD(x)	((x)&TXL_PAGE_0_REG_VP_H4_B31_24_MASK)
	#define TXL_PAGE_0_REG_VP_H4_B31_24_WR(x)	((x)&TXL_PAGE_0_REG_VP_H4_B31_24_MASK)
#define TXL_PAGE_0_DDC_MANUAL_ADDR 0xEC		/* DDC I2C Manual Register */
#define CRA_TXL_PAGE_0_DDC_MANUAL_ADDR 0x000000EC		/* DDC I2C Manual Register */
	uint8_t TXL_Page_0_DDC_MANUAL;
	#define TXL_PAGE_0_REG_MAN_DDC_MASK	0x80
	#define TXL_PAGE_0_REG_MAN_DDC_RD(x)	(((x)&TXL_PAGE_0_REG_MAN_DDC_MASK)>>7)
	#define TXL_PAGE_0_REG_MAN_DDC_WR(x)	(((x)<<7)&TXL_PAGE_0_REG_MAN_DDC_MASK)
	#define TXL_PAGE_0_VP_SEL_MASK	0x40
	#define TXL_PAGE_0_VP_SEL_RD(x)	(((x)&TXL_PAGE_0_VP_SEL_MASK)>>6)
	#define TXL_PAGE_0_VP_SEL_WR(x)	(((x)<<6)&TXL_PAGE_0_VP_SEL_MASK)
	#define TXL_PAGE_0_REG_DSDA_MASK	0x20
	#define TXL_PAGE_0_REG_DSDA_RD(x)	(((x)&TXL_PAGE_0_REG_DSDA_MASK)>>5)
	#define TXL_PAGE_0_REG_DSDA_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_DSDA_MASK)
	#define TXL_PAGE_0_REG_DSCL_MASK	0x10
	#define TXL_PAGE_0_REG_DSCL_RD(x)	(((x)&TXL_PAGE_0_REG_DSCL_MASK)>>4)
	#define TXL_PAGE_0_REG_DSCL_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_DSCL_MASK)
#define TXL_PAGE_0_DDC_ADDR_ADDR 0xED		/* DDC I2C Target Slave Address Register */
#define CRA_TXL_PAGE_0_DDC_ADDR_ADDR 0x000000ED		/* DDC I2C Target Slave Address Register */
	uint8_t TXL_Page_0_DDC_ADDR;
	#define TXL_PAGE_0_REG_DDC_ADDR_MASK	0xFE
	#define TXL_PAGE_0_REG_DDC_ADDR_RD(x)	(((x)&TXL_PAGE_0_REG_DDC_ADDR_MASK)>>1)
	#define TXL_PAGE_0_REG_DDC_ADDR_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_DDC_ADDR_MASK)
#define TXL_PAGE_0_DDC_SEGM_ADDR 0xEE		/* DDC I2C Target Segment Address Register */
#define CRA_TXL_PAGE_0_DDC_SEGM_ADDR 0x000000EE		/* DDC I2C Target Segment Address Register */
	uint8_t TXL_Page_0_DDC_SEGM;
	#define TXL_PAGE_0_REG_DDC_SEGMENT_MASK	0xFF
	#define TXL_PAGE_0_REG_DDC_SEGMENT_RD(x)	((x)&TXL_PAGE_0_REG_DDC_SEGMENT_MASK)
	#define TXL_PAGE_0_REG_DDC_SEGMENT_WR(x)	((x)&TXL_PAGE_0_REG_DDC_SEGMENT_MASK)
#define TXL_PAGE_0_DDC_OFFSET_ADDR 0xEF		/* DDC I2C Target Offset Adress Register */
#define CRA_TXL_PAGE_0_DDC_OFFSET_ADDR 0x000000EF		/* DDC I2C Target Offset Adress Register */
	uint8_t TXL_Page_0_DDC_OFFSET;
	#define TXL_PAGE_0_REG_DDC_OFFSET_MASK	0xFF
	#define TXL_PAGE_0_REG_DDC_OFFSET_RD(x)	((x)&TXL_PAGE_0_REG_DDC_OFFSET_MASK)
	#define TXL_PAGE_0_REG_DDC_OFFSET_WR(x)	((x)&TXL_PAGE_0_REG_DDC_OFFSET_MASK)
#define TXL_PAGE_0_DDC_DIN_CNT1_ADDR 0xF0		/* DDC I2C Data In count #1 Register */
#define CRA_TXL_PAGE_0_DDC_DIN_CNT1_ADDR 0x000000F0		/* DDC I2C Data In count #1 Register */
	uint8_t TXL_Page_0_DDC_DIN_CNT1;
	#define TXL_PAGE_0_REG_DDC_DIN_CNT_B7_0_MASK	0xFF
	#define TXL_PAGE_0_REG_DDC_DIN_CNT_B7_0_RD(x)	((x)&TXL_PAGE_0_REG_DDC_DIN_CNT_B7_0_MASK)
	#define TXL_PAGE_0_REG_DDC_DIN_CNT_B7_0_WR(x)	((x)&TXL_PAGE_0_REG_DDC_DIN_CNT_B7_0_MASK)
#define TXL_PAGE_0_DDC_DIN_CNT2_ADDR 0xF1		/* DDC I2C Data In count #2 Register */
#define CRA_TXL_PAGE_0_DDC_DIN_CNT2_ADDR 0x000000F1		/* DDC I2C Data In count #2 Register */
	uint8_t TXL_Page_0_DDC_DIN_CNT2;
	#define TXL_PAGE_0_REG_DDC_DIN_CNT_B9_8_MASK	0x03
	#define TXL_PAGE_0_REG_DDC_DIN_CNT_B9_8_RD(x)	((x)&TXL_PAGE_0_REG_DDC_DIN_CNT_B9_8_MASK)
	#define TXL_PAGE_0_REG_DDC_DIN_CNT_B9_8_WR(x)	((x)&TXL_PAGE_0_REG_DDC_DIN_CNT_B9_8_MASK)
#define TXL_PAGE_0_DDC_STATUS_ADDR 0xF2		/* DDC I2C Status Register */
#define CRA_TXL_PAGE_0_DDC_STATUS_ADDR 0x000000F2		/* DDC I2C Status Register */
	uint8_t TXL_Page_0_DDC_STATUS;
	#define TXL_PAGE_0_REG_DDC_BUS_LOW_MASK	0x40
	#define TXL_PAGE_0_REG_DDC_BUS_LOW_RD(x)	(((x)&TXL_PAGE_0_REG_DDC_BUS_LOW_MASK)>>6)
	#define TXL_PAGE_0_REG_DDC_BUS_LOW_WR(x)	(((x)<<6)&TXL_PAGE_0_REG_DDC_BUS_LOW_MASK)
	#define TXL_PAGE_0_REG_DDC_NO_ACK_MASK	0x20
	#define TXL_PAGE_0_REG_DDC_NO_ACK_RD(x)	(((x)&TXL_PAGE_0_REG_DDC_NO_ACK_MASK)>>5)
	#define TXL_PAGE_0_REG_DDC_NO_ACK_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_DDC_NO_ACK_MASK)
	#define TXL_PAGE_0_DDC_I2C_IN_PROG_MASK	0x10
	#define TXL_PAGE_0_DDC_I2C_IN_PROG_RD(x)	(((x)&TXL_PAGE_0_DDC_I2C_IN_PROG_MASK)>>4)
	#define TXL_PAGE_0_DDC_I2C_IN_PROG_WR(x)	(((x)<<4)&TXL_PAGE_0_DDC_I2C_IN_PROG_MASK)
	#define TXL_PAGE_0_DDC_FIFO_FULL_MASK	0x08
	#define TXL_PAGE_0_DDC_FIFO_FULL_RD(x)	(((x)&TXL_PAGE_0_DDC_FIFO_FULL_MASK)>>3)
	#define TXL_PAGE_0_DDC_FIFO_FULL_WR(x)	(((x)<<3)&TXL_PAGE_0_DDC_FIFO_FULL_MASK)
	#define TXL_PAGE_0_DDC_FIFO_EMPTY_MASK	0x04
	#define TXL_PAGE_0_DDC_FIFO_EMPTY_RD(x)	(((x)&TXL_PAGE_0_DDC_FIFO_EMPTY_MASK)>>2)
	#define TXL_PAGE_0_DDC_FIFO_EMPTY_WR(x)	(((x)<<2)&TXL_PAGE_0_DDC_FIFO_EMPTY_MASK)
	#define TXL_PAGE_0_DDC_FIFO_READ_IN_SUE_MASK	0x02
	#define TXL_PAGE_0_DDC_FIFO_READ_IN_SUE_RD(x)	(((x)&TXL_PAGE_0_DDC_FIFO_READ_IN_SUE_MASK)>>1)
	#define TXL_PAGE_0_DDC_FIFO_READ_IN_SUE_WR(x)	(((x)<<1)&TXL_PAGE_0_DDC_FIFO_READ_IN_SUE_MASK)
	#define TXL_PAGE_0_DDC_FIFO_WRITE_IN_USE_MASK	0x01
	#define TXL_PAGE_0_DDC_FIFO_WRITE_IN_USE_RD(x)	((x)&TXL_PAGE_0_DDC_FIFO_WRITE_IN_USE_MASK)
	#define TXL_PAGE_0_DDC_FIFO_WRITE_IN_USE_WR(x)	((x)&TXL_PAGE_0_DDC_FIFO_WRITE_IN_USE_MASK)
#define TXL_PAGE_0_DDC_CMD_ADDR 0xF3		/* DDC I2C Command Register */
#define CRA_TXL_PAGE_0_DDC_CMD_ADDR 0x000000F3		/* DDC I2C Command Register */
	uint8_t TXL_Page_0_DDC_CMD;
	#define TXL_PAGE_0_REG_SDA_DEL_EN_MASK	0x20
	#define TXL_PAGE_0_REG_SDA_DEL_EN_RD(x)	(((x)&TXL_PAGE_0_REG_SDA_DEL_EN_MASK)>>5)
	#define TXL_PAGE_0_REG_SDA_DEL_EN_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_SDA_DEL_EN_MASK)
	#define TXL_PAGE_0_REG_DDC_FLT_EN_MASK	0x10
	#define TXL_PAGE_0_REG_DDC_FLT_EN_RD(x)	(((x)&TXL_PAGE_0_REG_DDC_FLT_EN_MASK)>>4)
	#define TXL_PAGE_0_REG_DDC_FLT_EN_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_DDC_FLT_EN_MASK)
	#define TXL_PAGE_0_REG_DDC_CMD_MASK	0x0F
	#define TXL_PAGE_0_REG_DDC_CMD_RD(x)	((x)&TXL_PAGE_0_REG_DDC_CMD_MASK)
	#define TXL_PAGE_0_REG_DDC_CMD_WR(x)	((x)&TXL_PAGE_0_REG_DDC_CMD_MASK)
#define TXL_PAGE_0_RSVD_ADDR_F4 0xF4		/* reserved */
#define CRA_TXL_PAGE_0_RSVD_ADDR_F4 0x000000F4		/* reserved */
	uint8_t TXL_Page_0_rsvd_F4;
#define TXL_PAGE_0_DDC_DOUT_CNT_ADDR 0xF5		/* DDC I2C Data Out Counter Register */
#define CRA_TXL_PAGE_0_DDC_DOUT_CNT_ADDR 0x000000F5		/* DDC I2C Data Out Counter Register */
	uint8_t TXL_Page_0_DDC_DOUT_CNT;
	#define TXL_PAGE_0_REG_DDC_STALL_CONFIG_MASK	0x60
	#define TXL_PAGE_0_REG_DDC_STALL_CONFIG_RD(x)	(((x)&TXL_PAGE_0_REG_DDC_STALL_CONFIG_MASK)>>5)
	#define TXL_PAGE_0_REG_DDC_STALL_CONFIG_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_DDC_STALL_CONFIG_MASK)
	#define TXL_PAGE_0_DDC_DATA_OUT_CNT_MASK	0x1F
	#define TXL_PAGE_0_DDC_DATA_OUT_CNT_RD(x)	((x)&TXL_PAGE_0_DDC_DATA_OUT_CNT_MASK)
	#define TXL_PAGE_0_DDC_DATA_OUT_CNT_WR(x)	((x)&TXL_PAGE_0_DDC_DATA_OUT_CNT_MASK)
#define TXL_PAGE_0_DDC_DELAY_CNT_ADDR 0xF6		/* DDC I2C Delay Count Register */
#define CRA_TXL_PAGE_0_DDC_DELAY_CNT_ADDR 0x000000F6		/* DDC I2C Delay Count Register */
	uint8_t TXL_Page_0_DDC_DELAY_CNT;
	#define TXL_PAGE_0_REG_DDC_DELAY_CNT_MASK	0x7F
	#define TXL_PAGE_0_REG_DDC_DELAY_CNT_RD(x)	((x)&TXL_PAGE_0_REG_DDC_DELAY_CNT_MASK)
	#define TXL_PAGE_0_REG_DDC_DELAY_CNT_WR(x)	((x)&TXL_PAGE_0_REG_DDC_DELAY_CNT_MASK)
#define TXL_PAGE_0_DDC_MIN_IDLE_ADDR 0xF7		/* DDC I2C min idle time Register */
#define CRA_TXL_PAGE_0_DDC_MIN_IDLE_ADDR 0x000000F7		/* DDC I2C min idle time Register */
	uint8_t TXL_Page_0_DDC_MIN_IDLE;
	#define TXL_PAGE_0_REG_DDC_MIN_IDLE_MASK	0x7F
	#define TXL_PAGE_0_REG_DDC_MIN_IDLE_RD(x)	((x)&TXL_PAGE_0_REG_DDC_MIN_IDLE_MASK)
	#define TXL_PAGE_0_REG_DDC_MIN_IDLE_WR(x)	((x)&TXL_PAGE_0_REG_DDC_MIN_IDLE_MASK)
#define TXL_PAGE_0_DDC_STALL_TIME_ADDR 0xF8		/* DDC I2C stall time Register */
#define CRA_TXL_PAGE_0_DDC_STALL_TIME_ADDR 0x000000F8		/* DDC I2C stall time Register */
	uint8_t TXL_Page_0_DDC_STALL_TIME;
	#define TXL_PAGE_0_REG_DDC_STALL_TIME_MASK	0x7F
	#define TXL_PAGE_0_REG_DDC_STALL_TIME_RD(x)	((x)&TXL_PAGE_0_REG_DDC_STALL_TIME_MASK)
	#define TXL_PAGE_0_REG_DDC_STALL_TIME_WR(x)	((x)&TXL_PAGE_0_REG_DDC_STALL_TIME_MASK)
#define TXL_PAGE_0_EPST_ADDR 0xF9		/* I2C Status Register */
#define CRA_TXL_PAGE_0_EPST_ADDR 0x000000F9		/* I2C Status Register */
	uint8_t TXL_Page_0_EPST;
	#define TXL_PAGE_0_OTP_UNLOCKED_MASK	0x80
	#define TXL_PAGE_0_OTP_UNLOCKED_RD(x)	(((x)&TXL_PAGE_0_OTP_UNLOCKED_MASK)>>7)
	#define TXL_PAGE_0_OTP_UNLOCKED_WR(x)	(((x)<<7)&TXL_PAGE_0_OTP_UNLOCKED_MASK)
	#define TXL_PAGE_0_REG_BIST2_ERR_CLR_MASK	0x40
	#define TXL_PAGE_0_REG_BIST2_ERR_CLR_RD(x)	(((x)&TXL_PAGE_0_REG_BIST2_ERR_CLR_MASK)>>6)
	#define TXL_PAGE_0_REG_BIST2_ERR_CLR_WR(x)	(((x)<<6)&TXL_PAGE_0_REG_BIST2_ERR_CLR_MASK)
	#define TXL_PAGE_0_REG_BIST1_ERR_CLR_MASK	0x20
	#define TXL_PAGE_0_REG_BIST1_ERR_CLR_RD(x)	(((x)&TXL_PAGE_0_REG_BIST1_ERR_CLR_MASK)>>5)
	#define TXL_PAGE_0_REG_BIST1_ERR_CLR_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_BIST1_ERR_CLR_MASK)
	#define TXL_PAGE_0_REG_BIST_ERR_CLR_MASK	0x02
	#define TXL_PAGE_0_REG_BIST_ERR_CLR_RD(x)	(((x)&TXL_PAGE_0_REG_BIST_ERR_CLR_MASK)>>1)
	#define TXL_PAGE_0_REG_BIST_ERR_CLR_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_BIST_ERR_CLR_MASK)
	#define TXL_PAGE_0_REG_CMD_DONE_CLR_MASK	0x01
	#define TXL_PAGE_0_REG_CMD_DONE_CLR_RD(x)	((x)&TXL_PAGE_0_REG_CMD_DONE_CLR_MASK)
	#define TXL_PAGE_0_REG_CMD_DONE_CLR_WR(x)	((x)&TXL_PAGE_0_REG_CMD_DONE_CLR_MASK)
#define TXL_PAGE_0_EPCM_ADDR 0xFA		/* I2C Command Register */
#define CRA_TXL_PAGE_0_EPCM_ADDR 0x000000FA		/* I2C Command Register */
	uint8_t TXL_Page_0_EPCM;
	#define TXL_PAGE_0_REG_LD_KSV_MASK	0x20
	#define TXL_PAGE_0_REG_LD_KSV_RD(x)	(((x)&TXL_PAGE_0_REG_LD_KSV_MASK)>>5)
	#define TXL_PAGE_0_REG_LD_KSV_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_LD_KSV_MASK)
	#define TXL_PAGE_0_REG_EPCM_MASK	0x1F
	#define TXL_PAGE_0_REG_EPCM_RD(x)	((x)&TXL_PAGE_0_REG_EPCM_MASK)
	#define TXL_PAGE_0_REG_EPCM_WR(x)	((x)&TXL_PAGE_0_REG_EPCM_MASK)
#define TXL_PAGE_0_OTP_CLK_ADDR 0xFB		/* OTP Clock Divide Register */
#define CRA_TXL_PAGE_0_OTP_CLK_ADDR 0x000000FB		/* OTP Clock Divide Register */
	uint8_t TXL_Page_0_OTP_CLK;
	#define TXL_PAGE_0_REG_OTP_PROTECT_EN_MASK	0x20
	#define TXL_PAGE_0_REG_OTP_PROTECT_EN_RD(x)	(((x)&TXL_PAGE_0_REG_OTP_PROTECT_EN_MASK)>>5)
	#define TXL_PAGE_0_REG_OTP_PROTECT_EN_WR(x)	(((x)<<5)&TXL_PAGE_0_REG_OTP_PROTECT_EN_MASK)
	#define TXL_PAGE_0_REG_NO_MCLK_CTSGEN_SEL_MASK	0x10
	#define TXL_PAGE_0_REG_NO_MCLK_CTSGEN_SEL_RD(x)	(((x)&TXL_PAGE_0_REG_NO_MCLK_CTSGEN_SEL_MASK)>>4)
	#define TXL_PAGE_0_REG_NO_MCLK_CTSGEN_SEL_WR(x)	(((x)<<4)&TXL_PAGE_0_REG_NO_MCLK_CTSGEN_SEL_MASK)
	#define TXL_PAGE_0_BYP_OCLKRING_OPTION_MASK	0x08
	#define TXL_PAGE_0_BYP_OCLKRING_OPTION_RD(x)	(((x)&TXL_PAGE_0_BYP_OCLKRING_OPTION_MASK)>>3)
	#define TXL_PAGE_0_BYP_OCLKRING_OPTION_WR(x)	(((x)<<3)&TXL_PAGE_0_BYP_OCLKRING_OPTION_MASK)
	#define TXL_PAGE_0_REG_OCLKDIV_MASK	 0x06
	#define TXL_PAGE_0_REG_OCLKDIV_RD(x)	(((x)&TXL_PAGE_0_REG_OCLKDIV_MASK)>>1)
	#define TXL_PAGE_0_REG_OCLKDIV_WR(x)	(((x)<<1)&TXL_PAGE_0_REG_OCLKDIV_MASK)
#define TXL_PAGE_0_UNDEFINED_ADDR_FC 0xFC		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_FC;
#define TXL_PAGE_0_UNDEFINED_ADDR_FD 0xFD		/*  */
#define CRA_TXL_PAGE_0_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_0_Undefined_FD;
#define TXL_PAGE_0_RSVD_ADDR_FE 0xFE		/* reserved 2 bytes */
#define CRA_TXL_PAGE_0_RSVD_ADDR_FE 0x000000FE		/* reserved 2 bytes */
	uint8_t TXL_Page_0_rsvd_FE;
#define TXL_PAGE_0_REG_BANK0_ADDR 0xFF		/* Bank 0 Register */
#define CRA_TXL_PAGE_0_REG_BANK0_ADDR 0x000000FF		/* Bank 0 Register */
	uint8_t TXL_Page_0_REG_BANK0;
	#define TXL_PAGE_0_REG_BANK_MASK	0x01
	#define TXL_PAGE_0_REG_BANK_RD(x)	((x)&TXL_PAGE_0_REG_BANK_MASK)
	#define TXL_PAGE_0_REG_BANK_WR(x)	((x)&TXL_PAGE_0_REG_BANK_MASK)
}TXL_RegsPage_0_t,*PTXL_RegsPage_0_t;

typedef struct _TXL_RegsPage_1_t
{
#define TXL_PAGE_1_RSVD_ADDR_00 0x00		/* reserved */
#define CRA_TXL_PAGE_1_RSVD_ADDR_100 0x00000100		/* reserved */
	uint8_t TXL_Page_1_rsvd_00;
#define TXL_PAGE_1_ACR_CTRL_ADDR 0x01		/* ACR  Control Register */
#define CRA_TXL_PAGE_1_ACR_CTRL_ADDR 0x00000101		/* ACR  Control Register */
	uint8_t TXL_Page_1_ACR_CTRL;
	#define TXL_PAGE_1_REG_CTS_REQ_EN_MASK	0x02
	#define TXL_PAGE_1_REG_CTS_REQ_EN_RD(x)	(((x)&TXL_PAGE_1_REG_CTS_REQ_EN_MASK)>>1)
	#define TXL_PAGE_1_REG_CTS_REQ_EN_WR(x)	(((x)<<1)&TXL_PAGE_1_REG_CTS_REQ_EN_MASK)
	#define TXL_PAGE_1_REG_CTS_HW_SW_SEL_MASK	0x01
	#define TXL_PAGE_1_REG_CTS_HW_SW_SEL_RD(x)	((x)&TXL_PAGE_1_REG_CTS_HW_SW_SEL_MASK)
	#define TXL_PAGE_1_REG_CTS_HW_SW_SEL_WR(x)	((x)&TXL_PAGE_1_REG_CTS_HW_SW_SEL_MASK)
#define TXL_PAGE_1_FREQ_SVAL_ADDR 0x02		/* ACR  Audio Frequency Register */
#define CRA_TXL_PAGE_1_FREQ_SVAL_ADDR 0x00000102		/* ACR  Audio Frequency Register */
	uint8_t TXL_Page_1_FREQ_SVAL;
	#define TXL_PAGE_1_REG_FM_IN_VAL_SW_MASK	0x07
	#define TXL_PAGE_1_REG_FM_IN_VAL_SW_RD(x)	((x)&TXL_PAGE_1_REG_FM_IN_VAL_SW_MASK)
	#define TXL_PAGE_1_REG_FM_IN_VAL_SW_WR(x)	((x)&TXL_PAGE_1_REG_FM_IN_VAL_SW_MASK)
#define TXL_PAGE_1_N_SVAL1_ADDR 0x03		/* ACR N Software Value #1 Register */
#define CRA_TXL_PAGE_1_N_SVAL1_ADDR 0x00000103		/* ACR N Software Value #1 Register */
	uint8_t TXL_Page_1_N_SVAL1;
	#define TXL_PAGE_1_REG_N_VAL_SW_B7_0_MASK	0xFF
	#define TXL_PAGE_1_REG_N_VAL_SW_B7_0_RD(x)	((x)&TXL_PAGE_1_REG_N_VAL_SW_B7_0_MASK)
	#define TXL_PAGE_1_REG_N_VAL_SW_B7_0_WR(x)	((x)&TXL_PAGE_1_REG_N_VAL_SW_B7_0_MASK)
#define TXL_PAGE_1_N_SVAL2_ADDR 0x04		/* ACR N Software Value #2 Register */
#define CRA_TXL_PAGE_1_N_SVAL2_ADDR 0x00000104		/* ACR N Software Value #2 Register */
	uint8_t TXL_Page_1_N_SVAL2;
	#define TXL_PAGE_1_REG_N_VAL_SW_B15_8_MASK	0xFF
	#define TXL_PAGE_1_REG_N_VAL_SW_B15_8_RD(x)	((x)&TXL_PAGE_1_REG_N_VAL_SW_B15_8_MASK)
	#define TXL_PAGE_1_REG_N_VAL_SW_B15_8_WR(x)	((x)&TXL_PAGE_1_REG_N_VAL_SW_B15_8_MASK)
#define TXL_PAGE_1_N_SVAL3_ADDR 0x05		/* ACR N Software Value #3 Register */
#define CRA_TXL_PAGE_1_N_SVAL3_ADDR 0x00000105		/* ACR N Software Value #3 Register */
	uint8_t TXL_Page_1_N_SVAL3;
	#define TXL_PAGE_1_REG_N_VAL_SW_B19_16_MASK	0x0F
	#define TXL_PAGE_1_REG_N_VAL_SW_B19_16_RD(x)	((x)&TXL_PAGE_1_REG_N_VAL_SW_B19_16_MASK)
	#define TXL_PAGE_1_REG_N_VAL_SW_B19_16_WR(x)	((x)&TXL_PAGE_1_REG_N_VAL_SW_B19_16_MASK)
#define TXL_PAGE_1_CTS_TXSVAL1_ADDR 0x06		/* ACR CTS Software Value #1 Register */
#define CRA_TXL_PAGE_1_CTS_TXSVAL1_ADDR 0x00000106		/* ACR CTS Software Value #1 Register */
	uint8_t TXL_Page_1_CTS_TXSVAL1;
	#define TXL_PAGE_1_REG_CTS_VAL_SW_B7_0_MASK	0xFF
	#define TXL_PAGE_1_REG_CTS_VAL_SW_B7_0_RD(x)	((x)&TXL_PAGE_1_REG_CTS_VAL_SW_B7_0_MASK)
	#define TXL_PAGE_1_REG_CTS_VAL_SW_B7_0_WR(x)	((x)&TXL_PAGE_1_REG_CTS_VAL_SW_B7_0_MASK)
#define TXL_PAGE_1_CTS_TXSVAL2_ADDR 0x07		/* ACR CTS Software Value #2 Register */
#define CRA_TXL_PAGE_1_CTS_TXSVAL2_ADDR 0x00000107		/* ACR CTS Software Value #2 Register */
	uint8_t TXL_Page_1_CTS_TXSVAL2;
	#define TXL_PAGE_1_REG_CTS_VAL_SW_B15_8_MASK	0xFF
	#define TXL_PAGE_1_REG_CTS_VAL_SW_B15_8_RD(x)	((x)&TXL_PAGE_1_REG_CTS_VAL_SW_B15_8_MASK)
	#define TXL_PAGE_1_REG_CTS_VAL_SW_B15_8_WR(x)	((x)&TXL_PAGE_1_REG_CTS_VAL_SW_B15_8_MASK)
#define TXL_PAGE_1_CTS_TXSVAL3_ADDR 0x08		/* ACR CTS Software Value #3 Register */
#define CRA_TXL_PAGE_1_CTS_TXSVAL3_ADDR 0x00000108		/* ACR CTS Software Value #3 Register */
	uint8_t TXL_Page_1_CTS_TXSVAL3;
	#define TXL_PAGE_1_REG_CTS_VAL_SW_B19_16_MASK	0x0F
	#define TXL_PAGE_1_REG_CTS_VAL_SW_B19_16_RD(x)	((x)&TXL_PAGE_1_REG_CTS_VAL_SW_B19_16_MASK)
	#define TXL_PAGE_1_REG_CTS_VAL_SW_B19_16_WR(x)	((x)&TXL_PAGE_1_REG_CTS_VAL_SW_B19_16_MASK)
#define TXL_PAGE_1_CTS_TXHVAL1_ADDR 0x09		/* ACR CTS Hardware Value #1 Register */
#define CRA_TXL_PAGE_1_CTS_TXHVAL1_ADDR 0x00000109		/* ACR CTS Hardware Value #1 Register */
	uint8_t TXL_Page_1_CTS_TXHVAL1;
	#define TXL_PAGE_1_CTS_VAL_HW_B7_0_MASK	0xFF
	#define TXL_PAGE_1_CTS_VAL_HW_B7_0_RD(x)	((x)&TXL_PAGE_1_CTS_VAL_HW_B7_0_MASK)
	#define TXL_PAGE_1_CTS_VAL_HW_B7_0_WR(x)	((x)&TXL_PAGE_1_CTS_VAL_HW_B7_0_MASK)
#define TXL_PAGE_1_CTS_TXHVAL2_ADDR 0x0A		/* ACR CTS Hardware Value #2 Register */
#define CRA_TXL_PAGE_1_CTS_TXHVAL2_ADDR 0x0000010A		/* ACR CTS Hardware Value #2 Register */
	uint8_t TXL_Page_1_CTS_TXHVAL2;
	#define TXL_PAGE_1_CTS_VAL_HW_B15_8_MASK	0xFF
	#define TXL_PAGE_1_CTS_VAL_HW_B15_8_RD(x)	((x)&TXL_PAGE_1_CTS_VAL_HW_B15_8_MASK)
	#define TXL_PAGE_1_CTS_VAL_HW_B15_8_WR(x)	((x)&TXL_PAGE_1_CTS_VAL_HW_B15_8_MASK)
#define TXL_PAGE_1_CTS_TXHVAL3_ADDR 0x0B		/* ACR CTS Hardware Value #3 Register */
#define CRA_TXL_PAGE_1_CTS_TXHVAL3_ADDR 0x0000010B		/* ACR CTS Hardware Value #3 Register */
	uint8_t TXL_Page_1_CTS_TXHVAL3;
	#define TXL_PAGE_1_CTS_VAL_HW_B19_16_MASK	0x0F
	#define TXL_PAGE_1_CTS_VAL_HW_B19_16_RD(x)	((x)&TXL_PAGE_1_CTS_VAL_HW_B19_16_MASK)
	#define TXL_PAGE_1_CTS_VAL_HW_B19_16_WR(x)	((x)&TXL_PAGE_1_CTS_VAL_HW_B19_16_MASK)
#define TXL_PAGE_1_UNDEFINED_ADDR_0C 0x0C		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_0C;
#define TXL_PAGE_1_UNDEFINED_ADDR_0D 0x0D		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_0D;
#define TXL_PAGE_1_UNDEFINED_ADDR_0E 0x0E		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_0E;
#define TXL_PAGE_1_UNDEFINED_ADDR_0F 0x0F		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_0F;
#define TXL_PAGE_1_UNDEFINED_ADDR_10 0x10		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_10;
#define TXL_PAGE_1_UNDEFINED_ADDR_11 0x11		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_11;
#define TXL_PAGE_1_UNDEFINED_ADDR_12 0x12		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_12;
#define TXL_PAGE_1_RSVD_ADDR_13 0x13		/* reserved */
#define CRA_TXL_PAGE_1_RSVD_ADDR_113 0x00000113		/* reserved */
	uint8_t TXL_Page_1_rsvd_13;
#define TXL_PAGE_1_AUD_MODE_ADDR 0x14		/* Audio In Mode Register */
#define CRA_TXL_PAGE_1_AUD_MODE_ADDR 0x00000114		/* Audio In Mode Register */
	uint8_t TXL_Page_1_AUD_MODE;
	#define TXL_PAGE_1_REG_I2S_EN_MASK	0xF0
	#define TXL_PAGE_1_REG_I2S_EN_RD(x)	(((x)&TXL_PAGE_1_REG_I2S_EN_MASK)>>4)
	#define TXL_PAGE_1_REG_I2S_EN_WR(x)	(((x)<<4)&TXL_PAGE_1_REG_I2S_EN_MASK)
	#define TXL_PAGE_1_REG_DSD_EN_MASK	0x08
	#define TXL_PAGE_1_REG_DSD_EN_RD(x)	(((x)&TXL_PAGE_1_REG_DSD_EN_MASK)>>3)
	#define TXL_PAGE_1_REG_DSD_EN_WR(x)	(((x)<<3)&TXL_PAGE_1_REG_DSD_EN_MASK)
	#define TXL_PAGE_1_REG_SPDIF_EN_MASK	0x02
	#define TXL_PAGE_1_REG_SPDIF_EN_RD(x)	(((x)&TXL_PAGE_1_REG_SPDIF_EN_MASK)>>1)
	#define TXL_PAGE_1_REG_SPDIF_EN_WR(x)	(((x)<<1)&TXL_PAGE_1_REG_SPDIF_EN_MASK)
	#define TXL_PAGE_1_REG_AUD_IN_EN_MASK	0x01
	#define TXL_PAGE_1_REG_AUD_IN_EN_RD(x)	((x)&TXL_PAGE_1_REG_AUD_IN_EN_MASK)
	#define TXL_PAGE_1_REG_AUD_IN_EN_WR(x)	((x)&TXL_PAGE_1_REG_AUD_IN_EN_MASK)
#define TXL_PAGE_1_SPDIF_CTRL_ADDR 0x15		/* Audio In SPDIF Control Register */
#define CRA_TXL_PAGE_1_SPDIF_CTRL_ADDR 0x00000115		/* Audio In SPDIF Control Register */
	uint8_t TXL_Page_1_SPDIF_CTRL;
	#define TXL_PAGE_1_AUDI_NO_AUDIO_MASK	0x08
	#define TXL_PAGE_1_AUDI_NO_AUDIO_RD(x)	(((x)&TXL_PAGE_1_AUDI_NO_AUDIO_MASK)>>3)
	#define TXL_PAGE_1_AUDI_NO_AUDIO_WR(x)	(((x)<<3)&TXL_PAGE_1_AUDI_NO_AUDIO_MASK)
	#define TXL_PAGE_1_REG_2UI_LOCK_MASK	0x04
	#define TXL_PAGE_1_REG_2UI_LOCK_RD(x)	(((x)&TXL_PAGE_1_REG_2UI_LOCK_MASK)>>2)
	#define TXL_PAGE_1_REG_2UI_LOCK_WR(x)	(((x)<<2)&TXL_PAGE_1_REG_2UI_LOCK_MASK)
	#define TXL_PAGE_1_REG_FS_OVERRIDE_MASK	0x02
	#define TXL_PAGE_1_REG_FS_OVERRIDE_RD(x)	(((x)&TXL_PAGE_1_REG_FS_OVERRIDE_MASK)>>1)
	#define TXL_PAGE_1_REG_FS_OVERRIDE_WR(x)	(((x)<<1)&TXL_PAGE_1_REG_FS_OVERRIDE_MASK)
	#define TXL_PAGE_1_REG_1UI_LOCK_MASK	0x01
	#define TXL_PAGE_1_REG_1UI_LOCK_RD(x)	((x)&TXL_PAGE_1_REG_1UI_LOCK_MASK)
	#define TXL_PAGE_1_REG_1UI_LOCK_WR(x)	((x)&TXL_PAGE_1_REG_1UI_LOCK_MASK)
#define TXL_PAGE_1_SPDIF_SSMPL_ADDR 0x16		/* Audio In SPDIF Software 1UI Overwrite Register */
#define CRA_TXL_PAGE_1_SPDIF_SSMPL_ADDR 0x00000116		/* Audio In SPDIF Software 1UI Overwrite Register */
	uint8_t TXL_Page_1_SPDIF_SSMPL;
	#define TXL_PAGE_1_REG_MAX_1UI_MASK	0xFF
	#define TXL_PAGE_1_REG_MAX_1UI_RD(x)	((x)&TXL_PAGE_1_REG_MAX_1UI_MASK)
	#define TXL_PAGE_1_REG_MAX_1UI_WR(x)	((x)&TXL_PAGE_1_REG_MAX_1UI_MASK)
#define TXL_PAGE_1_SPDIF_HSMPL_ADDR 0x17		/* Audio In SPDIF Hardware 1UI Sample Register */
#define CRA_TXL_PAGE_1_SPDIF_HSMPL_ADDR 0x00000117		/* Audio In SPDIF Hardware 1UI Sample Register */
	uint8_t TXL_Page_1_SPDIF_HSMPL;
	#define TXL_PAGE_1_AUDI_MAX_1UI_MASK	0xFF
	#define TXL_PAGE_1_AUDI_MAX_1UI_RD(x)	((x)&TXL_PAGE_1_AUDI_MAX_1UI_MASK)
	#define TXL_PAGE_1_AUDI_MAX_1UI_WR(x)	((x)&TXL_PAGE_1_AUDI_MAX_1UI_MASK)
#define TXL_PAGE_1_SPDIF_FS_ADDR 0x18		/* Audio In SPDIF Extracted Fs Register */
#define CRA_TXL_PAGE_1_SPDIF_FS_ADDR 0x00000118		/* Audio In SPDIF Extracted Fs Register */
	uint8_t TXL_Page_1_SPDIF_FS;
	#define TXL_PAGE_1_AUDI_LENGTH_MASK	0xF0
	#define TXL_PAGE_1_AUDI_LENGTH_RD(x)	(((x)&TXL_PAGE_1_AUDI_LENGTH_MASK)>>4)
	#define TXL_PAGE_1_AUDI_LENGTH_WR(x)	(((x)<<4)&TXL_PAGE_1_AUDI_LENGTH_MASK)
	#define TXL_PAGE_1_AUDI_SPDIF_FS_MASK	0x0F
	#define TXL_PAGE_1_AUDI_SPDIF_FS_RD(x)	((x)&TXL_PAGE_1_AUDI_SPDIF_FS_MASK)
	#define TXL_PAGE_1_AUDI_SPDIF_FS_WR(x)	((x)&TXL_PAGE_1_AUDI_SPDIF_FS_MASK)
#define TXL_PAGE_1_SPDIF_SSMPL2_ADDR 0x19		/* Audio In SPDIF Software 2UI Overwrite Register */
#define CRA_TXL_PAGE_1_SPDIF_SSMPL2_ADDR 0x00000119		/* Audio In SPDIF Software 2UI Overwrite Register */
	uint8_t TXL_Page_1_SPDIF_SSMPL2;
	#define TXL_PAGE_1_REG_MAX_2UI_MASK	0xFF
	#define TXL_PAGE_1_REG_MAX_2UI_RD(x)	((x)&TXL_PAGE_1_REG_MAX_2UI_MASK)
	#define TXL_PAGE_1_REG_MAX_2UI_WR(x)	((x)&TXL_PAGE_1_REG_MAX_2UI_MASK)
#define TXL_PAGE_1_SPDIF_HSMPL2_ADDR 0x1A		/* Audio In SPDIF Hardware 2UI Sample Register */
#define CRA_TXL_PAGE_1_SPDIF_HSMPL2_ADDR 0x0000011A		/* Audio In SPDIF Hardware 2UI Sample Register */
	uint8_t TXL_Page_1_SPDIF_HSMPL2;
	#define TXL_PAGE_1_AUDI_MAX_2UI_MASK	0xFF
	#define TXL_PAGE_1_AUDI_MAX_2UI_RD(x)	((x)&TXL_PAGE_1_AUDI_MAX_2UI_MASK)
	#define TXL_PAGE_1_AUDI_MAX_2UI_WR(x)	((x)&TXL_PAGE_1_AUDI_MAX_2UI_MASK)
#define TXL_PAGE_1_SPDIF_ERTH_ADDR 0x1B		/* Audio In Error Threshold Register */
#define CRA_TXL_PAGE_1_SPDIF_ERTH_ADDR 0x0000011B		/* Audio In Error Threshold Register */
	uint8_t TXL_Page_1_SPDIF_ERTH;
	#define TXL_PAGE_1_REG_AUD_ERR_THRESH_MASK	0x3F
	#define TXL_PAGE_1_REG_AUD_ERR_THRESH_RD(x)	((x)&TXL_PAGE_1_REG_AUD_ERR_THRESH_MASK)
	#define TXL_PAGE_1_REG_AUD_ERR_THRESH_WR(x)	((x)&TXL_PAGE_1_REG_AUD_ERR_THRESH_MASK)
#define TXL_PAGE_1_I2S_IN_MAP_ADDR 0x1C		/* Audio IN I2S Data In Map Register */
#define CRA_TXL_PAGE_1_I2S_IN_MAP_ADDR 0x0000011C		/* Audio IN I2S Data In Map Register */
	uint8_t TXL_Page_1_I2S_IN_MAP;
	#define TXL_PAGE_1_REG_FIFO3_MAP_MASK	0xC0
	#define TXL_PAGE_1_REG_FIFO3_MAP_RD(x)	(((x)&TXL_PAGE_1_REG_FIFO3_MAP_MASK)>>6)
	#define TXL_PAGE_1_REG_FIFO3_MAP_WR(x)	(((x)<<6)&TXL_PAGE_1_REG_FIFO3_MAP_MASK)
	#define TXL_PAGE_1_REG_FIFO2_MAP_MASK	0x30
	#define TXL_PAGE_1_REG_FIFO2_MAP_RD(x)	(((x)&TXL_PAGE_1_REG_FIFO2_MAP_MASK)>>4)
	#define TXL_PAGE_1_REG_FIFO2_MAP_WR(x)	(((x)<<4)&TXL_PAGE_1_REG_FIFO2_MAP_MASK)
	#define TXL_PAGE_1_REG_FIFO1_MAP_MASK	0x0C
	#define TXL_PAGE_1_REG_FIFO1_MAP_RD(x)	(((x)&TXL_PAGE_1_REG_FIFO1_MAP_MASK)>>2)
	#define TXL_PAGE_1_REG_FIFO1_MAP_WR(x)	(((x)<<2)&TXL_PAGE_1_REG_FIFO1_MAP_MASK)
	#define TXL_PAGE_1_REG_FIFO0_MAP_MASK	0x03
	#define TXL_PAGE_1_REG_FIFO0_MAP_RD(x)	((x)&TXL_PAGE_1_REG_FIFO0_MAP_MASK)
	#define TXL_PAGE_1_REG_FIFO0_MAP_WR(x)	((x)&TXL_PAGE_1_REG_FIFO0_MAP_MASK)
#define TXL_PAGE_1_I2S_IN_CTRL_ADDR 0x1D		/* Audio In I2S Control Register */
#define CRA_TXL_PAGE_1_I2S_IN_CTRL_ADDR 0x0000011D		/* Audio In I2S Control Register */
	uint8_t TXL_Page_1_I2S_IN_CTRL;
	#define TXL_PAGE_1_REG_HBRA_ON_MASK	0x80
	#define TXL_PAGE_1_REG_HBRA_ON_RD(x)	(((x)&TXL_PAGE_1_REG_HBRA_ON_MASK)>>7)
	#define TXL_PAGE_1_REG_HBRA_ON_WR(x)	(((x)<<7)&TXL_PAGE_1_REG_HBRA_ON_MASK)
	#define TXL_PAGE_1_REG_SCK_EDGE_MASK	0x40
	#define TXL_PAGE_1_REG_SCK_EDGE_RD(x)	(((x)&TXL_PAGE_1_REG_SCK_EDGE_MASK)>>6)
	#define TXL_PAGE_1_REG_SCK_EDGE_WR(x)	(((x)<<6)&TXL_PAGE_1_REG_SCK_EDGE_MASK)
	#define TXL_PAGE_1_REG_CBIT_ORDER_MASK	0x20
	#define TXL_PAGE_1_REG_CBIT_ORDER_RD(x)	(((x)&TXL_PAGE_1_REG_CBIT_ORDER_MASK)>>5)
	#define TXL_PAGE_1_REG_CBIT_ORDER_WR(x)	(((x)<<5)&TXL_PAGE_1_REG_CBIT_ORDER_MASK)
	#define TXL_PAGE_1_REG_VBIT_MASK	0x10
	#define TXL_PAGE_1_REG_VBIT_RD(x)	(((x)&TXL_PAGE_1_REG_VBIT_MASK)>>4)
	#define TXL_PAGE_1_REG_VBIT_WR(x)	(((x)<<4)&TXL_PAGE_1_REG_VBIT_MASK)
	#define TXL_PAGE_1_REG_WS_MASK	0x08
	#define TXL_PAGE_1_REG_WS_RD(x)	(((x)&TXL_PAGE_1_REG_WS_MASK)>>3)
	#define TXL_PAGE_1_REG_WS_WR(x)	(((x)<<3)&TXL_PAGE_1_REG_WS_MASK)
	#define TXL_PAGE_1_REG_JUSTIFY_MASK	0x04
	#define TXL_PAGE_1_REG_JUSTIFY_RD(x)	(((x)&TXL_PAGE_1_REG_JUSTIFY_MASK)>>2)
	#define TXL_PAGE_1_REG_JUSTIFY_WR(x)	(((x)<<2)&TXL_PAGE_1_REG_JUSTIFY_MASK)
	#define TXL_PAGE_1_REG_DATA_DIR_MASK	0x02
	#define TXL_PAGE_1_REG_DATA_DIR_RD(x)	(((x)&TXL_PAGE_1_REG_DATA_DIR_MASK)>>1)
	#define TXL_PAGE_1_REG_DATA_DIR_WR(x)	(((x)<<1)&TXL_PAGE_1_REG_DATA_DIR_MASK)
	#define TXL_PAGE_1_REG_1ST_BIT_MASK	0x01
	#define TXL_PAGE_1_REG_1ST_BIT_RD(x)	((x)&TXL_PAGE_1_REG_1ST_BIT_MASK)
	#define TXL_PAGE_1_REG_1ST_BIT_WR(x)	((x)&TXL_PAGE_1_REG_1ST_BIT_MASK)
#define TXL_PAGE_1_I2S_CHST0_ADDR 0x1E		/* Audio In I2S Channel Status #0 Register */
#define CRA_TXL_PAGE_1_I2S_CHST0_ADDR 0x0000011E		/* Audio In I2S Channel Status #0 Register */
	uint8_t TXL_Page_1_I2S_CHST0;
	#define TXL_PAGE_1_REG_CBIT_B7_0_MASK	0xFF
	#define TXL_PAGE_1_REG_CBIT_B7_0_RD(x)	((x)&TXL_PAGE_1_REG_CBIT_B7_0_MASK)
	#define TXL_PAGE_1_REG_CBIT_B7_0_WR(x)	((x)&TXL_PAGE_1_REG_CBIT_B7_0_MASK)
#define TXL_PAGE_1_I2S_CHST1_ADDR 0x1F		/* Audio In I2S Channel Status #1 Register */
#define CRA_TXL_PAGE_1_I2S_CHST1_ADDR 0x0000011F		/* Audio In I2S Channel Status #1 Register */
	uint8_t TXL_Page_1_I2S_CHST1;
	#define TXL_PAGE_1_REG_CBIT_B15_8_MASK	0xFF
	#define TXL_PAGE_1_REG_CBIT_B15_8_RD(x)	((x)&TXL_PAGE_1_REG_CBIT_B15_8_MASK)
	#define TXL_PAGE_1_REG_CBIT_B15_8_WR(x)	((x)&TXL_PAGE_1_REG_CBIT_B15_8_MASK)
#define TXL_PAGE_1_I2S_CHST2_ADDR 0x20		/* Audio In I2S Channel Status #2 Register */
#define CRA_TXL_PAGE_1_I2S_CHST2_ADDR 0x00000120		/* Audio In I2S Channel Status #2 Register */
	uint8_t TXL_Page_1_I2S_CHST2;
	#define TXL_PAGE_1_REG_CBIT_B23_20_MASK	0xF0
	#define TXL_PAGE_1_REG_CBIT_B23_20_RD(x)	(((x)&TXL_PAGE_1_REG_CBIT_B23_20_MASK)>>4)
	#define TXL_PAGE_1_REG_CBIT_B23_20_WR(x)	(((x)<<4)&TXL_PAGE_1_REG_CBIT_B23_20_MASK)
	#define TXL_PAGE_1_REG_CBIT_B19_16_MASK	0x0F
	#define TXL_PAGE_1_REG_CBIT_B19_16_RD(x)	((x)&TXL_PAGE_1_REG_CBIT_B19_16_MASK)
	#define TXL_PAGE_1_REG_CBIT_B19_16_WR(x)	((x)&TXL_PAGE_1_REG_CBIT_B19_16_MASK)
#define TXL_PAGE_1_I2S_CHST4_ADDR 0x21		/* Audio in I2S Channel Status #3 Register */
#define CRA_TXL_PAGE_1_I2S_CHST4_ADDR 0x00000121		/* Audio in I2S Channel Status #3 Register */
	uint8_t TXL_Page_1_I2S_CHST4;
	#define TXL_PAGE_1_REG_CBIT_B31_28_MASK	0xF0
	#define TXL_PAGE_1_REG_CBIT_B31_28_RD(x)	(((x)&TXL_PAGE_1_REG_CBIT_B31_28_MASK)>>4)
	#define TXL_PAGE_1_REG_CBIT_B31_28_WR(x)	(((x)<<4)&TXL_PAGE_1_REG_CBIT_B31_28_MASK)
	#define TXL_PAGE_1_REG_CBIT_B27_24_MASK	0x0F
	#define TXL_PAGE_1_REG_CBIT_B27_24_RD(x)	((x)&TXL_PAGE_1_REG_CBIT_B27_24_MASK)
	#define TXL_PAGE_1_REG_CBIT_B27_24_WR(x)	((x)&TXL_PAGE_1_REG_CBIT_B27_24_MASK)
#define TXL_PAGE_1_I2S_CHST5_ADDR 0x22		/* Audio In I2S Channel Status #4 Register */
#define CRA_TXL_PAGE_1_I2S_CHST5_ADDR 0x00000122		/* Audio In I2S Channel Status #4 Register */
	uint8_t TXL_Page_1_I2S_CHST5;
	#define TXL_PAGE_1_REG_CBIT_B39_36_MASK	0xF0
	#define TXL_PAGE_1_REG_CBIT_B39_36_RD(x)	(((x)&TXL_PAGE_1_REG_CBIT_B39_36_MASK)>>4)
	#define TXL_PAGE_1_REG_CBIT_B39_36_WR(x)	(((x)<<4)&TXL_PAGE_1_REG_CBIT_B39_36_MASK)
	#define TXL_PAGE_1_REG_CBIT_B35_32_MASK	0x0F
	#define TXL_PAGE_1_REG_CBIT_B35_32_RD(x)	((x)&TXL_PAGE_1_REG_CBIT_B35_32_MASK)
	#define TXL_PAGE_1_REG_CBIT_B35_32_WR(x)	((x)&TXL_PAGE_1_REG_CBIT_B35_32_MASK)
#define TXL_PAGE_1_ASRC_ADDR 0x23		/* Audio In Sample Rate Conversion Register */
#define CRA_TXL_PAGE_1_ASRC_ADDR 0x00000123		/* Audio In Sample Rate Conversion Register */
	uint8_t TXL_Page_1_ASRC;
	#define TXL_PAGE_1_REG_HBR_SPR_MASK_MASK	0xF0
	#define TXL_PAGE_1_REG_HBR_SPR_MASK_RD(x)	(((x)&TXL_PAGE_1_REG_HBR_SPR_MASK_MASK)>>4)
	#define TXL_PAGE_1_REG_HBR_SPR_MASK_WR(x)	(((x)<<4)&TXL_PAGE_1_REG_HBR_SPR_MASK_MASK)
	#define TXL_PAGE_1_REG_SRC_CTRL_MASK	0x02
	#define TXL_PAGE_1_REG_SRC_CTRL_RD(x)	(((x)&TXL_PAGE_1_REG_SRC_CTRL_MASK)>>1)
	#define TXL_PAGE_1_REG_SRC_CTRL_WR(x)	(((x)<<1)&TXL_PAGE_1_REG_SRC_CTRL_MASK)
	#define TXL_PAGE_1_REG_SRC_EN_MASK	0x01
	#define TXL_PAGE_1_REG_SRC_EN_RD(x)	((x)&TXL_PAGE_1_REG_SRC_EN_MASK)
	#define TXL_PAGE_1_REG_SRC_EN_WR(x)	((x)&TXL_PAGE_1_REG_SRC_EN_MASK)
#define TXL_PAGE_1_I2S_IN_SIZE_ADDR 0x24		/* Audio In I2S Input Size Register */
#define CRA_TXL_PAGE_1_I2S_IN_SIZE_ADDR 0x00000124		/* Audio In I2S Input Size Register */
	uint8_t TXL_Page_1_I2S_IN_SIZE;
	#define TXL_PAGE_1_REG_HBR_PKT_ID_MASK	0xF0
	#define TXL_PAGE_1_REG_HBR_PKT_ID_RD(x)	(((x)&TXL_PAGE_1_REG_HBR_PKT_ID_MASK)>>4)
	#define TXL_PAGE_1_REG_HBR_PKT_ID_WR(x)	(((x)<<4)&TXL_PAGE_1_REG_HBR_PKT_ID_MASK)
	#define TXL_PAGE_1_REG_I2S_IN_LENGTH_MASK	0x0F
	#define TXL_PAGE_1_REG_I2S_IN_LENGTH_RD(x)	((x)&TXL_PAGE_1_REG_I2S_IN_LENGTH_MASK)
	#define TXL_PAGE_1_REG_I2S_IN_LENGTH_WR(x)	((x)&TXL_PAGE_1_REG_I2S_IN_LENGTH_MASK)
#define TXL_PAGE_1_UNDEFINED_ADDR_25 0x25		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_25;
#define TXL_PAGE_1_UNDEFINED_ADDR_26 0x26		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_26;
#define TXL_PAGE_1_UNDEFINED_ADDR_27 0x27		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_27;
#define TXL_PAGE_1_UNDEFINED_ADDR_28 0x28		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_28;
#define TXL_PAGE_1_UNDEFINED_ADDR_29 0x29		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_29;
#define TXL_PAGE_1_UNDEFINED_ADDR_2A 0x2A		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_2A;
#define TXL_PAGE_1_UNDEFINED_ADDR_2B 0x2B		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_2B;
#define TXL_PAGE_1_UNDEFINED_ADDR_2C 0x2C		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_2C;
#define TXL_PAGE_1_UNDEFINED_ADDR_2D 0x2D		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_2D;
#define TXL_PAGE_1_RSVD_ADDR_2E 0x2E		/* reserved */
#define CRA_TXL_PAGE_1_RSVD_ADDR_12E 0x0000012E		/* reserved */
	uint8_t TXL_Page_1_rsvd_2E;
#define TXL_PAGE_1_AUDP_TXCTRL_ADDR 0x2F		/* Audio PATH Control Register */
#define CRA_TXL_PAGE_1_AUDP_TXCTRL_ADDR 0x0000012F		/* Audio PATH Control Register */
	uint8_t TXL_Page_1_AUDP_TXCTRL;
	#define TXL_PAGE_1_REG_AUD_MUTE_EN_MASK	0x80
	#define TXL_PAGE_1_REG_AUD_MUTE_EN_RD(x)	(((x)&TXL_PAGE_1_REG_AUD_MUTE_EN_MASK)>>7)
	#define TXL_PAGE_1_REG_AUD_MUTE_EN_WR(x)	(((x)<<7)&TXL_PAGE_1_REG_AUD_MUTE_EN_MASK)
	#define TXL_PAGE_1_REG_DC_PKT_EN_MASK	0x40
	#define TXL_PAGE_1_REG_DC_PKT_EN_RD(x)	(((x)&TXL_PAGE_1_REG_DC_PKT_EN_MASK)>>6)
	#define TXL_PAGE_1_REG_DC_PKT_EN_WR(x)	(((x)<<6)&TXL_PAGE_1_REG_DC_PKT_EN_MASK)
	#define TXL_PAGE_1_REG_PACK_MODE_MASK	0x38
	#define TXL_PAGE_1_REG_PACK_MODE_RD(x)	(((x)&TXL_PAGE_1_REG_PACK_MODE_MASK)>>3)
	#define TXL_PAGE_1_REG_PACK_MODE_WR(x)	(((x)<<3)&TXL_PAGE_1_REG_PACK_MODE_MASK)
	#define TXL_PAGE_1_REG_LAYOUT_MASK	0x06
	#define TXL_PAGE_1_REG_LAYOUT_RD(x)	(((x)&TXL_PAGE_1_REG_LAYOUT_MASK)>>1)
	#define TXL_PAGE_1_REG_LAYOUT_WR(x)	(((x)<<1)&TXL_PAGE_1_REG_LAYOUT_MASK)
	#define TXL_PAGE_1_REG_HDMI_MODE_MASK	0x01
	#define TXL_PAGE_1_REG_HDMI_MODE_RD(x)	((x)&TXL_PAGE_1_REG_HDMI_MODE_MASK)
	#define TXL_PAGE_1_REG_HDMI_MODE_WR(x)	((x)&TXL_PAGE_1_REG_HDMI_MODE_MASK)
#define TXL_PAGE_1_AUDP_TXSTAT_ADDR 0x30		/* Audio PATH Tx Status Register */
#define CRA_TXL_PAGE_1_AUDP_TXSTAT_ADDR 0x00000130		/* Audio PATH Tx Status Register */
	uint8_t TXL_Page_1_AUDP_TXSTAT;
	#define TXL_PAGE_1_REG_HB_BITS_MASK	     0xC0
	#define TXL_PAGE_1_REG_HB_BITS_RD(x)	    (((x)&TXL_PAGE_1_REG_HB_BITS_MASK)>>6)
	#define TXL_PAGE_1_REG_HB_BITS_WR(x)	    (((x)<<6)&TXL_PAGE_1_REG_HB_BITS_MASK)
	#define TXL_PAGE_1_HDMI_MUTE_MASK	       0x04
	#define TXL_PAGE_1_HDMI_MUTE_RD(x)	      (((x)&TXL_PAGE_1_HDMI_MUTE_MASK)>>2)
	#define TXL_PAGE_1_HDMI_MUTE_WR(x)	      (((x)<<2)&TXL_PAGE_1_HDMI_MUTE_MASK)
	#define TXL_PAGE_1_REG_NULL_PACKET_EN_VS_HIGH_MASK	0x02
	#define TXL_PAGE_1_REG_NULL_PACKET_EN_VS_HIGH_RD(x)	(((x)&TXL_PAGE_1_REG_NULL_PACKET_EN_VS_HIGH_MASK)>>1)
	#define TXL_PAGE_1_REG_NULL_PACKET_EN_VS_HIGH_WR(x)	(((x)<<1)&TXL_PAGE_1_REG_NULL_PACKET_EN_VS_HIGH_MASK)
	#define TXL_PAGE_1_REG_NULL_PACKET_EN_MASK	0x01
	#define TXL_PAGE_1_REG_NULL_PACKET_EN_RD(x)	((x)&TXL_PAGE_1_REG_NULL_PACKET_EN_MASK)
	#define TXL_PAGE_1_REG_NULL_PACKET_EN_WR(x)	((x)&TXL_PAGE_1_REG_NULL_PACKET_EN_MASK)
#define TXL_PAGE_1_AUDP_TXFIFO_ADDR 0x31		/* Audio PATH Tx FIFO Read Write ptr difference Register */
#define CRA_TXL_PAGE_1_AUDP_TXFIFO_ADDR 0x00000131		/* Audio PATH Tx FIFO Read Write ptr difference Register */
	uint8_t TXL_Page_1_AUDP_TXFIFO;
	#define TXL_PAGE_1_HDMI_FIFO_DIFF_MASK	0x1F
	#define TXL_PAGE_1_HDMI_FIFO_DIFF_RD(x)	((x)&TXL_PAGE_1_HDMI_FIFO_DIFF_MASK)
	#define TXL_PAGE_1_HDMI_FIFO_DIFF_WR(x)	((x)&TXL_PAGE_1_HDMI_FIFO_DIFF_MASK)
#define TXL_PAGE_1_PP_TABLE_ADDR 0x32		/* Phase look up table Register */
#define CRA_TXL_PAGE_1_PP_TABLE_ADDR 0x00000132		/* Phase look up table Register */
	uint8_t TXL_Page_1_PP_TABLE;
	#define TXL_PAGE_1_REG_PP_TABLE_B7_6_MASK	0xC0
	#define TXL_PAGE_1_REG_PP_TABLE_B7_6_RD(x)	(((x)&TXL_PAGE_1_REG_PP_TABLE_B7_6_MASK)>>6)
	#define TXL_PAGE_1_REG_PP_TABLE_B7_6_WR(x)	(((x)<<6)&TXL_PAGE_1_REG_PP_TABLE_B7_6_MASK)
	#define TXL_PAGE_1_REG_PP_TABLE_B5_4_MASK	0x30
	#define TXL_PAGE_1_REG_PP_TABLE_B5_4_RD(x)	(((x)&TXL_PAGE_1_REG_PP_TABLE_B5_4_MASK)>>4)
	#define TXL_PAGE_1_REG_PP_TABLE_B5_4_WR(x)	(((x)<<4)&TXL_PAGE_1_REG_PP_TABLE_B5_4_MASK)
	#define TXL_PAGE_1_REG_PP_TABLE_B3_2_MASK	0x0C
	#define TXL_PAGE_1_REG_PP_TABLE_B3_2_RD(x)	(((x)&TXL_PAGE_1_REG_PP_TABLE_B3_2_MASK)>>2)
	#define TXL_PAGE_1_REG_PP_TABLE_B3_2_WR(x)	(((x)<<2)&TXL_PAGE_1_REG_PP_TABLE_B3_2_MASK)
	#define TXL_PAGE_1_REG_PP_TABLE_B1_0_MASK	0x03
	#define TXL_PAGE_1_REG_PP_TABLE_B1_0_RD(x)	((x)&TXL_PAGE_1_REG_PP_TABLE_B1_0_MASK)
	#define TXL_PAGE_1_REG_PP_TABLE_B1_0_WR(x)	((x)&TXL_PAGE_1_REG_PP_TABLE_B1_0_MASK)
#define TXL_PAGE_1_UNDEFINED_ADDR_33 0x33		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_33;
#define TXL_PAGE_1_RSVD_ADDR_34 0x34		/* reserved */
#define CRA_TXL_PAGE_1_RSVD_ADDR_134 0x00000134		/* reserved */
	uint8_t TXL_Page_1_rsvd_34;
#define TXL_PAGE_1_DEVICE_ID_ADDR 0x35		/* OTP Device ID Register */
#define CRA_TXL_PAGE_1_DEVICE_ID_ADDR 0x00000135		/* OTP Device ID Register */
	uint8_t TXL_Page_1_DEVICE_ID;
	#define TXL_PAGE_1_REG_DEVICE_ID_MASK	0x03
	#define TXL_PAGE_1_REG_DEVICE_ID_RD(x)	((x)&TXL_PAGE_1_REG_DEVICE_ID_MASK)
	#define TXL_PAGE_1_REG_DEVICE_ID_WR(x)	((x)&TXL_PAGE_1_REG_DEVICE_ID_MASK)
#define TXL_PAGE_1_OSC_OTP_COMPARE_ADDR 0x36		/* Oscillator Status Register */
#define CRA_TXL_PAGE_1_OSC_OTP_COMPARE_ADDR 0x00000136		/* Oscillator Status Register */
	uint8_t TXL_Page_1_OSC_OTP_COMPARE;
	#define TXL_PAGE_1_CALIB_OTP_OSC_COMPARE_MASK	0x01
	#define TXL_PAGE_1_CALIB_OTP_OSC_COMPARE_RD(x)	((x)&TXL_PAGE_1_CALIB_OTP_OSC_COMPARE_MASK)
	#define TXL_PAGE_1_CALIB_OTP_OSC_COMPARE_WR(x)	((x)&TXL_PAGE_1_CALIB_OTP_OSC_COMPARE_MASK)
#define TXL_PAGE_1_CEC_OSC_LOG_CALIB_ADDR 0x37		/* CEC OSC Calibration by Internal Logic Status Register */
#define CRA_TXL_PAGE_1_CEC_OSC_LOG_CALIB_ADDR 0x00000137		/* CEC OSC Calibration by Internal Logic Status Register */
	uint8_t TXL_Page_1_CEC_OSC_LOG_CALIB;
	#define TXL_PAGE_1_OSC_CAL_LOCKED_MASK	0x80
	#define TXL_PAGE_1_OSC_CAL_LOCKED_RD(x)	(((x)&TXL_PAGE_1_OSC_CAL_LOCKED_MASK)>>7)
	#define TXL_PAGE_1_OSC_CAL_LOCKED_WR(x)	(((x)<<7)&TXL_PAGE_1_OSC_CAL_LOCKED_MASK)
	#define TXL_PAGE_1_OSC_CAL_VALUE_MASK	0x1F
	#define TXL_PAGE_1_OSC_CAL_VALUE_RD(x)	((x)&TXL_PAGE_1_OSC_CAL_VALUE_MASK)
	#define TXL_PAGE_1_OSC_CAL_VALUE_WR(x)	((x)&TXL_PAGE_1_OSC_CAL_VALUE_MASK)
#define TXL_PAGE_1_CEC_OSC_OTP_CALIB_ADDR 0x38		/* CEC OSC Calibration by OTP Status Register */
#define CRA_TXL_PAGE_1_CEC_OSC_OTP_CALIB_ADDR 0x00000138		/* CEC OSC Calibration by OTP Status Register */
	uint8_t TXL_Page_1_CEC_OSC_OTP_CALIB;
	#define TXL_PAGE_1_OTP_CALIB_LOCKED_MASK	0x80
	#define TXL_PAGE_1_OTP_CALIB_LOCKED_RD(x)	(((x)&TXL_PAGE_1_OTP_CALIB_LOCKED_MASK)>>7)
	#define TXL_PAGE_1_OTP_CALIB_LOCKED_WR(x)	(((x)<<7)&TXL_PAGE_1_OTP_CALIB_LOCKED_MASK)
	#define TXL_PAGE_1_OTP_CALIB_DATA_MASK	0x1F
	#define TXL_PAGE_1_OTP_CALIB_DATA_RD(x)	((x)&TXL_PAGE_1_OTP_CALIB_DATA_MASK)
	#define TXL_PAGE_1_OTP_CALIB_DATA_WR(x)	((x)&TXL_PAGE_1_OTP_CALIB_DATA_MASK)
#define TXL_PAGE_1_CEC_OSC_CTRL_ADDR 0x39		/* CEC_OSC_CTRL Register */
#define CRA_TXL_PAGE_1_CEC_OSC_CTRL_ADDR 0x00000139		/* CEC_OSC_CTRL Register */
	uint8_t TXL_Page_1_CEC_OSC_CTRL;
	#define TXL_PAGE_1_REG_CEC_OSC_EN_MASK	0x80
	#define TXL_PAGE_1_REG_CEC_OSC_EN_RD(x)	(((x)&TXL_PAGE_1_REG_CEC_OSC_EN_MASK)>>7)
	#define TXL_PAGE_1_REG_CEC_OSC_EN_WR(x)	(((x)<<7)&TXL_PAGE_1_REG_CEC_OSC_EN_MASK)
	#define TXL_PAGE_1_REG_CEC_OSC_CTL_MASK	0x1F
	#define TXL_PAGE_1_REG_CEC_OSC_CTL_RD(x)	((x)&TXL_PAGE_1_REG_CEC_OSC_CTL_MASK)
	#define TXL_PAGE_1_REG_CEC_OSC_CTL_WR(x)	((x)&TXL_PAGE_1_REG_CEC_OSC_CTL_MASK)
#define TXL_PAGE_1_CEC_OSC_CALIB_CTRL_ADDR 0x3A		/* CEC_OSC_CALIB_CTRL Register */
#define CRA_TXL_PAGE_1_CEC_OSC_CALIB_CTRL_ADDR 0x0000013A		/* CEC_OSC_CALIB_CTRL Register */
	uint8_t TXL_Page_1_CEC_OSC_CALIB_CTRL;
	#define TXL_PAGE_1_REG_CALIB_VALID_MASK	0x80
	#define TXL_PAGE_1_REG_CALIB_VALID_RD(x)	(((x)&TXL_PAGE_1_REG_CALIB_VALID_MASK)>>7)
	#define TXL_PAGE_1_REG_CALIB_VALID_WR(x)	(((x)<<7)&TXL_PAGE_1_REG_CALIB_VALID_MASK)
	#define TXL_PAGE_1_REG_CALIB_DATA_MASK	0x1F
	#define TXL_PAGE_1_REG_CALIB_DATA_RD(x)	((x)&TXL_PAGE_1_REG_CALIB_DATA_MASK)
	#define TXL_PAGE_1_REG_CALIB_DATA_WR(x)	((x)&TXL_PAGE_1_REG_CALIB_DATA_MASK)
#define TXL_PAGE_1_TEST_STAT_ADDR 0x3B		/* Test BIST Control Register */
#define CRA_TXL_PAGE_1_TEST_STAT_ADDR 0x0000013B		/* Test BIST Control Register */
	uint8_t TXL_Page_1_TEST_STAT;
	#define TXL_PAGE_1_MBISTDONE_MASK	0x02
	#define TXL_PAGE_1_MBISTDONE_RD(x)	(((x)&TXL_PAGE_1_MBISTDONE_MASK)>>1)
	#define TXL_PAGE_1_MBISTDONE_WR(x)	(((x)<<1)&TXL_PAGE_1_MBISTDONE_MASK)
	#define TXL_PAGE_1_MBISTGO_MASK	0x01
	#define TXL_PAGE_1_MBISTGO_RD(x)	((x)&TXL_PAGE_1_MBISTGO_MASK)
	#define TXL_PAGE_1_MBISTGO_WR(x)	((x)&TXL_PAGE_1_MBISTGO_MASK)
#define TXL_PAGE_1_TEST_TXCTRL_ADDR 0x3C		/* Test Control Register */
#define CRA_TXL_PAGE_1_TEST_TXCTRL_ADDR 0x0000013C		/* Test Control Register */
	uint8_t TXL_Page_1_TEST_TXCTRL;
	#define TXL_PAGE_1_REG_TST_TCLK_MASK	0x20
	#define TXL_PAGE_1_REG_TST_TCLK_RD(x)	(((x)&TXL_PAGE_1_REG_TST_TCLK_MASK)>>5)
	#define TXL_PAGE_1_REG_TST_TCLK_WR(x)	(((x)<<5)&TXL_PAGE_1_REG_TST_TCLK_MASK)
	#define TXL_PAGE_1_REG_DVI_ENC_BYP_MASK	0x08
	#define TXL_PAGE_1_REG_DVI_ENC_BYP_RD(x)	(((x)&TXL_PAGE_1_REG_DVI_ENC_BYP_MASK)>>3)
	#define TXL_PAGE_1_REG_DVI_ENC_BYP_WR(x)	(((x)<<3)&TXL_PAGE_1_REG_DVI_ENC_BYP_MASK)
	#define TXL_PAGE_1_REG_CORE_ISO_EN_MASK	0x04
	#define TXL_PAGE_1_REG_CORE_ISO_EN_RD(x)	(((x)&TXL_PAGE_1_REG_CORE_ISO_EN_MASK)>>2)
	#define TXL_PAGE_1_REG_CORE_ISO_EN_WR(x)	(((x)<<2)&TXL_PAGE_1_REG_CORE_ISO_EN_MASK)
#define TXL_PAGE_1_DPD_ADDR 0x3D		/* Diagnostics Power Down Register */
#define CRA_TXL_PAGE_1_DPD_ADDR 0x0000013D		/* Diagnostics Power Down Register */
	uint8_t TXL_Page_1_DPD;
	#define TXL_PAGE_1_REG_VID_BYP_EN_MASK	0x80
	#define TXL_PAGE_1_REG_VID_BYP_EN_RD(x)	(((x)&TXL_PAGE_1_REG_VID_BYP_EN_MASK)>>7)
	#define TXL_PAGE_1_REG_VID_BYP_EN_WR(x)	(((x)<<7)&TXL_PAGE_1_REG_VID_BYP_EN_MASK)
	#define TXL_PAGE_1_REG_PDOSC_EN_MASK	0x10
	#define TXL_PAGE_1_REG_PDOSC_EN_RD(x)	(((x)&TXL_PAGE_1_REG_PDOSC_EN_MASK)>>4)
	#define TXL_PAGE_1_REG_PDOSC_EN_WR(x)	(((x)<<4)&TXL_PAGE_1_REG_PDOSC_EN_MASK)
	#define TXL_PAGE_1_REG_TCLK_PHASE_MASK	0x08
	#define TXL_PAGE_1_REG_TCLK_PHASE_RD(x)	(((x)&TXL_PAGE_1_REG_TCLK_PHASE_MASK)>>3)
	#define TXL_PAGE_1_REG_TCLK_PHASE_WR(x)	(((x)<<3)&TXL_PAGE_1_REG_TCLK_PHASE_MASK)
	#define TXL_PAGE_1_REG_PDIDCK_N_MASK	0x04
	#define TXL_PAGE_1_REG_PDIDCK_N_RD(x)	(((x)&TXL_PAGE_1_REG_PDIDCK_N_MASK)>>2)
	#define TXL_PAGE_1_REG_PDIDCK_N_WR(x)	(((x)<<2)&TXL_PAGE_1_REG_PDIDCK_N_MASK)
	#define TXL_PAGE_1_REG_PDOSC_N_MASK	0x02
	#define TXL_PAGE_1_REG_PDOSC_N_RD(x)	(((x)&TXL_PAGE_1_REG_PDOSC_N_MASK)>>1)
	#define TXL_PAGE_1_REG_PDOSC_N_WR(x)	(((x)<<1)&TXL_PAGE_1_REG_PDOSC_N_MASK)
#define TXL_PAGE_1_INF_CTRL1_ADDR 0x3E		/* CEA-861 InfoFrame Control #1 Register */
#define CRA_TXL_PAGE_1_INF_CTRL1_ADDR 0x0000013E		/* CEA-861 InfoFrame Control #1 Register */
	uint8_t TXL_Page_1_INF_CTRL1;
	#define TXL_PAGE_1_REG_MPEG_EN_MASK	0x80
	#define TXL_PAGE_1_REG_MPEG_EN_RD(x)	(((x)&TXL_PAGE_1_REG_MPEG_EN_MASK)>>7)
	#define TXL_PAGE_1_REG_MPEG_EN_WR(x)	(((x)<<7)&TXL_PAGE_1_REG_MPEG_EN_MASK)
	#define TXL_PAGE_1_REG_MPEG_RPT_MASK	0x40
	#define TXL_PAGE_1_REG_MPEG_RPT_RD(x)	(((x)&TXL_PAGE_1_REG_MPEG_RPT_MASK)>>6)
	#define TXL_PAGE_1_REG_MPEG_RPT_WR(x)	(((x)<<6)&TXL_PAGE_1_REG_MPEG_RPT_MASK)
	#define TXL_PAGE_1_REG_AUD_EN_MASK	0x20
	#define TXL_PAGE_1_REG_AUD_EN_RD(x)	(((x)&TXL_PAGE_1_REG_AUD_EN_MASK)>>5)
	#define TXL_PAGE_1_REG_AUD_EN_WR(x)	(((x)<<5)&TXL_PAGE_1_REG_AUD_EN_MASK)
	#define TXL_PAGE_1_REG_AUD_RPT_MASK	0x10
	#define TXL_PAGE_1_REG_AUD_RPT_RD(x)	(((x)&TXL_PAGE_1_REG_AUD_RPT_MASK)>>4)
	#define TXL_PAGE_1_REG_AUD_RPT_WR(x)	(((x)<<4)&TXL_PAGE_1_REG_AUD_RPT_MASK)
	#define TXL_PAGE_1_REG_SPD_EN_MASK	0x08
	#define TXL_PAGE_1_REG_SPD_EN_RD(x)	(((x)&TXL_PAGE_1_REG_SPD_EN_MASK)>>3)
	#define TXL_PAGE_1_REG_SPD_EN_WR(x)	(((x)<<3)&TXL_PAGE_1_REG_SPD_EN_MASK)
	#define TXL_PAGE_1_REG_SPD_RPT_MASK	0x04
	#define TXL_PAGE_1_REG_SPD_RPT_RD(x)	(((x)&TXL_PAGE_1_REG_SPD_RPT_MASK)>>2)
	#define TXL_PAGE_1_REG_SPD_RPT_WR(x)	(((x)<<2)&TXL_PAGE_1_REG_SPD_RPT_MASK)
	#define TXL_PAGE_1_REG_AVI_EN_MASK	0x02
	#define TXL_PAGE_1_REG_AVI_EN_RD(x)	(((x)&TXL_PAGE_1_REG_AVI_EN_MASK)>>1)
	#define TXL_PAGE_1_REG_AVI_EN_WR(x)	(((x)<<1)&TXL_PAGE_1_REG_AVI_EN_MASK)
	#define TXL_PAGE_1_REG_AVI_RPT_MASK	0x01
	#define TXL_PAGE_1_REG_AVI_RPT_RD(x)	((x)&TXL_PAGE_1_REG_AVI_RPT_MASK)
	#define TXL_PAGE_1_REG_AVI_RPT_WR(x)	((x)&TXL_PAGE_1_REG_AVI_RPT_MASK)
#define TXL_PAGE_1_INF_CTRL2_ADDR 0x3F		/* CEA-861 InfoFrame Control #2 Register */
#define CRA_TXL_PAGE_1_INF_CTRL2_ADDR 0x0000013F		/* CEA-861 InfoFrame Control #2 Register */
	uint8_t TXL_Page_1_INF_CTRL2;
	#define TXL_PAGE_1_REG_GAMUT_EN_MASK	0x80
	#define TXL_PAGE_1_REG_GAMUT_EN_RD(x)	(((x)&TXL_PAGE_1_REG_GAMUT_EN_MASK)>>7)
	#define TXL_PAGE_1_REG_GAMUT_EN_WR(x)	(((x)<<7)&TXL_PAGE_1_REG_GAMUT_EN_MASK)
	#define TXL_PAGE_1_REG_GAMUT_RPT_MASK	0x40
	#define TXL_PAGE_1_REG_GAMUT_RPT_RD(x)	(((x)&TXL_PAGE_1_REG_GAMUT_RPT_MASK)>>6)
	#define TXL_PAGE_1_REG_GAMUT_RPT_WR(x)	(((x)<<6)&TXL_PAGE_1_REG_GAMUT_RPT_MASK)
	#define TXL_PAGE_1_REG_GEN2_EN_MASK	0x20
	#define TXL_PAGE_1_REG_GEN2_EN_RD(x)	(((x)&TXL_PAGE_1_REG_GEN2_EN_MASK)>>5)
	#define TXL_PAGE_1_REG_GEN2_EN_WR(x)	(((x)<<5)&TXL_PAGE_1_REG_GEN2_EN_MASK)
	#define TXL_PAGE_1_REG_GEN2_RPT_MASK	0x10
	#define TXL_PAGE_1_REG_GEN2_RPT_RD(x)	(((x)&TXL_PAGE_1_REG_GEN2_RPT_MASK)>>4)
	#define TXL_PAGE_1_REG_GEN2_RPT_WR(x)	(((x)<<4)&TXL_PAGE_1_REG_GEN2_RPT_MASK)
	#define TXL_PAGE_1_REG_CP_EN_MASK	0x08
	#define TXL_PAGE_1_REG_CP_EN_RD(x)	(((x)&TXL_PAGE_1_REG_CP_EN_MASK)>>3)
	#define TXL_PAGE_1_REG_CP_EN_WR(x)	(((x)<<3)&TXL_PAGE_1_REG_CP_EN_MASK)
	#define TXL_PAGE_1_REG_CP_RPT_MASK	0x04
	#define TXL_PAGE_1_REG_CP_RPT_RD(x)	(((x)&TXL_PAGE_1_REG_CP_RPT_MASK)>>2)
	#define TXL_PAGE_1_REG_CP_RPT_WR(x)	(((x)<<2)&TXL_PAGE_1_REG_CP_RPT_MASK)
	#define TXL_PAGE_1_REG_GEN_EN_MASK	0x02
	#define TXL_PAGE_1_REG_GEN_EN_RD(x)	(((x)&TXL_PAGE_1_REG_GEN_EN_MASK)>>1)
	#define TXL_PAGE_1_REG_GEN_EN_WR(x)	(((x)<<1)&TXL_PAGE_1_REG_GEN_EN_MASK)
	#define TXL_PAGE_1_REG_GEN_RPT_MASK	0x01
	#define TXL_PAGE_1_REG_GEN_RPT_RD(x)	((x)&TXL_PAGE_1_REG_GEN_RPT_MASK)
	#define TXL_PAGE_1_REG_GEN_RPT_WR(x)	((x)&TXL_PAGE_1_REG_GEN_RPT_MASK)
#define TXL_PAGE_1_AVI_TYPE_ADDR 0x40		/* CEA-861 AVI InfoFrame Type Code Register */
#define CRA_TXL_PAGE_1_AVI_TYPE_ADDR 0x00000140		/* CEA-861 AVI InfoFrame Type Code Register */
	uint8_t TXL_Page_1_AVI_TYPE;
	#define TXL_PAGE_1_REG_AVI_HEADER_B7_0_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_HEADER_B7_0_RD(x)	((x)&TXL_PAGE_1_REG_AVI_HEADER_B7_0_MASK)
	#define TXL_PAGE_1_REG_AVI_HEADER_B7_0_WR(x)	((x)&TXL_PAGE_1_REG_AVI_HEADER_B7_0_MASK)
#define TXL_PAGE_1_AVI_VERS_ADDR 0x41		/* CEA-861 AVI InfoFrame Version Number Register */
#define CRA_TXL_PAGE_1_AVI_VERS_ADDR 0x00000141		/* CEA-861 AVI InfoFrame Version Number Register */
	uint8_t TXL_Page_1_AVI_VERS;
	#define TXL_PAGE_1_REG_AVI_HEADER_B15_8_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_HEADER_B15_8_RD(x)	((x)&TXL_PAGE_1_REG_AVI_HEADER_B15_8_MASK)
	#define TXL_PAGE_1_REG_AVI_HEADER_B15_8_WR(x)	((x)&TXL_PAGE_1_REG_AVI_HEADER_B15_8_MASK)
#define TXL_PAGE_1_AVI_LENGTH_ADDR 0x42		/* CEA-861 AVI InfoFrame Length Register */
#define CRA_TXL_PAGE_1_AVI_LENGTH_ADDR 0x00000142		/* CEA-861 AVI InfoFrame Length Register */
	uint8_t TXL_Page_1_AVI_LENGTH;
	#define TXL_PAGE_1_REG_AVI_LENGTH_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_LENGTH_RD(x)	((x)&TXL_PAGE_1_REG_AVI_LENGTH_MASK)
	#define TXL_PAGE_1_REG_AVI_LENGTH_WR(x)	((x)&TXL_PAGE_1_REG_AVI_LENGTH_MASK)
#define TXL_PAGE_1_AVI_CHSUM_ADDR 0x43		/* CEA-861 AVI InfoFrame HDMI Checksum Register */
#define CRA_TXL_PAGE_1_AVI_CHSUM_ADDR 0x00000143		/* CEA-861 AVI InfoFrame HDMI Checksum Register */
	uint8_t TXL_Page_1_AVI_CHSUM;
	#define TXL_PAGE_1_REG_AVI_CHECKSUM_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_CHECKSUM_RD(x)	((x)&TXL_PAGE_1_REG_AVI_CHECKSUM_MASK)
	#define TXL_PAGE_1_REG_AVI_CHECKSUM_WR(x)	((x)&TXL_PAGE_1_REG_AVI_CHECKSUM_MASK)
#define TXL_PAGE_1_AVI_DBYTE1_ADDR 0x44		/* CEA-861 AVI InfoFrame Data uint8_t #1 Register */
#define CRA_TXL_PAGE_1_AVI_DBYTE1_ADDR 0x00000144		/* CEA-861 AVI InfoFrame Data uint8_t #1 Register */
	uint8_t TXL_Page_1_AVI_DBYTE1;
	#define TXL_PAGE_1_REG_AVI_DBYTE1_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_DBYTE1_RD(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE1_MASK)
	#define TXL_PAGE_1_REG_AVI_DBYTE1_WR(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE1_MASK)
#define TXL_PAGE_1_AVI_DBYTE2_ADDR 0x45		/* CEA-861 AVI InfoFrame Data uint8_t #2 Register */
#define CRA_TXL_PAGE_1_AVI_DBYTE2_ADDR 0x00000145		/* CEA-861 AVI InfoFrame Data uint8_t #2 Register */
	uint8_t TXL_Page_1_AVI_DBYTE2;
	#define TXL_PAGE_1_REG_AVI_DBYTE2_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_DBYTE2_RD(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE2_MASK)
	#define TXL_PAGE_1_REG_AVI_DBYTE2_WR(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE2_MASK)
#define TXL_PAGE_1_AVI_DBYTE3_ADDR 0x46		/* CEA-861 AVI InfoFrame Data uint8_t #3 Register */
#define CRA_TXL_PAGE_1_AVI_DBYTE3_ADDR 0x00000146		/* CEA-861 AVI InfoFrame Data uint8_t #3 Register */
	uint8_t TXL_Page_1_AVI_DBYTE3;
	#define TXL_PAGE_1_REG_AVI_DBYTE3_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_DBYTE3_RD(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE3_MASK)
	#define TXL_PAGE_1_REG_AVI_DBYTE3_WR(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE3_MASK)
#define TXL_PAGE_1_AVI_DBYTE4_ADDR 0x47		/* CEA-861 AVI InfoFrame Data uint8_t #4 Register */
#define CRA_TXL_PAGE_1_AVI_DBYTE4_ADDR 0x00000147		/* CEA-861 AVI InfoFrame Data uint8_t #4 Register */
	uint8_t TXL_Page_1_AVI_DBYTE4;
	#define TXL_PAGE_1_REG_AVI_DBYTE4_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_DBYTE4_RD(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE4_MASK)
	#define TXL_PAGE_1_REG_AVI_DBYTE4_WR(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE4_MASK)
#define TXL_PAGE_1_AVI_DBYTE5_ADDR 0x48		/* CEA-861 AVI InfoFrame Data uint8_t #5 Register */
#define CRA_TXL_PAGE_1_AVI_DBYTE5_ADDR 0x00000148		/* CEA-861 AVI InfoFrame Data uint8_t #5 Register */
	uint8_t TXL_Page_1_AVI_DBYTE5;
	#define TXL_PAGE_1_REG_AVI_DBYTE5_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_DBYTE5_RD(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE5_MASK)
	#define TXL_PAGE_1_REG_AVI_DBYTE5_WR(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE5_MASK)
#define TXL_PAGE_1_AVI_DBYTE6_ADDR 0x49		/* CEA-861 AVI InfoFrame Data uint8_t #6 Register */
#define CRA_TXL_PAGE_1_AVI_DBYTE6_ADDR 0x00000149		/* CEA-861 AVI InfoFrame Data uint8_t #6 Register */
	uint8_t TXL_Page_1_AVI_DBYTE6;
	#define TXL_PAGE_1_REG_AVI_DBYTE6_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_DBYTE6_RD(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE6_MASK)
	#define TXL_PAGE_1_REG_AVI_DBYTE6_WR(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE6_MASK)
#define TXL_PAGE_1_AVI_DBYTE7_ADDR 0x4A		/* CEA-861 AVI InfoFrame Data uint8_t #7 Register */
#define CRA_TXL_PAGE_1_AVI_DBYTE7_ADDR 0x0000014A		/* CEA-861 AVI InfoFrame Data uint8_t #7 Register */
	uint8_t TXL_Page_1_AVI_DBYTE7;
	#define TXL_PAGE_1_REG_AVI_DBYTE7_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_DBYTE7_RD(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE7_MASK)
	#define TXL_PAGE_1_REG_AVI_DBYTE7_WR(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE7_MASK)
#define TXL_PAGE_1_AVI_DBYTE8_ADDR 0x4B		/* CEA-861 AVI InfoFrame Data uint8_t #8 Register */
#define CRA_TXL_PAGE_1_AVI_DBYTE8_ADDR 0x0000014B		/* CEA-861 AVI InfoFrame Data uint8_t #8 Register */
	uint8_t TXL_Page_1_AVI_DBYTE8;
	#define TXL_PAGE_1_REG_AVI_DBYTE8_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_DBYTE8_RD(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE8_MASK)
	#define TXL_PAGE_1_REG_AVI_DBYTE8_WR(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE8_MASK)
#define TXL_PAGE_1_AVI_DBYTE9_ADDR 0x4C		/* CEA-861 AVI InfoFrame Data uint8_t #9 Register */
#define CRA_TXL_PAGE_1_AVI_DBYTE9_ADDR 0x0000014C		/* CEA-861 AVI InfoFrame Data uint8_t #9 Register */
	uint8_t TXL_Page_1_AVI_DBYTE9;
	#define TXL_PAGE_1_REG_AVI_DBYTE9_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_DBYTE9_RD(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE9_MASK)
	#define TXL_PAGE_1_REG_AVI_DBYTE9_WR(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE9_MASK)
#define TXL_PAGE_1_AVI_DBYTE10_ADDR 0x4D		/* CEA-861 AVI InfoFrame Data uint8_t #10 Register */
#define CRA_TXL_PAGE_1_AVI_DBYTE10_ADDR 0x0000014D		/* CEA-861 AVI InfoFrame Data uint8_t #10 Register */
	uint8_t TXL_Page_1_AVI_DBYTE10;
	#define TXL_PAGE_1_REG_AVI_DBYTE10_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_DBYTE10_RD(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE10_MASK)
	#define TXL_PAGE_1_REG_AVI_DBYTE10_WR(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE10_MASK)
#define TXL_PAGE_1_AVI_DBYTE11_ADDR 0x4E		/* CEA-861 AVI InfoFrame Data uint8_t #11 Register */
#define CRA_TXL_PAGE_1_AVI_DBYTE11_ADDR 0x0000014E		/* CEA-861 AVI InfoFrame Data uint8_t #11 Register */
	uint8_t TXL_Page_1_AVI_DBYTE11;
	#define TXL_PAGE_1_REG_AVI_DBYTE11_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_DBYTE11_RD(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE11_MASK)
	#define TXL_PAGE_1_REG_AVI_DBYTE11_WR(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE11_MASK)
#define TXL_PAGE_1_AVI_DBYTE12_ADDR 0x4F		/* CEA-861 AVI InfoFrame Data uint8_t #12 Register */
#define CRA_TXL_PAGE_1_AVI_DBYTE12_ADDR 0x0000014F		/* CEA-861 AVI InfoFrame Data uint8_t #12 Register */
	uint8_t TXL_Page_1_AVI_DBYTE12;
	#define TXL_PAGE_1_REG_AVI_DBYTE12_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_DBYTE12_RD(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE12_MASK)
	#define TXL_PAGE_1_REG_AVI_DBYTE12_WR(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE12_MASK)
#define TXL_PAGE_1_AVI_DBYTE13_ADDR 0x50		/* CEA-861 AVI InfoFrame Data uint8_t #13 Register */
#define CRA_TXL_PAGE_1_AVI_DBYTE13_ADDR 0x00000150		/* CEA-861 AVI InfoFrame Data uint8_t #13 Register */
	uint8_t TXL_Page_1_AVI_DBYTE13;
	#define TXL_PAGE_1_REG_AVI_DBYTE13_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_DBYTE13_RD(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE13_MASK)
	#define TXL_PAGE_1_REG_AVI_DBYTE13_WR(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE13_MASK)
#define TXL_PAGE_1_AVI_DBYTE14_ADDR 0x51		/* CEA-861 AVI InfoFrame Data uint8_t #14 Register */
#define CRA_TXL_PAGE_1_AVI_DBYTE14_ADDR 0x00000151		/* CEA-861 AVI InfoFrame Data uint8_t #14 Register */
	uint8_t TXL_Page_1_AVI_DBYTE14;
	#define TXL_PAGE_1_REG_AVI_DBYTE14_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_DBYTE14_RD(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE14_MASK)
	#define TXL_PAGE_1_REG_AVI_DBYTE14_WR(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE14_MASK)
#define TXL_PAGE_1_AVI_DBYTE15_ADDR 0x52		/* CEA-861 AVI InfoFrame Data uint8_t #15 Register */
#define CRA_TXL_PAGE_1_AVI_DBYTE15_ADDR 0x00000152		/* CEA-861 AVI InfoFrame Data uint8_t #15 Register */
	uint8_t TXL_Page_1_AVI_DBYTE15;
	#define TXL_PAGE_1_REG_AVI_DBYTE15_MASK	0xFF
	#define TXL_PAGE_1_REG_AVI_DBYTE15_RD(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE15_MASK)
	#define TXL_PAGE_1_REG_AVI_DBYTE15_WR(x)	((x)&TXL_PAGE_1_REG_AVI_DBYTE15_MASK)
#define TXL_PAGE_1_UNDEFINED_ADDR_53 0x53		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_53;
#define TXL_PAGE_1_UNDEFINED_ADDR_54 0x54		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_54;
#define TXL_PAGE_1_UNDEFINED_ADDR_55 0x55		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_55;
#define TXL_PAGE_1_UNDEFINED_ADDR_56 0x56		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_56;
#define TXL_PAGE_1_UNDEFINED_ADDR_57 0x57		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_57;
#define TXL_PAGE_1_UNDEFINED_ADDR_58 0x58		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_58;
#define TXL_PAGE_1_UNDEFINED_ADDR_59 0x59		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_59;
#define TXL_PAGE_1_UNDEFINED_ADDR_5A 0x5A		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_5A;
#define TXL_PAGE_1_UNDEFINED_ADDR_5B 0x5B		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_5B;
#define TXL_PAGE_1_UNDEFINED_ADDR_5C 0x5C		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_5C;
#define TXL_PAGE_1_UNDEFINED_ADDR_5D 0x5D		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_5D;
#define TXL_PAGE_1_UNDEFINED_ADDR_5E 0x5E		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_5E;
#define TXL_PAGE_1_RSVD_ADDR_5F 0x5F		/* reserved */
#define CRA_TXL_PAGE_1_RSVD_ADDR_15F 0x0000015F		/* reserved */
	uint8_t TXL_Page_1_rsvd_5F;
#define TXL_PAGE_1_SPD_TYPE_ADDR 0x60		/* CEA-861 SPD InfoFrame Type Code Register */
#define CRA_TXL_PAGE_1_SPD_TYPE_ADDR 0x00000160		/* CEA-861 SPD InfoFrame Type Code Register */
	uint8_t TXL_Page_1_SPD_TYPE;
	#define TXL_PAGE_1_REG_SPD_HEADER_B7_0_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_HEADER_B7_0_RD(x)	((x)&TXL_PAGE_1_REG_SPD_HEADER_B7_0_MASK)
	#define TXL_PAGE_1_REG_SPD_HEADER_B7_0_WR(x)	((x)&TXL_PAGE_1_REG_SPD_HEADER_B7_0_MASK)
#define TXL_PAGE_1_SPD_VERS_ADDR 0x61		/* CEA-861 SPD InfoFrame Version Number Register */
#define CRA_TXL_PAGE_1_SPD_VERS_ADDR 0x00000161		/* CEA-861 SPD InfoFrame Version Number Register */
	uint8_t TXL_Page_1_SPD_VERS;
	#define TXL_PAGE_1_REG_SPD_HEADER_B15_8_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_HEADER_B15_8_RD(x)	((x)&TXL_PAGE_1_REG_SPD_HEADER_B15_8_MASK)
	#define TXL_PAGE_1_REG_SPD_HEADER_B15_8_WR(x)	((x)&TXL_PAGE_1_REG_SPD_HEADER_B15_8_MASK)
#define TXL_PAGE_1_SPD_LENGTH_ADDR 0x62		/* CEA-861 SPD InfoFrame Length Register */
#define CRA_TXL_PAGE_1_SPD_LENGTH_ADDR 0x00000162		/* CEA-861 SPD InfoFrame Length Register */
	uint8_t TXL_Page_1_SPD_LENGTH;
	#define TXL_PAGE_1_REG_SPD_LENGTH_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_LENGTH_RD(x)	((x)&TXL_PAGE_1_REG_SPD_LENGTH_MASK)
	#define TXL_PAGE_1_REG_SPD_LENGTH_WR(x)	((x)&TXL_PAGE_1_REG_SPD_LENGTH_MASK)
#define TXL_PAGE_1_SPD_CHSUM_ADDR 0x63		/* CEA-861 SPD InfoFrame HDMI Checksum Register */
#define CRA_TXL_PAGE_1_SPD_CHSUM_ADDR 0x00000163		/* CEA-861 SPD InfoFrame HDMI Checksum Register */
	uint8_t TXL_Page_1_SPD_CHSUM;
	#define TXL_PAGE_1_REG_SPD_CHECKSUM_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_CHECKSUM_RD(x)	((x)&TXL_PAGE_1_REG_SPD_CHECKSUM_MASK)
	#define TXL_PAGE_1_REG_SPD_CHECKSUM_WR(x)	((x)&TXL_PAGE_1_REG_SPD_CHECKSUM_MASK)
#define TXL_PAGE_1_SPD_DBYTE1_ADDR 0x64		/* CEA-861 SPD Data uint8_t #1 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE1_ADDR 0x00000164		/* CEA-861 SPD Data uint8_t #1 Register */
	uint8_t TXL_Page_1_SPD_DBYTE1;
	#define TXL_PAGE_1_REG_SPD_DBYTE1_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE1_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE1_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE1_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE1_MASK)
#define TXL_PAGE_1_SPD_DBYTE2_ADDR 0x65		/* CEA-861 SPD Data uint8_t #2 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE2_ADDR 0x00000165		/* CEA-861 SPD Data uint8_t #2 Register */
	uint8_t TXL_Page_1_SPD_DBYTE2;
	#define TXL_PAGE_1_REG_SPD_DBYTE2_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE2_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE2_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE2_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE2_MASK)
#define TXL_PAGE_1_SPD_DBYTE3_ADDR 0x66		/* CEA-861 SPD Data uint8_t #3 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE3_ADDR 0x00000166		/* CEA-861 SPD Data uint8_t #3 Register */
	uint8_t TXL_Page_1_SPD_DBYTE3;
	#define TXL_PAGE_1_REG_SPD_DBYTE3_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE3_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE3_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE3_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE3_MASK)
#define TXL_PAGE_1_SPD_DBYTE4_ADDR 0x67		/* CEA-861 SPD Data uint8_t #4 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE4_ADDR 0x00000167		/* CEA-861 SPD Data uint8_t #4 Register */
	uint8_t TXL_Page_1_SPD_DBYTE4;
	#define TXL_PAGE_1_REG_SPD_DBYTE4_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE4_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE4_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE4_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE4_MASK)
#define TXL_PAGE_1_SPD_DBYTE5_ADDR 0x68		/* CEA-861 SPD Data uint8_t #5 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE5_ADDR 0x00000168		/* CEA-861 SPD Data uint8_t #5 Register */
	uint8_t TXL_Page_1_SPD_DBYTE5;
	#define TXL_PAGE_1_REG_SPD_DBYTE5_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE5_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE5_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE5_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE5_MASK)
#define TXL_PAGE_1_SPD_DBYTE6_ADDR 0x69		/* CEA-861 SPD Data uint8_t #6 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE6_ADDR 0x00000169		/* CEA-861 SPD Data uint8_t #6 Register */
	uint8_t TXL_Page_1_SPD_DBYTE6;
	#define TXL_PAGE_1_REG_SPD_DBYTE6_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE6_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE6_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE6_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE6_MASK)
#define TXL_PAGE_1_SPD_DBYTE7_ADDR 0x6A		/* CEA-861 SPD Data uint8_t #7 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE7_ADDR 0x0000016A		/* CEA-861 SPD Data uint8_t #7 Register */
	uint8_t TXL_Page_1_SPD_DBYTE7;
	#define TXL_PAGE_1_REG_SPD_DBYTE7_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE7_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE7_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE7_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE7_MASK)
#define TXL_PAGE_1_SPD_DBYTE8_ADDR 0x6B		/* CEA-861 SPD Data uint8_t #8 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE8_ADDR 0x0000016B		/* CEA-861 SPD Data uint8_t #8 Register */
	uint8_t TXL_Page_1_SPD_DBYTE8;
	#define TXL_PAGE_1_REG_SPD_DBYTE8_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE8_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE8_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE8_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE8_MASK)
#define TXL_PAGE_1_SPD_DBYTE9_ADDR 0x6C		/* CEA-861 SPD Data uint8_t #9 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE9_ADDR 0x0000016C		/* CEA-861 SPD Data uint8_t #9 Register */
	uint8_t TXL_Page_1_SPD_DBYTE9;
	#define TXL_PAGE_1_REG_SPD_DBYTE9_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE9_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE9_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE9_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE9_MASK)
#define TXL_PAGE_1_SPD_DBYTE10_ADDR 0x6D		/* CEA-861 SPD Data uint8_t #10 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE10_ADDR 0x0000016D		/* CEA-861 SPD Data uint8_t #10 Register */
	uint8_t TXL_Page_1_SPD_DBYTE10;
	#define TXL_PAGE_1_REG_SPD_DBYTE10_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE10_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE10_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE10_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE10_MASK)
#define TXL_PAGE_1_SPD_DBYTE11_ADDR 0x6E		/* CEA-861 SPD Data uint8_t #11 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE11_ADDR 0x0000016E		/* CEA-861 SPD Data uint8_t #11 Register */
	uint8_t TXL_Page_1_SPD_DBYTE11;
	#define TXL_PAGE_1_REG_SPD_DBYTE11_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE11_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE11_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE11_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE11_MASK)
#define TXL_PAGE_1_SPD_DBYTE12_ADDR 0x6F		/* CEA-861 SPD Data uint8_t #12 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE12_ADDR 0x0000016F		/* CEA-861 SPD Data uint8_t #12 Register */
	uint8_t TXL_Page_1_SPD_DBYTE12;
	#define TXL_PAGE_1_REG_SPD_DBYTE12_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE12_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE12_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE12_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE12_MASK)
#define TXL_PAGE_1_SPD_DBYTE13_ADDR 0x70		/* CEA-861 SPD Data uint8_t #13 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE13_ADDR 0x00000170		/* CEA-861 SPD Data uint8_t #13 Register */
	uint8_t TXL_Page_1_SPD_DBYTE13;
	#define TXL_PAGE_1_REG_SPD_DBYTE13_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE13_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE13_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE13_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE13_MASK)
#define TXL_PAGE_1_SPD_DBYTE14_ADDR 0x71		/* CEA-861 SPD Data uint8_t #14 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE14_ADDR 0x00000171		/* CEA-861 SPD Data uint8_t #14 Register */
	uint8_t TXL_Page_1_SPD_DBYTE14;
	#define TXL_PAGE_1_REG_SPD_DBYTE14_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE14_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE14_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE14_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE14_MASK)
#define TXL_PAGE_1_SPD_DBYTE15_ADDR 0x72		/* CEA-861 SPD Data uint8_t #15 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE15_ADDR 0x00000172		/* CEA-861 SPD Data uint8_t #15 Register */
	uint8_t TXL_Page_1_SPD_DBYTE15;
	#define TXL_PAGE_1_REG_SPD_DBYTE15_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE15_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE15_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE15_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE15_MASK)
#define TXL_PAGE_1_SPD_DBYTE16_ADDR 0x73		/* CEA-861 SPD Data uint8_t #16 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE16_ADDR 0x00000173		/* CEA-861 SPD Data uint8_t #16 Register */
	uint8_t TXL_Page_1_SPD_DBYTE16;
	#define TXL_PAGE_1_REG_SPD_DBYTE16_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE16_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE16_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE16_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE16_MASK)
#define TXL_PAGE_1_SPD_DBYTE17_ADDR 0x74		/* CEA-861 SPD Data uint8_t #17 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE17_ADDR 0x00000174		/* CEA-861 SPD Data uint8_t #17 Register */
	uint8_t TXL_Page_1_SPD_DBYTE17;
	#define TXL_PAGE_1_REG_SPD_DBYTE17_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE17_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE17_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE17_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE17_MASK)
#define TXL_PAGE_1_SPD_DBYTE18_ADDR 0x75		/* CEA-861 SPD Data uint8_t #18 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE18_ADDR 0x00000175		/* CEA-861 SPD Data uint8_t #18 Register */
	uint8_t TXL_Page_1_SPD_DBYTE18;
	#define TXL_PAGE_1_REG_SPD_DBYTE18_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE18_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE18_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE18_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE18_MASK)
#define TXL_PAGE_1_SPD_DBYTE19_ADDR 0x76		/* CEA-861 SPD Data uint8_t #19 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE19_ADDR 0x00000176		/* CEA-861 SPD Data uint8_t #19 Register */
	uint8_t TXL_Page_1_SPD_DBYTE19;
	#define TXL_PAGE_1_REG_SPD_DBYTE19_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE19_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE19_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE19_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE19_MASK)
#define TXL_PAGE_1_SPD_DBYTE20_ADDR 0x77		/* CEA-861 SPD Data uint8_t #20 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE20_ADDR 0x00000177		/* CEA-861 SPD Data uint8_t #20 Register */
	uint8_t TXL_Page_1_SPD_DBYTE20;
	#define TXL_PAGE_1_REG_SPD_DBYTE20_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE20_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE20_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE20_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE20_MASK)
#define TXL_PAGE_1_SPD_DBYTE21_ADDR 0x78		/* CEA-861 SPD Data uint8_t #21 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE21_ADDR 0x00000178		/* CEA-861 SPD Data uint8_t #21 Register */
	uint8_t TXL_Page_1_SPD_DBYTE21;
	#define TXL_PAGE_1_REG_SPD_DBYTE21_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE21_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE21_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE21_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE21_MASK)
#define TXL_PAGE_1_SPD_DBYTE22_ADDR 0x79		/* CEA-861 SPD Data uint8_t #22 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE22_ADDR 0x00000179		/* CEA-861 SPD Data uint8_t #22 Register */
	uint8_t TXL_Page_1_SPD_DBYTE22;
	#define TXL_PAGE_1_REG_SPD_DBYTE22_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE22_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE22_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE22_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE22_MASK)
#define TXL_PAGE_1_SPD_DBYTE23_ADDR 0x7A		/* CEA-861 SPD Data uint8_t #23 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE23_ADDR 0x0000017A		/* CEA-861 SPD Data uint8_t #23 Register */
	uint8_t TXL_Page_1_SPD_DBYTE23;
	#define TXL_PAGE_1_REG_SPD_DBYTE23_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE23_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE23_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE23_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE23_MASK)
#define TXL_PAGE_1_SPD_DBYTE24_ADDR 0x7B		/* CEA-861 SPD Data uint8_t #24 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE24_ADDR 0x0000017B		/* CEA-861 SPD Data uint8_t #24 Register */
	uint8_t TXL_Page_1_SPD_DBYTE24;
	#define TXL_PAGE_1_REG_SPD_DBYTE24_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE24_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE24_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE24_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE24_MASK)
#define TXL_PAGE_1_SPD_DBYTE25_ADDR 0x7C		/* CEA-861 SPD Data uint8_t #25 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE25_ADDR 0x0000017C		/* CEA-861 SPD Data uint8_t #25 Register */
	uint8_t TXL_Page_1_SPD_DBYTE25;
	#define TXL_PAGE_1_REG_SPD_DBYTE25_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE25_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE25_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE25_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE25_MASK)
#define TXL_PAGE_1_SPD_DBYTE26_ADDR 0x7D		/* CEA-861 SPD Data uint8_t #26 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE26_ADDR 0x0000017D		/* CEA-861 SPD Data uint8_t #26 Register */
	uint8_t TXL_Page_1_SPD_DBYTE26;
	#define TXL_PAGE_1_REG_SPD_DBYTE26_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE26_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE26_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE26_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE26_MASK)
#define TXL_PAGE_1_SPD_DBYTE27_ADDR 0x7E		/* CEA-861 SPD Data uint8_t #27 Register */
#define CRA_TXL_PAGE_1_SPD_DBYTE27_ADDR 0x0000017E		/* CEA-861 SPD Data uint8_t #27 Register */
	uint8_t TXL_Page_1_SPD_DBYTE27;
	#define TXL_PAGE_1_REG_SPD_DBYTE27_MASK	0xFF
	#define TXL_PAGE_1_REG_SPD_DBYTE27_RD(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE27_MASK)
	#define TXL_PAGE_1_REG_SPD_DBYTE27_WR(x)	((x)&TXL_PAGE_1_REG_SPD_DBYTE27_MASK)
#define TXL_PAGE_1_UNDEFINED_ADDR_7F 0x7F		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_7F;
#define TXL_PAGE_1_AUD_TYPE_ADDR 0x80		/* CEA-861 Audio InfoFrame Type Code Register */
#define CRA_TXL_PAGE_1_AUD_TYPE_ADDR 0x00000180		/* CEA-861 Audio InfoFrame Type Code Register */
	uint8_t TXL_Page_1_AUD_TYPE;
	#define TXL_PAGE_1_REG_AUD_HEADER_B7_0_MASK	0xFF
	#define TXL_PAGE_1_REG_AUD_HEADER_B7_0_RD(x)	((x)&TXL_PAGE_1_REG_AUD_HEADER_B7_0_MASK)
	#define TXL_PAGE_1_REG_AUD_HEADER_B7_0_WR(x)	((x)&TXL_PAGE_1_REG_AUD_HEADER_B7_0_MASK)
#define TXL_PAGE_1_AUD_VERS_ADDR 0x81		/* CEA-861 Audio InfoFrame Version Number Register */
#define CRA_TXL_PAGE_1_AUD_VERS_ADDR 0x00000181		/* CEA-861 Audio InfoFrame Version Number Register */
	uint8_t TXL_Page_1_AUD_VERS;
	#define TXL_PAGE_1_REG_AUD_HEADER_B15_8_MASK	0xFF
	#define TXL_PAGE_1_REG_AUD_HEADER_B15_8_RD(x)	((x)&TXL_PAGE_1_REG_AUD_HEADER_B15_8_MASK)
	#define TXL_PAGE_1_REG_AUD_HEADER_B15_8_WR(x)	((x)&TXL_PAGE_1_REG_AUD_HEADER_B15_8_MASK)
#define TXL_PAGE_1_AUD_LENGTH_ADDR 0x82		/* CEA-861 Audio InfoFrame Length Register */
#define CRA_TXL_PAGE_1_AUD_LENGTH_ADDR 0x00000182		/* CEA-861 Audio InfoFrame Length Register */
	uint8_t TXL_Page_1_AUD_LENGTH;
	#define TXL_PAGE_1_REG_AUD_LENGTH_MASK	0xFF
	#define TXL_PAGE_1_REG_AUD_LENGTH_RD(x)	((x)&TXL_PAGE_1_REG_AUD_LENGTH_MASK)
	#define TXL_PAGE_1_REG_AUD_LENGTH_WR(x)	((x)&TXL_PAGE_1_REG_AUD_LENGTH_MASK)
#define TXL_PAGE_1_AUD_CHSUM_ADDR 0x83		/* CEA-861 Audio InfoFrame HDMI Checksum Register */
#define CRA_TXL_PAGE_1_AUD_CHSUM_ADDR 0x00000183		/* CEA-861 Audio InfoFrame HDMI Checksum Register */
	uint8_t TXL_Page_1_AUD_CHSUM;
	#define TXL_PAGE_1_REG_AUD_CHECKSUM_MASK	0xFF
	#define TXL_PAGE_1_REG_AUD_CHECKSUM_RD(x)	((x)&TXL_PAGE_1_REG_AUD_CHECKSUM_MASK)
	#define TXL_PAGE_1_REG_AUD_CHECKSUM_WR(x)	((x)&TXL_PAGE_1_REG_AUD_CHECKSUM_MASK)
#define TXL_PAGE_1_AUD_DBYTE1_ADDR 0x84		/* CEA-861 Audio InfoFrame Data uint8_t #1 Register */
#define CRA_TXL_PAGE_1_AUD_DBYTE1_ADDR 0x00000184		/* CEA-861 Audio InfoFrame Data uint8_t #1 Register */
	uint8_t TXL_Page_1_AUD_DBYTE1;
	#define TXL_PAGE_1_REG_AUD_DBYTE1_MASK	0xFF
	#define TXL_PAGE_1_REG_AUD_DBYTE1_RD(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE1_MASK)
	#define TXL_PAGE_1_REG_AUD_DBYTE1_WR(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE1_MASK)
#define TXL_PAGE_1_AUD_DBYTE2_ADDR 0x85		/* CEA-861 Audio InfoFrame Data uint8_t #2 Register */
#define CRA_TXL_PAGE_1_AUD_DBYTE2_ADDR 0x00000185		/* CEA-861 Audio InfoFrame Data uint8_t #2 Register */
	uint8_t TXL_Page_1_AUD_DBYTE2;
	#define TXL_PAGE_1_REG_AUD_DBYTE2_MASK	0xFF
	#define TXL_PAGE_1_REG_AUD_DBYTE2_RD(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE2_MASK)
	#define TXL_PAGE_1_REG_AUD_DBYTE2_WR(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE2_MASK)
#define TXL_PAGE_1_AUD_DBYTE3_ADDR 0x86		/* CEA-861 Audio InfoFrame Data uint8_t #3 Register */
#define CRA_TXL_PAGE_1_AUD_DBYTE3_ADDR 0x00000186		/* CEA-861 Audio InfoFrame Data uint8_t #3 Register */
	uint8_t TXL_Page_1_AUD_DBYTE3;
	#define TXL_PAGE_1_REG_AUD_DBYTE3_MASK	0xFF
	#define TXL_PAGE_1_REG_AUD_DBYTE3_RD(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE3_MASK)
	#define TXL_PAGE_1_REG_AUD_DBYTE3_WR(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE3_MASK)
#define TXL_PAGE_1_AUD_DBYTE4_ADDR 0x87		/* CEA-861 Audio InfoFrame Data uint8_t #4 Register */
#define CRA_TXL_PAGE_1_AUD_DBYTE4_ADDR 0x00000187		/* CEA-861 Audio InfoFrame Data uint8_t #4 Register */
	uint8_t TXL_Page_1_AUD_DBYTE4;
	#define TXL_PAGE_1_REG_AUD_DBYTE4_MASK	0xFF
	#define TXL_PAGE_1_REG_AUD_DBYTE4_RD(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE4_MASK)
	#define TXL_PAGE_1_REG_AUD_DBYTE4_WR(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE4_MASK)
#define TXL_PAGE_1_AUD_DBYTE5_ADDR 0x88		/* CEA-861 Audio InfoFrame Data uint8_t #5 Register */
#define CRA_TXL_PAGE_1_AUD_DBYTE5_ADDR 0x00000188		/* CEA-861 Audio InfoFrame Data uint8_t #5 Register */
	uint8_t TXL_Page_1_AUD_DBYTE5;
	#define TXL_PAGE_1_REG_AUD_DBYTE5_MASK	0xFF
	#define TXL_PAGE_1_REG_AUD_DBYTE5_RD(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE5_MASK)
	#define TXL_PAGE_1_REG_AUD_DBYTE5_WR(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE5_MASK)
#define TXL_PAGE_1_AUD_DBYTE6_ADDR 0x89		/* CEA-861 Audio InfoFrame Data uint8_t #6 Register */
#define CRA_TXL_PAGE_1_AUD_DBYTE6_ADDR 0x00000189		/* CEA-861 Audio InfoFrame Data uint8_t #6 Register */
	uint8_t TXL_Page_1_AUD_DBYTE6;
	#define TXL_PAGE_1_REG_AUD_DBYTE6_MASK	0xFF
	#define TXL_PAGE_1_REG_AUD_DBYTE6_RD(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE6_MASK)
	#define TXL_PAGE_1_REG_AUD_DBYTE6_WR(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE6_MASK)
#define TXL_PAGE_1_AUD_DBYTE7_ADDR 0x8A		/* CEA-861 Audio InfoFrame Data uint8_t #7 Register */
#define CRA_TXL_PAGE_1_AUD_DBYTE7_ADDR 0x0000018A		/* CEA-861 Audio InfoFrame Data uint8_t #7 Register */
	uint8_t TXL_Page_1_AUD_DBYTE7;
	#define TXL_PAGE_1_REG_AUD_DBYTE7_MASK	0xFF
	#define TXL_PAGE_1_REG_AUD_DBYTE7_RD(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE7_MASK)
	#define TXL_PAGE_1_REG_AUD_DBYTE7_WR(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE7_MASK)
#define TXL_PAGE_1_AUD_DBYTE8_ADDR 0x8B		/* CEA-861 Audio InfoFrame Data uint8_t #8 Register */
#define CRA_TXL_PAGE_1_AUD_DBYTE8_ADDR 0x0000018B		/* CEA-861 Audio InfoFrame Data uint8_t #8 Register */
	uint8_t TXL_Page_1_AUD_DBYTE8;
	#define TXL_PAGE_1_REG_AUD_DBYTE8_MASK	0xFF
	#define TXL_PAGE_1_REG_AUD_DBYTE8_RD(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE8_MASK)
	#define TXL_PAGE_1_REG_AUD_DBYTE8_WR(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE8_MASK)
#define TXL_PAGE_1_AUD_DBYTE9_ADDR 0x8C		/* CEA-861 Audio InfoFrame Data uint8_t #9 Register */
#define CRA_TXL_PAGE_1_AUD_DBYTE9_ADDR 0x0000018C		/* CEA-861 Audio InfoFrame Data uint8_t #9 Register */
	uint8_t TXL_Page_1_AUD_DBYTE9;
	#define TXL_PAGE_1_REG_AUD_DBYTE9_MASK	0xFF
	#define TXL_PAGE_1_REG_AUD_DBYTE9_RD(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE9_MASK)
	#define TXL_PAGE_1_REG_AUD_DBYTE9_WR(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE9_MASK)
#define TXL_PAGE_1_AUD_DBYTE10_ADDR 0x8D		/* CEA-861 Audio InfoFrame Data uint8_t #10 Register */
#define CRA_TXL_PAGE_1_AUD_DBYTE10_ADDR 0x0000018D		/* CEA-861 Audio InfoFrame Data uint8_t #10 Register */
	uint8_t TXL_Page_1_AUD_DBYTE10;
	#define TXL_PAGE_1_REG_AUD_DBYTE10_MASK	0xFF
	#define TXL_PAGE_1_REG_AUD_DBYTE10_RD(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE10_MASK)
	#define TXL_PAGE_1_REG_AUD_DBYTE10_WR(x)	((x)&TXL_PAGE_1_REG_AUD_DBYTE10_MASK)
#define TXL_PAGE_1_UNDEFINED_ADDR_8E 0x8E		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_8E;
#define TXL_PAGE_1_UNDEFINED_ADDR_8F 0x8F		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_8F;
#define TXL_PAGE_1_UNDEFINED_ADDR_90 0x90		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_90;
#define TXL_PAGE_1_UNDEFINED_ADDR_91 0x91		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_91;
#define TXL_PAGE_1_UNDEFINED_ADDR_92 0x92		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_92;
#define TXL_PAGE_1_UNDEFINED_ADDR_93 0x93		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_93;
#define TXL_PAGE_1_UNDEFINED_ADDR_94 0x94		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_94;
#define TXL_PAGE_1_UNDEFINED_ADDR_95 0x95		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_95;
#define TXL_PAGE_1_UNDEFINED_ADDR_96 0x96		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_96;
#define TXL_PAGE_1_UNDEFINED_ADDR_97 0x97		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_97;
#define TXL_PAGE_1_UNDEFINED_ADDR_98 0x98		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_98;
#define TXL_PAGE_1_UNDEFINED_ADDR_99 0x99		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_99;
#define TXL_PAGE_1_UNDEFINED_ADDR_9A 0x9A		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_9A;
#define TXL_PAGE_1_UNDEFINED_ADDR_9B 0x9B		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_9B;
#define TXL_PAGE_1_UNDEFINED_ADDR_9C 0x9C		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_9C;
#define TXL_PAGE_1_UNDEFINED_ADDR_9D 0x9D		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_9D;
#define TXL_PAGE_1_UNDEFINED_ADDR_9E 0x9E		/*  */
#define CRA_TXL_PAGE_1_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_1_Undefined_9E;
#define TXL_PAGE_1_RSVD_ADDR_9F 0x9F		/* reserved */
#define CRA_TXL_PAGE_1_RSVD_ADDR_19F 0x0000019F		/* reserved */
	uint8_t TXL_Page_1_rsvd_9F;
#define TXL_PAGE_1_MPEG_TYPE_ADDR 0xA0		/* CEA-861 MPEG InfoFrame Type Code Register */
#define CRA_TXL_PAGE_1_MPEG_TYPE_ADDR 0x000001A0		/* CEA-861 MPEG InfoFrame Type Code Register */
	uint8_t TXL_Page_1_MPEG_TYPE;
	#define TXL_PAGE_1_REG_MPEG_HEADER_B7_0_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_HEADER_B7_0_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_HEADER_B7_0_MASK)
	#define TXL_PAGE_1_REG_MPEG_HEADER_B7_0_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_HEADER_B7_0_MASK)
#define TXL_PAGE_1_MPEG_VERS_ADDR 0xA1		/* CEA-861 MPEG InfoFrame Version Number Register */
#define CRA_TXL_PAGE_1_MPEG_VERS_ADDR 0x000001A1		/* CEA-861 MPEG InfoFrame Version Number Register */
	uint8_t TXL_Page_1_MPEG_VERS;
	#define TXL_PAGE_1_REG_MPEG_HEADER_B15_8_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_HEADER_B15_8_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_HEADER_B15_8_MASK)
	#define TXL_PAGE_1_REG_MPEG_HEADER_B15_8_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_HEADER_B15_8_MASK)
#define TXL_PAGE_1_MPEG_LENGTH_ADDR 0xA2		/* CEA-861 MPEG InfoFrame Length Register */
#define CRA_TXL_PAGE_1_MPEG_LENGTH_ADDR 0x000001A2		/* CEA-861 MPEG InfoFrame Length Register */
	uint8_t TXL_Page_1_MPEG_LENGTH;
	#define TXL_PAGE_1_REG_MPEG_LENGTH_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_LENGTH_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_LENGTH_MASK)
	#define TXL_PAGE_1_REG_MPEG_LENGTH_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_LENGTH_MASK)
#define TXL_PAGE_1_MPEG_CHSUM_ADDR 0xA3		/* CEA-861 MPEG InfoFrame HDMI Checksum Register */
#define CRA_TXL_PAGE_1_MPEG_CHSUM_ADDR 0x000001A3		/* CEA-861 MPEG InfoFrame HDMI Checksum Register */
	uint8_t TXL_Page_1_MPEG_CHSUM;
	#define TXL_PAGE_1_REG_MPEG_CHECKSUM_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_CHECKSUM_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_CHECKSUM_MASK)
	#define TXL_PAGE_1_REG_MPEG_CHECKSUM_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_CHECKSUM_MASK)
#define TXL_PAGE_1_MPEG_DBYTE1_ADDR 0xA4		/* CEA-861 MPEG Data uint8_t #1 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE1_ADDR 0x000001A4		/* CEA-861 MPEG Data uint8_t #1 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE1;
	#define TXL_PAGE_1_REG_MPEG_DBYTE1_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE1_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE1_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE1_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE1_MASK)
#define TXL_PAGE_1_MPEG_DBYTE2_ADDR 0xA5		/* CEA-861 MPEG Data uint8_t #2 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE2_ADDR 0x000001A5		/* CEA-861 MPEG Data uint8_t #2 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE2;
	#define TXL_PAGE_1_REG_MPEG_DBYTE2_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE2_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE2_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE2_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE2_MASK)
#define TXL_PAGE_1_MPEG_DBYTE3_ADDR 0xA6		/* CEA-861 MPEG Data uint8_t #3 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE3_ADDR 0x000001A6		/* CEA-861 MPEG Data uint8_t #3 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE3;
	#define TXL_PAGE_1_REG_MPEG_DBYTE3_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE3_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE3_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE3_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE3_MASK)
#define TXL_PAGE_1_MPEG_DBYTE4_ADDR 0xA7		/* CEA-861 MPEG Data uint8_t #4 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE4_ADDR 0x000001A7		/* CEA-861 MPEG Data uint8_t #4 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE4;
	#define TXL_PAGE_1_REG_MPEG_DBYTE4_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE4_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE4_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE4_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE4_MASK)
#define TXL_PAGE_1_MPEG_DBYTE5_ADDR 0xA8		/* CEA-861 MPEG Data uint8_t #5 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE5_ADDR 0x000001A8		/* CEA-861 MPEG Data uint8_t #5 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE5;
	#define TXL_PAGE_1_REG_MPEG_DBYTE5_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE5_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE5_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE5_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE5_MASK)
#define TXL_PAGE_1_MPEG_DBYTE6_ADDR 0xA9		/* CEA-861 MPEG Data uint8_t #6 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE6_ADDR 0x000001A9		/* CEA-861 MPEG Data uint8_t #6 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE6;
	#define TXL_PAGE_1_REG_MPEG_DBYTE6_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE6_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE6_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE6_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE6_MASK)
#define TXL_PAGE_1_MPEG_DBYTE7_ADDR 0xAA		/* CEA-861 MPEG Data uint8_t #7 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE7_ADDR 0x000001AA		/* CEA-861 MPEG Data uint8_t #7 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE7;
	#define TXL_PAGE_1_REG_MPEG_DBYTE7_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE7_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE7_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE7_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE7_MASK)
#define TXL_PAGE_1_MPEG_DBYTE8_ADDR 0xAB		/* CEA-861 MPEG Data uint8_t #8 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE8_ADDR 0x000001AB		/* CEA-861 MPEG Data uint8_t #8 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE8;
	#define TXL_PAGE_1_REG_MPEG_DBYTE8_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE8_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE8_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE8_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE8_MASK)
#define TXL_PAGE_1_MPEG_DBYTE9_ADDR 0xAC		/* CEA-861 MPEG Data uint8_t #9 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE9_ADDR 0x000001AC		/* CEA-861 MPEG Data uint8_t #9 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE9;
	#define TXL_PAGE_1_REG_MPEG_DBYTE9_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE9_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE9_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE9_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE9_MASK)
#define TXL_PAGE_1_MPEG_DBYTE10_ADDR 0xAD		/* CEA-861 MPEG Data uint8_t #10 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE10_ADDR 0x000001AD		/* CEA-861 MPEG Data uint8_t #10 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE10;
	#define TXL_PAGE_1_REG_MPEG_DBYTE10_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE10_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE10_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE10_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE10_MASK)
#define TXL_PAGE_1_MPEG_DBYTE11_ADDR 0xAE		/* CEA-861 MPEG Data uint8_t #11 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE11_ADDR 0x000001AE		/* CEA-861 MPEG Data uint8_t #11 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE11;
	#define TXL_PAGE_1_REG_MPEG_DBYTE11_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE11_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE11_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE11_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE11_MASK)
#define TXL_PAGE_1_MPEG_DBYTE12_ADDR 0xAF		/* CEA-861 MPEG Data uint8_t #12 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE12_ADDR 0x000001AF		/* CEA-861 MPEG Data uint8_t #12 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE12;
	#define TXL_PAGE_1_REG_MPEG_DBYTE12_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE12_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE12_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE12_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE12_MASK)
#define TXL_PAGE_1_MPEG_DBYTE13_ADDR 0xB0		/* CEA-861 MPEG Data uint8_t #13 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE13_ADDR 0x000001B0		/* CEA-861 MPEG Data uint8_t #13 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE13;
	#define TXL_PAGE_1_REG_MPEG_DBYTE13_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE13_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE13_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE13_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE13_MASK)
#define TXL_PAGE_1_MPEG_DBYTE14_ADDR 0xB1		/* CEA-861 MPEG Data uint8_t #14 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE14_ADDR 0x000001B1		/* CEA-861 MPEG Data uint8_t #14 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE14;
	#define TXL_PAGE_1_REG_MPEG_DBYTE14_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE14_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE14_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE14_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE14_MASK)
#define TXL_PAGE_1_MPEG_DBYTE15_ADDR 0xB2		/* CEA-861 MPEG Data uint8_t #15 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE15_ADDR 0x000001B2		/* CEA-861 MPEG Data uint8_t #15 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE15;
	#define TXL_PAGE_1_REG_MPEG_DBYTE15_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE15_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE15_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE15_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE15_MASK)
#define TXL_PAGE_1_MPEG_DBYTE16_ADDR 0xB3		/* CEA-861 MPEG Data uint8_t #16 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE16_ADDR 0x000001B3		/* CEA-861 MPEG Data uint8_t #16 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE16;
	#define TXL_PAGE_1_REG_MPEG_DBYTE16_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE16_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE16_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE16_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE16_MASK)
#define TXL_PAGE_1_MPEG_DBYTE17_ADDR 0xB4		/* CEA-861 MPEG Data uint8_t #17 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE17_ADDR 0x000001B4		/* CEA-861 MPEG Data uint8_t #17 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE17;
	#define TXL_PAGE_1_REG_MPEG_DBYTE17_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE17_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE17_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE17_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE17_MASK)
#define TXL_PAGE_1_MPEG_DBYTE18_ADDR 0xB5		/* CEA-861 MPEG Data uint8_t #18 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE18_ADDR 0x000001B5		/* CEA-861 MPEG Data uint8_t #18 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE18;
	#define TXL_PAGE_1_REG_MPEG_DBYTE18_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE18_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE18_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE18_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE18_MASK)
#define TXL_PAGE_1_MPEG_DBYTE19_ADDR 0xB6		/* CEA-861 MPEG Data uint8_t #19 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE19_ADDR 0x000001B6		/* CEA-861 MPEG Data uint8_t #19 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE19;
	#define TXL_PAGE_1_REG_MPEG_DBYTE19_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE19_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE19_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE19_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE19_MASK)
#define TXL_PAGE_1_MPEG_DBYTE20_ADDR 0xB7		/* CEA-861 MPEG Data uint8_t #20 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE20_ADDR 0x000001B7		/* CEA-861 MPEG Data uint8_t #20 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE20;
	#define TXL_PAGE_1_REG_MPEG_DBYTE20_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE20_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE20_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE20_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE20_MASK)
#define TXL_PAGE_1_MPEG_DBYTE21_ADDR 0xB8		/* CEA-861 MPEG Data uint8_t #21 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE21_ADDR 0x000001B8		/* CEA-861 MPEG Data uint8_t #21 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE21;
	#define TXL_PAGE_1_REG_MPEG_DBYTE21_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE21_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE21_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE21_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE21_MASK)
#define TXL_PAGE_1_MPEG_DBYTE22_ADDR 0xB9		/* CEA-861 MPEG Data uint8_t #22 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE22_ADDR 0x000001B9		/* CEA-861 MPEG Data uint8_t #22 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE22;
	#define TXL_PAGE_1_REG_MPEG_DBYTE22_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE22_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE22_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE22_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE22_MASK)
#define TXL_PAGE_1_MPEG_DBYTE23_ADDR 0xBA		/* CEA-861 MPEG Data uint8_t #23 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE23_ADDR 0x000001BA		/* CEA-861 MPEG Data uint8_t #23 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE23;
	#define TXL_PAGE_1_REG_MPEG_DBYTE23_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE23_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE23_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE23_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE23_MASK)
#define TXL_PAGE_1_MPEG_DBYTE24_ADDR 0xBB		/* CEA-861 MPEG Data uint8_t #24 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE24_ADDR 0x000001BB		/* CEA-861 MPEG Data uint8_t #24 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE24;
	#define TXL_PAGE_1_REG_MPEG_DBYTE24_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE24_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE24_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE24_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE24_MASK)
#define TXL_PAGE_1_MPEG_DBYTE25_ADDR 0xBC		/* CEA-861 MPEG Data uint8_t #25 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE25_ADDR 0x000001BC		/* CEA-861 MPEG Data uint8_t #25 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE25;
	#define TXL_PAGE_1_REG_MPEG_DBYTE25_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE25_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE25_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE25_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE25_MASK)
#define TXL_PAGE_1_MPEG_DBYTE26_ADDR 0xBD		/* CEA-861 MPEG Data uint8_t #26 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE26_ADDR 0x000001BD		/* CEA-861 MPEG Data uint8_t #26 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE26;
	#define TXL_PAGE_1_REG_MPEG_DBYTE26_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE26_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE26_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE26_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE26_MASK)
#define TXL_PAGE_1_MPEG_DBYTE27_ADDR 0xBE		/* CEA-861 MPEG Data uint8_t #27 Register */
#define CRA_TXL_PAGE_1_MPEG_DBYTE27_ADDR 0x000001BE		/* CEA-861 MPEG Data uint8_t #27 Register */
	uint8_t TXL_Page_1_MPEG_DBYTE27;
	#define TXL_PAGE_1_REG_MPEG_DBYTE27_MASK	0xFF
	#define TXL_PAGE_1_REG_MPEG_DBYTE27_RD(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE27_MASK)
	#define TXL_PAGE_1_REG_MPEG_DBYTE27_WR(x)	((x)&TXL_PAGE_1_REG_MPEG_DBYTE27_MASK)
#define TXL_PAGE_1_RSVD_ADDR_BF 0xBF		/* reserved */
#define CRA_TXL_PAGE_1_RSVD_ADDR_1BF 0x000001BF		/* reserved */
	uint8_t TXL_Page_1_rsvd_BF;
#define TXL_PAGE_1_GEN_BYTE1_ADDR 0xC0		/* Generic Packet uint8_t #1 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE1_ADDR 0x000001C0		/* Generic Packet uint8_t #1 Register */
	uint8_t TXL_Page_1_GEN_BYTE1;
	#define TXL_PAGE_1_REG_GEN_BYTE1_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE1_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE1_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE1_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE1_MASK)
#define TXL_PAGE_1_GEN_BYTE2_ADDR 0xC1		/* Generic Packet uint8_t #2 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE2_ADDR 0x000001C1		/* Generic Packet uint8_t #2 Register */
	uint8_t TXL_Page_1_GEN_BYTE2;
	#define TXL_PAGE_1_REG_GEN_BYTE2_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE2_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE2_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE2_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE2_MASK)
#define TXL_PAGE_1_GEN_BYTE3_ADDR 0xC2		/* Generic Packet uint8_t #3 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE3_ADDR 0x000001C2		/* Generic Packet uint8_t #3 Register */
	uint8_t TXL_Page_1_GEN_BYTE3;
	#define TXL_PAGE_1_REG_GEN_BYTE3_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE3_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE3_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE3_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE3_MASK)
#define TXL_PAGE_1_GEN_BYTE4_ADDR 0xC3		/* Generic Packet uint8_t #4 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE4_ADDR 0x000001C3		/* Generic Packet uint8_t #4 Register */
	uint8_t TXL_Page_1_GEN_BYTE4;
	#define TXL_PAGE_1_REG_GEN_BYTE4_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE4_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE4_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE4_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE4_MASK)
#define TXL_PAGE_1_GEN_BYTE5_ADDR 0xC4		/* Generic Packet uint8_t #5 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE5_ADDR 0x000001C4		/* Generic Packet uint8_t #5 Register */
	uint8_t TXL_Page_1_GEN_BYTE5;
	#define TXL_PAGE_1_REG_GEN_BYTE5_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE5_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE5_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE5_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE5_MASK)
#define TXL_PAGE_1_GEN_BYTE6_ADDR 0xC5		/* Generic Packet uint8_t #6 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE6_ADDR 0x000001C5		/* Generic Packet uint8_t #6 Register */
	uint8_t TXL_Page_1_GEN_BYTE6;
	#define TXL_PAGE_1_REG_GEN_BYTE6_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE6_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE6_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE6_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE6_MASK)
#define TXL_PAGE_1_GEN_BYTE7_ADDR 0xC6		/* Generic Packet uint8_t #7 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE7_ADDR 0x000001C6		/* Generic Packet uint8_t #7 Register */
	uint8_t TXL_Page_1_GEN_BYTE7;
	#define TXL_PAGE_1_REG_GEN_BYTE7_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE7_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE7_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE7_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE7_MASK)
#define TXL_PAGE_1_GEN_BYTE8_ADDR 0xC7		/* Generic Packet uint8_t #8 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE8_ADDR 0x000001C7		/* Generic Packet uint8_t #8 Register */
	uint8_t TXL_Page_1_GEN_BYTE8;
	#define TXL_PAGE_1_REG_GEN_BYTE8_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE8_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE8_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE8_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE8_MASK)
#define TXL_PAGE_1_GEN_BYTE9_ADDR 0xC8		/* Generic Packet uint8_t #9 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE9_ADDR 0x000001C8		/* Generic Packet uint8_t #9 Register */
	uint8_t TXL_Page_1_GEN_BYTE9;
	#define TXL_PAGE_1_REG_GEN_BYTE9_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE9_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE9_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE9_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE9_MASK)
#define TXL_PAGE_1_GEN_BYTE10_ADDR 0xC9		/* Generic Packet uint8_t #10 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE10_ADDR 0x000001C9		/* Generic Packet uint8_t #10 Register */
	uint8_t TXL_Page_1_GEN_BYTE10;
	#define TXL_PAGE_1_REG_GEN_BYTE10_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE10_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE10_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE10_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE10_MASK)
#define TXL_PAGE_1_GEN_BYTE11_ADDR 0xCA		/* Generic Packet uint8_t #11 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE11_ADDR 0x000001CA		/* Generic Packet uint8_t #11 Register */
	uint8_t TXL_Page_1_GEN_BYTE11;
	#define TXL_PAGE_1_REG_GEN_BYTE11_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE11_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE11_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE11_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE11_MASK)
#define TXL_PAGE_1_GEN_BYTE12_ADDR 0xCB		/* Generic Packet uint8_t #12 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE12_ADDR 0x000001CB		/* Generic Packet uint8_t #12 Register */
	uint8_t TXL_Page_1_GEN_BYTE12;
	#define TXL_PAGE_1_REG_GEN_BYTE12_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE12_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE12_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE12_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE12_MASK)
#define TXL_PAGE_1_GEN_BYTE13_ADDR 0xCC		/* Generic Packet uint8_t #13 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE13_ADDR 0x000001CC		/* Generic Packet uint8_t #13 Register */
	uint8_t TXL_Page_1_GEN_BYTE13;
	#define TXL_PAGE_1_REG_GEN_BYTE13_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE13_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE13_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE13_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE13_MASK)
#define TXL_PAGE_1_GEN_BYTE14_ADDR 0xCD		/* Generic Packet uint8_t #14 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE14_ADDR 0x000001CD		/* Generic Packet uint8_t #14 Register */
	uint8_t TXL_Page_1_GEN_BYTE14;
	#define TXL_PAGE_1_REG_GEN_BYTE14_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE14_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE14_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE14_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE14_MASK)
#define TXL_PAGE_1_GEN_BYTE15_ADDR 0xCE		/* Generic Packet uint8_t #15 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE15_ADDR 0x000001CE		/* Generic Packet uint8_t #15 Register */
	uint8_t TXL_Page_1_GEN_BYTE15;
	#define TXL_PAGE_1_REG_GEN_BYTE15_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE15_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE15_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE15_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE15_MASK)
#define TXL_PAGE_1_GEN_BYTE16_ADDR 0xCF		/* Generic Packet uint8_t #16 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE16_ADDR 0x000001CF		/* Generic Packet uint8_t #16 Register */
	uint8_t TXL_Page_1_GEN_BYTE16;
	#define TXL_PAGE_1_REG_GEN_BYTE16_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE16_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE16_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE16_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE16_MASK)
#define TXL_PAGE_1_GEN_BYTE17_ADDR 0xD0		/* Generic Packet uint8_t #17 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE17_ADDR 0x000001D0		/* Generic Packet uint8_t #17 Register */
	uint8_t TXL_Page_1_GEN_BYTE17;
	#define TXL_PAGE_1_REG_GEN_BYTE17_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE17_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE17_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE17_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE17_MASK)
#define TXL_PAGE_1_GEN_BYTE18_ADDR 0xD1		/* Generic Packet uint8_t #18 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE18_ADDR 0x000001D1		/* Generic Packet uint8_t #18 Register */
	uint8_t TXL_Page_1_GEN_BYTE18;
	#define TXL_PAGE_1_REG_GEN_BYTE18_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE18_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE18_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE18_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE18_MASK)
#define TXL_PAGE_1_GEN_BYTE19_ADDR 0xD2		/* Generic Packet uint8_t #19 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE19_ADDR 0x000001D2		/* Generic Packet uint8_t #19 Register */
	uint8_t TXL_Page_1_GEN_BYTE19;
	#define TXL_PAGE_1_REG_GEN_BYTE19_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE19_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE19_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE19_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE19_MASK)
#define TXL_PAGE_1_GEN_BYTE20_ADDR 0xD3		/* Generic Packet uint8_t #20 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE20_ADDR 0x000001D3		/* Generic Packet uint8_t #20 Register */
	uint8_t TXL_Page_1_GEN_BYTE20;
	#define TXL_PAGE_1_REG_GEN_BYTE20_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE20_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE20_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE20_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE20_MASK)
#define TXL_PAGE_1_GEN_BYTE21_ADDR 0xD4		/* Generic Packet uint8_t #21 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE21_ADDR 0x000001D4		/* Generic Packet uint8_t #21 Register */
	uint8_t TXL_Page_1_GEN_BYTE21;
	#define TXL_PAGE_1_REG_GEN_BYTE21_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE21_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE21_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE21_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE21_MASK)
#define TXL_PAGE_1_GEN_BYTE22_ADDR 0xD5		/* Generic Packet uint8_t #22 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE22_ADDR 0x000001D5		/* Generic Packet uint8_t #22 Register */
	uint8_t TXL_Page_1_GEN_BYTE22;
	#define TXL_PAGE_1_REG_GEN_BYTE22_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE22_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE22_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE22_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE22_MASK)
#define TXL_PAGE_1_GEN_BYTE23_ADDR 0xD6		/* Generic Packet uint8_t #23 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE23_ADDR 0x000001D6		/* Generic Packet uint8_t #23 Register */
	uint8_t TXL_Page_1_GEN_BYTE23;
	#define TXL_PAGE_1_REG_GEN_BYTE23_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE23_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE23_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE23_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE23_MASK)
#define TXL_PAGE_1_GEN_BYTE24_ADDR 0xD7		/* Generic Packet  uint8_t #24 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE24_ADDR 0x000001D7		/* Generic Packet  uint8_t #24 Register */
	uint8_t TXL_Page_1_GEN_BYTE24;
	#define TXL_PAGE_1_REG_GEN_BYTE24_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE24_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE24_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE24_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE24_MASK)
#define TXL_PAGE_1_GEN_BYTE25_ADDR 0xD8		/* Generic Packet  uint8_t #25 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE25_ADDR 0x000001D8		/* Generic Packet  uint8_t #25 Register */
	uint8_t TXL_Page_1_GEN_BYTE25;
	#define TXL_PAGE_1_REG_GEN_BYTE25_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE25_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE25_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE25_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE25_MASK)
#define TXL_PAGE_1_GEN_BYTE26_ADDR 0xD9		/* Generic Packet  uint8_t #26 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE26_ADDR 0x000001D9		/* Generic Packet  uint8_t #26 Register */
	uint8_t TXL_Page_1_GEN_BYTE26;
	#define TXL_PAGE_1_REG_GEN_BYTE26_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE26_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE26_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE26_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE26_MASK)
#define TXL_PAGE_1_GEN_BYTE27_ADDR 0xDA		/* Generic Packet  uint8_t #27 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE27_ADDR 0x000001DA		/* Generic Packet  uint8_t #27 Register */
	uint8_t TXL_Page_1_GEN_BYTE27;
	#define TXL_PAGE_1_REG_GEN_BYTE27_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE27_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE27_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE27_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE27_MASK)
#define TXL_PAGE_1_GEN_BYTE28_ADDR 0xDB		/* Generic Packet  uint8_t #28 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE28_ADDR 0x000001DB		/* Generic Packet  uint8_t #28 Register */
	uint8_t TXL_Page_1_GEN_BYTE28;
	#define TXL_PAGE_1_REG_GEN_BYTE28_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE28_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE28_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE28_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE28_MASK)
#define TXL_PAGE_1_GEN_BYTE29_ADDR 0xDC		/* Generic Packet  uint8_t #29 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE29_ADDR 0x000001DC		/* Generic Packet  uint8_t #29 Register */
	uint8_t TXL_Page_1_GEN_BYTE29;
	#define TXL_PAGE_1_REG_GEN_BYTE29_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE29_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE29_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE29_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE29_MASK)
#define TXL_PAGE_1_GEN_BYTE30_ADDR 0xDD		/* Generic Packet  uint8_t #30 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE30_ADDR 0x000001DD		/* Generic Packet  uint8_t #30 Register */
	uint8_t TXL_Page_1_GEN_BYTE30;
	#define TXL_PAGE_1_REG_GEN_BYTE30_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE30_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE30_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE30_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE30_MASK)
#define TXL_PAGE_1_GEN_BYTE31_ADDR 0xDE		/* Generic Packet  uint8_t #31 Register */
#define CRA_TXL_PAGE_1_GEN_BYTE31_ADDR 0x000001DE		/* Generic Packet  uint8_t #31 Register */
	uint8_t TXL_Page_1_GEN_BYTE31;
	#define TXL_PAGE_1_REG_GEN_BYTE31_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN_BYTE31_RD(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE31_MASK)
	#define TXL_PAGE_1_REG_GEN_BYTE31_WR(x)	((x)&TXL_PAGE_1_REG_GEN_BYTE31_MASK)
#define TXL_PAGE_1_CP_BYTE1_ADDR 0xDF		/* CP Packet  uint8_t #1 Register */
#define CRA_TXL_PAGE_1_CP_BYTE1_ADDR 0x000001DF		/* CP Packet  uint8_t #1 Register */
	uint8_t TXL_Page_1_CP_BYTE1;
	#define TXL_PAGE_1_REG_CP_CLR_MUTE_MASK	0x10
	#define TXL_PAGE_1_REG_CP_CLR_MUTE_RD(x)	(((x)&TXL_PAGE_1_REG_CP_CLR_MUTE_MASK)>>4)
	#define TXL_PAGE_1_REG_CP_CLR_MUTE_WR(x)	(((x)<<4)&TXL_PAGE_1_REG_CP_CLR_MUTE_MASK)
	#define TXL_PAGE_1_REG_CP_SET_MUTE_MASK	0x01
	#define TXL_PAGE_1_REG_CP_SET_MUTE_RD(x)	((x)&TXL_PAGE_1_REG_CP_SET_MUTE_MASK)
	#define TXL_PAGE_1_REG_CP_SET_MUTE_WR(x)	((x)&TXL_PAGE_1_REG_CP_SET_MUTE_MASK)
#define TXL_PAGE_1_GEN2_BYTE1_ADDR 0xE0		/* Generic #2 Packet uint8_t #1 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE1_ADDR 0x000001E0		/* Generic #2 Packet uint8_t #1 Register */
	uint8_t TXL_Page_1_GEN2_BYTE1;
	#define TXL_PAGE_1_REG_GEN2_BYTE1_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE1_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE1_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE1_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE1_MASK)
#define TXL_PAGE_1_GEN2_BYTE2_ADDR 0xE1		/* Generic #2 Packet uint8_t #2 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE2_ADDR 0x000001E1		/* Generic #2 Packet uint8_t #2 Register */
	uint8_t TXL_Page_1_GEN2_BYTE2;
	#define TXL_PAGE_1_REG_GEN2_BYTE2_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE2_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE2_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE2_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE2_MASK)
#define TXL_PAGE_1_GEN2_BYTE3_ADDR 0xE2		/* Generic #2 Packet uint8_t #3 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE3_ADDR 0x000001E2		/* Generic #2 Packet uint8_t #3 Register */
	uint8_t TXL_Page_1_GEN2_BYTE3;
	#define TXL_PAGE_1_REG_GEN2_BYTE3_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE3_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE3_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE3_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE3_MASK)
#define TXL_PAGE_1_GEN2_BYTE4_ADDR 0xE3		/* Generic #2 Packet uint8_t #4 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE4_ADDR 0x000001E3		/* Generic #2 Packet uint8_t #4 Register */
	uint8_t TXL_Page_1_GEN2_BYTE4;
	#define TXL_PAGE_1_REG_GEN2_BYTE4_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE4_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE4_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE4_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE4_MASK)
#define TXL_PAGE_1_GEN2_BYTE5_ADDR 0xE4		/* Generic #2 Packet uint8_t #5 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE5_ADDR 0x000001E4		/* Generic #2 Packet uint8_t #5 Register */
	uint8_t TXL_Page_1_GEN2_BYTE5;
	#define TXL_PAGE_1_REG_GEN2_BYTE5_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE5_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE5_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE5_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE5_MASK)
#define TXL_PAGE_1_GEN2_BYTE6_ADDR 0xE5		/* Generic #2 Packet uint8_t #6 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE6_ADDR 0x000001E5		/* Generic #2 Packet uint8_t #6 Register */
	uint8_t TXL_Page_1_GEN2_BYTE6;
	#define TXL_PAGE_1_REG_GEN2_BYTE6_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE6_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE6_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE6_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE6_MASK)
#define TXL_PAGE_1_GEN2_BYTE7_ADDR 0xE6		/* Generic #2 Packet uint8_t #7 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE7_ADDR 0x000001E6		/* Generic #2 Packet uint8_t #7 Register */
	uint8_t TXL_Page_1_GEN2_BYTE7;
	#define TXL_PAGE_1_REG_GEN2_BYTE7_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE7_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE7_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE7_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE7_MASK)
#define TXL_PAGE_1_GEN2_BYTE8_ADDR 0xE7		/* Generic #2 Packet uint8_t #8 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE8_ADDR 0x000001E7		/* Generic #2 Packet uint8_t #8 Register */
	uint8_t TXL_Page_1_GEN2_BYTE8;
	#define TXL_PAGE_1_REG_GEN2_BYTE8_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE8_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE8_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE8_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE8_MASK)
#define TXL_PAGE_1_GEN2_BYTE9_ADDR 0xE8		/* Generic #2 Packet uint8_t #9 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE9_ADDR 0x000001E8		/* Generic #2 Packet uint8_t #9 Register */
	uint8_t TXL_Page_1_GEN2_BYTE9;
	#define TXL_PAGE_1_REG_GEN2_BYTE9_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE9_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE9_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE9_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE9_MASK)
#define TXL_PAGE_1_GEN2_BYTE10_ADDR 0xE9		/* Generic #2 Packet uint8_t #10 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE10_ADDR 0x000001E9		/* Generic #2 Packet uint8_t #10 Register */
	uint8_t TXL_Page_1_GEN2_BYTE10;
	#define TXL_PAGE_1_REG_GEN2_BYTE10_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE10_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE10_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE10_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE10_MASK)
#define TXL_PAGE_1_GEN2_BYTE11_ADDR 0xEA		/* Generic #2 Packet uint8_t #11 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE11_ADDR 0x000001EA		/* Generic #2 Packet uint8_t #11 Register */
	uint8_t TXL_Page_1_GEN2_BYTE11;
	#define TXL_PAGE_1_REG_GEN2_BYTE11_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE11_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE11_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE11_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE11_MASK)
#define TXL_PAGE_1_GEN2_BYTE12_ADDR 0xEB		/* Generic #2 Packet uint8_t #12 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE12_ADDR 0x000001EB		/* Generic #2 Packet uint8_t #12 Register */
	uint8_t TXL_Page_1_GEN2_BYTE12;
	#define TXL_PAGE_1_REG_GEN2_BYTE12_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE12_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE12_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE12_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE12_MASK)
#define TXL_PAGE_1_GEN2_BYTE13_ADDR 0xEC		/* Generic #2 Packet uint8_t #13 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE13_ADDR 0x000001EC		/* Generic #2 Packet uint8_t #13 Register */
	uint8_t TXL_Page_1_GEN2_BYTE13;
	#define TXL_PAGE_1_REG_GEN2_BYTE13_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE13_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE13_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE13_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE13_MASK)
#define TXL_PAGE_1_GEN2_BYTE14_ADDR 0xED		/* Generic #2 Packet uint8_t #14 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE14_ADDR 0x000001ED		/* Generic #2 Packet uint8_t #14 Register */
	uint8_t TXL_Page_1_GEN2_BYTE14;
	#define TXL_PAGE_1_REG_GEN2_BYTE14_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE14_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE14_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE14_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE14_MASK)
#define TXL_PAGE_1_GEN2_BYTE15_ADDR 0xEE		/* Generic #2 Packet uint8_t #15 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE15_ADDR 0x000001EE		/* Generic #2 Packet uint8_t #15 Register */
	uint8_t TXL_Page_1_GEN2_BYTE15;
	#define TXL_PAGE_1_REG_GEN2_BYTE15_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE15_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE15_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE15_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE15_MASK)
#define TXL_PAGE_1_GEN2_BYTE16_ADDR 0xEF		/* Generic #2 Packet uint8_t #16 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE16_ADDR 0x000001EF		/* Generic #2 Packet uint8_t #16 Register */
	uint8_t TXL_Page_1_GEN2_BYTE16;
	#define TXL_PAGE_1_REG_GEN2_BYTE16_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE16_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE16_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE16_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE16_MASK)
#define TXL_PAGE_1_GEN2_BYTE17_ADDR 0xF0		/* Generic #2 Packet uint8_t #17 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE17_ADDR 0x000001F0		/* Generic #2 Packet uint8_t #17 Register */
	uint8_t TXL_Page_1_GEN2_BYTE17;
	#define TXL_PAGE_1_REG_GEN2_BYTE17_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE17_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE17_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE17_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE17_MASK)
#define TXL_PAGE_1_GEN2_BYTE18_ADDR 0xF1		/* Generic #2 Packet uint8_t #18 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE18_ADDR 0x000001F1		/* Generic #2 Packet uint8_t #18 Register */
	uint8_t TXL_Page_1_GEN2_BYTE18;
	#define TXL_PAGE_1_REG_GEN2_BYTE18_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE18_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE18_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE18_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE18_MASK)
#define TXL_PAGE_1_GEN2_BYTE19_ADDR 0xF2		/* Generic #2 Packet uint8_t #19 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE19_ADDR 0x000001F2		/* Generic #2 Packet uint8_t #19 Register */
	uint8_t TXL_Page_1_GEN2_BYTE19;
	#define TXL_PAGE_1_REG_GEN2_BYTE19_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE19_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE19_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE19_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE19_MASK)
#define TXL_PAGE_1_GEN2_BYTE20_ADDR 0xF3		/* Generic #2 Packet uint8_t #20 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE20_ADDR 0x000001F3		/* Generic #2 Packet uint8_t #20 Register */
	uint8_t TXL_Page_1_GEN2_BYTE20;
	#define TXL_PAGE_1_REG_GEN2_BYTE20_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE20_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE20_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE20_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE20_MASK)
#define TXL_PAGE_1_GEN2_BYTE21_ADDR 0xF4		/* Generic #2 Packet uint8_t #21 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE21_ADDR 0x000001F4		/* Generic #2 Packet uint8_t #21 Register */
	uint8_t TXL_Page_1_GEN2_BYTE21;
	#define TXL_PAGE_1_REG_GEN2_BYTE21_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE21_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE21_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE21_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE21_MASK)
#define TXL_PAGE_1_GEN2_BYTE22_ADDR 0xF5		/* Generic #2 Packet uint8_t #22 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE22_ADDR 0x000001F5		/* Generic #2 Packet uint8_t #22 Register */
	uint8_t TXL_Page_1_GEN2_BYTE22;
	#define TXL_PAGE_1_REG_GEN2_BYTE22_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE22_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE22_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE22_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE22_MASK)
#define TXL_PAGE_1_GEN2_BYTE23_ADDR 0xF6		/* Generic #2 Packet uint8_t #23 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE23_ADDR 0x000001F6		/* Generic #2 Packet uint8_t #23 Register */
	uint8_t TXL_Page_1_GEN2_BYTE23;
	#define TXL_PAGE_1_REG_GEN2_BYTE23_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE23_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE23_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE23_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE23_MASK)
#define TXL_PAGE_1_GEN2_BYTE24_ADDR 0xF7		/* Generic #2 Packet  uint8_t #24 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE24_ADDR 0x000001F7		/* Generic #2 Packet  uint8_t #24 Register */
	uint8_t TXL_Page_1_GEN2_BYTE24;
	#define TXL_PAGE_1_REG_GEN2_BYTE24_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE24_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE24_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE24_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE24_MASK)
#define TXL_PAGE_1_GEN2_BYTE25_ADDR 0xF8		/* Generic #2 Packet  uint8_t #25 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE25_ADDR 0x000001F8		/* Generic #2 Packet  uint8_t #25 Register */
	uint8_t TXL_Page_1_GEN2_BYTE25;
	#define TXL_PAGE_1_REG_GEN2_BYTE25_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE25_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE25_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE25_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE25_MASK)
#define TXL_PAGE_1_GEN2_BYTE26_ADDR 0xF9		/* Generic #2 Packet  uint8_t #26 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE26_ADDR 0x000001F9		/* Generic #2 Packet  uint8_t #26 Register */
	uint8_t TXL_Page_1_GEN2_BYTE26;
	#define TXL_PAGE_1_REG_GEN2_BYTE26_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE26_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE26_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE26_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE26_MASK)
#define TXL_PAGE_1_GEN2_BYTE27_ADDR 0xFA		/* Generic #2 Packet  uint8_t #27 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE27_ADDR 0x000001FA		/* Generic #2 Packet  uint8_t #27 Register */
	uint8_t TXL_Page_1_GEN2_BYTE27;
	#define TXL_PAGE_1_REG_GEN2_BYTE27_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE27_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE27_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE27_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE27_MASK)
#define TXL_PAGE_1_GEN2_BYTE28_ADDR 0xFB		/* Generic #2 Packet  uint8_t #28 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE28_ADDR 0x000001FB		/* Generic #2 Packet  uint8_t #28 Register */
	uint8_t TXL_Page_1_GEN2_BYTE28;
	#define TXL_PAGE_1_REG_GEN2_BYTE28_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE28_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE28_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE28_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE28_MASK)
#define TXL_PAGE_1_GEN2_BYTE29_ADDR 0xFC		/* Generic #2 Packet  uint8_t #29 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE29_ADDR 0x000001FC		/* Generic #2 Packet  uint8_t #29 Register */
	uint8_t TXL_Page_1_GEN2_BYTE29;
	#define TXL_PAGE_1_REG_GEN2_BYTE29_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE29_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE29_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE29_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE29_MASK)
#define TXL_PAGE_1_GEN2_BYTE30_ADDR 0xFD		/* Generic #2 Packet  uint8_t #30 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE30_ADDR 0x000001FD		/* Generic #2 Packet  uint8_t #30 Register */
	uint8_t TXL_Page_1_GEN2_BYTE30;
	#define TXL_PAGE_1_REG_GEN2_BYTE30_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE30_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE30_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE30_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE30_MASK)
#define TXL_PAGE_1_GEN2_BYTE31_ADDR 0xFE		/* Generic #2 Packet  uint8_t #31 Register */
#define CRA_TXL_PAGE_1_GEN2_BYTE31_ADDR 0x000001FE		/* Generic #2 Packet  uint8_t #31 Register */
	uint8_t TXL_Page_1_GEN2_BYTE31;
	#define TXL_PAGE_1_REG_GEN2_BYTE31_MASK	0xFF
	#define TXL_PAGE_1_REG_GEN2_BYTE31_RD(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE31_MASK)
	#define TXL_PAGE_1_REG_GEN2_BYTE31_WR(x)	((x)&TXL_PAGE_1_REG_GEN2_BYTE31_MASK)
#define TXL_PAGE_1_RSVD_ADDR_FF 0xFF		/* reserved */
#define CRA_TXL_PAGE_1_RSVD_ADDR_1FF 0x000001FF		/* reserved */
	uint8_t TXL_Page_1_rsvd_FF;
}TXL_RegsPage_1_t,*PTXL_RegsPage_1_t;

typedef struct _TXL_RegsPage_2_t
{
#define TXL_PAGE_2_GAMUT_HEADER1_ADDR 0x00		/* Gamut Metadata Header uint8_t #1 Register */
#define CRA_TXL_PAGE_2_GAMUT_HEADER1_ADDR 0x00000200		/* Gamut Metadata Header uint8_t #1 Register */
	uint8_t TXL_Page_2_GAMUT_HEADER1;
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B7_0_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B7_0_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_HEADER_B7_0_MASK)
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B7_0_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_HEADER_B7_0_MASK)
#define TXL_PAGE_2_GAMUT_HEADER2_ADDR 0x01		/* Gamut Metadata Header uint8_t #2 Register */
#define CRA_TXL_PAGE_2_GAMUT_HEADER2_ADDR 0x00000201		/* Gamut Metadata Header uint8_t #2 Register */
	uint8_t TXL_Page_2_GAMUT_HEADER2;
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B15_MASK	0x80
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B15_RD(x)	(((x)&TXL_PAGE_2_REG_GAMUT_HEADER_B15_MASK)>>7)
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B15_WR(x)	(((x)<<7)&TXL_PAGE_2_REG_GAMUT_HEADER_B15_MASK)
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B14_12_MASK	0x70
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B14_12_RD(x)	(((x)&TXL_PAGE_2_REG_GAMUT_HEADER_B14_12_MASK)>>4)
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B14_12_WR(x)	(((x)<<4)&TXL_PAGE_2_REG_GAMUT_HEADER_B14_12_MASK)
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B11_8_MASK	0x0F
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B11_8_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_HEADER_B11_8_MASK)
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B11_8_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_HEADER_B11_8_MASK)
#define TXL_PAGE_2_GAMUT_HEADER3_ADDR 0x02		/* Gamut Metadata Header uint8_t #3 Register */
#define CRA_TXL_PAGE_2_GAMUT_HEADER3_ADDR 0x00000202		/* Gamut Metadata Header uint8_t #3 Register */
	uint8_t TXL_Page_2_GAMUT_HEADER3;
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B23_MASK	0x80
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B23_RD(x)	(((x)&TXL_PAGE_2_REG_GAMUT_HEADER_B23_MASK)>>7)
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B23_WR(x)	(((x)<<7)&TXL_PAGE_2_REG_GAMUT_HEADER_B23_MASK)
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B22_MASK	0x40
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B22_RD(x)	(((x)&TXL_PAGE_2_REG_GAMUT_HEADER_B22_MASK)>>6)
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B22_WR(x)	(((x)<<6)&TXL_PAGE_2_REG_GAMUT_HEADER_B22_MASK)
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B21_20_MASK	0x30
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B21_20_RD(x)	(((x)&TXL_PAGE_2_REG_GAMUT_HEADER_B21_20_MASK)>>4)
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B21_20_WR(x)	(((x)<<4)&TXL_PAGE_2_REG_GAMUT_HEADER_B21_20_MASK)
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B19_16_MASK	0x0F
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B19_16_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_HEADER_B19_16_MASK)
	#define TXL_PAGE_2_REG_GAMUT_HEADER_B19_16_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_HEADER_B19_16_MASK)
#define TXL_PAGE_2_GAMUT_BYTE1_ADDR 0x03		/* Gamut Metadata Packet uint8_t #1 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE1_ADDR 0x00000203		/* Gamut Metadata Packet uint8_t #1 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE1;
	#define TXL_PAGE_2_REG_GAMUT_BYTE1_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE1_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE1_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE1_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE1_MASK)
#define TXL_PAGE_2_GAMUT_BYTE2_ADDR 0x04		/* Gamut Metadata Packet uint8_t #2 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE2_ADDR 0x00000204		/* Gamut Metadata Packet uint8_t #2 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE2;
	#define TXL_PAGE_2_REG_GAMUT_BYTE2_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE2_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE2_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE2_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE2_MASK)
#define TXL_PAGE_2_GAMUT_BYTE3_ADDR 0x05		/* Gamut Metadata Packet uint8_t #3 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE3_ADDR 0x00000205		/* Gamut Metadata Packet uint8_t #3 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE3;
	#define TXL_PAGE_2_REG_GAMUT_BYTE3_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE3_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE3_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE3_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE3_MASK)
#define TXL_PAGE_2_GAMUT_BYTE4_ADDR 0x06		/* Gamut Metadata Packet uint8_t #4 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE4_ADDR 0x00000206		/* Gamut Metadata Packet uint8_t #4 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE4;
	#define TXL_PAGE_2_REG_GAMUT_BYTE4_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE4_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE4_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE4_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE4_MASK)
#define TXL_PAGE_2_GAMUT_BYTE5_ADDR 0x07		/* Gamut Metadata Packet uint8_t #5 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE5_ADDR 0x00000207		/* Gamut Metadata Packet uint8_t #5 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE5;
	#define TXL_PAGE_2_REG_GAMUT_BYTE5_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE5_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE5_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE5_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE5_MASK)
#define TXL_PAGE_2_GAMUT_BYTE6_ADDR 0x08		/* Gamut Metadata Packet uint8_t #6 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE6_ADDR 0x00000208		/* Gamut Metadata Packet uint8_t #6 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE6;
	#define TXL_PAGE_2_REG_GAMUT_BYTE6_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE6_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE6_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE6_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE6_MASK)
#define TXL_PAGE_2_GAMUT_BYTE7_ADDR 0x09		/* Gamut Metadata Packet uint8_t #7 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE7_ADDR 0x00000209		/* Gamut Metadata Packet uint8_t #7 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE7;
	#define TXL_PAGE_2_REG_GAMUT_BYTE7_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE7_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE7_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE7_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE7_MASK)
#define TXL_PAGE_2_GAMUT_BYTE8_ADDR 0x0A		/* Gamut Metadata Packet uint8_t #8 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE8_ADDR 0x0000020A		/* Gamut Metadata Packet uint8_t #8 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE8;
	#define TXL_PAGE_2_REG_GAMUT_BYTE8_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE8_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE8_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE8_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE8_MASK)
#define TXL_PAGE_2_GAMUT_BYTE9_ADDR 0x0B		/* Gamut Metadata Packet uint8_t #9 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE9_ADDR 0x0000020B		/* Gamut Metadata Packet uint8_t #9 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE9;
	#define TXL_PAGE_2_REG_GAMUT_BYTE9_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE9_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE9_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE9_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE9_MASK)
#define TXL_PAGE_2_GAMUT_BYTE10_ADDR 0x0C		/* Gamut Metadata Packet uint8_t #10 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE10_ADDR 0x0000020C		/* Gamut Metadata Packet uint8_t #10 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE10;
	#define TXL_PAGE_2_REG_GAMUT_BYTE10_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE10_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE10_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE10_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE10_MASK)
#define TXL_PAGE_2_GAMUT_BYTE11_ADDR 0x0D		/* Gamut Metadata Packet uint8_t #11 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE11_ADDR 0x0000020D		/* Gamut Metadata Packet uint8_t #11 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE11;
	#define TXL_PAGE_2_REG_GAMUT_BYTE11_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE11_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE11_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE11_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE11_MASK)
#define TXL_PAGE_2_GAMUT_BYTE12_ADDR 0x0E		/* Gamut Metadata Packet uint8_t #12 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE12_ADDR 0x0000020E		/* Gamut Metadata Packet uint8_t #12 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE12;
	#define TXL_PAGE_2_REG_GAMUT_BYTE12_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE12_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE12_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE12_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE12_MASK)
#define TXL_PAGE_2_GAMUT_BYTE13_ADDR 0x0F		/* Gamut Metadata Packet uint8_t #13 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE13_ADDR 0x0000020F		/* Gamut Metadata Packet uint8_t #13 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE13;
	#define TXL_PAGE_2_REG_GAMUT_BYTE13_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE13_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE13_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE13_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE13_MASK)
#define TXL_PAGE_2_GAMUT_BYTE14_ADDR 0x10		/* Gamut Metadata Packet uint8_t #14 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE14_ADDR 0x00000210		/* Gamut Metadata Packet uint8_t #14 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE14;
	#define TXL_PAGE_2_REG_GAMUT_BYTE14_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE14_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE14_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE14_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE14_MASK)
#define TXL_PAGE_2_GAMUT_BYTE15_ADDR 0x11		/* Gamut Metadata Packet uint8_t #15 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE15_ADDR 0x00000211		/* Gamut Metadata Packet uint8_t #15 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE15;
	#define TXL_PAGE_2_REG_GAMUT_BYTE15_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE15_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE15_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE15_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE15_MASK)
#define TXL_PAGE_2_GAMUT_BYTE16_ADDR 0x12		/* Gamut Metadata Packet uint8_t #16 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE16_ADDR 0x00000212		/* Gamut Metadata Packet uint8_t #16 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE16;
	#define TXL_PAGE_2_REG_GAMUT_BYTE16_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE16_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE16_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE16_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE16_MASK)
#define TXL_PAGE_2_GAMUT_BYTE17_ADDR 0x13		/* Gamut Metadata Packet uint8_t #17 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE17_ADDR 0x00000213		/* Gamut Metadata Packet uint8_t #17 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE17;
	#define TXL_PAGE_2_REG_GAMUT_BYTE17_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE17_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE17_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE17_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE17_MASK)
#define TXL_PAGE_2_GAMUT_BYTE18_ADDR 0x14		/* Gamut Metadata Packet uint8_t #18 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE18_ADDR 0x00000214		/* Gamut Metadata Packet uint8_t #18 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE18;
	#define TXL_PAGE_2_REG_GAMUT_BYTE18_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE18_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE18_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE18_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE18_MASK)
#define TXL_PAGE_2_GAMUT_BYTE19_ADDR 0x15		/* Gamut Metadata Packet uint8_t #19 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE19_ADDR 0x00000215		/* Gamut Metadata Packet uint8_t #19 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE19;
	#define TXL_PAGE_2_REG_GAMUT_BYTE19_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE19_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE19_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE19_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE19_MASK)
#define TXL_PAGE_2_GAMUT_BYTE20_ADDR 0x16		/* Gamut Metadata Packet uint8_t #20 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE20_ADDR 0x00000216		/* Gamut Metadata Packet uint8_t #20 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE20;
	#define TXL_PAGE_2_REG_GAMUT_BYTE20_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE20_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE20_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE20_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE20_MASK)
#define TXL_PAGE_2_GAMUT_BYTE21_ADDR 0x17		/* Gamut Metadata Packet  uint8_t #21 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE21_ADDR 0x00000217		/* Gamut Metadata Packet  uint8_t #21 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE21;
	#define TXL_PAGE_2_REG_GAMUT_BYTE21_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE21_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE21_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE21_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE21_MASK)
#define TXL_PAGE_2_GAMUT_BYTE22_ADDR 0x18		/* Gamut Metadata Packet  uint8_t #22 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE22_ADDR 0x00000218		/* Gamut Metadata Packet  uint8_t #22 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE22;
	#define TXL_PAGE_2_REG_GAMUT_BYTE22_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE22_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE22_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE22_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE22_MASK)
#define TXL_PAGE_2_GAMUT_BYTE23_ADDR 0x19		/* Gamut Metadata Packet  uint8_t #23 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE23_ADDR 0x00000219		/* Gamut Metadata Packet  uint8_t #23 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE23;
	#define TXL_PAGE_2_REG_GAMUT_BYTE23_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE23_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE23_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE23_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE23_MASK)
#define TXL_PAGE_2_GAMUT_BYTE24_ADDR 0x1A		/* Gamut Metadata Packet  uint8_t #24 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE24_ADDR 0x0000021A		/* Gamut Metadata Packet  uint8_t #24 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE24;
	#define TXL_PAGE_2_REG_GAMUT_BYTE24_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE24_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE24_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE24_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE24_MASK)
#define TXL_PAGE_2_GAMUT_BYTE25_ADDR 0x1B		/* Gamut Metadata Packet  uint8_t #25 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE25_ADDR 0x0000021B		/* Gamut Metadata Packet  uint8_t #25 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE25;
	#define TXL_PAGE_2_REG_GAMUT_BYTE25_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE25_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE25_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE25_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE25_MASK)
#define TXL_PAGE_2_GAMUT_BYTE26_ADDR 0x1C		/* Gamut Metadata Packet  uint8_t #26 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE26_ADDR 0x0000021C		/* Gamut Metadata Packet  uint8_t #26 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE26;
	#define TXL_PAGE_2_REG_GAMUT_BYTE26_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE26_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE26_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE26_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE26_MASK)
#define TXL_PAGE_2_GAMUT_BYTE27_ADDR 0x1D		/* Gamut Metadata Packet  uint8_t #27 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE27_ADDR 0x0000021D		/* Gamut Metadata Packet  uint8_t #27 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE27;
	#define TXL_PAGE_2_REG_GAMUT_BYTE27_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE27_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE27_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE27_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE27_MASK)
#define TXL_PAGE_2_GAMUT_BYTE28_ADDR 0x1E		/* Gamut Metadata Packet  uint8_t #28 Register */
#define CRA_TXL_PAGE_2_GAMUT_BYTE28_ADDR 0x0000021E		/* Gamut Metadata Packet  uint8_t #28 Register */
	uint8_t TXL_Page_2_GAMUT_BYTE28;
	#define TXL_PAGE_2_REG_GAMUT_BYTE28_MASK	0xFF
	#define TXL_PAGE_2_REG_GAMUT_BYTE28_RD(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE28_MASK)
	#define TXL_PAGE_2_REG_GAMUT_BYTE28_WR(x)	((x)&TXL_PAGE_2_REG_GAMUT_BYTE28_MASK)
#define TXL_PAGE_2_UNDEFINED_ADDR_1F 0x1F		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_1F;
#define TXL_PAGE_2_UNDEFINED_ADDR_20 0x20		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_20;
#define TXL_PAGE_2_UNDEFINED_ADDR_21 0x21		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_21;
#define TXL_PAGE_2_UNDEFINED_ADDR_22 0x22		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_22;
#define TXL_PAGE_2_UNDEFINED_ADDR_23 0x23		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_23;
#define TXL_PAGE_2_UNDEFINED_ADDR_24 0x24		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_24;
#define TXL_PAGE_2_UNDEFINED_ADDR_25 0x25		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_25;
#define TXL_PAGE_2_UNDEFINED_ADDR_26 0x26		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_26;
#define TXL_PAGE_2_UNDEFINED_ADDR_27 0x27		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_27;
#define TXL_PAGE_2_UNDEFINED_ADDR_28 0x28		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_28;
#define TXL_PAGE_2_UNDEFINED_ADDR_29 0x29		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_29;
#define TXL_PAGE_2_UNDEFINED_ADDR_2A 0x2A		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_2A;
#define TXL_PAGE_2_UNDEFINED_ADDR_2B 0x2B		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_2B;
#define TXL_PAGE_2_UNDEFINED_ADDR_2C 0x2C		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_2C;
#define TXL_PAGE_2_UNDEFINED_ADDR_2D 0x2D		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_2D;
#define TXL_PAGE_2_UNDEFINED_ADDR_2E 0x2E		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_2E;
#define TXL_PAGE_2_UNDEFINED_ADDR_2F 0x2F		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_2F;
#define TXL_PAGE_2_UNDEFINED_ADDR_30 0x30		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_30;
#define TXL_PAGE_2_UNDEFINED_ADDR_31 0x31		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_31;
#define TXL_PAGE_2_UNDEFINED_ADDR_32 0x32		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_32;
#define TXL_PAGE_2_UNDEFINED_ADDR_33 0x33		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_33;
#define TXL_PAGE_2_UNDEFINED_ADDR_34 0x34		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_34;
#define TXL_PAGE_2_UNDEFINED_ADDR_35 0x35		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_35;
#define TXL_PAGE_2_UNDEFINED_ADDR_36 0x36		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_36;
#define TXL_PAGE_2_UNDEFINED_ADDR_37 0x37		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_37;
#define TXL_PAGE_2_UNDEFINED_ADDR_38 0x38		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_38;
#define TXL_PAGE_2_UNDEFINED_ADDR_39 0x39		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_39;
#define TXL_PAGE_2_UNDEFINED_ADDR_3A 0x3A		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_3A;
#define TXL_PAGE_2_UNDEFINED_ADDR_3B 0x3B		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_3B;
#define TXL_PAGE_2_UNDEFINED_ADDR_3C 0x3C		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_3C;
#define TXL_PAGE_2_UNDEFINED_ADDR_3D 0x3D		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_3D;
#define TXL_PAGE_2_UNDEFINED_ADDR_3E 0x3E		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_3E;
#define TXL_PAGE_2_UNDEFINED_ADDR_3F 0x3F		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_3F;
#define TXL_PAGE_2_UNDEFINED_ADDR_40 0x40		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_40;
#define TXL_PAGE_2_UNDEFINED_ADDR_41 0x41		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_41;
#define TXL_PAGE_2_UNDEFINED_ADDR_42 0x42		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_42;
#define TXL_PAGE_2_UNDEFINED_ADDR_43 0x43		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_43;
#define TXL_PAGE_2_UNDEFINED_ADDR_44 0x44		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_44;
#define TXL_PAGE_2_UNDEFINED_ADDR_45 0x45		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_45;
#define TXL_PAGE_2_UNDEFINED_ADDR_46 0x46		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_46;
#define TXL_PAGE_2_UNDEFINED_ADDR_47 0x47		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_47;
#define TXL_PAGE_2_UNDEFINED_ADDR_48 0x48		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_48;
#define TXL_PAGE_2_UNDEFINED_ADDR_49 0x49		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_49;
#define TXL_PAGE_2_UNDEFINED_ADDR_4A 0x4A		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_4A;
#define TXL_PAGE_2_UNDEFINED_ADDR_4B 0x4B		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_4B;
#define TXL_PAGE_2_UNDEFINED_ADDR_4C 0x4C		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_4C;
#define TXL_PAGE_2_UNDEFINED_ADDR_4D 0x4D		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_4D;
#define TXL_PAGE_2_UNDEFINED_ADDR_4E 0x4E		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_4E;
#define TXL_PAGE_2_UNDEFINED_ADDR_4F 0x4F		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_4F;
#define TXL_PAGE_2_UNDEFINED_ADDR_50 0x50		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_50;
#define TXL_PAGE_2_UNDEFINED_ADDR_51 0x51		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_51;
#define TXL_PAGE_2_UNDEFINED_ADDR_52 0x52		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_52;
#define TXL_PAGE_2_UNDEFINED_ADDR_53 0x53		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_53;
#define TXL_PAGE_2_UNDEFINED_ADDR_54 0x54		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_54;
#define TXL_PAGE_2_UNDEFINED_ADDR_55 0x55		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_55;
#define TXL_PAGE_2_UNDEFINED_ADDR_56 0x56		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_56;
#define TXL_PAGE_2_UNDEFINED_ADDR_57 0x57		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_57;
#define TXL_PAGE_2_UNDEFINED_ADDR_58 0x58		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_58;
#define TXL_PAGE_2_UNDEFINED_ADDR_59 0x59		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_59;
#define TXL_PAGE_2_UNDEFINED_ADDR_5A 0x5A		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_5A;
#define TXL_PAGE_2_UNDEFINED_ADDR_5B 0x5B		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_5B;
#define TXL_PAGE_2_UNDEFINED_ADDR_5C 0x5C		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_5C;
#define TXL_PAGE_2_UNDEFINED_ADDR_5D 0x5D		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_5D;
#define TXL_PAGE_2_UNDEFINED_ADDR_5E 0x5E		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_5E;
#define TXL_PAGE_2_UNDEFINED_ADDR_5F 0x5F		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_5F;
#define TXL_PAGE_2_UNDEFINED_ADDR_60 0x60		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_60;
#define TXL_PAGE_2_UNDEFINED_ADDR_61 0x61		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_61;
#define TXL_PAGE_2_UNDEFINED_ADDR_62 0x62		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_62;
#define TXL_PAGE_2_UNDEFINED_ADDR_63 0x63		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_63;
#define TXL_PAGE_2_UNDEFINED_ADDR_64 0x64		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_64;
#define TXL_PAGE_2_UNDEFINED_ADDR_65 0x65		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_65;
#define TXL_PAGE_2_UNDEFINED_ADDR_66 0x66		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_66;
#define TXL_PAGE_2_UNDEFINED_ADDR_67 0x67		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_67;
#define TXL_PAGE_2_UNDEFINED_ADDR_68 0x68		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_68;
#define TXL_PAGE_2_UNDEFINED_ADDR_69 0x69		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_69;
#define TXL_PAGE_2_UNDEFINED_ADDR_6A 0x6A		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_6A;
#define TXL_PAGE_2_UNDEFINED_ADDR_6B 0x6B		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_6B;
#define TXL_PAGE_2_UNDEFINED_ADDR_6C 0x6C		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_6C;
#define TXL_PAGE_2_UNDEFINED_ADDR_6D 0x6D		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_6D;
#define TXL_PAGE_2_UNDEFINED_ADDR_6E 0x6E		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_6E;
#define TXL_PAGE_2_UNDEFINED_ADDR_6F 0x6F		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_6F;
#define TXL_PAGE_2_UNDEFINED_ADDR_70 0x70		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_70;
#define TXL_PAGE_2_UNDEFINED_ADDR_71 0x71		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_71;
#define TXL_PAGE_2_UNDEFINED_ADDR_72 0x72		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_72;
#define TXL_PAGE_2_UNDEFINED_ADDR_73 0x73		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_73;
#define TXL_PAGE_2_UNDEFINED_ADDR_74 0x74		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_74;
#define TXL_PAGE_2_UNDEFINED_ADDR_75 0x75		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_75;
#define TXL_PAGE_2_UNDEFINED_ADDR_76 0x76		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_76;
#define TXL_PAGE_2_UNDEFINED_ADDR_77 0x77		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_77;
#define TXL_PAGE_2_UNDEFINED_ADDR_78 0x78		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_78;
#define TXL_PAGE_2_UNDEFINED_ADDR_79 0x79		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_79;
#define TXL_PAGE_2_UNDEFINED_ADDR_7A 0x7A		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_7A;
#define TXL_PAGE_2_UNDEFINED_ADDR_7B 0x7B		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_7B;
#define TXL_PAGE_2_UNDEFINED_ADDR_7C 0x7C		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_7C;
#define TXL_PAGE_2_UNDEFINED_ADDR_7D 0x7D		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_7D;
#define TXL_PAGE_2_UNDEFINED_ADDR_7E 0x7E		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_7E;
#define TXL_PAGE_2_UNDEFINED_ADDR_7F 0x7F		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_7F;
#define TXL_PAGE_2_UNDEFINED_ADDR_80 0x80		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_80;
#define TXL_PAGE_2_UNDEFINED_ADDR_81 0x81		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_81;
#define TXL_PAGE_2_UNDEFINED_ADDR_82 0x82		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_82;
#define TXL_PAGE_2_UNDEFINED_ADDR_83 0x83		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_83;
#define TXL_PAGE_2_UNDEFINED_ADDR_84 0x84		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_84;
#define TXL_PAGE_2_UNDEFINED_ADDR_85 0x85		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_85;
#define TXL_PAGE_2_UNDEFINED_ADDR_86 0x86		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_86;
#define TXL_PAGE_2_UNDEFINED_ADDR_87 0x87		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_87;
#define TXL_PAGE_2_UNDEFINED_ADDR_88 0x88		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_88;
#define TXL_PAGE_2_UNDEFINED_ADDR_89 0x89		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_89;
#define TXL_PAGE_2_UNDEFINED_ADDR_8A 0x8A		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_8A;
#define TXL_PAGE_2_UNDEFINED_ADDR_8B 0x8B		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_8B;
#define TXL_PAGE_2_UNDEFINED_ADDR_8C 0x8C		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_8C;
#define TXL_PAGE_2_UNDEFINED_ADDR_8D 0x8D		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_8D;
#define TXL_PAGE_2_UNDEFINED_ADDR_8E 0x8E		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_8E;
#define TXL_PAGE_2_UNDEFINED_ADDR_8F 0x8F		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_8F;
#define TXL_PAGE_2_UNDEFINED_ADDR_90 0x90		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_90;
#define TXL_PAGE_2_UNDEFINED_ADDR_91 0x91		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_91;
#define TXL_PAGE_2_UNDEFINED_ADDR_92 0x92		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_92;
#define TXL_PAGE_2_UNDEFINED_ADDR_93 0x93		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_93;
#define TXL_PAGE_2_UNDEFINED_ADDR_94 0x94		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_94;
#define TXL_PAGE_2_UNDEFINED_ADDR_95 0x95		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_95;
#define TXL_PAGE_2_UNDEFINED_ADDR_96 0x96		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_96;
#define TXL_PAGE_2_UNDEFINED_ADDR_97 0x97		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_97;
#define TXL_PAGE_2_UNDEFINED_ADDR_98 0x98		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_98;
#define TXL_PAGE_2_UNDEFINED_ADDR_99 0x99		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_99;
#define TXL_PAGE_2_UNDEFINED_ADDR_9A 0x9A		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_9A;
#define TXL_PAGE_2_UNDEFINED_ADDR_9B 0x9B		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_9B;
#define TXL_PAGE_2_UNDEFINED_ADDR_9C 0x9C		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_9C;
#define TXL_PAGE_2_UNDEFINED_ADDR_9D 0x9D		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_9D;
#define TXL_PAGE_2_UNDEFINED_ADDR_9E 0x9E		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_9E;
#define TXL_PAGE_2_UNDEFINED_ADDR_9F 0x9F		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_9F;
#define TXL_PAGE_2_UNDEFINED_ADDR_A0 0xA0		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_A0;
#define TXL_PAGE_2_UNDEFINED_ADDR_A1 0xA1		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_A1;
#define TXL_PAGE_2_UNDEFINED_ADDR_A2 0xA2		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_A2;
#define TXL_PAGE_2_UNDEFINED_ADDR_A3 0xA3		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_A3;
#define TXL_PAGE_2_UNDEFINED_ADDR_A4 0xA4		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_A4;
#define TXL_PAGE_2_UNDEFINED_ADDR_A5 0xA5		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_A5;
#define TXL_PAGE_2_UNDEFINED_ADDR_A6 0xA6		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_A6;
#define TXL_PAGE_2_UNDEFINED_ADDR_A7 0xA7		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_A7;
#define TXL_PAGE_2_UNDEFINED_ADDR_A8 0xA8		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_A8;
#define TXL_PAGE_2_UNDEFINED_ADDR_A9 0xA9		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_A9;
#define TXL_PAGE_2_UNDEFINED_ADDR_AA 0xAA		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_AA;
#define TXL_PAGE_2_UNDEFINED_ADDR_AB 0xAB		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_AB;
#define TXL_PAGE_2_UNDEFINED_ADDR_AC 0xAC		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_AC;
#define TXL_PAGE_2_UNDEFINED_ADDR_AD 0xAD		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_AD;
#define TXL_PAGE_2_UNDEFINED_ADDR_AE 0xAE		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_AE;
#define TXL_PAGE_2_UNDEFINED_ADDR_AF 0xAF		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_AF;
#define TXL_PAGE_2_UNDEFINED_ADDR_B0 0xB0		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_B0;
#define TXL_PAGE_2_UNDEFINED_ADDR_B1 0xB1		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_B1;
#define TXL_PAGE_2_UNDEFINED_ADDR_B2 0xB2		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_B2;
#define TXL_PAGE_2_UNDEFINED_ADDR_B3 0xB3		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_B3;
#define TXL_PAGE_2_UNDEFINED_ADDR_B4 0xB4		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_B4;
#define TXL_PAGE_2_UNDEFINED_ADDR_B5 0xB5		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_B5;
#define TXL_PAGE_2_UNDEFINED_ADDR_B6 0xB6		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_B6;
#define TXL_PAGE_2_UNDEFINED_ADDR_B7 0xB7		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_B7;
#define TXL_PAGE_2_UNDEFINED_ADDR_B8 0xB8		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_B8;
#define TXL_PAGE_2_UNDEFINED_ADDR_B9 0xB9		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_B9;
#define TXL_PAGE_2_UNDEFINED_ADDR_BA 0xBA		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_BA;
#define TXL_PAGE_2_UNDEFINED_ADDR_BB 0xBB		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_BB;
#define TXL_PAGE_2_UNDEFINED_ADDR_BC 0xBC		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_BC;
#define TXL_PAGE_2_UNDEFINED_ADDR_BD 0xBD		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_BD;
#define TXL_PAGE_2_UNDEFINED_ADDR_BE 0xBE		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_BE;
#define TXL_PAGE_2_RSVD_ADDR_BF 0xBF		/* Reserved bytes */
#define CRA_TXL_PAGE_2_RSVD_ADDR_2BF 0x000002BF		/* Reserved bytes */
	uint8_t TXL_Page_2_rsvd_BF;
#define TXL_PAGE_2_POR_RST_DLY_ADDR 0xC0		/* Power On after Reset Register */
#define CRA_TXL_PAGE_2_POR_RST_DLY_ADDR 0x000002C0		/* Power On after Reset Register */
	uint8_t TXL_Page_2_POR_RST_DLY;
	#define TXL_PAGE_2_REG_PWR_TO_RESET_DLY_MASK	0xFF
	#define TXL_PAGE_2_REG_PWR_TO_RESET_DLY_RD(x)	((x)&TXL_PAGE_2_REG_PWR_TO_RESET_DLY_MASK)
	#define TXL_PAGE_2_REG_PWR_TO_RESET_DLY_WR(x)	((x)&TXL_PAGE_2_REG_PWR_TO_RESET_DLY_MASK)
#define TXL_PAGE_2_POR_RST_DLY_VAL_ADDR 0xC1		/* Power On Reset Control Register */
#define CRA_TXL_PAGE_2_POR_RST_DLY_VAL_ADDR 0x000002C1		/* Power On Reset Control Register */
	uint8_t TXL_Page_2_POR_RST_DLY_VAL;
	#define TXL_PAGE_2_REG_PWR_TO_RESET_DLY_VAL_MASK	0x01
	#define TXL_PAGE_2_REG_PWR_TO_RESET_DLY_VAL_RD(x)	((x)&TXL_PAGE_2_REG_PWR_TO_RESET_DLY_VAL_MASK)
	#define TXL_PAGE_2_REG_PWR_TO_RESET_DLY_VAL_WR(x)	((x)&TXL_PAGE_2_REG_PWR_TO_RESET_DLY_VAL_MASK)
#define TXL_PAGE_2_UNDEFINED_ADDR_C2 0xC2		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_C2;
#define TXL_PAGE_2_UNDEFINED_ADDR_C3 0xC3		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_C3;
#define TXL_PAGE_2_UNDEFINED_ADDR_C4 0xC4		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_C4;
#define TXL_PAGE_2_UNDEFINED_ADDR_C5 0xC5		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_C5;
#define TXL_PAGE_2_UNDEFINED_ADDR_C6 0xC6		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_C6;
#define TXL_PAGE_2_UNDEFINED_ADDR_C7 0xC7		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_C7;
#define TXL_PAGE_2_UNDEFINED_ADDR_C8 0xC8		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_C8;
#define TXL_PAGE_2_UNDEFINED_ADDR_C9 0xC9		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_C9;
#define TXL_PAGE_2_UNDEFINED_ADDR_CA 0xCA		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_CA;
#define TXL_PAGE_2_UNDEFINED_ADDR_CB 0xCB		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_CB;
#define TXL_PAGE_2_UNDEFINED_ADDR_CC 0xCC		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_CC;
#define TXL_PAGE_2_UNDEFINED_ADDR_CD 0xCD		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_CD;
#define TXL_PAGE_2_UNDEFINED_ADDR_CE 0xCE		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_CE;
#define TXL_PAGE_2_RSVD_ADDR_CF 0xCF		/* Reserved bytes */
#define CRA_TXL_PAGE_2_RSVD_ADDR_2CF 0x000002CF		/* Reserved bytes */
	uint8_t TXL_Page_2_rsvd_CF;
#define TXL_PAGE_2_TPGEN_CTRL_ADDR 0xD0		/* Test Picture Generator Control Register */
#define CRA_TXL_PAGE_2_TPGEN_CTRL_ADDR 0x000002D0		/* Test Picture Generator Control Register */
	uint8_t TXL_Page_2_TPGEN_CTRL;
	#define TXL_PAGE_2_REG_TPGEN_EN_MASK	0x80
	#define TXL_PAGE_2_REG_TPGEN_EN_RD(x)	(((x)&TXL_PAGE_2_REG_TPGEN_EN_MASK)>>7)
	#define TXL_PAGE_2_REG_TPGEN_EN_WR(x)	(((x)<<7)&TXL_PAGE_2_REG_TPGEN_EN_MASK)
	#define TXL_PAGE_2_REG_TPGEN_SEL_444_MASK	0x40
	#define TXL_PAGE_2_REG_TPGEN_SEL_444_RD(x)	(((x)&TXL_PAGE_2_REG_TPGEN_SEL_444_MASK)>>6)
	#define TXL_PAGE_2_REG_TPGEN_SEL_444_WR(x)	(((x)<<6)&TXL_PAGE_2_REG_TPGEN_SEL_444_MASK)
	#define TXL_PAGE_2_REG_TPGEN_SEL_CB75_MASK	0x20
	#define TXL_PAGE_2_REG_TPGEN_SEL_CB75_RD(x)	(((x)&TXL_PAGE_2_REG_TPGEN_SEL_CB75_MASK)>>5)
	#define TXL_PAGE_2_REG_TPGEN_SEL_CB75_WR(x)	(((x)<<5)&TXL_PAGE_2_REG_TPGEN_SEL_CB75_MASK)
	#define TXL_PAGE_2_REG_TPGEN_SEL_RGB_MASK	0x10
	#define TXL_PAGE_2_REG_TPGEN_SEL_RGB_RD(x)	(((x)&TXL_PAGE_2_REG_TPGEN_SEL_RGB_MASK)>>4)
	#define TXL_PAGE_2_REG_TPGEN_SEL_RGB_WR(x)	(((x)<<4)&TXL_PAGE_2_REG_TPGEN_SEL_RGB_MASK)
	#define TXL_PAGE_2_REG_48BIT_MODE_MASK	0x08
	#define TXL_PAGE_2_REG_48BIT_MODE_RD(x)	(((x)&TXL_PAGE_2_REG_48BIT_MODE_MASK)>>3)
	#define TXL_PAGE_2_REG_48BIT_MODE_WR(x)	(((x)<<3)&TXL_PAGE_2_REG_48BIT_MODE_MASK)
	#define TXL_PAGE_2_REG_TPGEN_MODE_MASK	0x06
	#define TXL_PAGE_2_REG_TPGEN_MODE_RD(x)	(((x)&TXL_PAGE_2_REG_TPGEN_MODE_MASK)>>1)
	#define TXL_PAGE_2_REG_TPGEN_MODE_WR(x)	(((x)<<1)&TXL_PAGE_2_REG_TPGEN_MODE_MASK)
	#define TXL_PAGE_2_REG_TPGEN_START_MASK	0x01
	#define TXL_PAGE_2_REG_TPGEN_START_RD(x)	((x)&TXL_PAGE_2_REG_TPGEN_START_MASK)
	#define TXL_PAGE_2_REG_TPGEN_START_WR(x)	((x)&TXL_PAGE_2_REG_TPGEN_START_MASK)
#define TXL_PAGE_2_TPGEN_CLKSEL_ADDR 0xD1		/* Test Picture Generator Control Register */
#define CRA_TXL_PAGE_2_TPGEN_CLKSEL_ADDR 0x000002D1		/* Test Picture Generator Control Register */
	uint8_t TXL_Page_2_TPGEN_CLKSEL;
	#define TXL_PAGE_2_REG_PCLK_SEL_MASK	0x01
	#define TXL_PAGE_2_REG_PCLK_SEL_RD(x)	((x)&TXL_PAGE_2_REG_PCLK_SEL_MASK)
	#define TXL_PAGE_2_REG_PCLK_SEL_WR(x)	((x)&TXL_PAGE_2_REG_PCLK_SEL_MASK)
#define TXL_PAGE_2_UNDEFINED_ADDR_D2 0xD2		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_D2;
#define TXL_PAGE_2_UNDEFINED_ADDR_D3 0xD3		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_D3;
#define TXL_PAGE_2_UNDEFINED_ADDR_D4 0xD4		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_D4;
#define TXL_PAGE_2_UNDEFINED_ADDR_D5 0xD5		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_D5;
#define TXL_PAGE_2_UNDEFINED_ADDR_D6 0xD6		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_D6;
#define TXL_PAGE_2_UNDEFINED_ADDR_D7 0xD7		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_D7;
#define TXL_PAGE_2_UNDEFINED_ADDR_D8 0xD8		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_D8;
#define TXL_PAGE_2_UNDEFINED_ADDR_D9 0xD9		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_D9;
#define TXL_PAGE_2_UNDEFINED_ADDR_DA 0xDA		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_DA;
#define TXL_PAGE_2_UNDEFINED_ADDR_DB 0xDB		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_DB;
#define TXL_PAGE_2_UNDEFINED_ADDR_DC 0xDC		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_DC;
#define TXL_PAGE_2_UNDEFINED_ADDR_DD 0xDD		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_DD;
#define TXL_PAGE_2_UNDEFINED_ADDR_DE 0xDE		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_DE;
#define TXL_PAGE_2_RSVD_ADDR_DF 0xDF		/* Reserved bytes */
#define CRA_TXL_PAGE_2_RSVD_ADDR_2DF 0x000002DF		/* Reserved bytes */
	uint8_t TXL_Page_2_rsvd_DF;
#define TXL_PAGE_2_GPIO_TRIG_EDGE_RISE_ADDR 0xE0		/* GPIO Rising Edge Trigger Register */
#define CRA_TXL_PAGE_2_GPIO_TRIG_EDGE_RISE_ADDR 0x000002E0		/* GPIO Rising Edge Trigger Register */
	uint8_t TXL_Page_2_GPIO_TRIG_EDGE_RISE;
	#define TXL_PAGE_2_REG_GPIO_TRIG_EDGE_RISE_MASK	0x0F
	#define TXL_PAGE_2_REG_GPIO_TRIG_EDGE_RISE_RD(x)	((x)&TXL_PAGE_2_REG_GPIO_TRIG_EDGE_RISE_MASK)
	#define TXL_PAGE_2_REG_GPIO_TRIG_EDGE_RISE_WR(x)	((x)&TXL_PAGE_2_REG_GPIO_TRIG_EDGE_RISE_MASK)
#define TXL_PAGE_2_GPIO_TRIG_EDGE_FALL_ADDR 0xE1		/* GPIO Falling Edge Trigger Register */
#define CRA_TXL_PAGE_2_GPIO_TRIG_EDGE_FALL_ADDR 0x000002E1		/* GPIO Falling Edge Trigger Register */
	uint8_t TXL_Page_2_GPIO_TRIG_EDGE_FALL;
	#define TXL_PAGE_2_REG_GPIO_TRIG_EDGE_FALL_MASK	0x0F
	#define TXL_PAGE_2_REG_GPIO_TRIG_EDGE_FALL_RD(x)	((x)&TXL_PAGE_2_REG_GPIO_TRIG_EDGE_FALL_MASK)
	#define TXL_PAGE_2_REG_GPIO_TRIG_EDGE_FALL_WR(x)	((x)&TXL_PAGE_2_REG_GPIO_TRIG_EDGE_FALL_MASK)
#define TXL_PAGE_2_GPIO_CO_ADDR 0xE2		/* GPIO Datat Out Register */
#define CRA_TXL_PAGE_2_GPIO_CO_ADDR 0x000002E2		/* GPIO Datat Out Register */
	uint8_t TXL_Page_2_GPIO_CO;
	#define TXL_PAGE_2_REG_GPIO_CO_MASK	0x0F
	#define TXL_PAGE_2_REG_GPIO_CO_RD(x)	((x)&TXL_PAGE_2_REG_GPIO_CO_MASK)
	#define TXL_PAGE_2_REG_GPIO_CO_WR(x)	((x)&TXL_PAGE_2_REG_GPIO_CO_MASK)
#define TXL_PAGE_2_GPIO_CI_ADDR 0xE3		/* GPIO Datat In Register */
#define CRA_TXL_PAGE_2_GPIO_CI_ADDR 0x000002E3		/* GPIO Datat In Register */
	uint8_t TXL_Page_2_GPIO_CI;
	#define TXL_PAGE_2_REG_GPIO_CI_MASK	0x0F
	#define TXL_PAGE_2_REG_GPIO_CI_RD(x)	((x)&TXL_PAGE_2_REG_GPIO_CI_MASK)
	#define TXL_PAGE_2_REG_GPIO_CI_WR(x)	((x)&TXL_PAGE_2_REG_GPIO_CI_MASK)
#define TXL_PAGE_2_UNDEFINED_ADDR_E4 0xE4		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_E4;
#define TXL_PAGE_2_UNDEFINED_ADDR_E5 0xE5		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_E5;
#define TXL_PAGE_2_UNDEFINED_ADDR_E6 0xE6		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_E6;
#define TXL_PAGE_2_UNDEFINED_ADDR_E7 0xE7		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_E7;
#define TXL_PAGE_2_UNDEFINED_ADDR_E8 0xE8		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_E8;
#define TXL_PAGE_2_UNDEFINED_ADDR_E9 0xE9		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_E9;
#define TXL_PAGE_2_UNDEFINED_ADDR_EA 0xEA		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_EA;
#define TXL_PAGE_2_UNDEFINED_ADDR_EB 0xEB		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_EB;
#define TXL_PAGE_2_UNDEFINED_ADDR_EC 0xEC		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_EC;
#define TXL_PAGE_2_UNDEFINED_ADDR_ED 0xED		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_ED;
#define TXL_PAGE_2_UNDEFINED_ADDR_EE 0xEE		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_EE;
#define TXL_PAGE_2_RSVD_ADDR_EF 0xEF		/* Reserved bytes */
#define CRA_TXL_PAGE_2_RSVD_ADDR_2EF 0x000002EF		/* Reserved bytes */
	uint8_t TXL_Page_2_rsvd_EF;
#define TXL_PAGE_2_CALIB_FREQ0_ADDR 0xF0		/* oscillator frequency for calibration #0 Register */
#define CRA_TXL_PAGE_2_CALIB_FREQ0_ADDR 0x000002F0		/* oscillator frequency for calibration #0 Register */
	uint8_t TXL_Page_2_CALIB_FREQ0;
	#define TXL_PAGE_2_REG_CALIB_FREQ_B7_0_MASK	0xFF
	#define TXL_PAGE_2_REG_CALIB_FREQ_B7_0_RD(x)	((x)&TXL_PAGE_2_REG_CALIB_FREQ_B7_0_MASK)
	#define TXL_PAGE_2_REG_CALIB_FREQ_B7_0_WR(x)	((x)&TXL_PAGE_2_REG_CALIB_FREQ_B7_0_MASK)
#define TXL_PAGE_2_CALIB_FREQ1_ADDR 0xF1		/* oscillator frequency for calibration #1 Register */
#define CRA_TXL_PAGE_2_CALIB_FREQ1_ADDR 0x000002F1		/* oscillator frequency for calibration #1 Register */
	uint8_t TXL_Page_2_CALIB_FREQ1;
	#define TXL_PAGE_2_REG_CALIB_FREQ_B15_8_MASK	0xFF
	#define TXL_PAGE_2_REG_CALIB_FREQ_B15_8_RD(x)	((x)&TXL_PAGE_2_REG_CALIB_FREQ_B15_8_MASK)
	#define TXL_PAGE_2_REG_CALIB_FREQ_B15_8_WR(x)	((x)&TXL_PAGE_2_REG_CALIB_FREQ_B15_8_MASK)
#define TXL_PAGE_2_UNDEFINED_ADDR_F2 0xF2		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_F2;
#define TXL_PAGE_2_UNDEFINED_ADDR_F3 0xF3		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_F3;
#define TXL_PAGE_2_UNDEFINED_ADDR_F4 0xF4		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_F4;
#define TXL_PAGE_2_UNDEFINED_ADDR_F5 0xF5		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_F5;
#define TXL_PAGE_2_UNDEFINED_ADDR_F6 0xF6		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_F6;
#define TXL_PAGE_2_UNDEFINED_ADDR_F7 0xF7		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_F7;
#define TXL_PAGE_2_UNDEFINED_ADDR_F8 0xF8		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_F8;
#define TXL_PAGE_2_UNDEFINED_ADDR_F9 0xF9		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_F9;
#define TXL_PAGE_2_UNDEFINED_ADDR_FA 0xFA		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_FA;
#define TXL_PAGE_2_UNDEFINED_ADDR_FB 0xFB		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_FB;
#define TXL_PAGE_2_UNDEFINED_ADDR_FC 0xFC		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_FC;
#define TXL_PAGE_2_UNDEFINED_ADDR_FD 0xFD		/*  */
#define CRA_TXL_PAGE_2_UNDEFINED_ADDR_00 0x00000000		/*  */
	uint8_t TXL_Page_2_Undefined_FD;
#define TXL_PAGE_2_RSVD_ADDR_FE 0xFE		/* Reserved 13 bytes */
#define CRA_TXL_PAGE_2_RSVD_ADDR_2FE 0x000002FE		/* Reserved 13 bytes */
	uint8_t TXL_Page_2_rsvd_FE;
#define TXL_PAGE_2_REG_BANK1_ADDR 0xFF		/* Bank 1 Register */
#define CRA_TXL_PAGE_2_REG_BANK1_ADDR 0x000002FF		/* Bank 1 Register */
	uint8_t TXL_Page_2_REG_BANK1;
	#define TXL_PAGE_2_REG_BANK_MASK	0x01
	#define TXL_PAGE_2_REG_BANK_RD(x)	((x)&TXL_PAGE_2_REG_BANK_MASK)
	#define TXL_PAGE_2_REG_BANK_WR(x)	((x)&TXL_PAGE_2_REG_BANK_MASK)
}TXL_RegsPage_2_t,*PTXL_RegsPage_2_t;

