<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_9x2k_oreg" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2016 01 07 15:37:41.085" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="fifo_9x2k_oreg.lpc" type="lpc" modified="2016 01 07 15:37:39.000"/>
		<File name="fifo_9x2k_oreg.vhd" type="top_level_vhdl" modified="2016 01 07 15:37:39.000"/>
		<File name="fifo_9x2k_oreg_tmpl.vhd" type="template_vhdl" modified="2016 01 07 15:37:39.000"/>
		<File name="tb_fifo_9x2k_oreg_tmpl.vhd" type="testbench_vhdl" modified="2016 01 07 15:37:39.000"/>
  </Package>
</DiamondModule>
