Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Jul  3 20:05:16 2018
| Host             : PC-201805041311 running 64-bit major release  (build 9200)
| Command          : report_power -file example_ibert_7series_gtp_0_power_routed.rpt -pb example_ibert_7series_gtp_0_power_summary_routed.pb -rpx example_ibert_7series_gtp_0_power_routed.rpx
| Design           : example_ibert_7series_gtp_0
| Device           : xc7a100tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.741        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.652        |
| Device Static (W)        | 0.089        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 83.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.031 |       13 |       --- |             --- |
| Slice Logic              |     0.006 |    16467 |       --- |             --- |
|   LUT as Logic           |     0.005 |     4260 |     63400 |            6.72 |
|   Register               |    <0.001 |    10545 |    126800 |            8.32 |
|   CARRY4                 |    <0.001 |      182 |     15850 |            1.15 |
|   LUT as Shift Register  |    <0.001 |       32 |     19000 |            0.17 |
|   LUT as Distributed RAM |    <0.001 |       24 |     19000 |            0.13 |
|   F7/F8 Muxes            |    <0.001 |      188 |     63400 |            0.30 |
|   Others                 |     0.000 |      594 |       --- |             --- |
| Signals                  |     0.011 |    14275 |       --- |             --- |
| MMCM                     |     0.107 |        1 |         6 |           16.67 |
| DSPs                     |    <0.001 |        8 |       240 |            3.33 |
| I/O                      |    <0.001 |        6 |       285 |            2.11 |
| GTP                      |     0.495 |        4 |       --- |             --- |
| Static Power             |     0.089 |          |           |                 |
| Total                    |     0.741 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.096 |       0.080 |      0.016 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.202 |       0.201 |      0.001 |
| MGTAVtt   |       1.200 |     0.222 |       0.220 |      0.003 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+---------------------------------------------------------+-----------------+
| Clock       | Domain                                                  | Constraint (ns) |
+-------------+---------------------------------------------------------+-----------------+
| D_CLK       | SYSCLKP_I                                               |             5.0 |
| J_CLK       | u_ibert_core/inst/bscan_inst/DRCK                       |            30.0 |
| Q1_RXCLK0   | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/RXUSRCLK_EXT_O |            12.8 |
| Q1_RXCLK1   | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/RXOUTCLK_I[0]  |            12.8 |
| Q1_RXCLK2   | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/RXOUTCLK_I[0]  |            12.8 |
| Q1_RXCLK3   | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/RXOUTCLK_I[0]  |            12.8 |
| Q1_TX0      | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/TXUSRCLK_EXT_O |            12.8 |
| clkfbout    | u_ibert_core/inst/clkfbout                              |             5.0 |
| dclk_mmcm   | u_ibert_core/inst/dclk_mmcm                             |            10.0 |
| gtrefclk0_1 | GTREFCLK0P_I[0]                                         |             8.0 |
| gtrefclk1_1 | GTREFCLK1P_I[0]                                         |             8.0 |
+-------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| example_ibert_7series_gtp_0                        |     0.652 |
|   u_ibert_core                                     |     0.651 |
|     inst                                           |     0.651 |
|       QUAD[0].u_q                                  |     0.540 |
|         CH[0].u_ch                                 |     0.135 |
|           U_CHANNEL_REGS                           |     0.004 |
|             U_XSDB_SLAVE                           |    <0.001 |
|             reg_20A                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20B                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20C                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20D                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20E                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20F                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_210                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_211                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_212                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_213                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_214                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_215                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_216                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_217                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_218                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_219                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21A                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21B                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21C                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21D                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21E                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_21F                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_220                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_221                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_222                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_223                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_224                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_225                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_226                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_300                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_302                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_303                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_304                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_305                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_306                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_307                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_308                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_30E                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_30F                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_310                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_311                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_312                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_313                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_314                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_315                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_316                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_317                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_318                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_319                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31A                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31B                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31C                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31D                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31E                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31F                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_320                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_333                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_334                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_344                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_345                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_346                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|           U_PATTERN_HANDLER                        |     0.005 |
|             bit_err_counter                        |    <0.001 |
|             gen16.patchk16                         |     0.002 |
|               i_ones_counter                       |    <0.001 |
|               patgen_rx                            |     0.001 |
|                 pattern_15bit                      |    <0.001 |
|                   bit16.p15_16                     |    <0.001 |
|                 pattern_23bit                      |    <0.001 |
|                   bit16.p23_16                     |    <0.001 |
|                 pattern_31bit                      |    <0.001 |
|                   bit16.p31_16                     |    <0.001 |
|                 pattern_7bit                       |    <0.001 |
|                   bit16.p7_16                      |    <0.001 |
|                 pattern_clk2                       |    <0.001 |
|                 pattern_clk20                      |    <0.001 |
|             gen16.patgen16                         |     0.001 |
|               pattern_15bit                        |    <0.001 |
|                 bit16.p15_16                       |    <0.001 |
|               pattern_23bit                        |    <0.001 |
|                 bit16.p23_16                       |    <0.001 |
|               pattern_31bit                        |    <0.001 |
|                 bit16.p31_16                       |    <0.001 |
|               pattern_7bit                         |    <0.001 |
|                 bit16.p7_16                        |    <0.001 |
|             rx_word_counter                        |    <0.001 |
|             u_lev                                  |    <0.001 |
|           U_RESET_CONTROLLER                       |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                  |    <0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                  |    <0.001 |
|         CH[1].u_ch                                 |     0.135 |
|           U_CHANNEL_REGS                           |     0.004 |
|             U_XSDB_SLAVE                           |    <0.001 |
|             reg_20A                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20B                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20C                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20D                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20E                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20F                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_210                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_211                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_212                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_213                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_214                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_215                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_216                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_217                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_218                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_219                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21A                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21B                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21C                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21D                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21E                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_21F                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_220                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_221                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_222                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_223                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_224                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_225                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_226                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_300                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_302                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_303                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_304                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_305                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_306                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_307                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_308                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_30E                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_30F                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_310                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_311                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_312                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_313                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_314                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_315                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_316                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_317                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_318                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_319                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31A                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31B                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31C                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31D                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31E                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31F                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_320                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_333                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_334                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_344                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_345                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_346                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|           U_PATTERN_HANDLER                        |     0.005 |
|             bit_err_counter                        |    <0.001 |
|             gen16.patchk16                         |     0.003 |
|               i_ones_counter                       |    <0.001 |
|               patgen_rx                            |     0.001 |
|                 pattern_15bit                      |    <0.001 |
|                   bit16.p15_16                     |    <0.001 |
|                 pattern_23bit                      |    <0.001 |
|                   bit16.p23_16                     |    <0.001 |
|                 pattern_31bit                      |    <0.001 |
|                   bit16.p31_16                     |    <0.001 |
|                 pattern_7bit                       |    <0.001 |
|                   bit16.p7_16                      |    <0.001 |
|                 pattern_clk2                       |    <0.001 |
|                 pattern_clk20                      |    <0.001 |
|             gen16.patgen16                         |    <0.001 |
|               pattern_15bit                        |    <0.001 |
|                 bit16.p15_16                       |    <0.001 |
|               pattern_23bit                        |    <0.001 |
|                 bit16.p23_16                       |    <0.001 |
|               pattern_31bit                        |    <0.001 |
|                 bit16.p31_16                       |    <0.001 |
|               pattern_7bit                         |    <0.001 |
|                 bit16.p7_16                        |    <0.001 |
|             rx_word_counter                        |    <0.001 |
|             u_lev                                  |    <0.001 |
|           U_RESET_CONTROLLER                       |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                  |    <0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                  |    <0.001 |
|         CH[2].u_ch                                 |     0.135 |
|           U_CHANNEL_REGS                           |     0.004 |
|             U_XSDB_SLAVE                           |    <0.001 |
|             reg_20A                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20B                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20C                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20D                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20E                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20F                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_210                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_211                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_212                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_213                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_214                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_215                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_216                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_217                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_218                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_219                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21A                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21B                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21C                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21D                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21E                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_21F                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_220                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_221                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_222                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_223                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_224                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_225                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_226                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_300                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_302                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_303                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_304                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_305                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_306                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_307                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_308                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_30E                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_30F                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_310                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_311                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_312                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_313                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_314                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_315                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_316                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_317                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_318                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_319                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31A                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31B                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31C                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31D                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31E                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31F                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_320                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_333                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_334                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_344                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_345                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_346                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|           U_PATTERN_HANDLER                        |     0.005 |
|             bit_err_counter                        |    <0.001 |
|             gen16.patchk16                         |     0.002 |
|               i_ones_counter                       |    <0.001 |
|               patgen_rx                            |     0.001 |
|                 pattern_15bit                      |    <0.001 |
|                   bit16.p15_16                     |    <0.001 |
|                 pattern_23bit                      |    <0.001 |
|                   bit16.p23_16                     |    <0.001 |
|                 pattern_31bit                      |    <0.001 |
|                   bit16.p31_16                     |    <0.001 |
|                 pattern_7bit                       |    <0.001 |
|                   bit16.p7_16                      |    <0.001 |
|                 pattern_clk2                       |    <0.001 |
|                 pattern_clk20                      |    <0.001 |
|             gen16.patgen16                         |    <0.001 |
|               pattern_15bit                        |    <0.001 |
|                 bit16.p15_16                       |    <0.001 |
|               pattern_23bit                        |    <0.001 |
|                 bit16.p23_16                       |    <0.001 |
|               pattern_31bit                        |    <0.001 |
|                 bit16.p31_16                       |    <0.001 |
|               pattern_7bit                         |    <0.001 |
|                 bit16.p7_16                        |    <0.001 |
|             rx_word_counter                        |    <0.001 |
|             u_lev                                  |    <0.001 |
|           U_RESET_CONTROLLER                       |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                  |    <0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                  |    <0.001 |
|         CH[3].u_ch                                 |     0.135 |
|           U_CHANNEL_REGS                           |     0.004 |
|             U_XSDB_SLAVE                           |    <0.001 |
|             reg_20A                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20B                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20C                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20D                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20E                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_20F                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_210                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_211                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_212                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_213                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_214                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_215                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_216                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_217                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_218                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_219                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21A                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21B                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21C                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21D                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_21E                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_21F                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_220                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_221                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_222                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_223                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_224                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_225                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_226                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_300                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_302                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_303                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_304                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_305                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_306                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_307                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_308                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_30E                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_30F                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_310                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_311                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_312                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_313                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_314                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_315                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_316                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_317                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_318                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_319                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31A                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31B                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31C                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31D                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31E                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_31F                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_320                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_333                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_334                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_344                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_345                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_346                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|           U_PATTERN_HANDLER                        |     0.005 |
|             bit_err_counter                        |    <0.001 |
|             gen16.patchk16                         |     0.002 |
|               i_ones_counter                       |    <0.001 |
|               patgen_rx                            |     0.001 |
|                 pattern_15bit                      |    <0.001 |
|                   bit16.p15_16                     |    <0.001 |
|                 pattern_23bit                      |    <0.001 |
|                   bit16.p23_16                     |    <0.001 |
|                 pattern_31bit                      |    <0.001 |
|                   bit16.p31_16                     |    <0.001 |
|                 pattern_7bit                       |    <0.001 |
|                   bit16.p7_16                      |    <0.001 |
|                 pattern_clk2                       |    <0.001 |
|                 pattern_clk20                      |    <0.001 |
|             gen16.patgen16                         |     0.001 |
|               pattern_15bit                        |    <0.001 |
|                 bit16.p15_16                       |    <0.001 |
|               pattern_23bit                        |    <0.001 |
|                 bit16.p23_16                       |    <0.001 |
|               pattern_31bit                        |    <0.001 |
|                 bit16.p31_16                       |    <0.001 |
|               pattern_7bit                         |    <0.001 |
|                 bit16.p7_16                        |    <0.001 |
|             rx_word_counter                        |    <0.001 |
|             u_lev                                  |    <0.001 |
|           U_RESET_CONTROLLER                       |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                  |    <0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                  |    <0.001 |
|         u_common                                   |     0.002 |
|           U_COMPLEX_REGS                           |     0.001 |
|             U_XSDB_SLAVE                           |    <0.001 |
|             reg_200                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_201                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_202                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_203                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_204                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_205                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_300                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_301                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_302                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                   |    <0.001 |
|             reg_303                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_344                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_345                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|             reg_346                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                 |    <0.001 |
|           u_clocking                               |    <0.001 |
|       UUT_MASTER                                   |     0.002 |
|         U_ICON_INTERFACE                           |     0.001 |
|           U_CMD1                                   |    <0.001 |
|           U_CMD2                                   |    <0.001 |
|           U_CMD3                                   |    <0.001 |
|           U_CMD4                                   |    <0.001 |
|           U_CMD5                                   |    <0.001 |
|           U_CMD6_RD                                |    <0.001 |
|             U_RD_FIFO                              |    <0.001 |
|               SUBCORE_FIFO.xsdb_rdfifo_inst        |    <0.001 |
|                 inst_fifo_gen                      |    <0.001 |
|                   gconvfifo.rf                     |    <0.001 |
|                     grf.rf                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst |    <0.001 |
|                         gsync_stage[1].wr_stg_inst |    <0.001 |
|                         gsync_stage[2].rd_stg_inst |    <0.001 |
|                         gsync_stage[2].wr_stg_inst |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd     |    <0.001 |
|                         gr1.rfwft                  |    <0.001 |
|                         gras.rsts                  |    <0.001 |
|                         rpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr     |    <0.001 |
|                         gwas.wsts                  |    <0.001 |
|                         wpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.mem        |    <0.001 |
|                         gdm.dm                     |    <0.001 |
|                           RAM_reg_0_15_0_5         |    <0.001 |
|                           RAM_reg_0_15_12_15       |    <0.001 |
|                           RAM_reg_0_15_6_11        |    <0.001 |
|                       rstblk                       |    <0.001 |
|           U_CMD6_WR                                |    <0.001 |
|             U_WR_FIFO                              |    <0.001 |
|               SUBCORE_FIFO.xsdb_wrfifo_inst        |    <0.001 |
|                 inst_fifo_gen                      |    <0.001 |
|                   gconvfifo.rf                     |    <0.001 |
|                     grf.rf                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst |    <0.001 |
|                         gsync_stage[1].wr_stg_inst |    <0.001 |
|                         gsync_stage[2].rd_stg_inst |    <0.001 |
|                         gsync_stage[2].wr_stg_inst |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd     |    <0.001 |
|                         gras.rsts                  |    <0.001 |
|                         rpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr     |    <0.001 |
|                         gwas.wsts                  |    <0.001 |
|                         wpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.mem        |    <0.001 |
|                         gdm.dm                     |    <0.001 |
|                           RAM_reg_0_15_0_5         |    <0.001 |
|                           RAM_reg_0_15_12_15       |    <0.001 |
|                           RAM_reg_0_15_6_11        |    <0.001 |
|                       rstblk                       |    <0.001 |
|           U_CMD7_CTL                               |    <0.001 |
|           U_CMD7_STAT                              |    <0.001 |
|           U_STATIC_STATUS                          |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                  |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER             |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                      |    <0.001 |
|           U_RD_ABORT_FLAG                          |    <0.001 |
|           U_RD_REQ_FLAG                            |    <0.001 |
|           U_TIMER                                  |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE              |    <0.001 |
|           U_RD_DIN_BUS_MUX                         |    <0.001 |
|       U_ICON                                       |    <0.001 |
|         U_CMD                                      |    <0.001 |
|         U_STAT                                     |    <0.001 |
|         U_SYNC                                     |    <0.001 |
|       bscan_inst                                   |    <0.001 |
|       u_bufr                                       |    <0.001 |
+----------------------------------------------------+-----------+


