m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/Simulation
XStructures
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1652615992
!i10b 1
!s100 jIPdSfX[;W?FFWYjnbdgj2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I62W4NQ;>gZ<G20dX?B0nh2
S1
R0
w1652615961
8C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/Structures/Structures.v
FC:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/Structures/Structures.v
!i122 5
Z3 L0 1 0
V62W4NQ;>gZ<G20dX?B0nh2
Z4 OT;L;2020.3;71
r1
!s85 0
31
!s108 1652615992.000000
!s107 C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/Structures/Structures.v|
!s90 -F=C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/01 - Getting Started/vlog.opt|-F=|-reportprogress|300|-work|work|-O0|C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/Structures/Structures.v|
!s101 -O0
!i113 1
Z5 o-work work -O0
Z6 tSvlog 1 CvgOpt 0
n@structures
vUART
R1
!s110 1653162002
!i10b 1
!s100 X@IZ^><jDNF<>NlN3Xjhf0
R2
IiS[SBdFgCnD78S:02i0an2
S1
R0
w1653161367
8C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/UART/UART.v
FC:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/UART/UART.v
!i122 38
L0 19 108
Z7 VDg1SIo80bB@j0V0VzS_@n1
R4
r1
!s85 0
31
!s108 1653162002.000000
!s107 C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/UART/UART.v|
!s90 -F=C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/01 - Getting Started/vlog.opt|-F=|-reportprogress|300|-work|work|-O0|C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/UART/UART.v|
!s101 -O0
!i113 1
R5
R6
n@u@a@r@t
vUART_Packets
R1
Z8 DXx4 work 10 Structures 0 22 62W4NQ;>gZ<G20dX?B0nh2
DXx4 work 19 UART_Packets_v_unit 0 22 RHe[X[J2RA`_CE:FMO2Bi2
Z9 !s110 1653161997
R7
r1
!s85 0
!i10b 1
!s100 F@8bMI2FMhgR]cf<FWUE[2
IFg1c`6[CPPbdXoZ;RABMk0
!s105 UART_Packets_v_unit
S1
R0
Z10 w1653161962
Z11 8C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/UART_PACKETS/UART_Packets.v
Z12 FC:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/UART_PACKETS/UART_Packets.v
!i122 37
L0 4 203
R4
31
Z13 !s108 1653161997.000000
Z14 !s107 C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/UART_PACKETS/UART_Packets.v|
Z15 !s90 -F=C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/01 - Getting Started/vlog.opt|-F=|-reportprogress|300|-work|work|-O0|C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/UART_PACKETS/UART_Packets.v|
!s101 -O0
!i113 1
R5
R6
n@u@a@r@t_@packets
vUART_Packets_TB
R1
R8
DXx4 work 22 UART_Packets_TB_v_unit 0 22 []SWQkG>CoBz`zXJ8bC=n2
Z16 !s110 1653142006
R7
r1
!s85 0
!i10b 1
!s100 V=O2nUUKzi0Ed[LRlEYjK0
Ij]NGD@f>>R?=oGIG:PfkI2
!s105 UART_Packets_TB_v_unit
S1
R0
Z17 w1653141990
Z18 8C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/UART_PACKETS/UART_Packets_TB.v
Z19 FC:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/UART_PACKETS/UART_Packets_TB.v
!i122 26
L0 4 39
R4
31
Z20 !s108 1653142006.000000
Z21 !s107 C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/UART_PACKETS/UART_Packets_TB.v|
Z22 !s90 -F=C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/01 - Getting Started/vlog.opt|-F=|-reportprogress|300|-work|work|-O0|C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/05 - Registers/UART_PACKETS/UART_Packets_TB.v|
!s101 -O0
!i113 1
R5
R6
n@u@a@r@t_@packets_@t@b
XUART_Packets_TB_v_unit
R1
R8
R16
V[]SWQkG>CoBz`zXJ8bC=n2
r1
!s85 0
!i10b 1
!s100 KMEiG]fD`BPB]M8R7CS[l1
I[]SWQkG>CoBz`zXJ8bC=n2
!i103 1
S1
R0
R17
R18
R19
!i122 26
R3
R4
31
R20
R21
R22
!s101 -O0
!i113 1
R5
R6
n@u@a@r@t_@packets_@t@b_v_unit
XUART_Packets_v_unit
R1
R8
R9
VRHe[X[J2RA`_CE:FMO2Bi2
r1
!s85 0
!i10b 1
!s100 8lj8Z2Z`cML1oIcfaiAL>2
IRHe[X[J2RA`_CE:FMO2Bi2
!i103 1
S1
R0
R10
R11
R12
!i122 37
R3
R4
31
R13
R14
R15
!s101 -O0
!i113 1
R5
R6
n@u@a@r@t_@packets_v_unit
