{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1745364009923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745364009924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 22 20:20:09 2025 " "Processing started: Tue Apr 22 20:20:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745364009924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1745364009924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCLA -c SCLA " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCLA -c SCLA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1745364009924 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1745364010233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ha.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/HA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745364010282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745364010282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745364010291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745364010291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cla.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "CLA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/CLA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745364010299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745364010299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scla.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scla.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCLA " "Found entity 1: SCLA" {  } { { "SCLA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/SCLA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745364010301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745364010301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCLA " "Elaborating entity \"SCLA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1745364010327 ""}
{ "Warning" "WGDFX_INCONSISTENT_IO_TYPE" "C " "Found inconsistent I/O type for element \"C\"" {  } { { "SCLA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/SCLA.bdf" { { 112 512 640 208 "inst" "" } { 112 512 640 208 "inst" "" } } } }  } 0 275086 "Found inconsistent I/O type for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745364010329 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[0\] C0 " "Converted element name(s) from \"C\[0\]\" to \"C0\"" {  } { { "SCLA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/SCLA.bdf" { { 112 512 640 208 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745364010329 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[4..1\] C4..1 " "Converted element name(s) from \"C\[4..1\]\" to \"C4..1\"" {  } { { "SCLA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/SCLA.bdf" { { 112 512 640 208 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745364010329 ""}  } { { "SCLA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/SCLA.bdf" { { 112 512 640 208 "inst" "" } { 112 512 640 208 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1745364010329 ""}
{ "Warning" "WGDFX_INCONSISTENT_IO_TYPE" "C " "Found inconsistent I/O type for element \"C\"" {  } { { "SCLA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/SCLA.bdf" { { -8 56 224 8 "C\[0\]" "" } { 32 592 768 48 "C\[4\]" "" } } } }  } 0 275086 "Found inconsistent I/O type for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745364010330 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[0\] C0 " "Converted element name(s) from \"C\[0\]\" to \"C0\"" {  } { { "SCLA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/SCLA.bdf" { { -8 56 224 8 "C\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745364010330 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[4\] C4 " "Converted element name(s) from \"C\[4\]\" to \"C4\"" {  } { { "SCLA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/SCLA.bdf" { { 32 592 768 48 "C\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745364010330 ""}  } { { "SCLA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/SCLA.bdf" { { -8 56 224 8 "C\[0\]" "" } { 32 592 768 48 "C\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1745364010330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA CLA:inst " "Elaborating entity \"CLA\" for hierarchy \"CLA:inst\"" {  } { { "SCLA.bdf" "inst" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/SCLA.bdf" { { 112 512 640 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745364010335 ""}
{ "Warning" "WGDFX_INCONSISTENT_IO_TYPE" "C " "Found inconsistent I/O type for element \"C\"" {  } { { "CLA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/CLA.bdf" { { 248 -104 64 264 "C\[0\]" "" } { 152 672 848 168 "C\[4..1\]" "" } } } }  } 0 275086 "Found inconsistent I/O type for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745364010337 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[0\] C0 " "Converted element name(s) from \"C\[0\]\" to \"C0\"" {  } { { "CLA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/CLA.bdf" { { 248 -104 64 264 "C\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745364010337 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[4..1\] C4..1 " "Converted element name(s) from \"C\[4..1\]\" to \"C4..1\"" {  } { { "CLA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/CLA.bdf" { { 152 672 848 168 "C\[4..1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745364010337 ""}  } { { "CLA.bdf" "" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/CLA.bdf" { { 248 -104 64 264 "C\[0\]" "" } { 152 672 848 168 "C\[4..1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1745364010337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA HA:inst4 " "Elaborating entity \"HA\" for hierarchy \"HA:inst4\"" {  } { { "SCLA.bdf" "inst4" { Schematic "D:/Documents/Git-Repos/INF01058-CircuitosDigitais/LAB04/SCLA/SCLA.bdf" { { 280 264 360 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745364010342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1745364010720 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1745364010904 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745364010904 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1745364010928 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1745364010928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1745364010928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1745364010928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745364010946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 22 20:20:10 2025 " "Processing ended: Tue Apr 22 20:20:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745364010946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745364010946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745364010946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745364010946 ""}
