module fpga_strat(
  input wire clk,
  input wire reset,
  input wire [7:0] user_module__reading_data,
  input wire user_module__reading_valid,
  input wire user_module__output_ready,
  output wire [7:0] user_module__output_data,
  output wire user_module__output_valid,
  output wire user_module__reading_ready
);
  wire [63:0] ____state_4_init[7];
  assign ____state_4_init = '{64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000};
  wire [2:0] literal_3256[5];
  assign literal_3256 = '{3'h0, 3'h0, 3'h0, 3'h0, 3'h7};
  wire [63:0] literal_3382[7];
  assign literal_3382 = '{64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000};
  reg [3:0] ____state_5;
  reg [3:0] ____state_8;
  reg [3:0] ____state_0;
  reg [63:0] ____state_4[7];
  reg ____state_6;
  reg [63:0] ____state_1;
  reg [63:0] ____state_2;
  reg [63:0] ____state_3;
  reg [63:0] ____state_7;
  reg [63:0] ____state_9;
  wire eq_3156;
  wire or_reduce_3157;
  wire nor_3174;
  wire [63:0] array_index_3175;
  wire eq_3177;
  wire [3:0] new_count__1;
  wire or_3193;
  wire [3:0] new_count__3;
  wire and_3199;
  wire eq_3186;
  wire eq_3221;
  wire eq_3222;
  wire eq_3204;
  wire eq_3203;
  wire eq_3201;
  wire ne_3224;
  wire eq_3198;
  wire eq_3225;
  wire eq_3226;
  wire eq_3202;
  wire eq_3165;
  wire and_3230;
  wire nor_3183;
  wire and_3259;
  wire or_3553;
  wire [3:0] new_count;
  wire and_3271;
  wire and_3272;
  wire and_3337;
  wire p0_stage_done;
  wire and_3317;
  wire and_3318;
  wire and_3319;
  wire nor_3330;
  wire and_3320;
  wire and_3321;
  wire and_3322;
  wire nor_3331;
  wire and_3323;
  wire and_3324;
  wire and_3336;
  wire and_3325;
  wire and_3326;
  wire and_3327;
  wire nor_3332;
  wire nor_3333;
  wire nor_3334;
  wire and_3335;
  wire and_3339;
  wire [63:0] array_index_3251;
  wire [63:0] new_first;
  wire [63:0] new_second;
  wire [63:0] array_index_3248;
  wire [3:0] new_count__8;
  wire nor_3349;
  wire and_3343;
  wire nor_3341;
  wire nor_3350;
  wire and_3344;
  wire and_3353;
  wire and_3329;
  wire and_3352;
  wire and_3345;
  wire and_3346;
  wire and_3347;
  wire and_3351;
  wire [63:0] array_index_3254;
  wire [63:0] array_index_3249;
  wire [63:0] array_index_3250;
  wire [63:0] array_index_3253;
  wire [63:0] new_third;
  wire [15:0] E_TYPE;
  wire [3:0] new_count__2;
  wire [20:0] concat_3449;
  wire [3:0] new_count__5;
  wire [3:0] new_count__4;
  wire [1:0] concat_3455;
  wire [1:0] concat_3461;
  wire [1:0] concat_3467;
  wire [4:0] concat_3483;
  wire [63:0] array_3383[7];
  wire [63:0] new_regs__4[7];
  wire [63:0] array_3372[7];
  wire [63:0] new_regs__1[7];
  wire [4:0] concat_3277;
  wire [20:0] concat_3511;
  wire [63:0] new_output__9;
  wire [63:0] new_output__10;
  wire [63:0] new_output__8;
  wire [63:0] new_output__7;
  wire [63:0] new_output__6;
  wire [63:0] new_output__3;
  wire [63:0] new_output__4;
  wire [63:0] new_output__5;
  wire [63:0] new_output__1;
  wire [63:0] new_output__2;
  wire [63:0] new_output;
  wire [1:0] concat_3517;
  wire [3:0] new_delay__9;
  wire [7:0] output_out;
  wire [3:0] one_hot_sel_3450;
  wire and_3528;
  wire [63:0] one_hot_sel_3456;
  wire [63:0] one_hot_sel_3462;
  wire [63:0] one_hot_sel_3468;
  wire [63:0] one_hot_sel_3484[7];
  wire and_3540;
  wire [3:0] one_hot_sel_3355;
  wire nor_3356;
  wire [63:0] one_hot_sel_3512;
  wire and_3545;
  wire [3:0] one_hot_sel_3518;
  wire [63:0] new_order;
  wire and_3550;
  assign eq_3156 = ____state_8 == 4'h7;
  assign or_reduce_3157 = |____state_5[3:1];
  assign nor_3174 = ~(or_reduce_3157 | ____state_5[0]);
  assign array_index_3175 = ____state_4[3'h5];
  assign eq_3177 = ____state_0 == 4'h8;
  assign new_count__1 = 4'h1;
  assign or_3193 = ~eq_3156 | nor_3174;
  assign new_count__3 = 4'h1;
  assign and_3199 = eq_3177 & eq_3156;
  assign eq_3186 = ____state_5 == new_count__1;
  assign eq_3221 = ____state_1[55:0] == 56'h55_5555_5555_5555;
  assign eq_3222 = user_module__reading_data == 8'h5d;
  assign eq_3204 = ____state_0 == 4'h2;
  assign eq_3203 = ____state_0 == 4'h4;
  assign eq_3201 = ____state_0 == 4'h5;
  assign ne_3224 = array_index_3175[15:8] != 8'h04;
  assign eq_3198 = ____state_0 == 4'h7;
  assign eq_3225 = ____state_0 == 4'h0;
  assign eq_3226 = ____state_0 == new_count__3;
  assign eq_3202 = ____state_0 == 4'h3;
  assign eq_3165 = ____state_0 == 4'h6;
  assign and_3230 = and_3199 & (or_reduce_3157 | ____state_5[0]);
  assign nor_3183 = ~(____state_5[2] | ____state_5[3]);
  assign and_3259 = eq_3201 & ~or_3193;
  assign or_3553 = eq_3225 | eq_3226 | eq_3204 | eq_3202 | eq_3203 | eq_3201 | eq_3165 | eq_3198 | eq_3177 | ~eq_3156;
  assign new_count = 4'h1;
  assign and_3271 = eq_3201 & eq_3156;
  assign and_3272 = and_3230 & ~eq_3186;
  assign and_3337 = eq_3225 & eq_3156 & eq_3221 & eq_3222;
  assign p0_stage_done = user_module__reading_valid & user_module__output_ready;
  assign and_3317 = eq_3225 & ~(eq_3156 & eq_3221 & eq_3222);
  assign and_3318 = eq_3226 & ~or_3193;
  assign and_3319 = eq_3226 & or_3193;
  assign nor_3330 = ~(~eq_3204 | eq_3156);
  assign and_3320 = eq_3204 & eq_3156;
  assign and_3321 = eq_3202 & ~or_3193;
  assign and_3322 = eq_3202 & or_3193;
  assign nor_3331 = ~(~eq_3203 | eq_3156);
  assign and_3323 = eq_3203 & eq_3156;
  assign and_3324 = eq_3201 & or_3193;
  assign and_3336 = eq_3165 & eq_3156 & or_reduce_3157;
  assign and_3325 = eq_3165 & ~(eq_3156 & or_reduce_3157);
  assign and_3326 = and_3259 & ~ne_3224;
  assign and_3327 = and_3259 & ne_3224;
  assign nor_3332 = ~(~eq_3198 | eq_3156);
  assign nor_3333 = ~(~eq_3177 | eq_3156);
  assign nor_3334 = ~(~eq_3198 | ~eq_3156 | ____state_6);
  assign and_3335 = eq_3198 & eq_3156 & ____state_6;
  assign and_3339 = eq_3202 & eq_3156;
  assign array_index_3251 = ____state_4[3'h6];
  assign new_first = {____state_1[55:0], user_module__reading_data};
  assign new_second = {____state_2[55:0], ____state_1[63:56]};
  assign array_index_3248 = ____state_4[3'h3];
  assign new_count__8 = ____state_5 + new_count;
  assign nor_3349 = ~(____state_0 > 4'h4 | eq_3156);
  assign and_3343 = ____state_0 < 4'h5 & eq_3156;
  assign nor_3341 = ~(~eq_3201 | eq_3156);
  assign nor_3350 = ~(~eq_3165 | eq_3156);
  assign and_3344 = and_3271 & nor_3174;
  assign and_3353 = eq_3165 & eq_3156 & nor_3174;
  assign and_3329 = ____state_0 > 4'h5 & ~eq_3165 & ~eq_3198 & ~eq_3177 & ~eq_3156;
  assign and_3352 = eq_3165 & eq_3156 & eq_3186;
  assign and_3345 = and_3199 & nor_3174;
  assign and_3346 = and_3230 & eq_3186;
  assign and_3347 = and_3272 & ____state_5 == 4'h2;
  assign and_3351 = and_3272 & ____state_5 == 4'h3;
  assign array_index_3254 = ____state_4[3'h4];
  assign array_index_3249 = ____state_4[3'h0];
  assign array_index_3250 = ____state_4[3'h1];
  assign array_index_3253 = ____state_4[3'h2];
  assign new_third = {____state_3[55:0], ____state_2[63:56]};
  assign E_TYPE = 16'h0800;
  assign new_count__2 = 4'h1;
  assign concat_3449 = {and_3337 & p0_stage_done, and_3317 & p0_stage_done, and_3318 & p0_stage_done, and_3319 & p0_stage_done, nor_3330 & p0_stage_done, and_3320 & p0_stage_done, and_3321 & p0_stage_done, and_3322 & p0_stage_done, nor_3331 & p0_stage_done, and_3323 & p0_stage_done, and_3324 & p0_stage_done, and_3336 & p0_stage_done, and_3325 & p0_stage_done, and_3326 & p0_stage_done, and_3327 & p0_stage_done, nor_3332 & p0_stage_done, ~or_3553 & p0_stage_done, nor_3333 & p0_stage_done, and_3199 & p0_stage_done, nor_3334 & p0_stage_done, and_3335 & p0_stage_done};
  assign new_count__5 = 4'h1;
  assign new_count__4 = 4'h1;
  assign concat_3455 = {~or_3553 & p0_stage_done, or_3553 & p0_stage_done};
  assign concat_3461 = {~or_3553 & p0_stage_done, or_3553 & p0_stage_done};
  assign concat_3467 = {~or_3553 & p0_stage_done, or_3553 & p0_stage_done};
  assign concat_3483 = {and_3320 & p0_stage_done, and_3339 & p0_stage_done, and_3323 & p0_stage_done, ~or_3553 & p0_stage_done, and_3271 & p0_stage_done};
  assign array_3383[0] = array_index_3249;
  assign array_3383[1] = array_index_3250;
  assign array_3383[2] = array_index_3253;
  assign array_3383[3] = array_index_3248;
  assign array_3383[4] = array_index_3254;
  assign array_3383[5] = array_index_3175;
  assign array_3383[6] = nor_3174 ? new_first : array_index_3251;
  assign new_regs__4[0] = array_index_3249;
  assign new_regs__4[1] = array_index_3250;
  assign new_regs__4[2] = array_index_3253;
  assign new_regs__4[3] = array_index_3248;
  assign new_regs__4[4] = new_second;
  assign new_regs__4[5] = new_first;
  assign new_regs__4[6] = array_index_3251;
  assign array_3372[0] = array_index_3249;
  assign array_3372[1] = array_index_3250;
  assign array_3372[2] = array_index_3253;
  assign array_3372[3] = nor_3174 ? array_index_3248 : new_second;
  assign array_3372[4] = array_index_3254;
  assign array_3372[5] = array_index_3175;
  assign array_3372[6] = array_index_3251;
  assign new_regs__1[0] = new_third;
  assign new_regs__1[1] = new_second;
  assign new_regs__1[2] = new_first;
  assign new_regs__1[3] = array_index_3248;
  assign new_regs__1[4] = array_index_3254;
  assign new_regs__1[5] = array_index_3175;
  assign new_regs__1[6] = array_index_3251;
  assign concat_3277 = {eq_3226, eq_3201 | eq_3202, eq_3165, eq_3198 | eq_3203 | eq_3204, eq_3177};
  assign concat_3511 = {nor_3349 & p0_stage_done, and_3343 & p0_stage_done, nor_3341 & p0_stage_done, nor_3350 & p0_stage_done, and_3344 & p0_stage_done, nor_3332 & p0_stage_done, and_3353 & p0_stage_done, and_3326 & p0_stage_done, and_3327 & p0_stage_done, and_3329 & p0_stage_done, ~or_3553 & p0_stage_done, nor_3333 & p0_stage_done, nor_3334 & p0_stage_done, and_3335 & p0_stage_done, and_3336 & p0_stage_done, and_3352 & p0_stage_done, and_3345 & p0_stage_done, and_3346 & p0_stage_done, and_3347 & p0_stage_done, ~(eq_3225 | eq_3226 | eq_3204 | eq_3202 | eq_3203 | eq_3201 | eq_3165 | eq_3198 | ~eq_3177 | ~eq_3156 | nor_3183) & p0_stage_done, and_3351 & p0_stage_done};
  assign new_output__9 = {array_index_3175[63:24], array_index_3251[23:0]};
  assign new_output__10 = {array_index_3251[55:24], 32'h0000_0000};
  assign new_output__8 = {____state_9[63:8], array_index_3175[23:16]};
  assign new_output__7 = {56'h00_0000_0000_0002, ____state_9[7:0]};
  assign new_output__6 = {array_index_3254[63:48], array_index_3175[7:0], 40'h00_0000_0100};
  assign new_output__3 = {array_index_3249[47:16], E_TYPE, array_index_3250[47:32]};
  assign new_output__4 = {array_index_3250[63:56], array_index_3253[55:0]};
  assign new_output__5 = {array_index_3253[63:48], array_index_3248[7:0], array_index_3254[39:24], 16'h0101, array_index_3254[47:40]};
  assign new_output__1 = 64'h5555_5555_5555_555d;
  assign new_output__2 = {array_index_3249[63:48], array_index_3250[31:0], array_index_3249[15:0]};
  assign new_output =  {____state_7[55:0], 8'h00};
  assign concat_3517 = {~eq_3156 & p0_stage_done, eq_3156 & p0_stage_done};
  assign new_delay__9 = ____state_8 + new_count__2;
  assign output_out =  ____state_7[63:56];
  assign one_hot_sel_3450 = 4'h8 & {4{concat_3449[0]}} | 4'hf & {4{concat_3449[1]}} | {1'h1, literal_3256[____state_5 > 4'h4 ? 3'h4 : ____state_5[2:0]]} & {4{concat_3449[2]}} | 4'h8 & {4{concat_3449[3]}} | 4'h0 & {4{concat_3449[4]}} | 4'h7 & {4{concat_3449[5]}} | 4'hf & {4{concat_3449[6]}} | 4'h6 & {4{concat_3449[7]}} | 4'h6 & {4{concat_3449[8]}} | 4'h7 & {4{concat_3449[9]}} | 4'h5 & {4{concat_3449[10]}} | 4'h5 & {4{concat_3449[11]}} | 4'h4 & {4{concat_3449[12]}} | 4'h3 & {4{concat_3449[13]}} | 4'h4 & {4{concat_3449[14]}} | 4'h3 & {4{concat_3449[15]}} | 4'h2 & {4{concat_3449[16]}} | new_count__5 & {4{concat_3449[17]}} | 4'h2 & {4{concat_3449[18]}} | 4'h0 & {4{concat_3449[19]}} | new_count__4 & {4{concat_3449[20]}};
  assign and_3528 = (and_3199 | and_3317 | and_3318 | and_3319 | and_3320 | and_3321 | and_3322 | and_3323 | and_3324 | and_3325 | and_3326 | and_3327 | ~or_3553 | nor_3330 | nor_3331 | nor_3332 | nor_3333 | nor_3334 | and_3335 | and_3336 | and_3337) & p0_stage_done;
  assign one_hot_sel_3456 = new_first & {64{concat_3455[0]}} | 64'h0000_0000_0000_0000 & {64{concat_3455[1]}};
  assign one_hot_sel_3462 = new_second & {64{concat_3461[0]}} | 64'h0000_0000_0000_0000 & {64{concat_3461[1]}};
  assign one_hot_sel_3468 = new_third & {64{concat_3467[0]}} | 64'h0000_0000_0000_0000 & {64{concat_3467[1]}};
  assign one_hot_sel_3484[0] = array_3383[0] & {64{concat_3483[0]}} | literal_3382[0] & {64{concat_3483[1]}} | new_regs__4[0] & {64{concat_3483[2]}} | array_3372[0] & {64{concat_3483[3]}} | new_regs__1[0] & {64{concat_3483[4]}};
  assign one_hot_sel_3484[1] = array_3383[1] & {64{concat_3483[0]}} | literal_3382[1] & {64{concat_3483[1]}} | new_regs__4[1] & {64{concat_3483[2]}} | array_3372[1] & {64{concat_3483[3]}} | new_regs__1[1] & {64{concat_3483[4]}};
  assign one_hot_sel_3484[2] = array_3383[2] & {64{concat_3483[0]}} | literal_3382[2] & {64{concat_3483[1]}} | new_regs__4[2] & {64{concat_3483[2]}} | array_3372[2] & {64{concat_3483[3]}} | new_regs__1[2] & {64{concat_3483[4]}};
  assign one_hot_sel_3484[3] = array_3383[3] & {64{concat_3483[0]}} | literal_3382[3] & {64{concat_3483[1]}} | new_regs__4[3] & {64{concat_3483[2]}} | array_3372[3] & {64{concat_3483[3]}} | new_regs__1[3] & {64{concat_3483[4]}};
  assign one_hot_sel_3484[4] = array_3383[4] & {64{concat_3483[0]}} | literal_3382[4] & {64{concat_3483[1]}} | new_regs__4[4] & {64{concat_3483[2]}} | array_3372[4] & {64{concat_3483[3]}} | new_regs__1[4] & {64{concat_3483[4]}};
  assign one_hot_sel_3484[5] = array_3383[5] & {64{concat_3483[0]}} | literal_3382[5] & {64{concat_3483[1]}} | new_regs__4[5] & {64{concat_3483[2]}} | array_3372[5] & {64{concat_3483[3]}} | new_regs__1[5] & {64{concat_3483[4]}};
  assign one_hot_sel_3484[6] = array_3383[6] & {64{concat_3483[0]}} | literal_3382[6] & {64{concat_3483[1]}} | new_regs__4[6] & {64{concat_3483[2]}} | array_3372[6] & {64{concat_3483[3]}} | new_regs__1[6] & {64{concat_3483[4]}};
  assign and_3540 = (and_3271 | and_3320 | and_3323 | ~or_3553 | and_3339) & p0_stage_done;
  assign one_hot_sel_3355 = (eq_3156 ? new_count__8 & {4{nor_3183}} : ____state_5) & {4{concat_3277[0]}} | ____state_5 & {4{~eq_3156}} & {4{concat_3277[1]}} | (eq_3156 ? new_count__8 & {4{____state_5[3:1] == 3'h0}} : ____state_5) & {4{concat_3277[2]}} | (eq_3156 ? new_count__8 & {4{nor_3174}} : ____state_5) & {4{concat_3277[3]}} | (eq_3156 ? {3'h0, nor_3174} : ____state_5) & {4{concat_3277[4]}};
  assign nor_3356 = ~(eq_3225 | ~(~eq_3165 | ~eq_3156 | nor_3174 ? ____state_6 : ~(eq_3186 & ~____state_6)));
  assign one_hot_sel_3512 = new_output__9 & {64{concat_3511[0]}} | new_output__10 & {64{concat_3511[1]}} | new_output__8 & {64{concat_3511[2]}} | new_output__7 & {64{concat_3511[3]}} | new_output__6 & {64{concat_3511[4]}} | new_output__3 & {64{concat_3511[5]}} | new_output__4 & {64{concat_3511[6]}} | new_output__5 & {64{concat_3511[7]}} | 64'h0000_0000_0000_0000 & {64{concat_3511[8]}} | new_output & {64{concat_3511[9]}} | 64'h0000_0000_0000_0000 & {64{concat_3511[10]}} | new_output & {64{concat_3511[11]}} | 64'h0888_8888_8888_8888 & {64{concat_3511[12]}} | new_output__1 & {64{concat_3511[13]}} | new_output__2 & {64{concat_3511[14]}} | new_output & {64{concat_3511[15]}} | 64'h0000_0000_0000_0000 & {64{concat_3511[16]}} | new_output & {64{concat_3511[17]}} | new_output & {64{concat_3511[18]}} | 64'h0000_0000_0000_0000 & {64{concat_3511[19]}} | new_output & {64{concat_3511[20]}};
  assign and_3545 = (and_3326 | and_3327 | ~or_3553 | and_3329 | nor_3332 | nor_3333 | nor_3334 | and_3335 | and_3336 | nor_3341 | and_3343 | and_3344 | and_3345 | and_3346 | and_3347 | ~(eq_3225 | eq_3226 | eq_3204 | eq_3202 | eq_3203 | eq_3201 | eq_3165 | eq_3198 | ~eq_3177 | ~eq_3156 | nor_3183) | nor_3349 | nor_3350 | and_3351 | and_3352 | and_3353) & p0_stage_done;
  assign one_hot_sel_3518 = 4'h0 & {4{concat_3517[0]}} | new_delay__9 & {4{concat_3517[1]}};
  assign new_order = ____state_9 + 64'h0000_0000_0000_0001;
  assign and_3550 = ~(eq_3225 | eq_3226 | eq_3204 | eq_3202 | eq_3203 | eq_3201 | eq_3165 | eq_3198 | ~eq_3177 | ~eq_3156 | nor_3183) & p0_stage_done;
  always_ff @ (posedge clk) begin
    if (reset) begin
      ____state_5 <= 4'h0;
      ____state_8 <= 4'h0;
      ____state_0 <= 4'h0;
      ____state_4 <= ____state_4_init;
      ____state_6 <= 1'h0;
      ____state_1 <= 64'h0000_0000_0000_0000;
      ____state_2 <= 64'h0000_0000_0000_0000;
      ____state_3 <= 64'h0000_0000_0000_0000;
      ____state_7 <= 64'h0000_0000_0000_0000;
      ____state_9 <= 64'h0000_0000_0000_0000;
    end else begin
      ____state_5 <= p0_stage_done ? one_hot_sel_3355 : ____state_5;
      ____state_8 <= p0_stage_done ? one_hot_sel_3518 : ____state_8;
      ____state_0 <= and_3528 ? one_hot_sel_3450 : ____state_0;
      ____state_4 <= and_3540 ? one_hot_sel_3484 : ____state_4;
      ____state_6 <= p0_stage_done ? nor_3356 : ____state_6;
      ____state_1 <= p0_stage_done ? one_hot_sel_3456 : ____state_1;
      ____state_2 <= p0_stage_done ? one_hot_sel_3462 : ____state_2;
      ____state_3 <= p0_stage_done ? one_hot_sel_3468 : ____state_3;
      ____state_7 <= and_3545 ? one_hot_sel_3512 : ____state_7;
      ____state_9 <= and_3550 ? new_order : ____state_9;
    end
  end
  assign user_module__output_data = output_out;
  assign user_module__output_valid = user_module__reading_valid;
  assign user_module__reading_ready = p0_stage_done;
endmodule
