Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Wed Dec 18 15:17:42 2019
| Host         : DESKTOP-BDU1R06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file opgave_8_timing_summary_routed.rpt -pb opgave_8_timing_summary_routed.pb -rpx opgave_8_timing_summary_routed.rpx -warn_on_violation
| Design       : opgave_8
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 416 register/latch pins with no clock driven by root clock pin: Clk250Hz_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Clk25MHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1213 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.795        0.000                      0                  258        0.129        0.000                      0                  258        4.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.795        0.000                      0                  258        0.129        0.000                      0                  258        4.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 Scorebord_invoegen/TellerScoreBord_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerScoreBord_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 0.938ns (16.414%)  route 4.777ns (83.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Scorebord_invoegen/TellerScoreBord_reg[11]/Q
                         net (fo=25, routed)          2.529     8.296    Scorebord_invoegen/TellerScoreBord_reg_n_0_[11]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.150     8.446 r  Scorebord_invoegen/TellerScoreBord[31]_i_8/O
                         net (fo=1, routed)           0.802     9.248    Scorebord_invoegen/TellerScoreBord[31]_i_8_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.332     9.580 r  Scorebord_invoegen/TellerScoreBord[31]_i_1/O
                         net (fo=32, routed)          1.446    11.026    Scorebord_invoegen/TellerScoreBord[31]_i_1_n_0
    SLICE_X4Y104         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.587    15.009    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[25]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y104         FDRE (Setup_fdre_C_R)       -0.429    14.821    Scorebord_invoegen/TellerScoreBord_reg[25]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 Scorebord_invoegen/TellerScoreBord_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerScoreBord_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 0.938ns (16.414%)  route 4.777ns (83.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Scorebord_invoegen/TellerScoreBord_reg[11]/Q
                         net (fo=25, routed)          2.529     8.296    Scorebord_invoegen/TellerScoreBord_reg_n_0_[11]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.150     8.446 r  Scorebord_invoegen/TellerScoreBord[31]_i_8/O
                         net (fo=1, routed)           0.802     9.248    Scorebord_invoegen/TellerScoreBord[31]_i_8_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.332     9.580 r  Scorebord_invoegen/TellerScoreBord[31]_i_1/O
                         net (fo=32, routed)          1.446    11.026    Scorebord_invoegen/TellerScoreBord[31]_i_1_n_0
    SLICE_X4Y104         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.587    15.009    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[26]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y104         FDRE (Setup_fdre_C_R)       -0.429    14.821    Scorebord_invoegen/TellerScoreBord_reg[26]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 Scorebord_invoegen/TellerScoreBord_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerScoreBord_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 0.938ns (16.414%)  route 4.777ns (83.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Scorebord_invoegen/TellerScoreBord_reg[11]/Q
                         net (fo=25, routed)          2.529     8.296    Scorebord_invoegen/TellerScoreBord_reg_n_0_[11]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.150     8.446 r  Scorebord_invoegen/TellerScoreBord[31]_i_8/O
                         net (fo=1, routed)           0.802     9.248    Scorebord_invoegen/TellerScoreBord[31]_i_8_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.332     9.580 r  Scorebord_invoegen/TellerScoreBord[31]_i_1/O
                         net (fo=32, routed)          1.446    11.026    Scorebord_invoegen/TellerScoreBord[31]_i_1_n_0
    SLICE_X4Y104         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.587    15.009    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[27]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y104         FDRE (Setup_fdre_C_R)       -0.429    14.821    Scorebord_invoegen/TellerScoreBord_reg[27]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 Scorebord_invoegen/TellerScoreBord_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerScoreBord_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 0.938ns (16.414%)  route 4.777ns (83.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Scorebord_invoegen/TellerScoreBord_reg[11]/Q
                         net (fo=25, routed)          2.529     8.296    Scorebord_invoegen/TellerScoreBord_reg_n_0_[11]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.150     8.446 r  Scorebord_invoegen/TellerScoreBord[31]_i_8/O
                         net (fo=1, routed)           0.802     9.248    Scorebord_invoegen/TellerScoreBord[31]_i_8_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.332     9.580 r  Scorebord_invoegen/TellerScoreBord[31]_i_1/O
                         net (fo=32, routed)          1.446    11.026    Scorebord_invoegen/TellerScoreBord[31]_i_1_n_0
    SLICE_X4Y104         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.587    15.009    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[28]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y104         FDRE (Setup_fdre_C_R)       -0.429    14.821    Scorebord_invoegen/TellerScoreBord_reg[28]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 Scorebord_invoegen/TellerScoreBord_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerScoreBord_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.938ns (17.100%)  route 4.547ns (82.900%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Scorebord_invoegen/TellerScoreBord_reg[11]/Q
                         net (fo=25, routed)          2.529     8.296    Scorebord_invoegen/TellerScoreBord_reg_n_0_[11]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.150     8.446 r  Scorebord_invoegen/TellerScoreBord[31]_i_8/O
                         net (fo=1, routed)           0.802     9.248    Scorebord_invoegen/TellerScoreBord[31]_i_8_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.332     9.580 r  Scorebord_invoegen/TellerScoreBord[31]_i_1/O
                         net (fo=32, routed)          1.217    10.797    Scorebord_invoegen/TellerScoreBord[31]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.587    15.009    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[21]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y103         FDRE (Setup_fdre_C_R)       -0.429    14.821    Scorebord_invoegen/TellerScoreBord_reg[21]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 Scorebord_invoegen/TellerScoreBord_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerScoreBord_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.938ns (17.100%)  route 4.547ns (82.900%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Scorebord_invoegen/TellerScoreBord_reg[11]/Q
                         net (fo=25, routed)          2.529     8.296    Scorebord_invoegen/TellerScoreBord_reg_n_0_[11]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.150     8.446 r  Scorebord_invoegen/TellerScoreBord[31]_i_8/O
                         net (fo=1, routed)           0.802     9.248    Scorebord_invoegen/TellerScoreBord[31]_i_8_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.332     9.580 r  Scorebord_invoegen/TellerScoreBord[31]_i_1/O
                         net (fo=32, routed)          1.217    10.797    Scorebord_invoegen/TellerScoreBord[31]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.587    15.009    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[22]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y103         FDRE (Setup_fdre_C_R)       -0.429    14.821    Scorebord_invoegen/TellerScoreBord_reg[22]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 Scorebord_invoegen/TellerScoreBord_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerScoreBord_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.938ns (17.100%)  route 4.547ns (82.900%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Scorebord_invoegen/TellerScoreBord_reg[11]/Q
                         net (fo=25, routed)          2.529     8.296    Scorebord_invoegen/TellerScoreBord_reg_n_0_[11]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.150     8.446 r  Scorebord_invoegen/TellerScoreBord[31]_i_8/O
                         net (fo=1, routed)           0.802     9.248    Scorebord_invoegen/TellerScoreBord[31]_i_8_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.332     9.580 r  Scorebord_invoegen/TellerScoreBord[31]_i_1/O
                         net (fo=32, routed)          1.217    10.797    Scorebord_invoegen/TellerScoreBord[31]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.587    15.009    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[23]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y103         FDRE (Setup_fdre_C_R)       -0.429    14.821    Scorebord_invoegen/TellerScoreBord_reg[23]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 Scorebord_invoegen/TellerScoreBord_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerScoreBord_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.938ns (17.100%)  route 4.547ns (82.900%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Scorebord_invoegen/TellerScoreBord_reg[11]/Q
                         net (fo=25, routed)          2.529     8.296    Scorebord_invoegen/TellerScoreBord_reg_n_0_[11]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.150     8.446 r  Scorebord_invoegen/TellerScoreBord[31]_i_8/O
                         net (fo=1, routed)           0.802     9.248    Scorebord_invoegen/TellerScoreBord[31]_i_8_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.332     9.580 r  Scorebord_invoegen/TellerScoreBord[31]_i_1/O
                         net (fo=32, routed)          1.217    10.797    Scorebord_invoegen/TellerScoreBord[31]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.587    15.009    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[24]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y103         FDRE (Setup_fdre_C_R)       -0.429    14.821    Scorebord_invoegen/TellerScoreBord_reg[24]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 Scorebord_invoegen/TellerScoreBord_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerScoreBord_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.938ns (17.128%)  route 4.538ns (82.872%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Scorebord_invoegen/TellerScoreBord_reg[11]/Q
                         net (fo=25, routed)          2.529     8.296    Scorebord_invoegen/TellerScoreBord_reg_n_0_[11]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.150     8.446 r  Scorebord_invoegen/TellerScoreBord[31]_i_8/O
                         net (fo=1, routed)           0.802     9.248    Scorebord_invoegen/TellerScoreBord[31]_i_8_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.332     9.580 r  Scorebord_invoegen/TellerScoreBord[31]_i_1/O
                         net (fo=32, routed)          1.208    10.788    Scorebord_invoegen/TellerScoreBord[31]_i_1_n_0
    SLICE_X4Y105         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.587    15.009    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[29]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y105         FDRE (Setup_fdre_C_R)       -0.429    14.821    Scorebord_invoegen/TellerScoreBord_reg[29]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 Scorebord_invoegen/TellerScoreBord_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerScoreBord_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.938ns (17.128%)  route 4.538ns (82.872%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.709     5.311    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Scorebord_invoegen/TellerScoreBord_reg[11]/Q
                         net (fo=25, routed)          2.529     8.296    Scorebord_invoegen/TellerScoreBord_reg_n_0_[11]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.150     8.446 r  Scorebord_invoegen/TellerScoreBord[31]_i_8/O
                         net (fo=1, routed)           0.802     9.248    Scorebord_invoegen/TellerScoreBord[31]_i_8_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.332     9.580 r  Scorebord_invoegen/TellerScoreBord[31]_i_1/O
                         net (fo=32, routed)          1.208    10.788    Scorebord_invoegen/TellerScoreBord[31]_i_1_n_0
    SLICE_X4Y105         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.587    15.009    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[30]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y105         FDRE (Setup_fdre_C_R)       -0.429    14.821    Scorebord_invoegen/TellerScoreBord_reg[30]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  4.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Scorebord_invoegen/TellerVerliezerWinner_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerVerliezerWinner_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.355ns (70.891%)  route 0.146ns (29.109%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.605     1.524    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  Scorebord_invoegen/TellerVerliezerWinner_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Scorebord_invoegen/TellerVerliezerWinner_reg[23]/Q
                         net (fo=4, routed)           0.145     1.810    Scorebord_invoegen/TellerVerliezerWinner_reg_n_0_[23]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.970 r  Scorebord_invoegen/TellerVerliezerWinner_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    Scorebord_invoegen/TellerVerliezerWinner_reg[24]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.025 r  Scorebord_invoegen/TellerVerliezerWinner_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    Scorebord_invoegen/TellerVerliezerWinner_reg[28]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  Scorebord_invoegen/TellerVerliezerWinner_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  Scorebord_invoegen/TellerVerliezerWinner_reg[25]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    Scorebord_invoegen/TellerVerliezerWinner_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Scorebord_invoegen/TellerScoreBord_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerScoreBord_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.355ns (70.790%)  route 0.146ns (29.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Scorebord_invoegen/TellerScoreBord_reg[7]/Q
                         net (fo=25, routed)          0.146     1.810    Scorebord_invoegen/TellerScoreBord_reg_n_0_[7]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.970 r  Scorebord_invoegen/TellerScoreBord_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    Scorebord_invoegen/TellerScoreBord_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.025 r  Scorebord_invoegen/TellerScoreBord_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    Scorebord_invoegen/data0[9]
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.034    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[9]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Scorebord_invoegen/TellerScoreBord_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Scorebord_invoegen/TellerVerliezerWinner_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerVerliezerWinner_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.366ns (71.517%)  route 0.146ns (28.483%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.605     1.524    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  Scorebord_invoegen/TellerVerliezerWinner_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Scorebord_invoegen/TellerVerliezerWinner_reg[23]/Q
                         net (fo=4, routed)           0.145     1.810    Scorebord_invoegen/TellerVerliezerWinner_reg_n_0_[23]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.970 r  Scorebord_invoegen/TellerVerliezerWinner_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    Scorebord_invoegen/TellerVerliezerWinner_reg[24]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.036 r  Scorebord_invoegen/TellerVerliezerWinner_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    Scorebord_invoegen/TellerVerliezerWinner_reg[28]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  Scorebord_invoegen/TellerVerliezerWinner_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  Scorebord_invoegen/TellerVerliezerWinner_reg[27]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    Scorebord_invoegen/TellerVerliezerWinner_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Scorebord_invoegen/TellerScoreBord_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerScoreBord_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.366ns (71.417%)  route 0.146ns (28.583%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Scorebord_invoegen/TellerScoreBord_reg[7]/Q
                         net (fo=25, routed)          0.146     1.810    Scorebord_invoegen/TellerScoreBord_reg_n_0_[7]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.970 r  Scorebord_invoegen/TellerScoreBord_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    Scorebord_invoegen/TellerScoreBord_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.036 r  Scorebord_invoegen/TellerScoreBord_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    Scorebord_invoegen/data0[11]
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.034    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[11]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Scorebord_invoegen/TellerScoreBord_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Scorebord_invoegen/TellerVerliezerWinner_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerVerliezerWinner_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.844%)  route 0.146ns (27.156%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.605     1.524    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  Scorebord_invoegen/TellerVerliezerWinner_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Scorebord_invoegen/TellerVerliezerWinner_reg[23]/Q
                         net (fo=4, routed)           0.145     1.810    Scorebord_invoegen/TellerVerliezerWinner_reg_n_0_[23]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.970 r  Scorebord_invoegen/TellerVerliezerWinner_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    Scorebord_invoegen/TellerVerliezerWinner_reg[24]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.061 r  Scorebord_invoegen/TellerVerliezerWinner_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.061    Scorebord_invoegen/TellerVerliezerWinner_reg[28]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  Scorebord_invoegen/TellerVerliezerWinner_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  Scorebord_invoegen/TellerVerliezerWinner_reg[26]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    Scorebord_invoegen/TellerVerliezerWinner_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Scorebord_invoegen/TellerVerliezerWinner_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerVerliezerWinner_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.844%)  route 0.146ns (27.156%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.605     1.524    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  Scorebord_invoegen/TellerVerliezerWinner_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Scorebord_invoegen/TellerVerliezerWinner_reg[23]/Q
                         net (fo=4, routed)           0.145     1.810    Scorebord_invoegen/TellerVerliezerWinner_reg_n_0_[23]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.970 r  Scorebord_invoegen/TellerVerliezerWinner_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    Scorebord_invoegen/TellerVerliezerWinner_reg[24]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.061 r  Scorebord_invoegen/TellerVerliezerWinner_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.061    Scorebord_invoegen/TellerVerliezerWinner_reg[28]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  Scorebord_invoegen/TellerVerliezerWinner_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  Scorebord_invoegen/TellerVerliezerWinner_reg[28]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    Scorebord_invoegen/TellerVerliezerWinner_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Scorebord_invoegen/TellerScoreBord_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerScoreBord_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.746%)  route 0.146ns (27.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Scorebord_invoegen/TellerScoreBord_reg[7]/Q
                         net (fo=25, routed)          0.146     1.810    Scorebord_invoegen/TellerScoreBord_reg_n_0_[7]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.970 r  Scorebord_invoegen/TellerScoreBord_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    Scorebord_invoegen/TellerScoreBord_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.061 r  Scorebord_invoegen/TellerScoreBord_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.061    Scorebord_invoegen/data0[10]
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.034    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[10]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Scorebord_invoegen/TellerScoreBord_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Scorebord_invoegen/TellerScoreBord_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerScoreBord_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.746%)  route 0.146ns (27.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Scorebord_invoegen/TellerScoreBord_reg[7]/Q
                         net (fo=25, routed)          0.146     1.810    Scorebord_invoegen/TellerScoreBord_reg_n_0_[7]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.970 r  Scorebord_invoegen/TellerScoreBord_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    Scorebord_invoegen/TellerScoreBord_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.061 r  Scorebord_invoegen/TellerScoreBord_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.061    Scorebord_invoegen/data0[12]
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.034    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Scorebord_invoegen/TellerScoreBord_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Scorebord_invoegen/TellerVerliezerWinner_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerVerliezerWinner_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.394ns (72.995%)  route 0.146ns (27.005%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.605     1.524    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  Scorebord_invoegen/TellerVerliezerWinner_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Scorebord_invoegen/TellerVerliezerWinner_reg[23]/Q
                         net (fo=4, routed)           0.145     1.810    Scorebord_invoegen/TellerVerliezerWinner_reg_n_0_[23]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.970 r  Scorebord_invoegen/TellerVerliezerWinner_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    Scorebord_invoegen/TellerVerliezerWinner_reg[24]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.010 r  Scorebord_invoegen/TellerVerliezerWinner_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.010    Scorebord_invoegen/TellerVerliezerWinner_reg[28]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.064 r  Scorebord_invoegen/TellerVerliezerWinner_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.064    Scorebord_invoegen/TellerVerliezerWinner_reg[31]_i_2_n_7
    SLICE_X0Y101         FDRE                                         r  Scorebord_invoegen/TellerVerliezerWinner_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  Scorebord_invoegen/TellerVerliezerWinner_reg[29]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    Scorebord_invoegen/TellerVerliezerWinner_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Scorebord_invoegen/TellerScoreBord_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scorebord_invoegen/TellerScoreBord_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.394ns (72.898%)  route 0.146ns (27.102%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Scorebord_invoegen/TellerScoreBord_reg[7]/Q
                         net (fo=25, routed)          0.146     1.810    Scorebord_invoegen/TellerScoreBord_reg_n_0_[7]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.970 r  Scorebord_invoegen/TellerScoreBord_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    Scorebord_invoegen/TellerScoreBord_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.010 r  Scorebord_invoegen/TellerScoreBord_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.010    Scorebord_invoegen/TellerScoreBord_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.064 r  Scorebord_invoegen/TellerScoreBord_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.064    Scorebord_invoegen/data0[13]
    SLICE_X4Y101         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk100MHz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.034    Scorebord_invoegen/Clk100MHz_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  Scorebord_invoegen/TellerScoreBord_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    Scorebord_invoegen/TellerScoreBord_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    Scorebord_invoegen/TellerScoreBord_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    Scorebord_invoegen/TellerScoreBord_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    Scorebord_invoegen/TellerScoreBord_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    Scorebord_invoegen/TellerScoreBord_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    Scorebord_invoegen/TellerScoreBord_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    Scorebord_invoegen/TellerScoreBord_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102    Scorebord_invoegen/TellerScoreBord_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102    Scorebord_invoegen/TellerScoreBord_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102    Scorebord_invoegen/TellerScoreBord_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    Teller25MHz_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    Teller25MHz_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    Teller25MHz_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    Teller25MHz_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    Scorebord_invoegen/TellerScoreBord_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    Scorebord_invoegen/TellerScoreBord_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    Scorebord_invoegen/TellerScoreBord_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    Scorebord_invoegen/TellerScoreBord_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    Scorebord_invoegen/TellerScoreBord_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    Scorebord_invoegen/TellerScoreBord_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    Teller25MHz_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    Teller25MHz_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    Teller25MHz_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y77    Teller25MHz_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y77    Teller25MHz_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y77    Teller25MHz_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y77    Teller25MHz_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    Teller250Hz_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    Teller250Hz_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y83    Teller250Hz_reg[4]/C



