\hypertarget{group___f_l_a_s_h___half___cycle}{}\section{F\+L\+A\+SH Half Cycle}
\label{group___f_l_a_s_h___half___cycle}\index{F\+L\+A\+S\+H Half Cycle@{F\+L\+A\+S\+H Half Cycle}}


macros to handle F\+L\+A\+SH half cycle  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___f_l_a_s_h___half___cycle_ga65eb4c393cbc94747449b8aab349200a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}()~(F\+L\+A\+SH-\/$>$A\+CR $\vert$= F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+H\+L\+F\+C\+YA)
\begin{DoxyCompactList}\small\item\em Enable the F\+L\+A\+SH half cycle access. \end{DoxyCompactList}\item 
\#define \hyperlink{group___f_l_a_s_h___half___cycle_ga2e0c8e2c00a86896027c0cf1c95fbba1}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}()~(F\+L\+A\+SH-\/$>$A\+CR \&= ($\sim$F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+H\+L\+F\+C\+YA))
\begin{DoxyCompactList}\small\item\em Disable the F\+L\+A\+SH half cycle access. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
macros to handle F\+L\+A\+SH half cycle 



\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___f_l_a_s_h___half___cycle_ga2e0c8e2c00a86896027c0cf1c95fbba1}\label{group___f_l_a_s_h___half___cycle_ga2e0c8e2c00a86896027c0cf1c95fbba1}} 
\index{F\+L\+A\+S\+H Half Cycle@{F\+L\+A\+S\+H Half Cycle}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}!F\+L\+A\+S\+H Half Cycle@{F\+L\+A\+S\+H Half Cycle}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}{\_\_HAL\_FLASH\_HALF\_CYCLE\_ACCESS\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(F\+L\+A\+SH-\/$>$A\+CR \&= ($\sim$F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+H\+L\+F\+C\+YA))}



Disable the F\+L\+A\+SH half cycle access. 

\begin{DoxyNote}{Note}
half cycle access can only be used with a low-\/frequency clock of less than 8 M\+Hz that can be obtained with the use of H\+SI or H\+SE but not of P\+LL. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 208 of file stm32f1xx\+\_\+hal\+\_\+flash.\+h.

\mbox{\Hypertarget{group___f_l_a_s_h___half___cycle_ga65eb4c393cbc94747449b8aab349200a}\label{group___f_l_a_s_h___half___cycle_ga65eb4c393cbc94747449b8aab349200a}} 
\index{F\+L\+A\+S\+H Half Cycle@{F\+L\+A\+S\+H Half Cycle}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}!F\+L\+A\+S\+H Half Cycle@{F\+L\+A\+S\+H Half Cycle}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_FLASH\_HALF\_CYCLE\_ACCESS\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+H\+A\+L\+F\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(F\+L\+A\+SH-\/$>$A\+CR $\vert$= F\+L\+A\+S\+H\+\_\+\+A\+C\+R\+\_\+\+H\+L\+F\+C\+YA)}



Enable the F\+L\+A\+SH half cycle access. 

\begin{DoxyNote}{Note}
half cycle access can only be used with a low-\/frequency clock of less than 8 M\+Hz that can be obtained with the use of H\+SI or H\+SE but not of P\+LL. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 200 of file stm32f1xx\+\_\+hal\+\_\+flash.\+h.

