.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Pin_1__0__MASK, 0x80
.set Pin_1__0__PC, CYREG_PRT0_PC7
.set Pin_1__0__PORT, 0
.set Pin_1__0__SHIFT, 7
.set Pin_1__AG, CYREG_PRT0_AG
.set Pin_1__AMUX, CYREG_PRT0_AMUX
.set Pin_1__BIE, CYREG_PRT0_BIE
.set Pin_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_1__BYP, CYREG_PRT0_BYP
.set Pin_1__CTL, CYREG_PRT0_CTL
.set Pin_1__DM0, CYREG_PRT0_DM0
.set Pin_1__DM1, CYREG_PRT0_DM1
.set Pin_1__DM2, CYREG_PRT0_DM2
.set Pin_1__DR, CYREG_PRT0_DR
.set Pin_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_1__MASK, 0x80
.set Pin_1__PORT, 0
.set Pin_1__PRT, CYREG_PRT0_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_1__PS, CYREG_PRT0_PS
.set Pin_1__SHIFT, 7
.set Pin_1__SLW, CYREG_PRT0_SLW

/* Up_Shift_Air */
.set Up_Shift_Air__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set Up_Shift_Air__0__MASK, 0x02
.set Up_Shift_Air__0__PC, CYREG_PRT4_PC1
.set Up_Shift_Air__0__PORT, 4
.set Up_Shift_Air__0__SHIFT, 1
.set Up_Shift_Air__AG, CYREG_PRT4_AG
.set Up_Shift_Air__AMUX, CYREG_PRT4_AMUX
.set Up_Shift_Air__BIE, CYREG_PRT4_BIE
.set Up_Shift_Air__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Up_Shift_Air__BYP, CYREG_PRT4_BYP
.set Up_Shift_Air__CTL, CYREG_PRT4_CTL
.set Up_Shift_Air__DM0, CYREG_PRT4_DM0
.set Up_Shift_Air__DM1, CYREG_PRT4_DM1
.set Up_Shift_Air__DM2, CYREG_PRT4_DM2
.set Up_Shift_Air__DR, CYREG_PRT4_DR
.set Up_Shift_Air__INP_DIS, CYREG_PRT4_INP_DIS
.set Up_Shift_Air__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Up_Shift_Air__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Up_Shift_Air__LCD_EN, CYREG_PRT4_LCD_EN
.set Up_Shift_Air__MASK, 0x02
.set Up_Shift_Air__PORT, 4
.set Up_Shift_Air__PRT, CYREG_PRT4_PRT
.set Up_Shift_Air__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Up_Shift_Air__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Up_Shift_Air__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Up_Shift_Air__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Up_Shift_Air__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Up_Shift_Air__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Up_Shift_Air__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Up_Shift_Air__PS, CYREG_PRT4_PS
.set Up_Shift_Air__SHIFT, 1
.set Up_Shift_Air__SLW, CYREG_PRT4_SLW

/* Engage_Clutch */
.set Engage_Clutch__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set Engage_Clutch__0__MASK, 0x01
.set Engage_Clutch__0__PC, CYREG_PRT4_PC0
.set Engage_Clutch__0__PORT, 4
.set Engage_Clutch__0__SHIFT, 0
.set Engage_Clutch__AG, CYREG_PRT4_AG
.set Engage_Clutch__AMUX, CYREG_PRT4_AMUX
.set Engage_Clutch__BIE, CYREG_PRT4_BIE
.set Engage_Clutch__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Engage_Clutch__BYP, CYREG_PRT4_BYP
.set Engage_Clutch__CTL, CYREG_PRT4_CTL
.set Engage_Clutch__DM0, CYREG_PRT4_DM0
.set Engage_Clutch__DM1, CYREG_PRT4_DM1
.set Engage_Clutch__DM2, CYREG_PRT4_DM2
.set Engage_Clutch__DR, CYREG_PRT4_DR
.set Engage_Clutch__INP_DIS, CYREG_PRT4_INP_DIS
.set Engage_Clutch__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Engage_Clutch__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Engage_Clutch__LCD_EN, CYREG_PRT4_LCD_EN
.set Engage_Clutch__MASK, 0x01
.set Engage_Clutch__PORT, 4
.set Engage_Clutch__PRT, CYREG_PRT4_PRT
.set Engage_Clutch__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Engage_Clutch__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Engage_Clutch__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Engage_Clutch__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Engage_Clutch__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Engage_Clutch__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Engage_Clutch__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Engage_Clutch__PS, CYREG_PRT4_PS
.set Engage_Clutch__SHIFT, 0
.set Engage_Clutch__SLW, CYREG_PRT4_SLW

/* Down_Shift_Air */
.set Down_Shift_Air__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set Down_Shift_Air__0__MASK, 0x08
.set Down_Shift_Air__0__PC, CYREG_PRT4_PC3
.set Down_Shift_Air__0__PORT, 4
.set Down_Shift_Air__0__SHIFT, 3
.set Down_Shift_Air__AG, CYREG_PRT4_AG
.set Down_Shift_Air__AMUX, CYREG_PRT4_AMUX
.set Down_Shift_Air__BIE, CYREG_PRT4_BIE
.set Down_Shift_Air__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Down_Shift_Air__BYP, CYREG_PRT4_BYP
.set Down_Shift_Air__CTL, CYREG_PRT4_CTL
.set Down_Shift_Air__DM0, CYREG_PRT4_DM0
.set Down_Shift_Air__DM1, CYREG_PRT4_DM1
.set Down_Shift_Air__DM2, CYREG_PRT4_DM2
.set Down_Shift_Air__DR, CYREG_PRT4_DR
.set Down_Shift_Air__INP_DIS, CYREG_PRT4_INP_DIS
.set Down_Shift_Air__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Down_Shift_Air__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Down_Shift_Air__LCD_EN, CYREG_PRT4_LCD_EN
.set Down_Shift_Air__MASK, 0x08
.set Down_Shift_Air__PORT, 4
.set Down_Shift_Air__PRT, CYREG_PRT4_PRT
.set Down_Shift_Air__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Down_Shift_Air__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Down_Shift_Air__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Down_Shift_Air__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Down_Shift_Air__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Down_Shift_Air__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Down_Shift_Air__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Down_Shift_Air__PS, CYREG_PRT4_PS
.set Down_Shift_Air__SHIFT, 3
.set Down_Shift_Air__SLW, CYREG_PRT4_SLW

/* Steering_Wheel */
.set Steering_Wheel__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Steering_Wheel__0__MASK, 0x04
.set Steering_Wheel__0__PC, CYREG_PRT0_PC2
.set Steering_Wheel__0__PORT, 0
.set Steering_Wheel__0__SHIFT, 2
.set Steering_Wheel__1__INTTYPE, CYREG_PICU0_INTTYPE3
.set Steering_Wheel__1__MASK, 0x08
.set Steering_Wheel__1__PC, CYREG_PRT0_PC3
.set Steering_Wheel__1__PORT, 0
.set Steering_Wheel__1__SHIFT, 3
.set Steering_Wheel__2__INTTYPE, CYREG_PICU0_INTTYPE4
.set Steering_Wheel__2__MASK, 0x10
.set Steering_Wheel__2__PC, CYREG_PRT0_PC4
.set Steering_Wheel__2__PORT, 0
.set Steering_Wheel__2__SHIFT, 4
.set Steering_Wheel__AG, CYREG_PRT0_AG
.set Steering_Wheel__AMUX, CYREG_PRT0_AMUX
.set Steering_Wheel__BIE, CYREG_PRT0_BIE
.set Steering_Wheel__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Steering_Wheel__BYP, CYREG_PRT0_BYP
.set Steering_Wheel__Clutch__INTTYPE, CYREG_PICU0_INTTYPE4
.set Steering_Wheel__Clutch__MASK, 0x10
.set Steering_Wheel__Clutch__PC, CYREG_PRT0_PC4
.set Steering_Wheel__Clutch__PORT, 0
.set Steering_Wheel__Clutch__SHIFT, 4
.set Steering_Wheel__CTL, CYREG_PRT0_CTL
.set Steering_Wheel__DM0, CYREG_PRT0_DM0
.set Steering_Wheel__DM1, CYREG_PRT0_DM1
.set Steering_Wheel__DM2, CYREG_PRT0_DM2
.set Steering_Wheel__Down_Shift__INTTYPE, CYREG_PICU0_INTTYPE2
.set Steering_Wheel__Down_Shift__MASK, 0x04
.set Steering_Wheel__Down_Shift__PC, CYREG_PRT0_PC2
.set Steering_Wheel__Down_Shift__PORT, 0
.set Steering_Wheel__Down_Shift__SHIFT, 2
.set Steering_Wheel__DR, CYREG_PRT0_DR
.set Steering_Wheel__INP_DIS, CYREG_PRT0_INP_DIS
.set Steering_Wheel__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Steering_Wheel__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Steering_Wheel__LCD_EN, CYREG_PRT0_LCD_EN
.set Steering_Wheel__MASK, 0x1C
.set Steering_Wheel__PORT, 0
.set Steering_Wheel__PRT, CYREG_PRT0_PRT
.set Steering_Wheel__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Steering_Wheel__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Steering_Wheel__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Steering_Wheel__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Steering_Wheel__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Steering_Wheel__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Steering_Wheel__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Steering_Wheel__PS, CYREG_PRT0_PS
.set Steering_Wheel__SHIFT, 2
.set Steering_Wheel__SLW, CYREG_PRT0_SLW
.set Steering_Wheel__Up_Shift__INTTYPE, CYREG_PICU0_INTTYPE3
.set Steering_Wheel__Up_Shift__MASK, 0x08
.set Steering_Wheel__Up_Shift__PC, CYREG_PRT0_PC3
.set Steering_Wheel__Up_Shift__PORT, 0
.set Steering_Wheel__Up_Shift__SHIFT, 3

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E115069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set CyScBoostClk__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set CyScBoostClk__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set CyScBoostClk__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set CyScBoostClk__CFG2_SRC_SEL_MASK, 0x07
.set CyScBoostClk__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set CyScBoostClk__CFG3_PHASE_DLY_MASK, 0x0F
.set CyScBoostClk__INDEX, 0x00
.set CyScBoostClk__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set CyScBoostClk__PM_ACT_MSK, 0x01
.set CyScBoostClk__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set CyScBoostClk__PM_STBY_MSK, 0x01
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
