#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Aug 22 14:30:36 2023
# Process ID: 5340
# Current directory: C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9560 C:\Users\Samir Ahmed\OneDrive - University of South Florida\PHS\APUF_Files\APUF_Files\Lab-01-APUF\Lab-01-APUF.xpr
# Log file: C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/vivado.log
# Journal file: C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF\vivado.jou
# Running On: DESKTOP-8STNNSB, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 4, Host memory: 34216 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project {C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF'
INFO: [Project 1-313] Project file moved from 'C:/Users/Brooks/Downloads/Lab-01-APUF' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Lab-01-APUF.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.129 ; gain = 82.184
update_compile_order -fileset sources_1
synth_design -top APUF_CTRL -part xc7s25csga225-1 -lint 
Command: synth_design -top APUF_CTRL -part xc7s25csga225-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
WARNING: [Synth 8-11065] parameter 's_IDLE' becomes localparam in 'uart_rx' with formal parameter declaration list [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_rx.v:24]
WARNING: [Synth 8-11065] parameter 's_RX_START_BIT' becomes localparam in 'uart_rx' with formal parameter declaration list [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_rx.v:25]
WARNING: [Synth 8-11065] parameter 's_RX_DATA_BITS' becomes localparam in 'uart_rx' with formal parameter declaration list [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_rx.v:26]
WARNING: [Synth 8-11065] parameter 's_RX_STOP_BIT' becomes localparam in 'uart_rx' with formal parameter declaration list [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_rx.v:27]
WARNING: [Synth 8-11065] parameter 's_CLEANUP' becomes localparam in 'uart_rx' with formal parameter declaration list [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_rx.v:28]
WARNING: [Synth 8-11065] parameter 's_IDLE' becomes localparam in 'uart_tx' with formal parameter declaration list [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_tx.v:28]
WARNING: [Synth 8-11065] parameter 's_TX_START_BIT' becomes localparam in 'uart_tx' with formal parameter declaration list [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_tx.v:29]
WARNING: [Synth 8-11065] parameter 's_TX_DATA_BITS' becomes localparam in 'uart_tx' with formal parameter declaration list [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_tx.v:30]
WARNING: [Synth 8-11065] parameter 's_TX_STOP_BIT' becomes localparam in 'uart_tx' with formal parameter declaration list [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_tx.v:31]
WARNING: [Synth 8-11065] parameter 's_CLEANUP' becomes localparam in 'uart_tx' with formal parameter declaration list [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_tx.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2057.266 ; gain = 388.262
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'APUF_CTRL' [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_rx.v:15]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (1#1) [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_rx.v:15]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_tx.v:17]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_tx.v:17]
INFO: [Synth 8-6157] synthesizing module 'arbiterpuf' [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/arbiterpuf.v:22]
INFO: [Synth 8-6157] synthesizing module 'pcs_arbiter' [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/new/pcs_arbiter.v:3]
INFO: [Synth 8-6157] synthesizing module 'pcs' [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/new/pcs.v:2]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (3#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79502]
	Parameter INIT bound to: 8'b11011000 
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (4#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79502]
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:83375]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (5#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:83375]
INFO: [Synth 8-6155] done synthesizing module 'pcs' (6#1) [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/new/pcs.v:2]
INFO: [Synth 8-6157] synthesizing module 'dflipflop' [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/dflipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dflipflop' (7#1) [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/dflipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcs_arbiter' (8#1) [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/new/pcs_arbiter.v:3]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (8#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'arbiterpuf' (9#1) [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/arbiterpuf.v:22]
WARNING: [Synth 8-6014] Unused sequential element prev_tx_active_reg was removed.  [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/controller.v:127]
INFO: [Synth 8-6155] done synthesizing module 'APUF_CTRL' (10#1) [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/controller.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2150.262 ; gain = 481.258
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Aug 22 14:54:15 2023
| Host         : DESKTOP-8STNNSB running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-3  | 1            | 0        |
| ASSIGN-5  | 2            | 0        |
| ASSIGN-10 | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'clk' are not read. First unused bit index is 0. 
RTL Name 'clk', Hierarchy 'arbiterpuf', File 'C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/arbiterpuf.v', Line 24.
WARNING: [Synth 37-92] [ASSIGN-3]Right-hand side of operator >> in expression (tx_data >> 8) exceeds the range of left-hand side.LHS width: 8, RHS value: 8.
RTL Name '>>', Hierarchy 'APUF_CTRL', File 'C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/controller.v', Line 118
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'tx_ready' declared and are not set.
RTL Name 'tx_ready', Hierarchy 'APUF_CTRL', File 'C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/controller.v', Line 37.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'r_not' declared and are not set.
RTL Name 'r_not', Hierarchy 'pcs_arbiter', File 'C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/new/pcs_arbiter.v', Line 35.
INFO: [Synth 37-85] Total of 4 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2150.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/constrs_3/new/APUF_constr.xdc]
Finished Parsing XDC File [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/constrs_3/new/APUF_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/constrs_3/new/APUF_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/APUF_CTRL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/APUF_CTRL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2231.086 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2231.086 ; gain = 903.977
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug 22 15:28:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Aug 22 15:29:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Tue Aug 22 15:29:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug 22 15:30:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_3
Design is defaulting to synth run part: xc7s25csga225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2231.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/constrs_3/new/APUF_constr.xdc]
Finished Parsing XDC File [C:/Users/Samir Ahmed/OneDrive - University of South Florida/PHS/APUF_Files/APUF_Files/Lab-01-APUF/Lab-01-APUF.srcs/constrs_3/new/APUF_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance A/primaryEnableMUX. Bel does not match with the valid locations at which this instance can be placed. This instance is associated with a shape which contains instance A/primaryEnableMUX which has the following allowed location(s): F7AMUX . The Bel mismatch is likely caused by this shape restriction.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance A/primaryEnableMUX. Bel does not match with the valid locations at which this instance can be placed. This instance is associated with a shape which contains instance A/primaryEnableMUX which has the following allowed location(s): F7AMUX . The Bel mismatch is likely caused by this shape restriction.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2231.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 22 17:55:11 2023...
