============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 04 2023  11:24:52 am
  Module:                 ALARM_CLOCK
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (19052 ps) Setup Check with Pin next_state_reg[0]/CLK->D
          Group: clock
     Startpoint: (R) alarm_hours[3]
          Clock: (R) clock
       Endpoint: (R) next_state_reg[0]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      47                  
       Uncertainty:-     200                  
     Required Time:=   19753                  
      Launch Clock:-       0                  
       Input Delay:-     300                  
         Data Path:-     401                  
             Slack:=   19052                  

Exceptions/Constraints:
  input_delay             300             constraints.sdc_line_38 

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  alarm_hours[3]      -       -       R     (arrival)      1  3.3     0     0     300    (-,-) 
  g891__1617/Q        -       IN2->Q  R     XNOR2X1        1  2.3    36    94     394    (-,-) 
  g879__6783/QN       -       IN4->QN F     NAND4X0        1  2.6    56    40     434    (-,-) 
  g878__5526/QN       -       IN1->QN R     NOR4X0         1  1.5    94    37     471    (-,-) 
  g877__8428/Q        -       IN5->Q  R     OA221X1        1  2.4    39    73     544    (-,-) 
  g876__4319/QN       -       IN1->QN F     NAND3X0        2  5.6    60    37     581    (-,-) 
  g875__6260/QN       -       IN1->QN R     NAND2X1        1  2.2    42    26     607    (-,-) 
  g873__2398/Q        -       IN3->Q  R     AO222X1        1  1.7    45    94     701    (-,-) 
  next_state_reg[0]/D <<<     -       R     DFFX1          1    -     -     0     701    (-,-) 
#----------------------------------------------------------------------------------------------

