============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Feb 01 2023  01:06:41 pm
  Module:                 adder_1c
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-199 ps) Path Delay Check
     Startpoint: (F) B[2]
       Endpoint: (R) SUM[3]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     199            
           Slack:=    -199            

Exceptions/Constraints:
  max_delay              0              del_1 

#---------------------------------------------------
# Delay Arrival    Cell      Flags   Timing Point   
#  (ps)   (ps)                                      
#---------------------------------------------------
      0       0  (arrival)   -       B[2]           
      7       7  INVX32_RVT  -       g52/Y          
     42      50  DEC24X1_RVT -       g54/Y3         
     67     117  OA21X1_RVT  -       g49_0/Y        
     49     166  NAND3X0_RVT -       g108/Y         
     33     199  NAND3X0_RVT -       g96/Y          
      0     199  (port)      -       SUM[3]         
#---------------------------------------------------



Path 2: VIOLATED (-199 ps) Path Delay Check
     Startpoint: (F) A[0]
       Endpoint: (R) SUM[2]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     199            
           Slack:=    -199            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       A[0]           
     55      55  OA21X1_RVT -       g1191/Y        
     76     131  OA21X1_RVT -       g5154/Y        
     68     199  XOR3X1_RVT -       g5153/Y        
      0     199  (port)     -       SUM[2]         
#--------------------------------------------------



Path 3: VIOLATED (-196 ps) Path Delay Check
     Startpoint: (F) B[2]
       Endpoint: (F) C_OUT

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     196            
           Slack:=    -196            

Exceptions/Constraints:
  max_delay              0              del_1 

#---------------------------------------------------
# Delay Arrival    Cell      Flags   Timing Point   
#  (ps)   (ps)                                      
#---------------------------------------------------
      0       0  (arrival)   -       B[2]           
      7       7  INVX32_RVT  -       g52/Y          
     42      50  DEC24X1_RVT -       g54/Y3         
     67     117  OA21X1_RVT  -       g49_0/Y        
     48     166  AO21X1_RVT  -       g24/Y          
     30     196  NAND3X0_RVT -       g50/Y          
      0     196  (port)      -       C_OUT          
#---------------------------------------------------



Path 4: VIOLATED (-179 ps) Path Delay Check
     Startpoint: (R) B[0]
       Endpoint: (F) SUM[1]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     179            
           Slack:=    -179            

Exceptions/Constraints:
  max_delay              0              del_1 

#----------------------------------------------------
# Delay Arrival    Cell      Flags    Timing Point   
#  (ps)   (ps)                                       
#----------------------------------------------------
      0       0  (arrival)   -       B[0]            
     12      12  INVX2_RVT   -       g11/Y           
     27      38  NAND2X0_RVT -       g9/Y            
     75     114  AO21X1_RVT  -       g5120_0__5134/Y 
     66     179  XOR3X2_RVT  -       g5116__8428/Y   
      0     179  (port)      -       SUM[1]          
#----------------------------------------------------



Path 5: VIOLATED (-126 ps) Path Delay Check
     Startpoint: (R) A[0]
       Endpoint: (F) SUM[0]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     126            
           Slack:=    -126            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       A[0]           
    126     126  FADDX1_RVT -       g5119__5150/S  
      0     126  (port)     -       SUM[0]         
#--------------------------------------------------

