

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Fri Mar 13 21:35:23 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1982|  1982|  1983|  1983|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+------+------+------+------+---------+
        |                   |        |   Latency   |   Interval  | Pipeline|
        |      Instance     | Module |  min |  max |  min |  max |   Type  |
        +-------------------+--------+------+------+------+------+---------+
        |grp_dct_2d_fu_185  |dct_2d  |  1847|  1847|  1847|  1847|   none  |
        +-------------------+--------+------+------+------+------+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    100|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      1|     203|    321|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     50|
|Register         |        -|      -|      72|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      1|     275|    471|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_dct_2d_fu_185  |dct_2d  |        4|      1|  203|  321|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        4|      1|  203|  321|
    +-------------------+--------+---------+-------+-----+-----+

    * Memory: 
    +--------------+-------------------+---------+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_row_outbuf  |        1|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|    64|   16|     1|         1024|
    +--------------+-------------------+---------+------+-----+------+-------------+
    |Total         |                   |        2|   128|   32|     2|         2048|
    +--------------+-------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_315_p2                   |     +    |      0|  0|   4|           4|           1|
    |c_fu_219_p2                     |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next1_fu_295_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_199_p2   |     +    |      0|  0|   7|           7|           1|
    |p_addr1_fu_278_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr3_fu_364_p2               |     +    |      0|  0|   8|           8|           8|
    |r_fu_225_p2                     |     +    |      0|  0|   4|           4|           1|
    |r_s_fu_321_p2                   |     +    |      0|  0|   4|           4|           1|
    |tmp_5_i_fu_253_p2               |     +    |      0|  0|   6|           6|           6|
    |tmp_9_i_fu_375_p2               |     +    |      0|  0|   6|           6|           6|
    |c_i6_mid2_fu_307_p3             |  Select  |      0|  0|   4|           1|           1|
    |c_i_mid2_fu_211_p3              |  Select  |      0|  0|   4|           1|           1|
    |r_i2_mid2_fu_327_p3             |  Select  |      0|  0|   4|           1|           4|
    |r_i_mid2_fu_231_p3              |  Select  |      0|  0|   4|           1|           4|
    |exitcond_flatten1_fu_289_p2     |   icmp   |      0|  0|   8|           7|           8|
    |exitcond_flatten_fu_193_p2      |   icmp   |      0|  0|   8|           7|           8|
    |exitcond_i1_fu_301_p2           |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_i_fu_205_p2            |   icmp   |      0|  0|   5|           4|           5|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 100|          84|          70|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |buf_2d_in_address0       |   6|          3|    6|         18|
    |buf_2d_out_address0      |   6|          3|    6|         18|
    |c_i6_reg_173             |   4|          2|    4|          8|
    |c_i_reg_139              |   4|          2|    4|          8|
    |indvar_flatten1_reg_150  |   7|          2|    7|         14|
    |indvar_flatten_reg_116   |   7|          2|    7|         14|
    |r_i2_phi_fu_165_p4       |   4|          2|    4|          8|
    |r_i2_reg_161             |   4|          2|    4|          8|
    |r_i_phi_fu_131_p4        |   4|          2|    4|          8|
    |r_i_reg_127              |   4|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  50|         22|   50|        112|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+-----+-----------+
    |                      Name                      | FF| Bits| Const Bits|
    +------------------------------------------------+---+-----+-----------+
    |ap_CS_fsm                                       |  3|    3|          0|
    |ap_reg_ppiten_pp0_it0                           |  1|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |  1|    1|          0|
    |ap_reg_ppiten_pp0_it2                           |  1|    1|          0|
    |ap_reg_ppiten_pp1_it0                           |  1|    1|          0|
    |ap_reg_ppiten_pp1_it1                           |  1|    1|          0|
    |ap_reg_ppiten_pp1_it2                           |  1|    1|          0|
    |ap_reg_ppstg_c_i_mid2_reg_399_pp0_it1           |  4|    4|          0|
    |ap_reg_ppstg_exitcond_flatten1_reg_421_pp1_it1  |  1|    1|          0|
    |ap_reg_ppstg_exitcond_flatten_reg_385_pp0_it1   |  1|    1|          0|
    |c_i6_mid2_reg_435                               |  4|    4|          0|
    |c_i6_reg_173                                    |  4|    4|          0|
    |c_i_mid2_reg_399                                |  4|    4|          0|
    |c_i_reg_139                                     |  4|    4|          0|
    |exitcond_flatten1_reg_421                       |  1|    1|          0|
    |exitcond_flatten_reg_385                        |  1|    1|          0|
    |exitcond_i1_reg_430                             |  1|    1|          0|
    |exitcond_i_reg_394                              |  1|    1|          0|
    |grp_dct_2d_fu_185_ap_start_ap_start_reg         |  1|    1|          0|
    |indvar_flatten1_reg_150                         |  7|    7|          0|
    |indvar_flatten_reg_116                          |  7|    7|          0|
    |r_i2_mid2_reg_446                               |  4|    4|          0|
    |r_i2_reg_161                                    |  4|    4|          0|
    |r_i_mid2_reg_410                                |  4|    4|          0|
    |r_i_reg_127                                     |  4|    4|          0|
    |tmp_9_i_reg_456                                 |  6|    6|          0|
    +------------------------------------------------+---+-----+-----------+
    |Total                                           | 72|   72|          0|
    +------------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1: II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	10  / (exitcond_flatten1)
	8  / (!exitcond_flatten1)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_11 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !7

ST_1: stg_12 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !13

ST_1: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_1: buf_2d_in [1/1] 2.39ns
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out [1/1] 2.39ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: stg_16 [1/1] 1.35ns
:5  br label %1


 <State 2>: 4.05ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r_i [1/1] 0.00ns
:1  %r_i = phi i4 [ 0, %0 ], [ %r_i_mid2, %.reset ]

ST_2: c_i [1/1] 0.00ns
:2  %c_i = phi i4 [ 0, %0 ], [ %c, %.reset ]

ST_2: exitcond_flatten [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_22 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %read_data.exit, label %.reset

ST_2: exitcond_i [1/1] 1.88ns
.reset:2  %exitcond_i = icmp eq i4 %c_i, -8

ST_2: c_i_mid2 [1/1] 1.37ns
.reset:3  %c_i_mid2 = select i1 %exitcond_i, i4 0, i4 %c_i

ST_2: c [1/1] 0.80ns
.reset:24  %c = add i4 %c_i_mid2, 1


 <State 3>: 6.28ns
ST_3: r [1/1] 0.80ns
.reset:4  %r = add i4 %r_i, 1

ST_3: r_i_mid2 [1/1] 1.37ns
.reset:5  %r_i_mid2 = select i1 %exitcond_i, i4 %r, i4 %r_i

ST_3: tmp [1/1] 0.00ns
.reset:6  %tmp = trunc i4 %r_i_mid2 to i3

ST_3: tmp_i [1/1] 0.00ns
.reset:7  %tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_3: c_i_cast6 [1/1] 0.00ns
.reset:8  %c_i_cast6 = zext i4 %c_i_mid2 to i6

ST_3: tmp_5_i [1/1] 1.72ns
.reset:12  %tmp_5_i = add i6 %c_i_cast6, %tmp_i

ST_3: tmp_6_i [1/1] 0.00ns
.reset:13  %tmp_6_i = zext i6 %tmp_5_i to i64

ST_3: input_addr [1/1] 0.00ns
.reset:14  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_6_i

ST_3: input_load [2/2] 2.39ns
.reset:15  %input_load = load i16* %input_addr, align 2


 <State 4>: 4.78ns
ST_4: stg_35 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @str1)

ST_4: empty [1/1] 0.00ns
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_4: stg_37 [1/1] 0.00ns
.reset:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_4: tmp_12_i [1/1] 0.00ns
.reset:10  %tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_4: stg_39 [1/1] 0.00ns
.reset:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str2) nounwind

ST_4: input_load [1/2] 2.39ns
.reset:15  %input_load = load i16* %input_addr, align 2

ST_4: tmp_7_i_trn_cast [1/1] 0.00ns
.reset:16  %tmp_7_i_trn_cast = zext i4 %c_i_mid2 to i8

ST_4: tmp_1 [1/1] 0.00ns
.reset:17  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i_mid2, i3 0)

ST_4: p_addr_cast [1/1] 0.00ns
.reset:18  %p_addr_cast = zext i7 %tmp_1 to i8

ST_4: p_addr1 [1/1] 1.72ns
.reset:19  %p_addr1 = add i8 %p_addr_cast, %tmp_7_i_trn_cast

ST_4: tmp_2 [1/1] 0.00ns
.reset:20  %tmp_2 = zext i8 %p_addr1 to i64

ST_4: buf_2d_in_addr [1/1] 0.00ns
.reset:21  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %tmp_2

ST_4: stg_47 [1/1] 2.39ns
.reset:22  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_4: empty_15 [1/1] 0.00ns
.reset:23  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_12_i) nounwind

ST_4: stg_49 [1/1] 0.00ns
.reset:25  br label %1


 <State 5>: 0.00ns
ST_5: stg_50 [2/2] 0.00ns
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind


 <State 6>: 1.35ns
ST_6: stg_51 [1/2] 0.00ns
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind

ST_6: stg_52 [1/1] 1.35ns
read_data.exit:1  br label %2


 <State 7>: 4.05ns
ST_7: indvar_flatten1 [1/1] 0.00ns
:0  %indvar_flatten1 = phi i7 [ 0, %read_data.exit ], [ %indvar_flatten_next1, %.reset10 ]

ST_7: r_i2 [1/1] 0.00ns
:1  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_i2_mid2, %.reset10 ]

ST_7: c_i6 [1/1] 0.00ns
:2  %c_i6 = phi i4 [ 0, %read_data.exit ], [ %c_1, %.reset10 ]

ST_7: exitcond_flatten1 [1/1] 1.97ns
:3  %exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64

ST_7: indvar_flatten_next1 [1/1] 1.72ns
:4  %indvar_flatten_next1 = add i7 %indvar_flatten1, 1

ST_7: stg_58 [1/1] 0.00ns
:5  br i1 %exitcond_flatten1, label %write_data.exit, label %.reset10

ST_7: exitcond_i1 [1/1] 1.88ns
.reset10:2  %exitcond_i1 = icmp eq i4 %c_i6, -8

ST_7: c_i6_mid2 [1/1] 1.37ns
.reset10:3  %c_i6_mid2 = select i1 %exitcond_i1, i4 0, i4 %c_i6

ST_7: c_1 [1/1] 0.80ns
.reset10:24  %c_1 = add i4 %c_i6_mid2, 1


 <State 8>: 6.28ns
ST_8: r_s [1/1] 0.80ns
.reset10:4  %r_s = add i4 %r_i2, 1

ST_8: r_i2_mid2 [1/1] 1.37ns
.reset10:5  %r_i2_mid2 = select i1 %exitcond_i1, i4 %r_s, i4 %r_i2

ST_8: tmp_3 [1/1] 0.00ns
.reset10:6  %tmp_3 = trunc i4 %r_i2_mid2 to i3

ST_8: tmp_i5 [1/1] 0.00ns
.reset10:7  %tmp_i5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_3, i3 0)

ST_8: c_i6_cast2 [1/1] 0.00ns
.reset10:8  %c_i6_cast2 = zext i4 %c_i6_mid2 to i6

ST_8: tmp_8_i_trn_cast [1/1] 0.00ns
.reset10:12  %tmp_8_i_trn_cast = zext i4 %c_i6_mid2 to i8

ST_8: tmp_4 [1/1] 0.00ns
.reset10:13  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2_mid2, i3 0)

ST_8: p_addr2_cast [1/1] 0.00ns
.reset10:14  %p_addr2_cast = zext i7 %tmp_4 to i8

ST_8: p_addr3 [1/1] 1.72ns
.reset10:15  %p_addr3 = add i8 %p_addr2_cast, %tmp_8_i_trn_cast

ST_8: tmp_5 [1/1] 0.00ns
.reset10:16  %tmp_5 = zext i8 %p_addr3 to i64

ST_8: buf_2d_out_addr [1/1] 0.00ns
.reset10:17  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_5

ST_8: buf_2d_out_load [2/2] 2.39ns
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_8: tmp_9_i [1/1] 1.72ns
.reset10:19  %tmp_9_i = add i6 %c_i6_cast2, %tmp_i5


 <State 9>: 4.78ns
ST_9: stg_75 [1/1] 0.00ns
.reset10:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @str2)

ST_9: empty_16 [1/1] 0.00ns
.reset10:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_9: stg_77 [1/1] 0.00ns
.reset10:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind

ST_9: tmp_2_i [1/1] 0.00ns
.reset10:10  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12) nounwind

ST_9: stg_79 [1/1] 0.00ns
.reset10:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str2) nounwind

ST_9: buf_2d_out_load [1/2] 2.39ns
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_9: tmp_3_i [1/1] 0.00ns
.reset10:20  %tmp_3_i = zext i6 %tmp_9_i to i64

ST_9: output_addr [1/1] 0.00ns
.reset10:21  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_3_i

ST_9: stg_83 [1/1] 2.39ns
.reset10:22  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_9: empty_17 [1/1] 0.00ns
.reset10:23  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2_i) nounwind

ST_9: stg_85 [1/1] 0.00ns
.reset10:25  br label %2


 <State 10>: 0.00ns
ST_10: stg_86 [1/1] 0.00ns
write_data.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x4331520; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x4346dc0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x434cb90; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_11               (specbitsmap      ) [ 00000000000]
stg_12               (specbitsmap      ) [ 00000000000]
stg_13               (spectopmodule    ) [ 00000000000]
buf_2d_in            (alloca           ) [ 00111110000]
buf_2d_out           (alloca           ) [ 00111111110]
stg_16               (br               ) [ 01111000000]
indvar_flatten       (phi              ) [ 00100000000]
r_i                  (phi              ) [ 00110000000]
c_i                  (phi              ) [ 00100000000]
exitcond_flatten     (icmp             ) [ 00111000000]
indvar_flatten_next  (add              ) [ 01111000000]
stg_22               (br               ) [ 00000000000]
exitcond_i           (icmp             ) [ 00110000000]
c_i_mid2             (select           ) [ 00111000000]
c                    (add              ) [ 01111000000]
r                    (add              ) [ 00000000000]
r_i_mid2             (select           ) [ 01101000000]
tmp                  (trunc            ) [ 00000000000]
tmp_i                (bitconcatenate   ) [ 00000000000]
c_i_cast6            (zext             ) [ 00000000000]
tmp_5_i              (add              ) [ 00000000000]
tmp_6_i              (zext             ) [ 00000000000]
input_addr           (getelementptr    ) [ 00101000000]
stg_35               (specloopname     ) [ 00000000000]
empty                (speclooptripcount) [ 00000000000]
stg_37               (specloopname     ) [ 00000000000]
tmp_12_i             (specregionbegin  ) [ 00000000000]
stg_39               (specpipeline     ) [ 00000000000]
input_load           (load             ) [ 00000000000]
tmp_7_i_trn_cast     (zext             ) [ 00000000000]
tmp_1                (bitconcatenate   ) [ 00000000000]
p_addr_cast          (zext             ) [ 00000000000]
p_addr1              (add              ) [ 00000000000]
tmp_2                (zext             ) [ 00000000000]
buf_2d_in_addr       (getelementptr    ) [ 00000000000]
stg_47               (store            ) [ 00000000000]
empty_15             (specregionend    ) [ 00000000000]
stg_49               (br               ) [ 01111000000]
stg_51               (call             ) [ 00000000000]
stg_52               (br               ) [ 00000011110]
indvar_flatten1      (phi              ) [ 00000001000]
r_i2                 (phi              ) [ 00000001100]
c_i6                 (phi              ) [ 00000001000]
exitcond_flatten1    (icmp             ) [ 00000001110]
indvar_flatten_next1 (add              ) [ 00000011110]
stg_58               (br               ) [ 00000000000]
exitcond_i1          (icmp             ) [ 00000001100]
c_i6_mid2            (select           ) [ 00000001100]
c_1                  (add              ) [ 00000011110]
r_s                  (add              ) [ 00000000000]
r_i2_mid2            (select           ) [ 00000011010]
tmp_3                (trunc            ) [ 00000000000]
tmp_i5               (bitconcatenate   ) [ 00000000000]
c_i6_cast2           (zext             ) [ 00000000000]
tmp_8_i_trn_cast     (zext             ) [ 00000000000]
tmp_4                (bitconcatenate   ) [ 00000000000]
p_addr2_cast         (zext             ) [ 00000000000]
p_addr3              (add              ) [ 00000000000]
tmp_5                (zext             ) [ 00000000000]
buf_2d_out_addr      (getelementptr    ) [ 00000001010]
tmp_9_i              (add              ) [ 00000001010]
stg_75               (specloopname     ) [ 00000000000]
empty_16             (speclooptripcount) [ 00000000000]
stg_77               (specloopname     ) [ 00000000000]
tmp_2_i              (specregionbegin  ) [ 00000000000]
stg_79               (specpipeline     ) [ 00000000000]
buf_2d_out_load      (load             ) [ 00000000000]
tmp_3_i              (zext             ) [ 00000000000]
output_addr          (getelementptr    ) [ 00000000000]
stg_83               (store            ) [ 00000000000]
empty_17             (specregionend    ) [ 00000000000]
stg_85               (br               ) [ 00000011110]
stg_86               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="buf_2d_in_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="buf_2d_out_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="input_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="78" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buf_2d_in_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="stg_47_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_47/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_2d_out_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="output_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="6" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="110" class="1004" name="stg_83_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_83/9 "/>
</bind>
</comp>

<comp id="116" class="1005" name="indvar_flatten_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="1"/>
<pin id="118" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="r_i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="1"/>
<pin id="129" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="r_i_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="4" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="c_i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="1"/>
<pin id="141" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="c_i_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="indvar_flatten1_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="1"/>
<pin id="152" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvar_flatten1_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/7 "/>
</bind>
</comp>

<comp id="161" class="1005" name="r_i2_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="1"/>
<pin id="163" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i2 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="r_i2_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="4" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i2/7 "/>
</bind>
</comp>

<comp id="173" class="1005" name="c_i6_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="1"/>
<pin id="175" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i6 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="c_i6_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i6/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_dct_2d_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="3" bw="15" slack="0"/>
<pin id="190" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_50/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="exitcond_flatten_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="indvar_flatten_next_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="exitcond_i_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="c_i_mid2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i_mid2/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="c_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="r_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="1"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="r_i_mid2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="0" index="2" bw="4" slack="1"/>
<pin id="235" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i_mid2/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_i_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="c_i_cast6_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="1"/>
<pin id="252" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast6/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_5_i_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_i/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_6_i_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_7_i_trn_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="2"/>
<pin id="266" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_trn_cast/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="0" index="1" bw="4" slack="1"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_addr_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_addr1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="exitcond_flatten1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="0" index="1" bw="7" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="indvar_flatten_next1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="exitcond_i1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="c_i6_mid2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="0" index="2" bw="4" slack="0"/>
<pin id="311" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i6_mid2/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="c_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="r_s_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="1"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_s/8 "/>
</bind>
</comp>

<comp id="327" class="1004" name="r_i2_mid2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="0" index="2" bw="4" slack="1"/>
<pin id="331" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i2_mid2/8 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_i5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i5/8 "/>
</bind>
</comp>

<comp id="346" class="1004" name="c_i6_cast2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="1"/>
<pin id="348" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i6_cast2/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_8_i_trn_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="1"/>
<pin id="351" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i_trn_cast/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_addr2_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr2_cast/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_addr3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_9_i_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="6" slack="0"/>
<pin id="378" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9_i/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_3_i_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i/9 "/>
</bind>
</comp>

<comp id="385" class="1005" name="exitcond_flatten_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="389" class="1005" name="indvar_flatten_next_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="394" class="1005" name="exitcond_i_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="399" class="1005" name="c_i_mid2_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="1"/>
<pin id="401" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i_mid2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="c_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="410" class="1005" name="r_i_mid2_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="1"/>
<pin id="412" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i_mid2 "/>
</bind>
</comp>

<comp id="416" class="1005" name="input_addr_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="1"/>
<pin id="418" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="421" class="1005" name="exitcond_flatten1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="indvar_flatten_next1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="430" class="1005" name="exitcond_i1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_i1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="c_i6_mid2_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="1"/>
<pin id="437" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i6_mid2 "/>
</bind>
</comp>

<comp id="441" class="1005" name="c_1_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="446" class="1005" name="r_i2_mid2_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="1"/>
<pin id="448" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i2_mid2 "/>
</bind>
</comp>

<comp id="451" class="1005" name="buf_2d_out_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="1"/>
<pin id="453" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp_9_i_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="1"/>
<pin id="458" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="75" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="92" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="98" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="197"><net_src comp="120" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="120" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="143" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="143" pin="4"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="127" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="225" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="127" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="241"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="242" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="277"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="264" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="293"><net_src comp="154" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="154" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="20" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="177" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="22" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="177" pin="4"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="24" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="161" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="24" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="161" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="337"><net_src comp="327" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="26" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="28" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="357"><net_src comp="50" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="327" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="349" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="379"><net_src comp="346" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="338" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="381" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="388"><net_src comp="193" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="199" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="397"><net_src comp="205" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="402"><net_src comp="211" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="408"><net_src comp="219" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="413"><net_src comp="231" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="419"><net_src comp="68" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="424"><net_src comp="289" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="295" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="433"><net_src comp="301" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="438"><net_src comp="307" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="444"><net_src comp="315" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="449"><net_src comp="327" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="454"><net_src comp="92" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="459"><net_src comp="375" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="381" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_22 : 2
		exitcond_i : 1
		c_i_mid2 : 2
		c : 3
	State 3
		r_i_mid2 : 1
		tmp : 2
		tmp_i : 3
		tmp_5_i : 4
		tmp_6_i : 5
		input_addr : 6
		input_load : 7
	State 4
		p_addr_cast : 1
		p_addr1 : 2
		tmp_2 : 3
		buf_2d_in_addr : 4
		stg_47 : 5
		empty_15 : 1
	State 5
	State 6
	State 7
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		stg_58 : 2
		exitcond_i1 : 1
		c_i6_mid2 : 2
		c_1 : 3
	State 8
		r_i2_mid2 : 1
		tmp_3 : 2
		tmp_i5 : 3
		tmp_4 : 2
		p_addr2_cast : 3
		p_addr3 : 4
		tmp_5 : 5
		buf_2d_out_addr : 6
		buf_2d_out_load : 7
		tmp_9_i : 4
	State 9
		output_addr : 1
		stg_83 : 2
		empty_17 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |      grp_dct_2d_fu_185      |    3    |  11.265 |   259   |   222   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |  indvar_flatten_next_fu_199 |    0    |    0    |    0    |    7    |
|          |           c_fu_219          |    0    |    0    |    0    |    4    |
|          |           r_fu_225          |    0    |    0    |    0    |    4    |
|          |        tmp_5_i_fu_253       |    0    |    0    |    0    |    6    |
|    add   |        p_addr1_fu_278       |    0    |    0    |    0    |    7    |
|          | indvar_flatten_next1_fu_295 |    0    |    0    |    0    |    7    |
|          |          c_1_fu_315         |    0    |    0    |    0    |    4    |
|          |          r_s_fu_321         |    0    |    0    |    0    |    4    |
|          |        p_addr3_fu_364       |    0    |    0    |    0    |    7    |
|          |        tmp_9_i_fu_375       |    0    |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |   exitcond_flatten_fu_193   |    0    |    0    |    0    |    7    |
|   icmp   |      exitcond_i_fu_205      |    0    |    0    |    0    |    4    |
|          |   exitcond_flatten1_fu_289  |    0    |    0    |    0    |    7    |
|          |      exitcond_i1_fu_301     |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       c_i_mid2_fu_211       |    0    |    0    |    0    |    4    |
|  select  |       r_i_mid2_fu_231       |    0    |    0    |    0    |    4    |
|          |       c_i6_mid2_fu_307      |    0    |    0    |    0    |    4    |
|          |       r_i2_mid2_fu_327      |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|
|   trunc  |          tmp_fu_238         |    0    |    0    |    0    |    0    |
|          |         tmp_3_fu_334        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         tmp_i_fu_242        |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_1_fu_267        |    0    |    0    |    0    |    0    |
|          |        tmp_i5_fu_338        |    0    |    0    |    0    |    0    |
|          |         tmp_4_fu_352        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       c_i_cast6_fu_250      |    0    |    0    |    0    |    0    |
|          |        tmp_6_i_fu_259       |    0    |    0    |    0    |    0    |
|          |   tmp_7_i_trn_cast_fu_264   |    0    |    0    |    0    |    0    |
|          |      p_addr_cast_fu_274     |    0    |    0    |    0    |    0    |
|   zext   |         tmp_2_fu_284        |    0    |    0    |    0    |    0    |
|          |      c_i6_cast2_fu_346      |    0    |    0    |    0    |    0    |
|          |   tmp_8_i_trn_cast_fu_349   |    0    |    0    |    0    |    0    |
|          |     p_addr2_cast_fu_360     |    0    |    0    |    0    |    0    |
|          |         tmp_5_fu_370        |    0    |    0    |    0    |    0    |
|          |        tmp_3_i_fu_381       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    3    |  11.265 |   259   |   316   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|   buf_2d_in   |    1   |    0   |    0   |
|   buf_2d_out  |    1   |    0   |    0   |
|dct_coeff_table|    1   |    -   |    -   |
+---------------+--------+--------+--------+
|     Total     |    3   |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   buf_2d_out_addr_reg_451  |    6   |
|         c_1_reg_441        |    4   |
|      c_i6_mid2_reg_435     |    4   |
|        c_i6_reg_173        |    4   |
|      c_i_mid2_reg_399      |    4   |
|         c_i_reg_139        |    4   |
|          c_reg_405         |    4   |
|  exitcond_flatten1_reg_421 |    1   |
|  exitcond_flatten_reg_385  |    1   |
|     exitcond_i1_reg_430    |    1   |
|     exitcond_i_reg_394     |    1   |
|   indvar_flatten1_reg_150  |    7   |
|indvar_flatten_next1_reg_425|    7   |
| indvar_flatten_next_reg_389|    7   |
|   indvar_flatten_reg_116   |    7   |
|     input_addr_reg_416     |    6   |
|      r_i2_mid2_reg_446     |    4   |
|        r_i2_reg_161        |    4   |
|      r_i_mid2_reg_410      |    4   |
|         r_i_reg_127        |    4   |
|       tmp_9_i_reg_456      |    6   |
+----------------------------+--------+
|            Total           |   90   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_98 |  p0  |   2  |   6  |   12   ||    6    |
|    r_i_reg_127   |  p0  |   2  |   4  |    8   ||    4    |
|   r_i2_reg_161   |  p0  |   2  |   4  |    8   ||    4    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  5.027  ||    20   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |   11   |   259  |   316  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   20   |
|  Register |    -   |    -   |   90   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   16   |   349  |   336  |
+-----------+--------+--------+--------+--------+
