INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idiyp/Downloads/EEE4120F-master/EEE4120F-master/Prac3/Prac3_2_Code/matrix_mat/matrix_mat.srcs/sources_1/new/matrix_mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idiyp/Downloads/EEE4120F-master/EEE4120F-master/Prac3/Prac3_2_Code/matrix_mat/matrix_mat.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idiyp/Downloads/EEE4120F-master/EEE4120F-master/Prac3/Prac3_2_Code/matrix_mat/matrix_mat.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
