/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [6:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [21:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [13:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_41z;
  wire [15:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [12:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~in_data[150];
  assign celloutsig_0_1z = ~in_data[58];
  assign celloutsig_0_11z = ~in_data[86];
  assign celloutsig_0_14z = ~celloutsig_0_12z;
  assign celloutsig_0_21z = ~celloutsig_0_10z;
  assign celloutsig_0_0z = ~in_data[19];
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_2z) & (in_data[95] | celloutsig_0_0z));
  assign celloutsig_0_33z = ~((celloutsig_0_13z[0] | _00_) & (celloutsig_0_1z | celloutsig_0_15z[2]));
  assign celloutsig_1_5z = ~((celloutsig_1_3z | celloutsig_1_3z) & (celloutsig_1_3z | celloutsig_1_2z[2]));
  assign celloutsig_1_18z = ~((celloutsig_1_1z | celloutsig_1_12z) & (in_data[136] | celloutsig_1_10z));
  assign celloutsig_1_19z = ~((celloutsig_1_12z | celloutsig_1_18z) & (celloutsig_1_6z | celloutsig_1_5z));
  assign celloutsig_0_10z = ~((celloutsig_0_1z | celloutsig_0_4z) & (celloutsig_0_7z[0] | celloutsig_0_0z));
  assign celloutsig_0_17z = ~((in_data[19] | in_data[3]) & (celloutsig_0_15z[7] | in_data[87]));
  assign celloutsig_0_24z = ~((celloutsig_0_15z[4] | celloutsig_0_11z) & (celloutsig_0_1z | celloutsig_0_4z));
  reg [6:0] _17_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _17_ <= 7'h00;
    else _17_ <= { in_data[45:40], celloutsig_0_4z };
  assign { _01_[6:2], _00_, _01_[0] } = _17_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 7'h00;
    else _02_ <= celloutsig_0_15z[7:1];
  assign celloutsig_1_0z = in_data[145:143] || in_data[168:166];
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } || celloutsig_1_2z[2:0];
  assign celloutsig_0_9z = { in_data[34:10], celloutsig_0_3z } || { in_data[87:80], celloutsig_0_7z, in_data[19], in_data[19], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_12z = { in_data[19], celloutsig_0_3z, in_data[19] } || { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_21z } || { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_18z = { _01_[5:2], _00_, _01_[0], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_17z } | { in_data[82:72], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_14z, _01_[6:2], _00_, _01_[0], celloutsig_0_14z };
  assign celloutsig_0_39z = { celloutsig_0_7z[10:6], celloutsig_0_9z } <<< { celloutsig_0_18z[21], celloutsig_0_31z[6:4], celloutsig_0_34z, 1'h1 };
  assign celloutsig_1_2z = { in_data[131:125], celloutsig_1_1z } <<< { in_data[122:116], celloutsig_1_0z };
  assign celloutsig_0_15z = celloutsig_0_7z[9:2] <<< { in_data[59:54], in_data[19], celloutsig_0_12z };
  assign celloutsig_0_25z = { celloutsig_0_15z[6:1], celloutsig_0_2z } <<< { celloutsig_0_18z[13:8], 1'h1 };
  assign celloutsig_0_30z = { celloutsig_0_18z[1:0], celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_24z } ^ { _02_[5:0], celloutsig_0_2z, celloutsig_0_25z };
  assign celloutsig_0_41z = { celloutsig_0_15z[5:0], celloutsig_0_39z, celloutsig_0_33z } ^ celloutsig_0_18z[21:9];
  assign celloutsig_0_48z = celloutsig_0_44z[15:3] ^ { celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_21z };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, _01_[6:2], _00_, _01_[0] } ^ { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, _01_[6:2], _00_, _01_[0], in_data[19], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_0z } ^ { _01_[4:3], celloutsig_0_2z, in_data[19] };
  assign celloutsig_0_34z = ~((celloutsig_0_30z[11] & _01_[5]) | (celloutsig_0_22z & celloutsig_0_9z));
  assign celloutsig_0_4z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_3z & celloutsig_0_1z));
  assign celloutsig_0_47z = ~((celloutsig_0_11z & celloutsig_0_39z[1]) | (_02_[4] & celloutsig_0_31z[2]));
  assign celloutsig_1_4z = ~((celloutsig_1_1z & celloutsig_1_1z) | (celloutsig_1_3z & celloutsig_1_2z[5]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_3z) | (celloutsig_1_2z[0] & celloutsig_1_4z));
  assign celloutsig_1_10z = ~((celloutsig_1_6z & celloutsig_1_6z) | (celloutsig_1_4z & celloutsig_1_3z));
  assign celloutsig_1_12z = ~((celloutsig_1_3z & celloutsig_1_6z) | (celloutsig_1_1z & celloutsig_1_6z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_0z) | (celloutsig_0_0z & in_data[3]));
  assign celloutsig_0_22z = ~((celloutsig_0_14z & celloutsig_0_3z) | (celloutsig_0_19z[0] & celloutsig_0_19z[2]));
  assign celloutsig_0_19z[6:0] = { _01_[6:2], _00_, _01_[0] } ^ celloutsig_0_7z[10:4];
  assign { celloutsig_0_31z[2], celloutsig_0_31z[6:3], celloutsig_0_31z[1] } = { celloutsig_0_21z, celloutsig_0_19z[6:3], celloutsig_0_1z } ^ { celloutsig_0_18z[16], celloutsig_0_18z[20:17], celloutsig_0_18z[15] };
  assign { celloutsig_0_44z[15:2], celloutsig_0_44z[0] } = { celloutsig_0_30z[13:2], celloutsig_0_27z, celloutsig_0_27z, in_data[19] } | { celloutsig_0_41z, celloutsig_0_17z, celloutsig_0_9z };
  assign _01_[1] = _00_;
  assign celloutsig_0_19z[8:7] = 2'h0;
  assign celloutsig_0_31z[7] = celloutsig_0_18z[21];
  assign celloutsig_0_44z[1] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
