
Omni_car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001828  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08001a00  08001a00  00002a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a38  08001a38  00003060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001a38  08001a38  00003060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001a38  08001a38  00003060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a38  08001a38  00002a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001a3c  08001a3c  00002a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08001a40  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmsram      00000000  10000000  10000000  00003060  2**0
                  CONTENTS
 10 .bss          00000058  20000060  20000060  00003060  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200000b8  200000b8  00003060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00003060  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000389f  00000000  00000000  00003090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000be3  00000000  00000000  0000692f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001f0  00000000  00000000  00007518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000154  00000000  00000000  00007708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000153a8  00000000  00000000  0000785c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00003af1  00000000  00000000  0001cc04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000756ed  00000000  00000000  000206f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00095de2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000063c  00000000  00000000  00095e28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000091  00000000  00000000  00096464  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000060 	.word	0x20000060
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080019e8 	.word	0x080019e8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000064 	.word	0x20000064
 8000214:	080019e8 	.word	0x080019e8

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	@ 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__aeabi_d2f>:
 80007e4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007e8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80007ec:	bf24      	itt	cs
 80007ee:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80007f2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80007f6:	d90d      	bls.n	8000814 <__aeabi_d2f+0x30>
 80007f8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80007fc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000800:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000804:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000808:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800080c:	bf08      	it	eq
 800080e:	f020 0001 	biceq.w	r0, r0, #1
 8000812:	4770      	bx	lr
 8000814:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000818:	d121      	bne.n	800085e <__aeabi_d2f+0x7a>
 800081a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800081e:	bfbc      	itt	lt
 8000820:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000824:	4770      	bxlt	lr
 8000826:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800082a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800082e:	f1c2 0218 	rsb	r2, r2, #24
 8000832:	f1c2 0c20 	rsb	ip, r2, #32
 8000836:	fa10 f30c 	lsls.w	r3, r0, ip
 800083a:	fa20 f002 	lsr.w	r0, r0, r2
 800083e:	bf18      	it	ne
 8000840:	f040 0001 	orrne.w	r0, r0, #1
 8000844:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000848:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800084c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000850:	ea40 000c 	orr.w	r0, r0, ip
 8000854:	fa23 f302 	lsr.w	r3, r3, r2
 8000858:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800085c:	e7cc      	b.n	80007f8 <__aeabi_d2f+0x14>
 800085e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000862:	d107      	bne.n	8000874 <__aeabi_d2f+0x90>
 8000864:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000868:	bf1e      	ittt	ne
 800086a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800086e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000872:	4770      	bxne	lr
 8000874:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000878:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800087c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop

08000884 <clk_init>:
#include"Systemclock.h"


void clk_init(){
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0

	/* Enable Power Voltage Scale 1 */
		PWR->CR1 |= PWR_CR1_VOS;
 8000888:	4b2d      	ldr	r3, [pc, #180]	@ (8000940 <clk_init+0xbc>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a2c      	ldr	r2, [pc, #176]	@ (8000940 <clk_init+0xbc>)
 800088e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8000892:	6013      	str	r3, [r2, #0]

	    /* Enable HSE */
	    RCC->CR |= RCC_CR_HSEON;
 8000894:	4b2b      	ldr	r3, [pc, #172]	@ (8000944 <clk_init+0xc0>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a2a      	ldr	r2, [pc, #168]	@ (8000944 <clk_init+0xc0>)
 800089a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800089e:	6013      	str	r3, [r2, #0]
	    while (!(RCC->CR & RCC_CR_HSERDY));  // Wait until HSE is stable
 80008a0:	bf00      	nop
 80008a2:	4b28      	ldr	r3, [pc, #160]	@ (8000944 <clk_init+0xc0>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d0f9      	beq.n	80008a2 <clk_init+0x1e>

	    /* Disable PLL before configuration */
	    RCC->CR &= ~RCC_CR_PLLON;
 80008ae:	4b25      	ldr	r3, [pc, #148]	@ (8000944 <clk_init+0xc0>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4a24      	ldr	r2, [pc, #144]	@ (8000944 <clk_init+0xc0>)
 80008b4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80008b8:	6013      	str	r3, [r2, #0]
	    while (RCC->CR & RCC_CR_PLLRDY);  // Wait until PLL is OFF
 80008ba:	bf00      	nop
 80008bc:	4b21      	ldr	r3, [pc, #132]	@ (8000944 <clk_init+0xc0>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d1f9      	bne.n	80008bc <clk_init+0x38>

	    /*Input (((24MHz/3)x25)/2) = 100MHz*/
	    /* Configure PLL */
	    RCC->PLLCFGR = (2    << RCC_PLLCFGR_PLLM_Pos) 	|  /*PLLM DIV 3*/
 80008c8:	4b1e      	ldr	r3, [pc, #120]	@ (8000944 <clk_init+0xc0>)
 80008ca:	4a1f      	ldr	r2, [pc, #124]	@ (8000948 <clk_init+0xc4>)
 80008cc:	60da      	str	r2, [r3, #12]
	                   (1    << RCC_PLLCFGR_PLLREN_Pos) | // Enable PLLR
	                   //(1 << RCC_PLLCFGR_PLLQEN_Pos) | // Enable PLLQ
	                   (0b00 << RCC_PLLCFGR_PLLQ_Pos);    // PLLQ = 4

	    /* Select HSE as PLL source */
	    RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE; // Set HSE as PLL source
 80008ce:	4b1d      	ldr	r3, [pc, #116]	@ (8000944 <clk_init+0xc0>)
 80008d0:	68db      	ldr	r3, [r3, #12]
 80008d2:	4a1c      	ldr	r2, [pc, #112]	@ (8000944 <clk_init+0xc0>)
 80008d4:	f043 0303 	orr.w	r3, r3, #3
 80008d8:	60d3      	str	r3, [r2, #12]

	    /* Enable PLL */
	    RCC->CR |= RCC_CR_PLLON;
 80008da:	4b1a      	ldr	r3, [pc, #104]	@ (8000944 <clk_init+0xc0>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	4a19      	ldr	r2, [pc, #100]	@ (8000944 <clk_init+0xc0>)
 80008e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80008e4:	6013      	str	r3, [r2, #0]
	    while (!(RCC->CR & RCC_CR_PLLRDY));  // Wait until PLL is stable
 80008e6:	bf00      	nop
 80008e8:	4b16      	ldr	r3, [pc, #88]	@ (8000944 <clk_init+0xc0>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d0f9      	beq.n	80008e8 <clk_init+0x64>

	    /* Configure Flash Latency */
	    FLASH->ACR &= ~FLASH_ACR_LATENCY;
 80008f4:	4b15      	ldr	r3, [pc, #84]	@ (800094c <clk_init+0xc8>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a14      	ldr	r2, [pc, #80]	@ (800094c <clk_init+0xc8>)
 80008fa:	f023 030f 	bic.w	r3, r3, #15
 80008fe:	6013      	str	r3, [r2, #0]
	    FLASH->ACR |= FLASH_ACR_LATENCY_3WS; // Set Flash latency
 8000900:	4b12      	ldr	r3, [pc, #72]	@ (800094c <clk_init+0xc8>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a11      	ldr	r2, [pc, #68]	@ (800094c <clk_init+0xc8>)
 8000906:	f043 0303 	orr.w	r3, r3, #3
 800090a:	6013      	str	r3, [r2, #0]

	    /* Select PLL as System Clock */
	    RCC->CFGR &= ~RCC_CFGR_SW;
 800090c:	4b0d      	ldr	r3, [pc, #52]	@ (8000944 <clk_init+0xc0>)
 800090e:	689b      	ldr	r3, [r3, #8]
 8000910:	4a0c      	ldr	r2, [pc, #48]	@ (8000944 <clk_init+0xc0>)
 8000912:	f023 0303 	bic.w	r3, r3, #3
 8000916:	6093      	str	r3, [r2, #8]
	    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000918:	4b0a      	ldr	r3, [pc, #40]	@ (8000944 <clk_init+0xc0>)
 800091a:	689b      	ldr	r3, [r3, #8]
 800091c:	4a09      	ldr	r2, [pc, #36]	@ (8000944 <clk_init+0xc0>)
 800091e:	f043 0303 	orr.w	r3, r3, #3
 8000922:	6093      	str	r3, [r2, #8]

	    /* Wait until PLL is used as System Clock */
	    while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL); /*100MHz*/
 8000924:	bf00      	nop
 8000926:	4b07      	ldr	r3, [pc, #28]	@ (8000944 <clk_init+0xc0>)
 8000928:	689b      	ldr	r3, [r3, #8]
 800092a:	f003 030c 	and.w	r3, r3, #12
 800092e:	2b0c      	cmp	r3, #12
 8000930:	d1f9      	bne.n	8000926 <clk_init+0xa2>
	}
 8000932:	bf00      	nop
 8000934:	bf00      	nop
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	40007000 	.word	0x40007000
 8000944:	40021000 	.word	0x40021000
 8000948:	11001920 	.word	0x11001920
 800094c:	40022000 	.word	0x40022000

08000950 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000950:	b480      	push	{r7}
 8000952:	b083      	sub	sp, #12
 8000954:	af00      	add	r7, sp, #0
 8000956:	4603      	mov	r3, r0
 8000958:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800095a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800095e:	2b00      	cmp	r3, #0
 8000960:	db0b      	blt.n	800097a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000962:	79fb      	ldrb	r3, [r7, #7]
 8000964:	f003 021f 	and.w	r2, r3, #31
 8000968:	4907      	ldr	r1, [pc, #28]	@ (8000988 <__NVIC_EnableIRQ+0x38>)
 800096a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096e:	095b      	lsrs	r3, r3, #5
 8000970:	2001      	movs	r0, #1
 8000972:	fa00 f202 	lsl.w	r2, r0, r2
 8000976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800097a:	bf00      	nop
 800097c:	370c      	adds	r7, #12
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	e000e100 	.word	0xe000e100

0800098c <Encoder_init>:

#include"encoder.h"

volatile int32_t encoder_count[3] = {0, 0, 0}; // Software counter for 32-bit extension
 void Encoder_init(void){
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af02      	add	r7, sp, #8

	GPIO_pinMode(GPIOA,0,ALTERNATE_FUNCTION,LOW_SPEED,NO_PUPD,TIM2_CH1);
 8000992:	2301      	movs	r3, #1
 8000994:	9301      	str	r3, [sp, #4]
 8000996:	2300      	movs	r3, #0
 8000998:	9300      	str	r3, [sp, #0]
 800099a:	2300      	movs	r3, #0
 800099c:	2202      	movs	r2, #2
 800099e:	2100      	movs	r1, #0
 80009a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009a4:	f000 f932 	bl	8000c0c <GPIO_pinMode>
	GPIO_pinMode(GPIOA,1,ALTERNATE_FUNCTION,LOW_SPEED,NO_PUPD,TIM2_CH2);
 80009a8:	2301      	movs	r3, #1
 80009aa:	9301      	str	r3, [sp, #4]
 80009ac:	2300      	movs	r3, #0
 80009ae:	9300      	str	r3, [sp, #0]
 80009b0:	2300      	movs	r3, #0
 80009b2:	2202      	movs	r2, #2
 80009b4:	2101      	movs	r1, #1
 80009b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009ba:	f000 f927 	bl	8000c0c <GPIO_pinMode>

	GPIO_pinMode(GPIOA,6,ALTERNATE_FUNCTION,LOW_SPEED,NO_PUPD,TIM3_CH1);
 80009be:	2302      	movs	r3, #2
 80009c0:	9301      	str	r3, [sp, #4]
 80009c2:	2300      	movs	r3, #0
 80009c4:	9300      	str	r3, [sp, #0]
 80009c6:	2300      	movs	r3, #0
 80009c8:	2202      	movs	r2, #2
 80009ca:	2106      	movs	r1, #6
 80009cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009d0:	f000 f91c 	bl	8000c0c <GPIO_pinMode>
	GPIO_pinMode(GPIOA,7,ALTERNATE_FUNCTION,LOW_SPEED,NO_PUPD,TIM3_CH2);
 80009d4:	2302      	movs	r3, #2
 80009d6:	9301      	str	r3, [sp, #4]
 80009d8:	2300      	movs	r3, #0
 80009da:	9300      	str	r3, [sp, #0]
 80009dc:	2300      	movs	r3, #0
 80009de:	2202      	movs	r2, #2
 80009e0:	2107      	movs	r1, #7
 80009e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009e6:	f000 f911 	bl	8000c0c <GPIO_pinMode>

	GPIO_pinMode(GPIOB,6,ALTERNATE_FUNCTION,LOW_SPEED,NO_PUPD,TIM4_CH1);
 80009ea:	2302      	movs	r3, #2
 80009ec:	9301      	str	r3, [sp, #4]
 80009ee:	2300      	movs	r3, #0
 80009f0:	9300      	str	r3, [sp, #0]
 80009f2:	2300      	movs	r3, #0
 80009f4:	2202      	movs	r2, #2
 80009f6:	2106      	movs	r1, #6
 80009f8:	483e      	ldr	r0, [pc, #248]	@ (8000af4 <Encoder_init+0x168>)
 80009fa:	f000 f907 	bl	8000c0c <GPIO_pinMode>
	GPIO_pinMode(GPIOB,7,ALTERNATE_FUNCTION,LOW_SPEED,NO_PUPD,TIM4_CH2);
 80009fe:	2302      	movs	r3, #2
 8000a00:	9301      	str	r3, [sp, #4]
 8000a02:	2300      	movs	r3, #0
 8000a04:	9300      	str	r3, [sp, #0]
 8000a06:	2300      	movs	r3, #0
 8000a08:	2202      	movs	r2, #2
 8000a0a:	2107      	movs	r1, #7
 8000a0c:	4839      	ldr	r0, [pc, #228]	@ (8000af4 <Encoder_init+0x168>)
 8000a0e:	f000 f8fd 	bl	8000c0c <GPIO_pinMode>

	RCC->APB1ENR1 |= (0x7 << 0); /*enable timer 2,3,4*/
 8000a12:	4b39      	ldr	r3, [pc, #228]	@ (8000af8 <Encoder_init+0x16c>)
 8000a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a16:	4a38      	ldr	r2, [pc, #224]	@ (8000af8 <Encoder_init+0x16c>)
 8000a18:	f043 0307 	orr.w	r3, r3, #7
 8000a1c:	6593      	str	r3, [r2, #88]	@ 0x58

	TIM2->CCMR1 |= TIM_CCMR1_CC1S_0|TIM_CCMR1_CC2S_0;// input capture mode
 8000a1e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a22:	699b      	ldr	r3, [r3, #24]
 8000a24:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a2c:	f043 0301 	orr.w	r3, r3, #1
 8000a30:	6193      	str	r3, [r2, #24]
	TIM3->CCMR1 |= TIM_CCMR1_CC1S_0|TIM_CCMR1_CC2S_0;
 8000a32:	4b32      	ldr	r3, [pc, #200]	@ (8000afc <Encoder_init+0x170>)
 8000a34:	699b      	ldr	r3, [r3, #24]
 8000a36:	4a31      	ldr	r2, [pc, #196]	@ (8000afc <Encoder_init+0x170>)
 8000a38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a3c:	f043 0301 	orr.w	r3, r3, #1
 8000a40:	6193      	str	r3, [r2, #24]
	TIM4->CCMR1 |= TIM_CCMR1_CC1S_0|TIM_CCMR1_CC2S_0;
 8000a42:	4b2f      	ldr	r3, [pc, #188]	@ (8000b00 <Encoder_init+0x174>)
 8000a44:	699b      	ldr	r3, [r3, #24]
 8000a46:	4a2e      	ldr	r2, [pc, #184]	@ (8000b00 <Encoder_init+0x174>)
 8000a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a4c:	f043 0301 	orr.w	r3, r3, #1
 8000a50:	6193      	str	r3, [r2, #24]


	TIM2->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P); // Non-inverted signals signal read for timer  = signal for encoder
 8000a52:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a56:	6a1b      	ldr	r3, [r3, #32]
 8000a58:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a5c:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8000a60:	6213      	str	r3, [r2, #32]
	TIM3->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P); // Non-inverted signals
 8000a62:	4b26      	ldr	r3, [pc, #152]	@ (8000afc <Encoder_init+0x170>)
 8000a64:	6a1b      	ldr	r3, [r3, #32]
 8000a66:	4a25      	ldr	r2, [pc, #148]	@ (8000afc <Encoder_init+0x170>)
 8000a68:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8000a6c:	6213      	str	r3, [r2, #32]
	TIM4->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P); // Non-inverted signals
 8000a6e:	4b24      	ldr	r3, [pc, #144]	@ (8000b00 <Encoder_init+0x174>)
 8000a70:	6a1b      	ldr	r3, [r3, #32]
 8000a72:	4a23      	ldr	r2, [pc, #140]	@ (8000b00 <Encoder_init+0x174>)
 8000a74:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8000a78:	6213      	str	r3, [r2, #32]

	TIM2->SMCR |= TIM_SMCR_SMS_0 | TIM_SMCR_SMS_1;//set x4 encoder
 8000a7a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a7e:	689b      	ldr	r3, [r3, #8]
 8000a80:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a84:	f043 0303 	orr.w	r3, r3, #3
 8000a88:	6093      	str	r3, [r2, #8]
	TIM3->SMCR |= TIM_SMCR_SMS_0 | TIM_SMCR_SMS_1;
 8000a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8000afc <Encoder_init+0x170>)
 8000a8c:	689b      	ldr	r3, [r3, #8]
 8000a8e:	4a1b      	ldr	r2, [pc, #108]	@ (8000afc <Encoder_init+0x170>)
 8000a90:	f043 0303 	orr.w	r3, r3, #3
 8000a94:	6093      	str	r3, [r2, #8]
	TIM4->SMCR |= TIM_SMCR_SMS_0 | TIM_SMCR_SMS_1;
 8000a96:	4b1a      	ldr	r3, [pc, #104]	@ (8000b00 <Encoder_init+0x174>)
 8000a98:	689b      	ldr	r3, [r3, #8]
 8000a9a:	4a19      	ldr	r2, [pc, #100]	@ (8000b00 <Encoder_init+0x174>)
 8000a9c:	f043 0303 	orr.w	r3, r3, #3
 8000aa0:	6093      	str	r3, [r2, #8]


	TIM3->DIER |= TIM_DIER_UIE;
 8000aa2:	4b16      	ldr	r3, [pc, #88]	@ (8000afc <Encoder_init+0x170>)
 8000aa4:	68db      	ldr	r3, [r3, #12]
 8000aa6:	4a15      	ldr	r2, [pc, #84]	@ (8000afc <Encoder_init+0x170>)
 8000aa8:	f043 0301 	orr.w	r3, r3, #1
 8000aac:	60d3      	str	r3, [r2, #12]
	TIM4->DIER |= TIM_DIER_UIE;
 8000aae:	4b14      	ldr	r3, [pc, #80]	@ (8000b00 <Encoder_init+0x174>)
 8000ab0:	68db      	ldr	r3, [r3, #12]
 8000ab2:	4a13      	ldr	r2, [pc, #76]	@ (8000b00 <Encoder_init+0x174>)
 8000ab4:	f043 0301 	orr.w	r3, r3, #1
 8000ab8:	60d3      	str	r3, [r2, #12]


	NVIC_EnableIRQ(TIM3_IRQn);
 8000aba:	201d      	movs	r0, #29
 8000abc:	f7ff ff48 	bl	8000950 <__NVIC_EnableIRQ>
	NVIC_EnableIRQ(TIM4_IRQn);
 8000ac0:	201e      	movs	r0, #30
 8000ac2:	f7ff ff45 	bl	8000950 <__NVIC_EnableIRQ>

	// Ensure non-inverted configuration for complementary signals
	TIM2->CR1 |= TIM_CR1_CEN;
 8000ac6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ad0:	f043 0301 	orr.w	r3, r3, #1
 8000ad4:	6013      	str	r3, [r2, #0]
	TIM3->CR1 |= TIM_CR1_CEN;
 8000ad6:	4b09      	ldr	r3, [pc, #36]	@ (8000afc <Encoder_init+0x170>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	4a08      	ldr	r2, [pc, #32]	@ (8000afc <Encoder_init+0x170>)
 8000adc:	f043 0301 	orr.w	r3, r3, #1
 8000ae0:	6013      	str	r3, [r2, #0]
	TIM4->CR1 |= TIM_CR1_CEN;
 8000ae2:	4b07      	ldr	r3, [pc, #28]	@ (8000b00 <Encoder_init+0x174>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	4a06      	ldr	r2, [pc, #24]	@ (8000b00 <Encoder_init+0x174>)
 8000ae8:	f043 0301 	orr.w	r3, r3, #1
 8000aec:	6013      	str	r3, [r2, #0]


}
 8000aee:	bf00      	nop
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	48000400 	.word	0x48000400
 8000af8:	40021000 	.word	0x40021000
 8000afc:	40000400 	.word	0x40000400
 8000b00:	40000800 	.word	0x40000800

08000b04 <GetValueEncoder>:
 *
 * @Note              -

 *//////////////////////////////////////////////////////////////////////

int32_t GetValueEncoder(uint8_t channel){
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	71fb      	strb	r3, [r7, #7]
	switch (channel) {
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	2b02      	cmp	r3, #2
 8000b12:	d012      	beq.n	8000b3a <GetValueEncoder+0x36>
 8000b14:	2b02      	cmp	r3, #2
 8000b16:	dc18      	bgt.n	8000b4a <GetValueEncoder+0x46>
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d002      	beq.n	8000b22 <GetValueEncoder+0x1e>
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d008      	beq.n	8000b32 <GetValueEncoder+0x2e>
 8000b20:	e013      	b.n	8000b4a <GetValueEncoder+0x46>
				case 0: return (encoder_count[2] & 0xFFFF0000) | TIM4->CNT; //M3
 8000b22:	4b0d      	ldr	r3, [pc, #52]	@ (8000b58 <GetValueEncoder+0x54>)
 8000b24:	689b      	ldr	r3, [r3, #8]
 8000b26:	0c1b      	lsrs	r3, r3, #16
 8000b28:	041b      	lsls	r3, r3, #16
 8000b2a:	4a0c      	ldr	r2, [pc, #48]	@ (8000b5c <GetValueEncoder+0x58>)
 8000b2c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	e00c      	b.n	8000b4c <GetValueEncoder+0x48>
		        case 1: return (int32_t)(TIM2->CNT); //M4
 8000b32:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b38:	e008      	b.n	8000b4c <GetValueEncoder+0x48>
		        case 2: return (encoder_count[1] & 0xFFFF0000) | TIM3->CNT; //M1
 8000b3a:	4b07      	ldr	r3, [pc, #28]	@ (8000b58 <GetValueEncoder+0x54>)
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	0c1b      	lsrs	r3, r3, #16
 8000b40:	041b      	lsls	r3, r3, #16
 8000b42:	4a07      	ldr	r2, [pc, #28]	@ (8000b60 <GetValueEncoder+0x5c>)
 8000b44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8000b46:	4313      	orrs	r3, r2
 8000b48:	e000      	b.n	8000b4c <GetValueEncoder+0x48>
	}
	return 0;
 8000b4a:	2300      	movs	r3, #0
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	370c      	adds	r7, #12
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr
 8000b58:	2000007c 	.word	0x2000007c
 8000b5c:	40000800 	.word	0x40000800
 8000b60:	40000400 	.word	0x40000400

08000b64 <TIM3_IRQHandler>:


void TIM3_IRQHandler(void) {
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
    if (TIM3->SR & TIM_SR_UIF) {
 8000b68:	4b11      	ldr	r3, [pc, #68]	@ (8000bb0 <TIM3_IRQHandler+0x4c>)
 8000b6a:	691b      	ldr	r3, [r3, #16]
 8000b6c:	f003 0301 	and.w	r3, r3, #1
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d018      	beq.n	8000ba6 <TIM3_IRQHandler+0x42>
        TIM3->SR &= ~TIM_SR_UIF;
 8000b74:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb0 <TIM3_IRQHandler+0x4c>)
 8000b76:	691b      	ldr	r3, [r3, #16]
 8000b78:	4a0d      	ldr	r2, [pc, #52]	@ (8000bb0 <TIM3_IRQHandler+0x4c>)
 8000b7a:	f023 0301 	bic.w	r3, r3, #1
 8000b7e:	6113      	str	r3, [r2, #16]
        if (TIM3->CR1 & TIM_CR1_DIR)
 8000b80:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb0 <TIM3_IRQHandler+0x4c>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f003 0310 	and.w	r3, r3, #16
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d006      	beq.n	8000b9a <TIM3_IRQHandler+0x36>
            encoder_count[1] -= 65536;
 8000b8c:	4b09      	ldr	r3, [pc, #36]	@ (8000bb4 <TIM3_IRQHandler+0x50>)
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8000b94:	4a07      	ldr	r2, [pc, #28]	@ (8000bb4 <TIM3_IRQHandler+0x50>)
 8000b96:	6053      	str	r3, [r2, #4]
        else
            encoder_count[1] += 65536;
    }
}
 8000b98:	e005      	b.n	8000ba6 <TIM3_IRQHandler+0x42>
            encoder_count[1] += 65536;
 8000b9a:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <TIM3_IRQHandler+0x50>)
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000ba2:	4a04      	ldr	r2, [pc, #16]	@ (8000bb4 <TIM3_IRQHandler+0x50>)
 8000ba4:	6053      	str	r3, [r2, #4]
}
 8000ba6:	bf00      	nop
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	40000400 	.word	0x40000400
 8000bb4:	2000007c 	.word	0x2000007c

08000bb8 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void) {
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
    if (TIM4->SR & TIM_SR_UIF) {
 8000bbc:	4b11      	ldr	r3, [pc, #68]	@ (8000c04 <TIM4_IRQHandler+0x4c>)
 8000bbe:	691b      	ldr	r3, [r3, #16]
 8000bc0:	f003 0301 	and.w	r3, r3, #1
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d018      	beq.n	8000bfa <TIM4_IRQHandler+0x42>
        TIM4->SR &= ~TIM_SR_UIF;
 8000bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8000c04 <TIM4_IRQHandler+0x4c>)
 8000bca:	691b      	ldr	r3, [r3, #16]
 8000bcc:	4a0d      	ldr	r2, [pc, #52]	@ (8000c04 <TIM4_IRQHandler+0x4c>)
 8000bce:	f023 0301 	bic.w	r3, r3, #1
 8000bd2:	6113      	str	r3, [r2, #16]
        if (TIM4->CR1 & TIM_CR1_DIR)
 8000bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8000c04 <TIM4_IRQHandler+0x4c>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f003 0310 	and.w	r3, r3, #16
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d006      	beq.n	8000bee <TIM4_IRQHandler+0x36>
            encoder_count[2] -= 65536;
 8000be0:	4b09      	ldr	r3, [pc, #36]	@ (8000c08 <TIM4_IRQHandler+0x50>)
 8000be2:	689b      	ldr	r3, [r3, #8]
 8000be4:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8000be8:	4a07      	ldr	r2, [pc, #28]	@ (8000c08 <TIM4_IRQHandler+0x50>)
 8000bea:	6093      	str	r3, [r2, #8]
        else
            encoder_count[2] += 65536;
    }
}
 8000bec:	e005      	b.n	8000bfa <TIM4_IRQHandler+0x42>
            encoder_count[2] += 65536;
 8000bee:	4b06      	ldr	r3, [pc, #24]	@ (8000c08 <TIM4_IRQHandler+0x50>)
 8000bf0:	689b      	ldr	r3, [r3, #8]
 8000bf2:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000bf6:	4a04      	ldr	r2, [pc, #16]	@ (8000c08 <TIM4_IRQHandler+0x50>)
 8000bf8:	6093      	str	r3, [r2, #8]
}
 8000bfa:	bf00      	nop
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr
 8000c04:	40000800 	.word	0x40000800
 8000c08:	2000007c 	.word	0x2000007c

08000c0c <GPIO_pinMode>:
 *      Author: Admin
 */

#include "gpio.h"

void GPIO_pinMode(GPIO_TypeDef *pGPIO,uint8_t pin,uint8_t mode,uint8_t speed,uint8_t pupd,uint8_t AFRLH){
 8000c0c:	b4b0      	push	{r4, r5, r7}
 8000c0e:	b093      	sub	sp, #76	@ 0x4c
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	4608      	mov	r0, r1
 8000c16:	4611      	mov	r1, r2
 8000c18:	461a      	mov	r2, r3
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	70fb      	strb	r3, [r7, #3]
 8000c1e:	460b      	mov	r3, r1
 8000c20:	70bb      	strb	r3, [r7, #2]
 8000c22:	4613      	mov	r3, r2
 8000c24:	707b      	strb	r3, [r7, #1]
		static uint16_t clock = 0;
		GPIO_TypeDef * gpio_ports[] = {GPIOA,GPIOB,GPIOC,GPIOD,GPIOE,GPIOF,GPIOG};
 8000c26:	4b64      	ldr	r3, [pc, #400]	@ (8000db8 <GPIO_pinMode+0x1ac>)
 8000c28:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8000c2c:	461d      	mov	r5, r3
 8000c2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c32:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c36:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		uint32_t gpio_enable_bits[] = {RCC_GPIOA, RCC_GPIOB, RCC_GPIOC, RCC_GPIOD, RCC_GPIOE, RCC_GPIOF,RCC_GPIOG};
 8000c3a:	4b60      	ldr	r3, [pc, #384]	@ (8000dbc <GPIO_pinMode+0x1b0>)
 8000c3c:	f107 040c 	add.w	r4, r7, #12
 8000c40:	461d      	mov	r5, r3
 8000c42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c46:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c4a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		for (uint8_t i = 0; i <= 6; i++) {
 8000c4e:	2300      	movs	r3, #0
 8000c50:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000c54:	e036      	b.n	8000cc4 <GPIO_pinMode+0xb8>
		     if (pGPIO == gpio_ports[i] && !(clock & gpio_enable_bits[i])) {
 8000c56:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000c5a:	009b      	lsls	r3, r3, #2
 8000c5c:	3348      	adds	r3, #72	@ 0x48
 8000c5e:	443b      	add	r3, r7
 8000c60:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8000c64:	687a      	ldr	r2, [r7, #4]
 8000c66:	429a      	cmp	r2, r3
 8000c68:	d127      	bne.n	8000cba <GPIO_pinMode+0xae>
 8000c6a:	4b55      	ldr	r3, [pc, #340]	@ (8000dc0 <GPIO_pinMode+0x1b4>)
 8000c6c:	881b      	ldrh	r3, [r3, #0]
 8000c6e:	461a      	mov	r2, r3
 8000c70:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	3348      	adds	r3, #72	@ 0x48
 8000c78:	443b      	add	r3, r7
 8000c7a:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8000c7e:	4013      	ands	r3, r2
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d11a      	bne.n	8000cba <GPIO_pinMode+0xae>
		          RCC->AHB2ENR |= gpio_enable_bits[i];
 8000c84:	4b4f      	ldr	r3, [pc, #316]	@ (8000dc4 <GPIO_pinMode+0x1b8>)
 8000c86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000c88:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	3348      	adds	r3, #72	@ 0x48
 8000c90:	443b      	add	r3, r7
 8000c92:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8000c96:	494b      	ldr	r1, [pc, #300]	@ (8000dc4 <GPIO_pinMode+0x1b8>)
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	64cb      	str	r3, [r1, #76]	@ 0x4c
		          clock |= gpio_enable_bits[i];
 8000c9c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	3348      	adds	r3, #72	@ 0x48
 8000ca4:	443b      	add	r3, r7
 8000ca6:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	4b44      	ldr	r3, [pc, #272]	@ (8000dc0 <GPIO_pinMode+0x1b4>)
 8000cae:	881b      	ldrh	r3, [r3, #0]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	b29a      	uxth	r2, r3
 8000cb4:	4b42      	ldr	r3, [pc, #264]	@ (8000dc0 <GPIO_pinMode+0x1b4>)
 8000cb6:	801a      	strh	r2, [r3, #0]
		          break;
 8000cb8:	e008      	b.n	8000ccc <GPIO_pinMode+0xc0>
		for (uint8_t i = 0; i <= 6; i++) {
 8000cba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000cc4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000cc8:	2b06      	cmp	r3, #6
 8000cca:	d9c4      	bls.n	8000c56 <GPIO_pinMode+0x4a>
		     	 }
		     }
		pGPIO->MODER	&= 	~(0x3 << (pin*2));
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	78fa      	ldrb	r2, [r7, #3]
 8000cd2:	0052      	lsls	r2, r2, #1
 8000cd4:	2103      	movs	r1, #3
 8000cd6:	fa01 f202 	lsl.w	r2, r1, r2
 8000cda:	43d2      	mvns	r2, r2
 8000cdc:	401a      	ands	r2, r3
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	601a      	str	r2, [r3, #0]
		pGPIO->MODER 	|= 	(mode << (pin*2));
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	78b9      	ldrb	r1, [r7, #2]
 8000ce8:	78fa      	ldrb	r2, [r7, #3]
 8000cea:	0052      	lsls	r2, r2, #1
 8000cec:	fa01 f202 	lsl.w	r2, r1, r2
 8000cf0:	431a      	orrs	r2, r3
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	601a      	str	r2, [r3, #0]

		pGPIO->OSPEEDR 	&= 	~(0x3 << (pin*2));
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	689b      	ldr	r3, [r3, #8]
 8000cfa:	78fa      	ldrb	r2, [r7, #3]
 8000cfc:	0052      	lsls	r2, r2, #1
 8000cfe:	2103      	movs	r1, #3
 8000d00:	fa01 f202 	lsl.w	r2, r1, r2
 8000d04:	43d2      	mvns	r2, r2
 8000d06:	401a      	ands	r2, r3
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	609a      	str	r2, [r3, #8]
		pGPIO->OSPEEDR 	|= 	(speed << (pin*2));
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	689b      	ldr	r3, [r3, #8]
 8000d10:	7879      	ldrb	r1, [r7, #1]
 8000d12:	78fa      	ldrb	r2, [r7, #3]
 8000d14:	0052      	lsls	r2, r2, #1
 8000d16:	fa01 f202 	lsl.w	r2, r1, r2
 8000d1a:	431a      	orrs	r2, r3
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	609a      	str	r2, [r3, #8]
		pGPIO->PUPDR 	&= 	~(0x3 << (pin*2));
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	68db      	ldr	r3, [r3, #12]
 8000d24:	78fa      	ldrb	r2, [r7, #3]
 8000d26:	0052      	lsls	r2, r2, #1
 8000d28:	2103      	movs	r1, #3
 8000d2a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d2e:	43d2      	mvns	r2, r2
 8000d30:	401a      	ands	r2, r3
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	60da      	str	r2, [r3, #12]
		pGPIO->PUPDR 	|= 	(pupd << (pin*2));
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	68db      	ldr	r3, [r3, #12]
 8000d3a:	f897 1058 	ldrb.w	r1, [r7, #88]	@ 0x58
 8000d3e:	78fa      	ldrb	r2, [r7, #3]
 8000d40:	0052      	lsls	r2, r2, #1
 8000d42:	fa01 f202 	lsl.w	r2, r1, r2
 8000d46:	431a      	orrs	r2, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	60da      	str	r2, [r3, #12]

		if(mode == 0x2){
 8000d4c:	78bb      	ldrb	r3, [r7, #2]
 8000d4e:	2b02      	cmp	r3, #2
 8000d50:	d12d      	bne.n	8000dae <GPIO_pinMode+0x1a2>
			pGPIO->AFR[pin/8] &= ~(0xF << ((pin%8)*4));
 8000d52:	78fb      	ldrb	r3, [r7, #3]
 8000d54:	08db      	lsrs	r3, r3, #3
 8000d56:	b2d8      	uxtb	r0, r3
 8000d58:	4602      	mov	r2, r0
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	3208      	adds	r2, #8
 8000d5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d62:	78fa      	ldrb	r2, [r7, #3]
 8000d64:	f002 0207 	and.w	r2, r2, #7
 8000d68:	0092      	lsls	r2, r2, #2
 8000d6a:	210f      	movs	r1, #15
 8000d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d70:	43d2      	mvns	r2, r2
 8000d72:	4611      	mov	r1, r2
 8000d74:	4602      	mov	r2, r0
 8000d76:	4019      	ands	r1, r3
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	3208      	adds	r2, #8
 8000d7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			pGPIO->AFR[pin/8] |= (AFRLH << ((pin%8)*4));
 8000d80:	78fb      	ldrb	r3, [r7, #3]
 8000d82:	08db      	lsrs	r3, r3, #3
 8000d84:	b2d8      	uxtb	r0, r3
 8000d86:	4602      	mov	r2, r0
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	3208      	adds	r2, #8
 8000d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d90:	f897 105c 	ldrb.w	r1, [r7, #92]	@ 0x5c
 8000d94:	78fa      	ldrb	r2, [r7, #3]
 8000d96:	f002 0207 	and.w	r2, r2, #7
 8000d9a:	0092      	lsls	r2, r2, #2
 8000d9c:	fa01 f202 	lsl.w	r2, r1, r2
 8000da0:	4611      	mov	r1, r2
 8000da2:	4602      	mov	r2, r0
 8000da4:	4319      	orrs	r1, r3
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	3208      	adds	r2, #8
 8000daa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		}

	}
 8000dae:	bf00      	nop
 8000db0:	374c      	adds	r7, #76	@ 0x4c
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bcb0      	pop	{r4, r5, r7}
 8000db6:	4770      	bx	lr
 8000db8:	08001a00 	.word	0x08001a00
 8000dbc:	08001a1c 	.word	0x08001a1c
 8000dc0:	20000088 	.word	0x20000088
 8000dc4:	40021000 	.word	0x40021000

08000dc8 <GPIO_write>:



void GPIO_write(GPIO_TypeDef *pGPIO,uint8_t pin,uint8_t status){
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	460b      	mov	r3, r1
 8000dd2:	70fb      	strb	r3, [r7, #3]
 8000dd4:	4613      	mov	r3, r2
 8000dd6:	70bb      	strb	r3, [r7, #2]

	if(status == 1){
 8000dd8:	78bb      	ldrb	r3, [r7, #2]
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d109      	bne.n	8000df2 <GPIO_write+0x2a>
		pGPIO->ODR |= (1 << pin);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	695b      	ldr	r3, [r3, #20]
 8000de2:	78fa      	ldrb	r2, [r7, #3]
 8000de4:	2101      	movs	r1, #1
 8000de6:	fa01 f202 	lsl.w	r2, r1, r2
 8000dea:	431a      	orrs	r2, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	615a      	str	r2, [r3, #20]
	}else{
		pGPIO->ODR &= ~(1 << pin);
	}

}
 8000df0:	e009      	b.n	8000e06 <GPIO_write+0x3e>
		pGPIO->ODR &= ~(1 << pin);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	695b      	ldr	r3, [r3, #20]
 8000df6:	78fa      	ldrb	r2, [r7, #3]
 8000df8:	2101      	movs	r1, #1
 8000dfa:	fa01 f202 	lsl.w	r2, r1, r2
 8000dfe:	43d2      	mvns	r2, r2
 8000e00:	401a      	ands	r2, r3
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	615a      	str	r2, [r3, #20]
}
 8000e06:	bf00      	nop
 8000e08:	370c      	adds	r7, #12
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
	...

08000e14 <main>:
extern volatile int16_t setpoint_M4;

volatile uint8_t spi_value = 0;

int main(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af02      	add	r7, sp, #8
	/*clock 100MHz*/
	clk_init();
 8000e1a:	f7ff fd33 	bl	8000884 <clk_init>
	SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));
 8000e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000e94 <main+0x80>)
 8000e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e24:	4a1b      	ldr	r2, [pc, #108]	@ (8000e94 <main+0x80>)
 8000e26:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e2a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	/*Set output LED*/
	GPIO_pinMode(GPIOC,15,OUTPUT,LOW_SPEED,NO_PUPD,NO_AF);
 8000e2e:	23ff      	movs	r3, #255	@ 0xff
 8000e30:	9301      	str	r3, [sp, #4]
 8000e32:	2300      	movs	r3, #0
 8000e34:	9300      	str	r3, [sp, #0]
 8000e36:	2300      	movs	r3, #0
 8000e38:	2201      	movs	r2, #1
 8000e3a:	210f      	movs	r1, #15
 8000e3c:	4816      	ldr	r0, [pc, #88]	@ (8000e98 <main+0x84>)
 8000e3e:	f7ff fee5 	bl	8000c0c <GPIO_pinMode>
	GPIO_pinMode(GPIOC,13,OUTPUT,LOW_SPEED,NO_PUPD,NO_AF);
 8000e42:	23ff      	movs	r3, #255	@ 0xff
 8000e44:	9301      	str	r3, [sp, #4]
 8000e46:	2300      	movs	r3, #0
 8000e48:	9300      	str	r3, [sp, #0]
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	210d      	movs	r1, #13
 8000e50:	4811      	ldr	r0, [pc, #68]	@ (8000e98 <main+0x84>)
 8000e52:	f7ff fedb 	bl	8000c0c <GPIO_pinMode>
	GPIO_pinMode(GPIOC,14,OUTPUT,LOW_SPEED,NO_PUPD,NO_AF);
 8000e56:	23ff      	movs	r3, #255	@ 0xff
 8000e58:	9301      	str	r3, [sp, #4]
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	9300      	str	r3, [sp, #0]
 8000e5e:	2300      	movs	r3, #0
 8000e60:	2201      	movs	r2, #1
 8000e62:	210e      	movs	r1, #14
 8000e64:	480c      	ldr	r0, [pc, #48]	@ (8000e98 <main+0x84>)
 8000e66:	f7ff fed1 	bl	8000c0c <GPIO_pinMode>
	GPIO_write(GPIOC,15,HIGH);
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	210f      	movs	r1, #15
 8000e6e:	480a      	ldr	r0, [pc, #40]	@ (8000e98 <main+0x84>)
 8000e70:	f7ff ffaa 	bl	8000dc8 <GPIO_write>
	/*initial motor control*/
	motor_init();
 8000e74:	f000 f8ca 	bl	800100c <motor_init>
	Encoder_init();
 8000e78:	f7ff fd88 	bl	800098c <Encoder_init>
	Spi_init();
 8000e7c:	f000 fcee 	bl	800185c <Spi_init>
	/*Robot Stop*/
	Omnicontrol('s');
 8000e80:	2073      	movs	r0, #115	@ 0x73
 8000e82:	f000 f99b 	bl	80011bc <Omnicontrol>

	while(1){
		Omnicontrol((char)(spi_value));
 8000e86:	4b05      	ldr	r3, [pc, #20]	@ (8000e9c <main+0x88>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f000 f995 	bl	80011bc <Omnicontrol>
 8000e92:	e7f8      	b.n	8000e86 <main+0x72>
 8000e94:	e000ed00 	.word	0xe000ed00
 8000e98:	48000800 	.word	0x48000800
 8000e9c:	2000008a 	.word	0x2000008a

08000ea0 <TIM7_IRQHandler>:
}



/*Sampling every 100ms*/
void TIM7_IRQHandler(void) {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
    if (TIM7->SR & TIM_SR_UIF) {
 8000ea4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f14 <TIM7_IRQHandler+0x74>)
 8000ea6:	691b      	ldr	r3, [r3, #16]
 8000ea8:	f003 0301 	and.w	r3, r3, #1
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d02e      	beq.n	8000f0e <TIM7_IRQHandler+0x6e>
        TIM7->SR &= ~TIM_SR_UIF;
 8000eb0:	4b18      	ldr	r3, [pc, #96]	@ (8000f14 <TIM7_IRQHandler+0x74>)
 8000eb2:	691b      	ldr	r3, [r3, #16]
 8000eb4:	4a17      	ldr	r2, [pc, #92]	@ (8000f14 <TIM7_IRQHandler+0x74>)
 8000eb6:	f023 0301 	bic.w	r3, r3, #1
 8000eba:	6113      	str	r3, [r2, #16]
        sprintf(rpm," M1 : %f ",Count[2].Vrpm);
        sprintf(str," setpoint : %d  ",check);
        USART2_SendString(str);
        USART2_SendString(str);
#endif
       VelocityEn();
 8000ebc:	f000 fa62 	bl	8001384 <VelocityEn>
       rotateMotor(MOTOR_M1,pid_control(setpoint_M1, &PIDControllers[MOTOR_M1], &Count[MOTOR_M1]));
 8000ec0:	4b15      	ldr	r3, [pc, #84]	@ (8000f18 <TIM7_IRQHandler+0x78>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	b21b      	sxth	r3, r3
 8000ec6:	4a15      	ldr	r2, [pc, #84]	@ (8000f1c <TIM7_IRQHandler+0x7c>)
 8000ec8:	4915      	ldr	r1, [pc, #84]	@ (8000f20 <TIM7_IRQHandler+0x80>)
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f000 fa9c 	bl	8001408 <pid_control>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	2002      	movs	r0, #2
 8000ed6:	f000 f8a3 	bl	8001020 <rotateMotor>
       rotateMotor(MOTOR_M3, pid_control(setpoint_M3, &PIDControllers[MOTOR_M3], &Count[MOTOR_M3]));
 8000eda:	4b12      	ldr	r3, [pc, #72]	@ (8000f24 <TIM7_IRQHandler+0x84>)
 8000edc:	881b      	ldrh	r3, [r3, #0]
 8000ede:	b21b      	sxth	r3, r3
 8000ee0:	4a11      	ldr	r2, [pc, #68]	@ (8000f28 <TIM7_IRQHandler+0x88>)
 8000ee2:	4912      	ldr	r1, [pc, #72]	@ (8000f2c <TIM7_IRQHandler+0x8c>)
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f000 fa8f 	bl	8001408 <pid_control>
 8000eea:	4603      	mov	r3, r0
 8000eec:	4619      	mov	r1, r3
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f000 f896 	bl	8001020 <rotateMotor>
       rotateMotor(MOTOR_M4, pid_control(setpoint_M4, &PIDControllers[MOTOR_M4], &Count[MOTOR_M4]));
 8000ef4:	4b0e      	ldr	r3, [pc, #56]	@ (8000f30 <TIM7_IRQHandler+0x90>)
 8000ef6:	881b      	ldrh	r3, [r3, #0]
 8000ef8:	b21b      	sxth	r3, r3
 8000efa:	4a0e      	ldr	r2, [pc, #56]	@ (8000f34 <TIM7_IRQHandler+0x94>)
 8000efc:	490e      	ldr	r1, [pc, #56]	@ (8000f38 <TIM7_IRQHandler+0x98>)
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 fa82 	bl	8001408 <pid_control>
 8000f04:	4603      	mov	r3, r0
 8000f06:	4619      	mov	r1, r3
 8000f08:	2001      	movs	r0, #1
 8000f0a:	f000 f889 	bl	8001020 <rotateMotor>
    }
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	40001400 	.word	0x40001400
 8000f18:	2000008c 	.word	0x2000008c
 8000f1c:	200000ac 	.word	0x200000ac
 8000f20:	20000048 	.word	0x20000048
 8000f24:	2000008e 	.word	0x2000008e
 8000f28:	20000094 	.word	0x20000094
 8000f2c:	20000018 	.word	0x20000018
 8000f30:	20000090 	.word	0x20000090
 8000f34:	200000a0 	.word	0x200000a0
 8000f38:	20000030 	.word	0x20000030

08000f3c <SPI2_IRQHandler>:


void SPI2_IRQHandler(void){
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
	/* RXNE: receive not empty */
	if (SPI2->SR & SPI_SR_RXNE){
 8000f40:	4b0c      	ldr	r3, [pc, #48]	@ (8000f74 <SPI2_IRQHandler+0x38>)
 8000f42:	689b      	ldr	r3, [r3, #8]
 8000f44:	f003 0301 	and.w	r3, r3, #1
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d004      	beq.n	8000f56 <SPI2_IRQHandler+0x1a>
		/*read RXFIFO*/
		spi_value = (uint8_t)SPI2->DR;
 8000f4c:	4b09      	ldr	r3, [pc, #36]	@ (8000f74 <SPI2_IRQHandler+0x38>)
 8000f4e:	68db      	ldr	r3, [r3, #12]
 8000f50:	b2da      	uxtb	r2, r3
 8000f52:	4b09      	ldr	r3, [pc, #36]	@ (8000f78 <SPI2_IRQHandler+0x3c>)
 8000f54:	701a      	strb	r2, [r3, #0]
	}
	if(SPI2->SR & SPI_SR_OVR){
 8000f56:	4b07      	ldr	r3, [pc, #28]	@ (8000f74 <SPI2_IRQHandler+0x38>)
 8000f58:	689b      	ldr	r3, [r3, #8]
 8000f5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d003      	beq.n	8000f6a <SPI2_IRQHandler+0x2e>
		 (void)SPI2->DR;
 8000f62:	4b04      	ldr	r3, [pc, #16]	@ (8000f74 <SPI2_IRQHandler+0x38>)
 8000f64:	68db      	ldr	r3, [r3, #12]
		 (void)SPI2->SR;
 8000f66:	4b03      	ldr	r3, [pc, #12]	@ (8000f74 <SPI2_IRQHandler+0x38>)
 8000f68:	689b      	ldr	r3, [r3, #8]
	}
}
 8000f6a:	bf00      	nop
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	40003800 	.word	0x40003800
 8000f78:	2000008a 	.word	0x2000008a

08000f7c <__NVIC_EnableIRQ>:
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	db0b      	blt.n	8000fa6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	f003 021f 	and.w	r2, r3, #31
 8000f94:	4907      	ldr	r1, [pc, #28]	@ (8000fb4 <__NVIC_EnableIRQ+0x38>)
 8000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9a:	095b      	lsrs	r3, r3, #5
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000fa6:	bf00      	nop
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	e000e100 	.word	0xe000e100

08000fb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	6039      	str	r1, [r7, #0]
 8000fc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	db0a      	blt.n	8000fe2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	b2da      	uxtb	r2, r3
 8000fd0:	490c      	ldr	r1, [pc, #48]	@ (8001004 <__NVIC_SetPriority+0x4c>)
 8000fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd6:	0112      	lsls	r2, r2, #4
 8000fd8:	b2d2      	uxtb	r2, r2
 8000fda:	440b      	add	r3, r1
 8000fdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fe0:	e00a      	b.n	8000ff8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	b2da      	uxtb	r2, r3
 8000fe6:	4908      	ldr	r1, [pc, #32]	@ (8001008 <__NVIC_SetPriority+0x50>)
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	f003 030f 	and.w	r3, r3, #15
 8000fee:	3b04      	subs	r3, #4
 8000ff0:	0112      	lsls	r2, r2, #4
 8000ff2:	b2d2      	uxtb	r2, r2
 8000ff4:	440b      	add	r3, r1
 8000ff6:	761a      	strb	r2, [r3, #24]
}
 8000ff8:	bf00      	nop
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	e000e100 	.word	0xe000e100
 8001008:	e000ed00 	.word	0xe000ed00

0800100c <motor_init>:
		{&(TIM1->CCR1),&(TIM1->CCR2)},	//M3
		{&(TIM17->CCR1),&(TIM1->CCR3)}, //M4
        {&(TIM15->CCR1),&(TIM15->CCR2)} //M1
};

void motor_init(){
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
	Pwm_init();
 8001010:	f000 faba 	bl	8001588 <Pwm_init>
	Timer7_init();
 8001014:	f000 f91c 	bl	8001250 <Timer7_init>
	Timer6_init();
 8001018:	f000 f944 	bl	80012a4 <Timer6_init>
}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}

08001020 <rotateMotor>:
 * @return            -	None
 *
 * @Note              -

 *//////////////////////////////////////////////////////////////////////
void rotateMotor(uint8_t channel, int32_t speed){
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	6039      	str	r1, [r7, #0]
 800102a:	71fb      	strb	r3, [r7, #7]
	if (speed > 0) {
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	2b00      	cmp	r3, #0
 8001030:	dd0d      	ble.n	800104e <rotateMotor+0x2e>
	        *(motorPin[channel].ln1) = (uint32_t)speed; // Forward
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	4a1a      	ldr	r2, [pc, #104]	@ (80010a0 <rotateMotor+0x80>)
 8001036:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800103a:	683a      	ldr	r2, [r7, #0]
 800103c:	601a      	str	r2, [r3, #0]
	        *(motorPin[channel].ln2) = 0;
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	4a17      	ldr	r2, [pc, #92]	@ (80010a0 <rotateMotor+0x80>)
 8001042:	00db      	lsls	r3, r3, #3
 8001044:	4413      	add	r3, r2
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
	        *(motorPin[channel].ln2) = (uint32_t)abs(speed); // Reverse
	    } else {
	        *(motorPin[channel].ln1) = 0; // Stop
	        *(motorPin[channel].ln2) = 0;
	    }
}
 800104c:	e022      	b.n	8001094 <rotateMotor+0x74>
	    } else if (speed < 0) {
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	da12      	bge.n	800107a <rotateMotor+0x5a>
	        *(motorPin[channel].ln1) = 0;
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	4a12      	ldr	r2, [pc, #72]	@ (80010a0 <rotateMotor+0x80>)
 8001058:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
	        *(motorPin[channel].ln2) = (uint32_t)abs(speed); // Reverse
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8001066:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	4a0c      	ldr	r2, [pc, #48]	@ (80010a0 <rotateMotor+0x80>)
 800106e:	00db      	lsls	r3, r3, #3
 8001070:	4413      	add	r3, r2
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	460a      	mov	r2, r1
 8001076:	601a      	str	r2, [r3, #0]
}
 8001078:	e00c      	b.n	8001094 <rotateMotor+0x74>
	        *(motorPin[channel].ln1) = 0; // Stop
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	4a08      	ldr	r2, [pc, #32]	@ (80010a0 <rotateMotor+0x80>)
 800107e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
	        *(motorPin[channel].ln2) = 0;
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	4a05      	ldr	r2, [pc, #20]	@ (80010a0 <rotateMotor+0x80>)
 800108a:	00db      	lsls	r3, r3, #3
 800108c:	4413      	add	r3, r2
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	20000000 	.word	0x20000000

080010a4 <Omni_forward>:



void Omni_forward(){
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
	setpoint_M1 = 26;
 80010a8:	4b07      	ldr	r3, [pc, #28]	@ (80010c8 <Omni_forward+0x24>)
 80010aa:	221a      	movs	r2, #26
 80010ac:	801a      	strh	r2, [r3, #0]
	setpoint_M3 = -26;
 80010ae:	4b07      	ldr	r3, [pc, #28]	@ (80010cc <Omni_forward+0x28>)
 80010b0:	f64f 72e6 	movw	r2, #65510	@ 0xffe6
 80010b4:	801a      	strh	r2, [r3, #0]
	setpoint_M4 = 0;
 80010b6:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <Omni_forward+0x2c>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	801a      	strh	r2, [r3, #0]
}
 80010bc:	bf00      	nop
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	2000008c 	.word	0x2000008c
 80010cc:	2000008e 	.word	0x2000008e
 80010d0:	20000090 	.word	0x20000090

080010d4 <Omni_backward>:

void Omni_backward(){
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
	setpoint_M1 = -26;
 80010d8:	4b07      	ldr	r3, [pc, #28]	@ (80010f8 <Omni_backward+0x24>)
 80010da:	f64f 72e6 	movw	r2, #65510	@ 0xffe6
 80010de:	801a      	strh	r2, [r3, #0]
	setpoint_M3 = 26;
 80010e0:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <Omni_backward+0x28>)
 80010e2:	221a      	movs	r2, #26
 80010e4:	801a      	strh	r2, [r3, #0]
	setpoint_M4 = 0;
 80010e6:	4b06      	ldr	r3, [pc, #24]	@ (8001100 <Omni_backward+0x2c>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	801a      	strh	r2, [r3, #0]
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	2000008c 	.word	0x2000008c
 80010fc:	2000008e 	.word	0x2000008e
 8001100:	20000090 	.word	0x20000090

08001104 <Omni_left>:

void Omni_left(){
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
	setpoint_M1 = 26;
 8001108:	4b07      	ldr	r3, [pc, #28]	@ (8001128 <Omni_left+0x24>)
 800110a:	221a      	movs	r2, #26
 800110c:	801a      	strh	r2, [r3, #0]
	setpoint_M3 = 26;
 800110e:	4b07      	ldr	r3, [pc, #28]	@ (800112c <Omni_left+0x28>)
 8001110:	221a      	movs	r2, #26
 8001112:	801a      	strh	r2, [r3, #0]
	setpoint_M4 = -52;
 8001114:	4b06      	ldr	r3, [pc, #24]	@ (8001130 <Omni_left+0x2c>)
 8001116:	f64f 72cc 	movw	r2, #65484	@ 0xffcc
 800111a:	801a      	strh	r2, [r3, #0]
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	2000008c 	.word	0x2000008c
 800112c:	2000008e 	.word	0x2000008e
 8001130:	20000090 	.word	0x20000090

08001134 <Omni_right>:

void Omni_right(){
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
	setpoint_M1 = -26;
 8001138:	4b07      	ldr	r3, [pc, #28]	@ (8001158 <Omni_right+0x24>)
 800113a:	f64f 72e6 	movw	r2, #65510	@ 0xffe6
 800113e:	801a      	strh	r2, [r3, #0]
	setpoint_M3 = -26;
 8001140:	4b06      	ldr	r3, [pc, #24]	@ (800115c <Omni_right+0x28>)
 8001142:	f64f 72e6 	movw	r2, #65510	@ 0xffe6
 8001146:	801a      	strh	r2, [r3, #0]
	setpoint_M4 = 52;
 8001148:	4b05      	ldr	r3, [pc, #20]	@ (8001160 <Omni_right+0x2c>)
 800114a:	2234      	movs	r2, #52	@ 0x34
 800114c:	801a      	strh	r2, [r3, #0]
}
 800114e:	bf00      	nop
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	2000008c 	.word	0x2000008c
 800115c:	2000008e 	.word	0x2000008e
 8001160:	20000090 	.word	0x20000090

08001164 <Omni_stop>:

void Omni_stop(){
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
	setpoint_M1 = 0;
 8001168:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <Omni_stop+0x20>)
 800116a:	2200      	movs	r2, #0
 800116c:	801a      	strh	r2, [r3, #0]
	setpoint_M3 = 0;
 800116e:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <Omni_stop+0x24>)
 8001170:	2200      	movs	r2, #0
 8001172:	801a      	strh	r2, [r3, #0]
	setpoint_M4 = 0;
 8001174:	4b05      	ldr	r3, [pc, #20]	@ (800118c <Omni_stop+0x28>)
 8001176:	2200      	movs	r2, #0
 8001178:	801a      	strh	r2, [r3, #0]
}
 800117a:	bf00      	nop
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr
 8001184:	2000008c 	.word	0x2000008c
 8001188:	2000008e 	.word	0x2000008e
 800118c:	20000090 	.word	0x20000090

08001190 <Omni_clockwise>:


void Omni_clockwise(){
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
	setpoint_M1 = 26;
 8001194:	4b06      	ldr	r3, [pc, #24]	@ (80011b0 <Omni_clockwise+0x20>)
 8001196:	221a      	movs	r2, #26
 8001198:	801a      	strh	r2, [r3, #0]
	setpoint_M3 = 26;
 800119a:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <Omni_clockwise+0x24>)
 800119c:	221a      	movs	r2, #26
 800119e:	801a      	strh	r2, [r3, #0]
	setpoint_M4 = 26;
 80011a0:	4b05      	ldr	r3, [pc, #20]	@ (80011b8 <Omni_clockwise+0x28>)
 80011a2:	221a      	movs	r2, #26
 80011a4:	801a      	strh	r2, [r3, #0]
}
 80011a6:	bf00      	nop
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr
 80011b0:	2000008c 	.word	0x2000008c
 80011b4:	2000008e 	.word	0x2000008e
 80011b8:	20000090 	.word	0x20000090

080011bc <Omnicontrol>:

void Omnicontrol(char receive_spi){
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
	switch (receive_spi)
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	3b62      	subs	r3, #98	@ 0x62
 80011ca:	2b11      	cmp	r3, #17
 80011cc:	d838      	bhi.n	8001240 <Omnicontrol+0x84>
 80011ce:	a201      	add	r2, pc, #4	@ (adr r2, 80011d4 <Omnicontrol+0x18>)
 80011d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011d4:	08001229 	.word	0x08001229
 80011d8:	0800123b 	.word	0x0800123b
 80011dc:	08001241 	.word	0x08001241
 80011e0:	08001241 	.word	0x08001241
 80011e4:	08001223 	.word	0x08001223
 80011e8:	08001241 	.word	0x08001241
 80011ec:	08001241 	.word	0x08001241
 80011f0:	08001241 	.word	0x08001241
 80011f4:	08001241 	.word	0x08001241
 80011f8:	08001241 	.word	0x08001241
 80011fc:	0800122f 	.word	0x0800122f
 8001200:	08001241 	.word	0x08001241
 8001204:	08001241 	.word	0x08001241
 8001208:	08001241 	.word	0x08001241
 800120c:	08001241 	.word	0x08001241
 8001210:	08001241 	.word	0x08001241
 8001214:	08001235 	.word	0x08001235
 8001218:	0800121d 	.word	0x0800121d
	{
	case stop:		Omni_stop();		break;
 800121c:	f7ff ffa2 	bl	8001164 <Omni_stop>
 8001220:	e011      	b.n	8001246 <Omnicontrol+0x8a>
	case forward:	Omni_forward();		break;
 8001222:	f7ff ff3f 	bl	80010a4 <Omni_forward>
 8001226:	e00e      	b.n	8001246 <Omnicontrol+0x8a>
	case backward:	Omni_backward();	break;
 8001228:	f7ff ff54 	bl	80010d4 <Omni_backward>
 800122c:	e00b      	b.n	8001246 <Omnicontrol+0x8a>
	case left:		Omni_left();		break;
 800122e:	f7ff ff69 	bl	8001104 <Omni_left>
 8001232:	e008      	b.n	8001246 <Omnicontrol+0x8a>
	case right:		Omni_right();		break;
 8001234:	f7ff ff7e 	bl	8001134 <Omni_right>
 8001238:	e005      	b.n	8001246 <Omnicontrol+0x8a>
	case CLOCKWISE: Omni_clockwise();	break;
 800123a:	f7ff ffa9 	bl	8001190 <Omni_clockwise>
 800123e:	e002      	b.n	8001246 <Omnicontrol+0x8a>

	default:
		Omni_stop();
 8001240:	f7ff ff90 	bl	8001164 <Omni_stop>
		break;
 8001244:	bf00      	nop
	}
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop

08001250 <Timer7_init>:



void Timer7_init(){
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0

	 RCC->APB1ENR1 |= RCC_APB1ENR1_TIM7EN;
 8001254:	4b11      	ldr	r3, [pc, #68]	@ (800129c <Timer7_init+0x4c>)
 8001256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001258:	4a10      	ldr	r2, [pc, #64]	@ (800129c <Timer7_init+0x4c>)
 800125a:	f043 0320 	orr.w	r3, r3, #32
 800125e:	6593      	str	r3, [r2, #88]	@ 0x58


	 TIM7->PSC = 999;
 8001260:	4b0f      	ldr	r3, [pc, #60]	@ (80012a0 <Timer7_init+0x50>)
 8001262:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001266:	629a      	str	r2, [r3, #40]	@ 0x28
	 TIM7->ARR = 9999;
 8001268:	4b0d      	ldr	r3, [pc, #52]	@ (80012a0 <Timer7_init+0x50>)
 800126a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800126e:	62da      	str	r2, [r3, #44]	@ 0x2c

	 // Enable update interrupt
	 TIM7->DIER |= TIM_DIER_UIE;
 8001270:	4b0b      	ldr	r3, [pc, #44]	@ (80012a0 <Timer7_init+0x50>)
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	4a0a      	ldr	r2, [pc, #40]	@ (80012a0 <Timer7_init+0x50>)
 8001276:	f043 0301 	orr.w	r3, r3, #1
 800127a:	60d3      	str	r3, [r2, #12]

	 // Enable TIM16
	 TIM7->CR1 |= TIM_CR1_CEN;
 800127c:	4b08      	ldr	r3, [pc, #32]	@ (80012a0 <Timer7_init+0x50>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a07      	ldr	r2, [pc, #28]	@ (80012a0 <Timer7_init+0x50>)
 8001282:	f043 0301 	orr.w	r3, r3, #1
 8001286:	6013      	str	r3, [r2, #0]


	 NVIC_EnableIRQ(TIM7_IRQn);
 8001288:	2037      	movs	r0, #55	@ 0x37
 800128a:	f7ff fe77 	bl	8000f7c <__NVIC_EnableIRQ>
	 NVIC_SetPriority(TIM7_IRQn,2);
 800128e:	2102      	movs	r1, #2
 8001290:	2037      	movs	r0, #55	@ 0x37
 8001292:	f7ff fe91 	bl	8000fb8 <__NVIC_SetPriority>
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40021000 	.word	0x40021000
 80012a0:	40001400 	.word	0x40001400

080012a4 <Timer6_init>:
void Timer6_init(){
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0

	 RCC->APB1ENR1 |= RCC_APB1ENR1_TIM6EN;
 80012a8:	4b11      	ldr	r3, [pc, #68]	@ (80012f0 <Timer6_init+0x4c>)
 80012aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ac:	4a10      	ldr	r2, [pc, #64]	@ (80012f0 <Timer6_init+0x4c>)
 80012ae:	f043 0310 	orr.w	r3, r3, #16
 80012b2:	6593      	str	r3, [r2, #88]	@ 0x58


	 TIM6->PSC = 19999;
 80012b4:	4b0f      	ldr	r3, [pc, #60]	@ (80012f4 <Timer6_init+0x50>)
 80012b6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80012ba:	629a      	str	r2, [r3, #40]	@ 0x28
	 TIM6->ARR = 14999;
 80012bc:	4b0d      	ldr	r3, [pc, #52]	@ (80012f4 <Timer6_init+0x50>)
 80012be:	f643 2297 	movw	r2, #14999	@ 0x3a97
 80012c2:	62da      	str	r2, [r3, #44]	@ 0x2c

	 // Enable update interrupt
	 TIM6->DIER |= TIM_DIER_UIE;
 80012c4:	4b0b      	ldr	r3, [pc, #44]	@ (80012f4 <Timer6_init+0x50>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	4a0a      	ldr	r2, [pc, #40]	@ (80012f4 <Timer6_init+0x50>)
 80012ca:	f043 0301 	orr.w	r3, r3, #1
 80012ce:	60d3      	str	r3, [r2, #12]

	 // Disable TIM16
	 TIM6->CR1 &= ~TIM_CR1_CEN;
 80012d0:	4b08      	ldr	r3, [pc, #32]	@ (80012f4 <Timer6_init+0x50>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a07      	ldr	r2, [pc, #28]	@ (80012f4 <Timer6_init+0x50>)
 80012d6:	f023 0301 	bic.w	r3, r3, #1
 80012da:	6013      	str	r3, [r2, #0]

	 NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80012dc:	2036      	movs	r0, #54	@ 0x36
 80012de:	f7ff fe4d 	bl	8000f7c <__NVIC_EnableIRQ>
	 NVIC_SetPriority(TIM6_DAC_IRQn,3);
 80012e2:	2103      	movs	r1, #3
 80012e4:	2036      	movs	r0, #54	@ 0x36
 80012e6:	f7ff fe67 	bl	8000fb8 <__NVIC_SetPriority>
}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40021000 	.word	0x40021000
 80012f4:	40001000 	.word	0x40001000

080012f8 <ChangetoRPM>:
    {0, 0, 0},
    {0, 0, 0}
};


float ChangetoRPM(long Pulse, uint8_t i) {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	460b      	mov	r3, r1
 8001302:	70fb      	strb	r3, [r7, #3]
  float Vrpm = (((float)Pulse) - Count[i].PrevPulse) * 0.21428571;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	ee07 3a90 	vmov	s15, r3
 800130a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800130e:	78fa      	ldrb	r2, [r7, #3]
 8001310:	491b      	ldr	r1, [pc, #108]	@ (8001380 <ChangetoRPM+0x88>)
 8001312:	4613      	mov	r3, r2
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	4413      	add	r3, r2
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	440b      	add	r3, r1
 800131c:	3304      	adds	r3, #4
 800131e:	edd3 7a00 	vldr	s15, [r3]
 8001322:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001326:	ee17 0a90 	vmov	r0, s15
 800132a:	f7ff fa03 	bl	8000734 <__aeabi_f2d>
 800132e:	a312      	add	r3, pc, #72	@ (adr r3, 8001378 <ChangetoRPM+0x80>)
 8001330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001334:	f7fe ff70 	bl	8000218 <__aeabi_dmul>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	4610      	mov	r0, r2
 800133e:	4619      	mov	r1, r3
 8001340:	f7ff fa50 	bl	80007e4 <__aeabi_d2f>
 8001344:	4603      	mov	r3, r0
 8001346:	60fb      	str	r3, [r7, #12]
  Count[i].PrevPulse = (float)Pulse;
 8001348:	78fa      	ldrb	r2, [r7, #3]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	ee07 3a90 	vmov	s15, r3
 8001350:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001354:	490a      	ldr	r1, [pc, #40]	@ (8001380 <ChangetoRPM+0x88>)
 8001356:	4613      	mov	r3, r2
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	4413      	add	r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	440b      	add	r3, r1
 8001360:	3304      	adds	r3, #4
 8001362:	edc3 7a00 	vstr	s15, [r3]
  return Vrpm;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	ee07 3a90 	vmov	s15, r3
}
 800136c:	eeb0 0a67 	vmov.f32	s0, s15
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	d2399e31 	.word	0xd2399e31
 800137c:	3fcb6db6 	.word	0x3fcb6db6
 8001380:	20000094 	.word	0x20000094

08001384 <VelocityEn>:

void VelocityEn(){
 8001384:	b590      	push	{r4, r7, lr}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
	for(uint8_t i = 0;i <= 2;i++){
 800138a:	2300      	movs	r3, #0
 800138c:	71fb      	strb	r3, [r7, #7]
 800138e:	e030      	b.n	80013f2 <VelocityEn+0x6e>
		Count[i].Pulse = GetValueEncoder(i);
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff fbb6 	bl	8000b04 <GetValueEncoder>
 8001398:	ee07 0a90 	vmov	s15, r0
 800139c:	79fa      	ldrb	r2, [r7, #7]
 800139e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013a2:	4918      	ldr	r1, [pc, #96]	@ (8001404 <VelocityEn+0x80>)
 80013a4:	4613      	mov	r3, r2
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	4413      	add	r3, r2
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	440b      	add	r3, r1
 80013ae:	edc3 7a00 	vstr	s15, [r3]
		Count[i].Vrpm = ChangetoRPM(Count[i].Pulse,i);
 80013b2:	79fa      	ldrb	r2, [r7, #7]
 80013b4:	4913      	ldr	r1, [pc, #76]	@ (8001404 <VelocityEn+0x80>)
 80013b6:	4613      	mov	r3, r2
 80013b8:	005b      	lsls	r3, r3, #1
 80013ba:	4413      	add	r3, r2
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	440b      	add	r3, r1
 80013c0:	edd3 7a00 	vldr	s15, [r3]
 80013c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013c8:	79fc      	ldrb	r4, [r7, #7]
 80013ca:	79fb      	ldrb	r3, [r7, #7]
 80013cc:	4619      	mov	r1, r3
 80013ce:	ee17 0a90 	vmov	r0, s15
 80013d2:	f7ff ff91 	bl	80012f8 <ChangetoRPM>
 80013d6:	eef0 7a40 	vmov.f32	s15, s0
 80013da:	4a0a      	ldr	r2, [pc, #40]	@ (8001404 <VelocityEn+0x80>)
 80013dc:	4623      	mov	r3, r4
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	4423      	add	r3, r4
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	4413      	add	r3, r2
 80013e6:	3308      	adds	r3, #8
 80013e8:	edc3 7a00 	vstr	s15, [r3]
	for(uint8_t i = 0;i <= 2;i++){
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	3301      	adds	r3, #1
 80013f0:	71fb      	strb	r3, [r7, #7]
 80013f2:	79fb      	ldrb	r3, [r7, #7]
 80013f4:	2b02      	cmp	r3, #2
 80013f6:	d9cb      	bls.n	8001390 <VelocityEn+0xc>
	}
//	sprintf(rpm,"M1 :%f  M3 :%f   M4 : %f  \r\n ",Count[2].Vrpm,Count[0].Vrpm,Count[1].Vrpm);
//	sprintf(rpm," M3 : %f ",Count[0].Vrpm);
//	USART2_SendString(rpm);

}
 80013f8:	bf00      	nop
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd90      	pop	{r4, r7, pc}
 8001402:	bf00      	nop
 8001404:	20000094 	.word	0x20000094

08001408 <pid_control>:

int32_t pid_control(int16_t setpoint,PIDControl * pid,Velocity * rpm){
 8001408:	b480      	push	{r7}
 800140a:	b089      	sub	sp, #36	@ 0x24
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	60b9      	str	r1, [r7, #8]
 8001412:	607a      	str	r2, [r7, #4]
 8001414:	81fb      	strh	r3, [r7, #14]

		if ((setpoint > 0 && pid->state == 1) || (setpoint < 0 && pid->state == 0)) {
 8001416:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800141a:	2b00      	cmp	r3, #0
 800141c:	dd03      	ble.n	8001426 <pid_control+0x1e>
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	7d1b      	ldrb	r3, [r3, #20]
 8001422:	2b01      	cmp	r3, #1
 8001424:	d007      	beq.n	8001436 <pid_control+0x2e>
 8001426:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800142a:	2b00      	cmp	r3, #0
 800142c:	da11      	bge.n	8001452 <pid_control+0x4a>
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	7d1b      	ldrb	r3, [r3, #20]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d10d      	bne.n	8001452 <pid_control+0x4a>
		        pid->integral = 0;
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	f04f 0200 	mov.w	r2, #0
 800143c:	60da      	str	r2, [r3, #12]
		        pid->state = setpoint > 0 ? 0 : 1;
 800143e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001442:	2b00      	cmp	r3, #0
 8001444:	bfd4      	ite	le
 8001446:	2301      	movle	r3, #1
 8001448:	2300      	movgt	r3, #0
 800144a:	b2db      	uxtb	r3, r3
 800144c:	461a      	mov	r2, r3
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	751a      	strb	r2, [r3, #20]
		}

		float error = (float)setpoint - rpm->Vrpm;
 8001452:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001456:	ee07 3a90 	vmov	s15, r3
 800145a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	edd3 7a02 	vldr	s15, [r3, #8]
 8001464:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001468:	edc7 7a06 	vstr	s15, [r7, #24]

		pid->integral += (error * 100); /*every 100ms*/
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001472:	edd7 7a06 	vldr	s15, [r7, #24]
 8001476:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 8001568 <pid_control+0x160>
 800147a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800147e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	edc3 7a03 	vstr	s15, [r3, #12]


		/*Anti- windup*/
		if(pid->integral > INTEGRAL_GAIN_MAX){
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	edd3 7a03 	vldr	s15, [r3, #12]
 800148e:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800156c <pid_control+0x164>
 8001492:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149a:	dd03      	ble.n	80014a4 <pid_control+0x9c>

			pid->integral = INTEGRAL_GAIN_MAX;
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	4a34      	ldr	r2, [pc, #208]	@ (8001570 <pid_control+0x168>)
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	e00c      	b.n	80014be <pid_control+0xb6>

		}else if (pid->integral < INTEGRAL_GAIN_MIN){
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	edd3 7a03 	vldr	s15, [r3, #12]
 80014aa:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001574 <pid_control+0x16c>
 80014ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b6:	d502      	bpl.n	80014be <pid_control+0xb6>

			pid->integral = INTEGRAL_GAIN_MIN;
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	4a2f      	ldr	r2, [pc, #188]	@ (8001578 <pid_control+0x170>)
 80014bc:	60da      	str	r2, [r3, #12]

		}

		float derivative = (error - pid->previousError) / 100;
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	edd3 7a04 	vldr	s15, [r3, #16]
 80014c4:	ed97 7a06 	vldr	s14, [r7, #24]
 80014c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014cc:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001568 <pid_control+0x160>
 80014d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014d4:	edc7 7a05 	vstr	s15, [r7, #20]

		float u = (pid->kp * error + pid->ki * pid->integral + pid->kd * derivative);
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	ed93 7a00 	vldr	s14, [r3]
 80014de:	edd7 7a06 	vldr	s15, [r7, #24]
 80014e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	edd3 6a01 	vldr	s13, [r3, #4]
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80014f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	edd3 6a02 	vldr	s13, [r3, #8]
 8001500:	edd7 7a05 	vldr	s15, [r7, #20]
 8001504:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001508:	ee77 7a27 	vadd.f32	s15, s14, s15
 800150c:	edc7 7a04 	vstr	s15, [r7, #16]

		pid->previousError = error;
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	69ba      	ldr	r2, [r7, #24]
 8001514:	611a      	str	r2, [r3, #16]




		int32_t pwm = (int32_t)(u * 10000.0f) /MAX_VRPM;
 8001516:	edd7 7a04 	vldr	s15, [r7, #16]
 800151a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800157c <pid_control+0x174>
 800151e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001522:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001526:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800152a:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8001580 <pid_control+0x178>
 800152e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001532:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001536:	ee17 3a90 	vmov	r3, s15
 800153a:	61fb      	str	r3, [r7, #28]

		if (pwm > 10000) {
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001542:	4293      	cmp	r3, r2
 8001544:	dd03      	ble.n	800154e <pid_control+0x146>
		    pwm = 10000;
 8001546:	f242 7310 	movw	r3, #10000	@ 0x2710
 800154a:	61fb      	str	r3, [r7, #28]
 800154c:	e005      	b.n	800155a <pid_control+0x152>
		  } else if (pwm < -10000) {
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	4a0c      	ldr	r2, [pc, #48]	@ (8001584 <pid_control+0x17c>)
 8001552:	4293      	cmp	r3, r2
 8001554:	da01      	bge.n	800155a <pid_control+0x152>
		    pwm = -10000;
 8001556:	4b0b      	ldr	r3, [pc, #44]	@ (8001584 <pid_control+0x17c>)
 8001558:	61fb      	str	r3, [r7, #28]
		  }

//		sprintf(pi," setpoint : %f \r\n ",pid->integral);
//		USART2_SendString(pi);

		return pwm;
 800155a:	69fb      	ldr	r3, [r7, #28]
}
 800155c:	4618      	mov	r0, r3
 800155e:	3724      	adds	r7, #36	@ 0x24
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	42c80000 	.word	0x42c80000
 800156c:	473f6800 	.word	0x473f6800
 8001570:	473f6800 	.word	0x473f6800
 8001574:	c73f6800 	.word	0xc73f6800
 8001578:	c73f6800 	.word	0xc73f6800
 800157c:	461c4000 	.word	0x461c4000
 8001580:	430f5b64 	.word	0x430f5b64
 8001584:	ffffd8f0 	.word	0xffffd8f0

08001588 <Pwm_init>:
#include "pwm.h"

void Pwm_init(){
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af02      	add	r7, sp, #8

	RCC->APB2ENR |= RCC_APB2ENR_TIM15EN |RCC_APB2ENR_TIM1EN |RCC_APB2ENR_TIM17EN;
 800158e:	4b8a      	ldr	r3, [pc, #552]	@ (80017b8 <Pwm_init+0x230>)
 8001590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001592:	4a89      	ldr	r2, [pc, #548]	@ (80017b8 <Pwm_init+0x230>)
 8001594:	f443 23a1 	orr.w	r3, r3, #329728	@ 0x50800
 8001598:	6613      	str	r3, [r2, #96]	@ 0x60

	GPIO_pinMode(GPIOA,8,ALTERNATE_FUNCTION,LOW_SPEED,NO_PUPD,TIM1_CH1);/*motor1*/
 800159a:	2306      	movs	r3, #6
 800159c:	9301      	str	r3, [sp, #4]
 800159e:	2300      	movs	r3, #0
 80015a0:	9300      	str	r3, [sp, #0]
 80015a2:	2300      	movs	r3, #0
 80015a4:	2202      	movs	r2, #2
 80015a6:	2108      	movs	r1, #8
 80015a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ac:	f7ff fb2e 	bl	8000c0c <GPIO_pinMode>
	GPIO_pinMode(GPIOA,9,ALTERNATE_FUNCTION,LOW_SPEED,NO_PUPD,TIM1_CH2);
 80015b0:	2306      	movs	r3, #6
 80015b2:	9301      	str	r3, [sp, #4]
 80015b4:	2300      	movs	r3, #0
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	2300      	movs	r3, #0
 80015ba:	2202      	movs	r2, #2
 80015bc:	2109      	movs	r1, #9
 80015be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015c2:	f7ff fb23 	bl	8000c0c <GPIO_pinMode>

	GPIO_pinMode(GPIOB,5,ALTERNATE_FUNCTION,LOW_SPEED,NO_PUPD,TIM17_CH1);/*motor2*/
 80015c6:	230a      	movs	r3, #10
 80015c8:	9301      	str	r3, [sp, #4]
 80015ca:	2300      	movs	r3, #0
 80015cc:	9300      	str	r3, [sp, #0]
 80015ce:	2300      	movs	r3, #0
 80015d0:	2202      	movs	r2, #2
 80015d2:	2105      	movs	r1, #5
 80015d4:	4879      	ldr	r0, [pc, #484]	@ (80017bc <Pwm_init+0x234>)
 80015d6:	f7ff fb19 	bl	8000c0c <GPIO_pinMode>
	GPIO_pinMode(GPIOA,10,ALTERNATE_FUNCTION,LOW_SPEED,NO_PUPD,TIM1_CH3);
 80015da:	2306      	movs	r3, #6
 80015dc:	9301      	str	r3, [sp, #4]
 80015de:	2300      	movs	r3, #0
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	2300      	movs	r3, #0
 80015e4:	2202      	movs	r2, #2
 80015e6:	210a      	movs	r1, #10
 80015e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ec:	f7ff fb0e 	bl	8000c0c <GPIO_pinMode>

	GPIO_pinMode(GPIOA,2,ALTERNATE_FUNCTION,LOW_SPEED,NO_PUPD,TIM15_CH1);/*motor3*/
 80015f0:	2309      	movs	r3, #9
 80015f2:	9301      	str	r3, [sp, #4]
 80015f4:	2300      	movs	r3, #0
 80015f6:	9300      	str	r3, [sp, #0]
 80015f8:	2300      	movs	r3, #0
 80015fa:	2202      	movs	r2, #2
 80015fc:	2102      	movs	r1, #2
 80015fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001602:	f7ff fb03 	bl	8000c0c <GPIO_pinMode>
	GPIO_pinMode(GPIOA,3,ALTERNATE_FUNCTION,LOW_SPEED,NO_PUPD,TIM15_CH2);
 8001606:	2309      	movs	r3, #9
 8001608:	9301      	str	r3, [sp, #4]
 800160a:	2300      	movs	r3, #0
 800160c:	9300      	str	r3, [sp, #0]
 800160e:	2300      	movs	r3, #0
 8001610:	2202      	movs	r2, #2
 8001612:	2103      	movs	r1, #3
 8001614:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001618:	f7ff faf8 	bl	8000c0c <GPIO_pinMode>

	/* Configure PWM Mode for TIM1 (Motor 1) */
	TIM1->CCMR1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);				/*set capture compare channel 1 and 2 for motor 1*/
 800161c:	4b68      	ldr	r3, [pc, #416]	@ (80017c0 <Pwm_init+0x238>)
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	4a67      	ldr	r2, [pc, #412]	@ (80017c0 <Pwm_init+0x238>)
 8001622:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001626:	f023 0303 	bic.w	r3, r3, #3
 800162a:	6193      	str	r3, [r2, #24]
	TIM1->CCMR2 &= ~(TIM_CCMR2_CC3S);								/*set capture compare channel 3 for motor 2*/
 800162c:	4b64      	ldr	r3, [pc, #400]	@ (80017c0 <Pwm_init+0x238>)
 800162e:	69db      	ldr	r3, [r3, #28]
 8001630:	4a63      	ldr	r2, [pc, #396]	@ (80017c0 <Pwm_init+0x238>)
 8001632:	f023 0303 	bic.w	r3, r3, #3
 8001636:	61d3      	str	r3, [r2, #28]

	TIM1->CCMR1 &= ~((0xF << 4)|(0xF<<12));							/*set zero output compare channel 1 and 2 mode */
 8001638:	4b61      	ldr	r3, [pc, #388]	@ (80017c0 <Pwm_init+0x238>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	4a60      	ldr	r2, [pc, #384]	@ (80017c0 <Pwm_init+0x238>)
 800163e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001642:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001646:	6193      	str	r3, [r2, #24]
	TIM1->CCMR1 |= ((0x6 << TIM_CCMR1_OC1M_Pos)|
 8001648:	4b5d      	ldr	r3, [pc, #372]	@ (80017c0 <Pwm_init+0x238>)
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	4a5c      	ldr	r2, [pc, #368]	@ (80017c0 <Pwm_init+0x238>)
 800164e:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001652:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001656:	6193      	str	r3, [r2, #24]
					(0x6<<TIM_CCMR1_OC2M_Pos));						/*set channel 1 and 2 active as long as TIM_CNT < CCR else inactive */
	TIM1->CCMR2 &= ~(0xF << 4);										/*set zero output compare channel 3 mode */
 8001658:	4b59      	ldr	r3, [pc, #356]	@ (80017c0 <Pwm_init+0x238>)
 800165a:	69db      	ldr	r3, [r3, #28]
 800165c:	4a58      	ldr	r2, [pc, #352]	@ (80017c0 <Pwm_init+0x238>)
 800165e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001662:	61d3      	str	r3, [r2, #28]
	TIM1->CCMR2 |= 	(0x6 << TIM_CCMR2_OC3M_Pos);					/*set channel 3 active as long as TIM_CNT < CCR else inactive*/
 8001664:	4b56      	ldr	r3, [pc, #344]	@ (80017c0 <Pwm_init+0x238>)
 8001666:	69db      	ldr	r3, [r3, #28]
 8001668:	4a55      	ldr	r2, [pc, #340]	@ (80017c0 <Pwm_init+0x238>)
 800166a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800166e:	61d3      	str	r3, [r2, #28]

	TIM1->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P | TIM_CCER_CC3P);	/*capture compare 1,2,3 output polarity = 0 */
 8001670:	4b53      	ldr	r3, [pc, #332]	@ (80017c0 <Pwm_init+0x238>)
 8001672:	6a1b      	ldr	r3, [r3, #32]
 8001674:	4a52      	ldr	r2, [pc, #328]	@ (80017c0 <Pwm_init+0x238>)
 8001676:	f423 7308 	bic.w	r3, r3, #544	@ 0x220
 800167a:	f023 0302 	bic.w	r3, r3, #2
 800167e:	6213      	str	r3, [r2, #32]
	TIM1->PSC = 1;													/*prescaler 1 */
 8001680:	4b4f      	ldr	r3, [pc, #316]	@ (80017c0 <Pwm_init+0x238>)
 8001682:	2201      	movs	r2, #1
 8001684:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM1->ARR = 10000;												/*ARR 16 bit*/
 8001686:	4b4e      	ldr	r3, [pc, #312]	@ (80017c0 <Pwm_init+0x238>)
 8001688:	f242 7210 	movw	r2, #10000	@ 0x2710
 800168c:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM1->CCMR1 |= (TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE);				/*set channel 1 and 2 output compare preload enable */
 800168e:	4b4c      	ldr	r3, [pc, #304]	@ (80017c0 <Pwm_init+0x238>)
 8001690:	699b      	ldr	r3, [r3, #24]
 8001692:	4a4b      	ldr	r2, [pc, #300]	@ (80017c0 <Pwm_init+0x238>)
 8001694:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001698:	f043 0308 	orr.w	r3, r3, #8
 800169c:	6193      	str	r3, [r2, #24]
	TIM1->CCMR2 |= (TIM_CCMR2_OC3PE);								/*set channel 3 output compare preload enable */
 800169e:	4b48      	ldr	r3, [pc, #288]	@ (80017c0 <Pwm_init+0x238>)
 80016a0:	69db      	ldr	r3, [r3, #28]
 80016a2:	4a47      	ldr	r2, [pc, #284]	@ (80017c0 <Pwm_init+0x238>)
 80016a4:	f043 0308 	orr.w	r3, r3, #8
 80016a8:	61d3      	str	r3, [r2, #28]
	TIM1->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E);	/*capture compare 1,2 and 3 set OC signal is output on output pin (gpio pin)*/
 80016aa:	4b45      	ldr	r3, [pc, #276]	@ (80017c0 <Pwm_init+0x238>)
 80016ac:	6a1b      	ldr	r3, [r3, #32]
 80016ae:	4a44      	ldr	r2, [pc, #272]	@ (80017c0 <Pwm_init+0x238>)
 80016b0:	f443 7388 	orr.w	r3, r3, #272	@ 0x110
 80016b4:	f043 0301 	orr.w	r3, r3, #1
 80016b8:	6213      	str	r3, [r2, #32]
	TIM1->BDTR |= (1<<15);
 80016ba:	4b41      	ldr	r3, [pc, #260]	@ (80017c0 <Pwm_init+0x238>)
 80016bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016be:	4a40      	ldr	r2, [pc, #256]	@ (80017c0 <Pwm_init+0x238>)
 80016c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80016c4:	6453      	str	r3, [r2, #68]	@ 0x44
	TIM1->CR1 |= TIM_CR1_CEN;										/*Enable counter */
 80016c6:	4b3e      	ldr	r3, [pc, #248]	@ (80017c0 <Pwm_init+0x238>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a3d      	ldr	r2, [pc, #244]	@ (80017c0 <Pwm_init+0x238>)
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	6013      	str	r3, [r2, #0]

	/* Configure PWM Mode for TIM17 (Motor 2) */
	TIM17->CCMR1 &= ~(TIM_CCMR1_CC1S);								/*set capture compare channel 1 (cc1) as output  for motor 2*/
 80016d2:	4b3c      	ldr	r3, [pc, #240]	@ (80017c4 <Pwm_init+0x23c>)
 80016d4:	699b      	ldr	r3, [r3, #24]
 80016d6:	4a3b      	ldr	r2, [pc, #236]	@ (80017c4 <Pwm_init+0x23c>)
 80016d8:	f023 0303 	bic.w	r3, r3, #3
 80016dc:	6193      	str	r3, [r2, #24]
	TIM17->CCMR1 |= (0x6 << TIM_CCMR1_OC1M_Pos);					/*set channel 1 active as long as TIM_CNT < CCR else inactive*/
 80016de:	4b39      	ldr	r3, [pc, #228]	@ (80017c4 <Pwm_init+0x23c>)
 80016e0:	699b      	ldr	r3, [r3, #24]
 80016e2:	4a38      	ldr	r2, [pc, #224]	@ (80017c4 <Pwm_init+0x23c>)
 80016e4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80016e8:	6193      	str	r3, [r2, #24]
	TIM17->CCER &= ~(TIM_CCER_CC1P);								/*capture compare 1 output polarity = 0 */
 80016ea:	4b36      	ldr	r3, [pc, #216]	@ (80017c4 <Pwm_init+0x23c>)
 80016ec:	6a1b      	ldr	r3, [r3, #32]
 80016ee:	4a35      	ldr	r2, [pc, #212]	@ (80017c4 <Pwm_init+0x23c>)
 80016f0:	f023 0302 	bic.w	r3, r3, #2
 80016f4:	6213      	str	r3, [r2, #32]
	TIM17->PSC = 1;													/*prescaler 1 */
 80016f6:	4b33      	ldr	r3, [pc, #204]	@ (80017c4 <Pwm_init+0x23c>)
 80016f8:	2201      	movs	r2, #1
 80016fa:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM17->ARR = 10000;												/*ARR 16 bit*/
 80016fc:	4b31      	ldr	r3, [pc, #196]	@ (80017c4 <Pwm_init+0x23c>)
 80016fe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001702:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM17->CCMR1 |= TIM_CCMR1_OC1PE;								/*set channel 1 output compare preload enable */
 8001704:	4b2f      	ldr	r3, [pc, #188]	@ (80017c4 <Pwm_init+0x23c>)
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	4a2e      	ldr	r2, [pc, #184]	@ (80017c4 <Pwm_init+0x23c>)
 800170a:	f043 0308 	orr.w	r3, r3, #8
 800170e:	6193      	str	r3, [r2, #24]
	TIM17->CCER |= TIM_CCER_CC1E;									/*capture compare 1 set OC signal is output on output pin (gpio pin)*/
 8001710:	4b2c      	ldr	r3, [pc, #176]	@ (80017c4 <Pwm_init+0x23c>)
 8001712:	6a1b      	ldr	r3, [r3, #32]
 8001714:	4a2b      	ldr	r2, [pc, #172]	@ (80017c4 <Pwm_init+0x23c>)
 8001716:	f043 0301 	orr.w	r3, r3, #1
 800171a:	6213      	str	r3, [r2, #32]
	TIM17->BDTR |= (1<<15);
 800171c:	4b29      	ldr	r3, [pc, #164]	@ (80017c4 <Pwm_init+0x23c>)
 800171e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001720:	4a28      	ldr	r2, [pc, #160]	@ (80017c4 <Pwm_init+0x23c>)
 8001722:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001726:	6453      	str	r3, [r2, #68]	@ 0x44
	TIM17->CR1 |= TIM_CR1_CEN;										/*Enable counter */
 8001728:	4b26      	ldr	r3, [pc, #152]	@ (80017c4 <Pwm_init+0x23c>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a25      	ldr	r2, [pc, #148]	@ (80017c4 <Pwm_init+0x23c>)
 800172e:	f043 0301 	orr.w	r3, r3, #1
 8001732:	6013      	str	r3, [r2, #0]

	/* Configure PWM Mode for TIM15 (Motor 3) */
	TIM15->CCMR1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8001734:	4b24      	ldr	r3, [pc, #144]	@ (80017c8 <Pwm_init+0x240>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	4a23      	ldr	r2, [pc, #140]	@ (80017c8 <Pwm_init+0x240>)
 800173a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800173e:	f023 0303 	bic.w	r3, r3, #3
 8001742:	6193      	str	r3, [r2, #24]
	TIM15->CCMR1 &= ~((0xF << TIM_CCMR1_OC1M_Pos)|(0xF<<TIM_CCMR1_OC2M_Pos));
 8001744:	4b20      	ldr	r3, [pc, #128]	@ (80017c8 <Pwm_init+0x240>)
 8001746:	699b      	ldr	r3, [r3, #24]
 8001748:	4a1f      	ldr	r2, [pc, #124]	@ (80017c8 <Pwm_init+0x240>)
 800174a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800174e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001752:	6193      	str	r3, [r2, #24]
	TIM15->CCMR1 |= ((0x6 << TIM_CCMR1_OC1M_Pos) | (0x6 << TIM_CCMR1_OC2M_Pos));
 8001754:	4b1c      	ldr	r3, [pc, #112]	@ (80017c8 <Pwm_init+0x240>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	4a1b      	ldr	r2, [pc, #108]	@ (80017c8 <Pwm_init+0x240>)
 800175a:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 800175e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001762:	6193      	str	r3, [r2, #24]
	TIM15->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8001764:	4b18      	ldr	r3, [pc, #96]	@ (80017c8 <Pwm_init+0x240>)
 8001766:	6a1b      	ldr	r3, [r3, #32]
 8001768:	4a17      	ldr	r2, [pc, #92]	@ (80017c8 <Pwm_init+0x240>)
 800176a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800176e:	6213      	str	r3, [r2, #32]
	TIM15->PSC = 1;
 8001770:	4b15      	ldr	r3, [pc, #84]	@ (80017c8 <Pwm_init+0x240>)
 8001772:	2201      	movs	r2, #1
 8001774:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM15->ARR = 10000;
 8001776:	4b14      	ldr	r3, [pc, #80]	@ (80017c8 <Pwm_init+0x240>)
 8001778:	f242 7210 	movw	r2, #10000	@ 0x2710
 800177c:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM15->CCMR1 |= (TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE);
 800177e:	4b12      	ldr	r3, [pc, #72]	@ (80017c8 <Pwm_init+0x240>)
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	4a11      	ldr	r2, [pc, #68]	@ (80017c8 <Pwm_init+0x240>)
 8001784:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001788:	f043 0308 	orr.w	r3, r3, #8
 800178c:	6193      	str	r3, [r2, #24]
	TIM15->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC2E);
 800178e:	4b0e      	ldr	r3, [pc, #56]	@ (80017c8 <Pwm_init+0x240>)
 8001790:	6a1b      	ldr	r3, [r3, #32]
 8001792:	4a0d      	ldr	r2, [pc, #52]	@ (80017c8 <Pwm_init+0x240>)
 8001794:	f043 0311 	orr.w	r3, r3, #17
 8001798:	6213      	str	r3, [r2, #32]
	TIM15->BDTR |= (1<<15);
 800179a:	4b0b      	ldr	r3, [pc, #44]	@ (80017c8 <Pwm_init+0x240>)
 800179c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800179e:	4a0a      	ldr	r2, [pc, #40]	@ (80017c8 <Pwm_init+0x240>)
 80017a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017a4:	6453      	str	r3, [r2, #68]	@ 0x44
	TIM15->CR1 |= TIM_CR1_CEN;
 80017a6:	4b08      	ldr	r3, [pc, #32]	@ (80017c8 <Pwm_init+0x240>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a07      	ldr	r2, [pc, #28]	@ (80017c8 <Pwm_init+0x240>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6013      	str	r3, [r2, #0]

}
 80017b2:	bf00      	nop
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	40021000 	.word	0x40021000
 80017bc:	48000400 	.word	0x48000400
 80017c0:	40012c00 	.word	0x40012c00
 80017c4:	40014800 	.word	0x40014800
 80017c8:	40014000 	.word	0x40014000

080017cc <__NVIC_EnableIRQ>:
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	db0b      	blt.n	80017f6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017de:	79fb      	ldrb	r3, [r7, #7]
 80017e0:	f003 021f 	and.w	r2, r3, #31
 80017e4:	4907      	ldr	r1, [pc, #28]	@ (8001804 <__NVIC_EnableIRQ+0x38>)
 80017e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ea:	095b      	lsrs	r3, r3, #5
 80017ec:	2001      	movs	r0, #1
 80017ee:	fa00 f202 	lsl.w	r2, r0, r2
 80017f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	e000e100 	.word	0xe000e100

08001808 <__NVIC_SetPriority>:
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	4603      	mov	r3, r0
 8001810:	6039      	str	r1, [r7, #0]
 8001812:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001818:	2b00      	cmp	r3, #0
 800181a:	db0a      	blt.n	8001832 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	b2da      	uxtb	r2, r3
 8001820:	490c      	ldr	r1, [pc, #48]	@ (8001854 <__NVIC_SetPriority+0x4c>)
 8001822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001826:	0112      	lsls	r2, r2, #4
 8001828:	b2d2      	uxtb	r2, r2
 800182a:	440b      	add	r3, r1
 800182c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001830:	e00a      	b.n	8001848 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	b2da      	uxtb	r2, r3
 8001836:	4908      	ldr	r1, [pc, #32]	@ (8001858 <__NVIC_SetPriority+0x50>)
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	f003 030f 	and.w	r3, r3, #15
 800183e:	3b04      	subs	r3, #4
 8001840:	0112      	lsls	r2, r2, #4
 8001842:	b2d2      	uxtb	r2, r2
 8001844:	440b      	add	r3, r1
 8001846:	761a      	strb	r2, [r3, #24]
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr
 8001854:	e000e100 	.word	0xe000e100
 8001858:	e000ed00 	.word	0xe000ed00

0800185c <Spi_init>:
 *      Author: Admin
 */

#include "spi.h"

void Spi_init(){
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af02      	add	r7, sp, #8
	//GPIO
	GPIO_pinMode(GPIOB,12,ALTERNATE_FUNCTION,HIGH_SPEED,PULL_UP,SPI_NSS);
 8001862:	2305      	movs	r3, #5
 8001864:	9301      	str	r3, [sp, #4]
 8001866:	2301      	movs	r3, #1
 8001868:	9300      	str	r3, [sp, #0]
 800186a:	2303      	movs	r3, #3
 800186c:	2202      	movs	r2, #2
 800186e:	210c      	movs	r1, #12
 8001870:	4833      	ldr	r0, [pc, #204]	@ (8001940 <Spi_init+0xe4>)
 8001872:	f7ff f9cb 	bl	8000c0c <GPIO_pinMode>
	GPIO_pinMode(GPIOB,13,ALTERNATE_FUNCTION,HIGH_SPEED,NO_PUPD,SPI_SCK);
 8001876:	2305      	movs	r3, #5
 8001878:	9301      	str	r3, [sp, #4]
 800187a:	2300      	movs	r3, #0
 800187c:	9300      	str	r3, [sp, #0]
 800187e:	2303      	movs	r3, #3
 8001880:	2202      	movs	r2, #2
 8001882:	210d      	movs	r1, #13
 8001884:	482e      	ldr	r0, [pc, #184]	@ (8001940 <Spi_init+0xe4>)
 8001886:	f7ff f9c1 	bl	8000c0c <GPIO_pinMode>
	GPIO_pinMode(GPIOB,14,ALTERNATE_FUNCTION,HIGH_SPEED,NO_PUPD,SPI_MISO);
 800188a:	2305      	movs	r3, #5
 800188c:	9301      	str	r3, [sp, #4]
 800188e:	2300      	movs	r3, #0
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	2303      	movs	r3, #3
 8001894:	2202      	movs	r2, #2
 8001896:	210e      	movs	r1, #14
 8001898:	4829      	ldr	r0, [pc, #164]	@ (8001940 <Spi_init+0xe4>)
 800189a:	f7ff f9b7 	bl	8000c0c <GPIO_pinMode>
	GPIO_pinMode(GPIOB,15,ALTERNATE_FUNCTION,HIGH_SPEED,NO_PUPD,SPI_MOSI);
 800189e:	2305      	movs	r3, #5
 80018a0:	9301      	str	r3, [sp, #4]
 80018a2:	2300      	movs	r3, #0
 80018a4:	9300      	str	r3, [sp, #0]
 80018a6:	2303      	movs	r3, #3
 80018a8:	2202      	movs	r2, #2
 80018aa:	210f      	movs	r1, #15
 80018ac:	4824      	ldr	r0, [pc, #144]	@ (8001940 <Spi_init+0xe4>)
 80018ae:	f7ff f9ad 	bl	8000c0c <GPIO_pinMode>

	RCC->APB1ENR1 |= RCC_APB1ENR1_SPI2EN;
 80018b2:	4b24      	ldr	r3, [pc, #144]	@ (8001944 <Spi_init+0xe8>)
 80018b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b6:	4a23      	ldr	r2, [pc, #140]	@ (8001944 <Spi_init+0xe8>)
 80018b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018bc:	6593      	str	r3, [r2, #88]	@ 0x58
	 /* Disable SPI before config */
	SPI2->CR1 &= ~SPI_CR1_SPE;
 80018be:	4b22      	ldr	r3, [pc, #136]	@ (8001948 <Spi_init+0xec>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a21      	ldr	r2, [pc, #132]	@ (8001948 <Spi_init+0xec>)
 80018c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80018c8:	6013      	str	r3, [r2, #0]

	SPI2->CR1 &= ~(SPI_CR1_BR | SPI_CR1_LSBFIRST | SPI_CR1_MSTR); // msb,slave config
 80018ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001948 <Spi_init+0xec>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a1e      	ldr	r2, [pc, #120]	@ (8001948 <Spi_init+0xec>)
 80018d0:	f023 03bc 	bic.w	r3, r3, #188	@ 0xbc
 80018d4:	6013      	str	r3, [r2, #0]
	SPI2->CR1 &= ~(SPI_CR1_CPOL | SPI_CR1_CPHA); // mode 0
 80018d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001948 <Spi_init+0xec>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a1b      	ldr	r2, [pc, #108]	@ (8001948 <Spi_init+0xec>)
 80018dc:	f023 0303 	bic.w	r3, r3, #3
 80018e0:	6013      	str	r3, [r2, #0]
	SPI2->CR1 &= ~(SPI_CR1_SSM); /*use NSS pin (handware CS)*/
 80018e2:	4b19      	ldr	r3, [pc, #100]	@ (8001948 <Spi_init+0xec>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a18      	ldr	r2, [pc, #96]	@ (8001948 <Spi_init+0xec>)
 80018e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80018ec:	6013      	str	r3, [r2, #0]
	//SPI2->CR1 |= (0x3 << SPI_CR1_BR_Pos); /*baudrate 100/16 = 6.25 MHz */
	SPI2->CR1 |= (0x1 << SPI_CR1_RXONLY_Pos); /*Rxonly not full duplex*/
 80018ee:	4b16      	ldr	r3, [pc, #88]	@ (8001948 <Spi_init+0xec>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a15      	ldr	r2, [pc, #84]	@ (8001948 <Spi_init+0xec>)
 80018f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018f8:	6013      	str	r3, [r2, #0]

    SPI2->CR2 &= ~(0xF << SPI_CR2_DS_Pos);
 80018fa:	4b13      	ldr	r3, [pc, #76]	@ (8001948 <Spi_init+0xec>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	4a12      	ldr	r2, [pc, #72]	@ (8001948 <Spi_init+0xec>)
 8001900:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001904:	6053      	str	r3, [r2, #4]
    SPI2->CR2 |= (0x7 << SPI_CR2_DS_Pos); //data 8bit
 8001906:	4b10      	ldr	r3, [pc, #64]	@ (8001948 <Spi_init+0xec>)
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	4a0f      	ldr	r2, [pc, #60]	@ (8001948 <Spi_init+0xec>)
 800190c:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001910:	6053      	str	r3, [r2, #4]
    /*// RX interrupt and RXNE event generate if FIFO equal 1/4 (8bit)*/
    SPI2->CR2 |= SPI_CR2_RXNEIE | SPI_CR2_FRXTH | SPI_CR2_ERRIE;
 8001912:	4b0d      	ldr	r3, [pc, #52]	@ (8001948 <Spi_init+0xec>)
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	4a0c      	ldr	r2, [pc, #48]	@ (8001948 <Spi_init+0xec>)
 8001918:	f443 5383 	orr.w	r3, r3, #4192	@ 0x1060
 800191c:	6053      	str	r3, [r2, #4]

    /* Enable NVIC */
    NVIC_EnableIRQ(SPI2_IRQn);
 800191e:	2024      	movs	r0, #36	@ 0x24
 8001920:	f7ff ff54 	bl	80017cc <__NVIC_EnableIRQ>
    NVIC_SetPriority(SPI2_IRQn, 3);
 8001924:	2103      	movs	r1, #3
 8001926:	2024      	movs	r0, #36	@ 0x24
 8001928:	f7ff ff6e 	bl	8001808 <__NVIC_SetPriority>

    /* Enable SPI */
    SPI2->CR1 |= SPI_CR1_SPE;
 800192c:	4b06      	ldr	r3, [pc, #24]	@ (8001948 <Spi_init+0xec>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a05      	ldr	r2, [pc, #20]	@ (8001948 <Spi_init+0xec>)
 8001932:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001936:	6013      	str	r3, [r2, #0]
}
 8001938:	bf00      	nop
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	48000400 	.word	0x48000400
 8001944:	40021000 	.word	0x40021000
 8001948:	40003800 	.word	0x40003800

0800194c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800194c:	480d      	ldr	r0, [pc, #52]	@ (8001984 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800194e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001950:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001954:	480c      	ldr	r0, [pc, #48]	@ (8001988 <LoopForever+0x6>)
  ldr r1, =_edata
 8001956:	490d      	ldr	r1, [pc, #52]	@ (800198c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001958:	4a0d      	ldr	r2, [pc, #52]	@ (8001990 <LoopForever+0xe>)
  movs r3, #0
 800195a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800195c:	e002      	b.n	8001964 <LoopCopyDataInit>

0800195e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800195e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001960:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001962:	3304      	adds	r3, #4

08001964 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001964:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001966:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001968:	d3f9      	bcc.n	800195e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800196a:	4a0a      	ldr	r2, [pc, #40]	@ (8001994 <LoopForever+0x12>)
  ldr r4, =_ebss
 800196c:	4c0a      	ldr	r4, [pc, #40]	@ (8001998 <LoopForever+0x16>)
  movs r3, #0
 800196e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001970:	e001      	b.n	8001976 <LoopFillZerobss>

08001972 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001972:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001974:	3204      	adds	r2, #4

08001976 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001976:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001978:	d3fb      	bcc.n	8001972 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800197a:	f000 f811 	bl	80019a0 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800197e:	f7ff fa49 	bl	8000e14 <main>

08001982 <LoopForever>:

LoopForever:
  b LoopForever
 8001982:	e7fe      	b.n	8001982 <LoopForever>
  ldr   r0, =_estack
 8001984:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001988:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800198c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001990:	08001a40 	.word	0x08001a40
  ldr r2, =_sbss
 8001994:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001998:	200000b8 	.word	0x200000b8

0800199c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800199c:	e7fe      	b.n	800199c <ADC1_2_IRQHandler>
	...

080019a0 <__libc_init_array>:
 80019a0:	b570      	push	{r4, r5, r6, lr}
 80019a2:	4d0d      	ldr	r5, [pc, #52]	@ (80019d8 <__libc_init_array+0x38>)
 80019a4:	4c0d      	ldr	r4, [pc, #52]	@ (80019dc <__libc_init_array+0x3c>)
 80019a6:	1b64      	subs	r4, r4, r5
 80019a8:	10a4      	asrs	r4, r4, #2
 80019aa:	2600      	movs	r6, #0
 80019ac:	42a6      	cmp	r6, r4
 80019ae:	d109      	bne.n	80019c4 <__libc_init_array+0x24>
 80019b0:	4d0b      	ldr	r5, [pc, #44]	@ (80019e0 <__libc_init_array+0x40>)
 80019b2:	4c0c      	ldr	r4, [pc, #48]	@ (80019e4 <__libc_init_array+0x44>)
 80019b4:	f000 f818 	bl	80019e8 <_init>
 80019b8:	1b64      	subs	r4, r4, r5
 80019ba:	10a4      	asrs	r4, r4, #2
 80019bc:	2600      	movs	r6, #0
 80019be:	42a6      	cmp	r6, r4
 80019c0:	d105      	bne.n	80019ce <__libc_init_array+0x2e>
 80019c2:	bd70      	pop	{r4, r5, r6, pc}
 80019c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80019c8:	4798      	blx	r3
 80019ca:	3601      	adds	r6, #1
 80019cc:	e7ee      	b.n	80019ac <__libc_init_array+0xc>
 80019ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80019d2:	4798      	blx	r3
 80019d4:	3601      	adds	r6, #1
 80019d6:	e7f2      	b.n	80019be <__libc_init_array+0x1e>
 80019d8:	08001a38 	.word	0x08001a38
 80019dc:	08001a38 	.word	0x08001a38
 80019e0:	08001a38 	.word	0x08001a38
 80019e4:	08001a3c 	.word	0x08001a3c

080019e8 <_init>:
 80019e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019ea:	bf00      	nop
 80019ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019ee:	bc08      	pop	{r3}
 80019f0:	469e      	mov	lr, r3
 80019f2:	4770      	bx	lr

080019f4 <_fini>:
 80019f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019f6:	bf00      	nop
 80019f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019fa:	bc08      	pop	{r3}
 80019fc:	469e      	mov	lr, r3
 80019fe:	4770      	bx	lr
