// Seed: 3424553160
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri id_3,
    output tri0 id_4,
    input tri0 id_5,
    output wand id_6,
    input wire id_7,
    input wand id_8,
    input tri1 id_9,
    input wor id_10
    , id_12 = 1
);
  assign id_4  = 1;
  assign id_12 = -1;
endmodule
module module_1 (
    inout wire void id_0,
    input uwire id_1,
    output wand id_2,
    output tri0 id_3,
    output tri0 id_4,
    output logic id_5,
    output tri id_6
);
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_6,
      id_1,
      id_6,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wor id_9, id_10;
  id_11(
      1
  );
  always id_5 = 1;
  assign id_0 = 1;
  final @(-1) $unsigned(89);
  ;
  assign id_9 = 1'd0;
  assign id_9 = -1'b0;
  assign id_2 = id_8;
endmodule
