Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1a01ce420152493ca79d0cb91aad007e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux8_arr_tb_behav xil_defaultlib.mux8_arr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_MUX/2_MUX.srcs/sources_1/new/mux8_arr.v" Line 1. Module mux8_arr doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux8_arr
Compiling module xil_defaultlib.mux8_arr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux8_arr_tb_behav
