Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto e50db2201c2b4e8ca30c4e42239dbe3d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot zero_flusher_behav xil_defaultlib.zero_flusher xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/tighe/Desktop/redmasters/FPGA_Xilinx/Cores/Barris/zero_flusher/zero_flusher.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/tighe/Desktop/redmasters/FPGA_Xilinx/Cores/Barris/zero_flusher/zero_flusher.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.zero_flusher
Compiling module xil_defaultlib.glbl
Built simulation snapshot zero_flusher_behav
