
semboot_debug2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000020  00800200  0003f660  000016f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001660  0003e000  0003e000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000c  00800220  00800220  00001714  2**0
                  ALLOC
  3 .stab         000008e8  00000000  00000000  00001714  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000199  00000000  00000000  00001ffc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  00002198  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001ef9  00000000  00000000  00002358  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a7d  00000000  00000000  00004251  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dea  00000000  00000000  00004cce  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000050c  00000000  00000000  00005ab8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000855  00000000  00000000  00005fc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001904  00000000  00000000  00006819  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000070  00000000  00000000  0000811d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0003e000 <__vectors>:
   3e000:	c6 c1       	rjmp	.+908    	; 0x3e38e <__ctors_end>
   3e002:	00 00       	nop
   3e004:	50 c2       	rjmp	.+1184   	; 0x3e4a6 <__bad_interrupt>
   3e006:	00 00       	nop
   3e008:	4e c2       	rjmp	.+1180   	; 0x3e4a6 <__bad_interrupt>
   3e00a:	00 00       	nop
   3e00c:	4c c2       	rjmp	.+1176   	; 0x3e4a6 <__bad_interrupt>
   3e00e:	00 00       	nop
   3e010:	4a c2       	rjmp	.+1172   	; 0x3e4a6 <__bad_interrupt>
   3e012:	00 00       	nop
   3e014:	48 c2       	rjmp	.+1168   	; 0x3e4a6 <__bad_interrupt>
   3e016:	00 00       	nop
   3e018:	46 c2       	rjmp	.+1164   	; 0x3e4a6 <__bad_interrupt>
   3e01a:	00 00       	nop
   3e01c:	44 c2       	rjmp	.+1160   	; 0x3e4a6 <__bad_interrupt>
   3e01e:	00 00       	nop
   3e020:	42 c2       	rjmp	.+1156   	; 0x3e4a6 <__bad_interrupt>
   3e022:	00 00       	nop
   3e024:	40 c2       	rjmp	.+1152   	; 0x3e4a6 <__bad_interrupt>
   3e026:	00 00       	nop
   3e028:	3e c2       	rjmp	.+1148   	; 0x3e4a6 <__bad_interrupt>
   3e02a:	00 00       	nop
   3e02c:	3c c2       	rjmp	.+1144   	; 0x3e4a6 <__bad_interrupt>
   3e02e:	00 00       	nop
   3e030:	3a c2       	rjmp	.+1140   	; 0x3e4a6 <__bad_interrupt>
   3e032:	00 00       	nop
   3e034:	38 c2       	rjmp	.+1136   	; 0x3e4a6 <__bad_interrupt>
   3e036:	00 00       	nop
   3e038:	36 c2       	rjmp	.+1132   	; 0x3e4a6 <__bad_interrupt>
   3e03a:	00 00       	nop
   3e03c:	34 c2       	rjmp	.+1128   	; 0x3e4a6 <__bad_interrupt>
   3e03e:	00 00       	nop
   3e040:	32 c2       	rjmp	.+1124   	; 0x3e4a6 <__bad_interrupt>
   3e042:	00 00       	nop
   3e044:	30 c2       	rjmp	.+1120   	; 0x3e4a6 <__bad_interrupt>
   3e046:	00 00       	nop
   3e048:	2e c2       	rjmp	.+1116   	; 0x3e4a6 <__bad_interrupt>
   3e04a:	00 00       	nop
   3e04c:	2c c2       	rjmp	.+1112   	; 0x3e4a6 <__bad_interrupt>
   3e04e:	00 00       	nop
   3e050:	2a c2       	rjmp	.+1108   	; 0x3e4a6 <__bad_interrupt>
   3e052:	00 00       	nop
   3e054:	28 c2       	rjmp	.+1104   	; 0x3e4a6 <__bad_interrupt>
   3e056:	00 00       	nop
   3e058:	26 c2       	rjmp	.+1100   	; 0x3e4a6 <__bad_interrupt>
   3e05a:	00 00       	nop
   3e05c:	24 c2       	rjmp	.+1096   	; 0x3e4a6 <__bad_interrupt>
   3e05e:	00 00       	nop
   3e060:	22 c2       	rjmp	.+1092   	; 0x3e4a6 <__bad_interrupt>
   3e062:	00 00       	nop
   3e064:	20 c2       	rjmp	.+1088   	; 0x3e4a6 <__bad_interrupt>
   3e066:	00 00       	nop
   3e068:	1e c2       	rjmp	.+1084   	; 0x3e4a6 <__bad_interrupt>
   3e06a:	00 00       	nop
   3e06c:	1c c2       	rjmp	.+1080   	; 0x3e4a6 <__bad_interrupt>
   3e06e:	00 00       	nop
   3e070:	1a c2       	rjmp	.+1076   	; 0x3e4a6 <__bad_interrupt>
   3e072:	00 00       	nop
   3e074:	18 c2       	rjmp	.+1072   	; 0x3e4a6 <__bad_interrupt>
   3e076:	00 00       	nop
   3e078:	16 c2       	rjmp	.+1068   	; 0x3e4a6 <__bad_interrupt>
   3e07a:	00 00       	nop
   3e07c:	14 c2       	rjmp	.+1064   	; 0x3e4a6 <__bad_interrupt>
   3e07e:	00 00       	nop
   3e080:	12 c2       	rjmp	.+1060   	; 0x3e4a6 <__bad_interrupt>
   3e082:	00 00       	nop
   3e084:	10 c2       	rjmp	.+1056   	; 0x3e4a6 <__bad_interrupt>
   3e086:	00 00       	nop
   3e088:	0e c2       	rjmp	.+1052   	; 0x3e4a6 <__bad_interrupt>
   3e08a:	00 00       	nop
   3e08c:	0c c2       	rjmp	.+1048   	; 0x3e4a6 <__bad_interrupt>
   3e08e:	00 00       	nop
   3e090:	0a c2       	rjmp	.+1044   	; 0x3e4a6 <__bad_interrupt>
   3e092:	00 00       	nop
   3e094:	08 c2       	rjmp	.+1040   	; 0x3e4a6 <__bad_interrupt>
   3e096:	00 00       	nop
   3e098:	06 c2       	rjmp	.+1036   	; 0x3e4a6 <__bad_interrupt>
   3e09a:	00 00       	nop
   3e09c:	04 c2       	rjmp	.+1032   	; 0x3e4a6 <__bad_interrupt>
   3e09e:	00 00       	nop
   3e0a0:	02 c2       	rjmp	.+1028   	; 0x3e4a6 <__bad_interrupt>
   3e0a2:	00 00       	nop
   3e0a4:	00 c2       	rjmp	.+1024   	; 0x3e4a6 <__bad_interrupt>
   3e0a6:	00 00       	nop
   3e0a8:	fe c1       	rjmp	.+1020   	; 0x3e4a6 <__bad_interrupt>
   3e0aa:	00 00       	nop
   3e0ac:	fc c1       	rjmp	.+1016   	; 0x3e4a6 <__bad_interrupt>
   3e0ae:	00 00       	nop
   3e0b0:	fa c1       	rjmp	.+1012   	; 0x3e4a6 <__bad_interrupt>
   3e0b2:	00 00       	nop
   3e0b4:	f8 c1       	rjmp	.+1008   	; 0x3e4a6 <__bad_interrupt>
   3e0b6:	00 00       	nop
   3e0b8:	f6 c1       	rjmp	.+1004   	; 0x3e4a6 <__bad_interrupt>
   3e0ba:	00 00       	nop
   3e0bc:	f4 c1       	rjmp	.+1000   	; 0x3e4a6 <__bad_interrupt>
   3e0be:	00 00       	nop
   3e0c0:	f2 c1       	rjmp	.+996    	; 0x3e4a6 <__bad_interrupt>
   3e0c2:	00 00       	nop
   3e0c4:	f0 c1       	rjmp	.+992    	; 0x3e4a6 <__bad_interrupt>
   3e0c6:	00 00       	nop
   3e0c8:	ee c1       	rjmp	.+988    	; 0x3e4a6 <__bad_interrupt>
   3e0ca:	00 00       	nop
   3e0cc:	ec c1       	rjmp	.+984    	; 0x3e4a6 <__bad_interrupt>
   3e0ce:	00 00       	nop
   3e0d0:	ea c1       	rjmp	.+980    	; 0x3e4a6 <__bad_interrupt>
   3e0d2:	00 00       	nop
   3e0d4:	e8 c1       	rjmp	.+976    	; 0x3e4a6 <__bad_interrupt>
   3e0d6:	00 00       	nop
   3e0d8:	e6 c1       	rjmp	.+972    	; 0x3e4a6 <__bad_interrupt>
   3e0da:	00 00       	nop
   3e0dc:	e4 c1       	rjmp	.+968    	; 0x3e4a6 <__bad_interrupt>
   3e0de:	00 00       	nop
   3e0e0:	e2 c1       	rjmp	.+964    	; 0x3e4a6 <__bad_interrupt>
	...

0003e0e4 <mDebugMain_EXIT>:
   3e0e4:	53 74 61 72 74 20 75 73 65 72 20 61 70 70 00        Start user app.

0003e0f3 <mDebugMain_TITLE>:
   3e0f3:	53 45 4d 42 6f 6f 74 20 66 6f 72 20 41 72 64 75     SEMBoot for Ardu
   3e103:	69 6e 6f 20 4d 65 67 61 32 35 36 30 2c 20 56 65     ino Mega2560, Ve
   3e113:	72 73 69 6f 6e 20 30 2e 36 00                       rsion 0.6.

0003e11d <mDebugMain_PREFIX>:
   3e11d:	4d 61 69 6e 3a 20 00                                Main: .

0003e124 <mDebugNet_DONE>:
   3e124:	4e 65 74 77 6f 72 6b 20 69 6e 69 74 20 64 6f 6e     Network init don
   3e134:	65 00                                               e.

0003e136 <mDebugNet_MAC>:
   3e136:	09 20 20 20 20 4d 41 43 3a 20 00                    .    MAC: .

0003e141 <mDebugNet_GW>:
   3e141:	09 47 61 74 65 77 61 79 3a 20 00                    .Gateway: .

0003e14c <mDebugNet_SUBN>:
   3e14c:	09 20 53 75 62 6e 65 74 3a 20 00                    . Subnet: .

0003e157 <mDebugNet_ADDR>:
   3e157:	09 41 64 64 72 65 73 73 3a 20 00                    .Address: .

0003e162 <mDebugNet_BUILTIN>:
   3e162:	42 75 69 6c 74 2d 69 6e 20 73 65 74 74 69 6e 67     Built-in setting
   3e172:	73 00                                               s.

0003e174 <mDebugNet_EEPROM>:
   3e174:	45 45 50 52 4f 4d 20 73 65 74 74 69 6e 67 73 00     EEPROM settings.

0003e184 <mDebugNet_PREFIX>:
   3e184:	20 4e 65 74 3a 20 00                                 Net: .

0003e18b <tftp_invalid_image_packet>:
   3e18b:	13 00 05 00 00 49 6e 76 61 6c 69 64 20 69 6d 61     .....Invalid ima
   3e19b:	67 65 20 66 69 6c 65 00                             ge file.

0003e1a3 <tftp_unknown_error_packet>:
   3e1a3:	08 00 05 00 00 45 72 72 6f 72 00                    .....Error.

0003e1ae <tftp_full_error_packet>:
   3e1ae:	09 00 05 00 03 46 75 6c 6c 00                       .....Full.

0003e1b8 <tftp_opcode_error_packet>:
   3e1b8:	0a 00 05 00 00 4f 70 63 6f 64 65 3f 00              .....Opcode?.

0003e1c5 <mDebugTftp_SOCK>:
   3e1c5:	49 6e 69 74 20 73 6f 63 6b 65 74 20 74 6f 20 70     Init socket to p
   3e1d5:	6f 72 74 20 00                                      ort .

0003e1da <mDebugTftp_PORT>:
   3e1da:	09 44 61 74 61 50 6f 72 74 3a 20 00                 .DataPort: .

0003e1e6 <mDebugTftp_INIT>:
   3e1e6:	54 46 54 50 20 73 65 72 76 65 72 20 69 6e 69 74     TFTP server init
   3e1f6:	20 64 6f 6e 65 00                                    done.

0003e1fc <mDebugTftp_RESP>:
   3e1fc:	52 65 73 70 6f 6e 73 65 20 73 65 6e 74 00           Response sent.

0003e20a <mDebugTftp_SFACK>:
   3e20a:	53 65 6e 74 20 46 69 6e 61 6c 20 41 43 4b 00        Sent Final ACK.

0003e219 <mDebugTftp_SACK>:
   3e219:	53 65 6e 74 20 41 43 4b 00                          Sent ACK.

0003e222 <mDebugTftp_INVOP>:
   3e222:	49 6e 76 61 6c 69 64 20 6f 70 63 6f 64 65 20 00     Invalid opcode .

0003e232 <mDebugTftp_OPERR>:
   3e232:	45 72 72 6f 72 00                                   Error.

0003e238 <mDebugTftp_OPACK>:
   3e238:	41 63 6b 6e 6f 77 6c 65 64 67 65 00                 Acknowledge.

0003e244 <mDebugTftp_DONE>:
   3e244:	46 6c 61 73 68 69 6e 67 20 63 6f 6d 70 6c 65 74     Flashing complet
   3e254:	65 00                                               e.

0003e256 <mDebugTftp_PLEN>:
   3e256:	50 61 63 6b 65 74 20 6c 65 6e 67 74 68 20 61 64     Packet length ad
   3e266:	6a 75 73 74 65 64 20 74 6f 20 00                    justed to .

0003e271 <mDebugTftp_WRADDR>:
   3e271:	57 72 69 74 69 6e 67 20 64 61 74 61 20 66 72 6f     Writing data fro
   3e281:	6d 20 61 64 64 72 65 73 73 20 00                    m address .

0003e28c <mDebugTftp_FULL>:
   3e28c:	46 6c 61 73 68 20 69 73 20 66 75 6c 6c 00           Flash is full.

0003e29a <mDebugTftp_NPORT>:
   3e29a:	43 68 61 6e 67 65 64 20 74 6f 20 70 6f 72 74 20     Changed to port 
	...

0003e2ab <mDebugTftp_OPDATA>:
   3e2ab:	44 61 74 61 20 62 6c 6f 63 6b 00                    Data block.

0003e2b6 <mDebugTftp_OPWRQ>:
   3e2b6:	57 72 69 74 65 20 72 65 71 75 65 73 74 00           Write request.

0003e2c4 <mDebugTftp_OPRRQ>:
   3e2c4:	52 65 61 64 20 72 65 71 75 65 73 74 00              Read request.

0003e2d1 <mDebugTftp_DLEN>:
   3e2d1:	20 61 6e 64 20 64 61 74 61 20 6c 65 6e 67 74 68      and data length
   3e2e1:	20 00                                                .

0003e2e3 <mDebugTftp_OPCODE>:
   3e2e3:	20 77 69 74 68 20 6f 70 63 6f 64 65 20 00            with opcode .

0003e2f1 <mDebugTftp_BLOCK>:
   3e2f1:	54 68 69 73 20 69 73 20 62 6c 6f 63 6b 20 00        This is block .

0003e300 <mDebugTftp_RADDR>:
   3e300:	53 65 74 20 75 70 20 72 65 74 75 72 6e 20 61 64     Set up return ad
   3e310:	64 72 65 73 73 00                                   dress.

0003e316 <mDebugTftp_OVFL>:
   3e316:	4f 76 65 72 66 6c 6f 77 00                          Overflow.

0003e31f <mDebugTftp_START>:
   3e31f:	50 72 6f 63 65 73 73 69 6e 67 20 70 61 63 6b 65     Processing packe
   3e32f:	74 20 6f 66 20 73 69 7a 65 20 00                    t of size .

0003e33a <mDebugTftp_PREFIX>:
   3e33a:	54 66 74 70 3a 20 00                                Tftp: .

0003e341 <mDebugVald_0x94>:
   3e341:	20 69 6e 73 74 65 61 64 20 6f 66 20 30 78 39 34      instead of 0x94
	...

0003e352 <mDebugVald_0x0C>:
   3e352:	20 69 6e 73 74 65 61 64 20 6f 66 20 30 78 30 43      instead of 0x0C
	...

0003e363 <mDebugVald_WITH>:
   3e363:	20 77 69 74 68 20 00                                 with .

0003e36a <mDebugVald_FAILED>:
   3e36a:	46 61 69 6c 65 64 20 61 74 20 00                    Failed at .

0003e375 <mDebugVald_VALID>:
   3e375:	56 61 6c 69 64 20 69 6d 61 67 65 00                 Valid image.

0003e381 <mDebugVald_PREFIX>:
   3e381:	56 61 6c 64 3a 20 00                                Vald: .

0003e388 <mDebug_HEXPREF>:
   3e388:	30 78 00                                            0x.

0003e38b <mDebug_NEWLINE>:
   3e38b:	0d 0a 00                                            ...

0003e38e <__ctors_end>:
   3e38e:	11 24       	eor	r1, r1
   3e390:	1f be       	out	0x3f, r1	; 63
   3e392:	cf ef       	ldi	r28, 0xFF	; 255
   3e394:	d1 e2       	ldi	r29, 0x21	; 33
   3e396:	de bf       	out	0x3e, r29	; 62
   3e398:	cd bf       	out	0x3d, r28	; 61
   3e39a:	01 e0       	ldi	r16, 0x01	; 1
   3e39c:	0c bf       	out	0x3c, r16	; 60

0003e39e <__do_copy_data>:
   3e39e:	12 e0       	ldi	r17, 0x02	; 2
   3e3a0:	a0 e0       	ldi	r26, 0x00	; 0
   3e3a2:	b2 e0       	ldi	r27, 0x02	; 2
   3e3a4:	e0 e6       	ldi	r30, 0x60	; 96
   3e3a6:	f6 ef       	ldi	r31, 0xF6	; 246
   3e3a8:	03 e0       	ldi	r16, 0x03	; 3
   3e3aa:	0b bf       	out	0x3b, r16	; 59
   3e3ac:	02 c0       	rjmp	.+4      	; 0x3e3b2 <__do_copy_data+0x14>
   3e3ae:	07 90       	elpm	r0, Z+
   3e3b0:	0d 92       	st	X+, r0
   3e3b2:	a0 32       	cpi	r26, 0x20	; 32
   3e3b4:	b1 07       	cpc	r27, r17
   3e3b6:	d9 f7       	brne	.-10     	; 0x3e3ae <__do_copy_data+0x10>
   3e3b8:	1b be       	out	0x3b, r1	; 59

0003e3ba <__do_clear_bss>:
   3e3ba:	12 e0       	ldi	r17, 0x02	; 2
   3e3bc:	a0 e2       	ldi	r26, 0x20	; 32
   3e3be:	b2 e0       	ldi	r27, 0x02	; 2
   3e3c0:	01 c0       	rjmp	.+2      	; 0x3e3c4 <.do_clear_bss_start>

0003e3c2 <.do_clear_bss_loop>:
   3e3c2:	1d 92       	st	X+, r1

0003e3c4 <.do_clear_bss_start>:
   3e3c4:	ac 32       	cpi	r26, 0x2C	; 44
   3e3c6:	b1 07       	cpc	r27, r17
   3e3c8:	e1 f7       	brne	.-8      	; 0x3e3c2 <.do_clear_bss_loop>
   3e3ca:	02 d0       	rcall	.+4      	; 0x3e3d0 <main>
   3e3cc:	0d 94 2e fb 	jmp	0x3f65c	; 0x3f65c <_exit>

0003e3d0 <main>:

int main(void)
{
	/* Disable the watchdog timer to prevent
	 * eternal reset loop of doom and despair */
	uint8_t ch = MCUSR;
   3e3d0:	84 b7       	in	r24, 0x34	; 52
	MCUSR = 0;
   3e3d2:	14 be       	out	0x34, r1	; 52
	wdt_disable();
   3e3d4:	98 e1       	ldi	r25, 0x18	; 24
   3e3d6:	0f b6       	in	r0, 0x3f	; 63
   3e3d8:	f8 94       	cli
   3e3da:	90 93 60 00 	sts	0x0060, r25
   3e3de:	10 92 60 00 	sts	0x0060, r1
   3e3e2:	0f be       	out	0x3f, r0	; 63
	if (!(ch & _BV(EXTRF))) appStart(); //if not external (hard reset) skip bootloader
   3e3e4:	81 fd       	sbrc	r24, 1
   3e3e6:	01 c0       	rjmp	.+2      	; 0x3e3ea <main+0x1a>
   3e3e8:	3b d6       	rcall	.+3190   	; 0x3f060 <appStart>
   3e3ea:	8f ef       	ldi	r24, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
   3e3ec:	95 ea       	ldi	r25, 0xA5	; 165
   3e3ee:	ae e0       	ldi	r26, 0x0E	; 14
   3e3f0:	81 50       	subi	r24, 0x01	; 1
   3e3f2:	90 40       	sbci	r25, 0x00	; 0
   3e3f4:	a0 40       	sbci	r26, 0x00	; 0
   3e3f6:	e1 f7       	brne	.-8      	; 0x3e3f0 <main+0x20>
   3e3f8:	00 c0       	rjmp	.+0      	; 0x3e3fa <main+0x2a>
   3e3fa:	00 00       	nop
   3e3fc:	11 24       	eor	r1, r1
	/* This code makes the following assumptions:
	 * No interrupts will execute
	 * SP points to RAMEND
	 * r1 contains zero */
	//cli();
	asm volatile("clr __zero_reg__");
   3e3fe:	85 e0       	ldi	r24, 0x05	; 5
	// 0x02 -> ClkIO/8 -> 500ns period, 32ms max
	// 0X03 -> ClkIO/64 -> 4us period, 256ms max
	// 0x04 -> ClkIO/256 -> 16us period, 1024ms max
	// 0x05 -> ClkIO/1024 -> 64us period, 4096ms max
	// Set up Timer 1 as timekeeper for LED flashing
	TCCR1B = _BV(CS12) | _BV(CS10); // Same thing as TCCR1B = 0x05;
   3e400:	80 93 81 00 	sts	0x0081, r24
   3e404:	80 e0       	ldi	r24, 0x00	; 0

	/* Write version information in the EEPROM */
	if(eeprom_read_byte(EEPROM_MAJVER) != ARIADNE_MAJVER)
   3e406:	90 e0       	ldi	r25, 0x00	; 0
   3e408:	0f 94 18 fb 	call	0x3f630	; 0x3f630 <__eerd_byte_m2560>
   3e40c:	88 23       	and	r24, r24
   3e40e:	29 f0       	breq	.+10     	; 0x3e41a <main+0x4a>
   3e410:	80 e0       	ldi	r24, 0x00	; 0
		eeprom_write_byte(EEPROM_MAJVER, ARIADNE_MAJVER);
   3e412:	90 e0       	ldi	r25, 0x00	; 0
   3e414:	60 e0       	ldi	r22, 0x00	; 0
   3e416:	0f 94 20 fb 	call	0x3f640	; 0x3f640 <__eewr_byte_m2560>
   3e41a:	81 e0       	ldi	r24, 0x01	; 1
	if(eeprom_read_byte(EEPROM_MINVER) != ARIADNE_MINVER)
   3e41c:	90 e0       	ldi	r25, 0x00	; 0
   3e41e:	0f 94 18 fb 	call	0x3f630	; 0x3f630 <__eerd_byte_m2560>
   3e422:	84 30       	cpi	r24, 0x04	; 4
   3e424:	29 f0       	breq	.+10     	; 0x3e430 <main+0x60>
   3e426:	81 e0       	ldi	r24, 0x01	; 1
		eeprom_write_byte(EEPROM_MINVER, ARIADNE_MINVER);
   3e428:	90 e0       	ldi	r25, 0x00	; 0
   3e42a:	64 e0       	ldi	r22, 0x04	; 4
   3e42c:	0f 94 20 fb 	call	0x3f640	; 0x3f640 <__eewr_byte_m2560>
   3e430:	a5 d5       	rcall	.+2890   	; 0x3ef7c <serialInit>

	//Initialize UART communication
	serialInit();
   3e432:	8d e1       	ldi	r24, 0x1D	; 29
   3e434:	91 ee       	ldi	r25, 0xE1	; 225
	DBG_MAIN(tracePGMlnMain(mDebugMain_TITLE);)
   3e436:	63 ef       	ldi	r22, 0xF3	; 243
   3e438:	70 ee       	ldi	r23, 0xE0	; 224
   3e43a:	46 d5       	rcall	.+2700   	; 0x3eec8 <tracePGMln>
   3e43c:	96 d0       	rcall	.+300    	; 0x3e56a <spiInit>
   3e43e:	a4 d0       	rcall	.+328    	; 0x3e588 <netInit>
   3e440:	90 d3       	rcall	.+1824   	; 0x3eb62 <tftpInit>
		buttonInit();
	)

	/** Initalize SPI communication */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_SPI);)
	spiInit();
   3e442:	10 92 2a 02 	sts	0x022A, r1
	/** Initialize networking */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_NET);)
	netInit();
   3e446:	10 92 2b 02 	sts	0x022B, r1

	// Initialize the UDP socket for tftp
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_TFTP);)
	tftpInit();
   3e44a:	c3 e0       	ldi	r28, 0x03	; 3
   3e44c:	cc 24       	eor	r12, r12
#if defined(ANNOUNCE)
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_ANN);)
	announceInit();
#endif

	serialFlashing = FALSE;
   3e44e:	dd 24       	eor	r13, r13
   3e450:	76 01       	movw	r14, r12
	tftpFlashing = FALSE;
   3e452:	80 91 2a 02 	lds	r24, 0x022A
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
				// Delete first page of flash memory
				boot_page_erase(0);
   3e456:	88 23       	and	r24, r24
   3e458:	19 f4       	brne	.+6      	; 0x3e460 <main+0x90>
   3e45a:	b8 d3       	rcall	.+1904   	; 0x3ebcc <tftpPoll>
   3e45c:	88 23       	and	r24, r24
	serialFlashing = FALSE;
	tftpFlashing = FALSE;

	for(;;) {
		// If there is no serial flashing under way, poll tftp
		if(!serialFlashing)
   3e45e:	01 f1       	breq	.+64     	; 0x3e4a0 <main+0xd0>
   3e460:	80 91 2b 02 	lds	r24, 0x022B
   3e464:	88 23       	and	r24, r24
			// If tftp recieved a FINAL_ACK, break
			if(tftpPoll() == 0)
   3e466:	19 f4       	brne	.+6      	; 0x3e46e <main+0x9e>
   3e468:	af d5       	rcall	.+2910   	; 0x3efc8 <serialPoll>
   3e46a:	88 23       	and	r24, r24
   3e46c:	c9 f0       	breq	.+50     	; 0x3e4a0 <main+0xd0>
				break;

		// If there is no tftp flashing, poll serial
		if(!tftpFlashing)
   3e46e:	e1 d5       	rcall	.+3010   	; 0x3f032 <timedOut>
   3e470:	88 23       	and	r24, r24
   3e472:	a1 f0       	breq	.+40     	; 0x3e49c <main+0xcc>
   3e474:	82 e0       	ldi	r24, 0x02	; 2
			// If flashing is done exit
			if(serialPoll() == 0)
   3e476:	90 e0       	ldi	r25, 0x00	; 0
   3e478:	0f 94 18 fb 	call	0x3f630	; 0x3f630 <__eerd_byte_m2560>
   3e47c:	8e 3e       	cpi	r24, 0xEE	; 238
		/* As explained above this goes out */
#if defined(ANNOUNCE)
		announcePoll();
#endif

		if(timedOut()) {
   3e47e:	81 f0       	breq	.+32     	; 0x3e4a0 <main+0xd0>
   3e480:	80 91 2b 02 	lds	r24, 0x022B
   3e484:	81 30       	cpi	r24, 0x01	; 1
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;
   3e486:	51 f4       	brne	.+20     	; 0x3e49c <main+0xcc>
   3e488:	f6 01       	movw	r30, r12
   3e48a:	e0 92 5b 00 	sts	0x005B, r14
   3e48e:	c0 93 57 00 	sts	0x0057, r28

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
   3e492:	e8 95       	spm
   3e494:	66 d3       	rcall	.+1740   	; 0x3eb62 <tftpInit>
   3e496:	c4 d5       	rcall	.+2952   	; 0x3f020 <resetTick>
   3e498:	10 92 2b 02 	sts	0x022B, r1
				// Delete first page of flash memory
				boot_page_erase(0);
   3e49c:	a0 d5       	rcall	.+2880   	; 0x3efde <updateLed>
   3e49e:	d9 cf       	rjmp	.-78     	; 0x3e452 <main+0x82>
   3e4a0:	df d5       	rcall	.+3006   	; 0x3f060 <appStart>
   3e4a2:	80 e0       	ldi	r24, 0x00	; 0
   3e4a4:	90 e0       	ldi	r25, 0x00	; 0

0003e4a6 <__bad_interrupt>:
				// Reinitialize TFTP
				tftpInit();
   3e4a6:	ac cd       	rjmp	.-1192   	; 0x3e000 <__vectors>

0003e4a8 <spiWriteReg>:
		tracePGM(mDebugSpi_COMMA);
		tracenum(value);
	)

	
	SPCR = _BV(SPE) | _BV(MSTR); // Set SPI as master
   3e4a8:	20 e5       	ldi	r18, 0x50	; 80
   3e4aa:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
   3e4ac:	2c 98       	cbi	0x05, 4	; 5
	SPDR = cb;  //Socket 3 BSB Write 0x6D Selects Socket 3 Register, write mode, 1 byte data length
	while(!(SPSR & _BV(SPIF)));

#else //Standard W5100 Code

	SPDR = SPI_WRITE;
   3e4ae:	20 ef       	ldi	r18, 0xF0	; 240
   3e4b0:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   3e4b2:	0d b4       	in	r0, 0x2d	; 45
   3e4b4:	07 fe       	sbrs	r0, 7
   3e4b6:	fd cf       	rjmp	.-6      	; 0x3e4b2 <spiWriteReg+0xa>

	SPDR = address >> 8;
   3e4b8:	29 2f       	mov	r18, r25
   3e4ba:	33 27       	eor	r19, r19
   3e4bc:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   3e4be:	0d b4       	in	r0, 0x2d	; 45
   3e4c0:	07 fe       	sbrs	r0, 7
   3e4c2:	fd cf       	rjmp	.-6      	; 0x3e4be <spiWriteReg+0x16>

	SPDR = address & 0xff;
   3e4c4:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
   3e4c6:	0d b4       	in	r0, 0x2d	; 45
   3e4c8:	07 fe       	sbrs	r0, 7
   3e4ca:	fd cf       	rjmp	.-6      	; 0x3e4c6 <spiWriteReg+0x1e>

#endif

	SPDR = value;
   3e4cc:	4e bd       	out	0x2e, r20	; 46
	while(!(SPSR & _BV(SPIF)));
   3e4ce:	0d b4       	in	r0, 0x2d	; 45
   3e4d0:	07 fe       	sbrs	r0, 7
   3e4d2:	fd cf       	rjmp	.-6      	; 0x3e4ce <spiWriteReg+0x26>

	SS_HIGH();
   3e4d4:	2c 9a       	sbi	0x05, 4	; 5
	
	cb = 0; //prevents compiler whining about unused cb variable
	SPCR = cb; // Turn off SPI
   3e4d6:	1c bc       	out	0x2c, r1	; 44
}
   3e4d8:	08 95       	ret

0003e4da <spiWriteWord>:

void spiWriteWord(uint16_t address, uint8_t cb, uint16_t value)
{
   3e4da:	ef 92       	push	r14
   3e4dc:	ff 92       	push	r15
   3e4de:	1f 93       	push	r17
   3e4e0:	cf 93       	push	r28
   3e4e2:	df 93       	push	r29
   3e4e4:	ec 01       	movw	r28, r24
   3e4e6:	16 2f       	mov	r17, r22
   3e4e8:	7a 01       	movw	r14, r20
	// Write uint16_t to Ethernet controller
	spiWriteReg(address++, cb, value >> 8);
   3e4ea:	45 2f       	mov	r20, r21
   3e4ec:	55 27       	eor	r21, r21
   3e4ee:	dc df       	rcall	.-72     	; 0x3e4a8 <spiWriteReg>
   3e4f0:	ce 01       	movw	r24, r28
	spiWriteReg(address, cb, value & 0xff);
   3e4f2:	01 96       	adiw	r24, 0x01	; 1
   3e4f4:	61 2f       	mov	r22, r17
   3e4f6:	4e 2d       	mov	r20, r14
   3e4f8:	d7 df       	rcall	.-82     	; 0x3e4a8 <spiWriteReg>
   3e4fa:	df 91       	pop	r29
   3e4fc:	cf 91       	pop	r28
}
   3e4fe:	1f 91       	pop	r17
   3e500:	ff 90       	pop	r15
   3e502:	ef 90       	pop	r14
   3e504:	08 95       	ret

0003e506 <spiReadReg>:
   3e506:	20 e5       	ldi	r18, 0x50	; 80
   3e508:	2c bd       	out	0x2c, r18	; 44
	)
	//#endif

	uint8_t returnValue;

	SPCR = _BV(SPE) | _BV(MSTR);
   3e50a:	2c 98       	cbi	0x05, 4	; 5
   3e50c:	2f e0       	ldi	r18, 0x0F	; 15
	SS_LOW();
   3e50e:	2e bd       	out	0x2e, r18	; 46
	SPDR = cb;  //Socket 3 BSB Read 0x69 Selects Socket 3 Register, read mode, 1 byte data length
	while(!(SPSR & _BV(SPIF)));

#else //Standard W5100 Code

	SPDR = SPI_READ;
   3e510:	0d b4       	in	r0, 0x2d	; 45
   3e512:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   3e514:	fd cf       	rjmp	.-6      	; 0x3e510 <spiReadReg+0xa>
   3e516:	29 2f       	mov	r18, r25
   3e518:	33 27       	eor	r19, r19

	SPDR = address >> 8;
   3e51a:	2e bd       	out	0x2e, r18	; 46
   3e51c:	0d b4       	in	r0, 0x2d	; 45
   3e51e:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   3e520:	fd cf       	rjmp	.-6      	; 0x3e51c <spiReadReg+0x16>
   3e522:	8e bd       	out	0x2e, r24	; 46
   3e524:	0d b4       	in	r0, 0x2d	; 45

	SPDR = address & 0xff;
   3e526:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   3e528:	fd cf       	rjmp	.-6      	; 0x3e524 <spiReadReg+0x1e>
   3e52a:	1e bc       	out	0x2e, r1	; 46
   3e52c:	0d b4       	in	r0, 0x2d	; 45

#endif

	SPDR = 0;
   3e52e:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   3e530:	fd cf       	rjmp	.-6      	; 0x3e52c <spiReadReg+0x26>
   3e532:	2c 9a       	sbi	0x05, 4	; 5
   3e534:	8e b5       	in	r24, 0x2e	; 46

	SS_HIGH();
   3e536:	1c bc       	out	0x2c, r1	; 44
	returnValue = SPDR;
   3e538:	08 95       	ret

0003e53a <spiReadWord>:
	
	cb = 0; //prevents compiler whining about unused cb variable
	SPCR = cb; // Turn off SPI
   3e53a:	0f 93       	push	r16
		tracePGM(mDebugSpi_COMMA);
		tracenum(returnValue);
	)
	return(returnValue);
	
}
   3e53c:	1f 93       	push	r17

uint16_t spiReadWord(uint16_t address, uint8_t cb)
{
   3e53e:	cf 93       	push	r28
   3e540:	df 93       	push	r29
   3e542:	ec 01       	movw	r28, r24
   3e544:	16 2f       	mov	r17, r22
   3e546:	df df       	rcall	.-66     	; 0x3e506 <spiReadReg>
   3e548:	08 2f       	mov	r16, r24
	// Read uint16_t from Ethernet controller
	return((spiReadReg(address, cb) << 8) | spiReadReg(address + 1, cb));
   3e54a:	ce 01       	movw	r24, r28
   3e54c:	01 96       	adiw	r24, 0x01	; 1
   3e54e:	61 2f       	mov	r22, r17
   3e550:	da df       	rcall	.-76     	; 0x3e506 <spiReadReg>
   3e552:	20 2f       	mov	r18, r16
   3e554:	30 e0       	ldi	r19, 0x00	; 0
   3e556:	32 2f       	mov	r19, r18
   3e558:	22 27       	eor	r18, r18
   3e55a:	90 e0       	ldi	r25, 0x00	; 0
   3e55c:	82 2b       	or	r24, r18
   3e55e:	93 2b       	or	r25, r19
   3e560:	df 91       	pop	r29
   3e562:	cf 91       	pop	r28
}
   3e564:	1f 91       	pop	r17
   3e566:	0f 91       	pop	r16
   3e568:	08 95       	ret

0003e56a <spiInit>:
   3e56a:	87 e0       	ldi	r24, 0x07	; 7
   3e56c:	85 b9       	out	0x05, r24	; 5
   3e56e:	84 b9       	out	0x04, r24	; 4
   3e570:	23 98       	cbi	0x04, 3	; 4
	 * At this stage all pins are set to HIGH. This in fact DISABLES SPI for both Ethernet and SD.
	 * SS pin for ethernet is pulled low just in time for reading or writing data inside those
	 * functions. */

	/** Set SPI pins high */
	SPI_PORT = _BV(SCK) | _BV(MOSI) | _BV(SS);
   3e572:	2c 9a       	sbi	0x05, 4	; 5
   3e574:	24 9a       	sbi	0x04, 4	; 4
	//SPI_PORT |= _BV(SS);
	/** Set SPI pins as output */
	SPI_DDR = _BV(SCK) | _BV(MOSI) | _BV(SS);
   3e576:	a5 9a       	sbi	0x14, 5	; 20
	//SPI_DDR |= _BV(SS);
	
	//MISO as input
	SPI_DDR &= ~_BV(MISO);
   3e578:	9d 9a       	sbi	0x13, 5	; 19
	
	#if (ETH_SS != SS)
	/** Initialize extra SS pin used in some boards (mega) */
	/** Set ethernet SS high */
	ETH_PORT |= _BV(ETH_SS);
   3e57a:	2f 9a       	sbi	0x05, 7	; 5
	/** Set ethernet SS as output */
	ETH_DDR |= _BV(ETH_SS);
   3e57c:	27 9a       	sbi	0x04, 7	; 4
	#endif

	/** Disable SD card */
	/** Set SD SS pin high */
	SD_PORT |= _BV(SD_SS);
   3e57e:	81 e5       	ldi	r24, 0x51	; 81
	/** Set SD SS pin as output */
	SD_DDR |= _BV(SD_SS);
   3e580:	8c bd       	out	0x2c, r24	; 44

	#if (LED != SCK)
	/** Set led pin to high */
	LED_PORT |= _BV(LED);
   3e582:	81 e0       	ldi	r24, 0x01	; 1
	/** Set led pin as output */
	LED_DDR |= _BV(LED);
   3e584:	8d bd       	out	0x2d, r24	; 45
	#endif

	//Set as Master
	SPCR = ( 1 << SPE ) | ( 1 << MSTR ) | ( 1 << SPR0 );
   3e586:	08 95       	ret

0003e588 <netInit>:
	0x55          // TMSR Tx Memory Size Register, 2K per socket
};


void netInit(void)
{
   3e588:	0f 93       	push	r16
   3e58a:	1f 93       	push	r17
   3e58c:	cf 93       	push	r28
   3e58e:	df 93       	push	r29
	uint8_t i;

	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
   3e590:	83 e0       	ldi	r24, 0x03	; 3
   3e592:	90 e0       	ldi	r25, 0x00	; 0
   3e594:	0f 94 18 fb 	call	0x3f630	; 0x3f630 <__eerd_byte_m2560>
   3e598:	85 35       	cpi	r24, 0x55	; 85
   3e59a:	c9 f4       	brne	.+50     	; 0x3e5ce <netInit+0x46>
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
   3e59c:	84 e0       	ldi	r24, 0x04	; 4
   3e59e:	90 e0       	ldi	r25, 0x00	; 0
   3e5a0:	0f 94 18 fb 	call	0x3f630	; 0x3f630 <__eerd_byte_m2560>
   3e5a4:	8a 3a       	cpi	r24, 0xAA	; 170
   3e5a6:	99 f4       	brne	.+38     	; 0x3e5ce <netInit+0x46>
   3e5a8:	01 e0       	ldi	r16, 0x01	; 1
   3e5aa:	12 e0       	ldi	r17, 0x02	; 2
   3e5ac:	c5 e0       	ldi	r28, 0x05	; 5
   3e5ae:	d0 e0       	ldi	r29, 0x00	; 0

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);
   3e5b0:	ce 01       	movw	r24, r28
   3e5b2:	0f 94 18 fb 	call	0x3f630	; 0x3f630 <__eerd_byte_m2560>
   3e5b6:	f8 01       	movw	r30, r16
   3e5b8:	81 93       	st	Z+, r24
   3e5ba:	8f 01       	movw	r16, r30
   3e5bc:	21 96       	adiw	r28, 0x01	; 1
	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
   3e5be:	c7 31       	cpi	r28, 0x17	; 23
   3e5c0:	d1 05       	cpc	r29, r1
   3e5c2:	b1 f7       	brne	.-20     	; 0x3e5b0 <netInit+0x28>
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);

		DBG_NET(tracePGMlnNet(mDebugNet_EEPROM);)
   3e5c4:	84 e8       	ldi	r24, 0x84	; 132
   3e5c6:	91 ee       	ldi	r25, 0xE1	; 225
   3e5c8:	64 e7       	ldi	r22, 0x74	; 116
   3e5ca:	71 ee       	ldi	r23, 0xE1	; 225
   3e5cc:	04 c0       	rjmp	.+8      	; 0x3e5d6 <netInit+0x4e>

	} DBG_NET(
   3e5ce:	84 e8       	ldi	r24, 0x84	; 132
   3e5d0:	91 ee       	ldi	r25, 0xE1	; 225
   3e5d2:	62 e6       	ldi	r22, 0x62	; 98
   3e5d4:	71 ee       	ldi	r23, 0xE1	; 225
   3e5d6:	78 d4       	rcall	.+2288   	; 0x3eec8 <tracePGMln>
   3e5d8:	84 e8       	ldi	r24, 0x84	; 132
		else tracePGMlnNet(mDebugNet_BUILTIN);
	)


	DBG_NET(
   3e5da:	91 ee       	ldi	r25, 0xE1	; 225
   3e5dc:	67 e5       	ldi	r22, 0x57	; 87
   3e5de:	71 ee       	ldi	r23, 0xE1	; 225
   3e5e0:	73 d4       	rcall	.+2278   	; 0x3eec8 <tracePGMln>
   3e5e2:	cf e0       	ldi	r28, 0x0F	; 15
   3e5e4:	d2 e0       	ldi	r29, 0x02	; 2
   3e5e6:	1f e0       	ldi	r17, 0x0F	; 15
   3e5e8:	69 91       	ld	r22, Y+
   3e5ea:	70 e0       	ldi	r23, 0x00	; 0
   3e5ec:	80 e0       	ldi	r24, 0x00	; 0
   3e5ee:	90 e0       	ldi	r25, 0x00	; 0
   3e5f0:	42 e0       	ldi	r20, 0x02	; 2
   3e5f2:	9c d4       	rcall	.+2360   	; 0x3ef2c <tracehex>
   3e5f4:	12 31       	cpi	r17, 0x12	; 18
   3e5f6:	11 f0       	breq	.+4      	; 0x3e5fc <netInit+0x74>
   3e5f8:	8e e2       	ldi	r24, 0x2E	; 46
   3e5fa:	cd d4       	rcall	.+2458   	; 0x3ef96 <putch>
   3e5fc:	1f 5f       	subi	r17, 0xFF	; 255
   3e5fe:	13 31       	cpi	r17, 0x13	; 19
   3e600:	99 f7       	brne	.-26     	; 0x3e5e8 <netInit+0x60>
   3e602:	84 e8       	ldi	r24, 0x84	; 132
   3e604:	91 ee       	ldi	r25, 0xE1	; 225
   3e606:	6c e4       	ldi	r22, 0x4C	; 76
   3e608:	71 ee       	ldi	r23, 0xE1	; 225
   3e60a:	5e d4       	rcall	.+2236   	; 0x3eec8 <tracePGMln>
   3e60c:	c5 e0       	ldi	r28, 0x05	; 5
   3e60e:	d2 e0       	ldi	r29, 0x02	; 2
   3e610:	15 e0       	ldi	r17, 0x05	; 5
   3e612:	69 91       	ld	r22, Y+
   3e614:	70 e0       	ldi	r23, 0x00	; 0
   3e616:	80 e0       	ldi	r24, 0x00	; 0
   3e618:	90 e0       	ldi	r25, 0x00	; 0
   3e61a:	42 e0       	ldi	r20, 0x02	; 2
   3e61c:	87 d4       	rcall	.+2318   	; 0x3ef2c <tracehex>
   3e61e:	18 30       	cpi	r17, 0x08	; 8
   3e620:	11 f0       	breq	.+4      	; 0x3e626 <netInit+0x9e>
   3e622:	8e e2       	ldi	r24, 0x2E	; 46
   3e624:	b8 d4       	rcall	.+2416   	; 0x3ef96 <putch>
   3e626:	1f 5f       	subi	r17, 0xFF	; 255
   3e628:	19 30       	cpi	r17, 0x09	; 9
   3e62a:	99 f7       	brne	.-26     	; 0x3e612 <netInit+0x8a>
   3e62c:	84 e8       	ldi	r24, 0x84	; 132
   3e62e:	91 ee       	ldi	r25, 0xE1	; 225
   3e630:	61 e4       	ldi	r22, 0x41	; 65
   3e632:	71 ee       	ldi	r23, 0xE1	; 225
   3e634:	49 d4       	rcall	.+2194   	; 0x3eec8 <tracePGMln>
   3e636:	c1 e0       	ldi	r28, 0x01	; 1
   3e638:	d2 e0       	ldi	r29, 0x02	; 2
   3e63a:	01 e0       	ldi	r16, 0x01	; 1
   3e63c:	69 91       	ld	r22, Y+
   3e63e:	70 e0       	ldi	r23, 0x00	; 0
   3e640:	80 e0       	ldi	r24, 0x00	; 0
   3e642:	90 e0       	ldi	r25, 0x00	; 0
   3e644:	42 e0       	ldi	r20, 0x02	; 2
   3e646:	72 d4       	rcall	.+2276   	; 0x3ef2c <tracehex>
   3e648:	04 30       	cpi	r16, 0x04	; 4
   3e64a:	11 f0       	breq	.+4      	; 0x3e650 <netInit+0xc8>
   3e64c:	8e e2       	ldi	r24, 0x2E	; 46
   3e64e:	a3 d4       	rcall	.+2374   	; 0x3ef96 <putch>
   3e650:	0f 5f       	subi	r16, 0xFF	; 255
   3e652:	05 30       	cpi	r16, 0x05	; 5
   3e654:	99 f7       	brne	.-26     	; 0x3e63c <netInit+0xb4>
   3e656:	84 e8       	ldi	r24, 0x84	; 132
   3e658:	91 ee       	ldi	r25, 0xE1	; 225
   3e65a:	66 e3       	ldi	r22, 0x36	; 54
   3e65c:	71 ee       	ldi	r23, 0xE1	; 225
   3e65e:	34 d4       	rcall	.+2152   	; 0x3eec8 <tracePGMln>
   3e660:	c9 e0       	ldi	r28, 0x09	; 9
   3e662:	d2 e0       	ldi	r29, 0x02	; 2
   3e664:	69 91       	ld	r22, Y+
   3e666:	70 e0       	ldi	r23, 0x00	; 0
   3e668:	80 e0       	ldi	r24, 0x00	; 0
   3e66a:	90 e0       	ldi	r25, 0x00	; 0
   3e66c:	42 e0       	ldi	r20, 0x02	; 2
   3e66e:	5e d4       	rcall	.+2236   	; 0x3ef2c <tracehex>
   3e670:	1e 30       	cpi	r17, 0x0E	; 14
   3e672:	11 f0       	breq	.+4      	; 0x3e678 <netInit+0xf0>
   3e674:	8e e2       	ldi	r24, 0x2E	; 46
   3e676:	8f d4       	rcall	.+2334   	; 0x3ef96 <putch>
   3e678:	1f 5f       	subi	r17, 0xFF	; 255
   3e67a:	1f 30       	cpi	r17, 0x0F	; 15
   3e67c:	99 f7       	brne	.-26     	; 0x3e664 <netInit+0xdc>
   3e67e:	00 e0       	ldi	r16, 0x00	; 0
   3e680:	12 e0       	ldi	r17, 0x02	; 2
   3e682:	c0 e0       	ldi	r28, 0x00	; 0
   3e684:	d0 e0       	ldi	r29, 0x00	; 0
   3e686:	f8 01       	movw	r30, r16
   3e688:	41 91       	ld	r20, Z+
   3e68a:	8f 01       	movw	r16, r30
   3e68c:	ce 01       	movw	r24, r28
   3e68e:	60 e0       	ldi	r22, 0x00	; 0
   3e690:	0b df       	rcall	.-490    	; 0x3e4a8 <spiWriteReg>
   3e692:	21 96       	adiw	r28, 0x01	; 1
   3e694:	cc 31       	cpi	r28, 0x1C	; 28
   3e696:	d1 05       	cpc	r29, r1
   3e698:	b1 f7       	brne	.-20     	; 0x3e686 <netInit+0xfe>
   3e69a:	84 e8       	ldi	r24, 0x84	; 132
   3e69c:	91 ee       	ldi	r25, 0xE1	; 225
   3e69e:	64 e2       	ldi	r22, 0x24	; 36
		}
	)

	/** Configure Wiznet chip. Network settings */
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
		spiWriteReg(i, 0, registerBuffer[i]);
   3e6a0:	71 ee       	ldi	r23, 0xE1	; 225
   3e6a2:	12 d4       	rcall	.+2084   	; 0x3eec8 <tracePGMln>
   3e6a4:	df 91       	pop	r29
   3e6a6:	cf 91       	pop	r28
   3e6a8:	1f 91       	pop	r17
   3e6aa:	0f 91       	pop	r16
   3e6ac:	08 95       	ret

0003e6ae <sockInit>:

uint16_t lastPacket = 0, highPacket = 0;


static void sockInit(uint16_t port)
{
   3e6ae:	cf 93       	push	r28
   3e6b0:	df 93       	push	r29
   3e6b2:	ec 01       	movw	r28, r24
	DBG_TFTP(
   3e6b4:	8a e3       	ldi	r24, 0x3A	; 58
   3e6b6:	93 ee       	ldi	r25, 0xE3	; 227
   3e6b8:	65 ec       	ldi	r22, 0xC5	; 197
   3e6ba:	71 ee       	ldi	r23, 0xE1	; 225
   3e6bc:	05 d4       	rcall	.+2058   	; 0x3eec8 <tracePGMln>
   3e6be:	be 01       	movw	r22, r28
   3e6c0:	80 e0       	ldi	r24, 0x00	; 0
   3e6c2:	90 e0       	ldi	r25, 0x00	; 0
   3e6c4:	44 e0       	ldi	r20, 0x04	; 4
   3e6c6:	32 d4       	rcall	.+2148   	; 0x3ef2c <tracehex>
   3e6c8:	81 e0       	ldi	r24, 0x01	; 1
   3e6ca:	97 e0       	ldi	r25, 0x07	; 7
		tracePGMlnTftp(mDebugTftp_SOCK);
		tracenum(port);
	)


	spiWriteReg(REG_S3_CR, S3_W_CB, CR_CLOSE);
   3e6cc:	6c e6       	ldi	r22, 0x6C	; 108
   3e6ce:	40 e1       	ldi	r20, 0x10	; 16
   3e6d0:	eb de       	rcall	.-554    	; 0x3e4a8 <spiWriteReg>
   3e6d2:	81 e0       	ldi	r24, 0x01	; 1
   3e6d4:	97 e0       	ldi	r25, 0x07	; 7
   3e6d6:	68 e6       	ldi	r22, 0x68	; 104
        while(spiReadReg(REG_S3_CR, S3_R_CB)) {
   3e6d8:	16 df       	rcall	.-468    	; 0x3e506 <spiReadReg>
   3e6da:	88 23       	and	r24, r24
   3e6dc:	d1 f7       	brne	.-12     	; 0x3e6d2 <sockInit+0x24>
   3e6de:	82 e0       	ldi	r24, 0x02	; 2
   3e6e0:	97 e0       	ldi	r25, 0x07	; 7
   3e6e2:	6c e6       	ldi	r22, 0x6C	; 108
   3e6e4:	4f ef       	ldi	r20, 0xFF	; 255
        	//wait for command to complete	
        }  
        
	do {
                // Write interrupt
		spiWriteReg(REG_S3_IR, S3_W_CB, 0xFF);
   3e6e6:	e0 de       	rcall	.-576    	; 0x3e4a8 <spiWriteReg>
   3e6e8:	80 e0       	ldi	r24, 0x00	; 0
   3e6ea:	97 e0       	ldi	r25, 0x07	; 7
   3e6ec:	6c e6       	ldi	r22, 0x6C	; 108
   3e6ee:	42 e0       	ldi	r20, 0x02	; 2
   3e6f0:	db de       	rcall	.-586    	; 0x3e4a8 <spiWriteReg>
                // Write mode
                spiWriteReg(REG_S3_MR, S3_W_CB, MR_UDP);
   3e6f2:	84 e0       	ldi	r24, 0x04	; 4
   3e6f4:	97 e0       	ldi	r25, 0x07	; 7
   3e6f6:	6c e6       	ldi	r22, 0x6C	; 108
   3e6f8:	ae 01       	movw	r20, r28
   3e6fa:	ef de       	rcall	.-546    	; 0x3e4da <spiWriteWord>
   3e6fc:	81 e0       	ldi	r24, 0x01	; 1
                // Write TFTP Port
		spiWriteWord(REG_S3_PORT0, S3_W_CB, port);
   3e6fe:	97 e0       	ldi	r25, 0x07	; 7
   3e700:	6c e6       	ldi	r22, 0x6C	; 108
   3e702:	41 e0       	ldi	r20, 0x01	; 1
   3e704:	d1 de       	rcall	.-606    	; 0x3e4a8 <spiWriteReg>
   3e706:	81 e0       	ldi	r24, 0x01	; 1
   3e708:	97 e0       	ldi	r25, 0x07	; 7
		// Open Socket
        	spiWriteReg(REG_S3_CR, S3_W_CB, CR_OPEN);
   3e70a:	68 e6       	ldi	r22, 0x68	; 104
   3e70c:	fc de       	rcall	.-520    	; 0x3e506 <spiReadReg>
   3e70e:	88 23       	and	r24, r24
   3e710:	d1 f7       	brne	.-12     	; 0x3e706 <sockInit+0x58>
   3e712:	83 e0       	ldi	r24, 0x03	; 3
   3e714:	97 e0       	ldi	r25, 0x07	; 7
        	while(spiReadReg(REG_S3_CR, S3_R_CB)) {
   3e716:	68 e6       	ldi	r22, 0x68	; 104
   3e718:	f6 de       	rcall	.-532    	; 0x3e506 <spiReadReg>
   3e71a:	82 32       	cpi	r24, 0x22	; 34
   3e71c:	29 f0       	breq	.+10     	; 0x3e728 <sockInit+0x7a>
   3e71e:	81 e0       	ldi	r24, 0x01	; 1
   3e720:	97 e0       	ldi	r25, 0x07	; 7
   3e722:	6c e6       	ldi	r22, 0x6C	; 108
        		//wait for command to complete	
 		} 
		// Read Status
		if(spiReadReg(REG_S3_SR, S3_R_CB) != SOCK_UDP)
   3e724:	40 e1       	ldi	r20, 0x10	; 16
   3e726:	c0 de       	rcall	.-640    	; 0x3e4a8 <spiWriteReg>
   3e728:	83 e0       	ldi	r24, 0x03	; 3
   3e72a:	97 e0       	ldi	r25, 0x07	; 7
   3e72c:	68 e6       	ldi	r22, 0x68	; 104
   3e72e:	eb de       	rcall	.-554    	; 0x3e506 <spiReadReg>
   3e730:	82 32       	cpi	r24, 0x22	; 34
			// Close Socket if it wasn't initialized correctly
			spiWriteReg(REG_S3_CR, S3_W_CB, CR_CLOSE);
   3e732:	a9 f6       	brne	.-86     	; 0x3e6de <sockInit+0x30>
   3e734:	df 91       	pop	r29
   3e736:	cf 91       	pop	r28
   3e738:	08 95       	ret

0003e73a <processPacket>:
   3e73a:	2f 92       	push	r2
   3e73c:	3f 92       	push	r3


		// If socket correctly opened continue
	} while(spiReadReg(REG_S3_SR, S3_R_CB) != SOCK_UDP);
   3e73e:	4f 92       	push	r4
   3e740:	5f 92       	push	r5
   3e742:	6f 92       	push	r6
   3e744:	7f 92       	push	r7
   3e746:	8f 92       	push	r8
   3e748:	9f 92       	push	r9
   3e74a:	af 92       	push	r10
}
   3e74c:	bf 92       	push	r11
   3e74e:	cf 92       	push	r12
   3e750:	df 92       	push	r13
#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
#endif
{
   3e752:	ef 92       	push	r14
   3e754:	ff 92       	push	r15
   3e756:	0f 93       	push	r16
   3e758:	1f 93       	push	r17
   3e75a:	cf 93       	push	r28
   3e75c:	df 93       	push	r29
   3e75e:	cd b7       	in	r28, 0x3d	; 61
   3e760:	de b7       	in	r29, 0x3e	; 62
   3e762:	cc 50       	subi	r28, 0x0C	; 12
   3e764:	d2 40       	sbci	r29, 0x02	; 2
   3e766:	de bf       	out	0x3e, r29	; 62
   3e768:	cd bf       	out	0x3d, r28	; 61
   3e76a:	8c 01       	movw	r16, r24
   3e76c:	8a e3       	ldi	r24, 0x3A	; 58
   3e76e:	93 ee       	ldi	r25, 0xE3	; 227
   3e770:	6f e1       	ldi	r22, 0x1F	; 31
   3e772:	73 ee       	ldi	r23, 0xE3	; 227
   3e774:	a9 d3       	rcall	.+1874   	; 0x3eec8 <tracePGMln>
   3e776:	b8 01       	movw	r22, r16
   3e778:	80 e0       	ldi	r24, 0x00	; 0
   3e77a:	90 e0       	ldi	r25, 0x00	; 0
   3e77c:	44 e0       	ldi	r20, 0x04	; 4
   3e77e:	d6 d3       	rcall	.+1964   	; 0x3ef2c <tracehex>
   3e780:	28 e0       	ldi	r18, 0x08	; 8
   3e782:	00 30       	cpi	r16, 0x00	; 0
	address_t writeAddr;
	// Transfer entire packet to RAM
	uint8_t* bufPtr = buffer;
	uint16_t count;

	DBG_TFTP(
   3e784:	12 07       	cpc	r17, r18
   3e786:	28 f0       	brcs	.+10     	; 0x3e792 <processPacket+0x58>
   3e788:	8a e3       	ldi	r24, 0x3A	; 58
   3e78a:	93 ee       	ldi	r25, 0xE3	; 227
   3e78c:	66 e1       	ldi	r22, 0x16	; 22
   3e78e:	73 ee       	ldi	r23, 0xE3	; 227
   3e790:	9b d3       	rcall	.+1846   	; 0x3eec8 <tracePGMln>
   3e792:	88 e2       	ldi	r24, 0x28	; 40
   3e794:	97 e0       	ldi	r25, 0x07	; 7
   3e796:	68 e6       	ldi	r22, 0x68	; 104
   3e798:	d0 de       	rcall	.-608    	; 0x3e53a <spiReadWord>
   3e79a:	ac 01       	movw	r20, r24
   3e79c:	00 97       	sbiw	r24, 0x00	; 0
   3e79e:	11 f4       	brne	.+4      	; 0x3e7a4 <processPacket+0x6a>
   3e7a0:	40 e0       	ldi	r20, 0x00	; 0
   3e7a2:	58 e7       	ldi	r21, 0x78	; 120
   3e7a4:	6d e0       	ldi	r22, 0x0D	; 13
   3e7a6:	c6 2e       	mov	r12, r22
   3e7a8:	62 e0       	ldi	r22, 0x02	; 2
   3e7aa:	d6 2e       	mov	r13, r22
   3e7ac:	cc 0e       	add	r12, r28
   3e7ae:	dd 1e       	adc	r13, r29

		DBG_BTN(button();)
	)

	// Read data from chip to buffer
	readPointer = spiReadWord(REG_S3_RX_RD0, S3_R_CB);
   3e7b0:	7e 01       	movw	r14, r28
   3e7b2:	08 94       	sec
   3e7b4:	e1 1c       	adc	r14, r1
   3e7b6:	f1 1c       	adc	r15, r1
   3e7b8:	10 c0       	rjmp	.+32     	; 0x3e7da <processPacket+0xa0>
   3e7ba:	8a 01       	movw	r16, r20

	if(readPointer == 0) readPointer = 0x0000;

#else

	if(readPointer == 0) readPointer += S3_RX_START;
   3e7bc:	0f 5f       	subi	r16, 0xFF	; 255
   3e7be:	1f 4f       	sbci	r17, 0xFF	; 255
   3e7c0:	ca 01       	movw	r24, r20
   3e7c2:	60 e0       	ldi	r22, 0x00	; 0
	} while(spiReadReg(REG_S3_SR, S3_R_CB) != SOCK_UDP);
}


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
   3e7c4:	a0 de       	rcall	.-704    	; 0x3e506 <spiReadReg>
   3e7c6:	f7 01       	movw	r30, r14
   3e7c8:	81 93       	st	Z+, r24
   3e7ca:	7f 01       	movw	r14, r30
   3e7cc:	f0 e8       	ldi	r31, 0x80	; 128
   3e7ce:	00 30       	cpi	r16, 0x00	; 0
   3e7d0:	1f 07       	cpc	r17, r31
   3e7d2:	11 f4       	brne	.+4      	; 0x3e7d8 <processPacket+0x9e>
   3e7d4:	00 e0       	ldi	r16, 0x00	; 0
   3e7d6:	18 e7       	ldi	r17, 0x78	; 120
   3e7d8:	a8 01       	movw	r20, r16
		*bufPtr++ = spiReadReg(readPointer++, S3_RXBUF_CB);

		if(readPointer == 0xFFFF) readPointer = 0x0000; //changed 0c0800 to 0xFFFF, fixes a 4th packet retransmit bug. upload speed changed from 500sec to 90sec for 100kb program
#else

		*bufPtr++ = spiReadReg(readPointer++, 0);
   3e7da:	ec 14       	cp	r14, r12
   3e7dc:	fd 04       	cpc	r15, r13
   3e7de:	69 f7       	brne	.-38     	; 0x3e7ba <processPacket+0x80>
   3e7e0:	88 e2       	ldi	r24, 0x28	; 40
   3e7e2:	97 e0       	ldi	r25, 0x07	; 7
   3e7e4:	6c e6       	ldi	r22, 0x6C	; 108
   3e7e6:	79 de       	rcall	.-782    	; 0x3e4da <spiWriteWord>
   3e7e8:	81 e0       	ldi	r24, 0x01	; 1
   3e7ea:	97 e0       	ldi	r25, 0x07	; 7
   3e7ec:	6c e6       	ldi	r22, 0x6C	; 108

		if(readPointer == S3_RX_END) readPointer = S3_RX_START;
   3e7ee:	40 e4       	ldi	r20, 0x40	; 64
   3e7f0:	5b de       	rcall	.-842    	; 0x3e4a8 <spiWriteReg>
   3e7f2:	81 e0       	ldi	r24, 0x01	; 1
   3e7f4:	97 e0       	ldi	r25, 0x07	; 7
   3e7f6:	68 e6       	ldi	r22, 0x68	; 104
   3e7f8:	86 de       	rcall	.-756    	; 0x3e506 <spiReadReg>
	} while(spiReadReg(REG_S3_SR, S3_R_CB) != SOCK_UDP);
}


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
   3e7fa:	88 23       	and	r24, r24

	if(readPointer == 0) readPointer += S3_RX_START;

#endif

	for(count = TFTP_PACKET_MAX_SIZE; count--;) {
   3e7fc:	d1 f7       	brne	.-12     	; 0x3e7f2 <processPacket+0xb8>
   3e7fe:	8e 01       	movw	r16, r28
   3e800:	0f 5f       	subi	r16, 0xFF	; 255

#endif

	}

	spiWriteWord(REG_S3_RX_RD0, S3_W_CB, readPointer);     // Write back new pointer
   3e802:	1f 4f       	sbci	r17, 0xFF	; 255
   3e804:	3c e0       	ldi	r19, 0x0C	; 12
   3e806:	e3 2e       	mov	r14, r19
   3e808:	37 e0       	ldi	r19, 0x07	; 7
   3e80a:	f3 2e       	mov	r15, r19
	spiWriteReg(REG_S3_CR, S3_W_CB, CR_RECV);
   3e80c:	f8 01       	movw	r30, r16
   3e80e:	41 91       	ld	r20, Z+
   3e810:	8f 01       	movw	r16, r30
   3e812:	c7 01       	movw	r24, r14
   3e814:	6c e6       	ldi	r22, 0x6C	; 108
   3e816:	48 de       	rcall	.-880    	; 0x3e4a8 <spiWriteReg>

	while(spiReadReg(REG_S3_CR, S3_R_CB));
   3e818:	08 94       	sec
   3e81a:	e1 1c       	adc	r14, r1
   3e81c:	f1 1c       	adc	r15, r1
   3e81e:	f2 e1       	ldi	r31, 0x12	; 18
   3e820:	ef 16       	cp	r14, r31
   3e822:	f7 e0       	ldi	r31, 0x07	; 7
   3e824:	ff 06       	cpc	r15, r31
   3e826:	91 f7       	brne	.-28     	; 0x3e80c <processPacket+0xd2>
   3e828:	8a e3       	ldi	r24, 0x3A	; 58
   3e82a:	93 ee       	ldi	r25, 0xE3	; 227
   3e82c:	60 e0       	ldi	r22, 0x00	; 0
   3e82e:	73 ee       	ldi	r23, 0xE3	; 227
   3e830:	4b d3       	rcall	.+1686   	; 0x3eec8 <tracePGMln>
   3e832:	cf 80       	ldd	r12, Y+7	; 0x07
	)

	// Set up return IP address and port
	uint8_t i;

	for(i = 0; i < 6; i++) spiWriteReg(REG_S3_DIPR0 + i, S3_W_CB, buffer[i]);
   3e834:	dd 24       	eor	r13, r13
   3e836:	dc 2c       	mov	r13, r12
   3e838:	cc 24       	eor	r12, r12
   3e83a:	88 85       	ldd	r24, Y+8	; 0x08
   3e83c:	c8 0e       	add	r12, r24
   3e83e:	d1 1c       	adc	r13, r1
   3e840:	09 85       	ldd	r16, Y+9	; 0x09
   3e842:	10 e0       	ldi	r17, 0x00	; 0
   3e844:	10 2f       	mov	r17, r16
   3e846:	00 27       	eor	r16, r16
   3e848:	8a 85       	ldd	r24, Y+10	; 0x0a
   3e84a:	08 0f       	add	r16, r24
   3e84c:	11 1d       	adc	r17, r1
   3e84e:	eb 84       	ldd	r14, Y+11	; 0x0b
   3e850:	ff 24       	eor	r15, r15

	DBG_TFTP(tracePGMlnTftp(mDebugTftp_RADDR);)
   3e852:	fe 2c       	mov	r15, r14
   3e854:	ee 24       	eor	r14, r14
   3e856:	8c 85       	ldd	r24, Y+12	; 0x0c
   3e858:	e8 0e       	add	r14, r24
   3e85a:	f1 1c       	adc	r15, r1
   3e85c:	8a e3       	ldi	r24, 0x3A	; 58

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
   3e85e:	93 ee       	ldi	r25, 0xE3	; 227
   3e860:	61 ef       	ldi	r22, 0xF1	; 241
   3e862:	72 ee       	ldi	r23, 0xE2	; 226
   3e864:	31 d3       	rcall	.+1634   	; 0x3eec8 <tracePGMln>
   3e866:	b7 01       	movw	r22, r14
   3e868:	80 e0       	ldi	r24, 0x00	; 0
   3e86a:	90 e0       	ldi	r25, 0x00	; 0
	uint16_t tftpOpcode  = (buffer[8] << 8) + buffer[9];
   3e86c:	44 e0       	ldi	r20, 0x04	; 4
   3e86e:	5e d3       	rcall	.+1724   	; 0x3ef2c <tracehex>
   3e870:	83 ee       	ldi	r24, 0xE3	; 227
   3e872:	92 ee       	ldi	r25, 0xE2	; 226
   3e874:	00 d3       	rcall	.+1536   	; 0x3ee76 <tracePGM>
   3e876:	b8 01       	movw	r22, r16
   3e878:	80 e0       	ldi	r24, 0x00	; 0
	uint16_t tftpBlock   = (buffer[10] << 8) + buffer[11];
   3e87a:	90 e0       	ldi	r25, 0x00	; 0
   3e87c:	44 e0       	ldi	r20, 0x04	; 4
   3e87e:	56 d3       	rcall	.+1708   	; 0x3ef2c <tracehex>
   3e880:	81 ed       	ldi	r24, 0xD1	; 209
   3e882:	92 ee       	ldi	r25, 0xE2	; 226
   3e884:	f8 d2       	rcall	.+1520   	; 0x3ee76 <tracePGM>
   3e886:	2c ef       	ldi	r18, 0xFC	; 252

	DBG_TFTP(
   3e888:	62 2e       	mov	r6, r18
   3e88a:	2f ef       	ldi	r18, 0xFF	; 255
   3e88c:	72 2e       	mov	r7, r18
   3e88e:	6c 0c       	add	r6, r12
   3e890:	7d 1c       	adc	r7, r13
   3e892:	43 01       	movw	r8, r6
   3e894:	aa 24       	eor	r10, r10
   3e896:	bb 24       	eor	r11, r11
   3e898:	c5 01       	movw	r24, r10
   3e89a:	b4 01       	movw	r22, r8
   3e89c:	44 e0       	ldi	r20, 0x04	; 4
   3e89e:	46 d3       	rcall	.+1676   	; 0x3ef2c <tracehex>
   3e8a0:	03 30       	cpi	r16, 0x03	; 3
   3e8a2:	11 05       	cpc	r17, r1
   3e8a4:	91 f4       	brne	.+36     	; 0x3e8ca <processPacket+0x190>
   3e8a6:	29 ef       	ldi	r18, 0xF9	; 249
   3e8a8:	e2 16       	cp	r14, r18
   3e8aa:	21 e0       	ldi	r18, 0x01	; 1
   3e8ac:	f2 06       	cpc	r15, r18
   3e8ae:	58 f4       	brcc	.+22     	; 0x3e8c6 <processPacket+0x18c>
   3e8b0:	80 91 20 02 	lds	r24, 0x0220
   3e8b4:	90 91 21 02 	lds	r25, 0x0221
   3e8b8:	e8 16       	cp	r14, r24
   3e8ba:	f9 06       	cpc	r15, r25
   3e8bc:	20 f0       	brcs	.+8      	; 0x3e8c6 <processPacket+0x18c>
   3e8be:	01 96       	adiw	r24, 0x01	; 1
   3e8c0:	8e 15       	cp	r24, r14
   3e8c2:	9f 05       	cpc	r25, r15
   3e8c4:	10 f4       	brcc	.+4      	; 0x3e8ca <processPacket+0x190>
   3e8c6:	00 e0       	ldi	r16, 0x00	; 0
   3e8c8:	10 e0       	ldi	r17, 0x00	; 0
   3e8ca:	35 e0       	ldi	r19, 0x05	; 5
   3e8cc:	c3 16       	cp	r12, r19
   3e8ce:	32 e0       	ldi	r19, 0x02	; 2
   3e8d0:	d3 06       	cpc	r13, r19
   3e8d2:	08 f0       	brcs	.+2      	; 0x3e8d6 <processPacket+0x19c>
   3e8d4:	1c c1       	rjmp	.+568    	; 0x3eb0e <processPacket+0x3d4>
   3e8d6:	03 30       	cpi	r16, 0x03	; 3
		tracenum(tftpOpcode);
		tracePGM(mDebugTftp_DLEN);
		tracenum(tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE));
	)

	if((tftpOpcode == TFTP_OPCODE_DATA)
   3e8d8:	11 05       	cpc	r17, r1
   3e8da:	09 f4       	brne	.+2      	; 0x3e8de <processPacket+0x1a4>
   3e8dc:	3f c0       	rjmp	.+126    	; 0x3e95c <processPacket+0x222>
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
   3e8de:	04 30       	cpi	r16, 0x04	; 4
   3e8e0:	11 05       	cpc	r17, r1
   3e8e2:	40 f4       	brcc	.+16     	; 0x3e8f4 <processPacket+0x1ba>
   3e8e4:	01 30       	cpi	r16, 0x01	; 1
   3e8e6:	11 05       	cpc	r17, r1
   3e8e8:	71 f0       	breq	.+28     	; 0x3e906 <processPacket+0x1cc>
   3e8ea:	02 30       	cpi	r16, 0x02	; 2
   3e8ec:	11 05       	cpc	r17, r1
   3e8ee:	09 f0       	breq	.+2      	; 0x3e8f2 <processPacket+0x1b8>
   3e8f0:	10 c1       	rjmp	.+544    	; 0x3eb12 <processPacket+0x3d8>
   3e8f2:	0e c0       	rjmp	.+28     	; 0x3e910 <processPacket+0x1d6>
   3e8f4:	04 30       	cpi	r16, 0x04	; 4
   3e8f6:	11 05       	cpc	r17, r1
   3e8f8:	09 f4       	brne	.+2      	; 0x3e8fc <processPacket+0x1c2>
   3e8fa:	fd c0       	rjmp	.+506    	; 0x3eaf6 <processPacket+0x3bc>
   3e8fc:	05 30       	cpi	r16, 0x05	; 5
		tftpOpcode = TFTP_OPCODE_UKN;
   3e8fe:	11 05       	cpc	r17, r1
   3e900:	09 f0       	breq	.+2      	; 0x3e904 <processPacket+0x1ca>

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
   3e902:	07 c1       	rjmp	.+526    	; 0x3eb12 <processPacket+0x3d8>
   3e904:	ff c0       	rjmp	.+510    	; 0x3eb04 <processPacket+0x3ca>
   3e906:	8a e3       	ldi	r24, 0x3A	; 58
   3e908:	93 ee       	ldi	r25, 0xE3	; 227
   3e90a:	64 ec       	ldi	r22, 0xC4	; 196
   3e90c:	72 ee       	ldi	r23, 0xE2	; 226

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
   3e90e:	f7 c0       	rjmp	.+494    	; 0x3eafe <processPacket+0x3c4>
   3e910:	87 d3       	rcall	.+1806   	; 0x3f020 <resetTick>
   3e912:	8a e3       	ldi	r24, 0x3A	; 58
   3e914:	93 ee       	ldi	r25, 0xE3	; 227
   3e916:	66 eb       	ldi	r22, 0xB6	; 182
   3e918:	72 ee       	ldi	r23, 0xE2	; 226
   3e91a:	d6 d2       	rcall	.+1452   	; 0x3eec8 <tracePGMln>
   3e91c:	82 e0       	ldi	r24, 0x02	; 2
   3e91e:	90 e0       	ldi	r25, 0x00	; 0
   3e920:	6f ef       	ldi	r22, 0xFF	; 255
   3e922:	8e d6       	rcall	.+3356   	; 0x3f640 <__eewr_byte_m2560>
   3e924:	80 91 28 02 	lds	r24, 0x0228
   3e928:	90 91 29 02 	lds	r25, 0x0229
   3e92c:	c0 de       	rcall	.-640    	; 0x3e6ae <sockInit>
   3e92e:	8a e3       	ldi	r24, 0x3A	; 58
   3e930:	93 ee       	ldi	r25, 0xE3	; 227
   3e932:	6a e9       	ldi	r22, 0x9A	; 154
   3e934:	72 ee       	ldi	r23, 0xE2	; 226
   3e936:	c8 d2       	rcall	.+1424   	; 0x3eec8 <tracePGMln>
   3e938:	60 91 28 02 	lds	r22, 0x0228
   3e93c:	70 91 29 02 	lds	r23, 0x0229

		case TFTP_OPCODE_RRQ: // Read request
			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPRRQ);)
   3e940:	80 e0       	ldi	r24, 0x00	; 0
   3e942:	90 e0       	ldi	r25, 0x00	; 0
   3e944:	44 e0       	ldi	r20, 0x04	; 4
   3e946:	f2 d2       	rcall	.+1508   	; 0x3ef2c <tracehex>
			break;

		case TFTP_OPCODE_WRQ: // Write request
			// Valid WRQ -> reset timer
			resetTick();
   3e948:	10 92 21 02 	sts	0x0221, r1

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPWRQ);)
   3e94c:	10 92 20 02 	sts	0x0220, r1
   3e950:	10 92 23 02 	sts	0x0223, r1
   3e954:	10 92 22 02 	sts	0x0222, r1

			// Flagging image as invalid since the flashing process has started
			eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_BAD_VALUE);
   3e958:	02 e0       	ldi	r16, 0x02	; 2
   3e95a:	eb c0       	rjmp	.+470    	; 0x3eb32 <processPacket+0x3f8>
   3e95c:	61 d3       	rcall	.+1730   	; 0x3f020 <resetTick>
   3e95e:	8a e3       	ldi	r24, 0x3A	; 58
   3e960:	93 ee       	ldi	r25, 0xE3	; 227

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
   3e962:	6b ea       	ldi	r22, 0xAB	; 171
   3e964:	72 ee       	ldi	r23, 0xE2	; 226
   3e966:	b0 d2       	rcall	.+1376   	; 0x3eec8 <tracePGMln>
   3e968:	f0 92 23 02 	sts	0x0223, r15
   3e96c:	e0 92 22 02 	sts	0x0222, r14
#endif

			DBG_TFTP(
   3e970:	c7 01       	movw	r24, r14
   3e972:	01 97       	sbiw	r24, 0x01	; 1
   3e974:	6c 01       	movw	r12, r24
   3e976:	ee 24       	eor	r14, r14
   3e978:	ff 24       	eor	r15, r15
   3e97a:	59 e0       	ldi	r21, 0x09	; 9
   3e97c:	cc 0c       	add	r12, r12
   3e97e:	dd 1c       	adc	r13, r13
   3e980:	ee 1c       	adc	r14, r14
   3e982:	ff 1c       	adc	r15, r15
   3e984:	5a 95       	dec	r21
   3e986:	d1 f7       	brne	.-12     	; 0x3e97c <processPacket+0x242>
   3e988:	2f ef       	ldi	r18, 0xFF	; 255
   3e98a:	3f ef       	ldi	r19, 0xFF	; 255
#else
				tracenum(tftpTransferPort);
#endif
			)

			lastPacket = highPacket = 0;
   3e98c:	40 e0       	ldi	r20, 0x00	; 0
   3e98e:	50 e0       	ldi	r21, 0x00	; 0
   3e990:	c2 22       	and	r12, r18
   3e992:	d3 22       	and	r13, r19
   3e994:	e4 22       	and	r14, r20
   3e996:	f5 22       	and	r15, r21
   3e998:	88 0f       	add	r24, r24
   3e99a:	89 2f       	mov	r24, r25
			returnCode = ACK; // Send back acknowledge for packet 0
   3e99c:	88 1f       	adc	r24, r24
			break;
   3e99e:	99 0b       	sbc	r25, r25

		case TFTP_OPCODE_DATA:
			// Valid Data Packet -> reset timer
			resetTick();
   3e9a0:	91 95       	neg	r25
   3e9a2:	a0 e0       	ldi	r26, 0x00	; 0

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPDATA);)
   3e9a4:	b0 e0       	ldi	r27, 0x00	; 0
   3e9a6:	dc 01       	movw	r26, r24
   3e9a8:	99 27       	eor	r25, r25
   3e9aa:	88 27       	eor	r24, r24
   3e9ac:	c8 2a       	or	r12, r24
   3e9ae:	d9 2a       	or	r13, r25

			packetLength = tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE);
			lastPacket = tftpBlock;
   3e9b0:	ea 2a       	or	r14, r26
   3e9b2:	fb 2a       	or	r15, r27
   3e9b4:	8c 0c       	add	r8, r12
   3e9b6:	9d 1c       	adc	r9, r13
#if defined(RAMPZ)
			writeAddr = (((address_t)((tftpBlock - 1)/0x80) << 16) | ((address_t)((tftpBlock - 1)%0x80) << 9));
   3e9b8:	ae 1c       	adc	r10, r14
   3e9ba:	bf 1c       	adc	r11, r15
   3e9bc:	8a e3       	ldi	r24, 0x3A	; 58
   3e9be:	93 ee       	ldi	r25, 0xE3	; 227
   3e9c0:	31 e0       	ldi	r19, 0x01	; 1
   3e9c2:	83 16       	cp	r8, r19
   3e9c4:	30 ef       	ldi	r19, 0xF0	; 240
   3e9c6:	93 06       	cpc	r9, r19
   3e9c8:	33 e0       	ldi	r19, 0x03	; 3
   3e9ca:	a3 06       	cpc	r10, r19
   3e9cc:	30 e0       	ldi	r19, 0x00	; 0
   3e9ce:	b3 06       	cpc	r11, r19
   3e9d0:	28 f0       	brcs	.+10     	; 0x3e9dc <processPacket+0x2a2>
   3e9d2:	6c e8       	ldi	r22, 0x8C	; 140
   3e9d4:	72 ee       	ldi	r23, 0xE2	; 226
   3e9d6:	78 d2       	rcall	.+1264   	; 0x3eec8 <tracePGMln>
   3e9d8:	03 e0       	ldi	r16, 0x03	; 3
   3e9da:	ab c0       	rjmp	.+342    	; 0x3eb32 <processPacket+0x3f8>
   3e9dc:	61 e7       	ldi	r22, 0x71	; 113
   3e9de:	72 ee       	ldi	r23, 0xE2	; 226
   3e9e0:	73 d2       	rcall	.+1254   	; 0x3eec8 <tracePGMln>
   3e9e2:	c7 01       	movw	r24, r14
   3e9e4:	b6 01       	movw	r22, r12
   3e9e6:	46 e0       	ldi	r20, 0x06	; 6
   3e9e8:	a1 d2       	rcall	.+1346   	; 0x3ef2c <tracehex>
   3e9ea:	40 e0       	ldi	r20, 0x00	; 0
   3e9ec:	64 16       	cp	r6, r20
   3e9ee:	42 e0       	ldi	r20, 0x02	; 2
   3e9f0:	74 06       	cpc	r7, r20
   3e9f2:	10 f4       	brcc	.+4      	; 0x3e9f8 <processPacket+0x2be>
   3e9f4:	04 e0       	ldi	r16, 0x04	; 4
   3e9f6:	05 c0       	rjmp	.+10     	; 0x3ea02 <processPacket+0x2c8>
   3e9f8:	02 e0       	ldi	r16, 0x02	; 2
   3e9fa:	03 c0       	rjmp	.+6      	; 0x3ea02 <processPacket+0x2c8>
#else
			writeAddr = (address_t)((address_t)(tftpBlock - 1) << 9); // Flash write address for this block
#endif

			if((writeAddr + packetLength) > MAX_ADDR) {
   3e9fc:	08 94       	sec
   3e9fe:	61 1c       	adc	r6, r1
   3ea00:	71 1c       	adc	r7, r1
   3ea02:	66 20       	and	r6, r6
				// Flash is full - abort with an error before a bootloader overwrite occurs
				// Application is now corrupt, so do not hand over.

				DBG_TFTP(tracePGMlnTftp(mDebugTftp_FULL);)
   3ea04:	d9 f7       	brne	.-10     	; 0x3e9fc <processPacket+0x2c2>
   3ea06:	8a e3       	ldi	r24, 0x3A	; 58
			writeAddr = (((address_t)((tftpBlock - 1)/0x80) << 16) | ((address_t)((tftpBlock - 1)%0x80) << 9));
#else
			writeAddr = (address_t)((address_t)(tftpBlock - 1) << 9); // Flash write address for this block
#endif

			if((writeAddr + packetLength) > MAX_ADDR) {
   3ea08:	93 ee       	ldi	r25, 0xE3	; 227
   3ea0a:	66 e5       	ldi	r22, 0x56	; 86
   3ea0c:	72 ee       	ldi	r23, 0xE2	; 226
   3ea0e:	5c d2       	rcall	.+1208   	; 0x3eec8 <tracePGMln>
   3ea10:	b3 01       	movw	r22, r6
   3ea12:	80 e0       	ldi	r24, 0x00	; 0
   3ea14:	90 e0       	ldi	r25, 0x00	; 0
   3ea16:	44 e0       	ldi	r20, 0x04	; 4
   3ea18:	89 d2       	rcall	.+1298   	; 0x3ef2c <tracehex>
				// Flash is full - abort with an error before a bootloader overwrite occurs
				// Application is now corrupt, so do not hand over.

				DBG_TFTP(tracePGMlnTftp(mDebugTftp_FULL);)
   3ea1a:	c1 14       	cp	r12, r1
   3ea1c:	d1 04       	cpc	r13, r1
   3ea1e:	e1 04       	cpc	r14, r1
   3ea20:	f1 04       	cpc	r15, r1

				returnCode = ERROR_FULL;
   3ea22:	19 f4       	brne	.+6      	; 0x3ea2a <processPacket+0x2f0>
   3ea24:	ce 01       	movw	r24, r28
			} else {

				DBG_TFTP(
   3ea26:	0d 96       	adiw	r24, 0x0d	; 13
   3ea28:	be d1       	rcall	.+892    	; 0x3eda6 <validImage>
   3ea2a:	be e0       	ldi	r27, 0x0E	; 14
   3ea2c:	ab 2e       	mov	r10, r27
   3ea2e:	b1 2c       	mov	r11, r1
   3ea30:	ac 0e       	add	r10, r28
   3ea32:	bd 1e       	adc	r11, r29
   3ea34:	20 e0       	ldi	r18, 0x00	; 0
   3ea36:	30 e0       	ldi	r19, 0x00	; 0
				uint8_t* pageBase = buffer + (UDP_HEADER_SIZE + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE); // Start of block data
				uint16_t offset = 0; // Block offset


				// Set the return code before packetLength gets rounded up
				if(packetLength < TFTP_DATA_SIZE) returnCode = FINAL_ACK;
   3ea38:	11 e0       	ldi	r17, 0x01	; 1
   3ea3a:	21 2c       	mov	r2, r1
   3ea3c:	8f ef       	ldi	r24, 0xFF	; 255
   3ea3e:	38 2e       	mov	r3, r24
   3ea40:	8f ef       	ldi	r24, 0xFF	; 255
   3ea42:	48 2e       	mov	r4, r24
   3ea44:	8f ef       	ldi	r24, 0xFF	; 255
				else returnCode = ACK;
   3ea46:	58 2e       	mov	r5, r24
   3ea48:	2c 0c       	add	r2, r12

				// Round up packet length to a full flash sector size
				while(packetLength % SPM_PAGESIZE) packetLength++;
   3ea4a:	3d 1c       	adc	r3, r13
   3ea4c:	4e 1c       	adc	r4, r14
   3ea4e:	5f 1c       	adc	r5, r15
   3ea50:	93 e0       	ldi	r25, 0x03	; 3
   3ea52:	89 2e       	mov	r8, r25

				DBG_TFTP(
   3ea54:	45 e0       	ldi	r20, 0x05	; 5
   3ea56:	94 2e       	mov	r9, r20
   3ea58:	3e c0       	rjmp	.+124    	; 0x3ead6 <processPacket+0x39c>
   3ea5a:	a9 01       	movw	r20, r18
   3ea5c:	60 e0       	ldi	r22, 0x00	; 0
   3ea5e:	70 e0       	ldi	r23, 0x00	; 0
   3ea60:	4c 0d       	add	r20, r12
   3ea62:	5d 1d       	adc	r21, r13
   3ea64:	6e 1d       	adc	r22, r14
   3ea66:	7f 1d       	adc	r23, r15
   3ea68:	f5 01       	movw	r30, r10
   3ea6a:	80 81       	ld	r24, Z
					tracePGMlnTftp(mDebugTftp_PLEN);
					tracenum(packetLength);
				)

				if(writeAddr == 0) {
   3ea6c:	90 e0       	ldi	r25, 0x00	; 0
   3ea6e:	b8 2f       	mov	r27, r24
   3ea70:	aa 27       	eor	r26, r26
   3ea72:	31 97       	sbiw	r30, 0x01	; 1
   3ea74:	80 81       	ld	r24, Z
					// First sector - validate
					if(!validImage(pageBase)) {
   3ea76:	90 e0       	ldi	r25, 0x00	; 0
   3ea78:	a8 2b       	or	r26, r24
   3ea7a:	b9 2b       	or	r27, r25
   3ea7c:	0d 01       	movw	r0, r26
   3ea7e:	fa 01       	movw	r30, r20
   3ea80:	60 93 5b 00 	sts	0x005B, r22
   3ea84:	10 93 57 00 	sts	0x0057, r17
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   3ea88:	e8 95       	spm
   3ea8a:	11 24       	eor	r1, r1
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
   3ea8c:	2e 5f       	subi	r18, 0xFE	; 254
					)

					offset += 2;

					if(offset % SPM_PAGESIZE == 0) {
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
   3ea8e:	3f 4f       	sbci	r19, 0xFF	; 255
   3ea90:	22 23       	and	r18, r18
   3ea92:	e9 f4       	brne	.+58     	; 0x3eace <processPacket+0x394>
   3ea94:	c9 01       	movw	r24, r18
   3ea96:	a0 e0       	ldi	r26, 0x00	; 0
   3ea98:	b0 e0       	ldi	r27, 0x00	; 0
   3ea9a:	82 0d       	add	r24, r2
   3ea9c:	93 1d       	adc	r25, r3
   3ea9e:	a4 1d       	adc	r26, r4
   3eaa0:	b5 1d       	adc	r27, r5
   3eaa2:	fc 01       	movw	r30, r24
   3eaa4:	a0 93 5b 00 	sts	0x005B, r26
						boot_spm_busy_wait();
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
   3eaa8:	80 92 57 00 	sts	0x0057, r8
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   3eaac:	e8 95       	spm
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
   3eaae:	07 b6       	in	r0, 0x37	; 55
   3eab0:	00 fc       	sbrc	r0, 0
   3eab2:	fd cf       	rjmp	.-6      	; 0x3eaae <processPacket+0x374>
   3eab4:	fc 01       	movw	r30, r24
   3eab6:	a0 93 5b 00 	sts	0x005B, r26
   3eaba:	90 92 57 00 	sts	0x0057, r9
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
   3eabe:	e8 95       	spm
   3eac0:	07 b6       	in	r0, 0x37	; 55
   3eac2:	00 fc       	sbrc	r0, 0
   3eac4:	fd cf       	rjmp	.-6      	; 0x3eac0 <processPacket+0x386>
	} while(spiReadReg(REG_S3_SR, S3_R_CB) != SOCK_UDP);
}


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
   3eac6:	f1 e1       	ldi	r31, 0x11	; 17
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
   3eac8:	f0 93 57 00 	sts	0x0057, r31
   3eacc:	e8 95       	spm
   3eace:	42 e0       	ldi	r20, 0x02	; 2
					boot_page_fill(writeAddr + offset, writeValue);
   3ead0:	50 e0       	ldi	r21, 0x00	; 0
   3ead2:	a4 0e       	add	r10, r20
   3ead4:	b5 1e       	adc	r11, r21
   3ead6:	26 15       	cp	r18, r6
   3ead8:	37 05       	cpc	r19, r7
   3eada:	08 f4       	brcc	.+2      	; 0x3eade <processPacket+0x3a4>
   3eadc:	be cf       	rjmp	.-132    	; 0x3ea5a <processPacket+0x320>
   3eade:	04 30       	cpi	r16, 0x04	; 4
							tracePGM(mDebugTftp_OFFSET);
							tracenum(writeAddr + offset);
						}
					)

					offset += 2;
   3eae0:	41 f5       	brne	.+80     	; 0x3eb32 <processPacket+0x3f8>
   3eae2:	8a e3       	ldi	r24, 0x3A	; 58

					if(offset % SPM_PAGESIZE == 0) {
   3eae4:	93 ee       	ldi	r25, 0xE3	; 227
   3eae6:	64 e4       	ldi	r22, 0x44	; 68
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
   3eae8:	72 ee       	ldi	r23, 0xE2	; 226
   3eaea:	ee d1       	rcall	.+988    	; 0x3eec8 <tracePGMln>
   3eaec:	82 e0       	ldi	r24, 0x02	; 2
   3eaee:	90 e0       	ldi	r25, 0x00	; 0
   3eaf0:	6e ee       	ldi	r22, 0xEE	; 238
   3eaf2:	a6 d5       	rcall	.+2892   	; 0x3f640 <__eewr_byte_m2560>
   3eaf4:	1e c0       	rjmp	.+60     	; 0x3eb32 <processPacket+0x3f8>
   3eaf6:	8a e3       	ldi	r24, 0x3A	; 58
   3eaf8:	93 ee       	ldi	r25, 0xE3	; 227
   3eafa:	68 e3       	ldi	r22, 0x38	; 56
   3eafc:	72 ee       	ldi	r23, 0xE2	; 226
   3eafe:	e4 d1       	rcall	.+968    	; 0x3eec8 <tracePGMln>
   3eb00:	00 e0       	ldi	r16, 0x00	; 0
						boot_spm_busy_wait();
   3eb02:	17 c0       	rjmp	.+46     	; 0x3eb32 <processPacket+0x3f8>
   3eb04:	8a e3       	ldi	r24, 0x3A	; 58
   3eb06:	93 ee       	ldi	r25, 0xE3	; 227
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
   3eb08:	62 e3       	ldi	r22, 0x32	; 50
   3eb0a:	72 ee       	ldi	r23, 0xE2	; 226
   3eb0c:	f8 cf       	rjmp	.-16     	; 0x3eafe <processPacket+0x3c4>
   3eb0e:	00 e0       	ldi	r16, 0x00	; 0
   3eb10:	10 e0       	ldi	r17, 0x00	; 0
   3eb12:	8a e3       	ldi	r24, 0x3A	; 58
						boot_spm_busy_wait();
   3eb14:	93 ee       	ldi	r25, 0xE3	; 227
   3eb16:	62 e2       	ldi	r22, 0x22	; 34
   3eb18:	72 ee       	ldi	r23, 0xE2	; 226
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
   3eb1a:	d6 d1       	rcall	.+940    	; 0x3eec8 <tracePGMln>
   3eb1c:	b8 01       	movw	r22, r16
   3eb1e:	80 e0       	ldi	r24, 0x00	; 0
   3eb20:	90 e0       	ldi	r25, 0x00	; 0
   3eb22:	44 e0       	ldi	r20, 0x04	; 4
   3eb24:	03 d2       	rcall	.+1030   	; 0x3ef2c <tracehex>
   3eb26:	80 91 28 02 	lds	r24, 0x0228
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   3eb2a:	90 91 29 02 	lds	r25, 0x0229
   3eb2e:	bf dd       	rcall	.-1154   	; 0x3e6ae <sockInit>
   3eb30:	01 e0       	ldi	r16, 0x01	; 1
						boot_rww_enable();
#endif
					}
				}

				if(returnCode == FINAL_ACK) {
   3eb32:	80 2f       	mov	r24, r16
   3eb34:	c4 5f       	subi	r28, 0xF4	; 244
					// Flash is complete
					// Hand over to application

					DBG_TFTP(tracePGMlnTftp(mDebugTftp_DONE);)
   3eb36:	dd 4f       	sbci	r29, 0xFD	; 253
   3eb38:	de bf       	out	0x3e, r29	; 62
   3eb3a:	cd bf       	out	0x3d, r28	; 61
   3eb3c:	df 91       	pop	r29
   3eb3e:	cf 91       	pop	r28
   3eb40:	1f 91       	pop	r17

					// Flag the image as valid since we received the last packet
					eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
   3eb42:	0f 91       	pop	r16
   3eb44:	ff 90       	pop	r15
   3eb46:	ef 90       	pop	r14
   3eb48:	df 90       	pop	r13
   3eb4a:	cf 90       	pop	r12
   3eb4c:	bf 90       	pop	r11
			break;

		// Acknowledgment
		case TFTP_OPCODE_ACK:

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPACK);)
   3eb4e:	af 90       	pop	r10
   3eb50:	9f 90       	pop	r9
   3eb52:	8f 90       	pop	r8
   3eb54:	7f 90       	pop	r7
   3eb56:	6f 90       	pop	r6
   3eb58:	5f 90       	pop	r5
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
		tftpOpcode = TFTP_OPCODE_UKN;

	uint8_t returnCode = ERROR_UNKNOWN;
   3eb5a:	4f 90       	pop	r4
		// Acknowledgment
		case TFTP_OPCODE_ACK:

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPACK);)

			break;
   3eb5c:	3f 90       	pop	r3

		// Error signal
		case TFTP_OPCODE_ERROR:

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPERR);)
   3eb5e:	2f 90       	pop	r2
   3eb60:	08 95       	ret

0003eb62 <tftpInit>:
   3eb62:	cf 93       	push	r28
   3eb64:	85 e4       	ldi	r24, 0x45	; 69
   3eb66:	90 e0       	ldi	r25, 0x00	; 0
	if((tftpOpcode == TFTP_OPCODE_DATA)
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
		tftpOpcode = TFTP_OPCODE_UKN;
   3eb68:	a2 dd       	rcall	.-1212   	; 0x3e6ae <sockInit>
   3eb6a:	87 e1       	ldi	r24, 0x17	; 23

			/* FIXME: Resetting might be needed here too */
			break;

		default:
			DBG_TFTP(
   3eb6c:	90 e0       	ldi	r25, 0x00	; 0
   3eb6e:	60 d5       	rcall	.+2752   	; 0x3f630 <__eerd_byte_m2560>
   3eb70:	8b 3b       	cpi	r24, 0xBB	; 187
   3eb72:	91 f4       	brne	.+36     	; 0x3eb98 <tftpInit+0x36>
   3eb74:	89 e1       	ldi	r24, 0x19	; 25
   3eb76:	90 e0       	ldi	r25, 0x00	; 0
   3eb78:	5b d5       	rcall	.+2742   	; 0x3f630 <__eerd_byte_m2560>
   3eb7a:	c8 2f       	mov	r28, r24
   3eb7c:	88 e1       	ldi	r24, 0x18	; 24
   3eb7e:	90 e0       	ldi	r25, 0x00	; 0
   3eb80:	57 d5       	rcall	.+2734   	; 0x3f630 <__eerd_byte_m2560>
   3eb82:	2c 2f       	mov	r18, r28
			)

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
   3eb84:	30 e0       	ldi	r19, 0x00	; 0
   3eb86:	32 2f       	mov	r19, r18
   3eb88:	22 27       	eor	r18, r18
   3eb8a:	28 0f       	add	r18, r24
   3eb8c:	31 1d       	adc	r19, r1
   3eb8e:	30 93 29 02 	sts	0x0229, r19
			break;

	}

	return(returnCode);
}
   3eb92:	20 93 28 02 	sts	0x0228, r18
   3eb96:	06 c0       	rjmp	.+12     	; 0x3eba4 <tftpInit+0x42>
   3eb98:	89 e7       	ldi	r24, 0x79	; 121
   3eb9a:	97 eb       	ldi	r25, 0xB7	; 183
   3eb9c:	90 93 29 02 	sts	0x0229, r25
   3eba0:	80 93 28 02 	sts	0x0228, r24
   3eba4:	8a e3       	ldi	r24, 0x3A	; 58
   3eba6:	93 ee       	ldi	r25, 0xE3	; 227
   3eba8:	66 ee       	ldi	r22, 0xE6	; 230
   3ebaa:	71 ee       	ldi	r23, 0xE1	; 225
   3ebac:	8d d1       	rcall	.+794    	; 0x3eec8 <tracePGMln>
   3ebae:	8a e3       	ldi	r24, 0x3A	; 58
   3ebb0:	93 ee       	ldi	r25, 0xE3	; 227
   3ebb2:	6a ed       	ldi	r22, 0xDA	; 218
   3ebb4:	71 ee       	ldi	r23, 0xE1	; 225
   3ebb6:	88 d1       	rcall	.+784    	; 0x3eec8 <tracePGMln>
   3ebb8:	60 91 28 02 	lds	r22, 0x0228
   3ebbc:	70 91 29 02 	lds	r23, 0x0229
   3ebc0:	80 e0       	ldi	r24, 0x00	; 0

/**
 * Initializes the network controller
 */
void tftpInit(void)
{
   3ebc2:	90 e0       	ldi	r25, 0x00	; 0
	// Open socket
	sockInit(TFTP_PORT);
   3ebc4:	44 e0       	ldi	r20, 0x04	; 4
   3ebc6:	b2 d1       	rcall	.+868    	; 0x3ef2c <tracehex>
   3ebc8:	cf 91       	pop	r28
   3ebca:	08 95       	ret

0003ebcc <tftpPoll>:

#if defined(RANDOM_TFTP_DATA_PORT)
#else
	if(eeprom_read_byte(EEPROM_SIG_3) == EEPROM_SIG_3_VALUE)
   3ebcc:	af 92       	push	r10
   3ebce:	bf 92       	push	r11
   3ebd0:	cf 92       	push	r12
   3ebd2:	df 92       	push	r13
   3ebd4:	ff 92       	push	r15
   3ebd6:	0f 93       	push	r16
		tftpTransferPort = ((eeprom_read_byte(EEPROM_PORT + 1) << 8) + eeprom_read_byte(EEPROM_PORT));
   3ebd8:	1f 93       	push	r17
   3ebda:	cf 93       	push	r28
   3ebdc:	df 93       	push	r29
   3ebde:	cd b7       	in	r28, 0x3d	; 61
   3ebe0:	de b7       	in	r29, 0x3e	; 62
   3ebe2:	c5 56       	subi	r28, 0x65	; 101
   3ebe4:	d0 40       	sbci	r29, 0x00	; 0
   3ebe6:	de bf       	out	0x3e, r29	; 62
   3ebe8:	cd bf       	out	0x3d, r28	; 61
   3ebea:	86 e2       	ldi	r24, 0x26	; 38
   3ebec:	97 e0       	ldi	r25, 0x07	; 7
   3ebee:	68 e6       	ldi	r22, 0x68	; 104
   3ebf0:	a4 dc       	rcall	.-1720   	; 0x3e53a <spiReadWord>
   3ebf2:	00 97       	sbiw	r24, 0x00	; 0
   3ebf4:	09 f4       	brne	.+2      	; 0x3ebf8 <tftpPoll+0x2c>
   3ebf6:	c8 c0       	rjmp	.+400    	; 0x3ed88 <tftpPoll+0x1bc>
   3ebf8:	81 e0       	ldi	r24, 0x01	; 1
   3ebfa:	80 93 2b 02 	sts	0x022B, r24
   3ebfe:	0e c0       	rjmp	.+28     	; 0x3ec1c <tftpPoll+0x50>
	else
		tftpTransferPort = TFTP_DATA_PORT;
   3ec00:	82 e0       	ldi	r24, 0x02	; 2
   3ec02:	97 e0       	ldi	r25, 0x07	; 7
   3ec04:	6c e6       	ldi	r22, 0x6C	; 108
   3ec06:	44 e0       	ldi	r20, 0x04	; 4
   3ec08:	4f dc       	rcall	.-1890   	; 0x3e4a8 <spiWriteReg>
   3ec0a:	8f ef       	ldi	r24, 0xFF	; 255
#endif

	DBG_TFTP(
   3ec0c:	97 e8       	ldi	r25, 0x87	; 135
   3ec0e:	a3 e1       	ldi	r26, 0x13	; 19
   3ec10:	81 50       	subi	r24, 0x01	; 1
   3ec12:	90 40       	sbci	r25, 0x00	; 0
   3ec14:	a0 40       	sbci	r26, 0x00	; 0
   3ec16:	e1 f7       	brne	.-8      	; 0x3ec10 <tftpPoll+0x44>
   3ec18:	00 c0       	rjmp	.+0      	; 0x3ec1a <tftpPoll+0x4e>
   3ec1a:	00 00       	nop
   3ec1c:	82 e0       	ldi	r24, 0x02	; 2
   3ec1e:	97 e0       	ldi	r25, 0x07	; 7
   3ec20:	68 e6       	ldi	r22, 0x68	; 104
   3ec22:	71 dc       	rcall	.-1822   	; 0x3e506 <spiReadReg>
   3ec24:	82 fd       	sbrc	r24, 2
   3ec26:	ec cf       	rjmp	.-40     	; 0x3ec00 <tftpPoll+0x34>
   3ec28:	86 e2       	ldi	r24, 0x26	; 38
   3ec2a:	97 e0       	ldi	r25, 0x07	; 7
   3ec2c:	68 e6       	ldi	r22, 0x68	; 104
   3ec2e:	85 dc       	rcall	.-1782   	; 0x3e53a <spiReadWord>
   3ec30:	84 dd       	rcall	.-1272   	; 0x3e73a <processPacket>
   3ec32:	f8 2e       	mov	r15, r24
   3ec34:	84 e2       	ldi	r24, 0x24	; 36
#else
		tracePGMlnTftp(mDebugTftp_PORT);
		tracenum(tftpTransferPort);
#endif
	)
}
   3ec36:	97 e0       	ldi	r25, 0x07	; 7
   3ec38:	60 e0       	ldi	r22, 0x00	; 0

/**
 * Looks for a connection
 */
uint8_t tftpPoll(void)
{
   3ec3a:	7f dc       	rcall	.-1794   	; 0x3e53a <spiReadWord>
   3ec3c:	a1 2c       	mov	r10, r1
   3ec3e:	f8 e5       	ldi	r31, 0x58	; 88
   3ec40:	bf 2e       	mov	r11, r31
   3ec42:	a8 0e       	add	r10, r24
   3ec44:	b9 1e       	adc	r11, r25
   3ec46:	92 e0       	ldi	r25, 0x02	; 2
   3ec48:	f9 16       	cp	r15, r25
   3ec4a:	09 f4       	brne	.+2      	; 0x3ec4e <tftpPoll+0x82>
   3ec4c:	3e c0       	rjmp	.+124    	; 0x3ecca <tftpPoll+0xfe>
   3ec4e:	9f 15       	cp	r25, r15
   3ec50:	20 f0       	brcs	.+8      	; 0x3ec5a <tftpPoll+0x8e>
   3ec52:	a1 e0       	ldi	r26, 0x01	; 1
   3ec54:	fa 16       	cp	r15, r26
   3ec56:	41 f4       	brne	.+16     	; 0x3ec68 <tftpPoll+0x9c>
	uint8_t response = ACK;
	// Get the size of the recieved data
	uint16_t packetSize = spiReadWord(REG_S3_RX_RSR0, S3_R_CB);
   3ec58:	1a c0       	rjmp	.+52     	; 0x3ec8e <tftpPoll+0xc2>
   3ec5a:	b3 e0       	ldi	r27, 0x03	; 3
   3ec5c:	fb 16       	cp	r15, r27
   3ec5e:	31 f1       	breq	.+76     	; 0x3ecac <tftpPoll+0xe0>
   3ec60:	e4 e0       	ldi	r30, 0x04	; 4
// 			_delay_ms(400);
// 			packetSize = spiReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
   3ec62:	fe 16       	cp	r15, r30
   3ec64:	09 f4       	brne	.+2      	; 0x3ec68 <tftpPoll+0x9c>
   3ec66:	45 c0       	rjmp	.+138    	; 0x3ecf2 <tftpPoll+0x126>
		tftpFlashing = TRUE;
   3ec68:	43 ea       	ldi	r20, 0xA3	; 163
   3ec6a:	51 ee       	ldi	r21, 0xE1	; 225
   3ec6c:	60 e0       	ldi	r22, 0x00	; 0

		while((spiReadReg(REG_S3_IR, S3_R_CB) & IR_RECV)) {
   3ec6e:	70 e0       	ldi	r23, 0x00	; 0
			spiWriteReg(REG_S3_IR, S3_W_CB, IR_RECV);
   3ec70:	40 50       	subi	r20, 0x00	; 0
   3ec72:	50 40       	sbci	r21, 0x00	; 0
   3ec74:	6d 4f       	sbci	r22, 0xFD	; 253
   3ec76:	7f 4f       	sbci	r23, 0xFF	; 255
   3ec78:	ce 01       	movw	r24, r28
   3ec7a:	01 96       	adiw	r24, 0x01	; 1
   3ec7c:	2a e0       	ldi	r18, 0x0A	; 10
   3ec7e:	30 e0       	ldi	r19, 0x00	; 0
   3ec80:	ce d4       	rcall	.+2460   	; 0x3f61e <memcpy_PF>
   3ec82:	2a e0       	ldi	r18, 0x0A	; 10
   3ec84:	6e 01       	movw	r12, r28
   3ec86:	08 94       	sec
   3ec88:	c1 1c       	adc	r12, r1
   3ec8a:	d1 1c       	adc	r13, r1
   3ec8c:	42 c0       	rjmp	.+132    	; 0x3ed12 <tftpPoll+0x146>
// 	} while (packetSize != incSize);

	if(packetSize) {
		tftpFlashing = TRUE;

		while((spiReadReg(REG_S3_IR, S3_R_CB) & IR_RECV)) {
   3ec8e:	48 eb       	ldi	r20, 0xB8	; 184
   3ec90:	51 ee       	ldi	r21, 0xE1	; 225
   3ec92:	60 e0       	ldi	r22, 0x00	; 0
   3ec94:	70 e0       	ldi	r23, 0x00	; 0
   3ec96:	40 50       	subi	r20, 0x00	; 0
   3ec98:	50 40       	sbci	r21, 0x00	; 0
   3ec9a:	6d 4f       	sbci	r22, 0xFD	; 253
			_delay_ms(TFTP_PACKET_DELAY);
		}

		// Process Packet and get TFTP response code
#if (DEBUG_TFTP > 0)
		packetSize = spiReadWord(REG_S3_RX_RSR0, S3_R_CB);
   3ec9c:	7f 4f       	sbci	r23, 0xFF	; 255
   3ec9e:	ce 01       	movw	r24, r28
   3eca0:	01 96       	adiw	r24, 0x01	; 1
   3eca2:	2c e0       	ldi	r18, 0x0C	; 12
   3eca4:	30 e0       	ldi	r19, 0x00	; 0
		response = processPacket(packetSize);
   3eca6:	bb d4       	rcall	.+2422   	; 0x3f61e <memcpy_PF>
   3eca8:	2c e0       	ldi	r18, 0x0C	; 12
   3ecaa:	ec cf       	rjmp	.-40     	; 0x3ec84 <tftpPoll+0xb8>
	uint16_t writePointer;
	
#if (W5500 > 0)
	writePointer = spiReadWord(REG_S3_TX_WR0, S3_R_CB);
#else
	writePointer = spiReadWord(REG_S3_TX_WR0, 0) + S3_TX_START;
   3ecac:	4e ea       	ldi	r20, 0xAE	; 174
   3ecae:	51 ee       	ldi	r21, 0xE1	; 225
   3ecb0:	60 e0       	ldi	r22, 0x00	; 0
   3ecb2:	70 e0       	ldi	r23, 0x00	; 0
   3ecb4:	40 50       	subi	r20, 0x00	; 0
   3ecb6:	50 40       	sbci	r21, 0x00	; 0
   3ecb8:	6d 4f       	sbci	r22, 0xFD	; 253
   3ecba:	7f 4f       	sbci	r23, 0xFF	; 255
   3ecbc:	ce 01       	movw	r24, r28
   3ecbe:	01 96       	adiw	r24, 0x01	; 1
#endif


	switch(response) {
   3ecc0:	29 e0       	ldi	r18, 0x09	; 9
   3ecc2:	30 e0       	ldi	r19, 0x00	; 0
   3ecc4:	ac d4       	rcall	.+2392   	; 0x3f61e <memcpy_PF>
   3ecc6:	29 e0       	ldi	r18, 0x09	; 9
   3ecc8:	dd cf       	rjmp	.-70     	; 0x3ec84 <tftpPoll+0xb8>
   3ecca:	80 91 22 02 	lds	r24, 0x0222
   3ecce:	90 91 23 02 	lds	r25, 0x0223
   3ecd2:	20 91 20 02 	lds	r18, 0x0220
   3ecd6:	30 91 21 02 	lds	r19, 0x0221
   3ecda:	28 17       	cp	r18, r24
   3ecdc:	39 07       	cpc	r19, r25
   3ecde:	20 f4       	brcc	.+8      	; 0x3ece8 <tftpPoll+0x11c>
   3ece0:	90 93 21 02 	sts	0x0221, r25

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_unknown_error_packet, packetLength);
   3ece4:	80 93 20 02 	sts	0x0220, r24
   3ece8:	8a e3       	ldi	r24, 0x3A	; 58
   3ecea:	93 ee       	ldi	r25, 0xE3	; 227
   3ecec:	69 e1       	ldi	r22, 0x19	; 25
   3ecee:	72 ee       	ldi	r23, 0xE2	; 226
   3ecf0:	04 c0       	rjmp	.+8      	; 0x3ecfa <tftpPoll+0x12e>
   3ecf2:	8a e3       	ldi	r24, 0x3A	; 58
   3ecf4:	93 ee       	ldi	r25, 0xE3	; 227
   3ecf6:	6a e0       	ldi	r22, 0x0A	; 10
   3ecf8:	72 ee       	ldi	r23, 0xE2	; 226
   3ecfa:	e6 d0       	rcall	.+460    	; 0x3eec8 <tracePGMln>
   3ecfc:	19 82       	std	Y+1, r1	; 0x01
	switch(response) {
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
   3ecfe:	84 e0       	ldi	r24, 0x04	; 4
			DBG_TFTP(
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
   3ed00:	8a 83       	std	Y+2, r24	; 0x02
   3ed02:	80 91 22 02 	lds	r24, 0x0222
   3ed06:	90 91 23 02 	lds	r25, 0x0223

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_opcode_error_packet, packetLength);
   3ed0a:	9b 83       	std	Y+3, r25	; 0x03
   3ed0c:	8c 83       	std	Y+4, r24	; 0x04
   3ed0e:	24 e0       	ldi	r18, 0x04	; 4
   3ed10:	b9 cf       	rjmp	.-142    	; 0x3ec84 <tftpPoll+0xb8>
   3ed12:	85 01       	movw	r16, r10
   3ed14:	0f 5f       	subi	r16, 0xFF	; 255
   3ed16:	1f 4f       	sbci	r17, 0xFF	; 255
   3ed18:	d6 01       	movw	r26, r12
   3ed1a:	4d 91       	ld	r20, X+
   3ed1c:	6d 01       	movw	r12, r26
   3ed1e:	c5 01       	movw	r24, r10
   3ed20:	64 e7       	ldi	r22, 0x74	; 116
   3ed22:	a6 96       	adiw	r28, 0x26	; 38
   3ed24:	2f af       	sts	0x7f, r18
#endif
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
   3ed26:	a6 97       	sbiw	r28, 0x26	; 38
   3ed28:	bf db       	rcall	.-2178   	; 0x3e4a8 <spiWriteReg>

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_full_error_packet, packetLength);
   3ed2a:	a6 96       	adiw	r28, 0x26	; 38
   3ed2c:	2f ad       	sts	0x6f, r18
   3ed2e:	a6 97       	sbiw	r28, 0x26	; 38
   3ed30:	b0 e6       	ldi	r27, 0x60	; 96
   3ed32:	00 30       	cpi	r16, 0x00	; 0
   3ed34:	1b 07       	cpc	r17, r27
   3ed36:	11 f0       	breq	.+4      	; 0x3ed3c <tftpPoll+0x170>
   3ed38:	58 01       	movw	r10, r16
   3ed3a:	03 c0       	rjmp	.+6      	; 0x3ed42 <tftpPoll+0x176>
   3ed3c:	a1 2c       	mov	r10, r1
   3ed3e:	e8 e5       	ldi	r30, 0x58	; 88
   3ed40:	be 2e       	mov	r11, r30
   3ed42:	21 50       	subi	r18, 0x01	; 1
   3ed44:	31 f7       	brne	.-52     	; 0x3ed12 <tftpPoll+0x146>
#endif
			break;

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
   3ed46:	a5 01       	movw	r20, r10
   3ed48:	40 50       	subi	r20, 0x00	; 0
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
#endif
			break;

		case ACK:
			if(lastPacket > highPacket) highPacket = lastPacket;
   3ed4a:	58 45       	sbci	r21, 0x58	; 88
   3ed4c:	84 e2       	ldi	r24, 0x24	; 36
   3ed4e:	97 e0       	ldi	r25, 0x07	; 7
   3ed50:	6c e6       	ldi	r22, 0x6C	; 108
   3ed52:	c3 db       	rcall	.-2170   	; 0x3e4da <spiWriteWord>
   3ed54:	81 e0       	ldi	r24, 0x01	; 1
   3ed56:	97 e0       	ldi	r25, 0x07	; 7
   3ed58:	6c e6       	ldi	r22, 0x6C	; 108
   3ed5a:	40 e2       	ldi	r20, 0x20	; 32
   3ed5c:	a5 db       	rcall	.-2230   	; 0x3e4a8 <spiWriteReg>
   3ed5e:	81 e0       	ldi	r24, 0x01	; 1
   3ed60:	97 e0       	ldi	r25, 0x07	; 7
   3ed62:	68 e6       	ldi	r22, 0x68	; 104
   3ed64:	d0 db       	rcall	.-2144   	; 0x3e506 <spiReadReg>
   3ed66:	88 23       	and	r24, r24

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_SACK);)
   3ed68:	d1 f7       	brne	.-12     	; 0x3ed5e <tftpPoll+0x192>
   3ed6a:	8a e3       	ldi	r24, 0x3A	; 58
   3ed6c:	93 ee       	ldi	r25, 0xE3	; 227
   3ed6e:	6c ef       	ldi	r22, 0xFC	; 252
   3ed70:	71 ee       	ldi	r23, 0xE1	; 225
			/* no break */

		case FINAL_ACK:

			DBG_TFTP(
   3ed72:	aa d0       	rcall	.+340    	; 0x3eec8 <tracePGMln>
   3ed74:	e4 e0       	ldi	r30, 0x04	; 4
   3ed76:	fe 16       	cp	r15, r30
   3ed78:	39 f4       	brne	.+14     	; 0x3ed88 <tftpPoll+0x1bc>
   3ed7a:	81 e0       	ldi	r24, 0x01	; 1
   3ed7c:	97 e0       	ldi	r25, 0x07	; 7
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
			*txPtr++ = TFTP_OPCODE_ACK >> 8;
   3ed7e:	6c e6       	ldi	r22, 0x6C	; 108
			*txPtr++ = TFTP_OPCODE_ACK & 0xff;
   3ed80:	40 e1       	ldi	r20, 0x10	; 16
   3ed82:	92 db       	rcall	.-2268   	; 0x3e4a8 <spiWriteReg>
			// lastPacket is block code
			*txPtr++ = lastPacket >> 8;
   3ed84:	80 e0       	ldi	r24, 0x00	; 0
   3ed86:	01 c0       	rjmp	.+2      	; 0x3ed8a <tftpPoll+0x1be>
   3ed88:	81 e0       	ldi	r24, 0x01	; 1
   3ed8a:	cb 59       	subi	r28, 0x9B	; 155
   3ed8c:	df 4f       	sbci	r29, 0xFF	; 255
			*txPtr = lastPacket & 0xff;
   3ed8e:	de bf       	out	0x3e, r29	; 62
			DBG_TFTP(
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
   3ed90:	cd bf       	out	0x3d, r28	; 61
   3ed92:	df 91       	pop	r29
	}

	txPtr = txBuffer;

	while(packetLength--) {
		spiWriteReg(writePointer++, S3_TXBUF_CB, *txPtr++);
   3ed94:	cf 91       	pop	r28
   3ed96:	1f 91       	pop	r17
   3ed98:	0f 91       	pop	r16
   3ed9a:	ff 90       	pop	r15
   3ed9c:	df 90       	pop	r13
   3ed9e:	cf 90       	pop	r12
   3eda0:	bf 90       	pop	r11
   3eda2:	af 90       	pop	r10
   3eda4:	08 95       	ret

0003eda6 <validImage>:
#include "serial.h"
#include "debug.h"
#include "debug_vald.h"

uint8_t validImage(uint8_t* base)
{
   3eda6:	ef 92       	push	r14
   3eda8:	ff 92       	push	r15
   3edaa:	0f 93       	push	r16
   3edac:	1f 93       	push	r17
   3edae:	cf 93       	push	r28
   3edb0:	df 93       	push	r29
   3edb2:	0f 92       	push	r0
   3edb4:	cd b7       	in	r28, 0x3d	; 61
   3edb6:	de b7       	in	r29, 0x3e	; 62
   3edb8:	7c 01       	movw	r14, r24
#include "validate.h"
#include "serial.h"
#include "debug.h"
#include "debug_vald.h"

uint8_t validImage(uint8_t* base)
   3edba:	8c 01       	movw	r16, r24
   3edbc:	0f 5f       	subi	r16, 0xFF	; 255
   3edbe:	1f 4f       	sbci	r17, 0xFF	; 255
{
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
   3edc0:	20 e0       	ldi	r18, 0x00	; 0

		// For each vector, check it is of the form:
		// 0x0C 0x94 0xWX 0xYZ  ; JMP 0xWXYZ
		if(base[i] != 0x0c) {
   3edc2:	f7 01       	movw	r30, r14
   3edc4:	80 81       	ld	r24, Z
   3edc6:	8c 30       	cpi	r24, 0x0C	; 12
   3edc8:	d1 f0       	breq	.+52     	; 0x3edfe <validImage+0x58>
			DBG_VALD(
   3edca:	81 e8       	ldi	r24, 0x81	; 129
   3edcc:	93 ee       	ldi	r25, 0xE3	; 227
   3edce:	6a e6       	ldi	r22, 0x6A	; 106
   3edd0:	73 ee       	ldi	r23, 0xE3	; 227
   3edd2:	29 83       	std	Y+1, r18	; 0x01
   3edd4:	79 d0       	rcall	.+242    	; 0x3eec8 <tracePGMln>
   3edd6:	29 81       	ldd	r18, Y+1	; 0x01
   3edd8:	62 2f       	mov	r22, r18
   3edda:	70 e0       	ldi	r23, 0x00	; 0
   3eddc:	80 e0       	ldi	r24, 0x00	; 0
   3edde:	90 e0       	ldi	r25, 0x00	; 0
   3ede0:	44 e0       	ldi	r20, 0x04	; 4
   3ede2:	a4 d0       	rcall	.+328    	; 0x3ef2c <tracehex>
   3ede4:	83 e6       	ldi	r24, 0x63	; 99
   3ede6:	93 ee       	ldi	r25, 0xE3	; 227
   3ede8:	46 d0       	rcall	.+140    	; 0x3ee76 <tracePGM>
   3edea:	f7 01       	movw	r30, r14
   3edec:	60 81       	ld	r22, Z
   3edee:	70 e0       	ldi	r23, 0x00	; 0
   3edf0:	80 e0       	ldi	r24, 0x00	; 0
   3edf2:	90 e0       	ldi	r25, 0x00	; 0
   3edf4:	44 e0       	ldi	r20, 0x04	; 4
   3edf6:	9a d0       	rcall	.+308    	; 0x3ef2c <tracehex>
   3edf8:	82 e5       	ldi	r24, 0x52	; 82
   3edfa:	93 ee       	ldi	r25, 0xE3	; 227
   3edfc:	21 c0       	rjmp	.+66     	; 0x3ee40 <validImage+0x9a>
   3edfe:	f8 01       	movw	r30, r16
   3ee00:	80 81       	ld	r24, Z
   3ee02:	84 39       	cpi	r24, 0x94	; 148
   3ee04:	01 f1       	breq	.+64     	; 0x3ee46 <validImage+0xa0>
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
		}
		
		if(base[i + 1] != 0x94) {
   3ee06:	81 e8       	ldi	r24, 0x81	; 129
   3ee08:	93 ee       	ldi	r25, 0xE3	; 227
   3ee0a:	6a e6       	ldi	r22, 0x6A	; 106
   3ee0c:	73 ee       	ldi	r23, 0xE3	; 227
			DBG_VALD(
   3ee0e:	29 83       	std	Y+1, r18	; 0x01
   3ee10:	5b d0       	rcall	.+182    	; 0x3eec8 <tracePGMln>
   3ee12:	29 81       	ldd	r18, Y+1	; 0x01
   3ee14:	62 2f       	mov	r22, r18
   3ee16:	70 e0       	ldi	r23, 0x00	; 0
   3ee18:	6f 5f       	subi	r22, 0xFF	; 255
   3ee1a:	7f 4f       	sbci	r23, 0xFF	; 255
   3ee1c:	88 27       	eor	r24, r24
   3ee1e:	77 fd       	sbrc	r23, 7
   3ee20:	80 95       	com	r24
   3ee22:	98 2f       	mov	r25, r24
   3ee24:	44 e0       	ldi	r20, 0x04	; 4
   3ee26:	82 d0       	rcall	.+260    	; 0x3ef2c <tracehex>
   3ee28:	83 e6       	ldi	r24, 0x63	; 99
   3ee2a:	93 ee       	ldi	r25, 0xE3	; 227
   3ee2c:	24 d0       	rcall	.+72     	; 0x3ee76 <tracePGM>
   3ee2e:	f8 01       	movw	r30, r16
   3ee30:	60 81       	ld	r22, Z
   3ee32:	70 e0       	ldi	r23, 0x00	; 0
   3ee34:	80 e0       	ldi	r24, 0x00	; 0
   3ee36:	90 e0       	ldi	r25, 0x00	; 0
   3ee38:	44 e0       	ldi	r20, 0x04	; 4
   3ee3a:	78 d0       	rcall	.+240    	; 0x3ef2c <tracehex>
   3ee3c:	81 e4       	ldi	r24, 0x41	; 65
   3ee3e:	93 ee       	ldi	r25, 0xE3	; 227
   3ee40:	1a d0       	rcall	.+52     	; 0x3ee76 <tracePGM>
   3ee42:	80 e0       	ldi	r24, 0x00	; 0
   3ee44:	10 c0       	rjmp	.+32     	; 0x3ee66 <validImage+0xc0>
   3ee46:	2c 5f       	subi	r18, 0xFC	; 252
   3ee48:	84 e0       	ldi	r24, 0x04	; 4
   3ee4a:	90 e0       	ldi	r25, 0x00	; 0
   3ee4c:	e8 0e       	add	r14, r24
   3ee4e:	f9 1e       	adc	r15, r25
   3ee50:	0c 5f       	subi	r16, 0xFC	; 252
   3ee52:	1f 4f       	sbci	r17, 0xFF	; 255
				tracenum(i + 1);
				tracePGM(mDebugVald_WITH);
				tracenum(base[i + 1]);
				tracePGM(mDebugVald_0x94);
			)
			return(0);
   3ee54:	24 33       	cpi	r18, 0x34	; 52
   3ee56:	09 f0       	breq	.+2      	; 0x3ee5a <validImage+0xb4>

uint8_t validImage(uint8_t* base)
{
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
   3ee58:	b4 cf       	rjmp	.-152    	; 0x3edc2 <validImage+0x1c>
   3ee5a:	81 e8       	ldi	r24, 0x81	; 129
   3ee5c:	93 ee       	ldi	r25, 0xE3	; 227
   3ee5e:	65 e7       	ldi	r22, 0x75	; 117
   3ee60:	73 ee       	ldi	r23, 0xE3	; 227
   3ee62:	32 d0       	rcall	.+100    	; 0x3eec8 <tracePGMln>
   3ee64:	81 e0       	ldi	r24, 0x01	; 1
   3ee66:	0f 90       	pop	r0
   3ee68:	df 91       	pop	r29
   3ee6a:	cf 91       	pop	r28
			)
			return(0);
		}
	}

	DBG_VALD(tracePGMlnVald(mDebugVald_VALID);)
   3ee6c:	1f 91       	pop	r17
   3ee6e:	0f 91       	pop	r16
   3ee70:	ff 90       	pop	r15
   3ee72:	ef 90       	pop	r14
   3ee74:	08 95       	ret

0003ee76 <tracePGM>:
 */
const unsigned char mDebug_NEWLINE[]	PROGMEM =	"\r\n";
const unsigned char mDebug_HEXPREF[]	PROGMEM =	"0x";

void tracePGM(const void* p_msg)
{
   3ee76:	cf 92       	push	r12
   3ee78:	df 92       	push	r13
   3ee7a:	ef 92       	push	r14
   3ee7c:	ff 92       	push	r15
   3ee7e:	cf 93       	push	r28
   3ee80:	df 93       	push	r29
	uint8_t	c = 1, i = 0;
   3ee82:	c0 e0       	ldi	r28, 0x00	; 0
#if (FLASHEND > 0x10000)
		/* 0x30000 was added to fix the issues of progmem with >64Kb flash.
		 * 0x30000 is specific to atmega2560 and won't work on smaller or larger flashes.
		 * I should find a way to macro the calculation of this value
		 */
		c = pgm_read_byte_far(PROGMEM_OFFSET + (uint32_t)(uint16_t)p_msg + i);
   3ee84:	6c 01       	movw	r12, r24
   3ee86:	ee 24       	eor	r14, r14
   3ee88:	ff 24       	eor	r15, r15
   3ee8a:	80 e0       	ldi	r24, 0x00	; 0
   3ee8c:	90 e0       	ldi	r25, 0x00	; 0
   3ee8e:	a3 e0       	ldi	r26, 0x03	; 3
   3ee90:	b0 e0       	ldi	r27, 0x00	; 0
   3ee92:	c8 0e       	add	r12, r24
   3ee94:	d9 1e       	adc	r13, r25
   3ee96:	ea 1e       	adc	r14, r26
   3ee98:	fb 1e       	adc	r15, r27
   3ee9a:	d7 01       	movw	r26, r14
   3ee9c:	c6 01       	movw	r24, r12
   3ee9e:	8c 0f       	add	r24, r28
   3eea0:	91 1d       	adc	r25, r1
   3eea2:	a1 1d       	adc	r26, r1
   3eea4:	b1 1d       	adc	r27, r1
   3eea6:	ab bf       	out	0x3b, r26	; 59
   3eea8:	fc 01       	movw	r30, r24
   3eeaa:	d7 91       	elpm	r29, Z+
#else
		c = pgm_read_byte_near((uint16_t)p_msg + i);
#endif
		if (c != 0) putch(c);
   3eeac:	dd 23       	and	r29, r29
   3eeae:	11 f0       	breq	.+4      	; 0x3eeb4 <tracePGM+0x3e>
   3eeb0:	8d 2f       	mov	r24, r29
   3eeb2:	71 d0       	rcall	.+226    	; 0x3ef96 <putch>
   3eeb4:	cf 5f       	subi	r28, 0xFF	; 255
		i++;
   3eeb6:	dd 23       	and	r29, r29

void tracePGM(const void* p_msg)
{
	uint8_t	c = 1, i = 0;

	while(c != 0){
   3eeb8:	81 f7       	brne	.-32     	; 0x3ee9a <tracePGM+0x24>
   3eeba:	df 91       	pop	r29
		c = pgm_read_byte_near((uint16_t)p_msg + i);
#endif
		if (c != 0) putch(c);
		i++;
	}
}
   3eebc:	cf 91       	pop	r28
   3eebe:	ff 90       	pop	r15
   3eec0:	ef 90       	pop	r14
   3eec2:	df 90       	pop	r13
   3eec4:	cf 90       	pop	r12
   3eec6:	08 95       	ret

0003eec8 <tracePGMln>:
   3eec8:	0f 93       	push	r16


void tracePGMln(const void* p_prefix, const void* p_msg)
{
   3eeca:	1f 93       	push	r17
   3eecc:	cf 93       	push	r28
   3eece:	df 93       	push	r29
   3eed0:	8c 01       	movw	r16, r24
   3eed2:	eb 01       	movw	r28, r22
   3eed4:	8b e8       	ldi	r24, 0x8B	; 139
	tracePGM(mDebug_NEWLINE);
   3eed6:	93 ee       	ldi	r25, 0xE3	; 227
   3eed8:	ce df       	rcall	.-100    	; 0x3ee76 <tracePGM>
   3eeda:	c8 01       	movw	r24, r16
   3eedc:	cc df       	rcall	.-104    	; 0x3ee76 <tracePGM>
	tracePGM(p_prefix);
   3eede:	ce 01       	movw	r24, r28
   3eee0:	ca df       	rcall	.-108    	; 0x3ee76 <tracePGM>
   3eee2:	df 91       	pop	r29
	tracePGM(p_msg);
   3eee4:	cf 91       	pop	r28
   3eee6:	1f 91       	pop	r17
   3eee8:	0f 91       	pop	r16
}
   3eeea:	08 95       	ret

0003eeec <trace>:
   3eeec:	cf 93       	push	r28
   3eeee:	df 93       	push	r29
   3eef0:	ec 01       	movw	r28, r24
   3eef2:	88 81       	ld	r24, Y


void trace(char* msg)
{
   3eef4:	88 23       	and	r24, r24
   3eef6:	11 f4       	brne	.+4      	; 0x3eefc <trace+0x10>
   3eef8:	04 c0       	rjmp	.+8      	; 0x3ef02 <trace+0x16>
	uint8_t c;

	if(*msg != '\0') {
   3eefa:	4d d0       	rcall	.+154    	; 0x3ef96 <putch>
   3eefc:	89 91       	ld	r24, Y+
   3eefe:	88 23       	and	r24, r24
   3ef00:	e1 f7       	brne	.-8      	; 0x3eefa <trace+0xe>
		while((c = *msg++)) putch(c);
   3ef02:	df 91       	pop	r29
   3ef04:	cf 91       	pop	r28
   3ef06:	08 95       	ret

0003ef08 <traceln>:
   3ef08:	0f 93       	push	r16
   3ef0a:	1f 93       	push	r17
	}
}
   3ef0c:	cf 93       	push	r28
   3ef0e:	df 93       	push	r29
   3ef10:	8c 01       	movw	r16, r24


void traceln(const void* p_prefix, char* msg)
{
   3ef12:	eb 01       	movw	r28, r22
   3ef14:	8b e8       	ldi	r24, 0x8B	; 139
   3ef16:	93 ee       	ldi	r25, 0xE3	; 227
   3ef18:	ae df       	rcall	.-164    	; 0x3ee76 <tracePGM>
   3ef1a:	c8 01       	movw	r24, r16
   3ef1c:	ac df       	rcall	.-168    	; 0x3ee76 <tracePGM>
	tracePGM(mDebug_NEWLINE);
   3ef1e:	ce 01       	movw	r24, r28
   3ef20:	e5 df       	rcall	.-54     	; 0x3eeec <trace>
   3ef22:	df 91       	pop	r29
   3ef24:	cf 91       	pop	r28
	tracePGM(p_prefix);
   3ef26:	1f 91       	pop	r17
   3ef28:	0f 91       	pop	r16
   3ef2a:	08 95       	ret

0003ef2c <tracehex>:
	trace(msg);
   3ef2c:	cf 92       	push	r12
   3ef2e:	df 92       	push	r13
   3ef30:	ef 92       	push	r14
}
   3ef32:	ff 92       	push	r15
   3ef34:	cf 93       	push	r28
   3ef36:	6b 01       	movw	r12, r22
   3ef38:	7c 01       	movw	r14, r24
   3ef3a:	c4 2f       	mov	r28, r20


void tracehex(uint32_t num, uint8_t len)
{
   3ef3c:	88 e8       	ldi	r24, 0x88	; 136
   3ef3e:	93 ee       	ldi	r25, 0xE3	; 227
   3ef40:	9a df       	rcall	.-204    	; 0x3ee76 <tracePGM>
   3ef42:	14 c0       	rjmp	.+40     	; 0x3ef6c <tracehex+0x40>
   3ef44:	8c 2f       	mov	r24, r28
   3ef46:	90 e0       	ldi	r25, 0x00	; 0
   3ef48:	01 97       	sbiw	r24, 0x01	; 1
   3ef4a:	88 0f       	add	r24, r24
	tracePGM(mDebug_HEXPREF);
   3ef4c:	99 1f       	adc	r25, r25
   3ef4e:	88 0f       	add	r24, r24
   3ef50:	99 1f       	adc	r25, r25
   3ef52:	a7 01       	movw	r20, r14

	while(len > 0) {
   3ef54:	96 01       	movw	r18, r12
		puthex(num >> (4 * (len - 1)));
   3ef56:	04 c0       	rjmp	.+8      	; 0x3ef60 <tracehex+0x34>
   3ef58:	56 95       	lsr	r21
   3ef5a:	47 95       	ror	r20
   3ef5c:	37 95       	ror	r19
   3ef5e:	27 95       	ror	r18
   3ef60:	8a 95       	dec	r24
   3ef62:	d2 f7       	brpl	.-12     	; 0x3ef58 <tracehex+0x2c>
   3ef64:	da 01       	movw	r26, r20
   3ef66:	c9 01       	movw	r24, r18
   3ef68:	1d d0       	rcall	.+58     	; 0x3efa4 <puthex>
   3ef6a:	c1 50       	subi	r28, 0x01	; 1
   3ef6c:	cc 23       	and	r28, r28
   3ef6e:	51 f7       	brne	.-44     	; 0x3ef44 <tracehex+0x18>
   3ef70:	cf 91       	pop	r28
   3ef72:	ff 90       	pop	r15
   3ef74:	ef 90       	pop	r14
   3ef76:	df 90       	pop	r13
   3ef78:	cf 90       	pop	r12
   3ef7a:	08 95       	ret

0003ef7c <serialInit>:


void serialInit(void)
{
	// Double speed mode USART0
	UART_STATUS_REG		= _BV(UART_DOUBLE_SPEED);
   3ef7c:	82 e0       	ldi	r24, 0x02	; 2
   3ef7e:	80 93 c0 00 	sts	0x00C0, r24
	// Enable receiver and transiter on USART0
	UART_CONTROL_REG	= _BV(UART_ENABLE_RECEIVER) | _BV(UART_ENABLE_TRANSMITTER);
   3ef82:	88 e1       	ldi	r24, 0x18	; 24
   3ef84:	80 93 c1 00 	sts	0x00C1, r24
	// Set 8bit character length on USART0
	UART_MODE_REG		= _BV(UART_CHAR_SIZE_LOW) | _BV(UART_CHAR_SIZE_MID);
   3ef88:	86 e0       	ldi	r24, 0x06	; 6
   3ef8a:	80 93 c2 00 	sts	0x00C2, r24
	// Set USART0 baud rate
	UART_BAUD_RATE_LOW	= (uint8_t)((F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1);
   3ef8e:	80 e1       	ldi	r24, 0x10	; 16
   3ef90:	80 93 c4 00 	sts	0x00C4, r24

#if (DEBUG > 0)
	DDRD = 0x92;
#endif

}
   3ef94:	08 95       	ret

0003ef96 <putch>:


void putch(uint8_t c)
{
	while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
   3ef96:	90 91 c0 00 	lds	r25, 0x00C0
   3ef9a:	95 ff       	sbrs	r25, 5
   3ef9c:	fc cf       	rjmp	.-8      	; 0x3ef96 <putch>
	UART_DATA_REG = c;
   3ef9e:	80 93 c6 00 	sts	0x00C6, r24
}
   3efa2:	08 95       	ret

0003efa4 <puthex>:


void puthex(uint8_t c)
{
	c &= 0xf;
   3efa4:	8f 70       	andi	r24, 0x0F	; 15
	if(c > 9) c += 7;
   3efa6:	8a 30       	cpi	r24, 0x0A	; 10
   3efa8:	08 f0       	brcs	.+2      	; 0x3efac <puthex+0x8>
   3efaa:	89 5f       	subi	r24, 0xF9	; 249
	//while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
	//UART_DATA_REG = c + '0';
	putch(c + '0');
   3efac:	80 5d       	subi	r24, 0xD0	; 208
   3efae:	f3 cf       	rjmp	.-26     	; 0x3ef96 <putch>

0003efb0 <getch>:
   3efb0:	80 91 c0 00 	lds	r24, 0x00C0

uint8_t getch(void)
{
	//uint8_t ch;

	while(!(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)));
   3efb4:	87 ff       	sbrs	r24, 7
   3efb6:	fc cf       	rjmp	.-8      	; 0x3efb0 <getch>
   3efb8:	80 91 c0 00 	lds	r24, 0x00C0
	if(!(UART_STATUS_REG & _BV(UART_FRAME_ERROR))) {
   3efbc:	84 fd       	sbrc	r24, 4
   3efbe:	01 c0       	rjmp	.+2      	; 0x3efc2 <getch+0x12>
   3efc0:	a8 95       	wdr
   3efc2:	80 91 c6 00 	lds	r24, 0x00C6
	}

	//ch = UART_DATA_REG;
	//return ch;

	return(UART_DATA_REG);
   3efc6:	08 95       	ret

0003efc8 <serialPoll>:
   3efc8:	80 91 c0 00 	lds	r24, 0x00C0
}


uint8_t serialPoll(void)
{
	if(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)) {
   3efcc:	87 ff       	sbrs	r24, 7
   3efce:	05 c0       	rjmp	.+10     	; 0x3efda <serialPoll+0x12>
   3efd0:	27 d0       	rcall	.+78     	; 0x3f020 <resetTick>
   3efd2:	81 e0       	ldi	r24, 0x01	; 1
		resetTick();
   3efd4:	80 93 2a 02 	sts	0x022A, r24
		serialFlashing = TRUE;
   3efd8:	47 c0       	rjmp	.+142    	; 0x3f068 <processStk500boot>
   3efda:	81 e0       	ldi	r24, 0x01	; 1
   3efdc:	08 95       	ret

0003efde <updateLed>:
static uint16_t tick = 0;


void updateLed(void)
{
	uint16_t next_timer_1 = TCNT1;
   3efde:	80 91 84 00 	lds	r24, 0x0084
   3efe2:	90 91 85 00 	lds	r25, 0x0085

	if(next_timer_1 & 0x400) LED_PORT ^= _BV(LED); // Led pin high
   3efe6:	92 ff       	sbrs	r25, 2
   3efe8:	04 c0       	rjmp	.+8      	; 0x3eff2 <updateLed+0x14>
   3efea:	25 b1       	in	r18, 0x05	; 5
   3efec:	20 58       	subi	r18, 0x80	; 128
   3efee:	25 b9       	out	0x05, r18	; 5
   3eff0:	01 c0       	rjmp	.+2      	; 0x3eff4 <updateLed+0x16>
	else LED_PORT &= ~_BV(LED); // Led pin low
   3eff2:	2f 98       	cbi	0x05, 7	; 5

	if(next_timer_1 < last_timer_1) {
   3eff4:	20 91 24 02 	lds	r18, 0x0224
   3eff8:	30 91 25 02 	lds	r19, 0x0225
   3effc:	82 17       	cp	r24, r18
   3effe:	93 07       	cpc	r25, r19
   3f000:	50 f4       	brcc	.+20     	; 0x3f016 <updateLed+0x38>
		tick++;
   3f002:	20 91 26 02 	lds	r18, 0x0226
   3f006:	30 91 27 02 	lds	r19, 0x0227
   3f00a:	2f 5f       	subi	r18, 0xFF	; 255
   3f00c:	3f 4f       	sbci	r19, 0xFF	; 255
   3f00e:	30 93 27 02 	sts	0x0227, r19
   3f012:	20 93 26 02 	sts	0x0226, r18
		    tracePGMlnUtil(mDebugUtil_LAST);
		    tracenum(last_timer_1);
		)
	}

	last_timer_1 = next_timer_1;
   3f016:	90 93 25 02 	sts	0x0225, r25
   3f01a:	80 93 24 02 	sts	0x0224, r24
}
   3f01e:	08 95       	ret

0003f020 <resetTick>:

void resetTick(void)
{
	TCNT1 = 0;
   3f020:	10 92 85 00 	sts	0x0085, r1
   3f024:	10 92 84 00 	sts	0x0084, r1
	tick = 0;
   3f028:	10 92 27 02 	sts	0x0227, r1
   3f02c:	10 92 26 02 	sts	0x0226, r1
}
   3f030:	08 95       	ret

0003f032 <timedOut>:

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
#if (FLASHEND > 0x10000)
	if(pgm_read_word_far(0x0000) == 0xFFFF) return(0);
   3f032:	80 e0       	ldi	r24, 0x00	; 0
   3f034:	90 e0       	ldi	r25, 0x00	; 0
   3f036:	dc 01       	movw	r26, r24
   3f038:	ab bf       	out	0x3b, r26	; 59
   3f03a:	fc 01       	movw	r30, r24
   3f03c:	87 91       	elpm	r24, Z+
   3f03e:	96 91       	elpm	r25, Z
   3f040:	2f ef       	ldi	r18, 0xFF	; 255
   3f042:	8f 3f       	cpi	r24, 0xFF	; 255
   3f044:	92 07       	cpc	r25, r18
   3f046:	51 f0       	breq	.+20     	; 0x3f05c <timedOut+0x2a>
   3f048:	81 e0       	ldi	r24, 0x01	; 1
   3f04a:	20 91 26 02 	lds	r18, 0x0226
   3f04e:	30 91 27 02 	lds	r19, 0x0227
   3f052:	25 30       	cpi	r18, 0x05	; 5
   3f054:	31 05       	cpc	r19, r1
   3f056:	18 f4       	brcc	.+6      	; 0x3f05e <timedOut+0x2c>
   3f058:	80 e0       	ldi	r24, 0x00	; 0
   3f05a:	08 95       	ret
   3f05c:	80 e0       	ldi	r24, 0x00	; 0
	if(pgm_read_word_near(0x0000) == 0xFFFF) return(0);
#endif

	if(tick > TIMEOUT) return(1);
	else return(0);
}
   3f05e:	08 95       	ret

0003f060 <appStart>:
void appStart(void) {
	__asm__ __volatile__ (
   3f060:	ee 27       	eor	r30, r30
   3f062:	ff 27       	eor	r31, r31
   3f064:	09 94       	ijmp
		"clr	r30		\n\t"
		"clr	r31		\n\t"
		"ijmp	\n\t"
	);
}
   3f066:	08 95       	ret

0003f068 <processStk500boot>:
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
{
   3f068:	2f 92       	push	r2
   3f06a:	3f 92       	push	r3
   3f06c:	4f 92       	push	r4
   3f06e:	5f 92       	push	r5
   3f070:	6f 92       	push	r6
   3f072:	7f 92       	push	r7
   3f074:	8f 92       	push	r8
   3f076:	9f 92       	push	r9
   3f078:	af 92       	push	r10
   3f07a:	bf 92       	push	r11
   3f07c:	cf 92       	push	r12
   3f07e:	df 92       	push	r13
   3f080:	ef 92       	push	r14
   3f082:	ff 92       	push	r15
   3f084:	0f 93       	push	r16
   3f086:	1f 93       	push	r17
   3f088:	cf 93       	push	r28
   3f08a:	df 93       	push	r29
   3f08c:	cd b7       	in	r28, 0x3d	; 61
   3f08e:	de b7       	in	r29, 0x3e	; 62
   3f090:	c2 52       	subi	r28, 0x22	; 34
   3f092:	d1 40       	sbci	r29, 0x01	; 1
   3f094:	de bf       	out	0x3e, r29	; 62
   3f096:	cd bf       	out	0x3d, r28	; 61
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
	unsigned char	msgParseState;
	unsigned int	ii				=	0;
	unsigned char	checksum		=	0;
	unsigned char	seqNum			=	0;
   3f098:	cc 24       	eor	r12, r12
{
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
	unsigned char	msgParseState;
	unsigned int	ii				=	0;
	unsigned char	checksum		=	0;
   3f09a:	10 e0       	ldi	r17, 0x00	; 0
uint8_t processStk500boot(void)
{
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
	unsigned char	msgParseState;
	unsigned int	ii				=	0;
   3f09c:	80 e0       	ldi	r24, 0x00	; 0
   3f09e:	90 e0       	ldi	r25, 0x00	; 0


uint8_t processStk500boot(void)
{
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
   3f0a0:	22 24       	eor	r2, r2
   3f0a2:	33 24       	eor	r3, r3
   3f0a4:	21 01       	movw	r4, r2
// }


uint8_t processStk500boot(void)
{
	address_t		address			=	0;
   3f0a6:	88 24       	eor	r8, r8
   3f0a8:	99 24       	eor	r9, r9
   3f0aa:	54 01       	movw	r10, r8

			switch(msgParseState) {
				case ST_START:

					if(c == MESSAGE_START) {
						msgParseState	=	ST_GET_SEQ_NUM;
   3f0ac:	77 24       	eor	r7, r7
   3f0ae:	73 94       	inc	r7
   3f0b0:	c2 5e       	subi	r28, 0xE2	; 226
   3f0b2:	de 4f       	sbci	r29, 0xFE	; 254
   3f0b4:	28 82       	st	Y, r2
   3f0b6:	39 82       	std	Y+1, r3	; 0x01
   3f0b8:	4a 82       	std	Y+2, r4	; 0x02
   3f0ba:	5b 82       	std	Y+3, r5	; 0x03
   3f0bc:	ce 51       	subi	r28, 0x1E	; 30
   3f0be:	d1 40       	sbci	r29, 0x01	; 1
   3f0c0:	2c 01       	movw	r4, r24
   3f0c2:	6c 2c       	mov	r6, r12
   3f0c4:	e1 2e       	mov	r14, r17
   3f0c6:	7f c2       	rjmp	.+1278   	; 0x3f5c6 <processStk500boot+0x55e>
		msgParseState	=	ST_START;

		while(msgParseState != ST_PROCESS) {
// 			if(boot_state == 1) {
// 				boot_state	=	0;
 				c			=	getch();
   3f0c8:	ce 5d       	subi	r28, 0xDE	; 222
   3f0ca:	de 4f       	sbci	r29, 0xFE	; 254
   3f0cc:	98 83       	st	Y, r25
   3f0ce:	c2 52       	subi	r28, 0x22	; 34
   3f0d0:	d1 40       	sbci	r29, 0x01	; 1
   3f0d2:	6e df       	rcall	.-292    	; 0x3efb0 <getch>
   3f0d4:	ce 5d       	subi	r28, 0xDE	; 222
// 			} else {
// 				//	c	=	recchar();
// 				c = recchar_timeout();
// 			}

			switch(msgParseState) {
   3f0d6:	de 4f       	sbci	r29, 0xFE	; 254
   3f0d8:	98 81       	ld	r25, Y
   3f0da:	c2 52       	subi	r28, 0x22	; 34
   3f0dc:	d1 40       	sbci	r29, 0x01	; 1
   3f0de:	93 30       	cpi	r25, 0x03	; 3
   3f0e0:	e1 f0       	breq	.+56     	; 0x3f11a <processStk500boot+0xb2>
   3f0e2:	94 30       	cpi	r25, 0x04	; 4
   3f0e4:	28 f4       	brcc	.+10     	; 0x3f0f0 <processStk500boot+0x88>
   3f0e6:	91 30       	cpi	r25, 0x01	; 1
   3f0e8:	69 f0       	breq	.+26     	; 0x3f104 <processStk500boot+0x9c>
   3f0ea:	92 30       	cpi	r25, 0x02	; 2
   3f0ec:	78 f4       	brcc	.+30     	; 0x3f10c <processStk500boot+0xa4>
   3f0ee:	07 c0       	rjmp	.+14     	; 0x3f0fe <processStk500boot+0x96>
   3f0f0:	95 30       	cpi	r25, 0x05	; 5
   3f0f2:	11 f1       	breq	.+68     	; 0x3f138 <processStk500boot+0xd0>
   3f0f4:	95 30       	cpi	r25, 0x05	; 5
   3f0f6:	c0 f0       	brcs	.+48     	; 0x3f128 <processStk500boot+0xc0>
   3f0f8:	96 30       	cpi	r25, 0x06	; 6
   3f0fa:	91 f5       	brne	.+100    	; 0x3f160 <processStk500boot+0xf8>
   3f0fc:	2d c0       	rjmp	.+90     	; 0x3f158 <processStk500boot+0xf0>
   3f0fe:	8b 31       	cpi	r24, 0x1B	; 27
				case ST_START:

					if(c == MESSAGE_START) {
   3f100:	19 f7       	brne	.-58     	; 0x3f0c8 <processStk500boot+0x60>
   3f102:	85 c2       	rjmp	.+1290   	; 0x3f60e <processStk500boot+0x5a6>
   3f104:	e8 26       	eor	r14, r24

				case ST_GET_SEQ_NUM:
#ifdef _FIX_ISSUE_505_
					seqNum			=	c;
					msgParseState	=	ST_MSG_SIZE_1;
					checksum		^=	c;
   3f106:	68 2e       	mov	r6, r24
		msgParseState	=	ST_START;

		while(msgParseState != ST_PROCESS) {
// 			if(boot_state == 1) {
// 				boot_state	=	0;
 				c			=	getch();
   3f108:	92 e0       	ldi	r25, 0x02	; 2
					break;

				case ST_GET_SEQ_NUM:
#ifdef _FIX_ISSUE_505_
					seqNum			=	c;
					msgParseState	=	ST_MSG_SIZE_1;
   3f10a:	de cf       	rjmp	.-68     	; 0x3f0c8 <processStk500boot+0x60>
					} else {
						msgParseState	=	ST_START;
					}

#endif
					break;
   3f10c:	08 2f       	mov	r16, r24

				case ST_MSG_SIZE_1:
					msgLength		=	c << 8;
   3f10e:	10 e0       	ldi	r17, 0x00	; 0
   3f110:	10 2f       	mov	r17, r16
   3f112:	00 27       	eor	r16, r16
   3f114:	e8 26       	eor	r14, r24
					msgParseState	=	ST_MSG_SIZE_2;
					checksum		^=	c;
   3f116:	93 e0       	ldi	r25, 0x03	; 3
#endif
					break;

				case ST_MSG_SIZE_1:
					msgLength		=	c << 8;
					msgParseState	=	ST_MSG_SIZE_2;
   3f118:	d7 cf       	rjmp	.-82     	; 0x3f0c8 <processStk500boot+0x60>
					checksum		^=	c;
					break;
   3f11a:	28 2f       	mov	r18, r24

				case ST_MSG_SIZE_2:
					msgLength		|=	c;
   3f11c:	30 e0       	ldi	r19, 0x00	; 0
   3f11e:	02 2b       	or	r16, r18
   3f120:	13 2b       	or	r17, r19
   3f122:	e8 26       	eor	r14, r24
					msgParseState	=	ST_GET_TOKEN;
					checksum		^=	c;
   3f124:	94 e0       	ldi	r25, 0x04	; 4
					checksum		^=	c;
					break;

				case ST_MSG_SIZE_2:
					msgLength		|=	c;
					msgParseState	=	ST_GET_TOKEN;
   3f126:	d0 cf       	rjmp	.-96     	; 0x3f0c8 <processStk500boot+0x60>
					checksum		^=	c;
					break;
   3f128:	8e 30       	cpi	r24, 0x0E	; 14

				case ST_GET_TOKEN:

					if(c == TOKEN) {
   3f12a:	09 f0       	breq	.+2      	; 0x3f12e <processStk500boot+0xc6>
   3f12c:	74 c2       	rjmp	.+1256   	; 0x3f616 <processStk500boot+0x5ae>
   3f12e:	e8 26       	eor	r14, r24
						msgParseState	=	ST_GET_DATA;
						checksum		^=	c;
   3f130:	44 24       	eor	r4, r4
						ii				=	0;
   3f132:	55 24       	eor	r5, r5
   3f134:	95 e0       	ldi	r25, 0x05	; 5
					break;

				case ST_GET_TOKEN:

					if(c == TOKEN) {
						msgParseState	=	ST_GET_DATA;
   3f136:	c8 cf       	rjmp	.-112    	; 0x3f0c8 <processStk500boot+0x60>
   3f138:	e1 e0       	ldi	r30, 0x01	; 1
					}

					break;

				case ST_GET_DATA:
					msgBuffer[ii++]	=	c;
   3f13a:	f0 e0       	ldi	r31, 0x00	; 0
   3f13c:	ec 0f       	add	r30, r28
   3f13e:	fd 1f       	adc	r31, r29
   3f140:	e4 0d       	add	r30, r4
   3f142:	f5 1d       	adc	r31, r5
   3f144:	80 83       	st	Z, r24
   3f146:	08 94       	sec
   3f148:	41 1c       	adc	r4, r1
   3f14a:	51 1c       	adc	r5, r1
   3f14c:	e8 26       	eor	r14, r24
					checksum		^=	c;
   3f14e:	40 16       	cp	r4, r16

					if(ii == msgLength) {
   3f150:	51 06       	cpc	r5, r17
   3f152:	09 f0       	breq	.+2      	; 0x3f156 <processStk500boot+0xee>
   3f154:	b9 cf       	rjmp	.-142    	; 0x3f0c8 <processStk500boot+0x60>
   3f156:	61 c2       	rjmp	.+1218   	; 0x3f61a <processStk500boot+0x5b2>
   3f158:	8e 15       	cp	r24, r14

					break;

				case ST_GET_CHECK:

					if(c == checksum) {
   3f15a:	09 f0       	breq	.+2      	; 0x3f15e <processStk500boot+0xf6>
   3f15c:	5c c2       	rjmp	.+1208   	; 0x3f616 <processStk500boot+0x5ae>
   3f15e:	03 c0       	rjmp	.+6      	; 0x3f166 <processStk500boot+0xfe>
   3f160:	97 30       	cpi	r25, 0x07	; 7
		/*
		 * Collect received bytes to a complete message
		 */
		msgParseState	=	ST_START;

		while(msgParseState != ST_PROCESS) {
   3f162:	09 f0       	breq	.+2      	; 0x3f166 <processStk500boot+0xfe>
   3f164:	b1 cf       	rjmp	.-158    	; 0x3f0c8 <processStk500boot+0x60>
   3f166:	29 81       	ldd	r18, Y+1	; 0x01

		/*
		 * Now process the STK500 commands, see Atmel Appnote AVR068
		 */

		switch(msgBuffer[0]) {
   3f168:	23 31       	cpi	r18, 0x13	; 19
   3f16a:	09 f4       	brne	.+2      	; 0x3f16e <processStk500boot+0x106>
   3f16c:	05 c1       	rjmp	.+522    	; 0x3f378 <processStk500boot+0x310>
   3f16e:	24 31       	cpi	r18, 0x14	; 20
   3f170:	c0 f4       	brcc	.+48     	; 0x3f1a2 <processStk500boot+0x13a>
   3f172:	26 30       	cpi	r18, 0x06	; 6
   3f174:	09 f4       	brne	.+2      	; 0x3f178 <processStk500boot+0x110>
   3f176:	d3 c0       	rjmp	.+422    	; 0x3f31e <processStk500boot+0x2b6>
   3f178:	27 30       	cpi	r18, 0x07	; 7
   3f17a:	48 f4       	brcc	.+18     	; 0x3f18e <processStk500boot+0x126>
   3f17c:	22 30       	cpi	r18, 0x02	; 2
   3f17e:	69 f1       	breq	.+90     	; 0x3f1da <processStk500boot+0x172>
   3f180:	23 30       	cpi	r18, 0x03	; 3
   3f182:	09 f4       	brne	.+2      	; 0x3f186 <processStk500boot+0x11e>
   3f184:	6e c0       	rjmp	.+220    	; 0x3f262 <processStk500boot+0x1fa>
   3f186:	21 30       	cpi	r18, 0x01	; 1
   3f188:	09 f0       	breq	.+2      	; 0x3f18c <processStk500boot+0x124>
   3f18a:	d7 c1       	rjmp	.+942    	; 0x3f53a <processStk500boot+0x4d2>
   3f18c:	53 c0       	rjmp	.+166    	; 0x3f234 <processStk500boot+0x1cc>
   3f18e:	21 31       	cpi	r18, 0x11	; 17
   3f190:	09 f4       	brne	.+2      	; 0x3f194 <processStk500boot+0x12c>
   3f192:	74 c0       	rjmp	.+232    	; 0x3f27c <processStk500boot+0x214>
   3f194:	22 31       	cpi	r18, 0x12	; 18
   3f196:	08 f0       	brcs	.+2      	; 0x3f19a <processStk500boot+0x132>
   3f198:	b4 c0       	rjmp	.+360    	; 0x3f302 <processStk500boot+0x29a>
   3f19a:	20 31       	cpi	r18, 0x10	; 16
   3f19c:	09 f0       	breq	.+2      	; 0x3f1a0 <processStk500boot+0x138>
   3f19e:	cd c1       	rjmp	.+922    	; 0x3f53a <processStk500boot+0x4d2>
   3f1a0:	1c c0       	rjmp	.+56     	; 0x3f1da <processStk500boot+0x172>
   3f1a2:	28 31       	cpi	r18, 0x18	; 24
   3f1a4:	09 f4       	brne	.+2      	; 0x3f1a8 <processStk500boot+0x140>
   3f1a6:	85 c0       	rjmp	.+266    	; 0x3f2b2 <processStk500boot+0x24a>
   3f1a8:	29 31       	cpi	r18, 0x19	; 25
   3f1aa:	50 f4       	brcc	.+20     	; 0x3f1c0 <processStk500boot+0x158>
   3f1ac:	25 31       	cpi	r18, 0x15	; 21
   3f1ae:	09 f4       	brne	.+2      	; 0x3f1b2 <processStk500boot+0x14a>
   3f1b0:	e3 c0       	rjmp	.+454    	; 0x3f378 <processStk500boot+0x310>
   3f1b2:	25 31       	cpi	r18, 0x15	; 21
   3f1b4:	08 f4       	brcc	.+2      	; 0x3f1b8 <processStk500boot+0x150>
   3f1b6:	71 c1       	rjmp	.+738    	; 0x3f49a <processStk500boot+0x432>
   3f1b8:	26 31       	cpi	r18, 0x16	; 22
   3f1ba:	09 f0       	breq	.+2      	; 0x3f1be <processStk500boot+0x156>
   3f1bc:	be c1       	rjmp	.+892    	; 0x3f53a <processStk500boot+0x4d2>
   3f1be:	6d c1       	rjmp	.+730    	; 0x3f49a <processStk500boot+0x432>
   3f1c0:	2a 31       	cpi	r18, 0x1A	; 26
   3f1c2:	09 f4       	brne	.+2      	; 0x3f1c6 <processStk500boot+0x15e>
   3f1c4:	69 c0       	rjmp	.+210    	; 0x3f298 <processStk500boot+0x230>
   3f1c6:	2a 31       	cpi	r18, 0x1A	; 26
   3f1c8:	08 f4       	brcc	.+2      	; 0x3f1cc <processStk500boot+0x164>
   3f1ca:	89 c0       	rjmp	.+274    	; 0x3f2de <processStk500boot+0x276>
   3f1cc:	2b 31       	cpi	r18, 0x1B	; 27
   3f1ce:	09 f4       	brne	.+2      	; 0x3f1d2 <processStk500boot+0x16a>
   3f1d0:	58 c0       	rjmp	.+176    	; 0x3f282 <processStk500boot+0x21a>
   3f1d2:	2d 31       	cpi	r18, 0x1D	; 29
   3f1d4:	09 f0       	breq	.+2      	; 0x3f1d8 <processStk500boot+0x170>
   3f1d6:	b1 c1       	rjmp	.+866    	; 0x3f53a <processStk500boot+0x4d2>
   3f1d8:	02 c0       	rjmp	.+4      	; 0x3f1de <processStk500boot+0x176>
   3f1da:	20 e0       	ldi	r18, 0x00	; 0
   3f1dc:	50 c0       	rjmp	.+160    	; 0x3f27e <processStk500boot+0x216>
   3f1de:	8d 81       	ldd	r24, Y+5	; 0x05
#ifndef REMOVE_CMD_SPI_MULTI
			case CMD_SPI_MULTI: {
				unsigned char answerByte;
				unsigned char flag = 0;

				if(msgBuffer[4] == 0x30) {
   3f1e0:	80 33       	cpi	r24, 0x30	; 48
   3f1e2:	39 f4       	brne	.+14     	; 0x3f1f2 <processStk500boot+0x18a>
   3f1e4:	9f 81       	ldd	r25, Y+7	; 0x07
					unsigned char signatureIndex	=	msgBuffer[6];
   3f1e6:	99 23       	and	r25, r25

					if(signatureIndex == 0) {
   3f1e8:	b1 f0       	breq	.+44     	; 0x3f216 <processStk500boot+0x1ae>
   3f1ea:	91 30       	cpi	r25, 0x01	; 1
						//answerByte	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
						answerByte	=	SIGNATURE_0;
					} else if(signatureIndex == 1) {
   3f1ec:	b1 f4       	brne	.+44     	; 0x3f21a <processStk500boot+0x1b2>
   3f1ee:	98 e9       	ldi	r25, 0x98	; 152
						//answerByte	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
						answerByte	=	SIGNATURE_1;
   3f1f0:	17 c0       	rjmp	.+46     	; 0x3f220 <processStk500boot+0x1b8>
   3f1f2:	98 2f       	mov	r25, r24
					} else {
						//answerByte	=	SIGNATURE_BYTES & 0x000000FF;
						answerByte	=	SIGNATURE_2;
					}
				} else if(msgBuffer[4] & 0x50) {
   3f1f4:	90 75       	andi	r25, 0x50	; 80
   3f1f6:	99 f0       	breq	.+38     	; 0x3f21e <processStk500boot+0x1b6>
   3f1f8:	80 35       	cpi	r24, 0x50	; 80
					//*	Issue 544: 	stk500v2 bootloader doesn't support reading fuses
					//*	I cant find the docs that say what these are supposed to be but this was figured out by trial and error
					//	answerByte	=	boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS);
					//	answerByte	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
					//	answerByte	=	boot_lock_fuse_bits_get(GET_EXTENDED_FUSE_BITS);
					if(msgBuffer[4] == 0x50) {
   3f1fa:	21 f4       	brne	.+8      	; 0x3f204 <processStk500boot+0x19c>
   3f1fc:	99 e0       	ldi	r25, 0x09	; 9
						answerByte	=	boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS);
   3f1fe:	e0 e0       	ldi	r30, 0x00	; 0
   3f200:	f0 e0       	ldi	r31, 0x00	; 0
   3f202:	05 c0       	rjmp	.+10     	; 0x3f20e <processStk500boot+0x1a6>
   3f204:	88 35       	cpi	r24, 0x58	; 88
					} else if(msgBuffer[4] == 0x58) {
   3f206:	59 f4       	brne	.+22     	; 0x3f21e <processStk500boot+0x1b6>
   3f208:	e3 e0       	ldi	r30, 0x03	; 3
						answerByte	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
   3f20a:	f0 e0       	ldi	r31, 0x00	; 0
   3f20c:	99 e0       	ldi	r25, 0x09	; 9
   3f20e:	90 93 57 00 	sts	0x0057, r25
   3f212:	94 91       	lpm	r25, Z
   3f214:	05 c0       	rjmp	.+10     	; 0x3f220 <processStk500boot+0x1b8>
   3f216:	9e e1       	ldi	r25, 0x1E	; 30
				if(msgBuffer[4] == 0x30) {
					unsigned char signatureIndex	=	msgBuffer[6];

					if(signatureIndex == 0) {
						//answerByte	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
						answerByte	=	SIGNATURE_0;
   3f218:	03 c0       	rjmp	.+6      	; 0x3f220 <processStk500boot+0x1b8>
   3f21a:	91 e0       	ldi	r25, 0x01	; 1
					} else if(signatureIndex == 1) {
						//answerByte	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
						answerByte	=	SIGNATURE_1;
					} else {
						//answerByte	=	SIGNATURE_BYTES & 0x000000FF;
						answerByte	=	SIGNATURE_2;
   3f21c:	01 c0       	rjmp	.+2      	; 0x3f220 <processStk500boot+0x1b8>
   3f21e:	90 e0       	ldi	r25, 0x00	; 0
					if(msgBuffer[4] == 0x50) {
						answerByte	=	boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS);
					} else if(msgBuffer[4] == 0x58) {
						answerByte	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
					} else {
						answerByte	=	0;
   3f220:	1a 82       	std	Y+2, r1	; 0x02
					answerByte	=	0; // for all others command are not implemented, return dummy value for AVRDUDE happy <Worapoht>
				}

				if(!flag) {
					msgLength		=	7;
					msgBuffer[1]	=	STATUS_CMD_OK;
   3f222:	1b 82       	std	Y+3, r1	; 0x03
					msgBuffer[2]	=	0;
   3f224:	8c 83       	std	Y+4, r24	; 0x04
					msgBuffer[3]	=	msgBuffer[4];
   3f226:	1d 82       	std	Y+5, r1	; 0x05
					msgBuffer[4]	=	0;
   3f228:	9e 83       	std	Y+6, r25	; 0x06
					msgBuffer[5]	=	answerByte;
   3f22a:	1f 82       	std	Y+7, r1	; 0x07
					msgBuffer[6]	=	STATUS_CMD_OK;
   3f22c:	20 e0       	ldi	r18, 0x00	; 0
   3f22e:	07 e0       	ldi	r16, 0x07	; 7
				} else {
					answerByte	=	0; // for all others command are not implemented, return dummy value for AVRDUDE happy <Worapoht>
				}

				if(!flag) {
					msgLength		=	7;
   3f230:	10 e0       	ldi	r17, 0x00	; 0
   3f232:	88 c1       	rjmp	.+784    	; 0x3f544 <processStk500boot+0x4dc>
   3f234:	1a 82       	std	Y+2, r1	; 0x02
			}
			break;
#endif
			case CMD_SIGN_ON:
				msgLength		=	11;
				msgBuffer[1] 	=	STATUS_CMD_OK;
   3f236:	88 e0       	ldi	r24, 0x08	; 8
				msgBuffer[2] 	=	8;
   3f238:	8b 83       	std	Y+3, r24	; 0x03
   3f23a:	81 e4       	ldi	r24, 0x41	; 65
				msgBuffer[3] 	=	'A';
   3f23c:	8c 83       	std	Y+4, r24	; 0x04
   3f23e:	86 e5       	ldi	r24, 0x56	; 86
				msgBuffer[4] 	=	'V';
   3f240:	8d 83       	std	Y+5, r24	; 0x05
   3f242:	82 e5       	ldi	r24, 0x52	; 82
				msgBuffer[5] 	=	'R';
   3f244:	8e 83       	std	Y+6, r24	; 0x06
   3f246:	89 e4       	ldi	r24, 0x49	; 73
				msgBuffer[6] 	=	'I';
   3f248:	8f 83       	std	Y+7, r24	; 0x07
   3f24a:	83 e5       	ldi	r24, 0x53	; 83
				msgBuffer[7] 	=	'S';
   3f24c:	88 87       	std	Y+8, r24	; 0x08
   3f24e:	80 e5       	ldi	r24, 0x50	; 80
				msgBuffer[8] 	=	'P';
   3f250:	89 87       	std	Y+9, r24	; 0x09
   3f252:	8f e5       	ldi	r24, 0x5F	; 95
				msgBuffer[9] 	=	'_';
   3f254:	8a 87       	std	Y+10, r24	; 0x0a
   3f256:	82 e3       	ldi	r24, 0x32	; 50
				msgBuffer[10]	=	'2';
   3f258:	8b 87       	std	Y+11, r24	; 0x0b
   3f25a:	20 e0       	ldi	r18, 0x00	; 0
				break;
   3f25c:	0b e0       	ldi	r16, 0x0B	; 11
				}
			}
			break;
#endif
			case CMD_SIGN_ON:
				msgLength		=	11;
   3f25e:	10 e0       	ldi	r17, 0x00	; 0
   3f260:	71 c1       	rjmp	.+738    	; 0x3f544 <processStk500boot+0x4dc>
				msgBuffer[6] 	=	'I';
				msgBuffer[7] 	=	'S';
				msgBuffer[8] 	=	'P';
				msgBuffer[9] 	=	'_';
				msgBuffer[10]	=	'2';
				break;
   3f262:	ea 81       	ldd	r30, Y+2	; 0x02
   3f264:	e0 59       	subi	r30, 0x90	; 144
   3f266:	e3 30       	cpi	r30, 0x03	; 3
   3f268:	28 f4       	brcc	.+10     	; 0x3f274 <processStk500boot+0x20c>
   3f26a:	f0 e0       	ldi	r31, 0x00	; 0
   3f26c:	e4 5e       	subi	r30, 0xE4	; 228
   3f26e:	fd 4f       	sbci	r31, 0xFD	; 253
   3f270:	80 81       	ld	r24, Z
   3f272:	01 c0       	rjmp	.+2      	; 0x3f276 <processStk500boot+0x20e>
   3f274:	80 e0       	ldi	r24, 0x00	; 0

			case CMD_GET_PARAMETER: {
				unsigned char value;

				switch(msgBuffer[1]) {
   3f276:	1a 82       	std	Y+2, r1	; 0x02
						value	=	0;
						break;
				}

				msgLength		=	3;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3f278:	8b 83       	std	Y+3, r24	; 0x03
				msgBuffer[2]	=	value;
   3f27a:	3f c0       	rjmp	.+126    	; 0x3f2fa <processStk500boot+0x292>
   3f27c:	21 e0       	ldi	r18, 0x01	; 1
			}
			break;

			case CMD_LEAVE_PROGMODE_ISP:
				isLeave	=	1;
   3f27e:	1a 82       	std	Y+2, r1	; 0x02
				//*	fall thru

			case CMD_SET_PARAMETER:
			case CMD_ENTER_PROGMODE_ISP:
				msgLength		=	2;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3f280:	5f c1       	rjmp	.+702    	; 0x3f540 <processStk500boot+0x4d8>
   3f282:	8d 81       	ldd	r24, Y+5	; 0x05
				break;

			case CMD_READ_SIGNATURE_ISP: {
				unsigned char signatureIndex	=	msgBuffer[4];
   3f284:	88 23       	and	r24, r24
				unsigned char signature;

				if(signatureIndex == 0)
   3f286:	21 f0       	breq	.+8      	; 0x3f290 <processStk500boot+0x228>
   3f288:	81 30       	cpi	r24, 0x01	; 1
					//signature	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
					signature	=	SIGNATURE_0;
				else if(signatureIndex == 1)
   3f28a:	21 f4       	brne	.+8      	; 0x3f294 <processStk500boot+0x22c>
   3f28c:	88 e9       	ldi	r24, 0x98	; 152
					//signature	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
					signature	=	SIGNATURE_1;
   3f28e:	24 c0       	rjmp	.+72     	; 0x3f2d8 <processStk500boot+0x270>
   3f290:	8e e1       	ldi	r24, 0x1E	; 30
				unsigned char signatureIndex	=	msgBuffer[4];
				unsigned char signature;

				if(signatureIndex == 0)
					//signature	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
					signature	=	SIGNATURE_0;
   3f292:	22 c0       	rjmp	.+68     	; 0x3f2d8 <processStk500boot+0x270>
   3f294:	81 e0       	ldi	r24, 0x01	; 1
				else if(signatureIndex == 1)
					//signature	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
					signature	=	SIGNATURE_1;
				else
					//signature	=	SIGNATURE_BYTES & 0x000000FF;
					signature	=	SIGNATURE_2;
   3f296:	20 c0       	rjmp	.+64     	; 0x3f2d8 <processStk500boot+0x270>
   3f298:	1a 82       	std	Y+2, r1	; 0x02
			}
			break;

			case CMD_READ_LOCK_ISP:
				msgLength		=	4;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3f29a:	e1 e0       	ldi	r30, 0x01	; 1
				msgBuffer[2]	=	boot_lock_fuse_bits_get(GET_LOCK_BITS);
   3f29c:	f0 e0       	ldi	r31, 0x00	; 0
   3f29e:	89 e0       	ldi	r24, 0x09	; 9
   3f2a0:	80 93 57 00 	sts	0x0057, r24
   3f2a4:	e4 91       	lpm	r30, Z
   3f2a6:	eb 83       	std	Y+3, r30	; 0x03
   3f2a8:	1c 82       	std	Y+4, r1	; 0x04
				msgBuffer[3]	=	STATUS_CMD_OK;
   3f2aa:	20 e0       	ldi	r18, 0x00	; 0
				break;
   3f2ac:	04 e0       	ldi	r16, 0x04	; 4
				msgBuffer[3]	=	STATUS_CMD_OK;
			}
			break;

			case CMD_READ_LOCK_ISP:
				msgLength		=	4;
   3f2ae:	10 e0       	ldi	r17, 0x00	; 0
   3f2b0:	49 c1       	rjmp	.+658    	; 0x3f544 <processStk500boot+0x4dc>
				msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[2]	=	boot_lock_fuse_bits_get(GET_LOCK_BITS);
				msgBuffer[3]	=	STATUS_CMD_OK;
				break;
   3f2b2:	8b 81       	ldd	r24, Y+3	; 0x03

			case CMD_READ_FUSE_ISP: {
				unsigned char fuseBits;

				if(msgBuffer[2] == 0x50) {
   3f2b4:	80 35       	cpi	r24, 0x50	; 80
   3f2b6:	51 f4       	brne	.+20     	; 0x3f2cc <processStk500boot+0x264>
   3f2b8:	8c 81       	ldd	r24, Y+4	; 0x04
					if(msgBuffer[3] == 0x08)
   3f2ba:	88 30       	cpi	r24, 0x08	; 8
   3f2bc:	19 f4       	brne	.+6      	; 0x3f2c4 <processStk500boot+0x25c>
   3f2be:	e2 e0       	ldi	r30, 0x02	; 2
						fuseBits	=	boot_lock_fuse_bits_get(GET_EXTENDED_FUSE_BITS);
   3f2c0:	f0 e0       	ldi	r31, 0x00	; 0
   3f2c2:	06 c0       	rjmp	.+12     	; 0x3f2d0 <processStk500boot+0x268>
   3f2c4:	89 e0       	ldi	r24, 0x09	; 9
					else
						fuseBits	=	boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS);
   3f2c6:	e0 e0       	ldi	r30, 0x00	; 0
   3f2c8:	f0 e0       	ldi	r31, 0x00	; 0
   3f2ca:	03 c0       	rjmp	.+6      	; 0x3f2d2 <processStk500boot+0x26a>
   3f2cc:	e3 e0       	ldi	r30, 0x03	; 3
				} else {
					fuseBits	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
   3f2ce:	f0 e0       	ldi	r31, 0x00	; 0
   3f2d0:	89 e0       	ldi	r24, 0x09	; 9
   3f2d2:	80 93 57 00 	sts	0x0057, r24
   3f2d6:	84 91       	lpm	r24, Z
   3f2d8:	1a 82       	std	Y+2, r1	; 0x02
				}

				msgLength		=	4;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3f2da:	8b 83       	std	Y+3, r24	; 0x03
				msgBuffer[2]	=	fuseBits;
   3f2dc:	e5 cf       	rjmp	.-54     	; 0x3f2a8 <processStk500boot+0x240>
   3f2de:	8d 81       	ldd	r24, Y+5	; 0x05

#ifndef REMOVE_PROGRAM_LOCK_BIT_SUPPORT
			case CMD_PROGRAM_LOCK_ISP: {
				unsigned char lockBits	=	msgBuffer[4];

				lockBits	=	(~lockBits) & 0x3C;	// mask BLBxx bits
   3f2e0:	83 6c       	ori	r24, 0xC3	; 195
				boot_lock_bits_set(lockBits);		// and program it
   3f2e2:	99 e0       	ldi	r25, 0x09	; 9
   3f2e4:	e1 e0       	ldi	r30, 0x01	; 1
   3f2e6:	f0 e0       	ldi	r31, 0x00	; 0
   3f2e8:	08 2e       	mov	r0, r24
   3f2ea:	90 93 57 00 	sts	0x0057, r25
   3f2ee:	e8 95       	spm
   3f2f0:	07 b6       	in	r0, 0x37	; 55
				boot_spm_busy_wait();
   3f2f2:	00 fc       	sbrc	r0, 0
   3f2f4:	fd cf       	rjmp	.-6      	; 0x3f2f0 <processStk500boot+0x288>
   3f2f6:	1a 82       	std	Y+2, r1	; 0x02

				msgLength		=	3;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3f2f8:	1b 82       	std	Y+3, r1	; 0x03
				msgBuffer[2]	=	STATUS_CMD_OK;
   3f2fa:	20 e0       	ldi	r18, 0x00	; 0
			}
			break;
   3f2fc:	03 e0       	ldi	r16, 0x03	; 3

				lockBits	=	(~lockBits) & 0x3C;	// mask BLBxx bits
				boot_lock_bits_set(lockBits);		// and program it
				boot_spm_busy_wait();

				msgLength		=	3;
   3f2fe:	10 e0       	ldi	r17, 0x00	; 0
   3f300:	21 c1       	rjmp	.+578    	; 0x3f544 <processStk500boot+0x4dc>
				msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[2]	=	STATUS_CMD_OK;
			}
			break;
   3f302:	80 ec       	ldi	r24, 0xC0	; 192
#endif
			case CMD_CHIP_ERASE_ISP:
				eraseAddress	=	0;
				msgLength		=	2;
				//	msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[1]	=	STATUS_CMD_FAILED;	//*	isue 543, return FAILED instead of OK
   3f304:	8a 83       	std	Y+2, r24	; 0x02
   3f306:	20 e0       	ldi	r18, 0x00	; 0
				break;
   3f308:	02 e0       	ldi	r16, 0x02	; 2
			}
			break;
#endif
			case CMD_CHIP_ERASE_ISP:
				eraseAddress	=	0;
				msgLength		=	2;
   3f30a:	10 e0       	ldi	r17, 0x00	; 0
   3f30c:	c2 5e       	subi	r28, 0xE2	; 226
				msgBuffer[2]	=	STATUS_CMD_OK;
			}
			break;
#endif
			case CMD_CHIP_ERASE_ISP:
				eraseAddress	=	0;
   3f30e:	de 4f       	sbci	r29, 0xFE	; 254
   3f310:	18 82       	st	Y, r1
   3f312:	19 82       	std	Y+1, r1	; 0x01
   3f314:	1a 82       	std	Y+2, r1	; 0x02
   3f316:	1b 82       	std	Y+3, r1	; 0x03
   3f318:	ce 51       	subi	r28, 0x1E	; 30
   3f31a:	d1 40       	sbci	r29, 0x01	; 1
   3f31c:	13 c1       	rjmp	.+550    	; 0x3f544 <processStk500boot+0x4dc>
				msgLength		=	2;
				//	msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[1]	=	STATUS_CMD_FAILED;	//*	isue 543, return FAILED instead of OK
				break;
   3f31e:	8a 80       	ldd	r8, Y+2	; 0x02

			case CMD_LOAD_ADDRESS:
#if defined(RAMPZ)
				address	=	(((address_t)(msgBuffer[1]) << 24) | ((address_t)(msgBuffer[2]) << 16) | ((address_t)(msgBuffer[3]) << 8) | (msgBuffer[4])) << 1;
   3f320:	99 24       	eor	r9, r9
   3f322:	aa 24       	eor	r10, r10
   3f324:	bb 24       	eor	r11, r11
   3f326:	b8 2c       	mov	r11, r8
   3f328:	aa 24       	eor	r10, r10
   3f32a:	99 24       	eor	r9, r9
   3f32c:	88 24       	eor	r8, r8
   3f32e:	8b 81       	ldd	r24, Y+3	; 0x03
   3f330:	90 e0       	ldi	r25, 0x00	; 0
   3f332:	a0 e0       	ldi	r26, 0x00	; 0
   3f334:	b0 e0       	ldi	r27, 0x00	; 0
   3f336:	dc 01       	movw	r26, r24
   3f338:	99 27       	eor	r25, r25
   3f33a:	88 27       	eor	r24, r24
   3f33c:	88 2a       	or	r8, r24
   3f33e:	99 2a       	or	r9, r25
   3f340:	aa 2a       	or	r10, r26
   3f342:	bb 2a       	or	r11, r27
   3f344:	8d 81       	ldd	r24, Y+5	; 0x05
   3f346:	90 e0       	ldi	r25, 0x00	; 0
   3f348:	a0 e0       	ldi	r26, 0x00	; 0
   3f34a:	b0 e0       	ldi	r27, 0x00	; 0
   3f34c:	88 2a       	or	r8, r24
   3f34e:	99 2a       	or	r9, r25
   3f350:	aa 2a       	or	r10, r26
   3f352:	bb 2a       	or	r11, r27
   3f354:	8c 81       	ldd	r24, Y+4	; 0x04
   3f356:	90 e0       	ldi	r25, 0x00	; 0
   3f358:	a0 e0       	ldi	r26, 0x00	; 0
   3f35a:	b0 e0       	ldi	r27, 0x00	; 0
   3f35c:	ba 2f       	mov	r27, r26
   3f35e:	a9 2f       	mov	r26, r25
   3f360:	98 2f       	mov	r25, r24
   3f362:	88 27       	eor	r24, r24
   3f364:	88 2a       	or	r8, r24
   3f366:	99 2a       	or	r9, r25
   3f368:	aa 2a       	or	r10, r26
   3f36a:	bb 2a       	or	r11, r27
   3f36c:	88 0c       	add	r8, r8
   3f36e:	99 1c       	adc	r9, r9
   3f370:	aa 1c       	adc	r10, r10
   3f372:	bb 1c       	adc	r11, r11
   3f374:	1a 82       	std	Y+2, r1	; 0x02
#else
				address	=	(((msgBuffer[3]) << 8) | (msgBuffer[4])) << 1;		//convert word to byte address
#endif
				msgLength		=	2;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3f376:	e3 c0       	rjmp	.+454    	; 0x3f53e <processStk500boot+0x4d6>
   3f378:	4a 81       	ldd	r20, Y+2	; 0x02
				break;

			case CMD_PROGRAM_FLASH_ISP:
			case CMD_PROGRAM_EEPROM_ISP: {
				unsigned int	size	=	((msgBuffer[1]) << 8) | msgBuffer[2];
   3f37a:	50 e0       	ldi	r21, 0x00	; 0
   3f37c:	14 2f       	mov	r17, r20
   3f37e:	00 27       	eor	r16, r16
   3f380:	8b 81       	ldd	r24, Y+3	; 0x03
   3f382:	90 e0       	ldi	r25, 0x00	; 0
   3f384:	08 2b       	or	r16, r24
   3f386:	19 2b       	or	r17, r25
   3f388:	23 31       	cpi	r18, 0x13	; 19
				unsigned int	data;
				unsigned char	highByte, lowByte;
				address_t		tempaddress	=	address;


				if(msgBuffer[0] == CMD_PROGRAM_FLASH_ISP) {
   3f38a:	09 f0       	breq	.+2      	; 0x3f38e <processStk500boot+0x326>
   3f38c:	5d c0       	rjmp	.+186    	; 0x3f448 <processStk500boot+0x3e0>
   3f38e:	c2 5e       	subi	r28, 0xE2	; 226
					// erase only main section (bootloader protection)
					if(eraseAddress < APP_END) {
   3f390:	de 4f       	sbci	r29, 0xFE	; 254
   3f392:	88 81       	ld	r24, Y
   3f394:	99 81       	ldd	r25, Y+1	; 0x01
   3f396:	aa 81       	ldd	r26, Y+2	; 0x02
   3f398:	bb 81       	ldd	r27, Y+3	; 0x03
   3f39a:	ce 51       	subi	r28, 0x1E	; 30
   3f39c:	d1 40       	sbci	r29, 0x01	; 1
   3f39e:	80 30       	cpi	r24, 0x00	; 0
   3f3a0:	e0 ec       	ldi	r30, 0xC0	; 192
   3f3a2:	9e 07       	cpc	r25, r30
   3f3a4:	e3 e0       	ldi	r30, 0x03	; 3
   3f3a6:	ae 07       	cpc	r26, r30
   3f3a8:	e0 e0       	ldi	r30, 0x00	; 0
   3f3aa:	be 07       	cpc	r27, r30
   3f3ac:	f0 f4       	brcc	.+60     	; 0x3f3ea <processStk500boot+0x382>
   3f3ae:	23 e0       	ldi	r18, 0x03	; 3
						boot_page_erase(eraseAddress);	// Perform page erase
   3f3b0:	fc 01       	movw	r30, r24
   3f3b2:	a0 93 5b 00 	sts	0x005B, r26
   3f3b6:	20 93 57 00 	sts	0x0057, r18
   3f3ba:	e8 95       	spm
   3f3bc:	07 b6       	in	r0, 0x37	; 55
						boot_spm_busy_wait();		// Wait until the memory is erased.
   3f3be:	00 fc       	sbrc	r0, 0
   3f3c0:	fd cf       	rjmp	.-6      	; 0x3f3bc <processStk500boot+0x354>
   3f3c2:	c2 5e       	subi	r28, 0xE2	; 226
						eraseAddress += SPM_PAGESIZE;	// point to next page to be erase
   3f3c4:	de 4f       	sbci	r29, 0xFE	; 254
   3f3c6:	88 81       	ld	r24, Y
   3f3c8:	99 81       	ldd	r25, Y+1	; 0x01
   3f3ca:	aa 81       	ldd	r26, Y+2	; 0x02
   3f3cc:	bb 81       	ldd	r27, Y+3	; 0x03
   3f3ce:	ce 51       	subi	r28, 0x1E	; 30
   3f3d0:	d1 40       	sbci	r29, 0x01	; 1
   3f3d2:	80 50       	subi	r24, 0x00	; 0
   3f3d4:	9f 4f       	sbci	r25, 0xFF	; 255
   3f3d6:	af 4f       	sbci	r26, 0xFF	; 255
   3f3d8:	bf 4f       	sbci	r27, 0xFF	; 255
   3f3da:	c2 5e       	subi	r28, 0xE2	; 226
   3f3dc:	de 4f       	sbci	r29, 0xFE	; 254
   3f3de:	88 83       	st	Y, r24
   3f3e0:	99 83       	std	Y+1, r25	; 0x01
   3f3e2:	aa 83       	std	Y+2, r26	; 0x02
   3f3e4:	bb 83       	std	Y+3, r27	; 0x03
   3f3e6:	ce 51       	subi	r28, 0x1E	; 30
   3f3e8:	d1 40       	sbci	r29, 0x01	; 1
   3f3ea:	8b 85       	ldd	r24, Y+11	; 0x0b
   3f3ec:	de 01       	movw	r26, r28
   3f3ee:	1d 96       	adiw	r26, 0x0d	; 13
   3f3f0:	b5 01       	movw	r22, r10
			case CMD_READ_FUSE_ISP: {
				unsigned char fuseBits;

				if(msgBuffer[2] == 0x50) {
					if(msgBuffer[3] == 0x08)
						fuseBits	=	boot_lock_fuse_bits_get(GET_EXTENDED_FUSE_BITS);
   3f3f2:	a4 01       	movw	r20, r8
   3f3f4:	fd 01       	movw	r30, r26
//
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
   3f3f6:	31 97       	sbiw	r30, 0x01	; 1
   3f3f8:	20 81       	ld	r18, Z
					/* Write FLASH */
					do {
						lowByte		=	*p++;
						highByte 	=	*p++;

						data		=	(highByte << 8) | lowByte;
   3f3fa:	30 e0       	ldi	r19, 0x00	; 0
   3f3fc:	32 2f       	mov	r19, r18
   3f3fe:	22 27       	eor	r18, r18
   3f400:	90 e0       	ldi	r25, 0x00	; 0
   3f402:	28 2b       	or	r18, r24
   3f404:	39 2b       	or	r19, r25
   3f406:	09 01       	movw	r0, r18
						boot_page_fill(address, data);
   3f408:	fa 01       	movw	r30, r20
   3f40a:	60 93 5b 00 	sts	0x005B, r22
   3f40e:	70 92 57 00 	sts	0x0057, r7
   3f412:	e8 95       	spm
   3f414:	11 24       	eor	r1, r1
   3f416:	4e 5f       	subi	r20, 0xFE	; 254

						address	=	address + 2;	// Select next word in memory
   3f418:	5f 4f       	sbci	r21, 0xFF	; 255
   3f41a:	6f 4f       	sbci	r22, 0xFF	; 255
   3f41c:	7f 4f       	sbci	r23, 0xFF	; 255
   3f41e:	02 50       	subi	r16, 0x02	; 2
						size	-=	2;				// Reduce number of bytes to write by two
   3f420:	10 40       	sbci	r17, 0x00	; 0
   3f422:	19 f0       	breq	.+6      	; 0x3f42a <processStk500boot+0x3c2>
					} while(size);					// Loop until all bytes written
   3f424:	8c 91       	ld	r24, X
					}

					/* Write FLASH */
					do {
						lowByte		=	*p++;
						highByte 	=	*p++;
   3f426:	12 96       	adiw	r26, 0x02	; 2
   3f428:	e5 cf       	rjmp	.-54     	; 0x3f3f4 <processStk500boot+0x38c>
   3f42a:	85 e0       	ldi	r24, 0x05	; 5

						address	=	address + 2;	// Select next word in memory
						size	-=	2;				// Reduce number of bytes to write by two
					} while(size);					// Loop until all bytes written

					boot_page_write(tempaddress);
   3f42c:	f4 01       	movw	r30, r8
   3f42e:	a0 92 5b 00 	sts	0x005B, r10
   3f432:	80 93 57 00 	sts	0x0057, r24
   3f436:	e8 95       	spm
   3f438:	07 b6       	in	r0, 0x37	; 55
					boot_spm_busy_wait();
   3f43a:	00 fc       	sbrc	r0, 0
   3f43c:	fd cf       	rjmp	.-6      	; 0x3f438 <processStk500boot+0x3d0>
   3f43e:	81 e1       	ldi	r24, 0x11	; 17
					boot_rww_enable();				// Re-enable the RWW section
   3f440:	80 93 57 00 	sts	0x0057, r24
   3f444:	e8 95       	spm
   3f446:	25 c0       	rjmp	.+74     	; 0x3f492 <processStk500boot+0x42a>
   3f448:	98 01       	movw	r18, r16
				unsigned int	data;
				unsigned char	highByte, lowByte;
				address_t		tempaddress	=	address;


				if(msgBuffer[0] == CMD_PROGRAM_FLASH_ISP) {
   3f44a:	b5 01       	movw	r22, r10
   3f44c:	a4 01       	movw	r20, r8
   3f44e:	fe 01       	movw	r30, r28
				break;

			case CMD_PROGRAM_FLASH_ISP:
			case CMD_PROGRAM_EEPROM_ISP: {
				unsigned int	size	=	((msgBuffer[1]) << 8) | msgBuffer[2];
				unsigned char*	p	=	msgBuffer + 10;
   3f450:	3b 96       	adiw	r30, 0x0b	; 11
   3f452:	41 bd       	out	0x21, r20	; 33
					//*	issue 543, this should work, It has not been tested.
					//	#if (!defined(__AVR_ATmega1280__) && !defined(__AVR_ATmega2560__)  && !defined(__AVR_ATmega2561__)  && !defined(__AVR_ATmega1284P__)  && !defined(__AVR_ATmega640__))
#if (defined(EEARL) && defined(EEARH)  && defined(EEMWE)  && defined(EEWE)  && defined(EEDR))
					/* write EEPROM */
					do {
						EEARL	=	address;			// Setup EEPROM address
   3f454:	bb 27       	eor	r27, r27
						EEARH	=	(address >> 8);
   3f456:	a7 2f       	mov	r26, r23
   3f458:	96 2f       	mov	r25, r22
   3f45a:	85 2f       	mov	r24, r21
   3f45c:	82 bd       	out	0x22, r24	; 34
   3f45e:	4f 5f       	subi	r20, 0xFF	; 255
						address++;						// Select next EEPROM byte
   3f460:	5f 4f       	sbci	r21, 0xFF	; 255
   3f462:	6f 4f       	sbci	r22, 0xFF	; 255
   3f464:	7f 4f       	sbci	r23, 0xFF	; 255
   3f466:	81 91       	ld	r24, Z+

						EEDR	=	*p++;				// get byte from buffer
   3f468:	80 bd       	out	0x20, r24	; 32
   3f46a:	fa 9a       	sbi	0x1f, 2	; 31
						EECR	|=	(1 << EEMWE);			// Write data into EEPROM
   3f46c:	f9 9a       	sbi	0x1f, 1	; 31
						EECR	|=	(1 << EEWE);
   3f46e:	f9 99       	sbic	0x1f, 1	; 31

						while(EECR & (1 << EEWE))
   3f470:	fe cf       	rjmp	.-4      	; 0x3f46e <processStk500boot+0x406>
   3f472:	21 50       	subi	r18, 0x01	; 1
							;	// Wait for write operation to finish

						size--;						// Decrease number of bytes to write
   3f474:	30 40       	sbci	r19, 0x00	; 0
   3f476:	69 f7       	brne	.-38     	; 0x3f452 <processStk500boot+0x3ea>
					} while(size);					// Loop until all bytes written
   3f478:	01 50       	subi	r16, 0x01	; 1
//
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
   3f47a:	10 40       	sbci	r17, 0x00	; 0
   3f47c:	a8 01       	movw	r20, r16
   3f47e:	60 e0       	ldi	r22, 0x00	; 0
   3f480:	70 e0       	ldi	r23, 0x00	; 0
   3f482:	4f 5f       	subi	r20, 0xFF	; 255
   3f484:	5f 4f       	sbci	r21, 0xFF	; 255
   3f486:	6f 4f       	sbci	r22, 0xFF	; 255
   3f488:	7f 4f       	sbci	r23, 0xFF	; 255
   3f48a:	48 0d       	add	r20, r8

						while(EECR & (1 << EEWE))
							;	// Wait for write operation to finish

						size--;						// Decrease number of bytes to write
					} while(size);					// Loop until all bytes written
   3f48c:	59 1d       	adc	r21, r9
   3f48e:	6a 1d       	adc	r22, r10
   3f490:	7b 1d       	adc	r23, r11
   3f492:	1a 82       	std	Y+2, r1	; 0x02

#endif
				}

				msgLength	=	2;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3f494:	4a 01       	movw	r8, r20
			}
			break;
   3f496:	5b 01       	movw	r10, r22
   3f498:	52 c0       	rjmp	.+164    	; 0x3f53e <processStk500boot+0x4d6>
   3f49a:	8a 81       	ldd	r24, Y+2	; 0x02

			case CMD_READ_FLASH_ISP:
			case CMD_READ_EEPROM_ISP: {
				unsigned int	size	=	((msgBuffer[1]) << 8) | msgBuffer[2];
   3f49c:	90 e0       	ldi	r25, 0x00	; 0
   3f49e:	f8 2e       	mov	r15, r24
   3f4a0:	ee 24       	eor	r14, r14
   3f4a2:	8b 81       	ldd	r24, Y+3	; 0x03
   3f4a4:	90 e0       	ldi	r25, 0x00	; 0
   3f4a6:	e8 2a       	or	r14, r24
   3f4a8:	f9 2a       	or	r15, r25
   3f4aa:	87 01       	movw	r16, r14
				unsigned char*	p		=	msgBuffer + 1;
				msgLength				=	size + 3;
   3f4ac:	0d 5f       	subi	r16, 0xFD	; 253
   3f4ae:	1f 4f       	sbci	r17, 0xFF	; 255
   3f4b0:	1a 82       	std	Y+2, r1	; 0x02

				*p++	=	STATUS_CMD_OK;
   3f4b2:	24 31       	cpi	r18, 0x14	; 20

				if(msgBuffer[0] == CMD_READ_FLASH_ISP) {
   3f4b4:	c9 f4       	brne	.+50     	; 0x3f4e8 <processStk500boot+0x480>
   3f4b6:	de 01       	movw	r26, r28
   3f4b8:	13 96       	adiw	r26, 0x03	; 3
   3f4ba:	a7 01       	movw	r20, r14
   3f4bc:	9d 01       	movw	r18, r26
   3f4be:	d5 01       	movw	r26, r10
   3f4c0:	c4 01       	movw	r24, r8
   3f4c2:	ab bf       	out	0x3b, r26	; 59

					// Read FLASH
					do {
						//#if defined(RAMPZ)
#if (FLASHEND > 0x10000)
						data	=	pgm_read_word_far(address);
   3f4c4:	fc 01       	movw	r30, r24
   3f4c6:	67 91       	elpm	r22, Z+
   3f4c8:	76 91       	elpm	r23, Z
   3f4ca:	f9 01       	movw	r30, r18
#else
						data	=	pgm_read_word_near(address);
#endif
						*p++	=	(unsigned char)data;		//LSB
   3f4cc:	60 83       	st	Z, r22
   3f4ce:	71 83       	std	Z+1, r23	; 0x01
						*p++	=	(unsigned char)(data >> 8);	//MSB
   3f4d0:	2e 5f       	subi	r18, 0xFE	; 254
//
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
   3f4d2:	3f 4f       	sbci	r19, 0xFF	; 255
   3f4d4:	02 96       	adiw	r24, 0x02	; 2
#else
						data	=	pgm_read_word_near(address);
#endif
						*p++	=	(unsigned char)data;		//LSB
						*p++	=	(unsigned char)(data >> 8);	//MSB
						address	+=	2;							// Select next word in memory
   3f4d6:	a1 1d       	adc	r26, r1
   3f4d8:	b1 1d       	adc	r27, r1
   3f4da:	42 50       	subi	r20, 0x02	; 2
						size	-=	2;
   3f4dc:	50 40       	sbci	r21, 0x00	; 0
   3f4de:	89 f7       	brne	.-30     	; 0x3f4c2 <processStk500boot+0x45a>
					} while(size);
   3f4e0:	4c 01       	movw	r8, r24
   3f4e2:	5d 01       	movw	r10, r26
   3f4e4:	d9 01       	movw	r26, r18
   3f4e6:	26 c0       	rjmp	.+76     	; 0x3f534 <processStk500boot+0x4cc>
   3f4e8:	97 01       	movw	r18, r14
				unsigned char*	p		=	msgBuffer + 1;
				msgLength				=	size + 3;

				*p++	=	STATUS_CMD_OK;

				if(msgBuffer[0] == CMD_READ_FLASH_ISP) {
   3f4ea:	b5 01       	movw	r22, r10
   3f4ec:	a4 01       	movw	r20, r8
   3f4ee:	fe 01       	movw	r30, r28
   3f4f0:	33 96       	adiw	r30, 0x03	; 3
   3f4f2:	41 bd       	out	0x21, r20	; 33
						size	-=	2;
					} while(size);
				} else {
					/* Read EEPROM */
					do {
						EEARL	=	address;			// Setup EEPROM address
   3f4f4:	bb 27       	eor	r27, r27
						EEARH	=	((address >> 8));
   3f4f6:	a7 2f       	mov	r26, r23
   3f4f8:	96 2f       	mov	r25, r22
   3f4fa:	85 2f       	mov	r24, r21
   3f4fc:	82 bd       	out	0x22, r24	; 34
   3f4fe:	4f 5f       	subi	r20, 0xFF	; 255
						address++;					// Select next EEPROM byte
   3f500:	5f 4f       	sbci	r21, 0xFF	; 255
   3f502:	6f 4f       	sbci	r22, 0xFF	; 255
   3f504:	7f 4f       	sbci	r23, 0xFF	; 255
   3f506:	f8 9a       	sbi	0x1f, 0	; 31
						EECR	|=	(1 << EERE);			// Read EEPROM
   3f508:	80 b5       	in	r24, 0x20	; 32
						*p++	=	EEDR;				// Send EEPROM data
   3f50a:	81 93       	st	Z+, r24
   3f50c:	21 50       	subi	r18, 0x01	; 1
						size--;
   3f50e:	30 40       	sbci	r19, 0x00	; 0
   3f510:	81 f7       	brne	.-32     	; 0x3f4f2 <processStk500boot+0x48a>
					} while(size);
   3f512:	c7 01       	movw	r24, r14
//
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
   3f514:	01 97       	sbiw	r24, 0x01	; 1
   3f516:	a0 e0       	ldi	r26, 0x00	; 0
   3f518:	b0 e0       	ldi	r27, 0x00	; 0
   3f51a:	01 96       	adiw	r24, 0x01	; 1
   3f51c:	a1 1d       	adc	r26, r1
   3f51e:	b1 1d       	adc	r27, r1
   3f520:	88 0e       	add	r8, r24
						EEARH	=	((address >> 8));
						address++;					// Select next EEPROM byte
						EECR	|=	(1 << EERE);			// Read EEPROM
						*p++	=	EEDR;				// Send EEPROM data
						size--;
					} while(size);
   3f522:	99 1e       	adc	r9, r25
   3f524:	aa 1e       	adc	r10, r26
   3f526:	bb 1e       	adc	r11, r27
   3f528:	a3 e0       	ldi	r26, 0x03	; 3
   3f52a:	b0 e0       	ldi	r27, 0x00	; 0
   3f52c:	ac 0f       	add	r26, r28
   3f52e:	bd 1f       	adc	r27, r29
   3f530:	ae 0d       	add	r26, r14
   3f532:	bf 1d       	adc	r27, r15
   3f534:	1c 92       	st	X, r1
				}

				*p++	=	STATUS_CMD_OK;
   3f536:	20 e0       	ldi	r18, 0x00	; 0
			}
			break;
   3f538:	05 c0       	rjmp	.+10     	; 0x3f544 <processStk500boot+0x4dc>
   3f53a:	80 ec       	ldi	r24, 0xC0	; 192

			default:
				msgLength		=	2;
				msgBuffer[1]	=	STATUS_CMD_FAILED;
   3f53c:	8a 83       	std	Y+2, r24	; 0x02
   3f53e:	20 e0       	ldi	r18, 0x00	; 0
				break;
   3f540:	02 e0       	ldi	r16, 0x02	; 2
				*p++	=	STATUS_CMD_OK;
			}
			break;

			default:
				msgLength		=	2;
   3f542:	10 e0       	ldi	r17, 0x00	; 0
   3f544:	8b e1       	ldi	r24, 0x1B	; 27
		}

		/*
		 * Now send answer message back
		 */
		putch(MESSAGE_START);
   3f546:	ce 5d       	subi	r28, 0xDE	; 222
   3f548:	de 4f       	sbci	r29, 0xFE	; 254
   3f54a:	28 83       	st	Y, r18
   3f54c:	c2 52       	subi	r28, 0x22	; 34
   3f54e:	d1 40       	sbci	r29, 0x01	; 1
   3f550:	22 dd       	rcall	.-1468   	; 0x3ef96 <putch>
   3f552:	86 2d       	mov	r24, r6
   3f554:	20 dd       	rcall	.-1472   	; 0x3ef96 <putch>
		checksum	=	MESSAGE_START ^ 0;

		putch(seqNum);
   3f556:	81 2f       	mov	r24, r17
   3f558:	99 27       	eor	r25, r25
   3f55a:	d8 2e       	mov	r13, r24
		checksum	^=	seqNum;

		c			=	((msgLength >> 8) & 0xFF);
   3f55c:	1c dd       	rcall	.-1480   	; 0x3ef96 <putch>
   3f55e:	80 2f       	mov	r24, r16
   3f560:	1a dd       	rcall	.-1484   	; 0x3ef96 <putch>
		putch(c);
   3f562:	8e e0       	ldi	r24, 0x0E	; 14
   3f564:	18 dd       	rcall	.-1488   	; 0x3ef96 <putch>
		checksum	^=	c;

		c			=	msgLength & 0x00FF;
		putch(c);
   3f566:	25 e1       	ldi	r18, 0x15	; 21
   3f568:	e2 2e       	mov	r14, r18
   3f56a:	e6 24       	eor	r14, r6
		checksum ^= c;

		putch(TOKEN);
   3f56c:	e0 26       	eor	r14, r16
   3f56e:	ed 24       	eor	r14, r13
   3f570:	6e 01       	movw	r12, r28
		putch(seqNum);
		checksum	^=	seqNum;

		c			=	((msgLength >> 8) & 0xFF);
		putch(c);
		checksum	^=	c;
   3f572:	08 94       	sec
   3f574:	c1 1c       	adc	r12, r1
   3f576:	d1 1c       	adc	r13, r1

		c			=	msgLength & 0x00FF;
		putch(c);
		checksum ^= c;
   3f578:	12 01       	movw	r2, r4

		putch(TOKEN);
		checksum ^= TOKEN;
   3f57a:	0d c0       	rjmp	.+26     	; 0x3f596 <processStk500boot+0x52e>

		p	=	msgBuffer;
   3f57c:	d6 01       	movw	r26, r12
   3f57e:	4d 90       	ld	r4, X+
   3f580:	6d 01       	movw	r12, r26
   3f582:	84 2d       	mov	r24, r4
   3f584:	ce 5d       	subi	r28, 0xDE	; 222
   3f586:	de 4f       	sbci	r29, 0xFE	; 254

		while(msgLength) {
			c	=	*p++;
   3f588:	28 83       	st	Y, r18
   3f58a:	c2 52       	subi	r28, 0x22	; 34
   3f58c:	d1 40       	sbci	r29, 0x01	; 1
			putch(c);
   3f58e:	03 dd       	rcall	.-1530   	; 0x3ef96 <putch>
   3f590:	e4 24       	eor	r14, r4
   3f592:	01 50       	subi	r16, 0x01	; 1
   3f594:	10 40       	sbci	r17, 0x00	; 0
   3f596:	ce 5d       	subi	r28, 0xDE	; 222
   3f598:	de 4f       	sbci	r29, 0xFE	; 254
   3f59a:	28 81       	ld	r18, Y
   3f59c:	c2 52       	subi	r28, 0x22	; 34
			checksum ^= c;
   3f59e:	d1 40       	sbci	r29, 0x01	; 1
			msgLength--;
   3f5a0:	01 15       	cp	r16, r1
   3f5a2:	11 05       	cpc	r17, r1
   3f5a4:	59 f7       	brne	.-42     	; 0x3f57c <processStk500boot+0x514>
   3f5a6:	21 01       	movw	r4, r2
   3f5a8:	8e 2d       	mov	r24, r14
   3f5aa:	ce 5d       	subi	r28, 0xDE	; 222
   3f5ac:	de 4f       	sbci	r29, 0xFE	; 254
		putch(TOKEN);
		checksum ^= TOKEN;

		p	=	msgBuffer;

		while(msgLength) {
   3f5ae:	28 83       	st	Y, r18
   3f5b0:	c2 52       	subi	r28, 0x22	; 34
   3f5b2:	d1 40       	sbci	r29, 0x01	; 1
   3f5b4:	f0 dc       	rcall	.-1568   	; 0x3ef96 <putch>
			putch(c);
			checksum ^= c;
			msgLength--;
		}

		putch(checksum);
   3f5b6:	63 94       	inc	r6
   3f5b8:	ce 5d       	subi	r28, 0xDE	; 222
   3f5ba:	de 4f       	sbci	r29, 0xFE	; 254
   3f5bc:	28 81       	ld	r18, Y
   3f5be:	c2 52       	subi	r28, 0x22	; 34
   3f5c0:	d1 40       	sbci	r29, 0x01	; 1
   3f5c2:	22 23       	and	r18, r18
   3f5c4:	19 f4       	brne	.+6      	; 0x3f5cc <processStk500boot+0x564>
		seqNum++;
   3f5c6:	00 e0       	ldi	r16, 0x00	; 0
	unsigned int	msgLength		=	0;
	unsigned char	msgBuffer[285];
	unsigned char	c, *p;
	unsigned char   isLeave = 0;

	while(!isLeave) {
   3f5c8:	10 e0       	ldi	r17, 0x00	; 0
   3f5ca:	25 c0       	rjmp	.+74     	; 0x3f616 <processStk500boot+0x5ae>
   3f5cc:	00 00       	nop
   3f5ce:	81 e1       	ldi	r24, 0x11	; 17
   3f5d0:	80 93 57 00 	sts	0x0057, r24
   3f5d4:	e8 95       	spm
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
{
   3f5d6:	82 e0       	ldi	r24, 0x02	; 2
   3f5d8:	90 e0       	ldi	r25, 0x00	; 0
   3f5da:	6e ee       	ldi	r22, 0xEE	; 238
		putch(checksum);
		seqNum++;

	}

	asm volatile("nop");			// wait until port has changed
   3f5dc:	31 d0       	rcall	.+98     	; 0x3f640 <__eewr_byte_m2560>
	 * Now leave bootloader
	 */
	//TODO: find out what this does
	//UART_STATUS_REG	&=	0xfd;
#if defined(RWWSRE)
	boot_rww_enable();				// enable application section
   3f5de:	80 e0       	ldi	r24, 0x00	; 0
   3f5e0:	ce 5d       	subi	r28, 0xDE	; 222
   3f5e2:	de 4f       	sbci	r29, 0xFE	; 254
   3f5e4:	de bf       	out	0x3e, r29	; 62
#endif
	eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
   3f5e6:	cd bf       	out	0x3d, r28	; 61
   3f5e8:	df 91       	pop	r29
   3f5ea:	cf 91       	pop	r28
   3f5ec:	1f 91       	pop	r17
   3f5ee:	0f 91       	pop	r16
	return(0);
}
   3f5f0:	ff 90       	pop	r15
   3f5f2:	ef 90       	pop	r14
   3f5f4:	df 90       	pop	r13
   3f5f6:	cf 90       	pop	r12
   3f5f8:	bf 90       	pop	r11
   3f5fa:	af 90       	pop	r10
   3f5fc:	9f 90       	pop	r9
   3f5fe:	8f 90       	pop	r8
   3f600:	7f 90       	pop	r7
   3f602:	6f 90       	pop	r6
   3f604:	5f 90       	pop	r5
   3f606:	4f 90       	pop	r4
   3f608:	3f 90       	pop	r3
   3f60a:	2f 90       	pop	r2
   3f60c:	08 95       	ret
   3f60e:	8b e1       	ldi	r24, 0x1B	; 27
   3f610:	e8 2e       	mov	r14, r24
   3f612:	91 e0       	ldi	r25, 0x01	; 1
   3f614:	59 cd       	rjmp	.-1358   	; 0x3f0c8 <processStk500boot+0x60>
   3f616:	90 e0       	ldi	r25, 0x00	; 0
   3f618:	57 cd       	rjmp	.-1362   	; 0x3f0c8 <processStk500boot+0x60>
   3f61a:	96 e0       	ldi	r25, 0x06	; 6
   3f61c:	55 cd       	rjmp	.-1366   	; 0x3f0c8 <processStk500boot+0x60>

0003f61e <memcpy_PF>:
   3f61e:	fa 01       	movw	r30, r20
			switch(msgParseState) {
				case ST_START:

					if(c == MESSAGE_START) {
						msgParseState	=	ST_GET_SEQ_NUM;
						checksum		=	MESSAGE_START ^ 0;
   3f620:	dc 01       	movw	r26, r24
   3f622:	02 c0       	rjmp	.+4      	; 0x3f628 <memcpy_PF+0xa>

			switch(msgParseState) {
				case ST_START:

					if(c == MESSAGE_START) {
						msgParseState	=	ST_GET_SEQ_NUM;
   3f624:	05 90       	lpm	r0, Z+
   3f626:	0d 92       	st	X+, r0
					if(c == TOKEN) {
						msgParseState	=	ST_GET_DATA;
						checksum		^=	c;
						ii				=	0;
					} else {
						msgParseState	=	ST_START;
   3f628:	21 50       	subi	r18, 0x01	; 1
   3f62a:	30 40       	sbci	r19, 0x00	; 0
				case ST_GET_DATA:
					msgBuffer[ii++]	=	c;
					checksum		^=	c;

					if(ii == msgLength) {
						msgParseState	=	ST_GET_CHECK;
   3f62c:	d8 f7       	brcc	.-10     	; 0x3f624 <memcpy_PF+0x6>
   3f62e:	08 95       	ret

0003f630 <__eerd_byte_m2560>:
   3f630:	f9 99       	sbic	0x1f, 1	; 31
   3f632:	fe cf       	rjmp	.-4      	; 0x3f630 <__eerd_byte_m2560>
   3f634:	92 bd       	out	0x22, r25	; 34
   3f636:	81 bd       	out	0x21, r24	; 33
   3f638:	f8 9a       	sbi	0x1f, 0	; 31
   3f63a:	99 27       	eor	r25, r25
   3f63c:	80 b5       	in	r24, 0x20	; 32
   3f63e:	08 95       	ret

0003f640 <__eewr_byte_m2560>:
   3f640:	26 2f       	mov	r18, r22

0003f642 <__eewr_r18_m2560>:
   3f642:	f9 99       	sbic	0x1f, 1	; 31
   3f644:	fe cf       	rjmp	.-4      	; 0x3f642 <__eewr_r18_m2560>
   3f646:	1f ba       	out	0x1f, r1	; 31
   3f648:	92 bd       	out	0x22, r25	; 34
   3f64a:	81 bd       	out	0x21, r24	; 33
   3f64c:	20 bd       	out	0x20, r18	; 32
   3f64e:	0f b6       	in	r0, 0x3f	; 63
   3f650:	f8 94       	cli
   3f652:	fa 9a       	sbi	0x1f, 2	; 31
   3f654:	f9 9a       	sbi	0x1f, 1	; 31
   3f656:	0f be       	out	0x3f, r0	; 63
   3f658:	01 96       	adiw	r24, 0x01	; 1
   3f65a:	08 95       	ret

0003f65c <_exit>:
   3f65c:	f8 94       	cli

0003f65e <__stop_program>:
   3f65e:	ff cf       	rjmp	.-2      	; 0x3f65e <__stop_program>
