<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4083' type='void llvm::TargetLowering::AdjustInstrPostInstrSelection(llvm::MachineInstr &amp; MI, llvm::SDNode * Node) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4079'>/// This method should be implemented by targets that mark instructions with
  /// the &apos;hasPostISelHook&apos; flag. These instructions must be adjusted after
  /// instruction selection by target hooks.  e.g. To fill in optional defs for
  /// ARM &apos;s&apos; setting instructions.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='976' u='c' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='296' ll='301' type='void llvm::TargetLowering::AdjustInstrPostInstrSelection(llvm::MachineInstr &amp; MI, llvm::SDNode * Node) const'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9752' c='_ZNK4llvm16SITargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9573' c='_ZNK4llvm17ARMTargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='3851' c='_ZNK4llvm18MipsTargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
