/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module mod3(reminder, dat_i);
  wire _0_;
  wire _1_;
  input [7:0] dat_i;
  wire [7:0] dat_i;
  output [1:0] reminder;
  wire [1:0] reminder;
  assign _0_ = 16'b1110011101111001 >> { dat_i[0], dat_i[2], dat_i[3], dat_i[1] };
  assign _1_ = 16'b0010100101000010 >> { dat_i[2], dat_i[3], dat_i[1:0] };
  assign reminder[1] = 64'b0001100001000001011000010000010010000110000100000001100001000001 >> { dat_i[7:6], _0_, dat_i[5:4], _1_ };
  assign reminder[0] = 64'b1000011001100001000100000000010000011000100001100100000100010000 >> { dat_i[6], _0_, dat_i[7], dat_i[5:4], _1_ };
endmodule
