Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 325a92c309a84c33a8e58734b077d194 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'csr_idx' [C:/Users/chaorunliu/Desktop/files/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'csr_idx' [C:/Users/chaorunliu/Desktop/files/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v:135]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'op_type_out' [C:/Users/chaorunliu/Desktop/files/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v:141]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 12 for port 'csr_idx_out' [C:/Users/chaorunliu/Desktop/files/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v:142]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 12 for port 'csr_idx' [C:/Users/chaorunliu/Desktop/files/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs1_val' [C:/Users/chaorunliu/Desktop/files/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v:193]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 13 for port 'csr_idx' [C:/Users/chaorunliu/Desktop/files/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v:195]
WARNING: [VRFC 10-3283] element index 4 into 'op_type' is out of bounds [C:/Users/chaorunliu/Desktop/files/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:68]
WARNING: [VRFC 10-3283] element index 4 into 'op_type_out' is out of bounds [C:/Users/chaorunliu/Desktop/files/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/MEM.v:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.prgROM
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_behav
