
../repos/coreutils/src/nohup:     file format elf32-littlearm


Disassembly of section .init:

00010dcc <.init>:
   10dcc:	push	{r3, lr}
   10dd0:	bl	11098 <close@plt+0x48>
   10dd4:	pop	{r3, pc}

Disassembly of section .plt:

00010dd8 <calloc@plt-0x14>:
   10dd8:	push	{lr}		; (str lr, [sp, #-4]!)
   10ddc:	ldr	lr, [pc, #4]	; 10de8 <calloc@plt-0x4>
   10de0:	add	lr, pc, lr
   10de4:	ldr	pc, [lr, #8]!
   10de8:	andeq	fp, r1, r8, lsl r2

00010dec <calloc@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #110592	; 0x1b000
   10df4:	ldr	pc, [ip, #536]!	; 0x218

00010df8 <fputs_unlocked@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #110592	; 0x1b000
   10e00:	ldr	pc, [ip, #528]!	; 0x210

00010e04 <raise@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #110592	; 0x1b000
   10e0c:	ldr	pc, [ip, #520]!	; 0x208

00010e10 <strcmp@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #110592	; 0x1b000
   10e18:	ldr	pc, [ip, #512]!	; 0x200

00010e1c <printf@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #110592	; 0x1b000
   10e24:	ldr	pc, [ip, #504]!	; 0x1f8

00010e28 <fflush@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #110592	; 0x1b000
   10e30:	ldr	pc, [ip, #496]!	; 0x1f0

00010e34 <free@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #110592	; 0x1b000
   10e3c:	ldr	pc, [ip, #488]!	; 0x1e8

00010e40 <_exit@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #110592	; 0x1b000
   10e48:	ldr	pc, [ip, #480]!	; 0x1e0

00010e4c <memcpy@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #110592	; 0x1b000
   10e54:	ldr	pc, [ip, #472]!	; 0x1d8

00010e58 <execvp@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #110592	; 0x1b000
   10e60:	ldr	pc, [ip, #464]!	; 0x1d0

00010e64 <mbsinit@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #110592	; 0x1b000
   10e6c:	ldr	pc, [ip, #456]!	; 0x1c8

00010e70 <signal@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #110592	; 0x1b000
   10e78:	ldr	pc, [ip, #448]!	; 0x1c0

00010e7c <memcmp@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #110592	; 0x1b000
   10e84:	ldr	pc, [ip, #440]!	; 0x1b8

00010e88 <dup2@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #110592	; 0x1b000
   10e90:	ldr	pc, [ip, #432]!	; 0x1b0

00010e94 <realloc@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #110592	; 0x1b000
   10e9c:	ldr	pc, [ip, #424]!	; 0x1a8

00010ea0 <textdomain@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #110592	; 0x1b000
   10ea8:	ldr	pc, [ip, #416]!	; 0x1a0

00010eac <iswprint@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #110592	; 0x1b000
   10eb4:	ldr	pc, [ip, #408]!	; 0x198

00010eb8 <lseek64@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #110592	; 0x1b000
   10ec0:	ldr	pc, [ip, #400]!	; 0x190

00010ec4 <__ctype_get_mb_cur_max@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #110592	; 0x1b000
   10ecc:	ldr	pc, [ip, #392]!	; 0x188

00010ed0 <__fpending@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #110592	; 0x1b000
   10ed8:	ldr	pc, [ip, #384]!	; 0x180

00010edc <ferror_unlocked@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #110592	; 0x1b000
   10ee4:	ldr	pc, [ip, #376]!	; 0x178

00010ee8 <mbrtowc@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #110592	; 0x1b000
   10ef0:	ldr	pc, [ip, #368]!	; 0x170

00010ef4 <error@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #110592	; 0x1b000
   10efc:	ldr	pc, [ip, #360]!	; 0x168

00010f00 <open64@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #110592	; 0x1b000
   10f08:	ldr	pc, [ip, #352]!	; 0x160

00010f0c <getenv@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #110592	; 0x1b000
   10f14:	ldr	pc, [ip, #344]!	; 0x158

00010f18 <malloc@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #110592	; 0x1b000
   10f20:	ldr	pc, [ip, #336]!	; 0x150

00010f24 <__libc_start_main@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #110592	; 0x1b000
   10f2c:	ldr	pc, [ip, #328]!	; 0x148

00010f30 <__freading@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #110592	; 0x1b000
   10f38:	ldr	pc, [ip, #320]!	; 0x140

00010f3c <__gmon_start__@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #110592	; 0x1b000
   10f44:	ldr	pc, [ip, #312]!	; 0x138

00010f48 <getopt_long@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #110592	; 0x1b000
   10f50:	ldr	pc, [ip, #304]!	; 0x130

00010f54 <__ctype_b_loc@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #110592	; 0x1b000
   10f5c:	ldr	pc, [ip, #296]!	; 0x128

00010f60 <exit@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #110592	; 0x1b000
   10f68:	ldr	pc, [ip, #288]!	; 0x120

00010f6c <gettext@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #110592	; 0x1b000
   10f74:	ldr	pc, [ip, #280]!	; 0x118

00010f78 <strlen@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #110592	; 0x1b000
   10f80:	ldr	pc, [ip, #272]!	; 0x110

00010f84 <fprintf@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #110592	; 0x1b000
   10f8c:	ldr	pc, [ip, #264]!	; 0x108

00010f90 <__errno_location@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #110592	; 0x1b000
   10f98:	ldr	pc, [ip, #256]!	; 0x100

00010f9c <__cxa_atexit@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #110592	; 0x1b000
   10fa4:	ldr	pc, [ip, #248]!	; 0xf8

00010fa8 <memset@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #110592	; 0x1b000
   10fb0:	ldr	pc, [ip, #240]!	; 0xf0

00010fb4 <fileno@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #110592	; 0x1b000
   10fbc:	ldr	pc, [ip, #232]!	; 0xe8

00010fc0 <fclose@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #110592	; 0x1b000
   10fc8:	ldr	pc, [ip, #224]!	; 0xe0

00010fcc <fseeko64@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #110592	; 0x1b000
   10fd4:	ldr	pc, [ip, #216]!	; 0xd8

00010fd8 <fcntl64@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #110592	; 0x1b000
   10fe0:	ldr	pc, [ip, #208]!	; 0xd0

00010fe4 <setlocale@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #110592	; 0x1b000
   10fec:	ldr	pc, [ip, #200]!	; 0xc8

00010ff0 <strrchr@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #110592	; 0x1b000
   10ff8:	ldr	pc, [ip, #192]!	; 0xc0

00010ffc <nl_langinfo@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #110592	; 0x1b000
   11004:	ldr	pc, [ip, #184]!	; 0xb8

00011008 <bindtextdomain@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #110592	; 0x1b000
   11010:	ldr	pc, [ip, #176]!	; 0xb0

00011014 <umask@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #110592	; 0x1b000
   1101c:	ldr	pc, [ip, #168]!	; 0xa8

00011020 <isatty@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #110592	; 0x1b000
   11028:	ldr	pc, [ip, #160]!	; 0xa0

0001102c <fputs@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #110592	; 0x1b000
   11034:	ldr	pc, [ip, #152]!	; 0x98

00011038 <strncmp@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #110592	; 0x1b000
   11040:	ldr	pc, [ip, #144]!	; 0x90

00011044 <abort@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #110592	; 0x1b000
   1104c:	ldr	pc, [ip, #136]!	; 0x88

00011050 <close@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #110592	; 0x1b000
   11058:	ldr	pc, [ip, #128]!	; 0x80

Disassembly of section .text:

0001105c <.text>:
   1105c:	mov	fp, #0
   11060:	mov	lr, #0
   11064:	pop	{r1}		; (ldr r1, [sp], #4)
   11068:	mov	r2, sp
   1106c:	push	{r2}		; (str r2, [sp, #-4]!)
   11070:	push	{r0}		; (str r0, [sp, #-4]!)
   11074:	ldr	ip, [pc, #16]	; 1108c <close@plt+0x3c>
   11078:	push	{ip}		; (str ip, [sp, #-4]!)
   1107c:	ldr	r0, [pc, #12]	; 11090 <close@plt+0x40>
   11080:	ldr	r3, [pc, #12]	; 11094 <close@plt+0x44>
   11084:	bl	10f24 <__libc_start_main@plt>
   11088:	bl	11044 <abort@plt>
   1108c:	andeq	sl, r1, r4, asr #26
   11090:	andeq	r1, r1, r4, asr r4
   11094:	andeq	sl, r1, r4, ror #25
   11098:	ldr	r3, [pc, #20]	; 110b4 <close@plt+0x64>
   1109c:	ldr	r2, [pc, #20]	; 110b8 <close@plt+0x68>
   110a0:	add	r3, pc, r3
   110a4:	ldr	r2, [r3, r2]
   110a8:	cmp	r2, #0
   110ac:	bxeq	lr
   110b0:	b	10f3c <__gmon_start__@plt>
   110b4:	andeq	sl, r1, r8, asr pc
   110b8:	ldrdeq	r0, [r0], -ip
   110bc:	ldr	r0, [pc, #24]	; 110dc <close@plt+0x8c>
   110c0:	ldr	r3, [pc, #24]	; 110e0 <close@plt+0x90>
   110c4:	cmp	r3, r0
   110c8:	bxeq	lr
   110cc:	ldr	r3, [pc, #16]	; 110e4 <close@plt+0x94>
   110d0:	cmp	r3, #0
   110d4:	bxeq	lr
   110d8:	bx	r3
   110dc:	andeq	ip, r2, r0, lsr r1
   110e0:	andeq	ip, r2, r0, lsr r1
   110e4:	andeq	r0, r0, r0
   110e8:	ldr	r0, [pc, #36]	; 11114 <close@plt+0xc4>
   110ec:	ldr	r1, [pc, #36]	; 11118 <close@plt+0xc8>
   110f0:	sub	r1, r1, r0
   110f4:	asr	r1, r1, #2
   110f8:	add	r1, r1, r1, lsr #31
   110fc:	asrs	r1, r1, #1
   11100:	bxeq	lr
   11104:	ldr	r3, [pc, #16]	; 1111c <close@plt+0xcc>
   11108:	cmp	r3, #0
   1110c:	bxeq	lr
   11110:	bx	r3
   11114:	andeq	ip, r2, r0, lsr r1
   11118:	andeq	ip, r2, r0, lsr r1
   1111c:	andeq	r0, r0, r0
   11120:	push	{r4, lr}
   11124:	ldr	r4, [pc, #24]	; 11144 <close@plt+0xf4>
   11128:	ldrb	r3, [r4]
   1112c:	cmp	r3, #0
   11130:	popne	{r4, pc}
   11134:	bl	110bc <close@plt+0x6c>
   11138:	mov	r3, #1
   1113c:	strb	r3, [r4]
   11140:	pop	{r4, pc}
   11144:	andeq	ip, r2, ip, asr #2
   11148:	b	110e8 <close@plt+0x98>
   1114c:	push	{fp, lr}
   11150:	mov	fp, sp
   11154:	sub	sp, sp, #40	; 0x28
   11158:	str	r0, [fp, #-4]
   1115c:	ldr	r0, [fp, #-4]
   11160:	cmp	r0, #0
   11164:	beq	111b4 <close@plt+0x164>
   11168:	b	1116c <close@plt+0x11c>
   1116c:	movw	r0, #49472	; 0xc140
   11170:	movt	r0, #2
   11174:	ldr	r0, [r0]
   11178:	movw	r1, #44396	; 0xad6c
   1117c:	movt	r1, #1
   11180:	str	r0, [fp, #-8]
   11184:	mov	r0, r1
   11188:	bl	10f6c <gettext@plt>
   1118c:	movw	r1, #49500	; 0xc15c
   11190:	movt	r1, #2
   11194:	ldr	r2, [r1]
   11198:	ldr	r1, [fp, #-8]
   1119c:	str	r0, [fp, #-12]
   111a0:	mov	r0, r1
   111a4:	ldr	r1, [fp, #-12]
   111a8:	bl	10f84 <fprintf@plt>
   111ac:	str	r0, [fp, #-16]
   111b0:	b	11298 <close@plt+0x248>
   111b4:	movw	r0, #44435	; 0xad93
   111b8:	movt	r0, #1
   111bc:	bl	10f6c <gettext@plt>
   111c0:	movw	lr, #49500	; 0xc15c
   111c4:	movt	lr, #2
   111c8:	ldr	r1, [lr]
   111cc:	ldr	r2, [lr]
   111d0:	bl	10e1c <printf@plt>
   111d4:	movw	r1, #44480	; 0xadc0
   111d8:	movt	r1, #1
   111dc:	str	r0, [sp, #20]
   111e0:	mov	r0, r1
   111e4:	bl	10f6c <gettext@plt>
   111e8:	movw	r1, #49476	; 0xc144
   111ec:	movt	r1, #2
   111f0:	ldr	r1, [r1]
   111f4:	bl	10df8 <fputs_unlocked@plt>
   111f8:	movw	r1, #44520	; 0xade8
   111fc:	movt	r1, #1
   11200:	str	r0, [sp, #16]
   11204:	mov	r0, r1
   11208:	bl	10f6c <gettext@plt>
   1120c:	movw	r1, #49476	; 0xc144
   11210:	movt	r1, #2
   11214:	ldr	r1, [r1]
   11218:	bl	10df8 <fputs_unlocked@plt>
   1121c:	movw	r1, #44565	; 0xae15
   11220:	movt	r1, #1
   11224:	str	r0, [sp, #12]
   11228:	mov	r0, r1
   1122c:	bl	10f6c <gettext@plt>
   11230:	movw	r1, #49476	; 0xc144
   11234:	movt	r1, #2
   11238:	ldr	r1, [r1]
   1123c:	bl	10df8 <fputs_unlocked@plt>
   11240:	movw	r1, #44619	; 0xae4b
   11244:	movt	r1, #1
   11248:	str	r0, [sp, #8]
   1124c:	mov	r0, r1
   11250:	bl	10f6c <gettext@plt>
   11254:	movw	r1, #49500	; 0xc15c
   11258:	movt	r1, #2
   1125c:	ldr	r1, [r1]
   11260:	bl	10e1c <printf@plt>
   11264:	movw	r1, #44910	; 0xaf6e
   11268:	movt	r1, #1
   1126c:	str	r0, [sp, #4]
   11270:	mov	r0, r1
   11274:	bl	10f6c <gettext@plt>
   11278:	movw	r1, #45101	; 0xb02d
   1127c:	movt	r1, #1
   11280:	bl	10e1c <printf@plt>
   11284:	movw	r1, #45101	; 0xb02d
   11288:	movt	r1, #1
   1128c:	str	r0, [sp]
   11290:	mov	r0, r1
   11294:	bl	112a0 <close@plt+0x250>
   11298:	ldr	r0, [fp, #-4]
   1129c:	bl	10f60 <exit@plt>
   112a0:	push	{fp, lr}
   112a4:	mov	fp, sp
   112a8:	sub	sp, sp, #96	; 0x60
   112ac:	add	r1, sp, #36	; 0x24
   112b0:	movw	r2, #45752	; 0xb2b8
   112b4:	movt	r2, #1
   112b8:	str	r0, [fp, #-4]
   112bc:	mov	r0, r1
   112c0:	str	r1, [sp, #20]
   112c4:	mov	r1, r2
   112c8:	movw	r2, #56	; 0x38
   112cc:	bl	10e4c <memcpy@plt>
   112d0:	ldr	r0, [fp, #-4]
   112d4:	str	r0, [sp, #32]
   112d8:	ldr	r0, [sp, #20]
   112dc:	str	r0, [sp, #28]
   112e0:	ldr	r0, [sp, #28]
   112e4:	ldr	r0, [r0]
   112e8:	movw	r1, #0
   112ec:	cmp	r0, r1
   112f0:	movw	r0, #0
   112f4:	str	r0, [sp, #16]
   112f8:	beq	11324 <close@plt+0x2d4>
   112fc:	ldr	r0, [fp, #-4]
   11300:	ldr	r1, [sp, #28]
   11304:	ldr	r1, [r1]
   11308:	bl	10e10 <strcmp@plt>
   1130c:	cmp	r0, #0
   11310:	movw	r0, #0
   11314:	moveq	r0, #1
   11318:	mvn	r1, #0
   1131c:	eor	r0, r0, r1
   11320:	str	r0, [sp, #16]
   11324:	ldr	r0, [sp, #16]
   11328:	tst	r0, #1
   1132c:	beq	11340 <close@plt+0x2f0>
   11330:	ldr	r0, [sp, #28]
   11334:	add	r0, r0, #8
   11338:	str	r0, [sp, #28]
   1133c:	b	112e0 <close@plt+0x290>
   11340:	ldr	r0, [sp, #28]
   11344:	ldr	r0, [r0, #4]
   11348:	movw	r1, #0
   1134c:	cmp	r0, r1
   11350:	beq	11360 <close@plt+0x310>
   11354:	ldr	r0, [sp, #28]
   11358:	ldr	r0, [r0, #4]
   1135c:	str	r0, [sp, #32]
   11360:	movw	r0, #45533	; 0xb1dd
   11364:	movt	r0, #1
   11368:	bl	10f6c <gettext@plt>
   1136c:	movw	r1, #45147	; 0xb05b
   11370:	movt	r1, #1
   11374:	movw	r2, #45556	; 0xb1f4
   11378:	movt	r2, #1
   1137c:	bl	10e1c <printf@plt>
   11380:	movw	r1, #5
   11384:	str	r0, [sp, #12]
   11388:	mov	r0, r1
   1138c:	movw	r1, #0
   11390:	bl	10fe4 <setlocale@plt>
   11394:	str	r0, [sp, #24]
   11398:	ldr	r0, [sp, #24]
   1139c:	movw	r1, #0
   113a0:	cmp	r0, r1
   113a4:	beq	113e4 <close@plt+0x394>
   113a8:	ldr	r0, [sp, #24]
   113ac:	movw	r1, #45596	; 0xb21c
   113b0:	movt	r1, #1
   113b4:	movw	r2, #3
   113b8:	bl	11038 <strncmp@plt>
   113bc:	cmp	r0, #0
   113c0:	beq	113e4 <close@plt+0x394>
   113c4:	movw	r0, #45600	; 0xb220
   113c8:	movt	r0, #1
   113cc:	bl	10f6c <gettext@plt>
   113d0:	movw	lr, #49476	; 0xc144
   113d4:	movt	lr, #2
   113d8:	ldr	r1, [lr]
   113dc:	bl	10df8 <fputs_unlocked@plt>
   113e0:	str	r0, [sp, #8]
   113e4:	movw	r0, #45671	; 0xb267
   113e8:	movt	r0, #1
   113ec:	bl	10f6c <gettext@plt>
   113f0:	ldr	r2, [fp, #-4]
   113f4:	movw	r1, #45556	; 0xb1f4
   113f8:	movt	r1, #1
   113fc:	bl	10e1c <printf@plt>
   11400:	movw	r1, #45698	; 0xb282
   11404:	movt	r1, #1
   11408:	str	r0, [sp, #4]
   1140c:	mov	r0, r1
   11410:	bl	10f6c <gettext@plt>
   11414:	ldr	r1, [sp, #32]
   11418:	ldr	r2, [sp, #32]
   1141c:	ldr	lr, [fp, #-4]
   11420:	cmp	r2, lr
   11424:	movw	r2, #0
   11428:	moveq	r2, #1
   1142c:	tst	r2, #1
   11430:	movw	r2, #44519	; 0xade7
   11434:	movt	r2, #1
   11438:	movw	lr, #45466	; 0xb19a
   1143c:	movt	lr, #1
   11440:	movne	r2, lr
   11444:	bl	10e1c <printf@plt>
   11448:	str	r0, [sp]
   1144c:	mov	sp, fp
   11450:	pop	{fp, pc}
   11454:	push	{fp, lr}
   11458:	mov	fp, sp
   1145c:	sub	sp, sp, #224	; 0xe0
   11460:	movw	r2, #0
   11464:	str	r2, [fp, #-4]
   11468:	str	r0, [fp, #-8]
   1146c:	str	r1, [fp, #-12]
   11470:	movw	r0, #1
   11474:	str	r0, [fp, #-16]
   11478:	movw	r0, #2
   1147c:	str	r0, [fp, #-20]	; 0xffffffec
   11480:	ldr	r0, [fp, #-12]
   11484:	ldr	r0, [r0]
   11488:	bl	12604 <close@plt+0x15b4>
   1148c:	movw	r0, #6
   11490:	movw	r1, #44519	; 0xade7
   11494:	movt	r1, #1
   11498:	bl	10fe4 <setlocale@plt>
   1149c:	movw	r1, #45151	; 0xb05f
   114a0:	movt	r1, #1
   114a4:	str	r0, [fp, #-76]	; 0xffffffb4
   114a8:	mov	r0, r1
   114ac:	movw	r1, #45107	; 0xb033
   114b0:	movt	r1, #1
   114b4:	bl	11008 <bindtextdomain@plt>
   114b8:	movw	r1, #45151	; 0xb05f
   114bc:	movt	r1, #1
   114c0:	str	r0, [fp, #-80]	; 0xffffffb0
   114c4:	mov	r0, r1
   114c8:	bl	10ea0 <textdomain@plt>
   114cc:	movw	r1, #45131	; 0xb04b
   114d0:	movt	r1, #1
   114d4:	str	r0, [fp, #-84]	; 0xffffffac
   114d8:	mov	r0, r1
   114dc:	bl	10f0c <getenv@plt>
   114e0:	movw	r1, #0
   114e4:	cmp	r0, r1
   114e8:	movw	r0, #0
   114ec:	movne	r0, #1
   114f0:	tst	r0, #1
   114f4:	movw	r0, #127	; 0x7f
   114f8:	moveq	r0, #125	; 0x7d
   114fc:	str	r0, [fp, #-28]	; 0xffffffe4
   11500:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11504:	bl	11b1c <close@plt+0xacc>
   11508:	movw	r0, #7056	; 0x1b90
   1150c:	movt	r0, #1
   11510:	bl	1ad48 <close@plt+0x9cf8>
   11514:	ldr	r1, [fp, #-8]
   11518:	ldr	r2, [fp, #-12]
   1151c:	movw	lr, #49384	; 0xc0e8
   11520:	movt	lr, #2
   11524:	ldr	lr, [lr]
   11528:	str	r0, [fp, #-88]	; 0xffffffa8
   1152c:	mov	r0, r1
   11530:	mov	r1, r2
   11534:	movw	r2, #45101	; 0xb02d
   11538:	movt	r2, #1
   1153c:	movw	r3, #45147	; 0xb05b
   11540:	movt	r3, #1
   11544:	str	lr, [sp]
   11548:	movw	lr, #0
   1154c:	and	lr, lr, #1
   11550:	str	lr, [sp, #4]
   11554:	movw	lr, #4428	; 0x114c
   11558:	movt	lr, #1
   1155c:	str	lr, [sp, #8]
   11560:	movw	lr, #45161	; 0xb069
   11564:	movt	lr, #1
   11568:	str	lr, [sp, #12]
   1156c:	movw	lr, #0
   11570:	str	lr, [sp, #16]
   11574:	bl	124b4 <close@plt+0x1464>
   11578:	ldr	r0, [fp, #-8]
   1157c:	movw	r1, #49464	; 0xc138
   11580:	movt	r1, #2
   11584:	ldr	r1, [r1]
   11588:	cmp	r0, r1
   1158c:	bgt	115bc <close@plt+0x56c>
   11590:	movw	r0, #45174	; 0xb076
   11594:	movt	r0, #1
   11598:	bl	10f6c <gettext@plt>
   1159c:	movw	lr, #0
   115a0:	str	r0, [fp, #-92]	; 0xffffffa4
   115a4:	mov	r0, lr
   115a8:	mov	r1, lr
   115ac:	ldr	r2, [fp, #-92]	; 0xffffffa4
   115b0:	bl	10ef4 <error@plt>
   115b4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   115b8:	bl	1114c <close@plt+0xfc>
   115bc:	movw	r0, #0
   115c0:	bl	11020 <isatty@plt>
   115c4:	cmp	r0, #0
   115c8:	movw	r0, #0
   115cc:	movne	r0, #1
   115d0:	and	r0, r0, #1
   115d4:	strb	r0, [fp, #-21]	; 0xffffffeb
   115d8:	movw	r0, #1
   115dc:	bl	11020 <isatty@plt>
   115e0:	cmp	r0, #0
   115e4:	movw	r0, #0
   115e8:	movne	r0, #1
   115ec:	and	r0, r0, #1
   115f0:	strb	r0, [fp, #-22]	; 0xffffffea
   115f4:	ldrb	r0, [fp, #-22]	; 0xffffffea
   115f8:	tst	r0, #1
   115fc:	movw	r0, #0
   11600:	str	r0, [fp, #-96]	; 0xffffffa0
   11604:	bne	11620 <close@plt+0x5d0>
   11608:	bl	10f90 <__errno_location@plt>
   1160c:	ldr	r0, [r0]
   11610:	cmp	r0, #9
   11614:	movw	r0, #0
   11618:	moveq	r0, #1
   1161c:	str	r0, [fp, #-96]	; 0xffffffa0
   11620:	ldr	r0, [fp, #-96]	; 0xffffffa0
   11624:	and	r0, r0, #1
   11628:	strb	r0, [fp, #-23]	; 0xffffffe9
   1162c:	movw	r0, #2
   11630:	bl	11020 <isatty@plt>
   11634:	cmp	r0, #0
   11638:	movw	r0, #0
   1163c:	movne	r0, #1
   11640:	and	r0, r0, #1
   11644:	strb	r0, [fp, #-24]	; 0xffffffe8
   11648:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   1164c:	tst	r0, #1
   11650:	beq	116f0 <close@plt+0x6a0>
   11654:	movw	r0, #0
   11658:	str	r0, [fp, #-100]	; 0xffffff9c
   1165c:	movw	r1, #45190	; 0xb086
   11660:	movt	r1, #1
   11664:	movw	r2, #1
   11668:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1166c:	bl	12090 <close@plt+0x1040>
   11670:	cmp	r0, #0
   11674:	bge	116b0 <close@plt+0x660>
   11678:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1167c:	str	r0, [fp, #-104]	; 0xffffff98
   11680:	bl	10f90 <__errno_location@plt>
   11684:	ldr	r1, [r0]
   11688:	movw	r0, #45200	; 0xb090
   1168c:	movt	r0, #1
   11690:	str	r1, [fp, #-108]	; 0xffffff94
   11694:	bl	10f6c <gettext@plt>
   11698:	ldr	r1, [fp, #-104]	; 0xffffff98
   1169c:	str	r0, [sp, #112]	; 0x70
   116a0:	mov	r0, r1
   116a4:	ldr	r1, [fp, #-108]	; 0xffffff94
   116a8:	ldr	r2, [sp, #112]	; 0x70
   116ac:	bl	10ef4 <error@plt>
   116b0:	ldrb	r0, [fp, #-22]	; 0xffffffea
   116b4:	tst	r0, #1
   116b8:	bne	116ec <close@plt+0x69c>
   116bc:	ldrb	r0, [fp, #-24]	; 0xffffffe8
   116c0:	tst	r0, #1
   116c4:	bne	116ec <close@plt+0x69c>
   116c8:	movw	r0, #45241	; 0xb0b9
   116cc:	movt	r0, #1
   116d0:	bl	10f6c <gettext@plt>
   116d4:	movw	lr, #0
   116d8:	str	r0, [sp, #108]	; 0x6c
   116dc:	mov	r0, lr
   116e0:	mov	r1, lr
   116e4:	ldr	r2, [sp, #108]	; 0x6c
   116e8:	bl	10ef4 <error@plt>
   116ec:	b	116f0 <close@plt+0x6a0>
   116f0:	ldrb	r0, [fp, #-22]	; 0xffffffea
   116f4:	tst	r0, #1
   116f8:	bne	11714 <close@plt+0x6c4>
   116fc:	ldrb	r0, [fp, #-24]	; 0xffffffe8
   11700:	tst	r0, #1
   11704:	beq	11948 <close@plt+0x8f8>
   11708:	ldrb	r0, [fp, #-23]	; 0xffffffe9
   1170c:	tst	r0, #1
   11710:	beq	11948 <close@plt+0x8f8>
   11714:	movw	r0, #0
   11718:	str	r0, [fp, #-32]	; 0xffffffe0
   1171c:	movw	r0, #45256	; 0xb0c8
   11720:	movt	r0, #1
   11724:	str	r0, [fp, #-36]	; 0xffffffdc
   11728:	movw	r0, #1089	; 0x441
   1172c:	str	r0, [fp, #-40]	; 0xffffffd8
   11730:	movw	r0, #384	; 0x180
   11734:	str	r0, [fp, #-44]	; 0xffffffd4
   11738:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1173c:	mvn	r1, #0
   11740:	eor	r0, r0, r1
   11744:	bl	11014 <umask@plt>
   11748:	str	r0, [fp, #-48]	; 0xffffffd0
   1174c:	ldrb	r0, [fp, #-22]	; 0xffffffea
   11750:	tst	r0, #1
   11754:	beq	11774 <close@plt+0x724>
   11758:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1175c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   11760:	ldr	r3, [fp, #-44]	; 0xffffffd4
   11764:	movw	r0, #1
   11768:	bl	12090 <close@plt+0x1040>
   1176c:	str	r0, [sp, #104]	; 0x68
   11770:	b	11788 <close@plt+0x738>
   11774:	ldr	r0, [fp, #-36]	; 0xffffffdc
   11778:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1177c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   11780:	bl	10f00 <open64@plt>
   11784:	str	r0, [sp, #104]	; 0x68
   11788:	ldr	r0, [sp, #104]	; 0x68
   1178c:	str	r0, [fp, #-16]
   11790:	ldr	r0, [fp, #-16]
   11794:	cmp	r0, #0
   11798:	bge	118e4 <close@plt+0x894>
   1179c:	bl	10f90 <__errno_location@plt>
   117a0:	ldr	r0, [r0]
   117a4:	str	r0, [fp, #-52]	; 0xffffffcc
   117a8:	movw	r0, #45266	; 0xb0d2
   117ac:	movt	r0, #1
   117b0:	bl	10f0c <getenv@plt>
   117b4:	str	r0, [fp, #-56]	; 0xffffffc8
   117b8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   117bc:	movw	lr, #0
   117c0:	cmp	r0, lr
   117c4:	beq	11820 <close@plt+0x7d0>
   117c8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   117cc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   117d0:	movw	r2, #0
   117d4:	bl	12138 <close@plt+0x10e8>
   117d8:	str	r0, [fp, #-32]	; 0xffffffe0
   117dc:	ldrb	r0, [fp, #-22]	; 0xffffffea
   117e0:	tst	r0, #1
   117e4:	beq	11804 <close@plt+0x7b4>
   117e8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   117ec:	ldr	r2, [fp, #-40]	; 0xffffffd8
   117f0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   117f4:	movw	r0, #1
   117f8:	bl	12090 <close@plt+0x1040>
   117fc:	str	r0, [sp, #100]	; 0x64
   11800:	b	11818 <close@plt+0x7c8>
   11804:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11808:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1180c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   11810:	bl	10f00 <open64@plt>
   11814:	str	r0, [sp, #100]	; 0x64
   11818:	ldr	r0, [sp, #100]	; 0x64
   1181c:	str	r0, [fp, #-16]
   11820:	ldr	r0, [fp, #-16]
   11824:	cmp	r0, #0
   11828:	bge	118dc <close@plt+0x88c>
   1182c:	bl	10f90 <__errno_location@plt>
   11830:	ldr	r0, [r0]
   11834:	str	r0, [fp, #-60]	; 0xffffffc4
   11838:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1183c:	movw	r0, #45271	; 0xb0d7
   11840:	movt	r0, #1
   11844:	str	r1, [sp, #96]	; 0x60
   11848:	bl	10f6c <gettext@plt>
   1184c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   11850:	movw	lr, #4
   11854:	str	r0, [sp, #92]	; 0x5c
   11858:	mov	r0, lr
   1185c:	bl	148c8 <close@plt+0x3878>
   11860:	movw	r1, #0
   11864:	str	r0, [sp, #88]	; 0x58
   11868:	mov	r0, r1
   1186c:	ldr	r1, [sp, #96]	; 0x60
   11870:	ldr	r2, [sp, #92]	; 0x5c
   11874:	ldr	r3, [sp, #88]	; 0x58
   11878:	bl	10ef4 <error@plt>
   1187c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11880:	movw	r1, #0
   11884:	cmp	r0, r1
   11888:	beq	118d0 <close@plt+0x880>
   1188c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   11890:	movw	r0, #45271	; 0xb0d7
   11894:	movt	r0, #1
   11898:	str	r1, [sp, #84]	; 0x54
   1189c:	bl	10f6c <gettext@plt>
   118a0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   118a4:	movw	lr, #4
   118a8:	str	r0, [sp, #80]	; 0x50
   118ac:	mov	r0, lr
   118b0:	bl	148c8 <close@plt+0x3878>
   118b4:	movw	r1, #0
   118b8:	str	r0, [sp, #76]	; 0x4c
   118bc:	mov	r0, r1
   118c0:	ldr	r1, [sp, #84]	; 0x54
   118c4:	ldr	r2, [sp, #80]	; 0x50
   118c8:	ldr	r3, [sp, #76]	; 0x4c
   118cc:	bl	10ef4 <error@plt>
   118d0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   118d4:	str	r0, [fp, #-4]
   118d8:	b	11b10 <close@plt+0xac0>
   118dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   118e0:	str	r0, [fp, #-36]	; 0xffffffdc
   118e4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   118e8:	bl	11014 <umask@plt>
   118ec:	ldrb	lr, [fp, #-21]	; 0xffffffeb
   118f0:	tst	lr, #1
   118f4:	movw	lr, #45308	; 0xb0fc
   118f8:	movt	lr, #1
   118fc:	movw	r1, #45289	; 0xb0e9
   11900:	movt	r1, #1
   11904:	movne	lr, r1
   11908:	str	r0, [sp, #72]	; 0x48
   1190c:	mov	r0, lr
   11910:	bl	10f6c <gettext@plt>
   11914:	ldr	r1, [fp, #-36]	; 0xffffffdc
   11918:	movw	lr, #4
   1191c:	str	r0, [sp, #68]	; 0x44
   11920:	mov	r0, lr
   11924:	bl	148c8 <close@plt+0x3878>
   11928:	movw	r1, #0
   1192c:	str	r0, [sp, #64]	; 0x40
   11930:	mov	r0, r1
   11934:	ldr	r2, [sp, #68]	; 0x44
   11938:	ldr	r3, [sp, #64]	; 0x40
   1193c:	bl	10ef4 <error@plt>
   11940:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11944:	bl	1234c <close@plt+0x12fc>
   11948:	ldrb	r0, [fp, #-24]	; 0xffffffe8
   1194c:	tst	r0, #1
   11950:	beq	11a10 <close@plt+0x9c0>
   11954:	movw	r0, #2
   11958:	movw	r1, #1030	; 0x406
   1195c:	movw	r2, #3
   11960:	bl	11cb0 <close@plt+0xc60>
   11964:	str	r0, [fp, #-20]	; 0xffffffec
   11968:	ldrb	r0, [fp, #-22]	; 0xffffffea
   1196c:	tst	r0, #1
   11970:	bne	119a8 <close@plt+0x958>
   11974:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   11978:	tst	r0, #1
   1197c:	movw	r0, #45350	; 0xb126
   11980:	movt	r0, #1
   11984:	movw	r1, #45331	; 0xb113
   11988:	movt	r1, #1
   1198c:	movne	r0, r1
   11990:	bl	10f6c <gettext@plt>
   11994:	movw	r1, #0
   11998:	str	r0, [sp, #60]	; 0x3c
   1199c:	mov	r0, r1
   119a0:	ldr	r2, [sp, #60]	; 0x3c
   119a4:	bl	10ef4 <error@plt>
   119a8:	ldr	r0, [fp, #-16]
   119ac:	movw	r1, #2
   119b0:	bl	10e88 <dup2@plt>
   119b4:	cmp	r0, #0
   119b8:	bge	119f4 <close@plt+0x9a4>
   119bc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   119c0:	str	r0, [sp, #56]	; 0x38
   119c4:	bl	10f90 <__errno_location@plt>
   119c8:	ldr	r1, [r0]
   119cc:	movw	r0, #45379	; 0xb143
   119d0:	movt	r0, #1
   119d4:	str	r1, [sp, #52]	; 0x34
   119d8:	bl	10f6c <gettext@plt>
   119dc:	ldr	r1, [sp, #56]	; 0x38
   119e0:	str	r0, [sp, #48]	; 0x30
   119e4:	mov	r0, r1
   119e8:	ldr	r1, [sp, #52]	; 0x34
   119ec:	ldr	r2, [sp, #48]	; 0x30
   119f0:	bl	10ef4 <error@plt>
   119f4:	ldrb	r0, [fp, #-23]	; 0xffffffe9
   119f8:	tst	r0, #1
   119fc:	beq	11a0c <close@plt+0x9bc>
   11a00:	ldr	r0, [fp, #-16]
   11a04:	bl	11050 <close@plt>
   11a08:	str	r0, [sp, #44]	; 0x2c
   11a0c:	b	11a10 <close@plt+0x9c0>
   11a10:	movw	r0, #49472	; 0xc140
   11a14:	movt	r0, #2
   11a18:	ldr	r0, [r0]
   11a1c:	bl	10edc <ferror_unlocked@plt>
   11a20:	cmp	r0, #0
   11a24:	beq	11a34 <close@plt+0x9e4>
   11a28:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11a2c:	str	r0, [fp, #-4]
   11a30:	b	11b10 <close@plt+0xac0>
   11a34:	mov	r0, #1
   11a38:	str	r0, [sp, #40]	; 0x28
   11a3c:	ldr	r1, [sp, #40]	; 0x28
   11a40:	bl	10e70 <signal@plt>
   11a44:	ldr	r1, [fp, #-12]
   11a48:	movw	lr, #49464	; 0xc138
   11a4c:	movt	lr, #2
   11a50:	ldr	lr, [lr]
   11a54:	add	r1, r1, lr, lsl #2
   11a58:	str	r1, [fp, #-64]	; 0xffffffc0
   11a5c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   11a60:	ldr	r1, [r1]
   11a64:	ldr	lr, [fp, #-64]	; 0xffffffc0
   11a68:	str	r0, [sp, #36]	; 0x24
   11a6c:	mov	r0, r1
   11a70:	mov	r1, lr
   11a74:	bl	10e58 <execvp@plt>
   11a78:	str	r0, [sp, #32]
   11a7c:	bl	10f90 <__errno_location@plt>
   11a80:	ldr	r0, [r0]
   11a84:	cmp	r0, #2
   11a88:	movw	r0, #0
   11a8c:	moveq	r0, #1
   11a90:	tst	r0, #1
   11a94:	movw	r0, #127	; 0x7f
   11a98:	moveq	r0, #126	; 0x7e
   11a9c:	str	r0, [fp, #-68]	; 0xffffffbc
   11aa0:	bl	10f90 <__errno_location@plt>
   11aa4:	ldr	r0, [r0]
   11aa8:	str	r0, [fp, #-72]	; 0xffffffb8
   11aac:	ldr	r0, [fp, #-20]	; 0xffffffec
   11ab0:	movw	r1, #2
   11ab4:	bl	10e88 <dup2@plt>
   11ab8:	cmp	r0, #2
   11abc:	bne	11b08 <close@plt+0xab8>
   11ac0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   11ac4:	movw	r0, #45413	; 0xb165
   11ac8:	movt	r0, #1
   11acc:	str	r1, [sp, #28]
   11ad0:	bl	10f6c <gettext@plt>
   11ad4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   11ad8:	ldr	r1, [r1]
   11adc:	movw	lr, #4
   11ae0:	str	r0, [sp, #24]
   11ae4:	mov	r0, lr
   11ae8:	bl	148c8 <close@plt+0x3878>
   11aec:	movw	r1, #0
   11af0:	str	r0, [sp, #20]
   11af4:	mov	r0, r1
   11af8:	ldr	r1, [sp, #28]
   11afc:	ldr	r2, [sp, #24]
   11b00:	ldr	r3, [sp, #20]
   11b04:	bl	10ef4 <error@plt>
   11b08:	ldr	r0, [fp, #-68]	; 0xffffffbc
   11b0c:	str	r0, [fp, #-4]
   11b10:	ldr	r0, [fp, #-4]
   11b14:	mov	sp, fp
   11b18:	pop	{fp, pc}
   11b1c:	sub	sp, sp, #4
   11b20:	str	r0, [sp]
   11b24:	ldr	r0, [sp]
   11b28:	cmp	r0, #1
   11b2c:	beq	11b40 <close@plt+0xaf0>
   11b30:	ldr	r0, [sp]
   11b34:	movw	r1, #49388	; 0xc0ec
   11b38:	movt	r1, #2
   11b3c:	str	r0, [r1]
   11b40:	add	sp, sp, #4
   11b44:	bx	lr
   11b48:	sub	sp, sp, #4
   11b4c:	str	r0, [sp]
   11b50:	ldr	r0, [sp]
   11b54:	movw	r1, #49488	; 0xc150
   11b58:	movt	r1, #2
   11b5c:	str	r0, [r1]
   11b60:	add	sp, sp, #4
   11b64:	bx	lr
   11b68:	sub	sp, sp, #4
   11b6c:	and	r0, r0, #1
   11b70:	strb	r0, [sp, #3]
   11b74:	ldrb	r0, [sp, #3]
   11b78:	and	r0, r0, #1
   11b7c:	movw	r1, #49492	; 0xc154
   11b80:	movt	r1, #2
   11b84:	strb	r0, [r1]
   11b88:	add	sp, sp, #4
   11b8c:	bx	lr
   11b90:	push	{fp, lr}
   11b94:	mov	fp, sp
   11b98:	sub	sp, sp, #24
   11b9c:	movw	r0, #49476	; 0xc144
   11ba0:	movt	r0, #2
   11ba4:	ldr	r0, [r0]
   11ba8:	bl	1887c <close@plt+0x782c>
   11bac:	cmp	r0, #0
   11bb0:	beq	11c80 <close@plt+0xc30>
   11bb4:	movw	r0, #49492	; 0xc154
   11bb8:	movt	r0, #2
   11bbc:	ldrb	r0, [r0]
   11bc0:	tst	r0, #1
   11bc4:	beq	11bd8 <close@plt+0xb88>
   11bc8:	bl	10f90 <__errno_location@plt>
   11bcc:	ldr	r0, [r0]
   11bd0:	cmp	r0, #32
   11bd4:	beq	11c80 <close@plt+0xc30>
   11bd8:	movw	r0, #45823	; 0xb2ff
   11bdc:	movt	r0, #1
   11be0:	bl	10f6c <gettext@plt>
   11be4:	str	r0, [fp, #-4]
   11be8:	movw	r0, #49488	; 0xc150
   11bec:	movt	r0, #2
   11bf0:	ldr	r0, [r0]
   11bf4:	movw	lr, #0
   11bf8:	cmp	r0, lr
   11bfc:	beq	11c54 <close@plt+0xc04>
   11c00:	bl	10f90 <__errno_location@plt>
   11c04:	ldr	r1, [r0]
   11c08:	movw	r0, #49488	; 0xc150
   11c0c:	movt	r0, #2
   11c10:	ldr	r0, [r0]
   11c14:	str	r1, [fp, #-8]
   11c18:	bl	149c4 <close@plt+0x3974>
   11c1c:	ldr	r1, [fp, #-4]
   11c20:	movw	lr, #0
   11c24:	str	r0, [sp, #12]
   11c28:	mov	r0, lr
   11c2c:	ldr	lr, [fp, #-8]
   11c30:	str	r1, [sp, #8]
   11c34:	mov	r1, lr
   11c38:	movw	r2, #45835	; 0xb30b
   11c3c:	movt	r2, #1
   11c40:	ldr	r3, [sp, #12]
   11c44:	ldr	ip, [sp, #8]
   11c48:	str	ip, [sp]
   11c4c:	bl	10ef4 <error@plt>
   11c50:	b	11c70 <close@plt+0xc20>
   11c54:	bl	10f90 <__errno_location@plt>
   11c58:	ldr	r1, [r0]
   11c5c:	ldr	r3, [fp, #-4]
   11c60:	movw	r0, #0
   11c64:	movw	r2, #45839	; 0xb30f
   11c68:	movt	r2, #1
   11c6c:	bl	10ef4 <error@plt>
   11c70:	movw	r0, #49388	; 0xc0ec
   11c74:	movt	r0, #2
   11c78:	ldr	r0, [r0]
   11c7c:	bl	10e40 <_exit@plt>
   11c80:	movw	r0, #49472	; 0xc140
   11c84:	movt	r0, #2
   11c88:	ldr	r0, [r0]
   11c8c:	bl	1887c <close@plt+0x782c>
   11c90:	cmp	r0, #0
   11c94:	beq	11ca8 <close@plt+0xc58>
   11c98:	movw	r0, #49388	; 0xc0ec
   11c9c:	movt	r0, #2
   11ca0:	ldr	r0, [r0]
   11ca4:	bl	10e40 <_exit@plt>
   11ca8:	mov	sp, fp
   11cac:	pop	{fp, pc}
   11cb0:	sub	sp, sp, #8
   11cb4:	push	{fp, lr}
   11cb8:	mov	fp, sp
   11cbc:	sub	sp, sp, #48	; 0x30
   11cc0:	str	r3, [fp, #12]
   11cc4:	str	r2, [fp, #8]
   11cc8:	str	r0, [fp, #-4]
   11ccc:	str	r1, [fp, #-8]
   11cd0:	mvn	r0, #0
   11cd4:	str	r0, [fp, #-16]
   11cd8:	add	r0, fp, #8
   11cdc:	str	r0, [fp, #-12]
   11ce0:	ldr	r0, [fp, #-8]
   11ce4:	cmp	r0, #0
   11ce8:	str	r0, [sp, #12]
   11cec:	beq	11d08 <close@plt+0xcb8>
   11cf0:	b	11cf4 <close@plt+0xca4>
   11cf4:	movw	r0, #1030	; 0x406
   11cf8:	ldr	r1, [sp, #12]
   11cfc:	cmp	r1, r0
   11d00:	beq	11d30 <close@plt+0xce0>
   11d04:	b	11d58 <close@plt+0xd08>
   11d08:	ldr	r0, [fp, #-12]
   11d0c:	add	r1, r0, #4
   11d10:	str	r1, [fp, #-12]
   11d14:	ldr	r0, [r0]
   11d18:	str	r0, [fp, #-20]	; 0xffffffec
   11d1c:	ldr	r0, [fp, #-4]
   11d20:	ldr	r1, [fp, #-20]	; 0xffffffec
   11d24:	bl	11f04 <close@plt+0xeb4>
   11d28:	str	r0, [fp, #-16]
   11d2c:	b	11ee4 <close@plt+0xe94>
   11d30:	ldr	r0, [fp, #-12]
   11d34:	add	r1, r0, #4
   11d38:	str	r1, [fp, #-12]
   11d3c:	ldr	r0, [r0]
   11d40:	str	r0, [sp, #24]
   11d44:	ldr	r0, [fp, #-4]
   11d48:	ldr	r1, [sp, #24]
   11d4c:	bl	11f38 <close@plt+0xee8>
   11d50:	str	r0, [fp, #-16]
   11d54:	b	11ee4 <close@plt+0xe94>
   11d58:	ldr	r0, [fp, #-8]
   11d5c:	cmp	r0, #0
   11d60:	str	r0, [sp, #8]
   11d64:	beq	11e8c <close@plt+0xe3c>
   11d68:	b	11d6c <close@plt+0xd1c>
   11d6c:	ldr	r0, [sp, #8]
   11d70:	cmp	r0, #1
   11d74:	beq	11e78 <close@plt+0xe28>
   11d78:	b	11d7c <close@plt+0xd2c>
   11d7c:	ldr	r0, [sp, #8]
   11d80:	cmp	r0, #2
   11d84:	beq	11e8c <close@plt+0xe3c>
   11d88:	b	11d8c <close@plt+0xd3c>
   11d8c:	ldr	r0, [sp, #8]
   11d90:	cmp	r0, #3
   11d94:	beq	11e78 <close@plt+0xe28>
   11d98:	b	11d9c <close@plt+0xd4c>
   11d9c:	ldr	r0, [sp, #8]
   11da0:	cmp	r0, #4
   11da4:	beq	11e8c <close@plt+0xe3c>
   11da8:	b	11dac <close@plt+0xd5c>
   11dac:	ldr	r0, [sp, #8]
   11db0:	cmp	r0, #8
   11db4:	beq	11e8c <close@plt+0xe3c>
   11db8:	b	11dbc <close@plt+0xd6c>
   11dbc:	ldr	r0, [sp, #8]
   11dc0:	cmp	r0, #9
   11dc4:	beq	11e78 <close@plt+0xe28>
   11dc8:	b	11dcc <close@plt+0xd7c>
   11dcc:	ldr	r0, [sp, #8]
   11dd0:	cmp	r0, #10
   11dd4:	beq	11e8c <close@plt+0xe3c>
   11dd8:	b	11ddc <close@plt+0xd8c>
   11ddc:	ldr	r0, [sp, #8]
   11de0:	cmp	r0, #11
   11de4:	beq	11e78 <close@plt+0xe28>
   11de8:	b	11dec <close@plt+0xd9c>
   11dec:	ldr	r0, [sp, #8]
   11df0:	cmp	r0, #1024	; 0x400
   11df4:	beq	11e8c <close@plt+0xe3c>
   11df8:	b	11dfc <close@plt+0xdac>
   11dfc:	movw	r0, #1025	; 0x401
   11e00:	ldr	r1, [sp, #8]
   11e04:	cmp	r1, r0
   11e08:	beq	11e78 <close@plt+0xe28>
   11e0c:	b	11e10 <close@plt+0xdc0>
   11e10:	movw	r0, #1026	; 0x402
   11e14:	ldr	r1, [sp, #8]
   11e18:	cmp	r1, r0
   11e1c:	beq	11e8c <close@plt+0xe3c>
   11e20:	b	11e24 <close@plt+0xdd4>
   11e24:	movw	r0, #1030	; 0x406
   11e28:	ldr	r1, [sp, #8]
   11e2c:	sub	r0, r1, r0
   11e30:	cmp	r0, #2
   11e34:	bcc	11e8c <close@plt+0xe3c>
   11e38:	b	11e3c <close@plt+0xdec>
   11e3c:	movw	r0, #1032	; 0x408
   11e40:	ldr	r1, [sp, #8]
   11e44:	cmp	r1, r0
   11e48:	beq	11e78 <close@plt+0xe28>
   11e4c:	b	11e50 <close@plt+0xe00>
   11e50:	movw	r0, #1033	; 0x409
   11e54:	ldr	r1, [sp, #8]
   11e58:	cmp	r1, r0
   11e5c:	beq	11e8c <close@plt+0xe3c>
   11e60:	b	11e64 <close@plt+0xe14>
   11e64:	movw	r0, #1034	; 0x40a
   11e68:	ldr	r1, [sp, #8]
   11e6c:	cmp	r1, r0
   11e70:	bne	11eb8 <close@plt+0xe68>
   11e74:	b	11e78 <close@plt+0xe28>
   11e78:	ldr	r0, [fp, #-4]
   11e7c:	ldr	r1, [fp, #-8]
   11e80:	bl	10fd8 <fcntl64@plt>
   11e84:	str	r0, [fp, #-16]
   11e88:	b	11ee0 <close@plt+0xe90>
   11e8c:	ldr	r0, [fp, #-12]
   11e90:	add	r1, r0, #4
   11e94:	str	r1, [fp, #-12]
   11e98:	ldr	r0, [r0]
   11e9c:	str	r0, [sp, #20]
   11ea0:	ldr	r0, [fp, #-4]
   11ea4:	ldr	r1, [fp, #-8]
   11ea8:	ldr	r2, [sp, #20]
   11eac:	bl	10fd8 <fcntl64@plt>
   11eb0:	str	r0, [fp, #-16]
   11eb4:	b	11ee0 <close@plt+0xe90>
   11eb8:	ldr	r0, [fp, #-12]
   11ebc:	add	r1, r0, #4
   11ec0:	str	r1, [fp, #-12]
   11ec4:	ldr	r0, [r0]
   11ec8:	str	r0, [sp, #16]
   11ecc:	ldr	r0, [fp, #-4]
   11ed0:	ldr	r1, [fp, #-8]
   11ed4:	ldr	r2, [sp, #16]
   11ed8:	bl	10fd8 <fcntl64@plt>
   11edc:	str	r0, [fp, #-16]
   11ee0:	b	11ee4 <close@plt+0xe94>
   11ee4:	sub	r0, fp, #12
   11ee8:	ldr	r1, [fp, #-16]
   11eec:	str	r0, [sp, #4]
   11ef0:	mov	r0, r1
   11ef4:	mov	sp, fp
   11ef8:	pop	{fp, lr}
   11efc:	add	sp, sp, #8
   11f00:	bx	lr
   11f04:	push	{fp, lr}
   11f08:	mov	fp, sp
   11f0c:	sub	sp, sp, #16
   11f10:	str	r0, [fp, #-4]
   11f14:	str	r1, [sp, #8]
   11f18:	ldr	r0, [fp, #-4]
   11f1c:	ldr	r2, [sp, #8]
   11f20:	movw	r1, #0
   11f24:	bl	10fd8 <fcntl64@plt>
   11f28:	str	r0, [sp, #4]
   11f2c:	ldr	r0, [sp, #4]
   11f30:	mov	sp, fp
   11f34:	pop	{fp, pc}
   11f38:	push	{fp, lr}
   11f3c:	mov	fp, sp
   11f40:	sub	sp, sp, #32
   11f44:	str	r0, [fp, #-4]
   11f48:	str	r1, [fp, #-8]
   11f4c:	movw	r0, #49496	; 0xc158
   11f50:	movt	r0, #2
   11f54:	ldr	r0, [r0]
   11f58:	movw	r1, #0
   11f5c:	cmp	r1, r0
   11f60:	bgt	11fe0 <close@plt+0xf90>
   11f64:	ldr	r0, [fp, #-4]
   11f68:	ldr	r2, [fp, #-8]
   11f6c:	movw	r1, #1030	; 0x406
   11f70:	bl	10fd8 <fcntl64@plt>
   11f74:	str	r0, [fp, #-12]
   11f78:	ldr	r0, [fp, #-12]
   11f7c:	movw	r1, #0
   11f80:	cmp	r1, r0
   11f84:	ble	11f98 <close@plt+0xf48>
   11f88:	bl	10f90 <__errno_location@plt>
   11f8c:	ldr	r0, [r0]
   11f90:	cmp	r0, #22
   11f94:	beq	11fac <close@plt+0xf5c>
   11f98:	movw	r0, #49496	; 0xc158
   11f9c:	movt	r0, #2
   11fa0:	movw	r1, #1
   11fa4:	str	r1, [r0]
   11fa8:	b	11fdc <close@plt+0xf8c>
   11fac:	ldr	r0, [fp, #-4]
   11fb0:	ldr	r1, [fp, #-8]
   11fb4:	bl	11f04 <close@plt+0xeb4>
   11fb8:	str	r0, [fp, #-12]
   11fbc:	ldr	r0, [fp, #-12]
   11fc0:	cmp	r0, #0
   11fc4:	blt	11fd8 <close@plt+0xf88>
   11fc8:	movw	r0, #49496	; 0xc158
   11fcc:	movt	r0, #2
   11fd0:	mvn	r1, #0
   11fd4:	str	r1, [r0]
   11fd8:	b	11fdc <close@plt+0xf8c>
   11fdc:	b	11ff0 <close@plt+0xfa0>
   11fe0:	ldr	r0, [fp, #-4]
   11fe4:	ldr	r1, [fp, #-8]
   11fe8:	bl	11f04 <close@plt+0xeb4>
   11fec:	str	r0, [fp, #-12]
   11ff0:	ldr	r0, [fp, #-12]
   11ff4:	movw	r1, #0
   11ff8:	cmp	r1, r0
   11ffc:	bgt	12084 <close@plt+0x1034>
   12000:	movw	r0, #49496	; 0xc158
   12004:	movt	r0, #2
   12008:	ldr	r0, [r0]
   1200c:	cmn	r0, #1
   12010:	bne	12084 <close@plt+0x1034>
   12014:	ldr	r0, [fp, #-12]
   12018:	movw	r1, #1
   1201c:	bl	10fd8 <fcntl64@plt>
   12020:	str	r0, [sp, #16]
   12024:	ldr	r0, [sp, #16]
   12028:	cmp	r0, #0
   1202c:	blt	1204c <close@plt+0xffc>
   12030:	ldr	r0, [fp, #-12]
   12034:	ldr	r1, [sp, #16]
   12038:	orr	r2, r1, #1
   1203c:	movw	r1, #2
   12040:	bl	10fd8 <fcntl64@plt>
   12044:	cmn	r0, #1
   12048:	bne	12080 <close@plt+0x1030>
   1204c:	bl	10f90 <__errno_location@plt>
   12050:	ldr	r0, [r0]
   12054:	str	r0, [sp, #12]
   12058:	ldr	r0, [fp, #-12]
   1205c:	bl	11050 <close@plt>
   12060:	ldr	lr, [sp, #12]
   12064:	str	r0, [sp, #8]
   12068:	str	lr, [sp, #4]
   1206c:	bl	10f90 <__errno_location@plt>
   12070:	ldr	lr, [sp, #4]
   12074:	str	lr, [r0]
   12078:	mvn	r0, #0
   1207c:	str	r0, [fp, #-12]
   12080:	b	12084 <close@plt+0x1034>
   12084:	ldr	r0, [fp, #-12]
   12088:	mov	sp, fp
   1208c:	pop	{fp, pc}
   12090:	push	{fp, lr}
   12094:	mov	fp, sp
   12098:	sub	sp, sp, #40	; 0x28
   1209c:	str	r0, [fp, #-8]
   120a0:	str	r1, [fp, #-12]
   120a4:	str	r2, [fp, #-16]
   120a8:	str	r3, [sp, #20]
   120ac:	ldr	r0, [fp, #-12]
   120b0:	ldr	r1, [fp, #-16]
   120b4:	ldr	r2, [sp, #20]
   120b8:	bl	10f00 <open64@plt>
   120bc:	str	r0, [sp, #16]
   120c0:	ldr	r0, [sp, #16]
   120c4:	ldr	r1, [fp, #-8]
   120c8:	cmp	r0, r1
   120cc:	beq	120dc <close@plt+0x108c>
   120d0:	ldr	r0, [sp, #16]
   120d4:	cmp	r0, #0
   120d8:	bge	120e8 <close@plt+0x1098>
   120dc:	ldr	r0, [sp, #16]
   120e0:	str	r0, [fp, #-4]
   120e4:	b	1212c <close@plt+0x10dc>
   120e8:	ldr	r0, [sp, #16]
   120ec:	ldr	r1, [fp, #-8]
   120f0:	bl	10e88 <dup2@plt>
   120f4:	str	r0, [sp, #12]
   120f8:	bl	10f90 <__errno_location@plt>
   120fc:	ldr	r0, [r0]
   12100:	str	r0, [sp, #8]
   12104:	ldr	r0, [sp, #16]
   12108:	bl	11050 <close@plt>
   1210c:	ldr	r1, [sp, #8]
   12110:	str	r0, [sp, #4]
   12114:	str	r1, [sp]
   12118:	bl	10f90 <__errno_location@plt>
   1211c:	ldr	r1, [sp]
   12120:	str	r1, [r0]
   12124:	ldr	r0, [sp, #12]
   12128:	str	r0, [fp, #-4]
   1212c:	ldr	r0, [fp, #-4]
   12130:	mov	sp, fp
   12134:	pop	{fp, pc}
   12138:	push	{fp, lr}
   1213c:	mov	fp, sp
   12140:	sub	sp, sp, #16
   12144:	str	r0, [fp, #-4]
   12148:	str	r1, [sp, #8]
   1214c:	str	r2, [sp, #4]
   12150:	ldr	r0, [fp, #-4]
   12154:	ldr	r1, [sp, #8]
   12158:	ldr	r2, [sp, #4]
   1215c:	bl	12184 <close@plt+0x1134>
   12160:	str	r0, [sp]
   12164:	ldr	r0, [sp]
   12168:	movw	r1, #0
   1216c:	cmp	r0, r1
   12170:	bne	12178 <close@plt+0x1128>
   12174:	bl	18488 <close@plt+0x7438>
   12178:	ldr	r0, [sp]
   1217c:	mov	sp, fp
   12180:	pop	{fp, pc}
   12184:	push	{fp, lr}
   12188:	mov	fp, sp
   1218c:	sub	sp, sp, #72	; 0x48
   12190:	str	r0, [fp, #-8]
   12194:	str	r1, [fp, #-12]
   12198:	str	r2, [fp, #-16]
   1219c:	ldr	r0, [fp, #-8]
   121a0:	bl	18688 <close@plt+0x7638>
   121a4:	str	r0, [fp, #-20]	; 0xffffffec
   121a8:	ldr	r0, [fp, #-20]	; 0xffffffec
   121ac:	bl	18734 <close@plt+0x76e4>
   121b0:	str	r0, [fp, #-24]	; 0xffffffe8
   121b4:	ldr	r0, [fp, #-20]	; 0xffffffec
   121b8:	ldr	r1, [fp, #-8]
   121bc:	sub	r0, r0, r1
   121c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   121c4:	add	r0, r0, r1
   121c8:	str	r0, [fp, #-28]	; 0xffffffe4
   121cc:	ldr	r0, [fp, #-12]
   121d0:	bl	10f78 <strlen@plt>
   121d4:	str	r0, [fp, #-32]	; 0xffffffe0
   121d8:	movw	r0, #0
   121dc:	strb	r0, [fp, #-33]	; 0xffffffdf
   121e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   121e4:	cmp	r0, #0
   121e8:	beq	12224 <close@plt+0x11d4>
   121ec:	ldr	r0, [fp, #-8]
   121f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   121f4:	sub	r1, r1, #1
   121f8:	add	r0, r0, r1
   121fc:	ldrb	r0, [r0]
   12200:	cmp	r0, #47	; 0x2f
   12204:	beq	12220 <close@plt+0x11d0>
   12208:	ldr	r0, [fp, #-12]
   1220c:	ldrb	r0, [r0]
   12210:	cmp	r0, #47	; 0x2f
   12214:	beq	12220 <close@plt+0x11d0>
   12218:	movw	r0, #47	; 0x2f
   1221c:	strb	r0, [fp, #-33]	; 0xffffffdf
   12220:	b	12240 <close@plt+0x11f0>
   12224:	ldr	r0, [fp, #-12]
   12228:	ldrb	r0, [r0]
   1222c:	cmp	r0, #47	; 0x2f
   12230:	bne	1223c <close@plt+0x11ec>
   12234:	movw	r0, #46	; 0x2e
   12238:	strb	r0, [fp, #-33]	; 0xffffffdf
   1223c:	b	12240 <close@plt+0x11f0>
   12240:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12244:	ldrb	r1, [fp, #-33]	; 0xffffffdf
   12248:	cmp	r1, #0
   1224c:	movw	r1, #0
   12250:	movne	r1, #1
   12254:	and	r1, r1, #1
   12258:	add	r0, r0, r1
   1225c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   12260:	add	r0, r0, r1
   12264:	add	r0, r0, #1
   12268:	bl	18574 <close@plt+0x7524>
   1226c:	str	r0, [sp, #32]
   12270:	ldr	r0, [sp, #32]
   12274:	movw	r1, #0
   12278:	cmp	r0, r1
   1227c:	bne	1228c <close@plt+0x123c>
   12280:	movw	r0, #0
   12284:	str	r0, [fp, #-4]
   12288:	b	12340 <close@plt+0x12f0>
   1228c:	ldr	r0, [sp, #32]
   12290:	ldr	r1, [fp, #-8]
   12294:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12298:	str	r0, [sp, #24]
   1229c:	str	r2, [sp, #20]
   122a0:	bl	10e4c <memcpy@plt>
   122a4:	ldr	r1, [sp, #24]
   122a8:	ldr	r2, [sp, #20]
   122ac:	add	lr, r1, r2
   122b0:	str	lr, [sp, #28]
   122b4:	ldrb	lr, [fp, #-33]	; 0xffffffdf
   122b8:	ldr	r3, [sp, #28]
   122bc:	strb	lr, [r3]
   122c0:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   122c4:	cmp	r3, #0
   122c8:	movw	r3, #0
   122cc:	movne	r3, #1
   122d0:	and	r3, r3, #1
   122d4:	ldr	lr, [sp, #28]
   122d8:	add	r3, lr, r3
   122dc:	str	r3, [sp, #28]
   122e0:	ldr	r3, [fp, #-16]
   122e4:	movw	lr, #0
   122e8:	cmp	r3, lr
   122ec:	str	r0, [sp, #16]
   122f0:	beq	12300 <close@plt+0x12b0>
   122f4:	ldr	r0, [sp, #28]
   122f8:	ldr	r1, [fp, #-16]
   122fc:	str	r0, [r1]
   12300:	ldr	r0, [sp, #28]
   12304:	ldr	r1, [fp, #-12]
   12308:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1230c:	str	r0, [sp, #12]
   12310:	str	r2, [sp, #8]
   12314:	bl	10e4c <memcpy@plt>
   12318:	ldr	r1, [sp, #12]
   1231c:	ldr	r2, [sp, #8]
   12320:	add	lr, r1, r2
   12324:	str	lr, [sp, #28]
   12328:	ldr	lr, [sp, #28]
   1232c:	movw	r3, #0
   12330:	strb	r3, [lr]
   12334:	ldr	r3, [sp, #32]
   12338:	str	r3, [fp, #-4]
   1233c:	str	r0, [sp, #4]
   12340:	ldr	r0, [fp, #-4]
   12344:	mov	sp, fp
   12348:	pop	{fp, pc}
   1234c:	push	{fp, lr}
   12350:	mov	fp, sp
   12354:	sub	sp, sp, #16
   12358:	str	r0, [fp, #-4]
   1235c:	bl	10f90 <__errno_location@plt>
   12360:	ldr	r0, [r0]
   12364:	str	r0, [sp, #8]
   12368:	ldr	r0, [fp, #-4]
   1236c:	bl	10e34 <free@plt>
   12370:	ldr	r0, [sp, #8]
   12374:	str	r0, [sp, #4]
   12378:	bl	10f90 <__errno_location@plt>
   1237c:	ldr	lr, [sp, #4]
   12380:	str	lr, [r0]
   12384:	mov	sp, fp
   12388:	pop	{fp, pc}
   1238c:	push	{fp, lr}
   12390:	mov	fp, sp
   12394:	sub	sp, sp, #48	; 0x30
   12398:	ldr	ip, [fp, #12]
   1239c:	ldr	lr, [fp, #8]
   123a0:	str	r0, [fp, #-4]
   123a4:	str	r1, [fp, #-8]
   123a8:	str	r2, [fp, #-12]
   123ac:	str	r3, [fp, #-16]
   123b0:	movw	r0, #49480	; 0xc148
   123b4:	movt	r0, #2
   123b8:	ldr	r1, [r0]
   123bc:	str	r1, [sp, #24]
   123c0:	movw	r1, #0
   123c4:	str	r1, [r0]
   123c8:	ldr	r0, [fp, #-4]
   123cc:	cmp	r0, #2
   123d0:	str	lr, [sp, #16]
   123d4:	str	ip, [sp, #12]
   123d8:	bne	1248c <close@plt+0x143c>
   123dc:	ldr	r0, [fp, #-4]
   123e0:	ldr	r1, [fp, #-8]
   123e4:	movw	r2, #45842	; 0xb312
   123e8:	movt	r2, #1
   123ec:	movw	r3, #45860	; 0xb324
   123f0:	movt	r3, #1
   123f4:	movw	ip, #0
   123f8:	str	ip, [sp]
   123fc:	bl	10f48 <getopt_long@plt>
   12400:	str	r0, [fp, #-20]	; 0xffffffec
   12404:	cmn	r0, #1
   12408:	beq	1248c <close@plt+0x143c>
   1240c:	ldr	r0, [fp, #-20]	; 0xffffffec
   12410:	cmp	r0, #104	; 0x68
   12414:	str	r0, [sp, #8]
   12418:	beq	12430 <close@plt+0x13e0>
   1241c:	b	12420 <close@plt+0x13d0>
   12420:	ldr	r0, [sp, #8]
   12424:	cmp	r0, #118	; 0x76
   12428:	beq	1244c <close@plt+0x13fc>
   1242c:	b	12484 <close@plt+0x1434>
   12430:	ldr	r0, [fp, #12]
   12434:	movw	r1, #0
   12438:	str	r0, [sp, #4]
   1243c:	mov	r0, r1
   12440:	ldr	r1, [sp, #4]
   12444:	blx	r1
   12448:	b	12488 <close@plt+0x1438>
   1244c:	add	r0, fp, #16
   12450:	str	r0, [sp, #20]
   12454:	movw	r0, #49476	; 0xc144
   12458:	movt	r0, #2
   1245c:	ldr	r0, [r0]
   12460:	ldr	r1, [fp, #-12]
   12464:	ldr	r2, [fp, #-16]
   12468:	ldr	r3, [fp, #8]
   1246c:	ldr	ip, [sp, #20]
   12470:	mov	lr, sp
   12474:	str	ip, [lr]
   12478:	bl	15444 <close@plt+0x43f4>
   1247c:	movw	r0, #0
   12480:	bl	10f60 <exit@plt>
   12484:	b	12488 <close@plt+0x1438>
   12488:	b	1248c <close@plt+0x143c>
   1248c:	ldr	r0, [sp, #24]
   12490:	movw	r1, #49480	; 0xc148
   12494:	movt	r1, #2
   12498:	str	r0, [r1]
   1249c:	movw	r0, #49464	; 0xc138
   124a0:	movt	r0, #2
   124a4:	movw	r1, #0
   124a8:	str	r1, [r0]
   124ac:	mov	sp, fp
   124b0:	pop	{fp, pc}
   124b4:	push	{r4, sl, fp, lr}
   124b8:	add	fp, sp, #8
   124bc:	sub	sp, sp, #64	; 0x40
   124c0:	ldr	ip, [fp, #16]
   124c4:	ldr	lr, [fp, #12]
   124c8:	ldr	r4, [fp, #8]
   124cc:	str	r0, [fp, #-12]
   124d0:	str	r1, [fp, #-16]
   124d4:	str	r2, [fp, #-20]	; 0xffffffec
   124d8:	str	r3, [fp, #-24]	; 0xffffffe8
   124dc:	and	r0, lr, #1
   124e0:	strb	r0, [fp, #-25]	; 0xffffffe7
   124e4:	movw	r0, #49480	; 0xc148
   124e8:	movt	r0, #2
   124ec:	ldr	r1, [r0]
   124f0:	str	r1, [sp, #36]	; 0x24
   124f4:	movw	r1, #1
   124f8:	str	r1, [r0]
   124fc:	ldrb	r0, [fp, #-25]	; 0xffffffe7
   12500:	tst	r0, #1
   12504:	movw	r0, #45842	; 0xb312
   12508:	movt	r0, #1
   1250c:	movw	r1, #44519	; 0xade7
   12510:	movt	r1, #1
   12514:	movne	r0, r1
   12518:	str	r0, [sp, #32]
   1251c:	ldr	r0, [fp, #-12]
   12520:	ldr	r1, [fp, #-16]
   12524:	ldr	r2, [sp, #32]
   12528:	movw	r3, #45860	; 0xb324
   1252c:	movt	r3, #1
   12530:	movw	lr, #0
   12534:	str	lr, [sp]
   12538:	str	r4, [sp, #24]
   1253c:	str	ip, [sp, #20]
   12540:	bl	10f48 <getopt_long@plt>
   12544:	str	r0, [fp, #-32]	; 0xffffffe0
   12548:	cmn	r0, #1
   1254c:	beq	125ec <close@plt+0x159c>
   12550:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12554:	cmp	r0, #104	; 0x68
   12558:	str	r0, [sp, #16]
   1255c:	beq	12574 <close@plt+0x1524>
   12560:	b	12564 <close@plt+0x1514>
   12564:	ldr	r0, [sp, #16]
   12568:	cmp	r0, #118	; 0x76
   1256c:	beq	12590 <close@plt+0x1540>
   12570:	b	125c8 <close@plt+0x1578>
   12574:	ldr	r0, [fp, #16]
   12578:	movw	r1, #0
   1257c:	str	r0, [sp, #12]
   12580:	mov	r0, r1
   12584:	ldr	r1, [sp, #12]
   12588:	blx	r1
   1258c:	b	125e8 <close@plt+0x1598>
   12590:	add	r0, fp, #20
   12594:	str	r0, [sp, #28]
   12598:	movw	r0, #49476	; 0xc144
   1259c:	movt	r0, #2
   125a0:	ldr	r0, [r0]
   125a4:	ldr	r1, [fp, #-20]	; 0xffffffec
   125a8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   125ac:	ldr	r3, [fp, #8]
   125b0:	ldr	ip, [sp, #28]
   125b4:	mov	lr, sp
   125b8:	str	ip, [lr]
   125bc:	bl	15444 <close@plt+0x43f4>
   125c0:	movw	r0, #0
   125c4:	bl	10f60 <exit@plt>
   125c8:	ldr	r0, [fp, #16]
   125cc:	movw	r1, #49388	; 0xc0ec
   125d0:	movt	r1, #2
   125d4:	ldr	r1, [r1]
   125d8:	str	r0, [sp, #8]
   125dc:	mov	r0, r1
   125e0:	ldr	r1, [sp, #8]
   125e4:	blx	r1
   125e8:	b	125ec <close@plt+0x159c>
   125ec:	ldr	r0, [sp, #36]	; 0x24
   125f0:	movw	r1, #49480	; 0xc148
   125f4:	movt	r1, #2
   125f8:	str	r0, [r1]
   125fc:	sub	sp, fp, #8
   12600:	pop	{r4, sl, fp, pc}
   12604:	push	{fp, lr}
   12608:	mov	fp, sp
   1260c:	sub	sp, sp, #24
   12610:	str	r0, [fp, #-4]
   12614:	ldr	r0, [fp, #-4]
   12618:	movw	r1, #0
   1261c:	cmp	r0, r1
   12620:	bne	12644 <close@plt+0x15f4>
   12624:	movw	r0, #49472	; 0xc140
   12628:	movt	r0, #2
   1262c:	ldr	r1, [r0]
   12630:	movw	r0, #45908	; 0xb354
   12634:	movt	r0, #1
   12638:	bl	1102c <fputs@plt>
   1263c:	str	r0, [sp, #8]
   12640:	bl	11044 <abort@plt>
   12644:	ldr	r0, [fp, #-4]
   12648:	movw	r1, #47	; 0x2f
   1264c:	bl	10ff0 <strrchr@plt>
   12650:	str	r0, [fp, #-8]
   12654:	ldr	r0, [fp, #-8]
   12658:	movw	r1, #0
   1265c:	cmp	r0, r1
   12660:	beq	12674 <close@plt+0x1624>
   12664:	ldr	r0, [fp, #-8]
   12668:	add	r0, r0, #1
   1266c:	str	r0, [sp, #4]
   12670:	b	1267c <close@plt+0x162c>
   12674:	ldr	r0, [fp, #-4]
   12678:	str	r0, [sp, #4]
   1267c:	ldr	r0, [sp, #4]
   12680:	str	r0, [sp, #12]
   12684:	ldr	r0, [sp, #12]
   12688:	ldr	r1, [fp, #-4]
   1268c:	sub	r0, r0, r1
   12690:	cmp	r0, #7
   12694:	blt	12700 <close@plt+0x16b0>
   12698:	ldr	r0, [sp, #12]
   1269c:	mvn	r1, #6
   126a0:	add	r0, r0, r1
   126a4:	movw	r1, #45964	; 0xb38c
   126a8:	movt	r1, #1
   126ac:	movw	r2, #7
   126b0:	bl	11038 <strncmp@plt>
   126b4:	cmp	r0, #0
   126b8:	bne	12700 <close@plt+0x16b0>
   126bc:	ldr	r0, [sp, #12]
   126c0:	str	r0, [fp, #-4]
   126c4:	ldr	r0, [sp, #12]
   126c8:	movw	r1, #45972	; 0xb394
   126cc:	movt	r1, #1
   126d0:	movw	r2, #3
   126d4:	bl	11038 <strncmp@plt>
   126d8:	cmp	r0, #0
   126dc:	bne	126fc <close@plt+0x16ac>
   126e0:	ldr	r0, [sp, #12]
   126e4:	add	r0, r0, #3
   126e8:	str	r0, [fp, #-4]
   126ec:	ldr	r0, [fp, #-4]
   126f0:	movw	r1, #49456	; 0xc130
   126f4:	movt	r1, #2
   126f8:	str	r0, [r1]
   126fc:	b	12700 <close@plt+0x16b0>
   12700:	ldr	r0, [fp, #-4]
   12704:	movw	r1, #49500	; 0xc15c
   12708:	movt	r1, #2
   1270c:	str	r0, [r1]
   12710:	ldr	r0, [fp, #-4]
   12714:	movw	r1, #49460	; 0xc134
   12718:	movt	r1, #2
   1271c:	str	r0, [r1]
   12720:	mov	sp, fp
   12724:	pop	{fp, pc}
   12728:	push	{fp, lr}
   1272c:	mov	fp, sp
   12730:	sub	sp, sp, #24
   12734:	str	r0, [fp, #-4]
   12738:	bl	10f90 <__errno_location@plt>
   1273c:	ldr	r0, [r0]
   12740:	str	r0, [fp, #-8]
   12744:	ldr	r0, [fp, #-4]
   12748:	movw	lr, #0
   1274c:	cmp	r0, lr
   12750:	beq	12760 <close@plt+0x1710>
   12754:	ldr	r0, [fp, #-4]
   12758:	str	r0, [sp, #8]
   1275c:	b	12770 <close@plt+0x1720>
   12760:	movw	r0, #49504	; 0xc160
   12764:	movt	r0, #2
   12768:	str	r0, [sp, #8]
   1276c:	b	12770 <close@plt+0x1720>
   12770:	ldr	r0, [sp, #8]
   12774:	movw	r1, #48	; 0x30
   12778:	bl	18388 <close@plt+0x7338>
   1277c:	str	r0, [sp, #12]
   12780:	ldr	r0, [fp, #-8]
   12784:	str	r0, [sp, #4]
   12788:	bl	10f90 <__errno_location@plt>
   1278c:	ldr	r1, [sp, #4]
   12790:	str	r1, [r0]
   12794:	ldr	r0, [sp, #12]
   12798:	mov	sp, fp
   1279c:	pop	{fp, pc}
   127a0:	sub	sp, sp, #8
   127a4:	str	r0, [sp, #4]
   127a8:	ldr	r0, [sp, #4]
   127ac:	movw	r1, #0
   127b0:	cmp	r0, r1
   127b4:	beq	127c4 <close@plt+0x1774>
   127b8:	ldr	r0, [sp, #4]
   127bc:	str	r0, [sp]
   127c0:	b	127d4 <close@plt+0x1784>
   127c4:	movw	r0, #49504	; 0xc160
   127c8:	movt	r0, #2
   127cc:	str	r0, [sp]
   127d0:	b	127d4 <close@plt+0x1784>
   127d4:	ldr	r0, [sp]
   127d8:	ldr	r0, [r0]
   127dc:	add	sp, sp, #8
   127e0:	bx	lr
   127e4:	sub	sp, sp, #16
   127e8:	str	r0, [sp, #12]
   127ec:	str	r1, [sp, #8]
   127f0:	ldr	r0, [sp, #8]
   127f4:	ldr	r1, [sp, #12]
   127f8:	movw	r2, #0
   127fc:	cmp	r1, r2
   12800:	str	r0, [sp, #4]
   12804:	beq	12814 <close@plt+0x17c4>
   12808:	ldr	r0, [sp, #12]
   1280c:	str	r0, [sp]
   12810:	b	12824 <close@plt+0x17d4>
   12814:	movw	r0, #49504	; 0xc160
   12818:	movt	r0, #2
   1281c:	str	r0, [sp]
   12820:	b	12824 <close@plt+0x17d4>
   12824:	ldr	r0, [sp]
   12828:	ldr	r1, [sp, #4]
   1282c:	str	r1, [r0]
   12830:	add	sp, sp, #16
   12834:	bx	lr
   12838:	sub	sp, sp, #32
   1283c:	str	r0, [sp, #28]
   12840:	strb	r1, [sp, #27]
   12844:	str	r2, [sp, #20]
   12848:	ldrb	r0, [sp, #27]
   1284c:	strb	r0, [sp, #19]
   12850:	ldr	r0, [sp, #28]
   12854:	movw	r1, #0
   12858:	cmp	r0, r1
   1285c:	beq	1286c <close@plt+0x181c>
   12860:	ldr	r0, [sp, #28]
   12864:	str	r0, [sp]
   12868:	b	1287c <close@plt+0x182c>
   1286c:	movw	r0, #49504	; 0xc160
   12870:	movt	r0, #2
   12874:	str	r0, [sp]
   12878:	b	1287c <close@plt+0x182c>
   1287c:	ldr	r0, [sp]
   12880:	add	r0, r0, #8
   12884:	ldrb	r1, [sp, #19]
   12888:	lsr	r1, r1, #5
   1288c:	add	r0, r0, r1, lsl #2
   12890:	str	r0, [sp, #12]
   12894:	ldrb	r0, [sp, #19]
   12898:	and	r0, r0, #31
   1289c:	str	r0, [sp, #8]
   128a0:	ldr	r0, [sp, #12]
   128a4:	ldr	r0, [r0]
   128a8:	ldr	r1, [sp, #8]
   128ac:	lsr	r0, r0, r1
   128b0:	and	r0, r0, #1
   128b4:	str	r0, [sp, #4]
   128b8:	ldr	r0, [sp, #20]
   128bc:	and	r0, r0, #1
   128c0:	ldr	r1, [sp, #4]
   128c4:	eor	r0, r0, r1
   128c8:	ldr	r1, [sp, #8]
   128cc:	lsl	r0, r0, r1
   128d0:	ldr	r1, [sp, #12]
   128d4:	ldr	r2, [r1]
   128d8:	eor	r0, r2, r0
   128dc:	str	r0, [r1]
   128e0:	ldr	r0, [sp, #4]
   128e4:	add	sp, sp, #32
   128e8:	bx	lr
   128ec:	sub	sp, sp, #12
   128f0:	str	r0, [sp, #8]
   128f4:	str	r1, [sp, #4]
   128f8:	ldr	r0, [sp, #8]
   128fc:	movw	r1, #0
   12900:	cmp	r0, r1
   12904:	bne	12914 <close@plt+0x18c4>
   12908:	movw	r0, #49504	; 0xc160
   1290c:	movt	r0, #2
   12910:	str	r0, [sp, #8]
   12914:	ldr	r0, [sp, #8]
   12918:	ldr	r0, [r0, #4]
   1291c:	str	r0, [sp]
   12920:	ldr	r0, [sp, #4]
   12924:	ldr	r1, [sp, #8]
   12928:	str	r0, [r1, #4]
   1292c:	ldr	r0, [sp]
   12930:	add	sp, sp, #12
   12934:	bx	lr
   12938:	push	{fp, lr}
   1293c:	mov	fp, sp
   12940:	sub	sp, sp, #16
   12944:	str	r0, [fp, #-4]
   12948:	str	r1, [sp, #8]
   1294c:	str	r2, [sp, #4]
   12950:	ldr	r0, [fp, #-4]
   12954:	movw	r1, #0
   12958:	cmp	r0, r1
   1295c:	bne	1296c <close@plt+0x191c>
   12960:	movw	r0, #49504	; 0xc160
   12964:	movt	r0, #2
   12968:	str	r0, [fp, #-4]
   1296c:	ldr	r0, [fp, #-4]
   12970:	movw	r1, #10
   12974:	str	r1, [r0]
   12978:	ldr	r0, [sp, #8]
   1297c:	movw	r1, #0
   12980:	cmp	r0, r1
   12984:	beq	12998 <close@plt+0x1948>
   12988:	ldr	r0, [sp, #4]
   1298c:	movw	r1, #0
   12990:	cmp	r0, r1
   12994:	bne	1299c <close@plt+0x194c>
   12998:	bl	11044 <abort@plt>
   1299c:	ldr	r0, [sp, #8]
   129a0:	ldr	r1, [fp, #-4]
   129a4:	str	r0, [r1, #40]	; 0x28
   129a8:	ldr	r0, [sp, #4]
   129ac:	ldr	r1, [fp, #-4]
   129b0:	str	r0, [r1, #44]	; 0x2c
   129b4:	mov	sp, fp
   129b8:	pop	{fp, pc}
   129bc:	push	{r4, r5, r6, sl, fp, lr}
   129c0:	add	fp, sp, #16
   129c4:	sub	sp, sp, #64	; 0x40
   129c8:	ldr	ip, [fp, #8]
   129cc:	str	r0, [fp, #-20]	; 0xffffffec
   129d0:	str	r1, [fp, #-24]	; 0xffffffe8
   129d4:	str	r2, [fp, #-28]	; 0xffffffe4
   129d8:	str	r3, [fp, #-32]	; 0xffffffe0
   129dc:	ldr	r0, [fp, #8]
   129e0:	movw	r1, #0
   129e4:	cmp	r0, r1
   129e8:	str	ip, [sp, #32]
   129ec:	beq	129fc <close@plt+0x19ac>
   129f0:	ldr	r0, [fp, #8]
   129f4:	str	r0, [sp, #28]
   129f8:	b	12a0c <close@plt+0x19bc>
   129fc:	movw	r0, #49504	; 0xc160
   12a00:	movt	r0, #2
   12a04:	str	r0, [sp, #28]
   12a08:	b	12a0c <close@plt+0x19bc>
   12a0c:	ldr	r0, [sp, #28]
   12a10:	str	r0, [fp, #-36]	; 0xffffffdc
   12a14:	bl	10f90 <__errno_location@plt>
   12a18:	ldr	r0, [r0]
   12a1c:	str	r0, [sp, #40]	; 0x28
   12a20:	ldr	r0, [fp, #-20]	; 0xffffffec
   12a24:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12a28:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12a2c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12a30:	ldr	lr, [fp, #-36]	; 0xffffffdc
   12a34:	ldr	lr, [lr]
   12a38:	ldr	ip, [fp, #-36]	; 0xffffffdc
   12a3c:	ldr	ip, [ip, #4]
   12a40:	ldr	r4, [fp, #-36]	; 0xffffffdc
   12a44:	add	r4, r4, #8
   12a48:	ldr	r5, [fp, #-36]	; 0xffffffdc
   12a4c:	ldr	r5, [r5, #40]	; 0x28
   12a50:	ldr	r6, [fp, #-36]	; 0xffffffdc
   12a54:	ldr	r6, [r6, #44]	; 0x2c
   12a58:	str	lr, [sp]
   12a5c:	str	ip, [sp, #4]
   12a60:	str	r4, [sp, #8]
   12a64:	str	r5, [sp, #12]
   12a68:	str	r6, [sp, #16]
   12a6c:	bl	12a94 <close@plt+0x1a44>
   12a70:	str	r0, [sp, #36]	; 0x24
   12a74:	ldr	r0, [sp, #40]	; 0x28
   12a78:	str	r0, [sp, #24]
   12a7c:	bl	10f90 <__errno_location@plt>
   12a80:	ldr	r1, [sp, #24]
   12a84:	str	r1, [r0]
   12a88:	ldr	r0, [sp, #36]	; 0x24
   12a8c:	sub	sp, fp, #16
   12a90:	pop	{r4, r5, r6, sl, fp, pc}
   12a94:	push	{r4, r5, r6, sl, fp, lr}
   12a98:	add	fp, sp, #16
   12a9c:	sub	sp, sp, #168	; 0xa8
   12aa0:	ldr	ip, [fp, #24]
   12aa4:	ldr	lr, [fp, #20]
   12aa8:	ldr	r4, [fp, #16]
   12aac:	ldr	r5, [fp, #12]
   12ab0:	ldr	r6, [fp, #8]
   12ab4:	str	r0, [fp, #-24]	; 0xffffffe8
   12ab8:	str	r1, [fp, #-28]	; 0xffffffe4
   12abc:	str	r2, [fp, #-32]	; 0xffffffe0
   12ac0:	str	r3, [fp, #-36]	; 0xffffffdc
   12ac4:	movw	r0, #0
   12ac8:	str	r0, [fp, #-44]	; 0xffffffd4
   12acc:	str	r0, [fp, #-48]	; 0xffffffd0
   12ad0:	str	r0, [fp, #-52]	; 0xffffffcc
   12ad4:	str	r0, [fp, #-56]	; 0xffffffc8
   12ad8:	movw	r0, #0
   12adc:	strb	r0, [fp, #-57]	; 0xffffffc7
   12ae0:	str	r6, [sp, #80]	; 0x50
   12ae4:	str	lr, [sp, #76]	; 0x4c
   12ae8:	str	r4, [sp, #72]	; 0x48
   12aec:	str	r5, [sp, #68]	; 0x44
   12af0:	str	ip, [sp, #64]	; 0x40
   12af4:	bl	10ec4 <__ctype_get_mb_cur_max@plt>
   12af8:	cmp	r0, #1
   12afc:	movw	r0, #0
   12b00:	moveq	r0, #1
   12b04:	and	r0, r0, #1
   12b08:	strb	r0, [fp, #-58]	; 0xffffffc6
   12b0c:	ldr	r0, [fp, #12]
   12b10:	and	r0, r0, #2
   12b14:	cmp	r0, #0
   12b18:	movw	r0, #0
   12b1c:	movne	r0, #1
   12b20:	and	r0, r0, #1
   12b24:	strb	r0, [fp, #-59]	; 0xffffffc5
   12b28:	movw	r0, #0
   12b2c:	strb	r0, [fp, #-60]	; 0xffffffc4
   12b30:	strb	r0, [fp, #-61]	; 0xffffffc3
   12b34:	movw	r0, #1
   12b38:	strb	r0, [fp, #-62]	; 0xffffffc2
   12b3c:	ldr	r0, [fp, #8]
   12b40:	cmp	r0, #10
   12b44:	str	r0, [sp, #60]	; 0x3c
   12b48:	bhi	12d70 <close@plt+0x1d20>
   12b4c:	add	r0, pc, #8
   12b50:	ldr	r1, [sp, #60]	; 0x3c
   12b54:	ldr	r0, [r0, r1, lsl #2]
   12b58:	mov	pc, r0
   12b5c:	andeq	r2, r1, r4, ror #26
   12b60:	andeq	r2, r1, r0, ror #25
   12b64:	andeq	r2, r1, r0, lsl #26
   12b68:	ldrdeq	r2, [r1], -r8
   12b6c:	andeq	r2, r1, r8, ror #25
   12b70:	muleq	r1, r8, fp
   12b74:	andeq	r2, r1, r8, lsl #23
   12b78:	strdeq	r2, [r1], -ip
   12b7c:	andeq	r2, r1, r0, lsl ip
   12b80:	andeq	r2, r1, r0, lsl ip
   12b84:	andeq	r2, r1, r0, lsl ip
   12b88:	movw	r0, #5
   12b8c:	str	r0, [fp, #8]
   12b90:	movw	r0, #1
   12b94:	strb	r0, [fp, #-59]	; 0xffffffc5
   12b98:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12b9c:	tst	r0, #1
   12ba0:	bne	12bdc <close@plt+0x1b8c>
   12ba4:	b	12ba8 <close@plt+0x1b58>
   12ba8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12bac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12bb0:	cmp	r0, r1
   12bb4:	bcs	12bcc <close@plt+0x1b7c>
   12bb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12bbc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12bc0:	add	r0, r0, r1
   12bc4:	movw	r1, #34	; 0x22
   12bc8:	strb	r1, [r0]
   12bcc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12bd0:	add	r0, r0, #1
   12bd4:	str	r0, [fp, #-44]	; 0xffffffd4
   12bd8:	b	12bdc <close@plt+0x1b8c>
   12bdc:	movw	r0, #1
   12be0:	strb	r0, [fp, #-57]	; 0xffffffc7
   12be4:	movw	r0, #46054	; 0xb3e6
   12be8:	movt	r0, #1
   12bec:	str	r0, [fp, #-52]	; 0xffffffcc
   12bf0:	movw	r0, #1
   12bf4:	str	r0, [fp, #-56]	; 0xffffffc8
   12bf8:	b	12d74 <close@plt+0x1d24>
   12bfc:	movw	r0, #1
   12c00:	strb	r0, [fp, #-57]	; 0xffffffc7
   12c04:	movw	r0, #0
   12c08:	strb	r0, [fp, #-59]	; 0xffffffc5
   12c0c:	b	12d74 <close@plt+0x1d24>
   12c10:	ldr	r0, [fp, #8]
   12c14:	cmp	r0, #10
   12c18:	beq	12c44 <close@plt+0x1bf4>
   12c1c:	ldr	r1, [fp, #8]
   12c20:	movw	r0, #46056	; 0xb3e8
   12c24:	movt	r0, #1
   12c28:	bl	14c84 <close@plt+0x3c34>
   12c2c:	str	r0, [fp, #20]
   12c30:	ldr	r1, [fp, #8]
   12c34:	movw	r0, #46058	; 0xb3ea
   12c38:	movt	r0, #1
   12c3c:	bl	14c84 <close@plt+0x3c34>
   12c40:	str	r0, [fp, #24]
   12c44:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12c48:	tst	r0, #1
   12c4c:	bne	12cb8 <close@plt+0x1c68>
   12c50:	ldr	r0, [fp, #20]
   12c54:	str	r0, [fp, #-52]	; 0xffffffcc
   12c58:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12c5c:	ldrsb	r0, [r0]
   12c60:	cmp	r0, #0
   12c64:	beq	12cb4 <close@plt+0x1c64>
   12c68:	b	12c6c <close@plt+0x1c1c>
   12c6c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12c70:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12c74:	cmp	r0, r1
   12c78:	bcs	12c94 <close@plt+0x1c44>
   12c7c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12c80:	ldrb	r0, [r0]
   12c84:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12c88:	ldr	r2, [fp, #-44]	; 0xffffffd4
   12c8c:	add	r1, r1, r2
   12c90:	strb	r0, [r1]
   12c94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12c98:	add	r0, r0, #1
   12c9c:	str	r0, [fp, #-44]	; 0xffffffd4
   12ca0:	b	12ca4 <close@plt+0x1c54>
   12ca4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12ca8:	add	r0, r0, #1
   12cac:	str	r0, [fp, #-52]	; 0xffffffcc
   12cb0:	b	12c58 <close@plt+0x1c08>
   12cb4:	b	12cb8 <close@plt+0x1c68>
   12cb8:	movw	r0, #1
   12cbc:	strb	r0, [fp, #-57]	; 0xffffffc7
   12cc0:	ldr	r0, [fp, #24]
   12cc4:	str	r0, [fp, #-52]	; 0xffffffcc
   12cc8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12ccc:	bl	10f78 <strlen@plt>
   12cd0:	str	r0, [fp, #-56]	; 0xffffffc8
   12cd4:	b	12d74 <close@plt+0x1d24>
   12cd8:	movw	r0, #1
   12cdc:	strb	r0, [fp, #-57]	; 0xffffffc7
   12ce0:	movw	r0, #1
   12ce4:	strb	r0, [fp, #-59]	; 0xffffffc5
   12ce8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12cec:	tst	r0, #1
   12cf0:	bne	12cfc <close@plt+0x1cac>
   12cf4:	movw	r0, #1
   12cf8:	strb	r0, [fp, #-57]	; 0xffffffc7
   12cfc:	b	12d00 <close@plt+0x1cb0>
   12d00:	movw	r0, #2
   12d04:	str	r0, [fp, #8]
   12d08:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12d0c:	tst	r0, #1
   12d10:	bne	12d4c <close@plt+0x1cfc>
   12d14:	b	12d18 <close@plt+0x1cc8>
   12d18:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12d1c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12d20:	cmp	r0, r1
   12d24:	bcs	12d3c <close@plt+0x1cec>
   12d28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12d2c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12d30:	add	r0, r0, r1
   12d34:	movw	r1, #39	; 0x27
   12d38:	strb	r1, [r0]
   12d3c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12d40:	add	r0, r0, #1
   12d44:	str	r0, [fp, #-44]	; 0xffffffd4
   12d48:	b	12d4c <close@plt+0x1cfc>
   12d4c:	movw	r0, #46058	; 0xb3ea
   12d50:	movt	r0, #1
   12d54:	str	r0, [fp, #-52]	; 0xffffffcc
   12d58:	movw	r0, #1
   12d5c:	str	r0, [fp, #-56]	; 0xffffffc8
   12d60:	b	12d74 <close@plt+0x1d24>
   12d64:	movw	r0, #0
   12d68:	strb	r0, [fp, #-59]	; 0xffffffc5
   12d6c:	b	12d74 <close@plt+0x1d24>
   12d70:	bl	11044 <abort@plt>
   12d74:	movw	r0, #0
   12d78:	str	r0, [fp, #-40]	; 0xffffffd8
   12d7c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12d80:	cmn	r0, #1
   12d84:	bne	12db0 <close@plt+0x1d60>
   12d88:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12d8c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   12d90:	add	r0, r0, r1
   12d94:	ldrb	r0, [r0]
   12d98:	cmp	r0, #0
   12d9c:	movw	r0, #0
   12da0:	moveq	r0, #1
   12da4:	and	r0, r0, #1
   12da8:	str	r0, [sp, #56]	; 0x38
   12dac:	b	12dcc <close@plt+0x1d7c>
   12db0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12db4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   12db8:	cmp	r0, r1
   12dbc:	movw	r0, #0
   12dc0:	moveq	r0, #1
   12dc4:	and	r0, r0, #1
   12dc8:	str	r0, [sp, #56]	; 0x38
   12dcc:	ldr	r0, [sp, #56]	; 0x38
   12dd0:	cmp	r0, #0
   12dd4:	movw	r0, #0
   12dd8:	movne	r0, #1
   12ddc:	mvn	r1, #0
   12de0:	eor	r0, r0, r1
   12de4:	tst	r0, #1
   12de8:	beq	13fd8 <close@plt+0x2f88>
   12dec:	movw	r0, #0
   12df0:	strb	r0, [fp, #-65]	; 0xffffffbf
   12df4:	strb	r0, [fp, #-66]	; 0xffffffbe
   12df8:	strb	r0, [fp, #-67]	; 0xffffffbd
   12dfc:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   12e00:	tst	r0, #1
   12e04:	beq	12eb0 <close@plt+0x1e60>
   12e08:	ldr	r0, [fp, #8]
   12e0c:	cmp	r0, #2
   12e10:	beq	12eb0 <close@plt+0x1e60>
   12e14:	ldr	r0, [fp, #-56]	; 0xffffffc8
   12e18:	cmp	r0, #0
   12e1c:	beq	12eb0 <close@plt+0x1e60>
   12e20:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12e24:	ldr	r1, [fp, #-56]	; 0xffffffc8
   12e28:	add	r0, r0, r1
   12e2c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   12e30:	cmn	r1, #1
   12e34:	str	r0, [sp, #52]	; 0x34
   12e38:	bne	12e60 <close@plt+0x1e10>
   12e3c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   12e40:	movw	r1, #1
   12e44:	cmp	r1, r0
   12e48:	bcs	12e60 <close@plt+0x1e10>
   12e4c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12e50:	bl	10f78 <strlen@plt>
   12e54:	str	r0, [fp, #-36]	; 0xffffffdc
   12e58:	str	r0, [sp, #48]	; 0x30
   12e5c:	b	12e68 <close@plt+0x1e18>
   12e60:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12e64:	str	r0, [sp, #48]	; 0x30
   12e68:	ldr	r0, [sp, #48]	; 0x30
   12e6c:	ldr	r1, [sp, #52]	; 0x34
   12e70:	cmp	r1, r0
   12e74:	bhi	12eb0 <close@plt+0x1e60>
   12e78:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12e7c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   12e80:	add	r0, r0, r1
   12e84:	ldr	r1, [fp, #-52]	; 0xffffffcc
   12e88:	ldr	r2, [fp, #-56]	; 0xffffffc8
   12e8c:	bl	10e7c <memcmp@plt>
   12e90:	cmp	r0, #0
   12e94:	bne	12eb0 <close@plt+0x1e60>
   12e98:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   12e9c:	tst	r0, #1
   12ea0:	beq	12ea8 <close@plt+0x1e58>
   12ea4:	b	14158 <close@plt+0x3108>
   12ea8:	movw	r0, #1
   12eac:	strb	r0, [fp, #-65]	; 0xffffffbf
   12eb0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12eb4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   12eb8:	ldrb	r0, [r0, r1]
   12ebc:	strb	r0, [fp, #-63]	; 0xffffffc1
   12ec0:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   12ec4:	mov	r1, r0
   12ec8:	cmp	r0, #126	; 0x7e
   12ecc:	str	r1, [sp, #44]	; 0x2c
   12ed0:	bhi	13740 <close@plt+0x26f0>
   12ed4:	add	r0, pc, #8
   12ed8:	ldr	r1, [sp, #44]	; 0x2c
   12edc:	ldr	r0, [r0, r1, lsl #2]
   12ee0:	mov	pc, r0
   12ee4:	andeq	r3, r1, r0, ror #1
   12ee8:	andeq	r3, r1, r0, asr #14
   12eec:	andeq	r3, r1, r0, asr #14
   12ef0:	andeq	r3, r1, r0, asr #14
   12ef4:	andeq	r3, r1, r0, asr #14
   12ef8:	andeq	r3, r1, r0, asr #14
   12efc:	andeq	r3, r1, r0, asr #14
   12f00:	andeq	r3, r1, r8, ror #9
   12f04:	strdeq	r3, [r1], -r4
   12f08:	andeq	r3, r1, r4, lsr #10
   12f0c:	andeq	r3, r1, ip, lsl #10
   12f10:	andeq	r3, r1, r0, lsr r5
   12f14:	andeq	r3, r1, r0, lsl #10
   12f18:	andeq	r3, r1, r8, lsl r5
   12f1c:	andeq	r3, r1, r0, asr #14
   12f20:	andeq	r3, r1, r0, asr #14
   12f24:	andeq	r3, r1, r0, asr #14
   12f28:	andeq	r3, r1, r0, asr #14
   12f2c:	andeq	r3, r1, r0, asr #14
   12f30:	andeq	r3, r1, r0, asr #14
   12f34:	andeq	r3, r1, r0, asr #14
   12f38:	andeq	r3, r1, r0, asr #14
   12f3c:	andeq	r3, r1, r0, asr #14
   12f40:	andeq	r3, r1, r0, asr #14
   12f44:	andeq	r3, r1, r0, asr #14
   12f48:	andeq	r3, r1, r0, asr #14
   12f4c:	andeq	r3, r1, r0, asr #14
   12f50:	andeq	r3, r1, r0, asr #14
   12f54:	andeq	r3, r1, r0, asr #14
   12f58:	andeq	r3, r1, r0, asr #14
   12f5c:	andeq	r3, r1, r0, asr #14
   12f60:	andeq	r3, r1, r0, asr #14
   12f64:	andeq	r3, r1, r4, lsl r6
   12f68:	andeq	r3, r1, ip, lsl r6
   12f6c:	andeq	r3, r1, ip, lsl r6
   12f70:	andeq	r3, r1, r0, lsl #12
   12f74:	andeq	r3, r1, ip, lsl r6
   12f78:	andeq	r3, r1, r4, lsr r7
   12f7c:	andeq	r3, r1, ip, lsl r6
   12f80:	andeq	r3, r1, ip, lsr r6
   12f84:	andeq	r3, r1, ip, lsl r6
   12f88:	andeq	r3, r1, ip, lsl r6
   12f8c:	andeq	r3, r1, ip, lsl r6
   12f90:	andeq	r3, r1, r4, lsr r7
   12f94:	andeq	r3, r1, r4, lsr r7
   12f98:	andeq	r3, r1, r4, lsr r7
   12f9c:	andeq	r3, r1, r4, lsr r7
   12fa0:	andeq	r3, r1, r4, lsr r7
   12fa4:	andeq	r3, r1, r4, lsr r7
   12fa8:	andeq	r3, r1, r4, lsr r7
   12fac:	andeq	r3, r1, r4, lsr r7
   12fb0:	andeq	r3, r1, r4, lsr r7
   12fb4:	andeq	r3, r1, r4, lsr r7
   12fb8:	andeq	r3, r1, r4, lsr r7
   12fbc:	andeq	r3, r1, r4, lsr r7
   12fc0:	andeq	r3, r1, r4, lsr r7
   12fc4:	andeq	r3, r1, r4, lsr r7
   12fc8:	andeq	r3, r1, r4, lsr r7
   12fcc:	andeq	r3, r1, r4, lsr r7
   12fd0:	andeq	r3, r1, ip, lsl r6
   12fd4:	andeq	r3, r1, ip, lsl r6
   12fd8:	andeq	r3, r1, ip, lsl r6
   12fdc:	andeq	r3, r1, ip, lsl r6
   12fe0:	andeq	r3, r1, ip, ror #5
   12fe4:	andeq	r3, r1, r0, asr #14
   12fe8:	andeq	r3, r1, r4, lsr r7
   12fec:	andeq	r3, r1, r4, lsr r7
   12ff0:	andeq	r3, r1, r4, lsr r7
   12ff4:	andeq	r3, r1, r4, lsr r7
   12ff8:	andeq	r3, r1, r4, lsr r7
   12ffc:	andeq	r3, r1, r4, lsr r7
   13000:	andeq	r3, r1, r4, lsr r7
   13004:	andeq	r3, r1, r4, lsr r7
   13008:	andeq	r3, r1, r4, lsr r7
   1300c:	andeq	r3, r1, r4, lsr r7
   13010:	andeq	r3, r1, r4, lsr r7
   13014:	andeq	r3, r1, r4, lsr r7
   13018:	andeq	r3, r1, r4, lsr r7
   1301c:	andeq	r3, r1, r4, lsr r7
   13020:	andeq	r3, r1, r4, lsr r7
   13024:	andeq	r3, r1, r4, lsr r7
   13028:	andeq	r3, r1, r4, lsr r7
   1302c:	andeq	r3, r1, r4, lsr r7
   13030:	andeq	r3, r1, r4, lsr r7
   13034:	andeq	r3, r1, r4, lsr r7
   13038:	andeq	r3, r1, r4, lsr r7
   1303c:	andeq	r3, r1, r4, lsr r7
   13040:	andeq	r3, r1, r4, lsr r7
   13044:	andeq	r3, r1, r4, lsr r7
   13048:	andeq	r3, r1, r4, lsr r7
   1304c:	andeq	r3, r1, r4, lsr r7
   13050:	andeq	r3, r1, ip, lsl r6
   13054:	andeq	r3, r1, ip, lsr r5
   13058:	andeq	r3, r1, r4, lsr r7
   1305c:	andeq	r3, r1, ip, lsl r6
   13060:	andeq	r3, r1, r4, lsr r7
   13064:	andeq	r3, r1, ip, lsl r6
   13068:	andeq	r3, r1, r4, lsr r7
   1306c:	andeq	r3, r1, r4, lsr r7
   13070:	andeq	r3, r1, r4, lsr r7
   13074:	andeq	r3, r1, r4, lsr r7
   13078:	andeq	r3, r1, r4, lsr r7
   1307c:	andeq	r3, r1, r4, lsr r7
   13080:	andeq	r3, r1, r4, lsr r7
   13084:	andeq	r3, r1, r4, lsr r7
   13088:	andeq	r3, r1, r4, lsr r7
   1308c:	andeq	r3, r1, r4, lsr r7
   13090:	andeq	r3, r1, r4, lsr r7
   13094:	andeq	r3, r1, r4, lsr r7
   13098:	andeq	r3, r1, r4, lsr r7
   1309c:	andeq	r3, r1, r4, lsr r7
   130a0:	andeq	r3, r1, r4, lsr r7
   130a4:	andeq	r3, r1, r4, lsr r7
   130a8:	andeq	r3, r1, r4, lsr r7
   130ac:	andeq	r3, r1, r4, lsr r7
   130b0:	andeq	r3, r1, r4, lsr r7
   130b4:	andeq	r3, r1, r4, lsr r7
   130b8:	andeq	r3, r1, r4, lsr r7
   130bc:	andeq	r3, r1, r4, lsr r7
   130c0:	andeq	r3, r1, r4, lsr r7
   130c4:	andeq	r3, r1, r4, lsr r7
   130c8:	andeq	r3, r1, r4, lsr r7
   130cc:	andeq	r3, r1, r4, lsr r7
   130d0:	andeq	r3, r1, ip, asr #11
   130d4:	andeq	r3, r1, ip, lsl r6
   130d8:	andeq	r3, r1, ip, asr #11
   130dc:	andeq	r3, r1, r0, lsl #12
   130e0:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   130e4:	tst	r0, #1
   130e8:	beq	132d0 <close@plt+0x2280>
   130ec:	b	130f0 <close@plt+0x20a0>
   130f0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   130f4:	tst	r0, #1
   130f8:	beq	13100 <close@plt+0x20b0>
   130fc:	b	14158 <close@plt+0x3108>
   13100:	movw	r0, #1
   13104:	strb	r0, [fp, #-66]	; 0xffffffbe
   13108:	ldr	r0, [fp, #8]
   1310c:	cmp	r0, #2
   13110:	bne	131c4 <close@plt+0x2174>
   13114:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   13118:	tst	r0, #1
   1311c:	bne	131c4 <close@plt+0x2174>
   13120:	b	13124 <close@plt+0x20d4>
   13124:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13128:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1312c:	cmp	r0, r1
   13130:	bcs	13148 <close@plt+0x20f8>
   13134:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13138:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1313c:	add	r0, r0, r1
   13140:	movw	r1, #39	; 0x27
   13144:	strb	r1, [r0]
   13148:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1314c:	add	r0, r0, #1
   13150:	str	r0, [fp, #-44]	; 0xffffffd4
   13154:	b	13158 <close@plt+0x2108>
   13158:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1315c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13160:	cmp	r0, r1
   13164:	bcs	1317c <close@plt+0x212c>
   13168:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1316c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13170:	add	r0, r0, r1
   13174:	movw	r1, #36	; 0x24
   13178:	strb	r1, [r0]
   1317c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13180:	add	r0, r0, #1
   13184:	str	r0, [fp, #-44]	; 0xffffffd4
   13188:	b	1318c <close@plt+0x213c>
   1318c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13190:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13194:	cmp	r0, r1
   13198:	bcs	131b0 <close@plt+0x2160>
   1319c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   131a0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   131a4:	add	r0, r0, r1
   131a8:	movw	r1, #39	; 0x27
   131ac:	strb	r1, [r0]
   131b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   131b4:	add	r0, r0, #1
   131b8:	str	r0, [fp, #-44]	; 0xffffffd4
   131bc:	movw	r0, #1
   131c0:	strb	r0, [fp, #-60]	; 0xffffffc4
   131c4:	b	131c8 <close@plt+0x2178>
   131c8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   131cc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   131d0:	cmp	r0, r1
   131d4:	bcs	131ec <close@plt+0x219c>
   131d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   131dc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   131e0:	add	r0, r0, r1
   131e4:	movw	r1, #92	; 0x5c
   131e8:	strb	r1, [r0]
   131ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   131f0:	add	r0, r0, #1
   131f4:	str	r0, [fp, #-44]	; 0xffffffd4
   131f8:	b	131fc <close@plt+0x21ac>
   131fc:	ldr	r0, [fp, #8]
   13200:	cmp	r0, #2
   13204:	beq	132c4 <close@plt+0x2274>
   13208:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1320c:	add	r0, r0, #1
   13210:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13214:	cmp	r0, r1
   13218:	bcs	132c4 <close@plt+0x2274>
   1321c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13220:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13224:	add	r1, r1, #1
   13228:	add	r0, r0, r1
   1322c:	ldrb	r0, [r0]
   13230:	movw	r1, #48	; 0x30
   13234:	cmp	r1, r0
   13238:	bgt	132c4 <close@plt+0x2274>
   1323c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13240:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13244:	add	r1, r1, #1
   13248:	add	r0, r0, r1
   1324c:	ldrb	r0, [r0]
   13250:	cmp	r0, #57	; 0x39
   13254:	bgt	132c4 <close@plt+0x2274>
   13258:	b	1325c <close@plt+0x220c>
   1325c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13260:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13264:	cmp	r0, r1
   13268:	bcs	13280 <close@plt+0x2230>
   1326c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13270:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13274:	add	r0, r0, r1
   13278:	movw	r1, #48	; 0x30
   1327c:	strb	r1, [r0]
   13280:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13284:	add	r0, r0, #1
   13288:	str	r0, [fp, #-44]	; 0xffffffd4
   1328c:	b	13290 <close@plt+0x2240>
   13290:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13294:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13298:	cmp	r0, r1
   1329c:	bcs	132b4 <close@plt+0x2264>
   132a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   132a4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   132a8:	add	r0, r0, r1
   132ac:	movw	r1, #48	; 0x30
   132b0:	strb	r1, [r0]
   132b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   132b8:	add	r0, r0, #1
   132bc:	str	r0, [fp, #-44]	; 0xffffffd4
   132c0:	b	132c4 <close@plt+0x2274>
   132c4:	movw	r0, #48	; 0x30
   132c8:	strb	r0, [fp, #-63]	; 0xffffffc1
   132cc:	b	132e8 <close@plt+0x2298>
   132d0:	ldr	r0, [fp, #12]
   132d4:	and	r0, r0, #1
   132d8:	cmp	r0, #0
   132dc:	beq	132e4 <close@plt+0x2294>
   132e0:	b	13fc8 <close@plt+0x2f78>
   132e4:	b	132e8 <close@plt+0x2298>
   132e8:	b	13d64 <close@plt+0x2d14>
   132ec:	ldr	r0, [fp, #8]
   132f0:	cmp	r0, #2
   132f4:	str	r0, [sp, #40]	; 0x28
   132f8:	beq	13310 <close@plt+0x22c0>
   132fc:	b	13300 <close@plt+0x22b0>
   13300:	ldr	r0, [sp, #40]	; 0x28
   13304:	cmp	r0, #5
   13308:	beq	13324 <close@plt+0x22d4>
   1330c:	b	134e0 <close@plt+0x2490>
   13310:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13314:	tst	r0, #1
   13318:	beq	13320 <close@plt+0x22d0>
   1331c:	b	14158 <close@plt+0x3108>
   13320:	b	134e4 <close@plt+0x2494>
   13324:	ldr	r0, [fp, #12]
   13328:	and	r0, r0, #4
   1332c:	cmp	r0, #0
   13330:	beq	134dc <close@plt+0x248c>
   13334:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13338:	add	r0, r0, #2
   1333c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13340:	cmp	r0, r1
   13344:	bcs	134dc <close@plt+0x248c>
   13348:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1334c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13350:	add	r1, r1, #1
   13354:	add	r0, r0, r1
   13358:	ldrb	r0, [r0]
   1335c:	cmp	r0, #63	; 0x3f
   13360:	bne	134dc <close@plt+0x248c>
   13364:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13368:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1336c:	add	r0, r0, r1
   13370:	ldrb	r0, [r0, #2]
   13374:	mov	r1, r0
   13378:	cmp	r0, #33	; 0x21
   1337c:	str	r1, [sp, #36]	; 0x24
   13380:	beq	133d0 <close@plt+0x2380>
   13384:	b	13388 <close@plt+0x2338>
   13388:	ldr	r0, [sp, #36]	; 0x24
   1338c:	sub	r1, r0, #39	; 0x27
   13390:	cmp	r1, #3
   13394:	bcc	133d0 <close@plt+0x2380>
   13398:	b	1339c <close@plt+0x234c>
   1339c:	ldr	r0, [sp, #36]	; 0x24
   133a0:	cmp	r0, #45	; 0x2d
   133a4:	beq	133d0 <close@plt+0x2380>
   133a8:	b	133ac <close@plt+0x235c>
   133ac:	ldr	r0, [sp, #36]	; 0x24
   133b0:	cmp	r0, #47	; 0x2f
   133b4:	beq	133d0 <close@plt+0x2380>
   133b8:	b	133bc <close@plt+0x236c>
   133bc:	ldr	r0, [sp, #36]	; 0x24
   133c0:	sub	r1, r0, #60	; 0x3c
   133c4:	cmp	r1, #2
   133c8:	bhi	134d4 <close@plt+0x2484>
   133cc:	b	133d0 <close@plt+0x2380>
   133d0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   133d4:	tst	r0, #1
   133d8:	beq	133e0 <close@plt+0x2390>
   133dc:	b	14158 <close@plt+0x3108>
   133e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   133e4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   133e8:	add	r1, r1, #2
   133ec:	add	r0, r0, r1
   133f0:	ldrb	r0, [r0]
   133f4:	strb	r0, [fp, #-63]	; 0xffffffc1
   133f8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   133fc:	add	r0, r0, #2
   13400:	str	r0, [fp, #-40]	; 0xffffffd8
   13404:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13408:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1340c:	cmp	r0, r1
   13410:	bcs	13428 <close@plt+0x23d8>
   13414:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13418:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1341c:	add	r0, r0, r1
   13420:	movw	r1, #63	; 0x3f
   13424:	strb	r1, [r0]
   13428:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1342c:	add	r0, r0, #1
   13430:	str	r0, [fp, #-44]	; 0xffffffd4
   13434:	b	13438 <close@plt+0x23e8>
   13438:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1343c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13440:	cmp	r0, r1
   13444:	bcs	1345c <close@plt+0x240c>
   13448:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1344c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13450:	add	r0, r0, r1
   13454:	movw	r1, #34	; 0x22
   13458:	strb	r1, [r0]
   1345c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13460:	add	r0, r0, #1
   13464:	str	r0, [fp, #-44]	; 0xffffffd4
   13468:	b	1346c <close@plt+0x241c>
   1346c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13470:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13474:	cmp	r0, r1
   13478:	bcs	13490 <close@plt+0x2440>
   1347c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13480:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13484:	add	r0, r0, r1
   13488:	movw	r1, #34	; 0x22
   1348c:	strb	r1, [r0]
   13490:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13494:	add	r0, r0, #1
   13498:	str	r0, [fp, #-44]	; 0xffffffd4
   1349c:	b	134a0 <close@plt+0x2450>
   134a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   134a4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   134a8:	cmp	r0, r1
   134ac:	bcs	134c4 <close@plt+0x2474>
   134b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   134b4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   134b8:	add	r0, r0, r1
   134bc:	movw	r1, #63	; 0x3f
   134c0:	strb	r1, [r0]
   134c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   134c8:	add	r0, r0, #1
   134cc:	str	r0, [fp, #-44]	; 0xffffffd4
   134d0:	b	134d8 <close@plt+0x2488>
   134d4:	b	134d8 <close@plt+0x2488>
   134d8:	b	134dc <close@plt+0x248c>
   134dc:	b	134e4 <close@plt+0x2494>
   134e0:	b	134e4 <close@plt+0x2494>
   134e4:	b	13d64 <close@plt+0x2d14>
   134e8:	movw	r0, #97	; 0x61
   134ec:	strb	r0, [fp, #-64]	; 0xffffffc0
   134f0:	b	135b0 <close@plt+0x2560>
   134f4:	movw	r0, #98	; 0x62
   134f8:	strb	r0, [fp, #-64]	; 0xffffffc0
   134fc:	b	135b0 <close@plt+0x2560>
   13500:	movw	r0, #102	; 0x66
   13504:	strb	r0, [fp, #-64]	; 0xffffffc0
   13508:	b	135b0 <close@plt+0x2560>
   1350c:	movw	r0, #110	; 0x6e
   13510:	strb	r0, [fp, #-64]	; 0xffffffc0
   13514:	b	13590 <close@plt+0x2540>
   13518:	movw	r0, #114	; 0x72
   1351c:	strb	r0, [fp, #-64]	; 0xffffffc0
   13520:	b	13590 <close@plt+0x2540>
   13524:	movw	r0, #116	; 0x74
   13528:	strb	r0, [fp, #-64]	; 0xffffffc0
   1352c:	b	13590 <close@plt+0x2540>
   13530:	movw	r0, #118	; 0x76
   13534:	strb	r0, [fp, #-64]	; 0xffffffc0
   13538:	b	135b0 <close@plt+0x2560>
   1353c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   13540:	strb	r0, [fp, #-64]	; 0xffffffc0
   13544:	ldr	r0, [fp, #8]
   13548:	cmp	r0, #2
   1354c:	bne	13564 <close@plt+0x2514>
   13550:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13554:	tst	r0, #1
   13558:	beq	13560 <close@plt+0x2510>
   1355c:	b	14158 <close@plt+0x3108>
   13560:	b	13eec <close@plt+0x2e9c>
   13564:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   13568:	tst	r0, #1
   1356c:	beq	1358c <close@plt+0x253c>
   13570:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13574:	tst	r0, #1
   13578:	beq	1358c <close@plt+0x253c>
   1357c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13580:	cmp	r0, #0
   13584:	beq	1358c <close@plt+0x253c>
   13588:	b	13eec <close@plt+0x2e9c>
   1358c:	b	13590 <close@plt+0x2540>
   13590:	ldr	r0, [fp, #8]
   13594:	cmp	r0, #2
   13598:	bne	135ac <close@plt+0x255c>
   1359c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   135a0:	tst	r0, #1
   135a4:	beq	135ac <close@plt+0x255c>
   135a8:	b	14158 <close@plt+0x3108>
   135ac:	b	135b0 <close@plt+0x2560>
   135b0:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   135b4:	tst	r0, #1
   135b8:	beq	135c8 <close@plt+0x2578>
   135bc:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   135c0:	strb	r0, [fp, #-63]	; 0xffffffc1
   135c4:	b	13dd8 <close@plt+0x2d88>
   135c8:	b	13d64 <close@plt+0x2d14>
   135cc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   135d0:	cmn	r0, #1
   135d4:	bne	135ec <close@plt+0x259c>
   135d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   135dc:	ldrb	r0, [r0, #1]
   135e0:	cmp	r0, #0
   135e4:	beq	135fc <close@plt+0x25ac>
   135e8:	b	135f8 <close@plt+0x25a8>
   135ec:	ldr	r0, [fp, #-36]	; 0xffffffdc
   135f0:	cmp	r0, #1
   135f4:	beq	135fc <close@plt+0x25ac>
   135f8:	b	13d64 <close@plt+0x2d14>
   135fc:	b	13600 <close@plt+0x25b0>
   13600:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13604:	cmp	r0, #0
   13608:	beq	13610 <close@plt+0x25c0>
   1360c:	b	13d64 <close@plt+0x2d14>
   13610:	b	13614 <close@plt+0x25c4>
   13614:	movw	r0, #1
   13618:	strb	r0, [fp, #-67]	; 0xffffffbd
   1361c:	ldr	r0, [fp, #8]
   13620:	cmp	r0, #2
   13624:	bne	13638 <close@plt+0x25e8>
   13628:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1362c:	tst	r0, #1
   13630:	beq	13638 <close@plt+0x25e8>
   13634:	b	14158 <close@plt+0x3108>
   13638:	b	13d64 <close@plt+0x2d14>
   1363c:	movw	r0, #1
   13640:	strb	r0, [fp, #-61]	; 0xffffffc3
   13644:	strb	r0, [fp, #-67]	; 0xffffffbd
   13648:	ldr	r0, [fp, #8]
   1364c:	cmp	r0, #2
   13650:	bne	13730 <close@plt+0x26e0>
   13654:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13658:	tst	r0, #1
   1365c:	beq	13664 <close@plt+0x2614>
   13660:	b	14158 <close@plt+0x3108>
   13664:	ldr	r0, [fp, #-28]	; 0xffffffe4
   13668:	cmp	r0, #0
   1366c:	beq	1368c <close@plt+0x263c>
   13670:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13674:	cmp	r0, #0
   13678:	bne	1368c <close@plt+0x263c>
   1367c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   13680:	str	r0, [fp, #-48]	; 0xffffffd0
   13684:	movw	r0, #0
   13688:	str	r0, [fp, #-28]	; 0xffffffe4
   1368c:	b	13690 <close@plt+0x2640>
   13690:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13694:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13698:	cmp	r0, r1
   1369c:	bcs	136b4 <close@plt+0x2664>
   136a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   136a4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   136a8:	add	r0, r0, r1
   136ac:	movw	r1, #39	; 0x27
   136b0:	strb	r1, [r0]
   136b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   136b8:	add	r0, r0, #1
   136bc:	str	r0, [fp, #-44]	; 0xffffffd4
   136c0:	b	136c4 <close@plt+0x2674>
   136c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   136c8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   136cc:	cmp	r0, r1
   136d0:	bcs	136e8 <close@plt+0x2698>
   136d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   136d8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   136dc:	add	r0, r0, r1
   136e0:	movw	r1, #92	; 0x5c
   136e4:	strb	r1, [r0]
   136e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   136ec:	add	r0, r0, #1
   136f0:	str	r0, [fp, #-44]	; 0xffffffd4
   136f4:	b	136f8 <close@plt+0x26a8>
   136f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   136fc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13700:	cmp	r0, r1
   13704:	bcs	1371c <close@plt+0x26cc>
   13708:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1370c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13710:	add	r0, r0, r1
   13714:	movw	r1, #39	; 0x27
   13718:	strb	r1, [r0]
   1371c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13720:	add	r0, r0, #1
   13724:	str	r0, [fp, #-44]	; 0xffffffd4
   13728:	movw	r0, #0
   1372c:	strb	r0, [fp, #-60]	; 0xffffffc4
   13730:	b	13d64 <close@plt+0x2d14>
   13734:	movw	r0, #1
   13738:	strb	r0, [fp, #-67]	; 0xffffffbd
   1373c:	b	13d64 <close@plt+0x2d14>
   13740:	ldrb	r0, [fp, #-58]	; 0xffffffc6
   13744:	tst	r0, #1
   13748:	beq	1378c <close@plt+0x273c>
   1374c:	mov	r0, #1
   13750:	str	r0, [fp, #-72]	; 0xffffffb8
   13754:	bl	10f54 <__ctype_b_loc@plt>
   13758:	ldr	r0, [r0]
   1375c:	ldrb	lr, [fp, #-63]	; 0xffffffc1
   13760:	mov	r1, lr
   13764:	add	r0, r0, lr, lsl #1
   13768:	ldrh	r0, [r0]
   1376c:	and	r0, r0, #16384	; 0x4000
   13770:	cmp	r0, #0
   13774:	movw	r0, #0
   13778:	movne	r0, #1
   1377c:	and	r0, r0, #1
   13780:	strb	r0, [fp, #-73]	; 0xffffffb7
   13784:	str	r1, [sp, #32]
   13788:	b	13a18 <close@plt+0x29c8>
   1378c:	sub	r0, fp, #84	; 0x54
   13790:	movw	r1, #0
   13794:	and	r1, r1, #255	; 0xff
   13798:	movw	r2, #8
   1379c:	bl	10fa8 <memset@plt>
   137a0:	movw	r0, #0
   137a4:	str	r0, [fp, #-72]	; 0xffffffb8
   137a8:	movw	r0, #1
   137ac:	strb	r0, [fp, #-73]	; 0xffffffb7
   137b0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   137b4:	cmn	r0, #1
   137b8:	bne	137c8 <close@plt+0x2778>
   137bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   137c0:	bl	10f78 <strlen@plt>
   137c4:	str	r0, [fp, #-36]	; 0xffffffdc
   137c8:	b	137cc <close@plt+0x277c>
   137cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   137d0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   137d4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   137d8:	add	r1, r1, r2
   137dc:	add	r1, r0, r1
   137e0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   137e4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   137e8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   137ec:	add	r2, r2, r3
   137f0:	sub	r2, r0, r2
   137f4:	sub	r0, fp, #88	; 0x58
   137f8:	sub	r3, fp, #84	; 0x54
   137fc:	bl	18e24 <close@plt+0x7dd4>
   13800:	str	r0, [sp, #92]	; 0x5c
   13804:	ldr	r0, [sp, #92]	; 0x5c
   13808:	cmp	r0, #0
   1380c:	bne	13814 <close@plt+0x27c4>
   13810:	b	13a14 <close@plt+0x29c4>
   13814:	ldr	r0, [sp, #92]	; 0x5c
   13818:	cmn	r0, #1
   1381c:	bne	1382c <close@plt+0x27dc>
   13820:	movw	r0, #0
   13824:	strb	r0, [fp, #-73]	; 0xffffffb7
   13828:	b	13a14 <close@plt+0x29c4>
   1382c:	ldr	r0, [sp, #92]	; 0x5c
   13830:	cmn	r0, #2
   13834:	bne	138a8 <close@plt+0x2858>
   13838:	movw	r0, #0
   1383c:	strb	r0, [fp, #-73]	; 0xffffffb7
   13840:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13844:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13848:	add	r0, r0, r1
   1384c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13850:	cmp	r0, r1
   13854:	movw	r0, #0
   13858:	str	r0, [sp, #28]
   1385c:	bcs	13888 <close@plt+0x2838>
   13860:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13864:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13868:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1386c:	add	r1, r1, r2
   13870:	add	r0, r0, r1
   13874:	ldrb	r0, [r0]
   13878:	cmp	r0, #0
   1387c:	movw	r0, #0
   13880:	movne	r0, #1
   13884:	str	r0, [sp, #28]
   13888:	ldr	r0, [sp, #28]
   1388c:	tst	r0, #1
   13890:	beq	138a4 <close@plt+0x2854>
   13894:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13898:	add	r0, r0, #1
   1389c:	str	r0, [fp, #-72]	; 0xffffffb8
   138a0:	b	13840 <close@plt+0x27f0>
   138a4:	b	13a14 <close@plt+0x29c4>
   138a8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   138ac:	tst	r0, #1
   138b0:	beq	139bc <close@plt+0x296c>
   138b4:	ldr	r0, [fp, #8]
   138b8:	cmp	r0, #2
   138bc:	bne	139bc <close@plt+0x296c>
   138c0:	movw	r0, #1
   138c4:	str	r0, [sp, #88]	; 0x58
   138c8:	ldr	r0, [sp, #88]	; 0x58
   138cc:	ldr	r1, [sp, #92]	; 0x5c
   138d0:	cmp	r0, r1
   138d4:	bcs	139b8 <close@plt+0x2968>
   138d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   138dc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   138e0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   138e4:	add	r1, r1, r2
   138e8:	ldr	r2, [sp, #88]	; 0x58
   138ec:	add	r1, r1, r2
   138f0:	ldrb	r0, [r0, r1]
   138f4:	sub	r0, r0, #91	; 0x5b
   138f8:	cmp	r0, #33	; 0x21
   138fc:	str	r0, [sp, #24]
   13900:	bhi	139a0 <close@plt+0x2950>
   13904:	add	r0, pc, #8
   13908:	ldr	r1, [sp, #24]
   1390c:	ldr	r0, [r0, r1, lsl #2]
   13910:	mov	pc, r0
   13914:	muleq	r1, ip, r9
   13918:	muleq	r1, ip, r9
   1391c:	andeq	r3, r1, r0, lsr #19
   13920:	muleq	r1, ip, r9
   13924:	andeq	r3, r1, r0, lsr #19
   13928:	muleq	r1, ip, r9
   1392c:	andeq	r3, r1, r0, lsr #19
   13930:	andeq	r3, r1, r0, lsr #19
   13934:	andeq	r3, r1, r0, lsr #19
   13938:	andeq	r3, r1, r0, lsr #19
   1393c:	andeq	r3, r1, r0, lsr #19
   13940:	andeq	r3, r1, r0, lsr #19
   13944:	andeq	r3, r1, r0, lsr #19
   13948:	andeq	r3, r1, r0, lsr #19
   1394c:	andeq	r3, r1, r0, lsr #19
   13950:	andeq	r3, r1, r0, lsr #19
   13954:	andeq	r3, r1, r0, lsr #19
   13958:	andeq	r3, r1, r0, lsr #19
   1395c:	andeq	r3, r1, r0, lsr #19
   13960:	andeq	r3, r1, r0, lsr #19
   13964:	andeq	r3, r1, r0, lsr #19
   13968:	andeq	r3, r1, r0, lsr #19
   1396c:	andeq	r3, r1, r0, lsr #19
   13970:	andeq	r3, r1, r0, lsr #19
   13974:	andeq	r3, r1, r0, lsr #19
   13978:	andeq	r3, r1, r0, lsr #19
   1397c:	andeq	r3, r1, r0, lsr #19
   13980:	andeq	r3, r1, r0, lsr #19
   13984:	andeq	r3, r1, r0, lsr #19
   13988:	andeq	r3, r1, r0, lsr #19
   1398c:	andeq	r3, r1, r0, lsr #19
   13990:	andeq	r3, r1, r0, lsr #19
   13994:	andeq	r3, r1, r0, lsr #19
   13998:	muleq	r1, ip, r9
   1399c:	b	14158 <close@plt+0x3108>
   139a0:	b	139a4 <close@plt+0x2954>
   139a4:	b	139a8 <close@plt+0x2958>
   139a8:	ldr	r0, [sp, #88]	; 0x58
   139ac:	add	r0, r0, #1
   139b0:	str	r0, [sp, #88]	; 0x58
   139b4:	b	138c8 <close@plt+0x2878>
   139b8:	b	139bc <close@plt+0x296c>
   139bc:	ldr	r0, [fp, #-88]	; 0xffffffa8
   139c0:	bl	10eac <iswprint@plt>
   139c4:	cmp	r0, #0
   139c8:	bne	139d4 <close@plt+0x2984>
   139cc:	movw	r0, #0
   139d0:	strb	r0, [fp, #-73]	; 0xffffffb7
   139d4:	ldr	r0, [sp, #92]	; 0x5c
   139d8:	ldr	r1, [fp, #-72]	; 0xffffffb8
   139dc:	add	r0, r1, r0
   139e0:	str	r0, [fp, #-72]	; 0xffffffb8
   139e4:	b	139e8 <close@plt+0x2998>
   139e8:	b	139ec <close@plt+0x299c>
   139ec:	b	139f0 <close@plt+0x29a0>
   139f0:	sub	r0, fp, #84	; 0x54
   139f4:	bl	10e64 <mbsinit@plt>
   139f8:	cmp	r0, #0
   139fc:	movw	r0, #0
   13a00:	movne	r0, #1
   13a04:	mvn	lr, #0
   13a08:	eor	r0, r0, lr
   13a0c:	tst	r0, #1
   13a10:	bne	137cc <close@plt+0x277c>
   13a14:	b	13a18 <close@plt+0x29c8>
   13a18:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   13a1c:	and	r0, r0, #1
   13a20:	strb	r0, [fp, #-67]	; 0xffffffbd
   13a24:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13a28:	movw	r1, #1
   13a2c:	cmp	r1, r0
   13a30:	bcc	13a4c <close@plt+0x29fc>
   13a34:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   13a38:	tst	r0, #1
   13a3c:	beq	13d60 <close@plt+0x2d10>
   13a40:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   13a44:	tst	r0, #1
   13a48:	bne	13d60 <close@plt+0x2d10>
   13a4c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13a50:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13a54:	add	r0, r0, r1
   13a58:	str	r0, [sp, #84]	; 0x54
   13a5c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   13a60:	tst	r0, #1
   13a64:	beq	13c14 <close@plt+0x2bc4>
   13a68:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   13a6c:	tst	r0, #1
   13a70:	bne	13c14 <close@plt+0x2bc4>
   13a74:	b	13a78 <close@plt+0x2a28>
   13a78:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13a7c:	tst	r0, #1
   13a80:	beq	13a88 <close@plt+0x2a38>
   13a84:	b	14158 <close@plt+0x3108>
   13a88:	movw	r0, #1
   13a8c:	strb	r0, [fp, #-66]	; 0xffffffbe
   13a90:	ldr	r0, [fp, #8]
   13a94:	cmp	r0, #2
   13a98:	bne	13b4c <close@plt+0x2afc>
   13a9c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   13aa0:	tst	r0, #1
   13aa4:	bne	13b4c <close@plt+0x2afc>
   13aa8:	b	13aac <close@plt+0x2a5c>
   13aac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13ab0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13ab4:	cmp	r0, r1
   13ab8:	bcs	13ad0 <close@plt+0x2a80>
   13abc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13ac0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13ac4:	add	r0, r0, r1
   13ac8:	movw	r1, #39	; 0x27
   13acc:	strb	r1, [r0]
   13ad0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13ad4:	add	r0, r0, #1
   13ad8:	str	r0, [fp, #-44]	; 0xffffffd4
   13adc:	b	13ae0 <close@plt+0x2a90>
   13ae0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13ae4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13ae8:	cmp	r0, r1
   13aec:	bcs	13b04 <close@plt+0x2ab4>
   13af0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13af4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13af8:	add	r0, r0, r1
   13afc:	movw	r1, #36	; 0x24
   13b00:	strb	r1, [r0]
   13b04:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13b08:	add	r0, r0, #1
   13b0c:	str	r0, [fp, #-44]	; 0xffffffd4
   13b10:	b	13b14 <close@plt+0x2ac4>
   13b14:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13b18:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13b1c:	cmp	r0, r1
   13b20:	bcs	13b38 <close@plt+0x2ae8>
   13b24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13b28:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13b2c:	add	r0, r0, r1
   13b30:	movw	r1, #39	; 0x27
   13b34:	strb	r1, [r0]
   13b38:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13b3c:	add	r0, r0, #1
   13b40:	str	r0, [fp, #-44]	; 0xffffffd4
   13b44:	movw	r0, #1
   13b48:	strb	r0, [fp, #-60]	; 0xffffffc4
   13b4c:	b	13b50 <close@plt+0x2b00>
   13b50:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13b54:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13b58:	cmp	r0, r1
   13b5c:	bcs	13b74 <close@plt+0x2b24>
   13b60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13b64:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13b68:	add	r0, r0, r1
   13b6c:	movw	r1, #92	; 0x5c
   13b70:	strb	r1, [r0]
   13b74:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13b78:	add	r0, r0, #1
   13b7c:	str	r0, [fp, #-44]	; 0xffffffd4
   13b80:	b	13b84 <close@plt+0x2b34>
   13b84:	b	13b88 <close@plt+0x2b38>
   13b88:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13b8c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13b90:	cmp	r0, r1
   13b94:	bcs	13bb4 <close@plt+0x2b64>
   13b98:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   13b9c:	asr	r0, r0, #6
   13ba0:	add	r0, r0, #48	; 0x30
   13ba4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13ba8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13bac:	add	r1, r1, r2
   13bb0:	strb	r0, [r1]
   13bb4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13bb8:	add	r0, r0, #1
   13bbc:	str	r0, [fp, #-44]	; 0xffffffd4
   13bc0:	b	13bc4 <close@plt+0x2b74>
   13bc4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13bc8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13bcc:	cmp	r0, r1
   13bd0:	bcs	13bf4 <close@plt+0x2ba4>
   13bd4:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   13bd8:	asr	r0, r0, #3
   13bdc:	and	r0, r0, #7
   13be0:	add	r0, r0, #48	; 0x30
   13be4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13be8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13bec:	add	r1, r1, r2
   13bf0:	strb	r0, [r1]
   13bf4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13bf8:	add	r0, r0, #1
   13bfc:	str	r0, [fp, #-44]	; 0xffffffd4
   13c00:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   13c04:	and	r0, r0, #7
   13c08:	add	r0, r0, #48	; 0x30
   13c0c:	strb	r0, [fp, #-63]	; 0xffffffc1
   13c10:	b	13c60 <close@plt+0x2c10>
   13c14:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   13c18:	tst	r0, #1
   13c1c:	beq	13c5c <close@plt+0x2c0c>
   13c20:	b	13c24 <close@plt+0x2bd4>
   13c24:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c28:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13c2c:	cmp	r0, r1
   13c30:	bcs	13c48 <close@plt+0x2bf8>
   13c34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13c38:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13c3c:	add	r0, r0, r1
   13c40:	movw	r1, #92	; 0x5c
   13c44:	strb	r1, [r0]
   13c48:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c4c:	add	r0, r0, #1
   13c50:	str	r0, [fp, #-44]	; 0xffffffd4
   13c54:	movw	r0, #0
   13c58:	strb	r0, [fp, #-65]	; 0xffffffbf
   13c5c:	b	13c60 <close@plt+0x2c10>
   13c60:	ldr	r0, [sp, #84]	; 0x54
   13c64:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13c68:	add	r1, r1, #1
   13c6c:	cmp	r0, r1
   13c70:	bhi	13c78 <close@plt+0x2c28>
   13c74:	b	13d5c <close@plt+0x2d0c>
   13c78:	b	13c7c <close@plt+0x2c2c>
   13c7c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   13c80:	tst	r0, #1
   13c84:	beq	13d04 <close@plt+0x2cb4>
   13c88:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   13c8c:	tst	r0, #1
   13c90:	bne	13d04 <close@plt+0x2cb4>
   13c94:	b	13c98 <close@plt+0x2c48>
   13c98:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c9c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13ca0:	cmp	r0, r1
   13ca4:	bcs	13cbc <close@plt+0x2c6c>
   13ca8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13cac:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13cb0:	add	r0, r0, r1
   13cb4:	movw	r1, #39	; 0x27
   13cb8:	strb	r1, [r0]
   13cbc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13cc0:	add	r0, r0, #1
   13cc4:	str	r0, [fp, #-44]	; 0xffffffd4
   13cc8:	b	13ccc <close@plt+0x2c7c>
   13ccc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13cd0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13cd4:	cmp	r0, r1
   13cd8:	bcs	13cf0 <close@plt+0x2ca0>
   13cdc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13ce0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13ce4:	add	r0, r0, r1
   13ce8:	movw	r1, #39	; 0x27
   13cec:	strb	r1, [r0]
   13cf0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13cf4:	add	r0, r0, #1
   13cf8:	str	r0, [fp, #-44]	; 0xffffffd4
   13cfc:	movw	r0, #0
   13d00:	strb	r0, [fp, #-60]	; 0xffffffc4
   13d04:	b	13d08 <close@plt+0x2cb8>
   13d08:	b	13d0c <close@plt+0x2cbc>
   13d0c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13d10:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13d14:	cmp	r0, r1
   13d18:	bcs	13d30 <close@plt+0x2ce0>
   13d1c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   13d20:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13d24:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13d28:	add	r1, r1, r2
   13d2c:	strb	r0, [r1]
   13d30:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13d34:	add	r0, r0, #1
   13d38:	str	r0, [fp, #-44]	; 0xffffffd4
   13d3c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13d40:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13d44:	add	r1, r1, #1
   13d48:	str	r1, [fp, #-40]	; 0xffffffd8
   13d4c:	add	r0, r0, r1
   13d50:	ldrb	r0, [r0]
   13d54:	strb	r0, [fp, #-63]	; 0xffffffc1
   13d58:	b	13a5c <close@plt+0x2a0c>
   13d5c:	b	13eec <close@plt+0x2e9c>
   13d60:	b	13d64 <close@plt+0x2d14>
   13d64:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   13d68:	tst	r0, #1
   13d6c:	beq	13d7c <close@plt+0x2d2c>
   13d70:	ldr	r0, [fp, #8]
   13d74:	cmp	r0, #2
   13d78:	bne	13d88 <close@plt+0x2d38>
   13d7c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13d80:	tst	r0, #1
   13d84:	beq	13dc4 <close@plt+0x2d74>
   13d88:	ldr	r0, [fp, #16]
   13d8c:	movw	r1, #0
   13d90:	cmp	r0, r1
   13d94:	beq	13dc4 <close@plt+0x2d74>
   13d98:	ldr	r0, [fp, #16]
   13d9c:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   13da0:	lsr	r1, r1, #5
   13da4:	add	r0, r0, r1, lsl #2
   13da8:	ldr	r0, [r0]
   13dac:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   13db0:	and	r1, r1, #31
   13db4:	lsr	r0, r0, r1
   13db8:	and	r0, r0, #1
   13dbc:	cmp	r0, #0
   13dc0:	bne	13dd4 <close@plt+0x2d84>
   13dc4:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   13dc8:	tst	r0, #1
   13dcc:	bne	13dd4 <close@plt+0x2d84>
   13dd0:	b	13eec <close@plt+0x2e9c>
   13dd4:	b	13dd8 <close@plt+0x2d88>
   13dd8:	b	13ddc <close@plt+0x2d8c>
   13ddc:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13de0:	tst	r0, #1
   13de4:	beq	13dec <close@plt+0x2d9c>
   13de8:	b	14158 <close@plt+0x3108>
   13dec:	movw	r0, #1
   13df0:	strb	r0, [fp, #-66]	; 0xffffffbe
   13df4:	ldr	r0, [fp, #8]
   13df8:	cmp	r0, #2
   13dfc:	bne	13eb0 <close@plt+0x2e60>
   13e00:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   13e04:	tst	r0, #1
   13e08:	bne	13eb0 <close@plt+0x2e60>
   13e0c:	b	13e10 <close@plt+0x2dc0>
   13e10:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13e14:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13e18:	cmp	r0, r1
   13e1c:	bcs	13e34 <close@plt+0x2de4>
   13e20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13e24:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13e28:	add	r0, r0, r1
   13e2c:	movw	r1, #39	; 0x27
   13e30:	strb	r1, [r0]
   13e34:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13e38:	add	r0, r0, #1
   13e3c:	str	r0, [fp, #-44]	; 0xffffffd4
   13e40:	b	13e44 <close@plt+0x2df4>
   13e44:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13e48:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13e4c:	cmp	r0, r1
   13e50:	bcs	13e68 <close@plt+0x2e18>
   13e54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13e58:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13e5c:	add	r0, r0, r1
   13e60:	movw	r1, #36	; 0x24
   13e64:	strb	r1, [r0]
   13e68:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13e6c:	add	r0, r0, #1
   13e70:	str	r0, [fp, #-44]	; 0xffffffd4
   13e74:	b	13e78 <close@plt+0x2e28>
   13e78:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13e7c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13e80:	cmp	r0, r1
   13e84:	bcs	13e9c <close@plt+0x2e4c>
   13e88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13e8c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13e90:	add	r0, r0, r1
   13e94:	movw	r1, #39	; 0x27
   13e98:	strb	r1, [r0]
   13e9c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13ea0:	add	r0, r0, #1
   13ea4:	str	r0, [fp, #-44]	; 0xffffffd4
   13ea8:	movw	r0, #1
   13eac:	strb	r0, [fp, #-60]	; 0xffffffc4
   13eb0:	b	13eb4 <close@plt+0x2e64>
   13eb4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13eb8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13ebc:	cmp	r0, r1
   13ec0:	bcs	13ed8 <close@plt+0x2e88>
   13ec4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13ec8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13ecc:	add	r0, r0, r1
   13ed0:	movw	r1, #92	; 0x5c
   13ed4:	strb	r1, [r0]
   13ed8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13edc:	add	r0, r0, #1
   13ee0:	str	r0, [fp, #-44]	; 0xffffffd4
   13ee4:	b	13ee8 <close@plt+0x2e98>
   13ee8:	b	13eec <close@plt+0x2e9c>
   13eec:	b	13ef0 <close@plt+0x2ea0>
   13ef0:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   13ef4:	tst	r0, #1
   13ef8:	beq	13f78 <close@plt+0x2f28>
   13efc:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   13f00:	tst	r0, #1
   13f04:	bne	13f78 <close@plt+0x2f28>
   13f08:	b	13f0c <close@plt+0x2ebc>
   13f0c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f10:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13f14:	cmp	r0, r1
   13f18:	bcs	13f30 <close@plt+0x2ee0>
   13f1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13f20:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13f24:	add	r0, r0, r1
   13f28:	movw	r1, #39	; 0x27
   13f2c:	strb	r1, [r0]
   13f30:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f34:	add	r0, r0, #1
   13f38:	str	r0, [fp, #-44]	; 0xffffffd4
   13f3c:	b	13f40 <close@plt+0x2ef0>
   13f40:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f44:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13f48:	cmp	r0, r1
   13f4c:	bcs	13f64 <close@plt+0x2f14>
   13f50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13f54:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13f58:	add	r0, r0, r1
   13f5c:	movw	r1, #39	; 0x27
   13f60:	strb	r1, [r0]
   13f64:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f68:	add	r0, r0, #1
   13f6c:	str	r0, [fp, #-44]	; 0xffffffd4
   13f70:	movw	r0, #0
   13f74:	strb	r0, [fp, #-60]	; 0xffffffc4
   13f78:	b	13f7c <close@plt+0x2f2c>
   13f7c:	b	13f80 <close@plt+0x2f30>
   13f80:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f84:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13f88:	cmp	r0, r1
   13f8c:	bcs	13fa4 <close@plt+0x2f54>
   13f90:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   13f94:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13f98:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13f9c:	add	r1, r1, r2
   13fa0:	strb	r0, [r1]
   13fa4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13fa8:	add	r0, r0, #1
   13fac:	str	r0, [fp, #-44]	; 0xffffffd4
   13fb0:	ldrb	r0, [fp, #-67]	; 0xffffffbd
   13fb4:	tst	r0, #1
   13fb8:	bne	13fc4 <close@plt+0x2f74>
   13fbc:	movw	r0, #0
   13fc0:	strb	r0, [fp, #-62]	; 0xffffffc2
   13fc4:	b	13fc8 <close@plt+0x2f78>
   13fc8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13fcc:	add	r0, r0, #1
   13fd0:	str	r0, [fp, #-40]	; 0xffffffd8
   13fd4:	b	12d7c <close@plt+0x1d2c>
   13fd8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13fdc:	cmp	r0, #0
   13fe0:	bne	14000 <close@plt+0x2fb0>
   13fe4:	ldr	r0, [fp, #8]
   13fe8:	cmp	r0, #2
   13fec:	bne	14000 <close@plt+0x2fb0>
   13ff0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13ff4:	tst	r0, #1
   13ff8:	beq	14000 <close@plt+0x2fb0>
   13ffc:	b	14158 <close@plt+0x3108>
   14000:	ldr	r0, [fp, #8]
   14004:	cmp	r0, #2
   14008:	bne	140a8 <close@plt+0x3058>
   1400c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14010:	tst	r0, #1
   14014:	bne	140a8 <close@plt+0x3058>
   14018:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   1401c:	tst	r0, #1
   14020:	beq	140a8 <close@plt+0x3058>
   14024:	ldrb	r0, [fp, #-62]	; 0xffffffc2
   14028:	tst	r0, #1
   1402c:	beq	14074 <close@plt+0x3024>
   14030:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14034:	ldr	r1, [fp, #-48]	; 0xffffffd0
   14038:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1403c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   14040:	ldr	ip, [fp, #12]
   14044:	ldr	lr, [fp, #16]
   14048:	ldr	r4, [fp, #20]
   1404c:	ldr	r5, [fp, #24]
   14050:	movw	r6, #5
   14054:	str	r6, [sp]
   14058:	str	ip, [sp, #4]
   1405c:	str	lr, [sp, #8]
   14060:	str	r4, [sp, #12]
   14064:	str	r5, [sp, #16]
   14068:	bl	12a94 <close@plt+0x1a44>
   1406c:	str	r0, [fp, #-20]	; 0xffffffec
   14070:	b	141c0 <close@plt+0x3170>
   14074:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14078:	cmp	r0, #0
   1407c:	bne	140a0 <close@plt+0x3050>
   14080:	ldr	r0, [fp, #-48]	; 0xffffffd0
   14084:	cmp	r0, #0
   14088:	beq	140a0 <close@plt+0x3050>
   1408c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   14090:	str	r0, [fp, #-28]	; 0xffffffe4
   14094:	movw	r0, #0
   14098:	str	r0, [fp, #-44]	; 0xffffffd4
   1409c:	b	12b3c <close@plt+0x1aec>
   140a0:	b	140a4 <close@plt+0x3054>
   140a4:	b	140a8 <close@plt+0x3058>
   140a8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   140ac:	movw	r1, #0
   140b0:	cmp	r0, r1
   140b4:	beq	14128 <close@plt+0x30d8>
   140b8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   140bc:	tst	r0, #1
   140c0:	bne	14128 <close@plt+0x30d8>
   140c4:	b	140c8 <close@plt+0x3078>
   140c8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   140cc:	ldrsb	r0, [r0]
   140d0:	cmp	r0, #0
   140d4:	beq	14124 <close@plt+0x30d4>
   140d8:	b	140dc <close@plt+0x308c>
   140dc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   140e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   140e4:	cmp	r0, r1
   140e8:	bcs	14104 <close@plt+0x30b4>
   140ec:	ldr	r0, [fp, #-52]	; 0xffffffcc
   140f0:	ldrb	r0, [r0]
   140f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   140f8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   140fc:	add	r1, r1, r2
   14100:	strb	r0, [r1]
   14104:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14108:	add	r0, r0, #1
   1410c:	str	r0, [fp, #-44]	; 0xffffffd4
   14110:	b	14114 <close@plt+0x30c4>
   14114:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14118:	add	r0, r0, #1
   1411c:	str	r0, [fp, #-52]	; 0xffffffcc
   14120:	b	140c8 <close@plt+0x3078>
   14124:	b	14128 <close@plt+0x30d8>
   14128:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1412c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14130:	cmp	r0, r1
   14134:	bcs	1414c <close@plt+0x30fc>
   14138:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1413c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14140:	add	r0, r0, r1
   14144:	movw	r1, #0
   14148:	strb	r1, [r0]
   1414c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14150:	str	r0, [fp, #-20]	; 0xffffffec
   14154:	b	141c0 <close@plt+0x3170>
   14158:	ldr	r0, [fp, #8]
   1415c:	cmp	r0, #2
   14160:	bne	14178 <close@plt+0x3128>
   14164:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14168:	tst	r0, #1
   1416c:	beq	14178 <close@plt+0x3128>
   14170:	movw	r0, #4
   14174:	str	r0, [fp, #8]
   14178:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1417c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14180:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14184:	ldr	r3, [fp, #-36]	; 0xffffffdc
   14188:	ldr	ip, [fp, #8]
   1418c:	ldr	lr, [fp, #12]
   14190:	mvn	r4, #2
   14194:	and	lr, lr, r4
   14198:	ldr	r4, [fp, #20]
   1419c:	ldr	r5, [fp, #24]
   141a0:	str	ip, [sp]
   141a4:	str	lr, [sp, #4]
   141a8:	movw	ip, #0
   141ac:	str	ip, [sp, #8]
   141b0:	str	r4, [sp, #12]
   141b4:	str	r5, [sp, #16]
   141b8:	bl	12a94 <close@plt+0x1a44>
   141bc:	str	r0, [fp, #-20]	; 0xffffffec
   141c0:	ldr	r0, [fp, #-20]	; 0xffffffec
   141c4:	sub	sp, fp, #16
   141c8:	pop	{r4, r5, r6, sl, fp, pc}
   141cc:	push	{fp, lr}
   141d0:	mov	fp, sp
   141d4:	sub	sp, sp, #16
   141d8:	str	r0, [fp, #-4]
   141dc:	str	r1, [sp, #8]
   141e0:	str	r2, [sp, #4]
   141e4:	ldr	r0, [fp, #-4]
   141e8:	ldr	r1, [sp, #8]
   141ec:	ldr	r3, [sp, #4]
   141f0:	movw	r2, #0
   141f4:	bl	14200 <close@plt+0x31b0>
   141f8:	mov	sp, fp
   141fc:	pop	{fp, pc}
   14200:	push	{r4, r5, r6, sl, fp, lr}
   14204:	add	fp, sp, #16
   14208:	sub	sp, sp, #72	; 0x48
   1420c:	str	r0, [fp, #-20]	; 0xffffffec
   14210:	str	r1, [fp, #-24]	; 0xffffffe8
   14214:	str	r2, [fp, #-28]	; 0xffffffe4
   14218:	str	r3, [fp, #-32]	; 0xffffffe0
   1421c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14220:	movw	r1, #0
   14224:	cmp	r0, r1
   14228:	beq	14238 <close@plt+0x31e8>
   1422c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14230:	str	r0, [sp, #32]
   14234:	b	14248 <close@plt+0x31f8>
   14238:	movw	r0, #49504	; 0xc160
   1423c:	movt	r0, #2
   14240:	str	r0, [sp, #32]
   14244:	b	14248 <close@plt+0x31f8>
   14248:	ldr	r0, [sp, #32]
   1424c:	str	r0, [fp, #-36]	; 0xffffffdc
   14250:	bl	10f90 <__errno_location@plt>
   14254:	ldr	r0, [r0]
   14258:	str	r0, [fp, #-40]	; 0xffffffd8
   1425c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14260:	ldr	r0, [r0, #4]
   14264:	ldr	lr, [fp, #-28]	; 0xffffffe4
   14268:	movw	r1, #0
   1426c:	cmp	lr, r1
   14270:	movw	lr, #0
   14274:	movne	lr, #1
   14278:	tst	lr, #1
   1427c:	mov	lr, r1
   14280:	moveq	lr, #1
   14284:	orr	r0, r0, lr
   14288:	str	r0, [sp, #44]	; 0x2c
   1428c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14290:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14294:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14298:	ldr	r0, [r0]
   1429c:	ldr	lr, [sp, #44]	; 0x2c
   142a0:	ldr	ip, [fp, #-36]	; 0xffffffdc
   142a4:	add	ip, ip, #8
   142a8:	ldr	r4, [fp, #-36]	; 0xffffffdc
   142ac:	ldr	r4, [r4, #40]	; 0x28
   142b0:	ldr	r5, [fp, #-36]	; 0xffffffdc
   142b4:	ldr	r5, [r5, #44]	; 0x2c
   142b8:	str	r0, [sp, #28]
   142bc:	mov	r0, r1
   142c0:	ldr	r6, [sp, #28]
   142c4:	str	r6, [sp]
   142c8:	str	lr, [sp, #4]
   142cc:	str	ip, [sp, #8]
   142d0:	str	r4, [sp, #12]
   142d4:	str	r5, [sp, #16]
   142d8:	bl	12a94 <close@plt+0x1a44>
   142dc:	add	r0, r0, #1
   142e0:	str	r0, [sp, #40]	; 0x28
   142e4:	ldr	r0, [sp, #40]	; 0x28
   142e8:	bl	15724 <close@plt+0x46d4>
   142ec:	str	r0, [sp, #36]	; 0x24
   142f0:	ldr	r0, [sp, #36]	; 0x24
   142f4:	ldr	r1, [sp, #40]	; 0x28
   142f8:	ldr	r2, [fp, #-20]	; 0xffffffec
   142fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14300:	ldr	ip, [fp, #-36]	; 0xffffffdc
   14304:	ldr	ip, [ip]
   14308:	ldr	lr, [sp, #44]	; 0x2c
   1430c:	ldr	r4, [fp, #-36]	; 0xffffffdc
   14310:	add	r4, r4, #8
   14314:	ldr	r5, [fp, #-36]	; 0xffffffdc
   14318:	ldr	r5, [r5, #40]	; 0x28
   1431c:	ldr	r6, [fp, #-36]	; 0xffffffdc
   14320:	ldr	r6, [r6, #44]	; 0x2c
   14324:	str	ip, [sp]
   14328:	str	lr, [sp, #4]
   1432c:	str	r4, [sp, #8]
   14330:	str	r5, [sp, #12]
   14334:	str	r6, [sp, #16]
   14338:	bl	12a94 <close@plt+0x1a44>
   1433c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14340:	str	r0, [sp, #24]
   14344:	str	r1, [sp, #20]
   14348:	bl	10f90 <__errno_location@plt>
   1434c:	ldr	r1, [sp, #20]
   14350:	str	r1, [r0]
   14354:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14358:	movw	r2, #0
   1435c:	cmp	r0, r2
   14360:	beq	14374 <close@plt+0x3324>
   14364:	ldr	r0, [sp, #40]	; 0x28
   14368:	sub	r0, r0, #1
   1436c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14370:	str	r0, [r1]
   14374:	ldr	r0, [sp, #36]	; 0x24
   14378:	sub	sp, fp, #16
   1437c:	pop	{r4, r5, r6, sl, fp, pc}
   14380:	push	{fp, lr}
   14384:	mov	fp, sp
   14388:	sub	sp, sp, #8
   1438c:	movw	r0, #49392	; 0xc0f0
   14390:	movt	r0, #2
   14394:	ldr	r0, [r0]
   14398:	str	r0, [sp, #4]
   1439c:	movw	r0, #1
   143a0:	str	r0, [sp]
   143a4:	ldr	r0, [sp]
   143a8:	movw	r1, #49396	; 0xc0f4
   143ac:	movt	r1, #2
   143b0:	ldr	r1, [r1]
   143b4:	cmp	r0, r1
   143b8:	bge	143e0 <close@plt+0x3390>
   143bc:	ldr	r0, [sp, #4]
   143c0:	ldr	r1, [sp]
   143c4:	add	r0, r0, r1, lsl #3
   143c8:	ldr	r0, [r0, #4]
   143cc:	bl	1234c <close@plt+0x12fc>
   143d0:	ldr	r0, [sp]
   143d4:	add	r0, r0, #1
   143d8:	str	r0, [sp]
   143dc:	b	143a4 <close@plt+0x3354>
   143e0:	ldr	r0, [sp, #4]
   143e4:	ldr	r0, [r0, #4]
   143e8:	movw	r1, #49552	; 0xc190
   143ec:	movt	r1, #2
   143f0:	cmp	r0, r1
   143f4:	beq	14420 <close@plt+0x33d0>
   143f8:	ldr	r0, [sp, #4]
   143fc:	ldr	r0, [r0, #4]
   14400:	bl	1234c <close@plt+0x12fc>
   14404:	movw	r0, #256	; 0x100
   14408:	movw	lr, #49400	; 0xc0f8
   1440c:	movt	lr, #2
   14410:	str	r0, [lr]
   14414:	movw	r0, #49552	; 0xc190
   14418:	movt	r0, #2
   1441c:	str	r0, [lr, #4]
   14420:	ldr	r0, [sp, #4]
   14424:	movw	r1, #49400	; 0xc0f8
   14428:	movt	r1, #2
   1442c:	cmp	r0, r1
   14430:	beq	14450 <close@plt+0x3400>
   14434:	ldr	r0, [sp, #4]
   14438:	bl	1234c <close@plt+0x12fc>
   1443c:	movw	r0, #49392	; 0xc0f0
   14440:	movt	r0, #2
   14444:	movw	lr, #49400	; 0xc0f8
   14448:	movt	lr, #2
   1444c:	str	lr, [r0]
   14450:	movw	r0, #49396	; 0xc0f4
   14454:	movt	r0, #2
   14458:	movw	r1, #1
   1445c:	str	r1, [r0]
   14460:	mov	sp, fp
   14464:	pop	{fp, pc}
   14468:	push	{fp, lr}
   1446c:	mov	fp, sp
   14470:	sub	sp, sp, #8
   14474:	str	r0, [sp, #4]
   14478:	str	r1, [sp]
   1447c:	ldr	r0, [sp, #4]
   14480:	ldr	r1, [sp]
   14484:	mvn	r2, #0
   14488:	movw	r3, #49504	; 0xc160
   1448c:	movt	r3, #2
   14490:	bl	1449c <close@plt+0x344c>
   14494:	mov	sp, fp
   14498:	pop	{fp, pc}
   1449c:	push	{r4, r5, r6, sl, fp, lr}
   144a0:	add	fp, sp, #16
   144a4:	sub	sp, sp, #88	; 0x58
   144a8:	str	r0, [fp, #-20]	; 0xffffffec
   144ac:	str	r1, [fp, #-24]	; 0xffffffe8
   144b0:	str	r2, [fp, #-28]	; 0xffffffe4
   144b4:	str	r3, [fp, #-32]	; 0xffffffe0
   144b8:	bl	10f90 <__errno_location@plt>
   144bc:	ldr	r1, [pc, #676]	; 14768 <close@plt+0x3718>
   144c0:	ldr	r0, [r0]
   144c4:	str	r0, [fp, #-36]	; 0xffffffdc
   144c8:	movw	r0, #49392	; 0xc0f0
   144cc:	movt	r0, #2
   144d0:	ldr	r0, [r0]
   144d4:	str	r0, [fp, #-40]	; 0xffffffd8
   144d8:	str	r1, [fp, #-44]	; 0xffffffd4
   144dc:	ldr	r0, [fp, #-20]	; 0xffffffec
   144e0:	movw	r1, #0
   144e4:	cmp	r1, r0
   144e8:	bgt	144fc <close@plt+0x34ac>
   144ec:	ldr	r0, [fp, #-20]	; 0xffffffec
   144f0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   144f4:	cmp	r0, r1
   144f8:	blt	14500 <close@plt+0x34b0>
   144fc:	bl	11044 <abort@plt>
   14500:	movw	r0, #49396	; 0xc0f4
   14504:	movt	r0, #2
   14508:	ldr	r0, [r0]
   1450c:	ldr	r1, [fp, #-20]	; 0xffffffec
   14510:	cmp	r0, r1
   14514:	bgt	1460c <close@plt+0x35bc>
   14518:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1451c:	movw	r1, #49400	; 0xc0f8
   14520:	movt	r1, #2
   14524:	cmp	r0, r1
   14528:	movw	r0, #0
   1452c:	moveq	r0, #1
   14530:	and	r0, r0, #1
   14534:	strb	r0, [fp, #-45]	; 0xffffffd3
   14538:	movw	r0, #49396	; 0xc0f4
   1453c:	movt	r0, #2
   14540:	ldr	r0, [r0]
   14544:	str	r0, [sp, #52]	; 0x34
   14548:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   1454c:	tst	r0, #1
   14550:	beq	14560 <close@plt+0x3510>
   14554:	movw	r0, #0
   14558:	str	r0, [sp, #32]
   1455c:	b	14568 <close@plt+0x3518>
   14560:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14564:	str	r0, [sp, #32]
   14568:	ldr	r0, [sp, #32]
   1456c:	ldr	r1, [fp, #-20]	; 0xffffffec
   14570:	movw	r2, #49396	; 0xc0f4
   14574:	movt	r2, #2
   14578:	ldr	r2, [r2]
   1457c:	sub	r1, r1, r2
   14580:	add	r2, r1, #1
   14584:	ldr	r3, [fp, #-44]	; 0xffffffd4
   14588:	add	r1, sp, #52	; 0x34
   1458c:	movw	ip, #8
   14590:	str	ip, [sp]
   14594:	bl	15960 <close@plt+0x4910>
   14598:	str	r0, [fp, #-40]	; 0xffffffd8
   1459c:	movw	r1, #49392	; 0xc0f0
   145a0:	movt	r1, #2
   145a4:	str	r0, [r1]
   145a8:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   145ac:	tst	r0, #1
   145b0:	beq	145d0 <close@plt+0x3580>
   145b4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   145b8:	movw	r1, #49400	; 0xc0f8
   145bc:	movt	r1, #2
   145c0:	ldr	r2, [r1]
   145c4:	str	r2, [r0]
   145c8:	ldr	r1, [r1, #4]
   145cc:	str	r1, [r0, #4]
   145d0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   145d4:	movw	r1, #49396	; 0xc0f4
   145d8:	movt	r1, #2
   145dc:	ldr	r1, [r1]
   145e0:	add	r0, r0, r1, lsl #3
   145e4:	ldr	r2, [sp, #52]	; 0x34
   145e8:	sub	r1, r2, r1
   145ec:	lsl	r2, r1, #3
   145f0:	movw	r1, #0
   145f4:	and	r1, r1, #255	; 0xff
   145f8:	bl	10fa8 <memset@plt>
   145fc:	ldr	r0, [sp, #52]	; 0x34
   14600:	movw	r1, #49396	; 0xc0f4
   14604:	movt	r1, #2
   14608:	str	r0, [r1]
   1460c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14610:	ldr	r1, [fp, #-20]	; 0xffffffec
   14614:	ldr	r0, [r0, r1, lsl #3]
   14618:	str	r0, [sp, #48]	; 0x30
   1461c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14620:	ldr	r1, [fp, #-20]	; 0xffffffec
   14624:	add	r0, r0, r1, lsl #3
   14628:	ldr	r0, [r0, #4]
   1462c:	str	r0, [sp, #44]	; 0x2c
   14630:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14634:	ldr	r0, [r0, #4]
   14638:	orr	r0, r0, #1
   1463c:	str	r0, [sp, #40]	; 0x28
   14640:	ldr	r0, [sp, #44]	; 0x2c
   14644:	ldr	r1, [sp, #48]	; 0x30
   14648:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1464c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14650:	ldr	ip, [fp, #-32]	; 0xffffffe0
   14654:	ldr	ip, [ip]
   14658:	ldr	lr, [sp, #40]	; 0x28
   1465c:	ldr	r4, [fp, #-32]	; 0xffffffe0
   14660:	add	r4, r4, #8
   14664:	ldr	r5, [fp, #-32]	; 0xffffffe0
   14668:	ldr	r5, [r5, #40]	; 0x28
   1466c:	ldr	r6, [fp, #-32]	; 0xffffffe0
   14670:	ldr	r6, [r6, #44]	; 0x2c
   14674:	str	ip, [sp]
   14678:	str	lr, [sp, #4]
   1467c:	str	r4, [sp, #8]
   14680:	str	r5, [sp, #12]
   14684:	str	r6, [sp, #16]
   14688:	bl	12a94 <close@plt+0x1a44>
   1468c:	str	r0, [sp, #36]	; 0x24
   14690:	ldr	r0, [sp, #48]	; 0x30
   14694:	ldr	r1, [sp, #36]	; 0x24
   14698:	cmp	r0, r1
   1469c:	bhi	14748 <close@plt+0x36f8>
   146a0:	ldr	r0, [sp, #36]	; 0x24
   146a4:	add	r0, r0, #1
   146a8:	str	r0, [sp, #48]	; 0x30
   146ac:	ldr	r1, [fp, #-40]	; 0xffffffd8
   146b0:	ldr	r2, [fp, #-20]	; 0xffffffec
   146b4:	add	r1, r1, r2, lsl #3
   146b8:	str	r0, [r1]
   146bc:	ldr	r0, [sp, #44]	; 0x2c
   146c0:	movw	r1, #49552	; 0xc190
   146c4:	movt	r1, #2
   146c8:	cmp	r0, r1
   146cc:	beq	146d8 <close@plt+0x3688>
   146d0:	ldr	r0, [sp, #44]	; 0x2c
   146d4:	bl	1234c <close@plt+0x12fc>
   146d8:	ldr	r0, [sp, #48]	; 0x30
   146dc:	bl	15724 <close@plt+0x46d4>
   146e0:	mov	lr, r0
   146e4:	str	r0, [sp, #44]	; 0x2c
   146e8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   146ec:	ldr	r1, [fp, #-20]	; 0xffffffec
   146f0:	add	r0, r0, r1, lsl #3
   146f4:	str	lr, [r0, #4]
   146f8:	ldr	r0, [sp, #44]	; 0x2c
   146fc:	ldr	r1, [sp, #48]	; 0x30
   14700:	ldr	r2, [fp, #-24]	; 0xffffffe8
   14704:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14708:	ldr	lr, [fp, #-32]	; 0xffffffe0
   1470c:	ldr	lr, [lr]
   14710:	ldr	ip, [sp, #40]	; 0x28
   14714:	ldr	r4, [fp, #-32]	; 0xffffffe0
   14718:	add	r4, r4, #8
   1471c:	ldr	r5, [fp, #-32]	; 0xffffffe0
   14720:	ldr	r5, [r5, #40]	; 0x28
   14724:	ldr	r6, [fp, #-32]	; 0xffffffe0
   14728:	ldr	r6, [r6, #44]	; 0x2c
   1472c:	str	lr, [sp]
   14730:	str	ip, [sp, #4]
   14734:	str	r4, [sp, #8]
   14738:	str	r5, [sp, #12]
   1473c:	str	r6, [sp, #16]
   14740:	bl	12a94 <close@plt+0x1a44>
   14744:	str	r0, [sp, #28]
   14748:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1474c:	str	r0, [sp, #24]
   14750:	bl	10f90 <__errno_location@plt>
   14754:	ldr	lr, [sp, #24]
   14758:	str	lr, [r0]
   1475c:	ldr	r0, [sp, #44]	; 0x2c
   14760:	sub	sp, fp, #16
   14764:	pop	{r4, r5, r6, sl, fp, pc}
   14768:	svcvc	0x00ffffff
   1476c:	push	{fp, lr}
   14770:	mov	fp, sp
   14774:	sub	sp, sp, #16
   14778:	str	r0, [fp, #-4]
   1477c:	str	r1, [sp, #8]
   14780:	str	r2, [sp, #4]
   14784:	ldr	r0, [fp, #-4]
   14788:	ldr	r1, [sp, #8]
   1478c:	ldr	r2, [sp, #4]
   14790:	movw	r3, #49504	; 0xc160
   14794:	movt	r3, #2
   14798:	bl	1449c <close@plt+0x344c>
   1479c:	mov	sp, fp
   147a0:	pop	{fp, pc}
   147a4:	push	{fp, lr}
   147a8:	mov	fp, sp
   147ac:	sub	sp, sp, #8
   147b0:	str	r0, [sp, #4]
   147b4:	ldr	r1, [sp, #4]
   147b8:	movw	r0, #0
   147bc:	bl	14468 <close@plt+0x3418>
   147c0:	mov	sp, fp
   147c4:	pop	{fp, pc}
   147c8:	push	{fp, lr}
   147cc:	mov	fp, sp
   147d0:	sub	sp, sp, #8
   147d4:	str	r0, [sp, #4]
   147d8:	str	r1, [sp]
   147dc:	ldr	r1, [sp, #4]
   147e0:	ldr	r2, [sp]
   147e4:	movw	r0, #0
   147e8:	bl	1476c <close@plt+0x371c>
   147ec:	mov	sp, fp
   147f0:	pop	{fp, pc}
   147f4:	push	{fp, lr}
   147f8:	mov	fp, sp
   147fc:	sub	sp, sp, #64	; 0x40
   14800:	str	r0, [fp, #-4]
   14804:	str	r1, [fp, #-8]
   14808:	str	r2, [fp, #-12]
   1480c:	ldr	r1, [fp, #-8]
   14810:	add	r0, sp, #4
   14814:	bl	14834 <close@plt+0x37e4>
   14818:	ldr	r0, [fp, #-4]
   1481c:	ldr	r1, [fp, #-12]
   14820:	mvn	r2, #0
   14824:	add	r3, sp, #4
   14828:	bl	1449c <close@plt+0x344c>
   1482c:	mov	sp, fp
   14830:	pop	{fp, pc}
   14834:	push	{fp, lr}
   14838:	mov	fp, sp
   1483c:	sub	sp, sp, #8
   14840:	str	r1, [sp, #4]
   14844:	mov	r1, r0
   14848:	str	r0, [sp]
   1484c:	mov	r0, r1
   14850:	movw	r1, #0
   14854:	and	r1, r1, #255	; 0xff
   14858:	movw	r2, #48	; 0x30
   1485c:	bl	10fa8 <memset@plt>
   14860:	ldr	r0, [sp, #4]
   14864:	cmp	r0, #10
   14868:	bne	14870 <close@plt+0x3820>
   1486c:	bl	11044 <abort@plt>
   14870:	ldr	r0, [sp, #4]
   14874:	ldr	r1, [sp]
   14878:	str	r0, [r1]
   1487c:	mov	sp, fp
   14880:	pop	{fp, pc}
   14884:	push	{fp, lr}
   14888:	mov	fp, sp
   1488c:	sub	sp, sp, #64	; 0x40
   14890:	str	r0, [fp, #-4]
   14894:	str	r1, [fp, #-8]
   14898:	str	r2, [fp, #-12]
   1489c:	str	r3, [fp, #-16]
   148a0:	ldr	r1, [fp, #-8]
   148a4:	mov	r0, sp
   148a8:	bl	14834 <close@plt+0x37e4>
   148ac:	ldr	r0, [fp, #-4]
   148b0:	ldr	r1, [fp, #-12]
   148b4:	ldr	r2, [fp, #-16]
   148b8:	mov	r3, sp
   148bc:	bl	1449c <close@plt+0x344c>
   148c0:	mov	sp, fp
   148c4:	pop	{fp, pc}
   148c8:	push	{fp, lr}
   148cc:	mov	fp, sp
   148d0:	sub	sp, sp, #8
   148d4:	str	r0, [sp, #4]
   148d8:	str	r1, [sp]
   148dc:	ldr	r1, [sp, #4]
   148e0:	ldr	r2, [sp]
   148e4:	movw	r0, #0
   148e8:	bl	147f4 <close@plt+0x37a4>
   148ec:	mov	sp, fp
   148f0:	pop	{fp, pc}
   148f4:	push	{fp, lr}
   148f8:	mov	fp, sp
   148fc:	sub	sp, sp, #16
   14900:	str	r0, [fp, #-4]
   14904:	str	r1, [sp, #8]
   14908:	str	r2, [sp, #4]
   1490c:	ldr	r1, [fp, #-4]
   14910:	ldr	r2, [sp, #8]
   14914:	ldr	r3, [sp, #4]
   14918:	movw	r0, #0
   1491c:	bl	14884 <close@plt+0x3834>
   14920:	mov	sp, fp
   14924:	pop	{fp, pc}
   14928:	push	{fp, lr}
   1492c:	mov	fp, sp
   14930:	sub	sp, sp, #72	; 0x48
   14934:	movw	r3, #49504	; 0xc160
   14938:	movt	r3, #2
   1493c:	str	r0, [fp, #-4]
   14940:	str	r1, [fp, #-8]
   14944:	strb	r2, [fp, #-9]
   14948:	add	r0, sp, #12
   1494c:	mov	r1, r0
   14950:	str	r0, [sp, #8]
   14954:	mov	r0, r1
   14958:	mov	r1, r3
   1495c:	movw	r2, #48	; 0x30
   14960:	bl	10e4c <memcpy@plt>
   14964:	ldr	r0, [sp, #8]
   14968:	ldrb	r1, [fp, #-9]
   1496c:	movw	r2, #1
   14970:	bl	12838 <close@plt+0x17e8>
   14974:	ldr	r1, [fp, #-4]
   14978:	ldr	r2, [fp, #-8]
   1497c:	movw	r3, #0
   14980:	str	r0, [sp, #4]
   14984:	mov	r0, r3
   14988:	add	r3, sp, #12
   1498c:	bl	1449c <close@plt+0x344c>
   14990:	mov	sp, fp
   14994:	pop	{fp, pc}
   14998:	push	{fp, lr}
   1499c:	mov	fp, sp
   149a0:	sub	sp, sp, #8
   149a4:	str	r0, [sp, #4]
   149a8:	strb	r1, [sp, #3]
   149ac:	ldr	r0, [sp, #4]
   149b0:	mvn	r1, #0
   149b4:	ldrb	r2, [sp, #3]
   149b8:	bl	14928 <close@plt+0x38d8>
   149bc:	mov	sp, fp
   149c0:	pop	{fp, pc}
   149c4:	push	{fp, lr}
   149c8:	mov	fp, sp
   149cc:	sub	sp, sp, #8
   149d0:	str	r0, [sp, #4]
   149d4:	ldr	r0, [sp, #4]
   149d8:	movw	r1, #58	; 0x3a
   149dc:	and	r1, r1, #255	; 0xff
   149e0:	bl	14998 <close@plt+0x3948>
   149e4:	mov	sp, fp
   149e8:	pop	{fp, pc}
   149ec:	push	{fp, lr}
   149f0:	mov	fp, sp
   149f4:	sub	sp, sp, #8
   149f8:	str	r0, [sp, #4]
   149fc:	str	r1, [sp]
   14a00:	ldr	r0, [sp, #4]
   14a04:	ldr	r1, [sp]
   14a08:	movw	r2, #58	; 0x3a
   14a0c:	and	r2, r2, #255	; 0xff
   14a10:	bl	14928 <close@plt+0x38d8>
   14a14:	mov	sp, fp
   14a18:	pop	{fp, pc}
   14a1c:	push	{fp, lr}
   14a20:	mov	fp, sp
   14a24:	sub	sp, sp, #120	; 0x78
   14a28:	str	r0, [fp, #-4]
   14a2c:	str	r1, [fp, #-8]
   14a30:	str	r2, [fp, #-12]
   14a34:	ldr	r1, [fp, #-8]
   14a38:	add	r0, sp, #12
   14a3c:	bl	14834 <close@plt+0x37e4>
   14a40:	add	r0, sp, #60	; 0x3c
   14a44:	mov	r1, r0
   14a48:	add	r2, sp, #12
   14a4c:	str	r0, [sp, #8]
   14a50:	mov	r0, r1
   14a54:	mov	r1, r2
   14a58:	movw	r2, #48	; 0x30
   14a5c:	bl	10e4c <memcpy@plt>
   14a60:	ldr	r0, [sp, #8]
   14a64:	movw	r1, #58	; 0x3a
   14a68:	and	r1, r1, #255	; 0xff
   14a6c:	movw	r2, #1
   14a70:	bl	12838 <close@plt+0x17e8>
   14a74:	ldr	r1, [fp, #-4]
   14a78:	ldr	r2, [fp, #-12]
   14a7c:	str	r0, [sp, #4]
   14a80:	mov	r0, r1
   14a84:	mov	r1, r2
   14a88:	mvn	r2, #0
   14a8c:	add	r3, sp, #60	; 0x3c
   14a90:	bl	1449c <close@plt+0x344c>
   14a94:	mov	sp, fp
   14a98:	pop	{fp, pc}
   14a9c:	push	{fp, lr}
   14aa0:	mov	fp, sp
   14aa4:	sub	sp, sp, #24
   14aa8:	str	r0, [fp, #-4]
   14aac:	str	r1, [fp, #-8]
   14ab0:	str	r2, [sp, #12]
   14ab4:	str	r3, [sp, #8]
   14ab8:	ldr	r0, [fp, #-4]
   14abc:	ldr	r1, [fp, #-8]
   14ac0:	ldr	r2, [sp, #12]
   14ac4:	ldr	r3, [sp, #8]
   14ac8:	mvn	ip, #0
   14acc:	str	ip, [sp]
   14ad0:	bl	14adc <close@plt+0x3a8c>
   14ad4:	mov	sp, fp
   14ad8:	pop	{fp, pc}
   14adc:	push	{fp, lr}
   14ae0:	mov	fp, sp
   14ae4:	sub	sp, sp, #72	; 0x48
   14ae8:	ldr	ip, [fp, #8]
   14aec:	movw	lr, #49504	; 0xc160
   14af0:	movt	lr, #2
   14af4:	str	r0, [fp, #-4]
   14af8:	str	r1, [fp, #-8]
   14afc:	str	r2, [fp, #-12]
   14b00:	str	r3, [fp, #-16]
   14b04:	add	r0, sp, #8
   14b08:	mov	r1, r0
   14b0c:	str	r0, [sp, #4]
   14b10:	mov	r0, r1
   14b14:	mov	r1, lr
   14b18:	movw	r2, #48	; 0x30
   14b1c:	str	ip, [sp]
   14b20:	bl	10e4c <memcpy@plt>
   14b24:	ldr	r1, [fp, #-8]
   14b28:	ldr	r2, [fp, #-12]
   14b2c:	ldr	r0, [sp, #4]
   14b30:	bl	12938 <close@plt+0x18e8>
   14b34:	ldr	r0, [fp, #-4]
   14b38:	ldr	r1, [fp, #-16]
   14b3c:	ldr	r2, [fp, #8]
   14b40:	add	r3, sp, #8
   14b44:	bl	1449c <close@plt+0x344c>
   14b48:	mov	sp, fp
   14b4c:	pop	{fp, pc}
   14b50:	push	{fp, lr}
   14b54:	mov	fp, sp
   14b58:	sub	sp, sp, #16
   14b5c:	str	r0, [fp, #-4]
   14b60:	str	r1, [sp, #8]
   14b64:	str	r2, [sp, #4]
   14b68:	ldr	r1, [fp, #-4]
   14b6c:	ldr	r2, [sp, #8]
   14b70:	ldr	r3, [sp, #4]
   14b74:	movw	r0, #0
   14b78:	bl	14a9c <close@plt+0x3a4c>
   14b7c:	mov	sp, fp
   14b80:	pop	{fp, pc}
   14b84:	push	{fp, lr}
   14b88:	mov	fp, sp
   14b8c:	sub	sp, sp, #24
   14b90:	str	r0, [fp, #-4]
   14b94:	str	r1, [fp, #-8]
   14b98:	str	r2, [sp, #12]
   14b9c:	str	r3, [sp, #8]
   14ba0:	ldr	r1, [fp, #-4]
   14ba4:	ldr	r2, [fp, #-8]
   14ba8:	ldr	r3, [sp, #12]
   14bac:	ldr	r0, [sp, #8]
   14bb0:	movw	ip, #0
   14bb4:	str	r0, [sp, #4]
   14bb8:	mov	r0, ip
   14bbc:	ldr	ip, [sp, #4]
   14bc0:	str	ip, [sp]
   14bc4:	bl	14adc <close@plt+0x3a8c>
   14bc8:	mov	sp, fp
   14bcc:	pop	{fp, pc}
   14bd0:	push	{fp, lr}
   14bd4:	mov	fp, sp
   14bd8:	sub	sp, sp, #16
   14bdc:	str	r0, [fp, #-4]
   14be0:	str	r1, [sp, #8]
   14be4:	str	r2, [sp, #4]
   14be8:	ldr	r0, [fp, #-4]
   14bec:	ldr	r1, [sp, #8]
   14bf0:	ldr	r2, [sp, #4]
   14bf4:	movw	r3, #49408	; 0xc100
   14bf8:	movt	r3, #2
   14bfc:	bl	1449c <close@plt+0x344c>
   14c00:	mov	sp, fp
   14c04:	pop	{fp, pc}
   14c08:	push	{fp, lr}
   14c0c:	mov	fp, sp
   14c10:	sub	sp, sp, #8
   14c14:	str	r0, [sp, #4]
   14c18:	str	r1, [sp]
   14c1c:	ldr	r1, [sp, #4]
   14c20:	ldr	r2, [sp]
   14c24:	movw	r0, #0
   14c28:	bl	14bd0 <close@plt+0x3b80>
   14c2c:	mov	sp, fp
   14c30:	pop	{fp, pc}
   14c34:	push	{fp, lr}
   14c38:	mov	fp, sp
   14c3c:	sub	sp, sp, #8
   14c40:	str	r0, [sp, #4]
   14c44:	str	r1, [sp]
   14c48:	ldr	r0, [sp, #4]
   14c4c:	ldr	r1, [sp]
   14c50:	mvn	r2, #0
   14c54:	bl	14bd0 <close@plt+0x3b80>
   14c58:	mov	sp, fp
   14c5c:	pop	{fp, pc}
   14c60:	push	{fp, lr}
   14c64:	mov	fp, sp
   14c68:	sub	sp, sp, #8
   14c6c:	str	r0, [sp, #4]
   14c70:	ldr	r1, [sp, #4]
   14c74:	movw	r0, #0
   14c78:	bl	14c34 <close@plt+0x3be4>
   14c7c:	mov	sp, fp
   14c80:	pop	{fp, pc}
   14c84:	push	{fp, lr}
   14c88:	mov	fp, sp
   14c8c:	sub	sp, sp, #24
   14c90:	str	r0, [fp, #-8]
   14c94:	str	r1, [sp, #12]
   14c98:	ldr	r0, [fp, #-8]
   14c9c:	bl	10f6c <gettext@plt>
   14ca0:	str	r0, [sp, #8]
   14ca4:	ldr	r0, [sp, #8]
   14ca8:	ldr	r1, [fp, #-8]
   14cac:	cmp	r0, r1
   14cb0:	beq	14cc0 <close@plt+0x3c70>
   14cb4:	ldr	r0, [sp, #8]
   14cb8:	str	r0, [fp, #-4]
   14cbc:	b	14d8c <close@plt+0x3d3c>
   14cc0:	bl	18dc8 <close@plt+0x7d78>
   14cc4:	str	r0, [sp, #4]
   14cc8:	ldr	r0, [sp, #4]
   14ccc:	movw	r1, #46060	; 0xb3ec
   14cd0:	movt	r1, #1
   14cd4:	bl	187c4 <close@plt+0x7774>
   14cd8:	cmp	r0, #0
   14cdc:	bne	14d14 <close@plt+0x3cc4>
   14ce0:	ldr	r0, [fp, #-8]
   14ce4:	ldrb	r0, [r0]
   14ce8:	cmp	r0, #96	; 0x60
   14cec:	movw	r0, #0
   14cf0:	moveq	r0, #1
   14cf4:	tst	r0, #1
   14cf8:	movw	r0, #46070	; 0xb3f6
   14cfc:	movt	r0, #1
   14d00:	movw	r1, #46066	; 0xb3f2
   14d04:	movt	r1, #1
   14d08:	movne	r0, r1
   14d0c:	str	r0, [fp, #-4]
   14d10:	b	14d8c <close@plt+0x3d3c>
   14d14:	ldr	r0, [sp, #4]
   14d18:	movw	r1, #46074	; 0xb3fa
   14d1c:	movt	r1, #1
   14d20:	bl	187c4 <close@plt+0x7774>
   14d24:	cmp	r0, #0
   14d28:	bne	14d60 <close@plt+0x3d10>
   14d2c:	ldr	r0, [fp, #-8]
   14d30:	ldrb	r0, [r0]
   14d34:	cmp	r0, #96	; 0x60
   14d38:	movw	r0, #0
   14d3c:	moveq	r0, #1
   14d40:	tst	r0, #1
   14d44:	movw	r0, #46086	; 0xb406
   14d48:	movt	r0, #1
   14d4c:	movw	r1, #46082	; 0xb402
   14d50:	movt	r1, #1
   14d54:	movne	r0, r1
   14d58:	str	r0, [fp, #-4]
   14d5c:	b	14d8c <close@plt+0x3d3c>
   14d60:	ldr	r0, [sp, #12]
   14d64:	cmp	r0, #9
   14d68:	movw	r0, #0
   14d6c:	moveq	r0, #1
   14d70:	tst	r0, #1
   14d74:	movw	r0, #46058	; 0xb3ea
   14d78:	movt	r0, #1
   14d7c:	movw	r1, #46054	; 0xb3e6
   14d80:	movt	r1, #1
   14d84:	movne	r0, r1
   14d88:	str	r0, [fp, #-4]
   14d8c:	ldr	r0, [fp, #-4]
   14d90:	mov	sp, fp
   14d94:	pop	{fp, pc}
   14d98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d9c:	add	fp, sp, #28
   14da0:	sub	sp, sp, #260	; 0x104
   14da4:	ldr	ip, [fp, #12]
   14da8:	ldr	lr, [fp, #8]
   14dac:	str	r0, [fp, #-32]	; 0xffffffe0
   14db0:	str	r1, [fp, #-36]	; 0xffffffdc
   14db4:	str	r2, [fp, #-40]	; 0xffffffd8
   14db8:	str	r3, [fp, #-44]	; 0xffffffd4
   14dbc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14dc0:	movw	r1, #0
   14dc4:	cmp	r0, r1
   14dc8:	str	lr, [fp, #-48]	; 0xffffffd0
   14dcc:	str	ip, [fp, #-52]	; 0xffffffcc
   14dd0:	beq	14e08 <close@plt+0x3db8>
   14dd4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14dd8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   14ddc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14de0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14de4:	movw	ip, #46176	; 0xb460
   14de8:	movt	ip, #1
   14dec:	str	r1, [fp, #-56]	; 0xffffffc8
   14df0:	mov	r1, ip
   14df4:	ldr	ip, [fp, #-56]	; 0xffffffc8
   14df8:	str	ip, [sp]
   14dfc:	bl	10f84 <fprintf@plt>
   14e00:	str	r0, [fp, #-60]	; 0xffffffc4
   14e04:	b	14e24 <close@plt+0x3dd4>
   14e08:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14e0c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   14e10:	ldr	r3, [fp, #-44]	; 0xffffffd4
   14e14:	movw	r1, #46188	; 0xb46c
   14e18:	movt	r1, #1
   14e1c:	bl	10f84 <fprintf@plt>
   14e20:	str	r0, [fp, #-64]	; 0xffffffc0
   14e24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14e28:	movw	r1, #46195	; 0xb473
   14e2c:	movt	r1, #1
   14e30:	str	r0, [fp, #-68]	; 0xffffffbc
   14e34:	mov	r0, r1
   14e38:	bl	10f6c <gettext@plt>
   14e3c:	movw	r1, #46913	; 0xb741
   14e40:	movt	r1, #1
   14e44:	movw	r3, #2022	; 0x7e6
   14e48:	ldr	lr, [fp, #-68]	; 0xffffffbc
   14e4c:	str	r0, [fp, #-72]	; 0xffffffb8
   14e50:	mov	r0, lr
   14e54:	ldr	r2, [fp, #-72]	; 0xffffffb8
   14e58:	bl	10f84 <fprintf@plt>
   14e5c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   14e60:	movw	r2, #44518	; 0xade6
   14e64:	movt	r2, #1
   14e68:	str	r0, [fp, #-76]	; 0xffffffb4
   14e6c:	mov	r0, r2
   14e70:	str	r2, [fp, #-80]	; 0xffffffb0
   14e74:	bl	10df8 <fputs_unlocked@plt>
   14e78:	ldr	r1, [fp, #-32]	; 0xffffffe0
   14e7c:	movw	r2, #46199	; 0xb477
   14e80:	movt	r2, #1
   14e84:	str	r0, [fp, #-84]	; 0xffffffac
   14e88:	mov	r0, r2
   14e8c:	str	r1, [fp, #-88]	; 0xffffffa8
   14e90:	bl	10f6c <gettext@plt>
   14e94:	movw	r2, #46370	; 0xb522
   14e98:	movt	r2, #1
   14e9c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   14ea0:	str	r0, [fp, #-92]	; 0xffffffa4
   14ea4:	mov	r0, r1
   14ea8:	ldr	r1, [fp, #-92]	; 0xffffffa4
   14eac:	bl	10f84 <fprintf@plt>
   14eb0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   14eb4:	ldr	r2, [fp, #-80]	; 0xffffffb0
   14eb8:	str	r0, [fp, #-96]	; 0xffffffa0
   14ebc:	mov	r0, r2
   14ec0:	bl	10df8 <fputs_unlocked@plt>
   14ec4:	ldr	r1, [fp, #12]
   14ec8:	cmp	r1, #9
   14ecc:	str	r0, [fp, #-100]	; 0xffffff9c
   14ed0:	str	r1, [fp, #-104]	; 0xffffff98
   14ed4:	bhi	15314 <close@plt+0x42c4>
   14ed8:	add	r0, pc, #8
   14edc:	ldr	r1, [fp, #-104]	; 0xffffff98
   14ee0:	ldr	r0, [r0, r1, lsl #2]
   14ee4:	mov	pc, r0
   14ee8:	andeq	r4, r1, r0, lsl pc
   14eec:	andeq	r4, r1, r4, lsl pc
   14ef0:	andeq	r4, r1, r0, asr pc
   14ef4:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   14ef8:	strdeq	r4, [r1], -r0
   14efc:	andeq	r5, r1, r8, asr r0
   14f00:	andeq	r5, r1, ip, asr #1
   14f04:	andeq	r5, r1, ip, asr #2
   14f08:	ldrdeq	r5, [r1], -r8
   14f0c:	andeq	r5, r1, r0, ror r2
   14f10:	b	153b4 <close@plt+0x4364>
   14f14:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14f18:	movw	r1, #46404	; 0xb544
   14f1c:	movt	r1, #1
   14f20:	str	r0, [fp, #-108]	; 0xffffff94
   14f24:	mov	r0, r1
   14f28:	bl	10f6c <gettext@plt>
   14f2c:	ldr	r1, [fp, #8]
   14f30:	ldr	r2, [r1]
   14f34:	ldr	r1, [fp, #-108]	; 0xffffff94
   14f38:	str	r0, [fp, #-112]	; 0xffffff90
   14f3c:	mov	r0, r1
   14f40:	ldr	r1, [fp, #-112]	; 0xffffff90
   14f44:	bl	10f84 <fprintf@plt>
   14f48:	str	r0, [fp, #-116]	; 0xffffff8c
   14f4c:	b	153b4 <close@plt+0x4364>
   14f50:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14f54:	movw	r1, #46420	; 0xb554
   14f58:	movt	r1, #1
   14f5c:	str	r0, [fp, #-120]	; 0xffffff88
   14f60:	mov	r0, r1
   14f64:	bl	10f6c <gettext@plt>
   14f68:	ldr	r1, [fp, #8]
   14f6c:	ldr	r2, [r1]
   14f70:	ldr	r1, [fp, #8]
   14f74:	ldr	r3, [r1, #4]
   14f78:	ldr	r1, [fp, #-120]	; 0xffffff88
   14f7c:	str	r0, [fp, #-124]	; 0xffffff84
   14f80:	mov	r0, r1
   14f84:	ldr	r1, [fp, #-124]	; 0xffffff84
   14f88:	bl	10f84 <fprintf@plt>
   14f8c:	str	r0, [fp, #-128]	; 0xffffff80
   14f90:	b	153b4 <close@plt+0x4364>
   14f94:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14f98:	movw	r1, #46443	; 0xb56b
   14f9c:	movt	r1, #1
   14fa0:	str	r0, [fp, #-132]	; 0xffffff7c
   14fa4:	mov	r0, r1
   14fa8:	bl	10f6c <gettext@plt>
   14fac:	ldr	r1, [fp, #8]
   14fb0:	ldr	r2, [r1]
   14fb4:	ldr	r1, [fp, #8]
   14fb8:	ldr	r3, [r1, #4]
   14fbc:	ldr	r1, [fp, #8]
   14fc0:	ldr	r1, [r1, #8]
   14fc4:	ldr	lr, [fp, #-132]	; 0xffffff7c
   14fc8:	str	r0, [fp, #-136]	; 0xffffff78
   14fcc:	mov	r0, lr
   14fd0:	ldr	ip, [fp, #-136]	; 0xffffff78
   14fd4:	str	r1, [fp, #-140]	; 0xffffff74
   14fd8:	mov	r1, ip
   14fdc:	ldr	r4, [fp, #-140]	; 0xffffff74
   14fe0:	str	r4, [sp]
   14fe4:	bl	10f84 <fprintf@plt>
   14fe8:	str	r0, [sp, #144]	; 0x90
   14fec:	b	153b4 <close@plt+0x4364>
   14ff0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14ff4:	movw	r1, #46471	; 0xb587
   14ff8:	movt	r1, #1
   14ffc:	str	r0, [sp, #140]	; 0x8c
   15000:	mov	r0, r1
   15004:	bl	10f6c <gettext@plt>
   15008:	ldr	r1, [fp, #8]
   1500c:	ldr	r2, [r1]
   15010:	ldr	r1, [fp, #8]
   15014:	ldr	r3, [r1, #4]
   15018:	ldr	r1, [fp, #8]
   1501c:	ldr	r1, [r1, #8]
   15020:	ldr	lr, [fp, #8]
   15024:	ldr	lr, [lr, #12]
   15028:	ldr	ip, [sp, #140]	; 0x8c
   1502c:	str	r0, [sp, #136]	; 0x88
   15030:	mov	r0, ip
   15034:	ldr	r4, [sp, #136]	; 0x88
   15038:	str	r1, [sp, #132]	; 0x84
   1503c:	mov	r1, r4
   15040:	ldr	r5, [sp, #132]	; 0x84
   15044:	str	r5, [sp]
   15048:	str	lr, [sp, #4]
   1504c:	bl	10f84 <fprintf@plt>
   15050:	str	r0, [sp, #128]	; 0x80
   15054:	b	153b4 <close@plt+0x4364>
   15058:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1505c:	movw	r1, #46503	; 0xb5a7
   15060:	movt	r1, #1
   15064:	str	r0, [sp, #124]	; 0x7c
   15068:	mov	r0, r1
   1506c:	bl	10f6c <gettext@plt>
   15070:	ldr	r1, [fp, #8]
   15074:	ldr	r2, [r1]
   15078:	ldr	r1, [fp, #8]
   1507c:	ldr	r3, [r1, #4]
   15080:	ldr	r1, [fp, #8]
   15084:	ldr	r1, [r1, #8]
   15088:	ldr	lr, [fp, #8]
   1508c:	ldr	lr, [lr, #12]
   15090:	ldr	ip, [fp, #8]
   15094:	ldr	ip, [ip, #16]
   15098:	ldr	r4, [sp, #124]	; 0x7c
   1509c:	str	r0, [sp, #120]	; 0x78
   150a0:	mov	r0, r4
   150a4:	ldr	r5, [sp, #120]	; 0x78
   150a8:	str	r1, [sp, #116]	; 0x74
   150ac:	mov	r1, r5
   150b0:	ldr	r6, [sp, #116]	; 0x74
   150b4:	str	r6, [sp]
   150b8:	str	lr, [sp, #4]
   150bc:	str	ip, [sp, #8]
   150c0:	bl	10f84 <fprintf@plt>
   150c4:	str	r0, [sp, #112]	; 0x70
   150c8:	b	153b4 <close@plt+0x4364>
   150cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   150d0:	movw	r1, #46539	; 0xb5cb
   150d4:	movt	r1, #1
   150d8:	str	r0, [sp, #108]	; 0x6c
   150dc:	mov	r0, r1
   150e0:	bl	10f6c <gettext@plt>
   150e4:	ldr	r1, [fp, #8]
   150e8:	ldr	r2, [r1]
   150ec:	ldr	r1, [fp, #8]
   150f0:	ldr	r3, [r1, #4]
   150f4:	ldr	r1, [fp, #8]
   150f8:	ldr	r1, [r1, #8]
   150fc:	ldr	lr, [fp, #8]
   15100:	ldr	lr, [lr, #12]
   15104:	ldr	ip, [fp, #8]
   15108:	ldr	ip, [ip, #16]
   1510c:	ldr	r4, [fp, #8]
   15110:	ldr	r4, [r4, #20]
   15114:	ldr	r5, [sp, #108]	; 0x6c
   15118:	str	r0, [sp, #104]	; 0x68
   1511c:	mov	r0, r5
   15120:	ldr	r6, [sp, #104]	; 0x68
   15124:	str	r1, [sp, #100]	; 0x64
   15128:	mov	r1, r6
   1512c:	ldr	r7, [sp, #100]	; 0x64
   15130:	str	r7, [sp]
   15134:	str	lr, [sp, #4]
   15138:	str	ip, [sp, #8]
   1513c:	str	r4, [sp, #12]
   15140:	bl	10f84 <fprintf@plt>
   15144:	str	r0, [sp, #96]	; 0x60
   15148:	b	153b4 <close@plt+0x4364>
   1514c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15150:	movw	r1, #46579	; 0xb5f3
   15154:	movt	r1, #1
   15158:	str	r0, [sp, #92]	; 0x5c
   1515c:	mov	r0, r1
   15160:	bl	10f6c <gettext@plt>
   15164:	ldr	r1, [fp, #8]
   15168:	ldr	r2, [r1]
   1516c:	ldr	r1, [fp, #8]
   15170:	ldr	r3, [r1, #4]
   15174:	ldr	r1, [fp, #8]
   15178:	ldr	r1, [r1, #8]
   1517c:	ldr	lr, [fp, #8]
   15180:	ldr	lr, [lr, #12]
   15184:	ldr	ip, [fp, #8]
   15188:	ldr	ip, [ip, #16]
   1518c:	ldr	r4, [fp, #8]
   15190:	ldr	r4, [r4, #20]
   15194:	ldr	r5, [fp, #8]
   15198:	ldr	r5, [r5, #24]
   1519c:	ldr	r6, [sp, #92]	; 0x5c
   151a0:	str	r0, [sp, #88]	; 0x58
   151a4:	mov	r0, r6
   151a8:	ldr	r7, [sp, #88]	; 0x58
   151ac:	str	r1, [sp, #84]	; 0x54
   151b0:	mov	r1, r7
   151b4:	ldr	r8, [sp, #84]	; 0x54
   151b8:	str	r8, [sp]
   151bc:	str	lr, [sp, #4]
   151c0:	str	ip, [sp, #8]
   151c4:	str	r4, [sp, #12]
   151c8:	str	r5, [sp, #16]
   151cc:	bl	10f84 <fprintf@plt>
   151d0:	str	r0, [sp, #80]	; 0x50
   151d4:	b	153b4 <close@plt+0x4364>
   151d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   151dc:	movw	r1, #46623	; 0xb61f
   151e0:	movt	r1, #1
   151e4:	str	r0, [sp, #76]	; 0x4c
   151e8:	mov	r0, r1
   151ec:	bl	10f6c <gettext@plt>
   151f0:	ldr	r1, [fp, #8]
   151f4:	ldr	r2, [r1]
   151f8:	ldr	r1, [fp, #8]
   151fc:	ldr	r3, [r1, #4]
   15200:	ldr	r1, [fp, #8]
   15204:	ldr	r1, [r1, #8]
   15208:	ldr	lr, [fp, #8]
   1520c:	ldr	lr, [lr, #12]
   15210:	ldr	ip, [fp, #8]
   15214:	ldr	ip, [ip, #16]
   15218:	ldr	r4, [fp, #8]
   1521c:	ldr	r4, [r4, #20]
   15220:	ldr	r5, [fp, #8]
   15224:	ldr	r5, [r5, #24]
   15228:	ldr	r6, [fp, #8]
   1522c:	ldr	r6, [r6, #28]
   15230:	ldr	r7, [sp, #76]	; 0x4c
   15234:	str	r0, [sp, #72]	; 0x48
   15238:	mov	r0, r7
   1523c:	ldr	r8, [sp, #72]	; 0x48
   15240:	str	r1, [sp, #68]	; 0x44
   15244:	mov	r1, r8
   15248:	ldr	r9, [sp, #68]	; 0x44
   1524c:	str	r9, [sp]
   15250:	str	lr, [sp, #4]
   15254:	str	ip, [sp, #8]
   15258:	str	r4, [sp, #12]
   1525c:	str	r5, [sp, #16]
   15260:	str	r6, [sp, #20]
   15264:	bl	10f84 <fprintf@plt>
   15268:	str	r0, [sp, #64]	; 0x40
   1526c:	b	153b4 <close@plt+0x4364>
   15270:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15274:	movw	r1, #46671	; 0xb64f
   15278:	movt	r1, #1
   1527c:	str	r0, [sp, #60]	; 0x3c
   15280:	mov	r0, r1
   15284:	bl	10f6c <gettext@plt>
   15288:	ldr	r1, [fp, #8]
   1528c:	ldr	r2, [r1]
   15290:	ldr	r1, [fp, #8]
   15294:	ldr	r3, [r1, #4]
   15298:	ldr	r1, [fp, #8]
   1529c:	ldr	r1, [r1, #8]
   152a0:	ldr	lr, [fp, #8]
   152a4:	ldr	lr, [lr, #12]
   152a8:	ldr	ip, [fp, #8]
   152ac:	ldr	ip, [ip, #16]
   152b0:	ldr	r4, [fp, #8]
   152b4:	ldr	r4, [r4, #20]
   152b8:	ldr	r5, [fp, #8]
   152bc:	ldr	r5, [r5, #24]
   152c0:	ldr	r6, [fp, #8]
   152c4:	ldr	r6, [r6, #28]
   152c8:	ldr	r7, [fp, #8]
   152cc:	ldr	r7, [r7, #32]
   152d0:	ldr	r8, [sp, #60]	; 0x3c
   152d4:	str	r0, [sp, #56]	; 0x38
   152d8:	mov	r0, r8
   152dc:	ldr	r9, [sp, #56]	; 0x38
   152e0:	str	r1, [sp, #52]	; 0x34
   152e4:	mov	r1, r9
   152e8:	ldr	sl, [sp, #52]	; 0x34
   152ec:	str	sl, [sp]
   152f0:	str	lr, [sp, #4]
   152f4:	str	ip, [sp, #8]
   152f8:	str	r4, [sp, #12]
   152fc:	str	r5, [sp, #16]
   15300:	str	r6, [sp, #20]
   15304:	str	r7, [sp, #24]
   15308:	bl	10f84 <fprintf@plt>
   1530c:	str	r0, [sp, #48]	; 0x30
   15310:	b	153b4 <close@plt+0x4364>
   15314:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15318:	movw	r1, #46723	; 0xb683
   1531c:	movt	r1, #1
   15320:	str	r0, [sp, #44]	; 0x2c
   15324:	mov	r0, r1
   15328:	bl	10f6c <gettext@plt>
   1532c:	ldr	r1, [fp, #8]
   15330:	ldr	r2, [r1]
   15334:	ldr	r1, [fp, #8]
   15338:	ldr	r3, [r1, #4]
   1533c:	ldr	r1, [fp, #8]
   15340:	ldr	r1, [r1, #8]
   15344:	ldr	lr, [fp, #8]
   15348:	ldr	lr, [lr, #12]
   1534c:	ldr	ip, [fp, #8]
   15350:	ldr	ip, [ip, #16]
   15354:	ldr	r4, [fp, #8]
   15358:	ldr	r4, [r4, #20]
   1535c:	ldr	r5, [fp, #8]
   15360:	ldr	r5, [r5, #24]
   15364:	ldr	r6, [fp, #8]
   15368:	ldr	r6, [r6, #28]
   1536c:	ldr	r7, [fp, #8]
   15370:	ldr	r7, [r7, #32]
   15374:	ldr	r8, [sp, #44]	; 0x2c
   15378:	str	r0, [sp, #40]	; 0x28
   1537c:	mov	r0, r8
   15380:	ldr	r9, [sp, #40]	; 0x28
   15384:	str	r1, [sp, #36]	; 0x24
   15388:	mov	r1, r9
   1538c:	ldr	sl, [sp, #36]	; 0x24
   15390:	str	sl, [sp]
   15394:	str	lr, [sp, #4]
   15398:	str	ip, [sp, #8]
   1539c:	str	r4, [sp, #12]
   153a0:	str	r5, [sp, #16]
   153a4:	str	r6, [sp, #20]
   153a8:	str	r7, [sp, #24]
   153ac:	bl	10f84 <fprintf@plt>
   153b0:	str	r0, [sp, #32]
   153b4:	sub	sp, fp, #28
   153b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   153bc:	push	{fp, lr}
   153c0:	mov	fp, sp
   153c4:	sub	sp, sp, #32
   153c8:	ldr	ip, [fp, #8]
   153cc:	str	r0, [fp, #-4]
   153d0:	str	r1, [fp, #-8]
   153d4:	str	r2, [fp, #-12]
   153d8:	str	r3, [sp, #16]
   153dc:	movw	r0, #0
   153e0:	str	r0, [sp, #12]
   153e4:	str	ip, [sp, #8]
   153e8:	ldr	r0, [fp, #8]
   153ec:	ldr	r1, [sp, #12]
   153f0:	add	r0, r0, r1, lsl #2
   153f4:	ldr	r0, [r0]
   153f8:	movw	r1, #0
   153fc:	cmp	r0, r1
   15400:	beq	15418 <close@plt+0x43c8>
   15404:	b	15408 <close@plt+0x43b8>
   15408:	ldr	r0, [sp, #12]
   1540c:	add	r0, r0, #1
   15410:	str	r0, [sp, #12]
   15414:	b	153e8 <close@plt+0x4398>
   15418:	ldr	r0, [fp, #-4]
   1541c:	ldr	r1, [fp, #-8]
   15420:	ldr	r2, [fp, #-12]
   15424:	ldr	r3, [sp, #16]
   15428:	ldr	ip, [fp, #8]
   1542c:	ldr	lr, [sp, #12]
   15430:	str	ip, [sp]
   15434:	str	lr, [sp, #4]
   15438:	bl	14d98 <close@plt+0x3d48>
   1543c:	mov	sp, fp
   15440:	pop	{fp, pc}
   15444:	push	{fp, lr}
   15448:	mov	fp, sp
   1544c:	sub	sp, sp, #80	; 0x50
   15450:	ldr	ip, [fp, #8]
   15454:	str	ip, [fp, #-4]
   15458:	str	r0, [fp, #-8]
   1545c:	str	r1, [fp, #-12]
   15460:	str	r2, [fp, #-16]
   15464:	str	r3, [fp, #-20]	; 0xffffffec
   15468:	movw	r0, #0
   1546c:	str	r0, [fp, #-24]	; 0xffffffe8
   15470:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15474:	cmp	r0, #10
   15478:	movw	r0, #0
   1547c:	str	r0, [sp, #12]
   15480:	bcs	154b8 <close@plt+0x4468>
   15484:	ldr	r0, [fp, #-4]
   15488:	add	r1, r0, #4
   1548c:	str	r1, [fp, #-4]
   15490:	ldr	r0, [r0]
   15494:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15498:	add	r2, sp, #16
   1549c:	add	r1, r2, r1, lsl #2
   154a0:	str	r0, [r1]
   154a4:	movw	r1, #0
   154a8:	cmp	r0, r1
   154ac:	movw	r0, #0
   154b0:	movne	r0, #1
   154b4:	str	r0, [sp, #12]
   154b8:	ldr	r0, [sp, #12]
   154bc:	tst	r0, #1
   154c0:	beq	154d8 <close@plt+0x4488>
   154c4:	b	154c8 <close@plt+0x4478>
   154c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   154cc:	add	r0, r0, #1
   154d0:	str	r0, [fp, #-24]	; 0xffffffe8
   154d4:	b	15470 <close@plt+0x4420>
   154d8:	add	r0, sp, #16
   154dc:	ldr	r1, [fp, #-8]
   154e0:	ldr	r2, [fp, #-12]
   154e4:	ldr	r3, [fp, #-16]
   154e8:	ldr	ip, [fp, #-20]	; 0xffffffec
   154ec:	ldr	lr, [fp, #-24]	; 0xffffffe8
   154f0:	str	r0, [sp, #8]
   154f4:	mov	r0, r1
   154f8:	mov	r1, r2
   154fc:	mov	r2, r3
   15500:	mov	r3, ip
   15504:	ldr	ip, [sp, #8]
   15508:	str	ip, [sp]
   1550c:	str	lr, [sp, #4]
   15510:	bl	14d98 <close@plt+0x3d48>
   15514:	mov	sp, fp
   15518:	pop	{fp, pc}
   1551c:	push	{fp, lr}
   15520:	mov	fp, sp
   15524:	sub	sp, sp, #32
   15528:	str	r0, [fp, #-4]
   1552c:	str	r1, [fp, #-8]
   15530:	str	r2, [fp, #-12]
   15534:	str	r3, [sp, #16]
   15538:	add	r0, fp, #8
   1553c:	str	r0, [sp, #12]
   15540:	ldr	r0, [fp, #-4]
   15544:	ldr	r1, [fp, #-8]
   15548:	ldr	r2, [fp, #-12]
   1554c:	ldr	r3, [sp, #16]
   15550:	ldr	ip, [sp, #12]
   15554:	mov	lr, sp
   15558:	str	ip, [lr]
   1555c:	bl	15444 <close@plt+0x43f4>
   15560:	add	r0, sp, #12
   15564:	str	r0, [sp, #8]
   15568:	mov	sp, fp
   1556c:	pop	{fp, pc}
   15570:	push	{fp, lr}
   15574:	mov	fp, sp
   15578:	sub	sp, sp, #16
   1557c:	movw	r0, #49476	; 0xc144
   15580:	movt	r0, #2
   15584:	ldr	r1, [r0]
   15588:	movw	r0, #44518	; 0xade6
   1558c:	movt	r0, #1
   15590:	bl	10df8 <fputs_unlocked@plt>
   15594:	movw	r1, #46783	; 0xb6bf
   15598:	movt	r1, #1
   1559c:	str	r0, [fp, #-4]
   155a0:	mov	r0, r1
   155a4:	bl	10f6c <gettext@plt>
   155a8:	movw	r1, #46803	; 0xb6d3
   155ac:	movt	r1, #1
   155b0:	bl	10e1c <printf@plt>
   155b4:	movw	r1, #46825	; 0xb6e9
   155b8:	movt	r1, #1
   155bc:	str	r0, [sp, #8]
   155c0:	mov	r0, r1
   155c4:	bl	10f6c <gettext@plt>
   155c8:	movw	r1, #45147	; 0xb05b
   155cc:	movt	r1, #1
   155d0:	movw	r2, #45556	; 0xb1f4
   155d4:	movt	r2, #1
   155d8:	bl	10e1c <printf@plt>
   155dc:	movw	r1, #46845	; 0xb6fd
   155e0:	movt	r1, #1
   155e4:	str	r0, [sp, #4]
   155e8:	mov	r0, r1
   155ec:	bl	10f6c <gettext@plt>
   155f0:	movw	r1, #46884	; 0xb724
   155f4:	movt	r1, #1
   155f8:	bl	10e1c <printf@plt>
   155fc:	str	r0, [sp]
   15600:	mov	sp, fp
   15604:	pop	{fp, pc}
   15608:	push	{fp, lr}
   1560c:	mov	fp, sp
   15610:	sub	sp, sp, #16
   15614:	str	r0, [fp, #-4]
   15618:	str	r1, [sp, #8]
   1561c:	str	r2, [sp, #4]
   15620:	ldr	r0, [fp, #-4]
   15624:	ldr	r1, [sp, #8]
   15628:	ldr	r2, [sp, #4]
   1562c:	bl	15638 <close@plt+0x45e8>
   15630:	mov	sp, fp
   15634:	pop	{fp, pc}
   15638:	push	{fp, lr}
   1563c:	mov	fp, sp
   15640:	sub	sp, sp, #16
   15644:	str	r0, [fp, #-4]
   15648:	str	r1, [sp, #8]
   1564c:	str	r2, [sp, #4]
   15650:	ldr	r0, [fp, #-4]
   15654:	ldr	r1, [sp, #8]
   15658:	ldr	r2, [sp, #4]
   1565c:	bl	18ed4 <close@plt+0x7e84>
   15660:	str	r0, [sp]
   15664:	ldr	r0, [sp]
   15668:	movw	r1, #0
   1566c:	cmp	r0, r1
   15670:	bne	156a0 <close@plt+0x4650>
   15674:	ldr	r0, [fp, #-4]
   15678:	movw	r1, #0
   1567c:	cmp	r0, r1
   15680:	beq	1569c <close@plt+0x464c>
   15684:	ldr	r0, [sp, #8]
   15688:	cmp	r0, #0
   1568c:	beq	156a0 <close@plt+0x4650>
   15690:	ldr	r0, [sp, #4]
   15694:	cmp	r0, #0
   15698:	beq	156a0 <close@plt+0x4650>
   1569c:	bl	18488 <close@plt+0x7438>
   156a0:	ldr	r0, [sp]
   156a4:	mov	sp, fp
   156a8:	pop	{fp, pc}
   156ac:	push	{fp, lr}
   156b0:	mov	fp, sp
   156b4:	sub	sp, sp, #8
   156b8:	str	r0, [sp, #4]
   156bc:	ldr	r0, [sp, #4]
   156c0:	bl	18574 <close@plt+0x7524>
   156c4:	bl	156d0 <close@plt+0x4680>
   156c8:	mov	sp, fp
   156cc:	pop	{fp, pc}
   156d0:	push	{fp, lr}
   156d4:	mov	fp, sp
   156d8:	sub	sp, sp, #8
   156dc:	str	r0, [sp, #4]
   156e0:	ldr	r0, [sp, #4]
   156e4:	movw	r1, #0
   156e8:	cmp	r0, r1
   156ec:	bne	156f4 <close@plt+0x46a4>
   156f0:	bl	18488 <close@plt+0x7438>
   156f4:	ldr	r0, [sp, #4]
   156f8:	mov	sp, fp
   156fc:	pop	{fp, pc}
   15700:	push	{fp, lr}
   15704:	mov	fp, sp
   15708:	sub	sp, sp, #8
   1570c:	str	r0, [sp, #4]
   15710:	ldr	r0, [sp, #4]
   15714:	bl	18c10 <close@plt+0x7bc0>
   15718:	bl	156d0 <close@plt+0x4680>
   1571c:	mov	sp, fp
   15720:	pop	{fp, pc}
   15724:	push	{fp, lr}
   15728:	mov	fp, sp
   1572c:	sub	sp, sp, #8
   15730:	str	r0, [sp, #4]
   15734:	ldr	r0, [sp, #4]
   15738:	bl	156ac <close@plt+0x465c>
   1573c:	mov	sp, fp
   15740:	pop	{fp, pc}
   15744:	push	{fp, lr}
   15748:	mov	fp, sp
   1574c:	sub	sp, sp, #16
   15750:	str	r0, [fp, #-4]
   15754:	str	r1, [sp, #8]
   15758:	ldr	r0, [fp, #-4]
   1575c:	ldr	r1, [sp, #8]
   15760:	bl	185e4 <close@plt+0x7594>
   15764:	str	r0, [sp, #4]
   15768:	ldr	r0, [sp, #4]
   1576c:	movw	r1, #0
   15770:	cmp	r0, r1
   15774:	bne	15798 <close@plt+0x4748>
   15778:	ldr	r0, [fp, #-4]
   1577c:	movw	r1, #0
   15780:	cmp	r0, r1
   15784:	beq	15794 <close@plt+0x4744>
   15788:	ldr	r0, [sp, #8]
   1578c:	cmp	r0, #0
   15790:	beq	15798 <close@plt+0x4748>
   15794:	bl	18488 <close@plt+0x7438>
   15798:	ldr	r0, [sp, #4]
   1579c:	mov	sp, fp
   157a0:	pop	{fp, pc}
   157a4:	push	{fp, lr}
   157a8:	mov	fp, sp
   157ac:	sub	sp, sp, #8
   157b0:	str	r0, [sp, #4]
   157b4:	str	r1, [sp]
   157b8:	ldr	r0, [sp, #4]
   157bc:	ldr	r1, [sp]
   157c0:	bl	18c50 <close@plt+0x7c00>
   157c4:	bl	156d0 <close@plt+0x4680>
   157c8:	mov	sp, fp
   157cc:	pop	{fp, pc}
   157d0:	push	{fp, lr}
   157d4:	mov	fp, sp
   157d8:	sub	sp, sp, #16
   157dc:	str	r0, [fp, #-4]
   157e0:	str	r1, [sp, #8]
   157e4:	str	r2, [sp, #4]
   157e8:	ldr	r0, [fp, #-4]
   157ec:	ldr	r1, [sp, #8]
   157f0:	ldr	r2, [sp, #4]
   157f4:	bl	18d48 <close@plt+0x7cf8>
   157f8:	bl	156d0 <close@plt+0x4680>
   157fc:	mov	sp, fp
   15800:	pop	{fp, pc}
   15804:	push	{fp, lr}
   15808:	mov	fp, sp
   1580c:	sub	sp, sp, #8
   15810:	str	r0, [sp, #4]
   15814:	str	r1, [sp]
   15818:	ldr	r1, [sp, #4]
   1581c:	ldr	r2, [sp]
   15820:	movw	r0, #0
   15824:	bl	15638 <close@plt+0x45e8>
   15828:	mov	sp, fp
   1582c:	pop	{fp, pc}
   15830:	push	{fp, lr}
   15834:	mov	fp, sp
   15838:	sub	sp, sp, #8
   1583c:	str	r0, [sp, #4]
   15840:	str	r1, [sp]
   15844:	ldr	r1, [sp, #4]
   15848:	ldr	r2, [sp]
   1584c:	movw	r0, #0
   15850:	bl	157d0 <close@plt+0x4780>
   15854:	mov	sp, fp
   15858:	pop	{fp, pc}
   1585c:	push	{fp, lr}
   15860:	mov	fp, sp
   15864:	sub	sp, sp, #8
   15868:	str	r0, [sp, #4]
   1586c:	str	r1, [sp]
   15870:	ldr	r0, [sp, #4]
   15874:	ldr	r1, [sp]
   15878:	movw	r2, #1
   1587c:	bl	15888 <close@plt+0x4838>
   15880:	mov	sp, fp
   15884:	pop	{fp, pc}
   15888:	push	{fp, lr}
   1588c:	mov	fp, sp
   15890:	sub	sp, sp, #16
   15894:	str	r0, [fp, #-4]
   15898:	str	r1, [sp, #8]
   1589c:	str	r2, [sp, #4]
   158a0:	ldr	r0, [sp, #8]
   158a4:	ldr	r0, [r0]
   158a8:	str	r0, [sp]
   158ac:	ldr	r0, [fp, #-4]
   158b0:	movw	r1, #0
   158b4:	cmp	r0, r1
   158b8:	bne	15904 <close@plt+0x48b4>
   158bc:	ldr	r0, [sp]
   158c0:	cmp	r0, #0
   158c4:	bne	15900 <close@plt+0x48b0>
   158c8:	ldr	r0, [sp, #4]
   158cc:	movw	r1, #64	; 0x40
   158d0:	udiv	r0, r1, r0
   158d4:	str	r0, [sp]
   158d8:	ldr	r0, [sp]
   158dc:	cmp	r0, #0
   158e0:	movw	r0, #0
   158e4:	movne	r0, #1
   158e8:	mvn	r1, #0
   158ec:	eor	r0, r0, r1
   158f0:	and	r0, r0, #1
   158f4:	ldr	r1, [sp]
   158f8:	add	r0, r1, r0
   158fc:	str	r0, [sp]
   15900:	b	15934 <close@plt+0x48e4>
   15904:	ldr	r0, [sp]
   15908:	ldr	r1, [sp]
   1590c:	lsr	r1, r1, #1
   15910:	add	r1, r1, #1
   15914:	adds	r0, r0, r1
   15918:	mov	r1, #0
   1591c:	adc	r1, r1, #0
   15920:	str	r0, [sp]
   15924:	tst	r1, #1
   15928:	beq	15930 <close@plt+0x48e0>
   1592c:	bl	18488 <close@plt+0x7438>
   15930:	b	15934 <close@plt+0x48e4>
   15934:	ldr	r0, [fp, #-4]
   15938:	ldr	r1, [sp]
   1593c:	ldr	r2, [sp, #4]
   15940:	bl	15638 <close@plt+0x45e8>
   15944:	str	r0, [fp, #-4]
   15948:	ldr	r0, [sp]
   1594c:	ldr	r1, [sp, #8]
   15950:	str	r0, [r1]
   15954:	ldr	r0, [fp, #-4]
   15958:	mov	sp, fp
   1595c:	pop	{fp, pc}
   15960:	push	{fp, lr}
   15964:	mov	fp, sp
   15968:	sub	sp, sp, #376	; 0x178
   1596c:	ldr	ip, [fp, #8]
   15970:	str	r0, [fp, #-4]
   15974:	str	r1, [fp, #-8]
   15978:	str	r2, [fp, #-12]
   1597c:	str	r3, [fp, #-16]
   15980:	ldr	r0, [fp, #-8]
   15984:	ldr	r0, [r0]
   15988:	str	r0, [fp, #-20]	; 0xffffffec
   1598c:	ldr	r0, [fp, #-20]	; 0xffffffec
   15990:	ldr	r1, [fp, #-20]	; 0xffffffec
   15994:	asr	r1, r1, #1
   15998:	add	r1, r0, r1
   1599c:	mov	r2, #1
   159a0:	cmp	r1, r0
   159a4:	movwvc	r2, #0
   159a8:	str	r1, [fp, #-24]	; 0xffffffe8
   159ac:	tst	r2, #1
   159b0:	str	ip, [fp, #-36]	; 0xffffffdc
   159b4:	beq	159c0 <close@plt+0x4970>
   159b8:	ldr	r0, [pc, #4044]	; 1698c <close@plt+0x593c>
   159bc:	str	r0, [fp, #-24]	; 0xffffffe8
   159c0:	ldr	r0, [fp, #-16]
   159c4:	movw	r1, #0
   159c8:	cmp	r1, r0
   159cc:	bgt	159e8 <close@plt+0x4998>
   159d0:	ldr	r0, [fp, #-16]
   159d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   159d8:	cmp	r0, r1
   159dc:	bge	159e8 <close@plt+0x4998>
   159e0:	ldr	r0, [fp, #-16]
   159e4:	str	r0, [fp, #-24]	; 0xffffffe8
   159e8:	b	15dc0 <close@plt+0x4d70>
   159ec:	b	159f0 <close@plt+0x49a0>
   159f0:	ldr	r0, [fp, #8]
   159f4:	cmp	r0, #0
   159f8:	bge	15b0c <close@plt+0x4abc>
   159fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15a00:	cmp	r0, #0
   15a04:	bge	15a90 <close@plt+0x4a40>
   15a08:	b	15a0c <close@plt+0x49bc>
   15a0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15a10:	ldr	r1, [fp, #8]
   15a14:	movw	r2, #127	; 0x7f
   15a18:	sdiv	r1, r2, r1
   15a1c:	cmp	r0, r1
   15a20:	blt	15bac <close@plt+0x4b5c>
   15a24:	b	15bc4 <close@plt+0x4b74>
   15a28:	b	15a2c <close@plt+0x49dc>
   15a2c:	ldr	r0, [pc, #4076]	; 16a20 <close@plt+0x59d0>
   15a30:	ldr	r1, [fp, #8]
   15a34:	cmp	r1, r0
   15a38:	blt	15a50 <close@plt+0x4a00>
   15a3c:	b	15a5c <close@plt+0x4a0c>
   15a40:	ldr	r0, [fp, #8]
   15a44:	movw	r1, #0
   15a48:	cmp	r1, r0
   15a4c:	bge	15a5c <close@plt+0x4a0c>
   15a50:	movw	r0, #0
   15a54:	str	r0, [fp, #-40]	; 0xffffffd8
   15a58:	b	15a74 <close@plt+0x4a24>
   15a5c:	ldr	r0, [fp, #8]
   15a60:	movw	r1, #0
   15a64:	sub	r0, r1, r0
   15a68:	movw	r1, #127	; 0x7f
   15a6c:	sdiv	r0, r1, r0
   15a70:	str	r0, [fp, #-40]	; 0xffffffd8
   15a74:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15a78:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15a7c:	mvn	r2, #0
   15a80:	sub	r1, r2, r1
   15a84:	cmp	r0, r1
   15a88:	ble	15bac <close@plt+0x4b5c>
   15a8c:	b	15bc4 <close@plt+0x4b74>
   15a90:	b	15a94 <close@plt+0x4a44>
   15a94:	b	15af0 <close@plt+0x4aa0>
   15a98:	b	15af0 <close@plt+0x4aa0>
   15a9c:	ldr	r0, [fp, #8]
   15aa0:	cmn	r0, #1
   15aa4:	bne	15af0 <close@plt+0x4aa0>
   15aa8:	b	15aac <close@plt+0x4a5c>
   15aac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15ab0:	mvn	r1, #127	; 0x7f
   15ab4:	add	r0, r0, r1
   15ab8:	movw	r1, #0
   15abc:	cmp	r1, r0
   15ac0:	blt	15bac <close@plt+0x4b5c>
   15ac4:	b	15bc4 <close@plt+0x4b74>
   15ac8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15acc:	movw	r1, #0
   15ad0:	cmp	r1, r0
   15ad4:	bge	15bc4 <close@plt+0x4b74>
   15ad8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15adc:	sub	r0, r0, #1
   15ae0:	movw	r1, #127	; 0x7f
   15ae4:	cmp	r1, r0
   15ae8:	blt	15bac <close@plt+0x4b5c>
   15aec:	b	15bc4 <close@plt+0x4b74>
   15af0:	ldr	r0, [fp, #8]
   15af4:	mvn	r1, #127	; 0x7f
   15af8:	sdiv	r0, r1, r0
   15afc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15b00:	cmp	r0, r1
   15b04:	blt	15bac <close@plt+0x4b5c>
   15b08:	b	15bc4 <close@plt+0x4b74>
   15b0c:	ldr	r0, [fp, #8]
   15b10:	cmp	r0, #0
   15b14:	bne	15b1c <close@plt+0x4acc>
   15b18:	b	15bc4 <close@plt+0x4b74>
   15b1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15b20:	cmp	r0, #0
   15b24:	bge	15b94 <close@plt+0x4b44>
   15b28:	b	15b2c <close@plt+0x4adc>
   15b2c:	b	15b78 <close@plt+0x4b28>
   15b30:	b	15b78 <close@plt+0x4b28>
   15b34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15b38:	cmn	r0, #1
   15b3c:	bne	15b78 <close@plt+0x4b28>
   15b40:	b	15b44 <close@plt+0x4af4>
   15b44:	ldr	r0, [fp, #8]
   15b48:	mvn	r1, #127	; 0x7f
   15b4c:	add	r0, r0, r1
   15b50:	movw	r1, #0
   15b54:	cmp	r1, r0
   15b58:	blt	15bac <close@plt+0x4b5c>
   15b5c:	b	15bc4 <close@plt+0x4b74>
   15b60:	ldr	r0, [fp, #8]
   15b64:	sub	r0, r0, #1
   15b68:	movw	r1, #127	; 0x7f
   15b6c:	cmp	r1, r0
   15b70:	blt	15bac <close@plt+0x4b5c>
   15b74:	b	15bc4 <close@plt+0x4b74>
   15b78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15b7c:	mvn	r1, #127	; 0x7f
   15b80:	sdiv	r0, r1, r0
   15b84:	ldr	r1, [fp, #8]
   15b88:	cmp	r0, r1
   15b8c:	blt	15bac <close@plt+0x4b5c>
   15b90:	b	15bc4 <close@plt+0x4b74>
   15b94:	ldr	r0, [fp, #8]
   15b98:	movw	r1, #127	; 0x7f
   15b9c:	sdiv	r0, r1, r0
   15ba0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15ba4:	cmp	r0, r1
   15ba8:	bge	15bc4 <close@plt+0x4b74>
   15bac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15bb0:	ldr	r1, [fp, #8]
   15bb4:	mul	r0, r0, r1
   15bb8:	sxtb	r0, r0
   15bbc:	str	r0, [fp, #-28]	; 0xffffffe4
   15bc0:	b	16dd8 <close@plt+0x5d88>
   15bc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15bc8:	ldr	r1, [fp, #8]
   15bcc:	mul	r0, r0, r1
   15bd0:	sxtb	r0, r0
   15bd4:	str	r0, [fp, #-28]	; 0xffffffe4
   15bd8:	b	16de8 <close@plt+0x5d98>
   15bdc:	ldr	r0, [fp, #8]
   15be0:	cmp	r0, #0
   15be4:	bge	15cf4 <close@plt+0x4ca4>
   15be8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15bec:	cmp	r0, #0
   15bf0:	bge	15c7c <close@plt+0x4c2c>
   15bf4:	b	15bf8 <close@plt+0x4ba8>
   15bf8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15bfc:	ldr	r1, [fp, #8]
   15c00:	movw	r2, #255	; 0xff
   15c04:	sdiv	r1, r2, r1
   15c08:	cmp	r0, r1
   15c0c:	blt	15d90 <close@plt+0x4d40>
   15c10:	b	15da8 <close@plt+0x4d58>
   15c14:	b	15c18 <close@plt+0x4bc8>
   15c18:	ldr	r0, [pc, #3584]	; 16a20 <close@plt+0x59d0>
   15c1c:	ldr	r1, [fp, #8]
   15c20:	cmp	r1, r0
   15c24:	blt	15c3c <close@plt+0x4bec>
   15c28:	b	15c48 <close@plt+0x4bf8>
   15c2c:	ldr	r0, [fp, #8]
   15c30:	movw	r1, #0
   15c34:	cmp	r1, r0
   15c38:	bge	15c48 <close@plt+0x4bf8>
   15c3c:	movw	r0, #0
   15c40:	str	r0, [fp, #-44]	; 0xffffffd4
   15c44:	b	15c60 <close@plt+0x4c10>
   15c48:	ldr	r0, [fp, #8]
   15c4c:	movw	r1, #0
   15c50:	sub	r0, r1, r0
   15c54:	movw	r1, #255	; 0xff
   15c58:	sdiv	r0, r1, r0
   15c5c:	str	r0, [fp, #-44]	; 0xffffffd4
   15c60:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15c64:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15c68:	mvn	r2, #0
   15c6c:	sub	r1, r2, r1
   15c70:	cmp	r0, r1
   15c74:	ble	15d90 <close@plt+0x4d40>
   15c78:	b	15da8 <close@plt+0x4d58>
   15c7c:	b	15c80 <close@plt+0x4c30>
   15c80:	b	15cd8 <close@plt+0x4c88>
   15c84:	b	15cd8 <close@plt+0x4c88>
   15c88:	ldr	r0, [fp, #8]
   15c8c:	cmn	r0, #1
   15c90:	bne	15cd8 <close@plt+0x4c88>
   15c94:	b	15c98 <close@plt+0x4c48>
   15c98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15c9c:	add	r0, r0, #0
   15ca0:	movw	r1, #0
   15ca4:	cmp	r1, r0
   15ca8:	blt	15d90 <close@plt+0x4d40>
   15cac:	b	15da8 <close@plt+0x4d58>
   15cb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15cb4:	movw	r1, #0
   15cb8:	cmp	r1, r0
   15cbc:	bge	15da8 <close@plt+0x4d58>
   15cc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15cc4:	sub	r0, r0, #1
   15cc8:	mvn	r1, #0
   15ccc:	cmp	r1, r0
   15cd0:	blt	15d90 <close@plt+0x4d40>
   15cd4:	b	15da8 <close@plt+0x4d58>
   15cd8:	ldr	r0, [fp, #8]
   15cdc:	movw	r1, #0
   15ce0:	sdiv	r0, r1, r0
   15ce4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15ce8:	cmp	r0, r1
   15cec:	blt	15d90 <close@plt+0x4d40>
   15cf0:	b	15da8 <close@plt+0x4d58>
   15cf4:	ldr	r0, [fp, #8]
   15cf8:	cmp	r0, #0
   15cfc:	bne	15d04 <close@plt+0x4cb4>
   15d00:	b	15da8 <close@plt+0x4d58>
   15d04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15d08:	cmp	r0, #0
   15d0c:	bge	15d78 <close@plt+0x4d28>
   15d10:	b	15d14 <close@plt+0x4cc4>
   15d14:	b	15d5c <close@plt+0x4d0c>
   15d18:	b	15d5c <close@plt+0x4d0c>
   15d1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15d20:	cmn	r0, #1
   15d24:	bne	15d5c <close@plt+0x4d0c>
   15d28:	b	15d2c <close@plt+0x4cdc>
   15d2c:	ldr	r0, [fp, #8]
   15d30:	add	r0, r0, #0
   15d34:	movw	r1, #0
   15d38:	cmp	r1, r0
   15d3c:	blt	15d90 <close@plt+0x4d40>
   15d40:	b	15da8 <close@plt+0x4d58>
   15d44:	ldr	r0, [fp, #8]
   15d48:	sub	r0, r0, #1
   15d4c:	mvn	r1, #0
   15d50:	cmp	r1, r0
   15d54:	blt	15d90 <close@plt+0x4d40>
   15d58:	b	15da8 <close@plt+0x4d58>
   15d5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15d60:	movw	r1, #0
   15d64:	sdiv	r0, r1, r0
   15d68:	ldr	r1, [fp, #8]
   15d6c:	cmp	r0, r1
   15d70:	blt	15d90 <close@plt+0x4d40>
   15d74:	b	15da8 <close@plt+0x4d58>
   15d78:	ldr	r0, [fp, #8]
   15d7c:	movw	r1, #255	; 0xff
   15d80:	sdiv	r0, r1, r0
   15d84:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15d88:	cmp	r0, r1
   15d8c:	bge	15da8 <close@plt+0x4d58>
   15d90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15d94:	ldr	r1, [fp, #8]
   15d98:	mul	r0, r0, r1
   15d9c:	and	r0, r0, #255	; 0xff
   15da0:	str	r0, [fp, #-28]	; 0xffffffe4
   15da4:	b	16dd8 <close@plt+0x5d88>
   15da8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15dac:	ldr	r1, [fp, #8]
   15db0:	mul	r0, r0, r1
   15db4:	and	r0, r0, #255	; 0xff
   15db8:	str	r0, [fp, #-28]	; 0xffffffe4
   15dbc:	b	16de8 <close@plt+0x5d98>
   15dc0:	b	16198 <close@plt+0x5148>
   15dc4:	b	15dc8 <close@plt+0x4d78>
   15dc8:	ldr	r0, [fp, #8]
   15dcc:	cmp	r0, #0
   15dd0:	bge	15ee4 <close@plt+0x4e94>
   15dd4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15dd8:	cmp	r0, #0
   15ddc:	bge	15e68 <close@plt+0x4e18>
   15de0:	b	15de4 <close@plt+0x4d94>
   15de4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15de8:	ldr	r1, [fp, #8]
   15dec:	movw	r2, #32767	; 0x7fff
   15df0:	sdiv	r1, r2, r1
   15df4:	cmp	r0, r1
   15df8:	blt	15f84 <close@plt+0x4f34>
   15dfc:	b	15f9c <close@plt+0x4f4c>
   15e00:	b	15e04 <close@plt+0x4db4>
   15e04:	ldr	r0, [pc, #3092]	; 16a20 <close@plt+0x59d0>
   15e08:	ldr	r1, [fp, #8]
   15e0c:	cmp	r1, r0
   15e10:	blt	15e28 <close@plt+0x4dd8>
   15e14:	b	15e34 <close@plt+0x4de4>
   15e18:	ldr	r0, [fp, #8]
   15e1c:	movw	r1, #0
   15e20:	cmp	r1, r0
   15e24:	bge	15e34 <close@plt+0x4de4>
   15e28:	movw	r0, #0
   15e2c:	str	r0, [fp, #-48]	; 0xffffffd0
   15e30:	b	15e4c <close@plt+0x4dfc>
   15e34:	ldr	r0, [fp, #8]
   15e38:	movw	r1, #0
   15e3c:	sub	r0, r1, r0
   15e40:	movw	r1, #32767	; 0x7fff
   15e44:	sdiv	r0, r1, r0
   15e48:	str	r0, [fp, #-48]	; 0xffffffd0
   15e4c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   15e50:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15e54:	mvn	r2, #0
   15e58:	sub	r1, r2, r1
   15e5c:	cmp	r0, r1
   15e60:	ble	15f84 <close@plt+0x4f34>
   15e64:	b	15f9c <close@plt+0x4f4c>
   15e68:	b	15e6c <close@plt+0x4e1c>
   15e6c:	b	15ec8 <close@plt+0x4e78>
   15e70:	b	15ec8 <close@plt+0x4e78>
   15e74:	ldr	r0, [fp, #8]
   15e78:	cmn	r0, #1
   15e7c:	bne	15ec8 <close@plt+0x4e78>
   15e80:	b	15e84 <close@plt+0x4e34>
   15e84:	ldr	r0, [pc, #3928]	; 16de4 <close@plt+0x5d94>
   15e88:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15e8c:	add	r0, r1, r0
   15e90:	movw	r1, #0
   15e94:	cmp	r1, r0
   15e98:	blt	15f84 <close@plt+0x4f34>
   15e9c:	b	15f9c <close@plt+0x4f4c>
   15ea0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15ea4:	movw	r1, #0
   15ea8:	cmp	r1, r0
   15eac:	bge	15f9c <close@plt+0x4f4c>
   15eb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15eb4:	sub	r0, r0, #1
   15eb8:	movw	r1, #32767	; 0x7fff
   15ebc:	cmp	r1, r0
   15ec0:	blt	15f84 <close@plt+0x4f34>
   15ec4:	b	15f9c <close@plt+0x4f4c>
   15ec8:	ldr	r0, [pc, #3860]	; 16de4 <close@plt+0x5d94>
   15ecc:	ldr	r1, [fp, #8]
   15ed0:	sdiv	r0, r0, r1
   15ed4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15ed8:	cmp	r0, r1
   15edc:	blt	15f84 <close@plt+0x4f34>
   15ee0:	b	15f9c <close@plt+0x4f4c>
   15ee4:	ldr	r0, [fp, #8]
   15ee8:	cmp	r0, #0
   15eec:	bne	15ef4 <close@plt+0x4ea4>
   15ef0:	b	15f9c <close@plt+0x4f4c>
   15ef4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15ef8:	cmp	r0, #0
   15efc:	bge	15f6c <close@plt+0x4f1c>
   15f00:	b	15f04 <close@plt+0x4eb4>
   15f04:	b	15f50 <close@plt+0x4f00>
   15f08:	b	15f50 <close@plt+0x4f00>
   15f0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15f10:	cmn	r0, #1
   15f14:	bne	15f50 <close@plt+0x4f00>
   15f18:	b	15f1c <close@plt+0x4ecc>
   15f1c:	ldr	r0, [pc, #3776]	; 16de4 <close@plt+0x5d94>
   15f20:	ldr	r1, [fp, #8]
   15f24:	add	r0, r1, r0
   15f28:	movw	r1, #0
   15f2c:	cmp	r1, r0
   15f30:	blt	15f84 <close@plt+0x4f34>
   15f34:	b	15f9c <close@plt+0x4f4c>
   15f38:	ldr	r0, [fp, #8]
   15f3c:	sub	r0, r0, #1
   15f40:	movw	r1, #32767	; 0x7fff
   15f44:	cmp	r1, r0
   15f48:	blt	15f84 <close@plt+0x4f34>
   15f4c:	b	15f9c <close@plt+0x4f4c>
   15f50:	ldr	r0, [pc, #3724]	; 16de4 <close@plt+0x5d94>
   15f54:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15f58:	sdiv	r0, r0, r1
   15f5c:	ldr	r1, [fp, #8]
   15f60:	cmp	r0, r1
   15f64:	blt	15f84 <close@plt+0x4f34>
   15f68:	b	15f9c <close@plt+0x4f4c>
   15f6c:	ldr	r0, [fp, #8]
   15f70:	movw	r1, #32767	; 0x7fff
   15f74:	sdiv	r0, r1, r0
   15f78:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15f7c:	cmp	r0, r1
   15f80:	bge	15f9c <close@plt+0x4f4c>
   15f84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15f88:	ldr	r1, [fp, #8]
   15f8c:	mul	r0, r0, r1
   15f90:	sxth	r0, r0
   15f94:	str	r0, [fp, #-28]	; 0xffffffe4
   15f98:	b	16dd8 <close@plt+0x5d88>
   15f9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15fa0:	ldr	r1, [fp, #8]
   15fa4:	mul	r0, r0, r1
   15fa8:	sxth	r0, r0
   15fac:	str	r0, [fp, #-28]	; 0xffffffe4
   15fb0:	b	16de8 <close@plt+0x5d98>
   15fb4:	ldr	r0, [fp, #8]
   15fb8:	cmp	r0, #0
   15fbc:	bge	160cc <close@plt+0x507c>
   15fc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15fc4:	cmp	r0, #0
   15fc8:	bge	16054 <close@plt+0x5004>
   15fcc:	b	15fd0 <close@plt+0x4f80>
   15fd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15fd4:	ldr	r1, [fp, #8]
   15fd8:	movw	r2, #65535	; 0xffff
   15fdc:	sdiv	r1, r2, r1
   15fe0:	cmp	r0, r1
   15fe4:	blt	16168 <close@plt+0x5118>
   15fe8:	b	16180 <close@plt+0x5130>
   15fec:	b	15ff0 <close@plt+0x4fa0>
   15ff0:	ldr	r0, [pc, #2600]	; 16a20 <close@plt+0x59d0>
   15ff4:	ldr	r1, [fp, #8]
   15ff8:	cmp	r1, r0
   15ffc:	blt	16014 <close@plt+0x4fc4>
   16000:	b	16020 <close@plt+0x4fd0>
   16004:	ldr	r0, [fp, #8]
   16008:	movw	r1, #0
   1600c:	cmp	r1, r0
   16010:	bge	16020 <close@plt+0x4fd0>
   16014:	movw	r0, #0
   16018:	str	r0, [fp, #-52]	; 0xffffffcc
   1601c:	b	16038 <close@plt+0x4fe8>
   16020:	ldr	r0, [fp, #8]
   16024:	movw	r1, #0
   16028:	sub	r0, r1, r0
   1602c:	movw	r1, #65535	; 0xffff
   16030:	sdiv	r0, r1, r0
   16034:	str	r0, [fp, #-52]	; 0xffffffcc
   16038:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1603c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16040:	mvn	r2, #0
   16044:	sub	r1, r2, r1
   16048:	cmp	r0, r1
   1604c:	ble	16168 <close@plt+0x5118>
   16050:	b	16180 <close@plt+0x5130>
   16054:	b	16058 <close@plt+0x5008>
   16058:	b	160b0 <close@plt+0x5060>
   1605c:	b	160b0 <close@plt+0x5060>
   16060:	ldr	r0, [fp, #8]
   16064:	cmn	r0, #1
   16068:	bne	160b0 <close@plt+0x5060>
   1606c:	b	16070 <close@plt+0x5020>
   16070:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16074:	add	r0, r0, #0
   16078:	movw	r1, #0
   1607c:	cmp	r1, r0
   16080:	blt	16168 <close@plt+0x5118>
   16084:	b	16180 <close@plt+0x5130>
   16088:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1608c:	movw	r1, #0
   16090:	cmp	r1, r0
   16094:	bge	16180 <close@plt+0x5130>
   16098:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1609c:	sub	r0, r0, #1
   160a0:	mvn	r1, #0
   160a4:	cmp	r1, r0
   160a8:	blt	16168 <close@plt+0x5118>
   160ac:	b	16180 <close@plt+0x5130>
   160b0:	ldr	r0, [fp, #8]
   160b4:	movw	r1, #0
   160b8:	sdiv	r0, r1, r0
   160bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   160c0:	cmp	r0, r1
   160c4:	blt	16168 <close@plt+0x5118>
   160c8:	b	16180 <close@plt+0x5130>
   160cc:	ldr	r0, [fp, #8]
   160d0:	cmp	r0, #0
   160d4:	bne	160dc <close@plt+0x508c>
   160d8:	b	16180 <close@plt+0x5130>
   160dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   160e0:	cmp	r0, #0
   160e4:	bge	16150 <close@plt+0x5100>
   160e8:	b	160ec <close@plt+0x509c>
   160ec:	b	16134 <close@plt+0x50e4>
   160f0:	b	16134 <close@plt+0x50e4>
   160f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   160f8:	cmn	r0, #1
   160fc:	bne	16134 <close@plt+0x50e4>
   16100:	b	16104 <close@plt+0x50b4>
   16104:	ldr	r0, [fp, #8]
   16108:	add	r0, r0, #0
   1610c:	movw	r1, #0
   16110:	cmp	r1, r0
   16114:	blt	16168 <close@plt+0x5118>
   16118:	b	16180 <close@plt+0x5130>
   1611c:	ldr	r0, [fp, #8]
   16120:	sub	r0, r0, #1
   16124:	mvn	r1, #0
   16128:	cmp	r1, r0
   1612c:	blt	16168 <close@plt+0x5118>
   16130:	b	16180 <close@plt+0x5130>
   16134:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16138:	movw	r1, #0
   1613c:	sdiv	r0, r1, r0
   16140:	ldr	r1, [fp, #8]
   16144:	cmp	r0, r1
   16148:	blt	16168 <close@plt+0x5118>
   1614c:	b	16180 <close@plt+0x5130>
   16150:	ldr	r0, [fp, #8]
   16154:	movw	r1, #65535	; 0xffff
   16158:	sdiv	r0, r1, r0
   1615c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16160:	cmp	r0, r1
   16164:	bge	16180 <close@plt+0x5130>
   16168:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1616c:	ldr	r1, [fp, #8]
   16170:	mul	r0, r0, r1
   16174:	uxth	r0, r0
   16178:	str	r0, [fp, #-28]	; 0xffffffe4
   1617c:	b	16dd8 <close@plt+0x5d88>
   16180:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16184:	ldr	r1, [fp, #8]
   16188:	mul	r0, r0, r1
   1618c:	uxth	r0, r0
   16190:	str	r0, [fp, #-28]	; 0xffffffe4
   16194:	b	16de8 <close@plt+0x5d98>
   16198:	b	1619c <close@plt+0x514c>
   1619c:	b	161a0 <close@plt+0x5150>
   161a0:	ldr	r0, [fp, #8]
   161a4:	cmp	r0, #0
   161a8:	bge	162ac <close@plt+0x525c>
   161ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   161b0:	cmp	r0, #0
   161b4:	bge	16240 <close@plt+0x51f0>
   161b8:	b	161bc <close@plt+0x516c>
   161bc:	ldr	r0, [pc, #1992]	; 1698c <close@plt+0x593c>
   161c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   161c4:	ldr	r2, [fp, #8]
   161c8:	sdiv	r0, r0, r2
   161cc:	cmp	r1, r0
   161d0:	blt	1633c <close@plt+0x52ec>
   161d4:	b	16350 <close@plt+0x5300>
   161d8:	b	161dc <close@plt+0x518c>
   161dc:	ldr	r0, [pc, #2108]	; 16a20 <close@plt+0x59d0>
   161e0:	ldr	r1, [fp, #8]
   161e4:	cmp	r1, r0
   161e8:	blt	16200 <close@plt+0x51b0>
   161ec:	b	1620c <close@plt+0x51bc>
   161f0:	ldr	r0, [fp, #8]
   161f4:	movw	r1, #0
   161f8:	cmp	r1, r0
   161fc:	bge	1620c <close@plt+0x51bc>
   16200:	movw	r0, #0
   16204:	str	r0, [fp, #-56]	; 0xffffffc8
   16208:	b	16224 <close@plt+0x51d4>
   1620c:	ldr	r0, [pc, #1912]	; 1698c <close@plt+0x593c>
   16210:	ldr	r1, [fp, #8]
   16214:	movw	r2, #0
   16218:	sub	r1, r2, r1
   1621c:	sdiv	r0, r0, r1
   16220:	str	r0, [fp, #-56]	; 0xffffffc8
   16224:	ldr	r0, [fp, #-56]	; 0xffffffc8
   16228:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1622c:	mvn	r2, #0
   16230:	sub	r1, r2, r1
   16234:	cmp	r0, r1
   16238:	ble	1633c <close@plt+0x52ec>
   1623c:	b	16350 <close@plt+0x5300>
   16240:	ldr	r0, [fp, #8]
   16244:	cmn	r0, #1
   16248:	bne	16290 <close@plt+0x5240>
   1624c:	b	16250 <close@plt+0x5200>
   16250:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16254:	add	r0, r0, #-2147483648	; 0x80000000
   16258:	movw	r1, #0
   1625c:	cmp	r1, r0
   16260:	blt	1633c <close@plt+0x52ec>
   16264:	b	16350 <close@plt+0x5300>
   16268:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1626c:	movw	r1, #0
   16270:	cmp	r1, r0
   16274:	bge	16350 <close@plt+0x5300>
   16278:	ldr	r0, [pc, #1804]	; 1698c <close@plt+0x593c>
   1627c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16280:	sub	r1, r1, #1
   16284:	cmp	r0, r1
   16288:	blt	1633c <close@plt+0x52ec>
   1628c:	b	16350 <close@plt+0x5300>
   16290:	ldr	r0, [pc, #4072]	; 17280 <close@plt+0x6230>
   16294:	ldr	r1, [fp, #8]
   16298:	sdiv	r0, r0, r1
   1629c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   162a0:	cmp	r0, r1
   162a4:	blt	1633c <close@plt+0x52ec>
   162a8:	b	16350 <close@plt+0x5300>
   162ac:	ldr	r0, [fp, #8]
   162b0:	cmp	r0, #0
   162b4:	bne	162bc <close@plt+0x526c>
   162b8:	b	16350 <close@plt+0x5300>
   162bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   162c0:	cmp	r0, #0
   162c4:	bge	16324 <close@plt+0x52d4>
   162c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   162cc:	cmn	r0, #1
   162d0:	bne	16308 <close@plt+0x52b8>
   162d4:	b	162d8 <close@plt+0x5288>
   162d8:	ldr	r0, [fp, #8]
   162dc:	add	r0, r0, #-2147483648	; 0x80000000
   162e0:	movw	r1, #0
   162e4:	cmp	r1, r0
   162e8:	blt	1633c <close@plt+0x52ec>
   162ec:	b	16350 <close@plt+0x5300>
   162f0:	ldr	r0, [pc, #1684]	; 1698c <close@plt+0x593c>
   162f4:	ldr	r1, [fp, #8]
   162f8:	sub	r1, r1, #1
   162fc:	cmp	r0, r1
   16300:	blt	1633c <close@plt+0x52ec>
   16304:	b	16350 <close@plt+0x5300>
   16308:	ldr	r0, [pc, #3952]	; 17280 <close@plt+0x6230>
   1630c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16310:	sdiv	r0, r0, r1
   16314:	ldr	r1, [fp, #8]
   16318:	cmp	r0, r1
   1631c:	blt	1633c <close@plt+0x52ec>
   16320:	b	16350 <close@plt+0x5300>
   16324:	ldr	r0, [pc, #1632]	; 1698c <close@plt+0x593c>
   16328:	ldr	r1, [fp, #8]
   1632c:	sdiv	r0, r0, r1
   16330:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16334:	cmp	r0, r1
   16338:	bge	16350 <close@plt+0x5300>
   1633c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16340:	ldr	r1, [fp, #8]
   16344:	mul	r0, r0, r1
   16348:	str	r0, [fp, #-28]	; 0xffffffe4
   1634c:	b	16dd8 <close@plt+0x5d88>
   16350:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16354:	ldr	r1, [fp, #8]
   16358:	mul	r0, r0, r1
   1635c:	str	r0, [fp, #-28]	; 0xffffffe4
   16360:	b	16de8 <close@plt+0x5d98>
   16364:	ldr	r0, [fp, #8]
   16368:	cmp	r0, #0
   1636c:	bge	1647c <close@plt+0x542c>
   16370:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16374:	cmp	r0, #0
   16378:	bge	16404 <close@plt+0x53b4>
   1637c:	b	1639c <close@plt+0x534c>
   16380:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16384:	ldr	r1, [fp, #8]
   16388:	mvn	r2, #0
   1638c:	udiv	r1, r2, r1
   16390:	cmp	r0, r1
   16394:	bcc	16518 <close@plt+0x54c8>
   16398:	b	1652c <close@plt+0x54dc>
   1639c:	b	163a0 <close@plt+0x5350>
   163a0:	ldr	r0, [pc, #1656]	; 16a20 <close@plt+0x59d0>
   163a4:	ldr	r1, [fp, #8]
   163a8:	cmp	r1, r0
   163ac:	blt	163c4 <close@plt+0x5374>
   163b0:	b	163d0 <close@plt+0x5380>
   163b4:	ldr	r0, [fp, #8]
   163b8:	movw	r1, #0
   163bc:	cmp	r1, r0
   163c0:	bge	163d0 <close@plt+0x5380>
   163c4:	movw	r0, #1
   163c8:	str	r0, [fp, #-60]	; 0xffffffc4
   163cc:	b	163e8 <close@plt+0x5398>
   163d0:	ldr	r0, [fp, #8]
   163d4:	movw	r1, #0
   163d8:	sub	r0, r1, r0
   163dc:	mvn	r1, #0
   163e0:	udiv	r0, r1, r0
   163e4:	str	r0, [fp, #-60]	; 0xffffffc4
   163e8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   163ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   163f0:	mvn	r2, #0
   163f4:	sub	r1, r2, r1
   163f8:	cmp	r0, r1
   163fc:	bls	16518 <close@plt+0x54c8>
   16400:	b	1652c <close@plt+0x54dc>
   16404:	b	16408 <close@plt+0x53b8>
   16408:	b	16460 <close@plt+0x5410>
   1640c:	b	16460 <close@plt+0x5410>
   16410:	ldr	r0, [fp, #8]
   16414:	cmn	r0, #1
   16418:	bne	16460 <close@plt+0x5410>
   1641c:	b	16420 <close@plt+0x53d0>
   16420:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16424:	add	r0, r0, #0
   16428:	movw	r1, #0
   1642c:	cmp	r1, r0
   16430:	blt	16518 <close@plt+0x54c8>
   16434:	b	1652c <close@plt+0x54dc>
   16438:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1643c:	movw	r1, #0
   16440:	cmp	r1, r0
   16444:	bge	1652c <close@plt+0x54dc>
   16448:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1644c:	sub	r0, r0, #1
   16450:	mvn	r1, #0
   16454:	cmp	r1, r0
   16458:	blt	16518 <close@plt+0x54c8>
   1645c:	b	1652c <close@plt+0x54dc>
   16460:	ldr	r0, [fp, #8]
   16464:	movw	r1, #0
   16468:	sdiv	r0, r1, r0
   1646c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16470:	cmp	r0, r1
   16474:	blt	16518 <close@plt+0x54c8>
   16478:	b	1652c <close@plt+0x54dc>
   1647c:	ldr	r0, [fp, #8]
   16480:	cmp	r0, #0
   16484:	bne	1648c <close@plt+0x543c>
   16488:	b	1652c <close@plt+0x54dc>
   1648c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16490:	cmp	r0, #0
   16494:	bge	16500 <close@plt+0x54b0>
   16498:	b	1649c <close@plt+0x544c>
   1649c:	b	164e4 <close@plt+0x5494>
   164a0:	b	164e4 <close@plt+0x5494>
   164a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   164a8:	cmn	r0, #1
   164ac:	bne	164e4 <close@plt+0x5494>
   164b0:	b	164b4 <close@plt+0x5464>
   164b4:	ldr	r0, [fp, #8]
   164b8:	add	r0, r0, #0
   164bc:	movw	r1, #0
   164c0:	cmp	r1, r0
   164c4:	blt	16518 <close@plt+0x54c8>
   164c8:	b	1652c <close@plt+0x54dc>
   164cc:	ldr	r0, [fp, #8]
   164d0:	sub	r0, r0, #1
   164d4:	mvn	r1, #0
   164d8:	cmp	r1, r0
   164dc:	blt	16518 <close@plt+0x54c8>
   164e0:	b	1652c <close@plt+0x54dc>
   164e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   164e8:	movw	r1, #0
   164ec:	sdiv	r0, r1, r0
   164f0:	ldr	r1, [fp, #8]
   164f4:	cmp	r0, r1
   164f8:	blt	16518 <close@plt+0x54c8>
   164fc:	b	1652c <close@plt+0x54dc>
   16500:	ldr	r0, [fp, #8]
   16504:	mvn	r1, #0
   16508:	udiv	r0, r1, r0
   1650c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16510:	cmp	r0, r1
   16514:	bcs	1652c <close@plt+0x54dc>
   16518:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1651c:	ldr	r1, [fp, #8]
   16520:	mul	r0, r0, r1
   16524:	str	r0, [fp, #-28]	; 0xffffffe4
   16528:	b	16dd8 <close@plt+0x5d88>
   1652c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16530:	ldr	r1, [fp, #8]
   16534:	mul	r0, r0, r1
   16538:	str	r0, [fp, #-28]	; 0xffffffe4
   1653c:	b	16de8 <close@plt+0x5d98>
   16540:	b	16544 <close@plt+0x54f4>
   16544:	b	16548 <close@plt+0x54f8>
   16548:	ldr	r0, [fp, #8]
   1654c:	cmp	r0, #0
   16550:	bge	16654 <close@plt+0x5604>
   16554:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16558:	cmp	r0, #0
   1655c:	bge	165e8 <close@plt+0x5598>
   16560:	b	16564 <close@plt+0x5514>
   16564:	ldr	r0, [pc, #1056]	; 1698c <close@plt+0x593c>
   16568:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1656c:	ldr	r2, [fp, #8]
   16570:	sdiv	r0, r0, r2
   16574:	cmp	r1, r0
   16578:	blt	166e4 <close@plt+0x5694>
   1657c:	b	166f8 <close@plt+0x56a8>
   16580:	b	16584 <close@plt+0x5534>
   16584:	ldr	r0, [pc, #1172]	; 16a20 <close@plt+0x59d0>
   16588:	ldr	r1, [fp, #8]
   1658c:	cmp	r1, r0
   16590:	blt	165a8 <close@plt+0x5558>
   16594:	b	165b4 <close@plt+0x5564>
   16598:	ldr	r0, [fp, #8]
   1659c:	movw	r1, #0
   165a0:	cmp	r1, r0
   165a4:	bge	165b4 <close@plt+0x5564>
   165a8:	movw	r0, #0
   165ac:	str	r0, [fp, #-64]	; 0xffffffc0
   165b0:	b	165cc <close@plt+0x557c>
   165b4:	ldr	r0, [pc, #976]	; 1698c <close@plt+0x593c>
   165b8:	ldr	r1, [fp, #8]
   165bc:	movw	r2, #0
   165c0:	sub	r1, r2, r1
   165c4:	sdiv	r0, r0, r1
   165c8:	str	r0, [fp, #-64]	; 0xffffffc0
   165cc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   165d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   165d4:	mvn	r2, #0
   165d8:	sub	r1, r2, r1
   165dc:	cmp	r0, r1
   165e0:	ble	166e4 <close@plt+0x5694>
   165e4:	b	166f8 <close@plt+0x56a8>
   165e8:	ldr	r0, [fp, #8]
   165ec:	cmn	r0, #1
   165f0:	bne	16638 <close@plt+0x55e8>
   165f4:	b	165f8 <close@plt+0x55a8>
   165f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   165fc:	add	r0, r0, #-2147483648	; 0x80000000
   16600:	movw	r1, #0
   16604:	cmp	r1, r0
   16608:	blt	166e4 <close@plt+0x5694>
   1660c:	b	166f8 <close@plt+0x56a8>
   16610:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16614:	movw	r1, #0
   16618:	cmp	r1, r0
   1661c:	bge	166f8 <close@plt+0x56a8>
   16620:	ldr	r0, [pc, #868]	; 1698c <close@plt+0x593c>
   16624:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16628:	sub	r1, r1, #1
   1662c:	cmp	r0, r1
   16630:	blt	166e4 <close@plt+0x5694>
   16634:	b	166f8 <close@plt+0x56a8>
   16638:	ldr	r0, [pc, #3136]	; 17280 <close@plt+0x6230>
   1663c:	ldr	r1, [fp, #8]
   16640:	sdiv	r0, r0, r1
   16644:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16648:	cmp	r0, r1
   1664c:	blt	166e4 <close@plt+0x5694>
   16650:	b	166f8 <close@plt+0x56a8>
   16654:	ldr	r0, [fp, #8]
   16658:	cmp	r0, #0
   1665c:	bne	16664 <close@plt+0x5614>
   16660:	b	166f8 <close@plt+0x56a8>
   16664:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16668:	cmp	r0, #0
   1666c:	bge	166cc <close@plt+0x567c>
   16670:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16674:	cmn	r0, #1
   16678:	bne	166b0 <close@plt+0x5660>
   1667c:	b	16680 <close@plt+0x5630>
   16680:	ldr	r0, [fp, #8]
   16684:	add	r0, r0, #-2147483648	; 0x80000000
   16688:	movw	r1, #0
   1668c:	cmp	r1, r0
   16690:	blt	166e4 <close@plt+0x5694>
   16694:	b	166f8 <close@plt+0x56a8>
   16698:	ldr	r0, [pc, #748]	; 1698c <close@plt+0x593c>
   1669c:	ldr	r1, [fp, #8]
   166a0:	sub	r1, r1, #1
   166a4:	cmp	r0, r1
   166a8:	blt	166e4 <close@plt+0x5694>
   166ac:	b	166f8 <close@plt+0x56a8>
   166b0:	ldr	r0, [pc, #3016]	; 17280 <close@plt+0x6230>
   166b4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   166b8:	sdiv	r0, r0, r1
   166bc:	ldr	r1, [fp, #8]
   166c0:	cmp	r0, r1
   166c4:	blt	166e4 <close@plt+0x5694>
   166c8:	b	166f8 <close@plt+0x56a8>
   166cc:	ldr	r0, [pc, #696]	; 1698c <close@plt+0x593c>
   166d0:	ldr	r1, [fp, #8]
   166d4:	sdiv	r0, r0, r1
   166d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   166dc:	cmp	r0, r1
   166e0:	bge	166f8 <close@plt+0x56a8>
   166e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   166e8:	ldr	r1, [fp, #8]
   166ec:	mul	r0, r0, r1
   166f0:	str	r0, [fp, #-28]	; 0xffffffe4
   166f4:	b	16dd8 <close@plt+0x5d88>
   166f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   166fc:	ldr	r1, [fp, #8]
   16700:	mul	r0, r0, r1
   16704:	str	r0, [fp, #-28]	; 0xffffffe4
   16708:	b	16de8 <close@plt+0x5d98>
   1670c:	ldr	r0, [fp, #8]
   16710:	cmp	r0, #0
   16714:	bge	16824 <close@plt+0x57d4>
   16718:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1671c:	cmp	r0, #0
   16720:	bge	167ac <close@plt+0x575c>
   16724:	b	16744 <close@plt+0x56f4>
   16728:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1672c:	ldr	r1, [fp, #8]
   16730:	mvn	r2, #0
   16734:	udiv	r1, r2, r1
   16738:	cmp	r0, r1
   1673c:	bcc	168c0 <close@plt+0x5870>
   16740:	b	168d4 <close@plt+0x5884>
   16744:	b	16748 <close@plt+0x56f8>
   16748:	ldr	r0, [pc, #720]	; 16a20 <close@plt+0x59d0>
   1674c:	ldr	r1, [fp, #8]
   16750:	cmp	r1, r0
   16754:	blt	1676c <close@plt+0x571c>
   16758:	b	16778 <close@plt+0x5728>
   1675c:	ldr	r0, [fp, #8]
   16760:	movw	r1, #0
   16764:	cmp	r1, r0
   16768:	bge	16778 <close@plt+0x5728>
   1676c:	movw	r0, #1
   16770:	str	r0, [fp, #-68]	; 0xffffffbc
   16774:	b	16790 <close@plt+0x5740>
   16778:	ldr	r0, [fp, #8]
   1677c:	movw	r1, #0
   16780:	sub	r0, r1, r0
   16784:	mvn	r1, #0
   16788:	udiv	r0, r1, r0
   1678c:	str	r0, [fp, #-68]	; 0xffffffbc
   16790:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16794:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16798:	mvn	r2, #0
   1679c:	sub	r1, r2, r1
   167a0:	cmp	r0, r1
   167a4:	bls	168c0 <close@plt+0x5870>
   167a8:	b	168d4 <close@plt+0x5884>
   167ac:	b	167b0 <close@plt+0x5760>
   167b0:	b	16808 <close@plt+0x57b8>
   167b4:	b	16808 <close@plt+0x57b8>
   167b8:	ldr	r0, [fp, #8]
   167bc:	cmn	r0, #1
   167c0:	bne	16808 <close@plt+0x57b8>
   167c4:	b	167c8 <close@plt+0x5778>
   167c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   167cc:	add	r0, r0, #0
   167d0:	movw	r1, #0
   167d4:	cmp	r1, r0
   167d8:	blt	168c0 <close@plt+0x5870>
   167dc:	b	168d4 <close@plt+0x5884>
   167e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   167e4:	movw	r1, #0
   167e8:	cmp	r1, r0
   167ec:	bge	168d4 <close@plt+0x5884>
   167f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   167f4:	sub	r0, r0, #1
   167f8:	mvn	r1, #0
   167fc:	cmp	r1, r0
   16800:	blt	168c0 <close@plt+0x5870>
   16804:	b	168d4 <close@plt+0x5884>
   16808:	ldr	r0, [fp, #8]
   1680c:	movw	r1, #0
   16810:	sdiv	r0, r1, r0
   16814:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16818:	cmp	r0, r1
   1681c:	blt	168c0 <close@plt+0x5870>
   16820:	b	168d4 <close@plt+0x5884>
   16824:	ldr	r0, [fp, #8]
   16828:	cmp	r0, #0
   1682c:	bne	16834 <close@plt+0x57e4>
   16830:	b	168d4 <close@plt+0x5884>
   16834:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16838:	cmp	r0, #0
   1683c:	bge	168a8 <close@plt+0x5858>
   16840:	b	16844 <close@plt+0x57f4>
   16844:	b	1688c <close@plt+0x583c>
   16848:	b	1688c <close@plt+0x583c>
   1684c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16850:	cmn	r0, #1
   16854:	bne	1688c <close@plt+0x583c>
   16858:	b	1685c <close@plt+0x580c>
   1685c:	ldr	r0, [fp, #8]
   16860:	add	r0, r0, #0
   16864:	movw	r1, #0
   16868:	cmp	r1, r0
   1686c:	blt	168c0 <close@plt+0x5870>
   16870:	b	168d4 <close@plt+0x5884>
   16874:	ldr	r0, [fp, #8]
   16878:	sub	r0, r0, #1
   1687c:	mvn	r1, #0
   16880:	cmp	r1, r0
   16884:	blt	168c0 <close@plt+0x5870>
   16888:	b	168d4 <close@plt+0x5884>
   1688c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16890:	movw	r1, #0
   16894:	sdiv	r0, r1, r0
   16898:	ldr	r1, [fp, #8]
   1689c:	cmp	r0, r1
   168a0:	blt	168c0 <close@plt+0x5870>
   168a4:	b	168d4 <close@plt+0x5884>
   168a8:	ldr	r0, [fp, #8]
   168ac:	mvn	r1, #0
   168b0:	udiv	r0, r1, r0
   168b4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   168b8:	cmp	r0, r1
   168bc:	bcs	168d4 <close@plt+0x5884>
   168c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   168c4:	ldr	r1, [fp, #8]
   168c8:	mul	r0, r0, r1
   168cc:	str	r0, [fp, #-28]	; 0xffffffe4
   168d0:	b	16dd8 <close@plt+0x5d88>
   168d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   168d8:	ldr	r1, [fp, #8]
   168dc:	mul	r0, r0, r1
   168e0:	str	r0, [fp, #-28]	; 0xffffffe4
   168e4:	b	16de8 <close@plt+0x5d98>
   168e8:	b	168ec <close@plt+0x589c>
   168ec:	ldr	r0, [fp, #8]
   168f0:	cmp	r0, #0
   168f4:	bge	16a84 <close@plt+0x5a34>
   168f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   168fc:	cmp	r0, #0
   16900:	bge	169ec <close@plt+0x599c>
   16904:	b	16908 <close@plt+0x58b8>
   16908:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1690c:	ldr	r1, [fp, #8]
   16910:	asr	r3, r1, #31
   16914:	mvn	r2, #0
   16918:	mvn	ip, #-2147483648	; 0x80000000
   1691c:	str	r0, [fp, #-72]	; 0xffffffb8
   16920:	mov	r0, r2
   16924:	str	r1, [fp, #-76]	; 0xffffffb4
   16928:	mov	r1, ip
   1692c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   16930:	bl	1aa9c <close@plt+0x9a4c>
   16934:	ldr	r2, [fp, #-72]	; 0xffffffb8
   16938:	subs	r0, r2, r0
   1693c:	rscs	r1, r1, r2, asr #31
   16940:	str	r0, [fp, #-80]	; 0xffffffb0
   16944:	str	r1, [fp, #-84]	; 0xffffffac
   16948:	blt	16b64 <close@plt+0x5b14>
   1694c:	b	16b78 <close@plt+0x5b28>
   16950:	b	16954 <close@plt+0x5904>
   16954:	ldr	r0, [pc, #196]	; 16a20 <close@plt+0x59d0>
   16958:	ldr	r1, [fp, #8]
   1695c:	cmp	r1, r0
   16960:	blt	16978 <close@plt+0x5928>
   16964:	b	16990 <close@plt+0x5940>
   16968:	ldr	r0, [fp, #8]
   1696c:	movw	r1, #0
   16970:	cmp	r1, r0
   16974:	bge	16990 <close@plt+0x5940>
   16978:	mov	r0, #0
   1697c:	mvn	r1, #0
   16980:	str	r1, [fp, #-88]	; 0xffffffa8
   16984:	str	r0, [fp, #-92]	; 0xffffffa4
   16988:	b	169c4 <close@plt+0x5974>
   1698c:	svcvc	0x00ffffff
   16990:	ldr	r0, [fp, #8]
   16994:	rsb	r0, r0, #0
   16998:	asr	r3, r0, #31
   1699c:	mvn	r1, #0
   169a0:	mvn	r2, #-2147483648	; 0x80000000
   169a4:	str	r0, [fp, #-96]	; 0xffffffa0
   169a8:	mov	r0, r1
   169ac:	mov	r1, r2
   169b0:	ldr	r2, [fp, #-96]	; 0xffffffa0
   169b4:	bl	1aa9c <close@plt+0x9a4c>
   169b8:	str	r0, [fp, #-88]	; 0xffffffa8
   169bc:	str	r1, [fp, #-92]	; 0xffffffa4
   169c0:	b	169c4 <close@plt+0x5974>
   169c4:	ldr	r0, [fp, #-92]	; 0xffffffa4
   169c8:	ldr	r1, [fp, #-88]	; 0xffffffa8
   169cc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   169d0:	mvn	r2, r2
   169d4:	subs	r1, r2, r1
   169d8:	rscs	r0, r0, r2, asr #31
   169dc:	str	r1, [fp, #-100]	; 0xffffff9c
   169e0:	str	r0, [fp, #-104]	; 0xffffff98
   169e4:	bge	16b64 <close@plt+0x5b14>
   169e8:	b	16b78 <close@plt+0x5b28>
   169ec:	ldr	r0, [fp, #8]
   169f0:	cmn	r0, #1
   169f4:	bne	16a44 <close@plt+0x59f4>
   169f8:	b	169fc <close@plt+0x59ac>
   169fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a00:	mov	r1, #-2147483648	; 0x80000000
   16a04:	add	r1, r1, r0, asr #31
   16a08:	rsbs	r0, r0, #0
   16a0c:	rscs	r1, r1, #0
   16a10:	str	r0, [fp, #-108]	; 0xffffff94
   16a14:	str	r1, [fp, #-112]	; 0xffffff90
   16a18:	blt	16b64 <close@plt+0x5b14>
   16a1c:	b	16b78 <close@plt+0x5b28>
   16a20:	andhi	r0, r0, r1
   16a24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a28:	movw	r1, #0
   16a2c:	cmp	r1, r0
   16a30:	bge	16b78 <close@plt+0x5b28>
   16a34:	mov	r0, #0
   16a38:	cmp	r0, #0
   16a3c:	bne	16b64 <close@plt+0x5b14>
   16a40:	b	16b78 <close@plt+0x5b28>
   16a44:	ldr	r0, [fp, #8]
   16a48:	asr	r3, r0, #31
   16a4c:	mov	r1, #0
   16a50:	mov	r2, #-2147483648	; 0x80000000
   16a54:	str	r0, [fp, #-116]	; 0xffffff8c
   16a58:	mov	r0, r1
   16a5c:	mov	r1, r2
   16a60:	ldr	r2, [fp, #-116]	; 0xffffff8c
   16a64:	bl	1aa9c <close@plt+0x9a4c>
   16a68:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16a6c:	subs	r0, r0, r2
   16a70:	sbcs	r1, r1, r2, asr #31
   16a74:	str	r0, [fp, #-120]	; 0xffffff88
   16a78:	str	r1, [fp, #-124]	; 0xffffff84
   16a7c:	blt	16b64 <close@plt+0x5b14>
   16a80:	b	16b78 <close@plt+0x5b28>
   16a84:	ldr	r0, [fp, #8]
   16a88:	cmp	r0, #0
   16a8c:	bne	16a94 <close@plt+0x5a44>
   16a90:	b	16b78 <close@plt+0x5b28>
   16a94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a98:	cmp	r0, #0
   16a9c:	bge	16b24 <close@plt+0x5ad4>
   16aa0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16aa4:	cmn	r0, #1
   16aa8:	bne	16ae4 <close@plt+0x5a94>
   16aac:	b	16ab0 <close@plt+0x5a60>
   16ab0:	ldr	r0, [fp, #8]
   16ab4:	mov	r1, #-2147483648	; 0x80000000
   16ab8:	add	r1, r1, r0, asr #31
   16abc:	rsbs	r0, r0, #0
   16ac0:	rscs	r1, r1, #0
   16ac4:	str	r0, [fp, #-128]	; 0xffffff80
   16ac8:	str	r1, [fp, #-132]	; 0xffffff7c
   16acc:	blt	16b64 <close@plt+0x5b14>
   16ad0:	b	16b78 <close@plt+0x5b28>
   16ad4:	mov	r0, #0
   16ad8:	cmp	r0, #0
   16adc:	bne	16b64 <close@plt+0x5b14>
   16ae0:	b	16b78 <close@plt+0x5b28>
   16ae4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ae8:	asr	r3, r0, #31
   16aec:	mov	r1, #0
   16af0:	mov	r2, #-2147483648	; 0x80000000
   16af4:	str	r0, [fp, #-136]	; 0xffffff78
   16af8:	mov	r0, r1
   16afc:	mov	r1, r2
   16b00:	ldr	r2, [fp, #-136]	; 0xffffff78
   16b04:	bl	1aa9c <close@plt+0x9a4c>
   16b08:	ldr	r2, [fp, #8]
   16b0c:	subs	r0, r0, r2
   16b10:	sbcs	r1, r1, r2, asr #31
   16b14:	str	r0, [fp, #-140]	; 0xffffff74
   16b18:	str	r1, [fp, #-144]	; 0xffffff70
   16b1c:	blt	16b64 <close@plt+0x5b14>
   16b20:	b	16b78 <close@plt+0x5b28>
   16b24:	ldr	r0, [fp, #8]
   16b28:	asr	r3, r0, #31
   16b2c:	mvn	r1, #0
   16b30:	mvn	r2, #-2147483648	; 0x80000000
   16b34:	str	r0, [fp, #-148]	; 0xffffff6c
   16b38:	mov	r0, r1
   16b3c:	mov	r1, r2
   16b40:	ldr	r2, [fp, #-148]	; 0xffffff6c
   16b44:	bl	1aa9c <close@plt+0x9a4c>
   16b48:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16b4c:	subs	r0, r0, r2
   16b50:	sbcs	r1, r1, r2, asr #31
   16b54:	str	r0, [fp, #-152]	; 0xffffff68
   16b58:	str	r1, [fp, #-156]	; 0xffffff64
   16b5c:	bge	16b78 <close@plt+0x5b28>
   16b60:	b	16b64 <close@plt+0x5b14>
   16b64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16b68:	ldr	r1, [fp, #8]
   16b6c:	mul	r0, r0, r1
   16b70:	str	r0, [fp, #-28]	; 0xffffffe4
   16b74:	b	16dd8 <close@plt+0x5d88>
   16b78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16b7c:	ldr	r1, [fp, #8]
   16b80:	mul	r0, r0, r1
   16b84:	str	r0, [fp, #-28]	; 0xffffffe4
   16b88:	b	16de8 <close@plt+0x5d98>
   16b8c:	ldr	r0, [fp, #8]
   16b90:	cmp	r0, #0
   16b94:	bge	16cf4 <close@plt+0x5ca4>
   16b98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16b9c:	cmp	r0, #0
   16ba0:	bge	16c7c <close@plt+0x5c2c>
   16ba4:	b	16bec <close@plt+0x5b9c>
   16ba8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16bac:	ldr	r1, [fp, #8]
   16bb0:	asr	r3, r1, #31
   16bb4:	mvn	r2, #0
   16bb8:	str	r0, [fp, #-160]	; 0xffffff60
   16bbc:	mov	r0, r2
   16bc0:	str	r1, [fp, #-164]	; 0xffffff5c
   16bc4:	mov	r1, r2
   16bc8:	ldr	r2, [fp, #-164]	; 0xffffff5c
   16bcc:	bl	1ab70 <close@plt+0x9b20>
   16bd0:	ldr	r2, [fp, #-160]	; 0xffffff60
   16bd4:	subs	r0, r2, r0
   16bd8:	rscs	r1, r1, r2, asr #31
   16bdc:	str	r0, [fp, #-168]	; 0xffffff58
   16be0:	str	r1, [fp, #-172]	; 0xffffff54
   16be4:	bcc	16db0 <close@plt+0x5d60>
   16be8:	b	16dc4 <close@plt+0x5d74>
   16bec:	b	16bf0 <close@plt+0x5ba0>
   16bf0:	ldr	r0, [pc, #-472]	; 16a20 <close@plt+0x59d0>
   16bf4:	ldr	r1, [fp, #8]
   16bf8:	cmp	r1, r0
   16bfc:	blt	16c14 <close@plt+0x5bc4>
   16c00:	b	16c28 <close@plt+0x5bd8>
   16c04:	ldr	r0, [fp, #8]
   16c08:	movw	r1, #0
   16c0c:	cmp	r1, r0
   16c10:	bge	16c28 <close@plt+0x5bd8>
   16c14:	mov	r0, #1
   16c18:	mvn	r1, #0
   16c1c:	str	r1, [fp, #-176]	; 0xffffff50
   16c20:	str	r0, [fp, #-180]	; 0xffffff4c
   16c24:	b	16c54 <close@plt+0x5c04>
   16c28:	ldr	r0, [fp, #8]
   16c2c:	rsb	r0, r0, #0
   16c30:	asr	r3, r0, #31
   16c34:	mvn	r1, #0
   16c38:	str	r0, [fp, #-184]	; 0xffffff48
   16c3c:	mov	r0, r1
   16c40:	ldr	r2, [fp, #-184]	; 0xffffff48
   16c44:	bl	1ab70 <close@plt+0x9b20>
   16c48:	str	r0, [fp, #-176]	; 0xffffff50
   16c4c:	str	r1, [fp, #-180]	; 0xffffff4c
   16c50:	b	16c54 <close@plt+0x5c04>
   16c54:	ldr	r0, [fp, #-180]	; 0xffffff4c
   16c58:	ldr	r1, [fp, #-176]	; 0xffffff50
   16c5c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16c60:	mvn	r2, r2
   16c64:	subs	r1, r2, r1
   16c68:	rscs	r0, r0, r2, asr #31
   16c6c:	str	r1, [sp, #188]	; 0xbc
   16c70:	str	r0, [sp, #184]	; 0xb8
   16c74:	bcs	16db0 <close@plt+0x5d60>
   16c78:	b	16dc4 <close@plt+0x5d74>
   16c7c:	b	16c80 <close@plt+0x5c30>
   16c80:	b	16cd8 <close@plt+0x5c88>
   16c84:	b	16cd8 <close@plt+0x5c88>
   16c88:	ldr	r0, [fp, #8]
   16c8c:	cmn	r0, #1
   16c90:	bne	16cd8 <close@plt+0x5c88>
   16c94:	b	16c98 <close@plt+0x5c48>
   16c98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16c9c:	add	r0, r0, #0
   16ca0:	movw	r1, #0
   16ca4:	cmp	r1, r0
   16ca8:	blt	16db0 <close@plt+0x5d60>
   16cac:	b	16dc4 <close@plt+0x5d74>
   16cb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16cb4:	movw	r1, #0
   16cb8:	cmp	r1, r0
   16cbc:	bge	16dc4 <close@plt+0x5d74>
   16cc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16cc4:	sub	r0, r0, #1
   16cc8:	mvn	r1, #0
   16ccc:	cmp	r1, r0
   16cd0:	blt	16db0 <close@plt+0x5d60>
   16cd4:	b	16dc4 <close@plt+0x5d74>
   16cd8:	ldr	r0, [fp, #8]
   16cdc:	movw	r1, #0
   16ce0:	sdiv	r0, r1, r0
   16ce4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16ce8:	cmp	r0, r1
   16cec:	blt	16db0 <close@plt+0x5d60>
   16cf0:	b	16dc4 <close@plt+0x5d74>
   16cf4:	ldr	r0, [fp, #8]
   16cf8:	cmp	r0, #0
   16cfc:	bne	16d04 <close@plt+0x5cb4>
   16d00:	b	16dc4 <close@plt+0x5d74>
   16d04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d08:	cmp	r0, #0
   16d0c:	bge	16d78 <close@plt+0x5d28>
   16d10:	b	16d14 <close@plt+0x5cc4>
   16d14:	b	16d5c <close@plt+0x5d0c>
   16d18:	b	16d5c <close@plt+0x5d0c>
   16d1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d20:	cmn	r0, #1
   16d24:	bne	16d5c <close@plt+0x5d0c>
   16d28:	b	16d2c <close@plt+0x5cdc>
   16d2c:	ldr	r0, [fp, #8]
   16d30:	add	r0, r0, #0
   16d34:	movw	r1, #0
   16d38:	cmp	r1, r0
   16d3c:	blt	16db0 <close@plt+0x5d60>
   16d40:	b	16dc4 <close@plt+0x5d74>
   16d44:	ldr	r0, [fp, #8]
   16d48:	sub	r0, r0, #1
   16d4c:	mvn	r1, #0
   16d50:	cmp	r1, r0
   16d54:	blt	16db0 <close@plt+0x5d60>
   16d58:	b	16dc4 <close@plt+0x5d74>
   16d5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d60:	movw	r1, #0
   16d64:	sdiv	r0, r1, r0
   16d68:	ldr	r1, [fp, #8]
   16d6c:	cmp	r0, r1
   16d70:	blt	16db0 <close@plt+0x5d60>
   16d74:	b	16dc4 <close@plt+0x5d74>
   16d78:	ldr	r0, [fp, #8]
   16d7c:	asr	r3, r0, #31
   16d80:	mvn	r1, #0
   16d84:	str	r0, [sp, #180]	; 0xb4
   16d88:	mov	r0, r1
   16d8c:	ldr	r2, [sp, #180]	; 0xb4
   16d90:	bl	1ab70 <close@plt+0x9b20>
   16d94:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16d98:	subs	r0, r0, r2
   16d9c:	sbcs	r1, r1, r2, asr #31
   16da0:	str	r0, [sp, #176]	; 0xb0
   16da4:	str	r1, [sp, #172]	; 0xac
   16da8:	bcs	16dc4 <close@plt+0x5d74>
   16dac:	b	16db0 <close@plt+0x5d60>
   16db0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16db4:	ldr	r1, [fp, #8]
   16db8:	mul	r0, r0, r1
   16dbc:	str	r0, [fp, #-28]	; 0xffffffe4
   16dc0:	b	16dd8 <close@plt+0x5d88>
   16dc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16dc8:	ldr	r1, [fp, #8]
   16dcc:	mul	r0, r0, r1
   16dd0:	str	r0, [fp, #-28]	; 0xffffffe4
   16dd4:	b	16de8 <close@plt+0x5d98>
   16dd8:	ldr	r0, [pc, #-1108]	; 1698c <close@plt+0x593c>
   16ddc:	str	r0, [sp, #168]	; 0xa8
   16de0:	b	16e08 <close@plt+0x5db8>
   16de4:			; <UNDEFINED> instruction: 0xffff8000
   16de8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   16dec:	cmp	r0, #64	; 0x40
   16df0:	movw	r0, #0
   16df4:	movlt	r0, #1
   16df8:	tst	r0, #1
   16dfc:	movw	r0, #64	; 0x40
   16e00:	moveq	r0, #0
   16e04:	str	r0, [sp, #168]	; 0xa8
   16e08:	ldr	r0, [sp, #168]	; 0xa8
   16e0c:	str	r0, [fp, #-32]	; 0xffffffe0
   16e10:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16e14:	cmp	r0, #0
   16e18:	beq	16e48 <close@plt+0x5df8>
   16e1c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16e20:	ldr	r1, [fp, #8]
   16e24:	sdiv	r0, r0, r1
   16e28:	str	r0, [fp, #-24]	; 0xffffffe8
   16e2c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16e30:	mov	r1, r0
   16e34:	ldr	r2, [fp, #8]
   16e38:	sdiv	r3, r0, r2
   16e3c:	mls	r0, r3, r2, r0
   16e40:	sub	r0, r1, r0
   16e44:	str	r0, [fp, #-28]	; 0xffffffe4
   16e48:	ldr	r0, [fp, #-4]
   16e4c:	movw	r1, #0
   16e50:	cmp	r0, r1
   16e54:	bne	16e64 <close@plt+0x5e14>
   16e58:	ldr	r0, [fp, #-8]
   16e5c:	movw	r1, #0
   16e60:	str	r1, [r0]
   16e64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16e68:	ldr	r1, [fp, #-20]	; 0xffffffec
   16e6c:	sub	r0, r0, r1
   16e70:	ldr	r1, [fp, #-12]
   16e74:	cmp	r0, r1
   16e78:	bge	182b0 <close@plt+0x7260>
   16e7c:	ldr	r0, [fp, #-20]	; 0xffffffec
   16e80:	ldr	r1, [fp, #-12]
   16e84:	add	r1, r0, r1
   16e88:	mov	r2, #1
   16e8c:	cmp	r1, r0
   16e90:	movwvc	r2, #0
   16e94:	str	r1, [fp, #-24]	; 0xffffffe8
   16e98:	tst	r2, #1
   16e9c:	bne	182ac <close@plt+0x725c>
   16ea0:	ldr	r0, [fp, #-16]
   16ea4:	movw	r1, #0
   16ea8:	cmp	r1, r0
   16eac:	bgt	16ec0 <close@plt+0x5e70>
   16eb0:	ldr	r0, [fp, #-16]
   16eb4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16eb8:	cmp	r0, r1
   16ebc:	blt	182ac <close@plt+0x725c>
   16ec0:	b	1729c <close@plt+0x624c>
   16ec4:	b	16ec8 <close@plt+0x5e78>
   16ec8:	ldr	r0, [fp, #8]
   16ecc:	cmp	r0, #0
   16ed0:	bge	16fe4 <close@plt+0x5f94>
   16ed4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ed8:	cmp	r0, #0
   16edc:	bge	16f68 <close@plt+0x5f18>
   16ee0:	b	16ee4 <close@plt+0x5e94>
   16ee4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ee8:	ldr	r1, [fp, #8]
   16eec:	movw	r2, #127	; 0x7f
   16ef0:	sdiv	r1, r2, r1
   16ef4:	cmp	r0, r1
   16ef8:	blt	17084 <close@plt+0x6034>
   16efc:	b	1709c <close@plt+0x604c>
   16f00:	b	16f04 <close@plt+0x5eb4>
   16f04:	ldr	r0, [pc, #-1260]	; 16a20 <close@plt+0x59d0>
   16f08:	ldr	r1, [fp, #8]
   16f0c:	cmp	r1, r0
   16f10:	blt	16f28 <close@plt+0x5ed8>
   16f14:	b	16f34 <close@plt+0x5ee4>
   16f18:	ldr	r0, [fp, #8]
   16f1c:	movw	r1, #0
   16f20:	cmp	r1, r0
   16f24:	bge	16f34 <close@plt+0x5ee4>
   16f28:	movw	r0, #0
   16f2c:	str	r0, [sp, #164]	; 0xa4
   16f30:	b	16f4c <close@plt+0x5efc>
   16f34:	ldr	r0, [fp, #8]
   16f38:	movw	r1, #0
   16f3c:	sub	r0, r1, r0
   16f40:	movw	r1, #127	; 0x7f
   16f44:	sdiv	r0, r1, r0
   16f48:	str	r0, [sp, #164]	; 0xa4
   16f4c:	ldr	r0, [sp, #164]	; 0xa4
   16f50:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16f54:	mvn	r2, #0
   16f58:	sub	r1, r2, r1
   16f5c:	cmp	r0, r1
   16f60:	ble	17084 <close@plt+0x6034>
   16f64:	b	1709c <close@plt+0x604c>
   16f68:	b	16f6c <close@plt+0x5f1c>
   16f6c:	b	16fc8 <close@plt+0x5f78>
   16f70:	b	16fc8 <close@plt+0x5f78>
   16f74:	ldr	r0, [fp, #8]
   16f78:	cmn	r0, #1
   16f7c:	bne	16fc8 <close@plt+0x5f78>
   16f80:	b	16f84 <close@plt+0x5f34>
   16f84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f88:	mvn	r1, #127	; 0x7f
   16f8c:	add	r0, r0, r1
   16f90:	movw	r1, #0
   16f94:	cmp	r1, r0
   16f98:	blt	17084 <close@plt+0x6034>
   16f9c:	b	1709c <close@plt+0x604c>
   16fa0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16fa4:	movw	r1, #0
   16fa8:	cmp	r1, r0
   16fac:	bge	1709c <close@plt+0x604c>
   16fb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16fb4:	sub	r0, r0, #1
   16fb8:	movw	r1, #127	; 0x7f
   16fbc:	cmp	r1, r0
   16fc0:	blt	17084 <close@plt+0x6034>
   16fc4:	b	1709c <close@plt+0x604c>
   16fc8:	ldr	r0, [fp, #8]
   16fcc:	mvn	r1, #127	; 0x7f
   16fd0:	sdiv	r0, r1, r0
   16fd4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16fd8:	cmp	r0, r1
   16fdc:	blt	17084 <close@plt+0x6034>
   16fe0:	b	1709c <close@plt+0x604c>
   16fe4:	ldr	r0, [fp, #8]
   16fe8:	cmp	r0, #0
   16fec:	bne	16ff4 <close@plt+0x5fa4>
   16ff0:	b	1709c <close@plt+0x604c>
   16ff4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ff8:	cmp	r0, #0
   16ffc:	bge	1706c <close@plt+0x601c>
   17000:	b	17004 <close@plt+0x5fb4>
   17004:	b	17050 <close@plt+0x6000>
   17008:	b	17050 <close@plt+0x6000>
   1700c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17010:	cmn	r0, #1
   17014:	bne	17050 <close@plt+0x6000>
   17018:	b	1701c <close@plt+0x5fcc>
   1701c:	ldr	r0, [fp, #8]
   17020:	mvn	r1, #127	; 0x7f
   17024:	add	r0, r0, r1
   17028:	movw	r1, #0
   1702c:	cmp	r1, r0
   17030:	blt	17084 <close@plt+0x6034>
   17034:	b	1709c <close@plt+0x604c>
   17038:	ldr	r0, [fp, #8]
   1703c:	sub	r0, r0, #1
   17040:	movw	r1, #127	; 0x7f
   17044:	cmp	r1, r0
   17048:	blt	17084 <close@plt+0x6034>
   1704c:	b	1709c <close@plt+0x604c>
   17050:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17054:	mvn	r1, #127	; 0x7f
   17058:	sdiv	r0, r1, r0
   1705c:	ldr	r1, [fp, #8]
   17060:	cmp	r0, r1
   17064:	blt	17084 <close@plt+0x6034>
   17068:	b	1709c <close@plt+0x604c>
   1706c:	ldr	r0, [fp, #8]
   17070:	movw	r1, #127	; 0x7f
   17074:	sdiv	r0, r1, r0
   17078:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1707c:	cmp	r0, r1
   17080:	bge	1709c <close@plt+0x604c>
   17084:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17088:	ldr	r1, [fp, #8]
   1708c:	mul	r0, r0, r1
   17090:	sxtb	r0, r0
   17094:	str	r0, [fp, #-28]	; 0xffffffe4
   17098:	b	182ac <close@plt+0x725c>
   1709c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   170a0:	ldr	r1, [fp, #8]
   170a4:	mul	r0, r0, r1
   170a8:	sxtb	r0, r0
   170ac:	str	r0, [fp, #-28]	; 0xffffffe4
   170b0:	b	182b0 <close@plt+0x7260>
   170b4:	ldr	r0, [fp, #8]
   170b8:	cmp	r0, #0
   170bc:	bge	171cc <close@plt+0x617c>
   170c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   170c4:	cmp	r0, #0
   170c8:	bge	17154 <close@plt+0x6104>
   170cc:	b	170d0 <close@plt+0x6080>
   170d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   170d4:	ldr	r1, [fp, #8]
   170d8:	movw	r2, #255	; 0xff
   170dc:	sdiv	r1, r2, r1
   170e0:	cmp	r0, r1
   170e4:	blt	17268 <close@plt+0x6218>
   170e8:	b	17284 <close@plt+0x6234>
   170ec:	b	170f0 <close@plt+0x60a0>
   170f0:	ldr	r0, [pc, #-1752]	; 16a20 <close@plt+0x59d0>
   170f4:	ldr	r1, [fp, #8]
   170f8:	cmp	r1, r0
   170fc:	blt	17114 <close@plt+0x60c4>
   17100:	b	17120 <close@plt+0x60d0>
   17104:	ldr	r0, [fp, #8]
   17108:	movw	r1, #0
   1710c:	cmp	r1, r0
   17110:	bge	17120 <close@plt+0x60d0>
   17114:	movw	r0, #0
   17118:	str	r0, [sp, #160]	; 0xa0
   1711c:	b	17138 <close@plt+0x60e8>
   17120:	ldr	r0, [fp, #8]
   17124:	movw	r1, #0
   17128:	sub	r0, r1, r0
   1712c:	movw	r1, #255	; 0xff
   17130:	sdiv	r0, r1, r0
   17134:	str	r0, [sp, #160]	; 0xa0
   17138:	ldr	r0, [sp, #160]	; 0xa0
   1713c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17140:	mvn	r2, #0
   17144:	sub	r1, r2, r1
   17148:	cmp	r0, r1
   1714c:	ble	17268 <close@plt+0x6218>
   17150:	b	17284 <close@plt+0x6234>
   17154:	b	17158 <close@plt+0x6108>
   17158:	b	171b0 <close@plt+0x6160>
   1715c:	b	171b0 <close@plt+0x6160>
   17160:	ldr	r0, [fp, #8]
   17164:	cmn	r0, #1
   17168:	bne	171b0 <close@plt+0x6160>
   1716c:	b	17170 <close@plt+0x6120>
   17170:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17174:	add	r0, r0, #0
   17178:	movw	r1, #0
   1717c:	cmp	r1, r0
   17180:	blt	17268 <close@plt+0x6218>
   17184:	b	17284 <close@plt+0x6234>
   17188:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1718c:	movw	r1, #0
   17190:	cmp	r1, r0
   17194:	bge	17284 <close@plt+0x6234>
   17198:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1719c:	sub	r0, r0, #1
   171a0:	mvn	r1, #0
   171a4:	cmp	r1, r0
   171a8:	blt	17268 <close@plt+0x6218>
   171ac:	b	17284 <close@plt+0x6234>
   171b0:	ldr	r0, [fp, #8]
   171b4:	movw	r1, #0
   171b8:	sdiv	r0, r1, r0
   171bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   171c0:	cmp	r0, r1
   171c4:	blt	17268 <close@plt+0x6218>
   171c8:	b	17284 <close@plt+0x6234>
   171cc:	ldr	r0, [fp, #8]
   171d0:	cmp	r0, #0
   171d4:	bne	171dc <close@plt+0x618c>
   171d8:	b	17284 <close@plt+0x6234>
   171dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   171e0:	cmp	r0, #0
   171e4:	bge	17250 <close@plt+0x6200>
   171e8:	b	171ec <close@plt+0x619c>
   171ec:	b	17234 <close@plt+0x61e4>
   171f0:	b	17234 <close@plt+0x61e4>
   171f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   171f8:	cmn	r0, #1
   171fc:	bne	17234 <close@plt+0x61e4>
   17200:	b	17204 <close@plt+0x61b4>
   17204:	ldr	r0, [fp, #8]
   17208:	add	r0, r0, #0
   1720c:	movw	r1, #0
   17210:	cmp	r1, r0
   17214:	blt	17268 <close@plt+0x6218>
   17218:	b	17284 <close@plt+0x6234>
   1721c:	ldr	r0, [fp, #8]
   17220:	sub	r0, r0, #1
   17224:	mvn	r1, #0
   17228:	cmp	r1, r0
   1722c:	blt	17268 <close@plt+0x6218>
   17230:	b	17284 <close@plt+0x6234>
   17234:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17238:	movw	r1, #0
   1723c:	sdiv	r0, r1, r0
   17240:	ldr	r1, [fp, #8]
   17244:	cmp	r0, r1
   17248:	blt	17268 <close@plt+0x6218>
   1724c:	b	17284 <close@plt+0x6234>
   17250:	ldr	r0, [fp, #8]
   17254:	movw	r1, #255	; 0xff
   17258:	sdiv	r0, r1, r0
   1725c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17260:	cmp	r0, r1
   17264:	bge	17284 <close@plt+0x6234>
   17268:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1726c:	ldr	r1, [fp, #8]
   17270:	mul	r0, r0, r1
   17274:	and	r0, r0, #255	; 0xff
   17278:	str	r0, [fp, #-28]	; 0xffffffe4
   1727c:	b	182ac <close@plt+0x725c>
   17280:	andhi	r0, r0, r0
   17284:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17288:	ldr	r1, [fp, #8]
   1728c:	mul	r0, r0, r1
   17290:	and	r0, r0, #255	; 0xff
   17294:	str	r0, [fp, #-28]	; 0xffffffe4
   17298:	b	182b0 <close@plt+0x7260>
   1729c:	b	17674 <close@plt+0x6624>
   172a0:	b	172a4 <close@plt+0x6254>
   172a4:	ldr	r0, [fp, #8]
   172a8:	cmp	r0, #0
   172ac:	bge	173c0 <close@plt+0x6370>
   172b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   172b4:	cmp	r0, #0
   172b8:	bge	17344 <close@plt+0x62f4>
   172bc:	b	172c0 <close@plt+0x6270>
   172c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   172c4:	ldr	r1, [fp, #8]
   172c8:	movw	r2, #32767	; 0x7fff
   172cc:	sdiv	r1, r2, r1
   172d0:	cmp	r0, r1
   172d4:	blt	17460 <close@plt+0x6410>
   172d8:	b	17478 <close@plt+0x6428>
   172dc:	b	172e0 <close@plt+0x6290>
   172e0:	ldr	r0, [pc, #4084]	; 182dc <close@plt+0x728c>
   172e4:	ldr	r1, [fp, #8]
   172e8:	cmp	r1, r0
   172ec:	blt	17304 <close@plt+0x62b4>
   172f0:	b	17310 <close@plt+0x62c0>
   172f4:	ldr	r0, [fp, #8]
   172f8:	movw	r1, #0
   172fc:	cmp	r1, r0
   17300:	bge	17310 <close@plt+0x62c0>
   17304:	movw	r0, #0
   17308:	str	r0, [sp, #156]	; 0x9c
   1730c:	b	17328 <close@plt+0x62d8>
   17310:	ldr	r0, [fp, #8]
   17314:	movw	r1, #0
   17318:	sub	r0, r1, r0
   1731c:	movw	r1, #32767	; 0x7fff
   17320:	sdiv	r0, r1, r0
   17324:	str	r0, [sp, #156]	; 0x9c
   17328:	ldr	r0, [sp, #156]	; 0x9c
   1732c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17330:	mvn	r2, #0
   17334:	sub	r1, r2, r1
   17338:	cmp	r0, r1
   1733c:	ble	17460 <close@plt+0x6410>
   17340:	b	17478 <close@plt+0x6428>
   17344:	b	17348 <close@plt+0x62f8>
   17348:	b	173a4 <close@plt+0x6354>
   1734c:	b	173a4 <close@plt+0x6354>
   17350:	ldr	r0, [fp, #8]
   17354:	cmn	r0, #1
   17358:	bne	173a4 <close@plt+0x6354>
   1735c:	b	17360 <close@plt+0x6310>
   17360:	ldr	r0, [pc, #3964]	; 182e4 <close@plt+0x7294>
   17364:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17368:	add	r0, r1, r0
   1736c:	movw	r1, #0
   17370:	cmp	r1, r0
   17374:	blt	17460 <close@plt+0x6410>
   17378:	b	17478 <close@plt+0x6428>
   1737c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17380:	movw	r1, #0
   17384:	cmp	r1, r0
   17388:	bge	17478 <close@plt+0x6428>
   1738c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17390:	sub	r0, r0, #1
   17394:	movw	r1, #32767	; 0x7fff
   17398:	cmp	r1, r0
   1739c:	blt	17460 <close@plt+0x6410>
   173a0:	b	17478 <close@plt+0x6428>
   173a4:	ldr	r0, [pc, #3896]	; 182e4 <close@plt+0x7294>
   173a8:	ldr	r1, [fp, #8]
   173ac:	sdiv	r0, r0, r1
   173b0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   173b4:	cmp	r0, r1
   173b8:	blt	17460 <close@plt+0x6410>
   173bc:	b	17478 <close@plt+0x6428>
   173c0:	ldr	r0, [fp, #8]
   173c4:	cmp	r0, #0
   173c8:	bne	173d0 <close@plt+0x6380>
   173cc:	b	17478 <close@plt+0x6428>
   173d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   173d4:	cmp	r0, #0
   173d8:	bge	17448 <close@plt+0x63f8>
   173dc:	b	173e0 <close@plt+0x6390>
   173e0:	b	1742c <close@plt+0x63dc>
   173e4:	b	1742c <close@plt+0x63dc>
   173e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   173ec:	cmn	r0, #1
   173f0:	bne	1742c <close@plt+0x63dc>
   173f4:	b	173f8 <close@plt+0x63a8>
   173f8:	ldr	r0, [pc, #3812]	; 182e4 <close@plt+0x7294>
   173fc:	ldr	r1, [fp, #8]
   17400:	add	r0, r1, r0
   17404:	movw	r1, #0
   17408:	cmp	r1, r0
   1740c:	blt	17460 <close@plt+0x6410>
   17410:	b	17478 <close@plt+0x6428>
   17414:	ldr	r0, [fp, #8]
   17418:	sub	r0, r0, #1
   1741c:	movw	r1, #32767	; 0x7fff
   17420:	cmp	r1, r0
   17424:	blt	17460 <close@plt+0x6410>
   17428:	b	17478 <close@plt+0x6428>
   1742c:	ldr	r0, [pc, #3760]	; 182e4 <close@plt+0x7294>
   17430:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17434:	sdiv	r0, r0, r1
   17438:	ldr	r1, [fp, #8]
   1743c:	cmp	r0, r1
   17440:	blt	17460 <close@plt+0x6410>
   17444:	b	17478 <close@plt+0x6428>
   17448:	ldr	r0, [fp, #8]
   1744c:	movw	r1, #32767	; 0x7fff
   17450:	sdiv	r0, r1, r0
   17454:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17458:	cmp	r0, r1
   1745c:	bge	17478 <close@plt+0x6428>
   17460:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17464:	ldr	r1, [fp, #8]
   17468:	mul	r0, r0, r1
   1746c:	sxth	r0, r0
   17470:	str	r0, [fp, #-28]	; 0xffffffe4
   17474:	b	182ac <close@plt+0x725c>
   17478:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1747c:	ldr	r1, [fp, #8]
   17480:	mul	r0, r0, r1
   17484:	sxth	r0, r0
   17488:	str	r0, [fp, #-28]	; 0xffffffe4
   1748c:	b	182b0 <close@plt+0x7260>
   17490:	ldr	r0, [fp, #8]
   17494:	cmp	r0, #0
   17498:	bge	175a8 <close@plt+0x6558>
   1749c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174a0:	cmp	r0, #0
   174a4:	bge	17530 <close@plt+0x64e0>
   174a8:	b	174ac <close@plt+0x645c>
   174ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174b0:	ldr	r1, [fp, #8]
   174b4:	movw	r2, #65535	; 0xffff
   174b8:	sdiv	r1, r2, r1
   174bc:	cmp	r0, r1
   174c0:	blt	17644 <close@plt+0x65f4>
   174c4:	b	1765c <close@plt+0x660c>
   174c8:	b	174cc <close@plt+0x647c>
   174cc:	ldr	r0, [pc, #3592]	; 182dc <close@plt+0x728c>
   174d0:	ldr	r1, [fp, #8]
   174d4:	cmp	r1, r0
   174d8:	blt	174f0 <close@plt+0x64a0>
   174dc:	b	174fc <close@plt+0x64ac>
   174e0:	ldr	r0, [fp, #8]
   174e4:	movw	r1, #0
   174e8:	cmp	r1, r0
   174ec:	bge	174fc <close@plt+0x64ac>
   174f0:	movw	r0, #0
   174f4:	str	r0, [sp, #152]	; 0x98
   174f8:	b	17514 <close@plt+0x64c4>
   174fc:	ldr	r0, [fp, #8]
   17500:	movw	r1, #0
   17504:	sub	r0, r1, r0
   17508:	movw	r1, #65535	; 0xffff
   1750c:	sdiv	r0, r1, r0
   17510:	str	r0, [sp, #152]	; 0x98
   17514:	ldr	r0, [sp, #152]	; 0x98
   17518:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1751c:	mvn	r2, #0
   17520:	sub	r1, r2, r1
   17524:	cmp	r0, r1
   17528:	ble	17644 <close@plt+0x65f4>
   1752c:	b	1765c <close@plt+0x660c>
   17530:	b	17534 <close@plt+0x64e4>
   17534:	b	1758c <close@plt+0x653c>
   17538:	b	1758c <close@plt+0x653c>
   1753c:	ldr	r0, [fp, #8]
   17540:	cmn	r0, #1
   17544:	bne	1758c <close@plt+0x653c>
   17548:	b	1754c <close@plt+0x64fc>
   1754c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17550:	add	r0, r0, #0
   17554:	movw	r1, #0
   17558:	cmp	r1, r0
   1755c:	blt	17644 <close@plt+0x65f4>
   17560:	b	1765c <close@plt+0x660c>
   17564:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17568:	movw	r1, #0
   1756c:	cmp	r1, r0
   17570:	bge	1765c <close@plt+0x660c>
   17574:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17578:	sub	r0, r0, #1
   1757c:	mvn	r1, #0
   17580:	cmp	r1, r0
   17584:	blt	17644 <close@plt+0x65f4>
   17588:	b	1765c <close@plt+0x660c>
   1758c:	ldr	r0, [fp, #8]
   17590:	movw	r1, #0
   17594:	sdiv	r0, r1, r0
   17598:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1759c:	cmp	r0, r1
   175a0:	blt	17644 <close@plt+0x65f4>
   175a4:	b	1765c <close@plt+0x660c>
   175a8:	ldr	r0, [fp, #8]
   175ac:	cmp	r0, #0
   175b0:	bne	175b8 <close@plt+0x6568>
   175b4:	b	1765c <close@plt+0x660c>
   175b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   175bc:	cmp	r0, #0
   175c0:	bge	1762c <close@plt+0x65dc>
   175c4:	b	175c8 <close@plt+0x6578>
   175c8:	b	17610 <close@plt+0x65c0>
   175cc:	b	17610 <close@plt+0x65c0>
   175d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   175d4:	cmn	r0, #1
   175d8:	bne	17610 <close@plt+0x65c0>
   175dc:	b	175e0 <close@plt+0x6590>
   175e0:	ldr	r0, [fp, #8]
   175e4:	add	r0, r0, #0
   175e8:	movw	r1, #0
   175ec:	cmp	r1, r0
   175f0:	blt	17644 <close@plt+0x65f4>
   175f4:	b	1765c <close@plt+0x660c>
   175f8:	ldr	r0, [fp, #8]
   175fc:	sub	r0, r0, #1
   17600:	mvn	r1, #0
   17604:	cmp	r1, r0
   17608:	blt	17644 <close@plt+0x65f4>
   1760c:	b	1765c <close@plt+0x660c>
   17610:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17614:	movw	r1, #0
   17618:	sdiv	r0, r1, r0
   1761c:	ldr	r1, [fp, #8]
   17620:	cmp	r0, r1
   17624:	blt	17644 <close@plt+0x65f4>
   17628:	b	1765c <close@plt+0x660c>
   1762c:	ldr	r0, [fp, #8]
   17630:	movw	r1, #65535	; 0xffff
   17634:	sdiv	r0, r1, r0
   17638:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1763c:	cmp	r0, r1
   17640:	bge	1765c <close@plt+0x660c>
   17644:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17648:	ldr	r1, [fp, #8]
   1764c:	mul	r0, r0, r1
   17650:	uxth	r0, r0
   17654:	str	r0, [fp, #-28]	; 0xffffffe4
   17658:	b	182ac <close@plt+0x725c>
   1765c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17660:	ldr	r1, [fp, #8]
   17664:	mul	r0, r0, r1
   17668:	uxth	r0, r0
   1766c:	str	r0, [fp, #-28]	; 0xffffffe4
   17670:	b	182b0 <close@plt+0x7260>
   17674:	b	17678 <close@plt+0x6628>
   17678:	b	1767c <close@plt+0x662c>
   1767c:	ldr	r0, [fp, #8]
   17680:	cmp	r0, #0
   17684:	bge	17788 <close@plt+0x6738>
   17688:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1768c:	cmp	r0, #0
   17690:	bge	1771c <close@plt+0x66cc>
   17694:	b	17698 <close@plt+0x6648>
   17698:	ldr	r0, [pc, #3128]	; 182d8 <close@plt+0x7288>
   1769c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   176a0:	ldr	r2, [fp, #8]
   176a4:	sdiv	r0, r0, r2
   176a8:	cmp	r1, r0
   176ac:	blt	17818 <close@plt+0x67c8>
   176b0:	b	1782c <close@plt+0x67dc>
   176b4:	b	176b8 <close@plt+0x6668>
   176b8:	ldr	r0, [pc, #3100]	; 182dc <close@plt+0x728c>
   176bc:	ldr	r1, [fp, #8]
   176c0:	cmp	r1, r0
   176c4:	blt	176dc <close@plt+0x668c>
   176c8:	b	176e8 <close@plt+0x6698>
   176cc:	ldr	r0, [fp, #8]
   176d0:	movw	r1, #0
   176d4:	cmp	r1, r0
   176d8:	bge	176e8 <close@plt+0x6698>
   176dc:	movw	r0, #0
   176e0:	str	r0, [sp, #148]	; 0x94
   176e4:	b	17700 <close@plt+0x66b0>
   176e8:	ldr	r0, [pc, #3048]	; 182d8 <close@plt+0x7288>
   176ec:	ldr	r1, [fp, #8]
   176f0:	movw	r2, #0
   176f4:	sub	r1, r2, r1
   176f8:	sdiv	r0, r0, r1
   176fc:	str	r0, [sp, #148]	; 0x94
   17700:	ldr	r0, [sp, #148]	; 0x94
   17704:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17708:	mvn	r2, #0
   1770c:	sub	r1, r2, r1
   17710:	cmp	r0, r1
   17714:	ble	17818 <close@plt+0x67c8>
   17718:	b	1782c <close@plt+0x67dc>
   1771c:	ldr	r0, [fp, #8]
   17720:	cmn	r0, #1
   17724:	bne	1776c <close@plt+0x671c>
   17728:	b	1772c <close@plt+0x66dc>
   1772c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17730:	add	r0, r0, #-2147483648	; 0x80000000
   17734:	movw	r1, #0
   17738:	cmp	r1, r0
   1773c:	blt	17818 <close@plt+0x67c8>
   17740:	b	1782c <close@plt+0x67dc>
   17744:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17748:	movw	r1, #0
   1774c:	cmp	r1, r0
   17750:	bge	1782c <close@plt+0x67dc>
   17754:	ldr	r0, [pc, #2940]	; 182d8 <close@plt+0x7288>
   17758:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1775c:	sub	r1, r1, #1
   17760:	cmp	r0, r1
   17764:	blt	17818 <close@plt+0x67c8>
   17768:	b	1782c <close@plt+0x67dc>
   1776c:	ldr	r0, [pc, #2924]	; 182e0 <close@plt+0x7290>
   17770:	ldr	r1, [fp, #8]
   17774:	sdiv	r0, r0, r1
   17778:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1777c:	cmp	r0, r1
   17780:	blt	17818 <close@plt+0x67c8>
   17784:	b	1782c <close@plt+0x67dc>
   17788:	ldr	r0, [fp, #8]
   1778c:	cmp	r0, #0
   17790:	bne	17798 <close@plt+0x6748>
   17794:	b	1782c <close@plt+0x67dc>
   17798:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1779c:	cmp	r0, #0
   177a0:	bge	17800 <close@plt+0x67b0>
   177a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   177a8:	cmn	r0, #1
   177ac:	bne	177e4 <close@plt+0x6794>
   177b0:	b	177b4 <close@plt+0x6764>
   177b4:	ldr	r0, [fp, #8]
   177b8:	add	r0, r0, #-2147483648	; 0x80000000
   177bc:	movw	r1, #0
   177c0:	cmp	r1, r0
   177c4:	blt	17818 <close@plt+0x67c8>
   177c8:	b	1782c <close@plt+0x67dc>
   177cc:	ldr	r0, [pc, #2820]	; 182d8 <close@plt+0x7288>
   177d0:	ldr	r1, [fp, #8]
   177d4:	sub	r1, r1, #1
   177d8:	cmp	r0, r1
   177dc:	blt	17818 <close@plt+0x67c8>
   177e0:	b	1782c <close@plt+0x67dc>
   177e4:	ldr	r0, [pc, #2804]	; 182e0 <close@plt+0x7290>
   177e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   177ec:	sdiv	r0, r0, r1
   177f0:	ldr	r1, [fp, #8]
   177f4:	cmp	r0, r1
   177f8:	blt	17818 <close@plt+0x67c8>
   177fc:	b	1782c <close@plt+0x67dc>
   17800:	ldr	r0, [pc, #2768]	; 182d8 <close@plt+0x7288>
   17804:	ldr	r1, [fp, #8]
   17808:	sdiv	r0, r0, r1
   1780c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17810:	cmp	r0, r1
   17814:	bge	1782c <close@plt+0x67dc>
   17818:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1781c:	ldr	r1, [fp, #8]
   17820:	mul	r0, r0, r1
   17824:	str	r0, [fp, #-28]	; 0xffffffe4
   17828:	b	182ac <close@plt+0x725c>
   1782c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17830:	ldr	r1, [fp, #8]
   17834:	mul	r0, r0, r1
   17838:	str	r0, [fp, #-28]	; 0xffffffe4
   1783c:	b	182b0 <close@plt+0x7260>
   17840:	ldr	r0, [fp, #8]
   17844:	cmp	r0, #0
   17848:	bge	17958 <close@plt+0x6908>
   1784c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17850:	cmp	r0, #0
   17854:	bge	178e0 <close@plt+0x6890>
   17858:	b	17878 <close@plt+0x6828>
   1785c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17860:	ldr	r1, [fp, #8]
   17864:	mvn	r2, #0
   17868:	udiv	r1, r2, r1
   1786c:	cmp	r0, r1
   17870:	bcc	179f4 <close@plt+0x69a4>
   17874:	b	17a08 <close@plt+0x69b8>
   17878:	b	1787c <close@plt+0x682c>
   1787c:	ldr	r0, [pc, #2648]	; 182dc <close@plt+0x728c>
   17880:	ldr	r1, [fp, #8]
   17884:	cmp	r1, r0
   17888:	blt	178a0 <close@plt+0x6850>
   1788c:	b	178ac <close@plt+0x685c>
   17890:	ldr	r0, [fp, #8]
   17894:	movw	r1, #0
   17898:	cmp	r1, r0
   1789c:	bge	178ac <close@plt+0x685c>
   178a0:	movw	r0, #1
   178a4:	str	r0, [sp, #144]	; 0x90
   178a8:	b	178c4 <close@plt+0x6874>
   178ac:	ldr	r0, [fp, #8]
   178b0:	movw	r1, #0
   178b4:	sub	r0, r1, r0
   178b8:	mvn	r1, #0
   178bc:	udiv	r0, r1, r0
   178c0:	str	r0, [sp, #144]	; 0x90
   178c4:	ldr	r0, [sp, #144]	; 0x90
   178c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   178cc:	mvn	r2, #0
   178d0:	sub	r1, r2, r1
   178d4:	cmp	r0, r1
   178d8:	bls	179f4 <close@plt+0x69a4>
   178dc:	b	17a08 <close@plt+0x69b8>
   178e0:	b	178e4 <close@plt+0x6894>
   178e4:	b	1793c <close@plt+0x68ec>
   178e8:	b	1793c <close@plt+0x68ec>
   178ec:	ldr	r0, [fp, #8]
   178f0:	cmn	r0, #1
   178f4:	bne	1793c <close@plt+0x68ec>
   178f8:	b	178fc <close@plt+0x68ac>
   178fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17900:	add	r0, r0, #0
   17904:	movw	r1, #0
   17908:	cmp	r1, r0
   1790c:	blt	179f4 <close@plt+0x69a4>
   17910:	b	17a08 <close@plt+0x69b8>
   17914:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17918:	movw	r1, #0
   1791c:	cmp	r1, r0
   17920:	bge	17a08 <close@plt+0x69b8>
   17924:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17928:	sub	r0, r0, #1
   1792c:	mvn	r1, #0
   17930:	cmp	r1, r0
   17934:	blt	179f4 <close@plt+0x69a4>
   17938:	b	17a08 <close@plt+0x69b8>
   1793c:	ldr	r0, [fp, #8]
   17940:	movw	r1, #0
   17944:	sdiv	r0, r1, r0
   17948:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1794c:	cmp	r0, r1
   17950:	blt	179f4 <close@plt+0x69a4>
   17954:	b	17a08 <close@plt+0x69b8>
   17958:	ldr	r0, [fp, #8]
   1795c:	cmp	r0, #0
   17960:	bne	17968 <close@plt+0x6918>
   17964:	b	17a08 <close@plt+0x69b8>
   17968:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1796c:	cmp	r0, #0
   17970:	bge	179dc <close@plt+0x698c>
   17974:	b	17978 <close@plt+0x6928>
   17978:	b	179c0 <close@plt+0x6970>
   1797c:	b	179c0 <close@plt+0x6970>
   17980:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17984:	cmn	r0, #1
   17988:	bne	179c0 <close@plt+0x6970>
   1798c:	b	17990 <close@plt+0x6940>
   17990:	ldr	r0, [fp, #8]
   17994:	add	r0, r0, #0
   17998:	movw	r1, #0
   1799c:	cmp	r1, r0
   179a0:	blt	179f4 <close@plt+0x69a4>
   179a4:	b	17a08 <close@plt+0x69b8>
   179a8:	ldr	r0, [fp, #8]
   179ac:	sub	r0, r0, #1
   179b0:	mvn	r1, #0
   179b4:	cmp	r1, r0
   179b8:	blt	179f4 <close@plt+0x69a4>
   179bc:	b	17a08 <close@plt+0x69b8>
   179c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   179c4:	movw	r1, #0
   179c8:	sdiv	r0, r1, r0
   179cc:	ldr	r1, [fp, #8]
   179d0:	cmp	r0, r1
   179d4:	blt	179f4 <close@plt+0x69a4>
   179d8:	b	17a08 <close@plt+0x69b8>
   179dc:	ldr	r0, [fp, #8]
   179e0:	mvn	r1, #0
   179e4:	udiv	r0, r1, r0
   179e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   179ec:	cmp	r0, r1
   179f0:	bcs	17a08 <close@plt+0x69b8>
   179f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   179f8:	ldr	r1, [fp, #8]
   179fc:	mul	r0, r0, r1
   17a00:	str	r0, [fp, #-28]	; 0xffffffe4
   17a04:	b	182ac <close@plt+0x725c>
   17a08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a0c:	ldr	r1, [fp, #8]
   17a10:	mul	r0, r0, r1
   17a14:	str	r0, [fp, #-28]	; 0xffffffe4
   17a18:	b	182b0 <close@plt+0x7260>
   17a1c:	b	17a20 <close@plt+0x69d0>
   17a20:	b	17a24 <close@plt+0x69d4>
   17a24:	ldr	r0, [fp, #8]
   17a28:	cmp	r0, #0
   17a2c:	bge	17b30 <close@plt+0x6ae0>
   17a30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a34:	cmp	r0, #0
   17a38:	bge	17ac4 <close@plt+0x6a74>
   17a3c:	b	17a40 <close@plt+0x69f0>
   17a40:	ldr	r0, [pc, #2192]	; 182d8 <close@plt+0x7288>
   17a44:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17a48:	ldr	r2, [fp, #8]
   17a4c:	sdiv	r0, r0, r2
   17a50:	cmp	r1, r0
   17a54:	blt	17bc0 <close@plt+0x6b70>
   17a58:	b	17bd4 <close@plt+0x6b84>
   17a5c:	b	17a60 <close@plt+0x6a10>
   17a60:	ldr	r0, [pc, #2164]	; 182dc <close@plt+0x728c>
   17a64:	ldr	r1, [fp, #8]
   17a68:	cmp	r1, r0
   17a6c:	blt	17a84 <close@plt+0x6a34>
   17a70:	b	17a90 <close@plt+0x6a40>
   17a74:	ldr	r0, [fp, #8]
   17a78:	movw	r1, #0
   17a7c:	cmp	r1, r0
   17a80:	bge	17a90 <close@plt+0x6a40>
   17a84:	movw	r0, #0
   17a88:	str	r0, [sp, #140]	; 0x8c
   17a8c:	b	17aa8 <close@plt+0x6a58>
   17a90:	ldr	r0, [pc, #2112]	; 182d8 <close@plt+0x7288>
   17a94:	ldr	r1, [fp, #8]
   17a98:	movw	r2, #0
   17a9c:	sub	r1, r2, r1
   17aa0:	sdiv	r0, r0, r1
   17aa4:	str	r0, [sp, #140]	; 0x8c
   17aa8:	ldr	r0, [sp, #140]	; 0x8c
   17aac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17ab0:	mvn	r2, #0
   17ab4:	sub	r1, r2, r1
   17ab8:	cmp	r0, r1
   17abc:	ble	17bc0 <close@plt+0x6b70>
   17ac0:	b	17bd4 <close@plt+0x6b84>
   17ac4:	ldr	r0, [fp, #8]
   17ac8:	cmn	r0, #1
   17acc:	bne	17b14 <close@plt+0x6ac4>
   17ad0:	b	17ad4 <close@plt+0x6a84>
   17ad4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ad8:	add	r0, r0, #-2147483648	; 0x80000000
   17adc:	movw	r1, #0
   17ae0:	cmp	r1, r0
   17ae4:	blt	17bc0 <close@plt+0x6b70>
   17ae8:	b	17bd4 <close@plt+0x6b84>
   17aec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17af0:	movw	r1, #0
   17af4:	cmp	r1, r0
   17af8:	bge	17bd4 <close@plt+0x6b84>
   17afc:	ldr	r0, [pc, #2004]	; 182d8 <close@plt+0x7288>
   17b00:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17b04:	sub	r1, r1, #1
   17b08:	cmp	r0, r1
   17b0c:	blt	17bc0 <close@plt+0x6b70>
   17b10:	b	17bd4 <close@plt+0x6b84>
   17b14:	ldr	r0, [pc, #1988]	; 182e0 <close@plt+0x7290>
   17b18:	ldr	r1, [fp, #8]
   17b1c:	sdiv	r0, r0, r1
   17b20:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17b24:	cmp	r0, r1
   17b28:	blt	17bc0 <close@plt+0x6b70>
   17b2c:	b	17bd4 <close@plt+0x6b84>
   17b30:	ldr	r0, [fp, #8]
   17b34:	cmp	r0, #0
   17b38:	bne	17b40 <close@plt+0x6af0>
   17b3c:	b	17bd4 <close@plt+0x6b84>
   17b40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b44:	cmp	r0, #0
   17b48:	bge	17ba8 <close@plt+0x6b58>
   17b4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b50:	cmn	r0, #1
   17b54:	bne	17b8c <close@plt+0x6b3c>
   17b58:	b	17b5c <close@plt+0x6b0c>
   17b5c:	ldr	r0, [fp, #8]
   17b60:	add	r0, r0, #-2147483648	; 0x80000000
   17b64:	movw	r1, #0
   17b68:	cmp	r1, r0
   17b6c:	blt	17bc0 <close@plt+0x6b70>
   17b70:	b	17bd4 <close@plt+0x6b84>
   17b74:	ldr	r0, [pc, #1884]	; 182d8 <close@plt+0x7288>
   17b78:	ldr	r1, [fp, #8]
   17b7c:	sub	r1, r1, #1
   17b80:	cmp	r0, r1
   17b84:	blt	17bc0 <close@plt+0x6b70>
   17b88:	b	17bd4 <close@plt+0x6b84>
   17b8c:	ldr	r0, [pc, #1868]	; 182e0 <close@plt+0x7290>
   17b90:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17b94:	sdiv	r0, r0, r1
   17b98:	ldr	r1, [fp, #8]
   17b9c:	cmp	r0, r1
   17ba0:	blt	17bc0 <close@plt+0x6b70>
   17ba4:	b	17bd4 <close@plt+0x6b84>
   17ba8:	ldr	r0, [pc, #1832]	; 182d8 <close@plt+0x7288>
   17bac:	ldr	r1, [fp, #8]
   17bb0:	sdiv	r0, r0, r1
   17bb4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17bb8:	cmp	r0, r1
   17bbc:	bge	17bd4 <close@plt+0x6b84>
   17bc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17bc4:	ldr	r1, [fp, #8]
   17bc8:	mul	r0, r0, r1
   17bcc:	str	r0, [fp, #-28]	; 0xffffffe4
   17bd0:	b	182ac <close@plt+0x725c>
   17bd4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17bd8:	ldr	r1, [fp, #8]
   17bdc:	mul	r0, r0, r1
   17be0:	str	r0, [fp, #-28]	; 0xffffffe4
   17be4:	b	182b0 <close@plt+0x7260>
   17be8:	ldr	r0, [fp, #8]
   17bec:	cmp	r0, #0
   17bf0:	bge	17d00 <close@plt+0x6cb0>
   17bf4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17bf8:	cmp	r0, #0
   17bfc:	bge	17c88 <close@plt+0x6c38>
   17c00:	b	17c20 <close@plt+0x6bd0>
   17c04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c08:	ldr	r1, [fp, #8]
   17c0c:	mvn	r2, #0
   17c10:	udiv	r1, r2, r1
   17c14:	cmp	r0, r1
   17c18:	bcc	17d9c <close@plt+0x6d4c>
   17c1c:	b	17db0 <close@plt+0x6d60>
   17c20:	b	17c24 <close@plt+0x6bd4>
   17c24:	ldr	r0, [pc, #1712]	; 182dc <close@plt+0x728c>
   17c28:	ldr	r1, [fp, #8]
   17c2c:	cmp	r1, r0
   17c30:	blt	17c48 <close@plt+0x6bf8>
   17c34:	b	17c54 <close@plt+0x6c04>
   17c38:	ldr	r0, [fp, #8]
   17c3c:	movw	r1, #0
   17c40:	cmp	r1, r0
   17c44:	bge	17c54 <close@plt+0x6c04>
   17c48:	movw	r0, #1
   17c4c:	str	r0, [sp, #136]	; 0x88
   17c50:	b	17c6c <close@plt+0x6c1c>
   17c54:	ldr	r0, [fp, #8]
   17c58:	movw	r1, #0
   17c5c:	sub	r0, r1, r0
   17c60:	mvn	r1, #0
   17c64:	udiv	r0, r1, r0
   17c68:	str	r0, [sp, #136]	; 0x88
   17c6c:	ldr	r0, [sp, #136]	; 0x88
   17c70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17c74:	mvn	r2, #0
   17c78:	sub	r1, r2, r1
   17c7c:	cmp	r0, r1
   17c80:	bls	17d9c <close@plt+0x6d4c>
   17c84:	b	17db0 <close@plt+0x6d60>
   17c88:	b	17c8c <close@plt+0x6c3c>
   17c8c:	b	17ce4 <close@plt+0x6c94>
   17c90:	b	17ce4 <close@plt+0x6c94>
   17c94:	ldr	r0, [fp, #8]
   17c98:	cmn	r0, #1
   17c9c:	bne	17ce4 <close@plt+0x6c94>
   17ca0:	b	17ca4 <close@plt+0x6c54>
   17ca4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ca8:	add	r0, r0, #0
   17cac:	movw	r1, #0
   17cb0:	cmp	r1, r0
   17cb4:	blt	17d9c <close@plt+0x6d4c>
   17cb8:	b	17db0 <close@plt+0x6d60>
   17cbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cc0:	movw	r1, #0
   17cc4:	cmp	r1, r0
   17cc8:	bge	17db0 <close@plt+0x6d60>
   17ccc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cd0:	sub	r0, r0, #1
   17cd4:	mvn	r1, #0
   17cd8:	cmp	r1, r0
   17cdc:	blt	17d9c <close@plt+0x6d4c>
   17ce0:	b	17db0 <close@plt+0x6d60>
   17ce4:	ldr	r0, [fp, #8]
   17ce8:	movw	r1, #0
   17cec:	sdiv	r0, r1, r0
   17cf0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17cf4:	cmp	r0, r1
   17cf8:	blt	17d9c <close@plt+0x6d4c>
   17cfc:	b	17db0 <close@plt+0x6d60>
   17d00:	ldr	r0, [fp, #8]
   17d04:	cmp	r0, #0
   17d08:	bne	17d10 <close@plt+0x6cc0>
   17d0c:	b	17db0 <close@plt+0x6d60>
   17d10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d14:	cmp	r0, #0
   17d18:	bge	17d84 <close@plt+0x6d34>
   17d1c:	b	17d20 <close@plt+0x6cd0>
   17d20:	b	17d68 <close@plt+0x6d18>
   17d24:	b	17d68 <close@plt+0x6d18>
   17d28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d2c:	cmn	r0, #1
   17d30:	bne	17d68 <close@plt+0x6d18>
   17d34:	b	17d38 <close@plt+0x6ce8>
   17d38:	ldr	r0, [fp, #8]
   17d3c:	add	r0, r0, #0
   17d40:	movw	r1, #0
   17d44:	cmp	r1, r0
   17d48:	blt	17d9c <close@plt+0x6d4c>
   17d4c:	b	17db0 <close@plt+0x6d60>
   17d50:	ldr	r0, [fp, #8]
   17d54:	sub	r0, r0, #1
   17d58:	mvn	r1, #0
   17d5c:	cmp	r1, r0
   17d60:	blt	17d9c <close@plt+0x6d4c>
   17d64:	b	17db0 <close@plt+0x6d60>
   17d68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d6c:	movw	r1, #0
   17d70:	sdiv	r0, r1, r0
   17d74:	ldr	r1, [fp, #8]
   17d78:	cmp	r0, r1
   17d7c:	blt	17d9c <close@plt+0x6d4c>
   17d80:	b	17db0 <close@plt+0x6d60>
   17d84:	ldr	r0, [fp, #8]
   17d88:	mvn	r1, #0
   17d8c:	udiv	r0, r1, r0
   17d90:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17d94:	cmp	r0, r1
   17d98:	bcs	17db0 <close@plt+0x6d60>
   17d9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17da0:	ldr	r1, [fp, #8]
   17da4:	mul	r0, r0, r1
   17da8:	str	r0, [fp, #-28]	; 0xffffffe4
   17dac:	b	182ac <close@plt+0x725c>
   17db0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17db4:	ldr	r1, [fp, #8]
   17db8:	mul	r0, r0, r1
   17dbc:	str	r0, [fp, #-28]	; 0xffffffe4
   17dc0:	b	182b0 <close@plt+0x7260>
   17dc4:	b	17dc8 <close@plt+0x6d78>
   17dc8:	ldr	r0, [fp, #8]
   17dcc:	cmp	r0, #0
   17dd0:	bge	17f58 <close@plt+0x6f08>
   17dd4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17dd8:	cmp	r0, #0
   17ddc:	bge	17ec4 <close@plt+0x6e74>
   17de0:	b	17de4 <close@plt+0x6d94>
   17de4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17de8:	ldr	r1, [fp, #8]
   17dec:	asr	r3, r1, #31
   17df0:	mvn	r2, #0
   17df4:	mvn	ip, #-2147483648	; 0x80000000
   17df8:	str	r0, [sp, #132]	; 0x84
   17dfc:	mov	r0, r2
   17e00:	str	r1, [sp, #128]	; 0x80
   17e04:	mov	r1, ip
   17e08:	ldr	r2, [sp, #128]	; 0x80
   17e0c:	bl	1aa9c <close@plt+0x9a4c>
   17e10:	ldr	r2, [sp, #132]	; 0x84
   17e14:	subs	r0, r2, r0
   17e18:	rscs	r1, r1, r2, asr #31
   17e1c:	str	r0, [sp, #124]	; 0x7c
   17e20:	str	r1, [sp, #120]	; 0x78
   17e24:	blt	18038 <close@plt+0x6fe8>
   17e28:	b	1804c <close@plt+0x6ffc>
   17e2c:	b	17e30 <close@plt+0x6de0>
   17e30:	ldr	r0, [pc, #1188]	; 182dc <close@plt+0x728c>
   17e34:	ldr	r1, [fp, #8]
   17e38:	cmp	r1, r0
   17e3c:	blt	17e54 <close@plt+0x6e04>
   17e40:	b	17e68 <close@plt+0x6e18>
   17e44:	ldr	r0, [fp, #8]
   17e48:	movw	r1, #0
   17e4c:	cmp	r1, r0
   17e50:	bge	17e68 <close@plt+0x6e18>
   17e54:	mov	r0, #0
   17e58:	mvn	r1, #0
   17e5c:	str	r1, [sp, #116]	; 0x74
   17e60:	str	r0, [sp, #112]	; 0x70
   17e64:	b	17e9c <close@plt+0x6e4c>
   17e68:	ldr	r0, [fp, #8]
   17e6c:	rsb	r0, r0, #0
   17e70:	asr	r3, r0, #31
   17e74:	mvn	r1, #0
   17e78:	mvn	r2, #-2147483648	; 0x80000000
   17e7c:	str	r0, [sp, #108]	; 0x6c
   17e80:	mov	r0, r1
   17e84:	mov	r1, r2
   17e88:	ldr	r2, [sp, #108]	; 0x6c
   17e8c:	bl	1aa9c <close@plt+0x9a4c>
   17e90:	str	r0, [sp, #116]	; 0x74
   17e94:	str	r1, [sp, #112]	; 0x70
   17e98:	b	17e9c <close@plt+0x6e4c>
   17e9c:	ldr	r0, [sp, #112]	; 0x70
   17ea0:	ldr	r1, [sp, #116]	; 0x74
   17ea4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17ea8:	mvn	r2, r2
   17eac:	subs	r1, r2, r1
   17eb0:	rscs	r0, r0, r2, asr #31
   17eb4:	str	r1, [sp, #104]	; 0x68
   17eb8:	str	r0, [sp, #100]	; 0x64
   17ebc:	bge	18038 <close@plt+0x6fe8>
   17ec0:	b	1804c <close@plt+0x6ffc>
   17ec4:	ldr	r0, [fp, #8]
   17ec8:	cmn	r0, #1
   17ecc:	bne	17f18 <close@plt+0x6ec8>
   17ed0:	b	17ed4 <close@plt+0x6e84>
   17ed4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ed8:	mov	r1, #-2147483648	; 0x80000000
   17edc:	add	r1, r1, r0, asr #31
   17ee0:	rsbs	r0, r0, #0
   17ee4:	rscs	r1, r1, #0
   17ee8:	str	r0, [sp, #96]	; 0x60
   17eec:	str	r1, [sp, #92]	; 0x5c
   17ef0:	blt	18038 <close@plt+0x6fe8>
   17ef4:	b	1804c <close@plt+0x6ffc>
   17ef8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17efc:	movw	r1, #0
   17f00:	cmp	r1, r0
   17f04:	bge	1804c <close@plt+0x6ffc>
   17f08:	mov	r0, #0
   17f0c:	cmp	r0, #0
   17f10:	bne	18038 <close@plt+0x6fe8>
   17f14:	b	1804c <close@plt+0x6ffc>
   17f18:	ldr	r0, [fp, #8]
   17f1c:	asr	r3, r0, #31
   17f20:	mov	r1, #0
   17f24:	mov	r2, #-2147483648	; 0x80000000
   17f28:	str	r0, [sp, #88]	; 0x58
   17f2c:	mov	r0, r1
   17f30:	mov	r1, r2
   17f34:	ldr	r2, [sp, #88]	; 0x58
   17f38:	bl	1aa9c <close@plt+0x9a4c>
   17f3c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17f40:	subs	r0, r0, r2
   17f44:	sbcs	r1, r1, r2, asr #31
   17f48:	str	r0, [sp, #84]	; 0x54
   17f4c:	str	r1, [sp, #80]	; 0x50
   17f50:	blt	18038 <close@plt+0x6fe8>
   17f54:	b	1804c <close@plt+0x6ffc>
   17f58:	ldr	r0, [fp, #8]
   17f5c:	cmp	r0, #0
   17f60:	bne	17f68 <close@plt+0x6f18>
   17f64:	b	1804c <close@plt+0x6ffc>
   17f68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f6c:	cmp	r0, #0
   17f70:	bge	17ff8 <close@plt+0x6fa8>
   17f74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f78:	cmn	r0, #1
   17f7c:	bne	17fb8 <close@plt+0x6f68>
   17f80:	b	17f84 <close@plt+0x6f34>
   17f84:	ldr	r0, [fp, #8]
   17f88:	mov	r1, #-2147483648	; 0x80000000
   17f8c:	add	r1, r1, r0, asr #31
   17f90:	rsbs	r0, r0, #0
   17f94:	rscs	r1, r1, #0
   17f98:	str	r0, [sp, #76]	; 0x4c
   17f9c:	str	r1, [sp, #72]	; 0x48
   17fa0:	blt	18038 <close@plt+0x6fe8>
   17fa4:	b	1804c <close@plt+0x6ffc>
   17fa8:	mov	r0, #0
   17fac:	cmp	r0, #0
   17fb0:	bne	18038 <close@plt+0x6fe8>
   17fb4:	b	1804c <close@plt+0x6ffc>
   17fb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17fbc:	asr	r3, r0, #31
   17fc0:	mov	r1, #0
   17fc4:	mov	r2, #-2147483648	; 0x80000000
   17fc8:	str	r0, [sp, #68]	; 0x44
   17fcc:	mov	r0, r1
   17fd0:	mov	r1, r2
   17fd4:	ldr	r2, [sp, #68]	; 0x44
   17fd8:	bl	1aa9c <close@plt+0x9a4c>
   17fdc:	ldr	r2, [fp, #8]
   17fe0:	subs	r0, r0, r2
   17fe4:	sbcs	r1, r1, r2, asr #31
   17fe8:	str	r0, [sp, #64]	; 0x40
   17fec:	str	r1, [sp, #60]	; 0x3c
   17ff0:	blt	18038 <close@plt+0x6fe8>
   17ff4:	b	1804c <close@plt+0x6ffc>
   17ff8:	ldr	r0, [fp, #8]
   17ffc:	asr	r3, r0, #31
   18000:	mvn	r1, #0
   18004:	mvn	r2, #-2147483648	; 0x80000000
   18008:	str	r0, [sp, #56]	; 0x38
   1800c:	mov	r0, r1
   18010:	mov	r1, r2
   18014:	ldr	r2, [sp, #56]	; 0x38
   18018:	bl	1aa9c <close@plt+0x9a4c>
   1801c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18020:	subs	r0, r0, r2
   18024:	sbcs	r1, r1, r2, asr #31
   18028:	str	r0, [sp, #52]	; 0x34
   1802c:	str	r1, [sp, #48]	; 0x30
   18030:	bge	1804c <close@plt+0x6ffc>
   18034:	b	18038 <close@plt+0x6fe8>
   18038:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1803c:	ldr	r1, [fp, #8]
   18040:	mul	r0, r0, r1
   18044:	str	r0, [fp, #-28]	; 0xffffffe4
   18048:	b	182ac <close@plt+0x725c>
   1804c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18050:	ldr	r1, [fp, #8]
   18054:	mul	r0, r0, r1
   18058:	str	r0, [fp, #-28]	; 0xffffffe4
   1805c:	b	182b0 <close@plt+0x7260>
   18060:	ldr	r0, [fp, #8]
   18064:	cmp	r0, #0
   18068:	bge	181c8 <close@plt+0x7178>
   1806c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18070:	cmp	r0, #0
   18074:	bge	18150 <close@plt+0x7100>
   18078:	b	180c0 <close@plt+0x7070>
   1807c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18080:	ldr	r1, [fp, #8]
   18084:	asr	r3, r1, #31
   18088:	mvn	r2, #0
   1808c:	str	r0, [sp, #44]	; 0x2c
   18090:	mov	r0, r2
   18094:	str	r1, [sp, #40]	; 0x28
   18098:	mov	r1, r2
   1809c:	ldr	r2, [sp, #40]	; 0x28
   180a0:	bl	1ab70 <close@plt+0x9b20>
   180a4:	ldr	r2, [sp, #44]	; 0x2c
   180a8:	subs	r0, r2, r0
   180ac:	rscs	r1, r1, r2, asr #31
   180b0:	str	r0, [sp, #36]	; 0x24
   180b4:	str	r1, [sp, #32]
   180b8:	bcc	18284 <close@plt+0x7234>
   180bc:	b	18298 <close@plt+0x7248>
   180c0:	b	180c4 <close@plt+0x7074>
   180c4:	ldr	r0, [pc, #528]	; 182dc <close@plt+0x728c>
   180c8:	ldr	r1, [fp, #8]
   180cc:	cmp	r1, r0
   180d0:	blt	180e8 <close@plt+0x7098>
   180d4:	b	180fc <close@plt+0x70ac>
   180d8:	ldr	r0, [fp, #8]
   180dc:	movw	r1, #0
   180e0:	cmp	r1, r0
   180e4:	bge	180fc <close@plt+0x70ac>
   180e8:	mov	r0, #1
   180ec:	mvn	r1, #0
   180f0:	str	r1, [sp, #28]
   180f4:	str	r0, [sp, #24]
   180f8:	b	18128 <close@plt+0x70d8>
   180fc:	ldr	r0, [fp, #8]
   18100:	rsb	r0, r0, #0
   18104:	asr	r3, r0, #31
   18108:	mvn	r1, #0
   1810c:	str	r0, [sp, #20]
   18110:	mov	r0, r1
   18114:	ldr	r2, [sp, #20]
   18118:	bl	1ab70 <close@plt+0x9b20>
   1811c:	str	r0, [sp, #28]
   18120:	str	r1, [sp, #24]
   18124:	b	18128 <close@plt+0x70d8>
   18128:	ldr	r0, [sp, #24]
   1812c:	ldr	r1, [sp, #28]
   18130:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18134:	mvn	r2, r2
   18138:	subs	r1, r2, r1
   1813c:	rscs	r0, r0, r2, asr #31
   18140:	str	r1, [sp, #16]
   18144:	str	r0, [sp, #12]
   18148:	bcs	18284 <close@plt+0x7234>
   1814c:	b	18298 <close@plt+0x7248>
   18150:	b	18154 <close@plt+0x7104>
   18154:	b	181ac <close@plt+0x715c>
   18158:	b	181ac <close@plt+0x715c>
   1815c:	ldr	r0, [fp, #8]
   18160:	cmn	r0, #1
   18164:	bne	181ac <close@plt+0x715c>
   18168:	b	1816c <close@plt+0x711c>
   1816c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18170:	add	r0, r0, #0
   18174:	movw	r1, #0
   18178:	cmp	r1, r0
   1817c:	blt	18284 <close@plt+0x7234>
   18180:	b	18298 <close@plt+0x7248>
   18184:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18188:	movw	r1, #0
   1818c:	cmp	r1, r0
   18190:	bge	18298 <close@plt+0x7248>
   18194:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18198:	sub	r0, r0, #1
   1819c:	mvn	r1, #0
   181a0:	cmp	r1, r0
   181a4:	blt	18284 <close@plt+0x7234>
   181a8:	b	18298 <close@plt+0x7248>
   181ac:	ldr	r0, [fp, #8]
   181b0:	movw	r1, #0
   181b4:	sdiv	r0, r1, r0
   181b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   181bc:	cmp	r0, r1
   181c0:	blt	18284 <close@plt+0x7234>
   181c4:	b	18298 <close@plt+0x7248>
   181c8:	ldr	r0, [fp, #8]
   181cc:	cmp	r0, #0
   181d0:	bne	181d8 <close@plt+0x7188>
   181d4:	b	18298 <close@plt+0x7248>
   181d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   181dc:	cmp	r0, #0
   181e0:	bge	1824c <close@plt+0x71fc>
   181e4:	b	181e8 <close@plt+0x7198>
   181e8:	b	18230 <close@plt+0x71e0>
   181ec:	b	18230 <close@plt+0x71e0>
   181f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   181f4:	cmn	r0, #1
   181f8:	bne	18230 <close@plt+0x71e0>
   181fc:	b	18200 <close@plt+0x71b0>
   18200:	ldr	r0, [fp, #8]
   18204:	add	r0, r0, #0
   18208:	movw	r1, #0
   1820c:	cmp	r1, r0
   18210:	blt	18284 <close@plt+0x7234>
   18214:	b	18298 <close@plt+0x7248>
   18218:	ldr	r0, [fp, #8]
   1821c:	sub	r0, r0, #1
   18220:	mvn	r1, #0
   18224:	cmp	r1, r0
   18228:	blt	18284 <close@plt+0x7234>
   1822c:	b	18298 <close@plt+0x7248>
   18230:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18234:	movw	r1, #0
   18238:	sdiv	r0, r1, r0
   1823c:	ldr	r1, [fp, #8]
   18240:	cmp	r0, r1
   18244:	blt	18284 <close@plt+0x7234>
   18248:	b	18298 <close@plt+0x7248>
   1824c:	ldr	r0, [fp, #8]
   18250:	asr	r3, r0, #31
   18254:	mvn	r1, #0
   18258:	str	r0, [sp, #8]
   1825c:	mov	r0, r1
   18260:	ldr	r2, [sp, #8]
   18264:	bl	1ab70 <close@plt+0x9b20>
   18268:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1826c:	subs	r0, r0, r2
   18270:	sbcs	r1, r1, r2, asr #31
   18274:	str	r0, [sp, #4]
   18278:	str	r1, [sp]
   1827c:	bcs	18298 <close@plt+0x7248>
   18280:	b	18284 <close@plt+0x7234>
   18284:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18288:	ldr	r1, [fp, #8]
   1828c:	mul	r0, r0, r1
   18290:	str	r0, [fp, #-28]	; 0xffffffe4
   18294:	b	182ac <close@plt+0x725c>
   18298:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1829c:	ldr	r1, [fp, #8]
   182a0:	mul	r0, r0, r1
   182a4:	str	r0, [fp, #-28]	; 0xffffffe4
   182a8:	b	182b0 <close@plt+0x7260>
   182ac:	bl	18488 <close@plt+0x7438>
   182b0:	ldr	r0, [fp, #-4]
   182b4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   182b8:	bl	15744 <close@plt+0x46f4>
   182bc:	str	r0, [fp, #-4]
   182c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   182c4:	ldr	r1, [fp, #-8]
   182c8:	str	r0, [r1]
   182cc:	ldr	r0, [fp, #-4]
   182d0:	mov	sp, fp
   182d4:	pop	{fp, pc}
   182d8:	svcvc	0x00ffffff
   182dc:	andhi	r0, r0, r1
   182e0:	andhi	r0, r0, r0
   182e4:			; <UNDEFINED> instruction: 0xffff8000
   182e8:	push	{fp, lr}
   182ec:	mov	fp, sp
   182f0:	sub	sp, sp, #8
   182f4:	str	r0, [sp, #4]
   182f8:	ldr	r0, [sp, #4]
   182fc:	movw	r1, #1
   18300:	bl	1830c <close@plt+0x72bc>
   18304:	mov	sp, fp
   18308:	pop	{fp, pc}
   1830c:	push	{fp, lr}
   18310:	mov	fp, sp
   18314:	sub	sp, sp, #8
   18318:	str	r0, [sp, #4]
   1831c:	str	r1, [sp]
   18320:	ldr	r0, [sp, #4]
   18324:	ldr	r1, [sp]
   18328:	bl	184d8 <close@plt+0x7488>
   1832c:	bl	156d0 <close@plt+0x4680>
   18330:	mov	sp, fp
   18334:	pop	{fp, pc}
   18338:	push	{fp, lr}
   1833c:	mov	fp, sp
   18340:	sub	sp, sp, #8
   18344:	str	r0, [sp, #4]
   18348:	ldr	r0, [sp, #4]
   1834c:	movw	r1, #1
   18350:	bl	1835c <close@plt+0x730c>
   18354:	mov	sp, fp
   18358:	pop	{fp, pc}
   1835c:	push	{fp, lr}
   18360:	mov	fp, sp
   18364:	sub	sp, sp, #8
   18368:	str	r0, [sp, #4]
   1836c:	str	r1, [sp]
   18370:	ldr	r0, [sp, #4]
   18374:	ldr	r1, [sp]
   18378:	bl	18cb8 <close@plt+0x7c68>
   1837c:	bl	156d0 <close@plt+0x4680>
   18380:	mov	sp, fp
   18384:	pop	{fp, pc}
   18388:	push	{fp, lr}
   1838c:	mov	fp, sp
   18390:	sub	sp, sp, #16
   18394:	str	r0, [fp, #-4]
   18398:	str	r1, [sp, #8]
   1839c:	ldr	r0, [sp, #8]
   183a0:	bl	156ac <close@plt+0x465c>
   183a4:	ldr	r1, [fp, #-4]
   183a8:	ldr	r2, [sp, #8]
   183ac:	str	r0, [sp, #4]
   183b0:	bl	10e4c <memcpy@plt>
   183b4:	ldr	r0, [sp, #4]
   183b8:	mov	sp, fp
   183bc:	pop	{fp, pc}
   183c0:	push	{fp, lr}
   183c4:	mov	fp, sp
   183c8:	sub	sp, sp, #16
   183cc:	str	r0, [fp, #-4]
   183d0:	str	r1, [sp, #8]
   183d4:	ldr	r0, [sp, #8]
   183d8:	bl	15700 <close@plt+0x46b0>
   183dc:	ldr	r1, [fp, #-4]
   183e0:	ldr	r2, [sp, #8]
   183e4:	str	r0, [sp, #4]
   183e8:	bl	10e4c <memcpy@plt>
   183ec:	ldr	r0, [sp, #4]
   183f0:	mov	sp, fp
   183f4:	pop	{fp, pc}
   183f8:	push	{fp, lr}
   183fc:	mov	fp, sp
   18400:	sub	sp, sp, #16
   18404:	str	r0, [fp, #-4]
   18408:	str	r1, [sp, #8]
   1840c:	ldr	r0, [sp, #8]
   18410:	add	r0, r0, #1
   18414:	bl	15700 <close@plt+0x46b0>
   18418:	str	r0, [sp, #4]
   1841c:	ldr	r0, [sp, #4]
   18420:	ldr	r1, [sp, #8]
   18424:	add	r0, r0, r1
   18428:	movw	r1, #0
   1842c:	strb	r1, [r0]
   18430:	ldr	r0, [sp, #4]
   18434:	ldr	r1, [fp, #-4]
   18438:	ldr	r2, [sp, #8]
   1843c:	str	r0, [sp]
   18440:	bl	10e4c <memcpy@plt>
   18444:	ldr	r0, [sp]
   18448:	mov	sp, fp
   1844c:	pop	{fp, pc}
   18450:	push	{fp, lr}
   18454:	mov	fp, sp
   18458:	sub	sp, sp, #8
   1845c:	str	r0, [sp, #4]
   18460:	ldr	r0, [sp, #4]
   18464:	ldr	r1, [sp, #4]
   18468:	str	r0, [sp]
   1846c:	mov	r0, r1
   18470:	bl	10f78 <strlen@plt>
   18474:	add	r1, r0, #1
   18478:	ldr	r0, [sp]
   1847c:	bl	18388 <close@plt+0x7338>
   18480:	mov	sp, fp
   18484:	pop	{fp, pc}
   18488:	push	{fp, lr}
   1848c:	mov	fp, sp
   18490:	sub	sp, sp, #8
   18494:	movw	r0, #49388	; 0xc0ec
   18498:	movt	r0, #2
   1849c:	ldr	r0, [r0]
   184a0:	movw	r1, #46960	; 0xb770
   184a4:	movt	r1, #1
   184a8:	str	r0, [sp, #4]
   184ac:	mov	r0, r1
   184b0:	bl	10f6c <gettext@plt>
   184b4:	ldr	r1, [sp, #4]
   184b8:	str	r0, [sp]
   184bc:	mov	r0, r1
   184c0:	movw	r1, #0
   184c4:	movw	r2, #45839	; 0xb30f
   184c8:	movt	r2, #1
   184cc:	ldr	r3, [sp]
   184d0:	bl	10ef4 <error@plt>
   184d4:	bl	11044 <abort@plt>
   184d8:	push	{fp, lr}
   184dc:	mov	fp, sp
   184e0:	sub	sp, sp, #16
   184e4:	str	r0, [sp, #8]
   184e8:	str	r1, [sp, #4]
   184ec:	ldr	r0, [sp, #8]
   184f0:	cmp	r0, #0
   184f4:	beq	18504 <close@plt+0x74b4>
   184f8:	ldr	r0, [sp, #4]
   184fc:	cmp	r0, #0
   18500:	bne	18510 <close@plt+0x74c0>
   18504:	movw	r0, #1
   18508:	str	r0, [sp, #4]
   1850c:	str	r0, [sp, #8]
   18510:	ldr	r0, [sp, #4]
   18514:	cmp	r0, #0
   18518:	beq	1854c <close@plt+0x74fc>
   1851c:	ldr	r0, [pc, #76]	; 18570 <close@plt+0x7520>
   18520:	ldr	r1, [sp, #4]
   18524:	udiv	r0, r0, r1
   18528:	ldr	r1, [sp, #8]
   1852c:	cmp	r0, r1
   18530:	bcs	1854c <close@plt+0x74fc>
   18534:	bl	10f90 <__errno_location@plt>
   18538:	movw	lr, #12
   1853c:	str	lr, [r0]
   18540:	movw	r0, #0
   18544:	str	r0, [fp, #-4]
   18548:	b	18564 <close@plt+0x7514>
   1854c:	ldr	r0, [sp, #8]
   18550:	ldr	r1, [sp, #4]
   18554:	bl	10dec <calloc@plt>
   18558:	str	r0, [sp]
   1855c:	ldr	r0, [sp]
   18560:	str	r0, [fp, #-4]
   18564:	ldr	r0, [fp, #-4]
   18568:	mov	sp, fp
   1856c:	pop	{fp, pc}
   18570:	svcvc	0x00ffffff
   18574:	push	{fp, lr}
   18578:	mov	fp, sp
   1857c:	sub	sp, sp, #16
   18580:	str	r0, [sp, #8]
   18584:	ldr	r0, [sp, #8]
   18588:	cmp	r0, #0
   1858c:	bne	18598 <close@plt+0x7548>
   18590:	movw	r0, #1
   18594:	str	r0, [sp, #8]
   18598:	ldr	r0, [pc, #64]	; 185e0 <close@plt+0x7590>
   1859c:	ldr	r1, [sp, #8]
   185a0:	cmp	r0, r1
   185a4:	bcs	185c0 <close@plt+0x7570>
   185a8:	bl	10f90 <__errno_location@plt>
   185ac:	movw	lr, #12
   185b0:	str	lr, [r0]
   185b4:	movw	r0, #0
   185b8:	str	r0, [fp, #-4]
   185bc:	b	185d4 <close@plt+0x7584>
   185c0:	ldr	r0, [sp, #8]
   185c4:	bl	10f18 <malloc@plt>
   185c8:	str	r0, [sp, #4]
   185cc:	ldr	r0, [sp, #4]
   185d0:	str	r0, [fp, #-4]
   185d4:	ldr	r0, [fp, #-4]
   185d8:	mov	sp, fp
   185dc:	pop	{fp, pc}
   185e0:	svcvc	0x00ffffff
   185e4:	push	{fp, lr}
   185e8:	mov	fp, sp
   185ec:	sub	sp, sp, #16
   185f0:	str	r0, [sp, #8]
   185f4:	str	r1, [sp, #4]
   185f8:	ldr	r0, [sp, #8]
   185fc:	movw	r1, #0
   18600:	cmp	r0, r1
   18604:	bne	18618 <close@plt+0x75c8>
   18608:	ldr	r0, [sp, #4]
   1860c:	bl	18574 <close@plt+0x7524>
   18610:	str	r0, [fp, #-4]
   18614:	b	18678 <close@plt+0x7628>
   18618:	ldr	r0, [sp, #4]
   1861c:	cmp	r0, #0
   18620:	bne	18638 <close@plt+0x75e8>
   18624:	ldr	r0, [sp, #8]
   18628:	bl	1234c <close@plt+0x12fc>
   1862c:	movw	r0, #0
   18630:	str	r0, [fp, #-4]
   18634:	b	18678 <close@plt+0x7628>
   18638:	ldr	r0, [pc, #68]	; 18684 <close@plt+0x7634>
   1863c:	ldr	r1, [sp, #4]
   18640:	cmp	r0, r1
   18644:	bcs	18660 <close@plt+0x7610>
   18648:	bl	10f90 <__errno_location@plt>
   1864c:	movw	lr, #12
   18650:	str	lr, [r0]
   18654:	movw	r0, #0
   18658:	str	r0, [fp, #-4]
   1865c:	b	18678 <close@plt+0x7628>
   18660:	ldr	r0, [sp, #8]
   18664:	ldr	r1, [sp, #4]
   18668:	bl	10e94 <realloc@plt>
   1866c:	str	r0, [sp]
   18670:	ldr	r0, [sp]
   18674:	str	r0, [fp, #-4]
   18678:	ldr	r0, [fp, #-4]
   1867c:	mov	sp, fp
   18680:	pop	{fp, pc}
   18684:	svcvc	0x00ffffff
   18688:	sub	sp, sp, #16
   1868c:	str	r0, [sp, #12]
   18690:	ldr	r0, [sp, #12]
   18694:	str	r0, [sp, #8]
   18698:	movw	r0, #0
   1869c:	strb	r0, [sp, #3]
   186a0:	ldr	r0, [sp, #8]
   186a4:	ldrb	r0, [r0]
   186a8:	cmp	r0, #47	; 0x2f
   186ac:	bne	186c0 <close@plt+0x7670>
   186b0:	ldr	r0, [sp, #8]
   186b4:	add	r0, r0, #1
   186b8:	str	r0, [sp, #8]
   186bc:	b	186a0 <close@plt+0x7650>
   186c0:	ldr	r0, [sp, #8]
   186c4:	str	r0, [sp, #4]
   186c8:	ldr	r0, [sp, #4]
   186cc:	ldrsb	r0, [r0]
   186d0:	cmp	r0, #0
   186d4:	beq	18728 <close@plt+0x76d8>
   186d8:	ldr	r0, [sp, #4]
   186dc:	ldrb	r0, [r0]
   186e0:	cmp	r0, #47	; 0x2f
   186e4:	bne	186f4 <close@plt+0x76a4>
   186e8:	movw	r0, #1
   186ec:	strb	r0, [sp, #3]
   186f0:	b	18714 <close@plt+0x76c4>
   186f4:	ldrb	r0, [sp, #3]
   186f8:	tst	r0, #1
   186fc:	beq	18710 <close@plt+0x76c0>
   18700:	ldr	r0, [sp, #4]
   18704:	str	r0, [sp, #8]
   18708:	movw	r0, #0
   1870c:	strb	r0, [sp, #3]
   18710:	b	18714 <close@plt+0x76c4>
   18714:	b	18718 <close@plt+0x76c8>
   18718:	ldr	r0, [sp, #4]
   1871c:	add	r0, r0, #1
   18720:	str	r0, [sp, #4]
   18724:	b	186c8 <close@plt+0x7678>
   18728:	ldr	r0, [sp, #8]
   1872c:	add	sp, sp, #16
   18730:	bx	lr
   18734:	push	{fp, lr}
   18738:	mov	fp, sp
   1873c:	sub	sp, sp, #16
   18740:	str	r0, [fp, #-4]
   18744:	movw	r0, #0
   18748:	str	r0, [sp, #4]
   1874c:	ldr	r0, [fp, #-4]
   18750:	bl	10f78 <strlen@plt>
   18754:	str	r0, [sp, #8]
   18758:	ldr	r0, [sp, #8]
   1875c:	movw	r1, #1
   18760:	cmp	r1, r0
   18764:	movw	r0, #0
   18768:	str	r0, [sp]
   1876c:	bcs	18794 <close@plt+0x7744>
   18770:	ldr	r0, [fp, #-4]
   18774:	ldr	r1, [sp, #8]
   18778:	sub	r1, r1, #1
   1877c:	add	r0, r0, r1
   18780:	ldrb	r0, [r0]
   18784:	cmp	r0, #47	; 0x2f
   18788:	movw	r0, #0
   1878c:	moveq	r0, #1
   18790:	str	r0, [sp]
   18794:	ldr	r0, [sp]
   18798:	tst	r0, #1
   1879c:	beq	187b8 <close@plt+0x7768>
   187a0:	b	187a4 <close@plt+0x7754>
   187a4:	ldr	r0, [sp, #8]
   187a8:	mvn	r1, #0
   187ac:	add	r0, r0, r1
   187b0:	str	r0, [sp, #8]
   187b4:	b	18758 <close@plt+0x7708>
   187b8:	ldr	r0, [sp, #8]
   187bc:	mov	sp, fp
   187c0:	pop	{fp, pc}
   187c4:	push	{fp, lr}
   187c8:	mov	fp, sp
   187cc:	sub	sp, sp, #24
   187d0:	str	r0, [fp, #-8]
   187d4:	str	r1, [sp, #12]
   187d8:	ldr	r0, [fp, #-8]
   187dc:	str	r0, [sp, #8]
   187e0:	ldr	r0, [sp, #12]
   187e4:	str	r0, [sp, #4]
   187e8:	ldr	r0, [sp, #8]
   187ec:	ldr	r1, [sp, #4]
   187f0:	cmp	r0, r1
   187f4:	bne	18804 <close@plt+0x77b4>
   187f8:	movw	r0, #0
   187fc:	str	r0, [fp, #-4]
   18800:	b	18870 <close@plt+0x7820>
   18804:	b	18808 <close@plt+0x77b8>
   18808:	ldr	r0, [sp, #8]
   1880c:	ldrb	r0, [r0]
   18810:	bl	1a81c <close@plt+0x97cc>
   18814:	strb	r0, [sp, #3]
   18818:	ldr	r0, [sp, #4]
   1881c:	ldrb	r0, [r0]
   18820:	bl	1a81c <close@plt+0x97cc>
   18824:	strb	r0, [sp, #2]
   18828:	ldrb	r0, [sp, #3]
   1882c:	cmp	r0, #0
   18830:	bne	18838 <close@plt+0x77e8>
   18834:	b	18860 <close@plt+0x7810>
   18838:	ldr	r0, [sp, #8]
   1883c:	add	r0, r0, #1
   18840:	str	r0, [sp, #8]
   18844:	ldr	r0, [sp, #4]
   18848:	add	r0, r0, #1
   1884c:	str	r0, [sp, #4]
   18850:	ldrb	r0, [sp, #3]
   18854:	ldrb	r1, [sp, #2]
   18858:	cmp	r0, r1
   1885c:	beq	18808 <close@plt+0x77b8>
   18860:	ldrb	r0, [sp, #3]
   18864:	ldrb	r1, [sp, #2]
   18868:	sub	r0, r0, r1
   1886c:	str	r0, [fp, #-4]
   18870:	ldr	r0, [fp, #-4]
   18874:	mov	sp, fp
   18878:	pop	{fp, pc}
   1887c:	push	{fp, lr}
   18880:	mov	fp, sp
   18884:	sub	sp, sp, #16
   18888:	str	r0, [sp, #8]
   1888c:	ldr	r0, [sp, #8]
   18890:	bl	10ed0 <__fpending@plt>
   18894:	cmp	r0, #0
   18898:	movw	r0, #0
   1889c:	movne	r0, #1
   188a0:	and	r0, r0, #1
   188a4:	strb	r0, [sp, #7]
   188a8:	ldr	r0, [sp, #8]
   188ac:	bl	10edc <ferror_unlocked@plt>
   188b0:	cmp	r0, #0
   188b4:	movw	r0, #0
   188b8:	movne	r0, #1
   188bc:	and	r0, r0, #1
   188c0:	strb	r0, [sp, #6]
   188c4:	ldr	r0, [sp, #8]
   188c8:	bl	1894c <close@plt+0x78fc>
   188cc:	cmp	r0, #0
   188d0:	movw	r0, #0
   188d4:	movne	r0, #1
   188d8:	and	r0, r0, #1
   188dc:	strb	r0, [sp, #5]
   188e0:	ldrb	r0, [sp, #6]
   188e4:	tst	r0, #1
   188e8:	bne	18914 <close@plt+0x78c4>
   188ec:	ldrb	r0, [sp, #5]
   188f0:	tst	r0, #1
   188f4:	beq	18938 <close@plt+0x78e8>
   188f8:	ldrb	r0, [sp, #7]
   188fc:	tst	r0, #1
   18900:	bne	18914 <close@plt+0x78c4>
   18904:	bl	10f90 <__errno_location@plt>
   18908:	ldr	r0, [r0]
   1890c:	cmp	r0, #9
   18910:	beq	18938 <close@plt+0x78e8>
   18914:	ldrb	r0, [sp, #5]
   18918:	tst	r0, #1
   1891c:	bne	1892c <close@plt+0x78dc>
   18920:	bl	10f90 <__errno_location@plt>
   18924:	movw	lr, #0
   18928:	str	lr, [r0]
   1892c:	mvn	r0, #0
   18930:	str	r0, [fp, #-4]
   18934:	b	18940 <close@plt+0x78f0>
   18938:	movw	r0, #0
   1893c:	str	r0, [fp, #-4]
   18940:	ldr	r0, [fp, #-4]
   18944:	mov	sp, fp
   18948:	pop	{fp, pc}
   1894c:	push	{fp, lr}
   18950:	mov	fp, sp
   18954:	sub	sp, sp, #32
   18958:	str	r0, [fp, #-8]
   1895c:	movw	r0, #0
   18960:	str	r0, [fp, #-12]
   18964:	str	r0, [sp, #12]
   18968:	ldr	r0, [fp, #-8]
   1896c:	bl	10fb4 <fileno@plt>
   18970:	str	r0, [sp, #16]
   18974:	ldr	r0, [sp, #16]
   18978:	cmp	r0, #0
   1897c:	bge	18990 <close@plt+0x7940>
   18980:	ldr	r0, [fp, #-8]
   18984:	bl	10fc0 <fclose@plt>
   18988:	str	r0, [fp, #-4]
   1898c:	b	18a2c <close@plt+0x79dc>
   18990:	ldr	r0, [fp, #-8]
   18994:	bl	10f30 <__freading@plt>
   18998:	cmp	r0, #0
   1899c:	beq	189d4 <close@plt+0x7984>
   189a0:	ldr	r0, [fp, #-8]
   189a4:	bl	10fb4 <fileno@plt>
   189a8:	mov	lr, sp
   189ac:	mov	r1, #1
   189b0:	str	r1, [lr]
   189b4:	mov	r1, #0
   189b8:	mov	r2, r1
   189bc:	mov	r3, r1
   189c0:	bl	10eb8 <lseek64@plt>
   189c4:	and	r0, r0, r1
   189c8:	cmn	r0, #1
   189cc:	beq	189f0 <close@plt+0x79a0>
   189d0:	b	189d4 <close@plt+0x7984>
   189d4:	ldr	r0, [fp, #-8]
   189d8:	bl	18a38 <close@plt+0x79e8>
   189dc:	cmp	r0, #0
   189e0:	beq	189f0 <close@plt+0x79a0>
   189e4:	bl	10f90 <__errno_location@plt>
   189e8:	ldr	r0, [r0]
   189ec:	str	r0, [fp, #-12]
   189f0:	ldr	r0, [fp, #-8]
   189f4:	bl	10fc0 <fclose@plt>
   189f8:	str	r0, [sp, #12]
   189fc:	ldr	r0, [fp, #-12]
   18a00:	cmp	r0, #0
   18a04:	beq	18a24 <close@plt+0x79d4>
   18a08:	ldr	r0, [fp, #-12]
   18a0c:	str	r0, [sp, #8]
   18a10:	bl	10f90 <__errno_location@plt>
   18a14:	ldr	lr, [sp, #8]
   18a18:	str	lr, [r0]
   18a1c:	mvn	r0, #0
   18a20:	str	r0, [sp, #12]
   18a24:	ldr	r0, [sp, #12]
   18a28:	str	r0, [fp, #-4]
   18a2c:	ldr	r0, [fp, #-4]
   18a30:	mov	sp, fp
   18a34:	pop	{fp, pc}
   18a38:	push	{fp, lr}
   18a3c:	mov	fp, sp
   18a40:	sub	sp, sp, #8
   18a44:	str	r0, [sp]
   18a48:	ldr	r0, [sp]
   18a4c:	movw	r1, #0
   18a50:	cmp	r0, r1
   18a54:	beq	18a68 <close@plt+0x7a18>
   18a58:	ldr	r0, [sp]
   18a5c:	bl	10f30 <__freading@plt>
   18a60:	cmp	r0, #0
   18a64:	bne	18a78 <close@plt+0x7a28>
   18a68:	ldr	r0, [sp]
   18a6c:	bl	10e28 <fflush@plt>
   18a70:	str	r0, [sp, #4]
   18a74:	b	18a8c <close@plt+0x7a3c>
   18a78:	ldr	r0, [sp]
   18a7c:	bl	18a98 <close@plt+0x7a48>
   18a80:	ldr	r0, [sp]
   18a84:	bl	10e28 <fflush@plt>
   18a88:	str	r0, [sp, #4]
   18a8c:	ldr	r0, [sp, #4]
   18a90:	mov	sp, fp
   18a94:	pop	{fp, pc}
   18a98:	push	{fp, lr}
   18a9c:	mov	fp, sp
   18aa0:	sub	sp, sp, #16
   18aa4:	str	r0, [fp, #-4]
   18aa8:	ldr	r0, [fp, #-4]
   18aac:	ldr	r0, [r0]
   18ab0:	and	r0, r0, #256	; 0x100
   18ab4:	cmp	r0, #0
   18ab8:	beq	18ae0 <close@plt+0x7a90>
   18abc:	ldr	r0, [fp, #-4]
   18ac0:	mov	r1, sp
   18ac4:	mov	r2, #1
   18ac8:	str	r2, [r1]
   18acc:	mov	r1, #0
   18ad0:	mov	r2, r1
   18ad4:	mov	r3, r1
   18ad8:	bl	18ae8 <close@plt+0x7a98>
   18adc:	str	r0, [sp, #8]
   18ae0:	mov	sp, fp
   18ae4:	pop	{fp, pc}
   18ae8:	push	{fp, lr}
   18aec:	mov	fp, sp
   18af0:	sub	sp, sp, #32
   18af4:	ldr	r1, [fp, #8]
   18af8:	str	r0, [fp, #-8]
   18afc:	str	r3, [sp, #20]
   18b00:	str	r2, [sp, #16]
   18b04:	ldr	r0, [fp, #-8]
   18b08:	ldr	r0, [r0, #8]
   18b0c:	ldr	r2, [fp, #-8]
   18b10:	ldr	r2, [r2, #4]
   18b14:	cmp	r0, r2
   18b18:	str	r1, [sp, #4]
   18b1c:	bne	18bc8 <close@plt+0x7b78>
   18b20:	ldr	r0, [fp, #-8]
   18b24:	ldr	r0, [r0, #20]
   18b28:	ldr	r1, [fp, #-8]
   18b2c:	ldr	r1, [r1, #16]
   18b30:	cmp	r0, r1
   18b34:	bne	18bc8 <close@plt+0x7b78>
   18b38:	ldr	r0, [fp, #-8]
   18b3c:	ldr	r0, [r0, #36]	; 0x24
   18b40:	movw	r1, #0
   18b44:	cmp	r0, r1
   18b48:	bne	18bc8 <close@plt+0x7b78>
   18b4c:	ldr	r0, [fp, #-8]
   18b50:	bl	10fb4 <fileno@plt>
   18b54:	ldr	r2, [sp, #16]
   18b58:	ldr	r3, [sp, #20]
   18b5c:	ldr	lr, [fp, #8]
   18b60:	mov	r1, sp
   18b64:	str	lr, [r1]
   18b68:	bl	10eb8 <lseek64@plt>
   18b6c:	str	r1, [sp, #12]
   18b70:	str	r0, [sp, #8]
   18b74:	ldr	r0, [sp, #8]
   18b78:	ldr	r1, [sp, #12]
   18b7c:	and	r0, r0, r1
   18b80:	cmn	r0, #1
   18b84:	bne	18b98 <close@plt+0x7b48>
   18b88:	b	18b8c <close@plt+0x7b3c>
   18b8c:	mvn	r0, #0
   18b90:	str	r0, [fp, #-4]
   18b94:	b	18be8 <close@plt+0x7b98>
   18b98:	ldr	r0, [fp, #-8]
   18b9c:	ldr	r1, [r0]
   18ba0:	bic	r1, r1, #16
   18ba4:	str	r1, [r0]
   18ba8:	ldr	r0, [sp, #8]
   18bac:	ldr	r1, [sp, #12]
   18bb0:	ldr	r2, [fp, #-8]
   18bb4:	str	r1, [r2, #84]	; 0x54
   18bb8:	str	r0, [r2, #80]	; 0x50
   18bbc:	movw	r0, #0
   18bc0:	str	r0, [fp, #-4]
   18bc4:	b	18be8 <close@plt+0x7b98>
   18bc8:	ldr	r0, [fp, #-8]
   18bcc:	ldr	r2, [sp, #16]
   18bd0:	ldr	r3, [sp, #20]
   18bd4:	ldr	r1, [fp, #8]
   18bd8:	mov	ip, sp
   18bdc:	str	r1, [ip]
   18be0:	bl	10fcc <fseeko64@plt>
   18be4:	str	r0, [fp, #-4]
   18be8:	ldr	r0, [fp, #-4]
   18bec:	mov	sp, fp
   18bf0:	pop	{fp, pc}
   18bf4:	push	{fp, lr}
   18bf8:	mov	fp, sp
   18bfc:	bl	10f90 <__errno_location@plt>
   18c00:	movw	lr, #12
   18c04:	str	lr, [r0]
   18c08:	movw	r0, #0
   18c0c:	pop	{fp, pc}
   18c10:	push	{fp, lr}
   18c14:	mov	fp, sp
   18c18:	sub	sp, sp, #8
   18c1c:	str	r0, [sp, #4]
   18c20:	ldr	r0, [sp, #4]
   18c24:	cmn	r0, #1
   18c28:	bhi	18c3c <close@plt+0x7bec>
   18c2c:	ldr	r0, [sp, #4]
   18c30:	bl	18574 <close@plt+0x7524>
   18c34:	str	r0, [sp]
   18c38:	b	18c44 <close@plt+0x7bf4>
   18c3c:	bl	18bf4 <close@plt+0x7ba4>
   18c40:	str	r0, [sp]
   18c44:	ldr	r0, [sp]
   18c48:	mov	sp, fp
   18c4c:	pop	{fp, pc}
   18c50:	push	{fp, lr}
   18c54:	mov	fp, sp
   18c58:	sub	sp, sp, #16
   18c5c:	str	r0, [fp, #-4]
   18c60:	str	r1, [sp, #8]
   18c64:	ldr	r0, [sp, #8]
   18c68:	cmn	r0, #1
   18c6c:	bhi	18ca4 <close@plt+0x7c54>
   18c70:	ldr	r0, [fp, #-4]
   18c74:	ldr	r1, [sp, #8]
   18c78:	ldr	r2, [sp, #8]
   18c7c:	cmp	r2, #0
   18c80:	movw	r2, #0
   18c84:	movne	r2, #1
   18c88:	mvn	r3, #0
   18c8c:	eor	r2, r2, r3
   18c90:	and	r2, r2, #1
   18c94:	orr	r1, r1, r2
   18c98:	bl	185e4 <close@plt+0x7594>
   18c9c:	str	r0, [sp, #4]
   18ca0:	b	18cac <close@plt+0x7c5c>
   18ca4:	bl	18bf4 <close@plt+0x7ba4>
   18ca8:	str	r0, [sp, #4]
   18cac:	ldr	r0, [sp, #4]
   18cb0:	mov	sp, fp
   18cb4:	pop	{fp, pc}
   18cb8:	push	{fp, lr}
   18cbc:	mov	fp, sp
   18cc0:	sub	sp, sp, #16
   18cc4:	str	r0, [sp, #8]
   18cc8:	str	r1, [sp, #4]
   18ccc:	ldr	r0, [sp, #8]
   18cd0:	mvn	r1, #0
   18cd4:	cmp	r1, r0
   18cd8:	bcs	18cfc <close@plt+0x7cac>
   18cdc:	ldr	r0, [sp, #4]
   18ce0:	cmp	r0, #0
   18ce4:	beq	18cf4 <close@plt+0x7ca4>
   18ce8:	bl	18bf4 <close@plt+0x7ba4>
   18cec:	str	r0, [fp, #-4]
   18cf0:	b	18d3c <close@plt+0x7cec>
   18cf4:	movw	r0, #0
   18cf8:	str	r0, [sp, #8]
   18cfc:	ldr	r0, [sp, #4]
   18d00:	mvn	r1, #0
   18d04:	cmp	r1, r0
   18d08:	bcs	18d2c <close@plt+0x7cdc>
   18d0c:	ldr	r0, [sp, #8]
   18d10:	cmp	r0, #0
   18d14:	beq	18d24 <close@plt+0x7cd4>
   18d18:	bl	18bf4 <close@plt+0x7ba4>
   18d1c:	str	r0, [fp, #-4]
   18d20:	b	18d3c <close@plt+0x7cec>
   18d24:	movw	r0, #0
   18d28:	str	r0, [sp, #4]
   18d2c:	ldr	r0, [sp, #8]
   18d30:	ldr	r1, [sp, #4]
   18d34:	bl	184d8 <close@plt+0x7488>
   18d38:	str	r0, [fp, #-4]
   18d3c:	ldr	r0, [fp, #-4]
   18d40:	mov	sp, fp
   18d44:	pop	{fp, pc}
   18d48:	push	{fp, lr}
   18d4c:	mov	fp, sp
   18d50:	sub	sp, sp, #16
   18d54:	str	r0, [fp, #-4]
   18d58:	str	r1, [sp, #8]
   18d5c:	str	r2, [sp, #4]
   18d60:	ldr	r0, [sp, #8]
   18d64:	cmp	r0, #0
   18d68:	beq	18d78 <close@plt+0x7d28>
   18d6c:	ldr	r0, [sp, #4]
   18d70:	cmp	r0, #0
   18d74:	bne	18d84 <close@plt+0x7d34>
   18d78:	movw	r0, #1
   18d7c:	str	r0, [sp, #4]
   18d80:	str	r0, [sp, #8]
   18d84:	ldr	r0, [sp, #8]
   18d88:	cmn	r0, #1
   18d8c:	bhi	18db4 <close@plt+0x7d64>
   18d90:	ldr	r0, [sp, #4]
   18d94:	cmn	r0, #1
   18d98:	bhi	18db4 <close@plt+0x7d64>
   18d9c:	ldr	r0, [fp, #-4]
   18da0:	ldr	r1, [sp, #8]
   18da4:	ldr	r2, [sp, #4]
   18da8:	bl	18ed4 <close@plt+0x7e84>
   18dac:	str	r0, [sp]
   18db0:	b	18dbc <close@plt+0x7d6c>
   18db4:	bl	18bf4 <close@plt+0x7ba4>
   18db8:	str	r0, [sp]
   18dbc:	ldr	r0, [sp]
   18dc0:	mov	sp, fp
   18dc4:	pop	{fp, pc}
   18dc8:	push	{fp, lr}
   18dcc:	mov	fp, sp
   18dd0:	sub	sp, sp, #8
   18dd4:	movw	r0, #14
   18dd8:	bl	10ffc <nl_langinfo@plt>
   18ddc:	str	r0, [sp, #4]
   18de0:	ldr	r0, [sp, #4]
   18de4:	movw	lr, #0
   18de8:	cmp	r0, lr
   18dec:	bne	18dfc <close@plt+0x7dac>
   18df0:	movw	r0, #44519	; 0xade7
   18df4:	movt	r0, #1
   18df8:	str	r0, [sp, #4]
   18dfc:	ldr	r0, [sp, #4]
   18e00:	ldrb	r0, [r0]
   18e04:	cmp	r0, #0
   18e08:	bne	18e18 <close@plt+0x7dc8>
   18e0c:	movw	r0, #46977	; 0xb781
   18e10:	movt	r0, #1
   18e14:	str	r0, [sp, #4]
   18e18:	ldr	r0, [sp, #4]
   18e1c:	mov	sp, fp
   18e20:	pop	{fp, pc}
   18e24:	push	{fp, lr}
   18e28:	mov	fp, sp
   18e2c:	sub	sp, sp, #32
   18e30:	str	r0, [fp, #-8]
   18e34:	str	r1, [fp, #-12]
   18e38:	str	r2, [sp, #16]
   18e3c:	str	r3, [sp, #12]
   18e40:	ldr	r0, [fp, #-8]
   18e44:	movw	r1, #0
   18e48:	cmp	r0, r1
   18e4c:	bne	18e58 <close@plt+0x7e08>
   18e50:	add	r0, sp, #4
   18e54:	str	r0, [fp, #-8]
   18e58:	ldr	r0, [fp, #-8]
   18e5c:	ldr	r1, [fp, #-12]
   18e60:	ldr	r2, [sp, #16]
   18e64:	ldr	r3, [sp, #12]
   18e68:	bl	10ee8 <mbrtowc@plt>
   18e6c:	str	r0, [sp, #8]
   18e70:	ldr	r0, [sp, #8]
   18e74:	mvn	r1, #1
   18e78:	cmp	r1, r0
   18e7c:	bhi	18ec0 <close@plt+0x7e70>
   18e80:	ldr	r0, [sp, #16]
   18e84:	cmp	r0, #0
   18e88:	beq	18ec0 <close@plt+0x7e70>
   18e8c:	movw	r0, #0
   18e90:	bl	1a8a4 <close@plt+0x9854>
   18e94:	tst	r0, #1
   18e98:	bne	18ec0 <close@plt+0x7e70>
   18e9c:	ldr	r0, [fp, #-12]
   18ea0:	ldrb	r0, [r0]
   18ea4:	strb	r0, [sp, #3]
   18ea8:	ldrb	r0, [sp, #3]
   18eac:	ldr	r1, [fp, #-8]
   18eb0:	str	r0, [r1]
   18eb4:	movw	r0, #1
   18eb8:	str	r0, [fp, #-4]
   18ebc:	b	18ec8 <close@plt+0x7e78>
   18ec0:	ldr	r0, [sp, #8]
   18ec4:	str	r0, [fp, #-4]
   18ec8:	ldr	r0, [fp, #-4]
   18ecc:	mov	sp, fp
   18ed0:	pop	{fp, pc}
   18ed4:	push	{fp, lr}
   18ed8:	mov	fp, sp
   18edc:	sub	sp, sp, #176	; 0xb0
   18ee0:	str	r0, [fp, #-8]
   18ee4:	str	r1, [fp, #-12]
   18ee8:	str	r2, [fp, #-16]
   18eec:	b	192a4 <close@plt+0x8254>
   18ef0:	b	190c4 <close@plt+0x8074>
   18ef4:	ldr	r0, [fp, #-16]
   18ef8:	cmp	r0, #0
   18efc:	bcs	19000 <close@plt+0x7fb0>
   18f00:	ldr	r0, [fp, #-12]
   18f04:	cmp	r0, #0
   18f08:	bcs	18f90 <close@plt+0x7f40>
   18f0c:	b	18f2c <close@plt+0x7edc>
   18f10:	ldr	r0, [fp, #-12]
   18f14:	ldr	r1, [fp, #-16]
   18f18:	movw	r2, #127	; 0x7f
   18f1c:	udiv	r1, r2, r1
   18f20:	cmp	r0, r1
   18f24:	bcc	19094 <close@plt+0x8044>
   18f28:	b	190ac <close@plt+0x805c>
   18f2c:	b	18f40 <close@plt+0x7ef0>
   18f30:	ldr	r0, [fp, #-16]
   18f34:	cmp	r0, #1
   18f38:	bcc	18f50 <close@plt+0x7f00>
   18f3c:	b	18f5c <close@plt+0x7f0c>
   18f40:	ldr	r0, [fp, #-16]
   18f44:	movw	r1, #0
   18f48:	cmp	r1, r0
   18f4c:	bcs	18f5c <close@plt+0x7f0c>
   18f50:	movw	r0, #0
   18f54:	str	r0, [fp, #-24]	; 0xffffffe8
   18f58:	b	18f74 <close@plt+0x7f24>
   18f5c:	ldr	r0, [fp, #-16]
   18f60:	movw	r1, #0
   18f64:	sub	r0, r1, r0
   18f68:	movw	r1, #127	; 0x7f
   18f6c:	udiv	r0, r1, r0
   18f70:	str	r0, [fp, #-24]	; 0xffffffe8
   18f74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18f78:	ldr	r1, [fp, #-12]
   18f7c:	mvn	r2, #0
   18f80:	sub	r1, r2, r1
   18f84:	cmp	r0, r1
   18f88:	bls	19094 <close@plt+0x8044>
   18f8c:	b	190ac <close@plt+0x805c>
   18f90:	ldr	r0, [fp, #-16]
   18f94:	cmn	r0, #1
   18f98:	bne	18fe4 <close@plt+0x7f94>
   18f9c:	b	18fbc <close@plt+0x7f6c>
   18fa0:	ldr	r0, [fp, #-12]
   18fa4:	mvn	r1, #127	; 0x7f
   18fa8:	add	r0, r0, r1
   18fac:	movw	r1, #0
   18fb0:	cmp	r1, r0
   18fb4:	bcc	19094 <close@plt+0x8044>
   18fb8:	b	190ac <close@plt+0x805c>
   18fbc:	ldr	r0, [fp, #-12]
   18fc0:	movw	r1, #0
   18fc4:	cmp	r1, r0
   18fc8:	bcs	190ac <close@plt+0x805c>
   18fcc:	ldr	r0, [fp, #-12]
   18fd0:	sub	r0, r0, #1
   18fd4:	movw	r1, #127	; 0x7f
   18fd8:	cmp	r1, r0
   18fdc:	bcc	19094 <close@plt+0x8044>
   18fe0:	b	190ac <close@plt+0x805c>
   18fe4:	ldr	r0, [fp, #-16]
   18fe8:	mvn	r1, #127	; 0x7f
   18fec:	udiv	r0, r1, r0
   18ff0:	ldr	r1, [fp, #-12]
   18ff4:	cmp	r0, r1
   18ff8:	bcc	19094 <close@plt+0x8044>
   18ffc:	b	190ac <close@plt+0x805c>
   19000:	ldr	r0, [fp, #-16]
   19004:	cmp	r0, #0
   19008:	bne	19010 <close@plt+0x7fc0>
   1900c:	b	190ac <close@plt+0x805c>
   19010:	ldr	r0, [fp, #-12]
   19014:	cmp	r0, #0
   19018:	bcs	1907c <close@plt+0x802c>
   1901c:	ldr	r0, [fp, #-12]
   19020:	cmn	r0, #1
   19024:	bne	19060 <close@plt+0x8010>
   19028:	b	19048 <close@plt+0x7ff8>
   1902c:	ldr	r0, [fp, #-16]
   19030:	mvn	r1, #127	; 0x7f
   19034:	add	r0, r0, r1
   19038:	movw	r1, #0
   1903c:	cmp	r1, r0
   19040:	bcc	19094 <close@plt+0x8044>
   19044:	b	190ac <close@plt+0x805c>
   19048:	ldr	r0, [fp, #-16]
   1904c:	sub	r0, r0, #1
   19050:	movw	r1, #127	; 0x7f
   19054:	cmp	r1, r0
   19058:	bcc	19094 <close@plt+0x8044>
   1905c:	b	190ac <close@plt+0x805c>
   19060:	ldr	r0, [fp, #-12]
   19064:	mvn	r1, #127	; 0x7f
   19068:	udiv	r0, r1, r0
   1906c:	ldr	r1, [fp, #-16]
   19070:	cmp	r0, r1
   19074:	bcc	19094 <close@plt+0x8044>
   19078:	b	190ac <close@plt+0x805c>
   1907c:	ldr	r0, [fp, #-16]
   19080:	movw	r1, #127	; 0x7f
   19084:	udiv	r0, r1, r0
   19088:	ldr	r1, [fp, #-12]
   1908c:	cmp	r0, r1
   19090:	bcs	190ac <close@plt+0x805c>
   19094:	ldr	r0, [fp, #-12]
   19098:	ldr	r1, [fp, #-16]
   1909c:	mul	r0, r0, r1
   190a0:	sxtb	r0, r0
   190a4:	str	r0, [fp, #-20]	; 0xffffffec
   190a8:	b	1a224 <close@plt+0x91d4>
   190ac:	ldr	r0, [fp, #-12]
   190b0:	ldr	r1, [fp, #-16]
   190b4:	mul	r0, r0, r1
   190b8:	sxtb	r0, r0
   190bc:	str	r0, [fp, #-20]	; 0xffffffec
   190c0:	b	1a23c <close@plt+0x91ec>
   190c4:	ldr	r0, [fp, #-16]
   190c8:	cmp	r0, #0
   190cc:	bcs	191d8 <close@plt+0x8188>
   190d0:	ldr	r0, [fp, #-12]
   190d4:	cmp	r0, #0
   190d8:	bcs	19160 <close@plt+0x8110>
   190dc:	b	190fc <close@plt+0x80ac>
   190e0:	ldr	r0, [fp, #-12]
   190e4:	ldr	r1, [fp, #-16]
   190e8:	movw	r2, #255	; 0xff
   190ec:	udiv	r1, r2, r1
   190f0:	cmp	r0, r1
   190f4:	bcc	19274 <close@plt+0x8224>
   190f8:	b	1928c <close@plt+0x823c>
   190fc:	b	19110 <close@plt+0x80c0>
   19100:	ldr	r0, [fp, #-16]
   19104:	cmp	r0, #1
   19108:	bcc	19120 <close@plt+0x80d0>
   1910c:	b	1912c <close@plt+0x80dc>
   19110:	ldr	r0, [fp, #-16]
   19114:	movw	r1, #0
   19118:	cmp	r1, r0
   1911c:	bcs	1912c <close@plt+0x80dc>
   19120:	movw	r0, #0
   19124:	str	r0, [fp, #-28]	; 0xffffffe4
   19128:	b	19144 <close@plt+0x80f4>
   1912c:	ldr	r0, [fp, #-16]
   19130:	movw	r1, #0
   19134:	sub	r0, r1, r0
   19138:	movw	r1, #255	; 0xff
   1913c:	udiv	r0, r1, r0
   19140:	str	r0, [fp, #-28]	; 0xffffffe4
   19144:	ldr	r0, [fp, #-28]	; 0xffffffe4
   19148:	ldr	r1, [fp, #-12]
   1914c:	mvn	r2, #0
   19150:	sub	r1, r2, r1
   19154:	cmp	r0, r1
   19158:	bls	19274 <close@plt+0x8224>
   1915c:	b	1928c <close@plt+0x823c>
   19160:	b	19168 <close@plt+0x8118>
   19164:	b	1916c <close@plt+0x811c>
   19168:	b	191bc <close@plt+0x816c>
   1916c:	ldr	r0, [fp, #-16]
   19170:	cmn	r0, #1
   19174:	bne	191bc <close@plt+0x816c>
   19178:	b	19194 <close@plt+0x8144>
   1917c:	ldr	r0, [fp, #-12]
   19180:	add	r0, r0, #0
   19184:	movw	r1, #0
   19188:	cmp	r1, r0
   1918c:	bcc	19274 <close@plt+0x8224>
   19190:	b	1928c <close@plt+0x823c>
   19194:	ldr	r0, [fp, #-12]
   19198:	movw	r1, #0
   1919c:	cmp	r1, r0
   191a0:	bcs	1928c <close@plt+0x823c>
   191a4:	ldr	r0, [fp, #-12]
   191a8:	sub	r0, r0, #1
   191ac:	mvn	r1, #0
   191b0:	cmp	r1, r0
   191b4:	bcc	19274 <close@plt+0x8224>
   191b8:	b	1928c <close@plt+0x823c>
   191bc:	ldr	r0, [fp, #-16]
   191c0:	movw	r1, #0
   191c4:	udiv	r0, r1, r0
   191c8:	ldr	r1, [fp, #-12]
   191cc:	cmp	r0, r1
   191d0:	bcc	19274 <close@plt+0x8224>
   191d4:	b	1928c <close@plt+0x823c>
   191d8:	ldr	r0, [fp, #-16]
   191dc:	cmp	r0, #0
   191e0:	bne	191e8 <close@plt+0x8198>
   191e4:	b	1928c <close@plt+0x823c>
   191e8:	ldr	r0, [fp, #-12]
   191ec:	cmp	r0, #0
   191f0:	bcs	1925c <close@plt+0x820c>
   191f4:	b	191fc <close@plt+0x81ac>
   191f8:	b	19200 <close@plt+0x81b0>
   191fc:	b	19240 <close@plt+0x81f0>
   19200:	ldr	r0, [fp, #-12]
   19204:	cmn	r0, #1
   19208:	bne	19240 <close@plt+0x81f0>
   1920c:	b	19228 <close@plt+0x81d8>
   19210:	ldr	r0, [fp, #-16]
   19214:	add	r0, r0, #0
   19218:	movw	r1, #0
   1921c:	cmp	r1, r0
   19220:	bcc	19274 <close@plt+0x8224>
   19224:	b	1928c <close@plt+0x823c>
   19228:	ldr	r0, [fp, #-16]
   1922c:	sub	r0, r0, #1
   19230:	mvn	r1, #0
   19234:	cmp	r1, r0
   19238:	bcc	19274 <close@plt+0x8224>
   1923c:	b	1928c <close@plt+0x823c>
   19240:	ldr	r0, [fp, #-12]
   19244:	movw	r1, #0
   19248:	udiv	r0, r1, r0
   1924c:	ldr	r1, [fp, #-16]
   19250:	cmp	r0, r1
   19254:	bcc	19274 <close@plt+0x8224>
   19258:	b	1928c <close@plt+0x823c>
   1925c:	ldr	r0, [fp, #-16]
   19260:	movw	r1, #255	; 0xff
   19264:	udiv	r0, r1, r0
   19268:	ldr	r1, [fp, #-12]
   1926c:	cmp	r0, r1
   19270:	bcs	1928c <close@plt+0x823c>
   19274:	ldr	r0, [fp, #-12]
   19278:	ldr	r1, [fp, #-16]
   1927c:	mul	r0, r0, r1
   19280:	and	r0, r0, #255	; 0xff
   19284:	str	r0, [fp, #-20]	; 0xffffffec
   19288:	b	1a224 <close@plt+0x91d4>
   1928c:	ldr	r0, [fp, #-12]
   19290:	ldr	r1, [fp, #-16]
   19294:	mul	r0, r0, r1
   19298:	and	r0, r0, #255	; 0xff
   1929c:	str	r0, [fp, #-20]	; 0xffffffec
   192a0:	b	1a23c <close@plt+0x91ec>
   192a4:	b	1965c <close@plt+0x860c>
   192a8:	b	1947c <close@plt+0x842c>
   192ac:	ldr	r0, [fp, #-16]
   192b0:	cmp	r0, #0
   192b4:	bcs	193b8 <close@plt+0x8368>
   192b8:	ldr	r0, [fp, #-12]
   192bc:	cmp	r0, #0
   192c0:	bcs	19348 <close@plt+0x82f8>
   192c4:	b	192e4 <close@plt+0x8294>
   192c8:	ldr	r0, [fp, #-12]
   192cc:	ldr	r1, [fp, #-16]
   192d0:	movw	r2, #32767	; 0x7fff
   192d4:	udiv	r1, r2, r1
   192d8:	cmp	r0, r1
   192dc:	bcc	1944c <close@plt+0x83fc>
   192e0:	b	19464 <close@plt+0x8414>
   192e4:	b	192f8 <close@plt+0x82a8>
   192e8:	ldr	r0, [fp, #-16]
   192ec:	cmp	r0, #1
   192f0:	bcc	19308 <close@plt+0x82b8>
   192f4:	b	19314 <close@plt+0x82c4>
   192f8:	ldr	r0, [fp, #-16]
   192fc:	movw	r1, #0
   19300:	cmp	r1, r0
   19304:	bcs	19314 <close@plt+0x82c4>
   19308:	movw	r0, #0
   1930c:	str	r0, [fp, #-32]	; 0xffffffe0
   19310:	b	1932c <close@plt+0x82dc>
   19314:	ldr	r0, [fp, #-16]
   19318:	movw	r1, #0
   1931c:	sub	r0, r1, r0
   19320:	movw	r1, #32767	; 0x7fff
   19324:	udiv	r0, r1, r0
   19328:	str	r0, [fp, #-32]	; 0xffffffe0
   1932c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19330:	ldr	r1, [fp, #-12]
   19334:	mvn	r2, #0
   19338:	sub	r1, r2, r1
   1933c:	cmp	r0, r1
   19340:	bls	1944c <close@plt+0x83fc>
   19344:	b	19464 <close@plt+0x8414>
   19348:	ldr	r0, [fp, #-16]
   1934c:	cmn	r0, #1
   19350:	bne	1939c <close@plt+0x834c>
   19354:	b	19374 <close@plt+0x8324>
   19358:	ldr	r0, [pc, #3840]	; 1a260 <close@plt+0x9210>
   1935c:	ldr	r1, [fp, #-12]
   19360:	add	r0, r1, r0
   19364:	movw	r1, #0
   19368:	cmp	r1, r0
   1936c:	bcc	1944c <close@plt+0x83fc>
   19370:	b	19464 <close@plt+0x8414>
   19374:	ldr	r0, [fp, #-12]
   19378:	movw	r1, #0
   1937c:	cmp	r1, r0
   19380:	bcs	19464 <close@plt+0x8414>
   19384:	ldr	r0, [fp, #-12]
   19388:	sub	r0, r0, #1
   1938c:	movw	r1, #32767	; 0x7fff
   19390:	cmp	r1, r0
   19394:	bcc	1944c <close@plt+0x83fc>
   19398:	b	19464 <close@plt+0x8414>
   1939c:	ldr	r0, [pc, #3772]	; 1a260 <close@plt+0x9210>
   193a0:	ldr	r1, [fp, #-16]
   193a4:	udiv	r0, r0, r1
   193a8:	ldr	r1, [fp, #-12]
   193ac:	cmp	r0, r1
   193b0:	bcc	1944c <close@plt+0x83fc>
   193b4:	b	19464 <close@plt+0x8414>
   193b8:	ldr	r0, [fp, #-16]
   193bc:	cmp	r0, #0
   193c0:	bne	193c8 <close@plt+0x8378>
   193c4:	b	19464 <close@plt+0x8414>
   193c8:	ldr	r0, [fp, #-12]
   193cc:	cmp	r0, #0
   193d0:	bcs	19434 <close@plt+0x83e4>
   193d4:	ldr	r0, [fp, #-12]
   193d8:	cmn	r0, #1
   193dc:	bne	19418 <close@plt+0x83c8>
   193e0:	b	19400 <close@plt+0x83b0>
   193e4:	ldr	r0, [pc, #3700]	; 1a260 <close@plt+0x9210>
   193e8:	ldr	r1, [fp, #-16]
   193ec:	add	r0, r1, r0
   193f0:	movw	r1, #0
   193f4:	cmp	r1, r0
   193f8:	bcc	1944c <close@plt+0x83fc>
   193fc:	b	19464 <close@plt+0x8414>
   19400:	ldr	r0, [fp, #-16]
   19404:	sub	r0, r0, #1
   19408:	movw	r1, #32767	; 0x7fff
   1940c:	cmp	r1, r0
   19410:	bcc	1944c <close@plt+0x83fc>
   19414:	b	19464 <close@plt+0x8414>
   19418:	ldr	r0, [pc, #3648]	; 1a260 <close@plt+0x9210>
   1941c:	ldr	r1, [fp, #-12]
   19420:	udiv	r0, r0, r1
   19424:	ldr	r1, [fp, #-16]
   19428:	cmp	r0, r1
   1942c:	bcc	1944c <close@plt+0x83fc>
   19430:	b	19464 <close@plt+0x8414>
   19434:	ldr	r0, [fp, #-16]
   19438:	movw	r1, #32767	; 0x7fff
   1943c:	udiv	r0, r1, r0
   19440:	ldr	r1, [fp, #-12]
   19444:	cmp	r0, r1
   19448:	bcs	19464 <close@plt+0x8414>
   1944c:	ldr	r0, [fp, #-12]
   19450:	ldr	r1, [fp, #-16]
   19454:	mul	r0, r0, r1
   19458:	sxth	r0, r0
   1945c:	str	r0, [fp, #-20]	; 0xffffffec
   19460:	b	1a224 <close@plt+0x91d4>
   19464:	ldr	r0, [fp, #-12]
   19468:	ldr	r1, [fp, #-16]
   1946c:	mul	r0, r0, r1
   19470:	sxth	r0, r0
   19474:	str	r0, [fp, #-20]	; 0xffffffec
   19478:	b	1a23c <close@plt+0x91ec>
   1947c:	ldr	r0, [fp, #-16]
   19480:	cmp	r0, #0
   19484:	bcs	19590 <close@plt+0x8540>
   19488:	ldr	r0, [fp, #-12]
   1948c:	cmp	r0, #0
   19490:	bcs	19518 <close@plt+0x84c8>
   19494:	b	194b4 <close@plt+0x8464>
   19498:	ldr	r0, [fp, #-12]
   1949c:	ldr	r1, [fp, #-16]
   194a0:	movw	r2, #65535	; 0xffff
   194a4:	udiv	r1, r2, r1
   194a8:	cmp	r0, r1
   194ac:	bcc	1962c <close@plt+0x85dc>
   194b0:	b	19644 <close@plt+0x85f4>
   194b4:	b	194c8 <close@plt+0x8478>
   194b8:	ldr	r0, [fp, #-16]
   194bc:	cmp	r0, #1
   194c0:	bcc	194d8 <close@plt+0x8488>
   194c4:	b	194e4 <close@plt+0x8494>
   194c8:	ldr	r0, [fp, #-16]
   194cc:	movw	r1, #0
   194d0:	cmp	r1, r0
   194d4:	bcs	194e4 <close@plt+0x8494>
   194d8:	movw	r0, #0
   194dc:	str	r0, [fp, #-36]	; 0xffffffdc
   194e0:	b	194fc <close@plt+0x84ac>
   194e4:	ldr	r0, [fp, #-16]
   194e8:	movw	r1, #0
   194ec:	sub	r0, r1, r0
   194f0:	movw	r1, #65535	; 0xffff
   194f4:	udiv	r0, r1, r0
   194f8:	str	r0, [fp, #-36]	; 0xffffffdc
   194fc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   19500:	ldr	r1, [fp, #-12]
   19504:	mvn	r2, #0
   19508:	sub	r1, r2, r1
   1950c:	cmp	r0, r1
   19510:	bls	1962c <close@plt+0x85dc>
   19514:	b	19644 <close@plt+0x85f4>
   19518:	b	19520 <close@plt+0x84d0>
   1951c:	b	19524 <close@plt+0x84d4>
   19520:	b	19574 <close@plt+0x8524>
   19524:	ldr	r0, [fp, #-16]
   19528:	cmn	r0, #1
   1952c:	bne	19574 <close@plt+0x8524>
   19530:	b	1954c <close@plt+0x84fc>
   19534:	ldr	r0, [fp, #-12]
   19538:	add	r0, r0, #0
   1953c:	movw	r1, #0
   19540:	cmp	r1, r0
   19544:	bcc	1962c <close@plt+0x85dc>
   19548:	b	19644 <close@plt+0x85f4>
   1954c:	ldr	r0, [fp, #-12]
   19550:	movw	r1, #0
   19554:	cmp	r1, r0
   19558:	bcs	19644 <close@plt+0x85f4>
   1955c:	ldr	r0, [fp, #-12]
   19560:	sub	r0, r0, #1
   19564:	mvn	r1, #0
   19568:	cmp	r1, r0
   1956c:	bcc	1962c <close@plt+0x85dc>
   19570:	b	19644 <close@plt+0x85f4>
   19574:	ldr	r0, [fp, #-16]
   19578:	movw	r1, #0
   1957c:	udiv	r0, r1, r0
   19580:	ldr	r1, [fp, #-12]
   19584:	cmp	r0, r1
   19588:	bcc	1962c <close@plt+0x85dc>
   1958c:	b	19644 <close@plt+0x85f4>
   19590:	ldr	r0, [fp, #-16]
   19594:	cmp	r0, #0
   19598:	bne	195a0 <close@plt+0x8550>
   1959c:	b	19644 <close@plt+0x85f4>
   195a0:	ldr	r0, [fp, #-12]
   195a4:	cmp	r0, #0
   195a8:	bcs	19614 <close@plt+0x85c4>
   195ac:	b	195b4 <close@plt+0x8564>
   195b0:	b	195b8 <close@plt+0x8568>
   195b4:	b	195f8 <close@plt+0x85a8>
   195b8:	ldr	r0, [fp, #-12]
   195bc:	cmn	r0, #1
   195c0:	bne	195f8 <close@plt+0x85a8>
   195c4:	b	195e0 <close@plt+0x8590>
   195c8:	ldr	r0, [fp, #-16]
   195cc:	add	r0, r0, #0
   195d0:	movw	r1, #0
   195d4:	cmp	r1, r0
   195d8:	bcc	1962c <close@plt+0x85dc>
   195dc:	b	19644 <close@plt+0x85f4>
   195e0:	ldr	r0, [fp, #-16]
   195e4:	sub	r0, r0, #1
   195e8:	mvn	r1, #0
   195ec:	cmp	r1, r0
   195f0:	bcc	1962c <close@plt+0x85dc>
   195f4:	b	19644 <close@plt+0x85f4>
   195f8:	ldr	r0, [fp, #-12]
   195fc:	movw	r1, #0
   19600:	udiv	r0, r1, r0
   19604:	ldr	r1, [fp, #-16]
   19608:	cmp	r0, r1
   1960c:	bcc	1962c <close@plt+0x85dc>
   19610:	b	19644 <close@plt+0x85f4>
   19614:	ldr	r0, [fp, #-16]
   19618:	movw	r1, #65535	; 0xffff
   1961c:	udiv	r0, r1, r0
   19620:	ldr	r1, [fp, #-12]
   19624:	cmp	r0, r1
   19628:	bcs	19644 <close@plt+0x85f4>
   1962c:	ldr	r0, [fp, #-12]
   19630:	ldr	r1, [fp, #-16]
   19634:	mul	r0, r0, r1
   19638:	uxth	r0, r0
   1963c:	str	r0, [fp, #-20]	; 0xffffffec
   19640:	b	1a224 <close@plt+0x91d4>
   19644:	ldr	r0, [fp, #-12]
   19648:	ldr	r1, [fp, #-16]
   1964c:	mul	r0, r0, r1
   19650:	uxth	r0, r0
   19654:	str	r0, [fp, #-20]	; 0xffffffec
   19658:	b	1a23c <close@plt+0x91ec>
   1965c:	b	19660 <close@plt+0x8610>
   19660:	b	19824 <close@plt+0x87d4>
   19664:	ldr	r0, [fp, #-16]
   19668:	cmp	r0, #0
   1966c:	bcs	1976c <close@plt+0x871c>
   19670:	ldr	r0, [fp, #-12]
   19674:	cmp	r0, #0
   19678:	bcs	19700 <close@plt+0x86b0>
   1967c:	b	1969c <close@plt+0x864c>
   19680:	ldr	r0, [pc, #3024]	; 1a258 <close@plt+0x9208>
   19684:	ldr	r1, [fp, #-12]
   19688:	ldr	r2, [fp, #-16]
   1968c:	udiv	r0, r0, r2
   19690:	cmp	r1, r0
   19694:	bcc	197fc <close@plt+0x87ac>
   19698:	b	19810 <close@plt+0x87c0>
   1969c:	b	196b0 <close@plt+0x8660>
   196a0:	ldr	r0, [fp, #-16]
   196a4:	cmp	r0, #1
   196a8:	bcc	196c0 <close@plt+0x8670>
   196ac:	b	196cc <close@plt+0x867c>
   196b0:	ldr	r0, [fp, #-16]
   196b4:	movw	r1, #0
   196b8:	cmp	r1, r0
   196bc:	bcs	196cc <close@plt+0x867c>
   196c0:	movw	r0, #0
   196c4:	str	r0, [fp, #-40]	; 0xffffffd8
   196c8:	b	196e4 <close@plt+0x8694>
   196cc:	ldr	r0, [pc, #2948]	; 1a258 <close@plt+0x9208>
   196d0:	ldr	r1, [fp, #-16]
   196d4:	movw	r2, #0
   196d8:	sub	r1, r2, r1
   196dc:	udiv	r0, r0, r1
   196e0:	str	r0, [fp, #-40]	; 0xffffffd8
   196e4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   196e8:	ldr	r1, [fp, #-12]
   196ec:	mvn	r2, #0
   196f0:	sub	r1, r2, r1
   196f4:	cmp	r0, r1
   196f8:	bls	197fc <close@plt+0x87ac>
   196fc:	b	19810 <close@plt+0x87c0>
   19700:	ldr	r0, [fp, #-16]
   19704:	cmn	r0, #1
   19708:	bne	19750 <close@plt+0x8700>
   1970c:	b	19728 <close@plt+0x86d8>
   19710:	ldr	r0, [fp, #-12]
   19714:	add	r0, r0, #-2147483648	; 0x80000000
   19718:	movw	r1, #0
   1971c:	cmp	r1, r0
   19720:	bcc	197fc <close@plt+0x87ac>
   19724:	b	19810 <close@plt+0x87c0>
   19728:	ldr	r0, [fp, #-12]
   1972c:	movw	r1, #0
   19730:	cmp	r1, r0
   19734:	bcs	19810 <close@plt+0x87c0>
   19738:	ldr	r0, [pc, #2840]	; 1a258 <close@plt+0x9208>
   1973c:	ldr	r1, [fp, #-12]
   19740:	sub	r1, r1, #1
   19744:	cmp	r0, r1
   19748:	bcc	197fc <close@plt+0x87ac>
   1974c:	b	19810 <close@plt+0x87c0>
   19750:	ldr	r0, [pc, #2820]	; 1a25c <close@plt+0x920c>
   19754:	ldr	r1, [fp, #-16]
   19758:	udiv	r0, r0, r1
   1975c:	ldr	r1, [fp, #-12]
   19760:	cmp	r0, r1
   19764:	bcc	197fc <close@plt+0x87ac>
   19768:	b	19810 <close@plt+0x87c0>
   1976c:	ldr	r0, [fp, #-16]
   19770:	cmp	r0, #0
   19774:	bne	1977c <close@plt+0x872c>
   19778:	b	19810 <close@plt+0x87c0>
   1977c:	ldr	r0, [fp, #-12]
   19780:	cmp	r0, #0
   19784:	bcs	197e4 <close@plt+0x8794>
   19788:	ldr	r0, [fp, #-12]
   1978c:	cmn	r0, #1
   19790:	bne	197c8 <close@plt+0x8778>
   19794:	b	197b0 <close@plt+0x8760>
   19798:	ldr	r0, [fp, #-16]
   1979c:	add	r0, r0, #-2147483648	; 0x80000000
   197a0:	movw	r1, #0
   197a4:	cmp	r1, r0
   197a8:	bcc	197fc <close@plt+0x87ac>
   197ac:	b	19810 <close@plt+0x87c0>
   197b0:	ldr	r0, [pc, #2720]	; 1a258 <close@plt+0x9208>
   197b4:	ldr	r1, [fp, #-16]
   197b8:	sub	r1, r1, #1
   197bc:	cmp	r0, r1
   197c0:	bcc	197fc <close@plt+0x87ac>
   197c4:	b	19810 <close@plt+0x87c0>
   197c8:	ldr	r0, [pc, #2700]	; 1a25c <close@plt+0x920c>
   197cc:	ldr	r1, [fp, #-12]
   197d0:	udiv	r0, r0, r1
   197d4:	ldr	r1, [fp, #-16]
   197d8:	cmp	r0, r1
   197dc:	bcc	197fc <close@plt+0x87ac>
   197e0:	b	19810 <close@plt+0x87c0>
   197e4:	ldr	r0, [pc, #2668]	; 1a258 <close@plt+0x9208>
   197e8:	ldr	r1, [fp, #-16]
   197ec:	udiv	r0, r0, r1
   197f0:	ldr	r1, [fp, #-12]
   197f4:	cmp	r0, r1
   197f8:	bcs	19810 <close@plt+0x87c0>
   197fc:	ldr	r0, [fp, #-12]
   19800:	ldr	r1, [fp, #-16]
   19804:	mul	r0, r0, r1
   19808:	str	r0, [fp, #-20]	; 0xffffffec
   1980c:	b	1a224 <close@plt+0x91d4>
   19810:	ldr	r0, [fp, #-12]
   19814:	ldr	r1, [fp, #-16]
   19818:	mul	r0, r0, r1
   1981c:	str	r0, [fp, #-20]	; 0xffffffec
   19820:	b	1a23c <close@plt+0x91ec>
   19824:	ldr	r0, [fp, #-16]
   19828:	cmp	r0, #0
   1982c:	bcs	19938 <close@plt+0x88e8>
   19830:	ldr	r0, [fp, #-12]
   19834:	cmp	r0, #0
   19838:	bcs	198c0 <close@plt+0x8870>
   1983c:	b	1985c <close@plt+0x880c>
   19840:	ldr	r0, [fp, #-12]
   19844:	ldr	r1, [fp, #-16]
   19848:	mvn	r2, #0
   1984c:	udiv	r1, r2, r1
   19850:	cmp	r0, r1
   19854:	bcc	199d4 <close@plt+0x8984>
   19858:	b	199e8 <close@plt+0x8998>
   1985c:	b	19870 <close@plt+0x8820>
   19860:	ldr	r0, [fp, #-16]
   19864:	cmp	r0, #1
   19868:	bcc	19880 <close@plt+0x8830>
   1986c:	b	1988c <close@plt+0x883c>
   19870:	ldr	r0, [fp, #-16]
   19874:	movw	r1, #0
   19878:	cmp	r1, r0
   1987c:	bcs	1988c <close@plt+0x883c>
   19880:	movw	r0, #1
   19884:	str	r0, [fp, #-44]	; 0xffffffd4
   19888:	b	198a4 <close@plt+0x8854>
   1988c:	ldr	r0, [fp, #-16]
   19890:	movw	r1, #0
   19894:	sub	r0, r1, r0
   19898:	mvn	r1, #0
   1989c:	udiv	r0, r1, r0
   198a0:	str	r0, [fp, #-44]	; 0xffffffd4
   198a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   198a8:	ldr	r1, [fp, #-12]
   198ac:	mvn	r2, #0
   198b0:	sub	r1, r2, r1
   198b4:	cmp	r0, r1
   198b8:	bls	199d4 <close@plt+0x8984>
   198bc:	b	199e8 <close@plt+0x8998>
   198c0:	b	198c8 <close@plt+0x8878>
   198c4:	b	198cc <close@plt+0x887c>
   198c8:	b	1991c <close@plt+0x88cc>
   198cc:	ldr	r0, [fp, #-16]
   198d0:	cmn	r0, #1
   198d4:	bne	1991c <close@plt+0x88cc>
   198d8:	b	198f4 <close@plt+0x88a4>
   198dc:	ldr	r0, [fp, #-12]
   198e0:	add	r0, r0, #0
   198e4:	movw	r1, #0
   198e8:	cmp	r1, r0
   198ec:	bcc	199d4 <close@plt+0x8984>
   198f0:	b	199e8 <close@plt+0x8998>
   198f4:	ldr	r0, [fp, #-12]
   198f8:	movw	r1, #0
   198fc:	cmp	r1, r0
   19900:	bcs	199e8 <close@plt+0x8998>
   19904:	ldr	r0, [fp, #-12]
   19908:	sub	r0, r0, #1
   1990c:	mvn	r1, #0
   19910:	cmp	r1, r0
   19914:	bcc	199d4 <close@plt+0x8984>
   19918:	b	199e8 <close@plt+0x8998>
   1991c:	ldr	r0, [fp, #-16]
   19920:	movw	r1, #0
   19924:	udiv	r0, r1, r0
   19928:	ldr	r1, [fp, #-12]
   1992c:	cmp	r0, r1
   19930:	bcc	199d4 <close@plt+0x8984>
   19934:	b	199e8 <close@plt+0x8998>
   19938:	ldr	r0, [fp, #-16]
   1993c:	cmp	r0, #0
   19940:	bne	19948 <close@plt+0x88f8>
   19944:	b	199e8 <close@plt+0x8998>
   19948:	ldr	r0, [fp, #-12]
   1994c:	cmp	r0, #0
   19950:	bcs	199bc <close@plt+0x896c>
   19954:	b	1995c <close@plt+0x890c>
   19958:	b	19960 <close@plt+0x8910>
   1995c:	b	199a0 <close@plt+0x8950>
   19960:	ldr	r0, [fp, #-12]
   19964:	cmn	r0, #1
   19968:	bne	199a0 <close@plt+0x8950>
   1996c:	b	19988 <close@plt+0x8938>
   19970:	ldr	r0, [fp, #-16]
   19974:	add	r0, r0, #0
   19978:	movw	r1, #0
   1997c:	cmp	r1, r0
   19980:	bcc	199d4 <close@plt+0x8984>
   19984:	b	199e8 <close@plt+0x8998>
   19988:	ldr	r0, [fp, #-16]
   1998c:	sub	r0, r0, #1
   19990:	mvn	r1, #0
   19994:	cmp	r1, r0
   19998:	bcc	199d4 <close@plt+0x8984>
   1999c:	b	199e8 <close@plt+0x8998>
   199a0:	ldr	r0, [fp, #-12]
   199a4:	movw	r1, #0
   199a8:	udiv	r0, r1, r0
   199ac:	ldr	r1, [fp, #-16]
   199b0:	cmp	r0, r1
   199b4:	bcc	199d4 <close@plt+0x8984>
   199b8:	b	199e8 <close@plt+0x8998>
   199bc:	ldr	r0, [fp, #-16]
   199c0:	mvn	r1, #0
   199c4:	udiv	r0, r1, r0
   199c8:	ldr	r1, [fp, #-12]
   199cc:	cmp	r0, r1
   199d0:	bcs	199e8 <close@plt+0x8998>
   199d4:	ldr	r0, [fp, #-12]
   199d8:	ldr	r1, [fp, #-16]
   199dc:	mul	r0, r0, r1
   199e0:	str	r0, [fp, #-20]	; 0xffffffec
   199e4:	b	1a224 <close@plt+0x91d4>
   199e8:	ldr	r0, [fp, #-12]
   199ec:	ldr	r1, [fp, #-16]
   199f0:	mul	r0, r0, r1
   199f4:	str	r0, [fp, #-20]	; 0xffffffec
   199f8:	b	1a23c <close@plt+0x91ec>
   199fc:	b	19a00 <close@plt+0x89b0>
   19a00:	b	19bc4 <close@plt+0x8b74>
   19a04:	ldr	r0, [fp, #-16]
   19a08:	cmp	r0, #0
   19a0c:	bcs	19b0c <close@plt+0x8abc>
   19a10:	ldr	r0, [fp, #-12]
   19a14:	cmp	r0, #0
   19a18:	bcs	19aa0 <close@plt+0x8a50>
   19a1c:	b	19a3c <close@plt+0x89ec>
   19a20:	ldr	r0, [pc, #2096]	; 1a258 <close@plt+0x9208>
   19a24:	ldr	r1, [fp, #-12]
   19a28:	ldr	r2, [fp, #-16]
   19a2c:	udiv	r0, r0, r2
   19a30:	cmp	r1, r0
   19a34:	bcc	19b9c <close@plt+0x8b4c>
   19a38:	b	19bb0 <close@plt+0x8b60>
   19a3c:	b	19a50 <close@plt+0x8a00>
   19a40:	ldr	r0, [fp, #-16]
   19a44:	cmp	r0, #1
   19a48:	bcc	19a60 <close@plt+0x8a10>
   19a4c:	b	19a6c <close@plt+0x8a1c>
   19a50:	ldr	r0, [fp, #-16]
   19a54:	movw	r1, #0
   19a58:	cmp	r1, r0
   19a5c:	bcs	19a6c <close@plt+0x8a1c>
   19a60:	movw	r0, #0
   19a64:	str	r0, [fp, #-48]	; 0xffffffd0
   19a68:	b	19a84 <close@plt+0x8a34>
   19a6c:	ldr	r0, [pc, #2020]	; 1a258 <close@plt+0x9208>
   19a70:	ldr	r1, [fp, #-16]
   19a74:	movw	r2, #0
   19a78:	sub	r1, r2, r1
   19a7c:	udiv	r0, r0, r1
   19a80:	str	r0, [fp, #-48]	; 0xffffffd0
   19a84:	ldr	r0, [fp, #-48]	; 0xffffffd0
   19a88:	ldr	r1, [fp, #-12]
   19a8c:	mvn	r2, #0
   19a90:	sub	r1, r2, r1
   19a94:	cmp	r0, r1
   19a98:	bls	19b9c <close@plt+0x8b4c>
   19a9c:	b	19bb0 <close@plt+0x8b60>
   19aa0:	ldr	r0, [fp, #-16]
   19aa4:	cmn	r0, #1
   19aa8:	bne	19af0 <close@plt+0x8aa0>
   19aac:	b	19ac8 <close@plt+0x8a78>
   19ab0:	ldr	r0, [fp, #-12]
   19ab4:	add	r0, r0, #-2147483648	; 0x80000000
   19ab8:	movw	r1, #0
   19abc:	cmp	r1, r0
   19ac0:	bcc	19b9c <close@plt+0x8b4c>
   19ac4:	b	19bb0 <close@plt+0x8b60>
   19ac8:	ldr	r0, [fp, #-12]
   19acc:	movw	r1, #0
   19ad0:	cmp	r1, r0
   19ad4:	bcs	19bb0 <close@plt+0x8b60>
   19ad8:	ldr	r0, [pc, #1912]	; 1a258 <close@plt+0x9208>
   19adc:	ldr	r1, [fp, #-12]
   19ae0:	sub	r1, r1, #1
   19ae4:	cmp	r0, r1
   19ae8:	bcc	19b9c <close@plt+0x8b4c>
   19aec:	b	19bb0 <close@plt+0x8b60>
   19af0:	ldr	r0, [pc, #1892]	; 1a25c <close@plt+0x920c>
   19af4:	ldr	r1, [fp, #-16]
   19af8:	udiv	r0, r0, r1
   19afc:	ldr	r1, [fp, #-12]
   19b00:	cmp	r0, r1
   19b04:	bcc	19b9c <close@plt+0x8b4c>
   19b08:	b	19bb0 <close@plt+0x8b60>
   19b0c:	ldr	r0, [fp, #-16]
   19b10:	cmp	r0, #0
   19b14:	bne	19b1c <close@plt+0x8acc>
   19b18:	b	19bb0 <close@plt+0x8b60>
   19b1c:	ldr	r0, [fp, #-12]
   19b20:	cmp	r0, #0
   19b24:	bcs	19b84 <close@plt+0x8b34>
   19b28:	ldr	r0, [fp, #-12]
   19b2c:	cmn	r0, #1
   19b30:	bne	19b68 <close@plt+0x8b18>
   19b34:	b	19b50 <close@plt+0x8b00>
   19b38:	ldr	r0, [fp, #-16]
   19b3c:	add	r0, r0, #-2147483648	; 0x80000000
   19b40:	movw	r1, #0
   19b44:	cmp	r1, r0
   19b48:	bcc	19b9c <close@plt+0x8b4c>
   19b4c:	b	19bb0 <close@plt+0x8b60>
   19b50:	ldr	r0, [pc, #1792]	; 1a258 <close@plt+0x9208>
   19b54:	ldr	r1, [fp, #-16]
   19b58:	sub	r1, r1, #1
   19b5c:	cmp	r0, r1
   19b60:	bcc	19b9c <close@plt+0x8b4c>
   19b64:	b	19bb0 <close@plt+0x8b60>
   19b68:	ldr	r0, [pc, #1772]	; 1a25c <close@plt+0x920c>
   19b6c:	ldr	r1, [fp, #-12]
   19b70:	udiv	r0, r0, r1
   19b74:	ldr	r1, [fp, #-16]
   19b78:	cmp	r0, r1
   19b7c:	bcc	19b9c <close@plt+0x8b4c>
   19b80:	b	19bb0 <close@plt+0x8b60>
   19b84:	ldr	r0, [pc, #1740]	; 1a258 <close@plt+0x9208>
   19b88:	ldr	r1, [fp, #-16]
   19b8c:	udiv	r0, r0, r1
   19b90:	ldr	r1, [fp, #-12]
   19b94:	cmp	r0, r1
   19b98:	bcs	19bb0 <close@plt+0x8b60>
   19b9c:	ldr	r0, [fp, #-12]
   19ba0:	ldr	r1, [fp, #-16]
   19ba4:	mul	r0, r0, r1
   19ba8:	str	r0, [fp, #-20]	; 0xffffffec
   19bac:	b	1a224 <close@plt+0x91d4>
   19bb0:	ldr	r0, [fp, #-12]
   19bb4:	ldr	r1, [fp, #-16]
   19bb8:	mul	r0, r0, r1
   19bbc:	str	r0, [fp, #-20]	; 0xffffffec
   19bc0:	b	1a23c <close@plt+0x91ec>
   19bc4:	ldr	r0, [fp, #-16]
   19bc8:	cmp	r0, #0
   19bcc:	bcs	19cd8 <close@plt+0x8c88>
   19bd0:	ldr	r0, [fp, #-12]
   19bd4:	cmp	r0, #0
   19bd8:	bcs	19c60 <close@plt+0x8c10>
   19bdc:	b	19bfc <close@plt+0x8bac>
   19be0:	ldr	r0, [fp, #-12]
   19be4:	ldr	r1, [fp, #-16]
   19be8:	mvn	r2, #0
   19bec:	udiv	r1, r2, r1
   19bf0:	cmp	r0, r1
   19bf4:	bcc	19d74 <close@plt+0x8d24>
   19bf8:	b	19d88 <close@plt+0x8d38>
   19bfc:	b	19c10 <close@plt+0x8bc0>
   19c00:	ldr	r0, [fp, #-16]
   19c04:	cmp	r0, #1
   19c08:	bcc	19c20 <close@plt+0x8bd0>
   19c0c:	b	19c2c <close@plt+0x8bdc>
   19c10:	ldr	r0, [fp, #-16]
   19c14:	movw	r1, #0
   19c18:	cmp	r1, r0
   19c1c:	bcs	19c2c <close@plt+0x8bdc>
   19c20:	movw	r0, #1
   19c24:	str	r0, [fp, #-52]	; 0xffffffcc
   19c28:	b	19c44 <close@plt+0x8bf4>
   19c2c:	ldr	r0, [fp, #-16]
   19c30:	movw	r1, #0
   19c34:	sub	r0, r1, r0
   19c38:	mvn	r1, #0
   19c3c:	udiv	r0, r1, r0
   19c40:	str	r0, [fp, #-52]	; 0xffffffcc
   19c44:	ldr	r0, [fp, #-52]	; 0xffffffcc
   19c48:	ldr	r1, [fp, #-12]
   19c4c:	mvn	r2, #0
   19c50:	sub	r1, r2, r1
   19c54:	cmp	r0, r1
   19c58:	bls	19d74 <close@plt+0x8d24>
   19c5c:	b	19d88 <close@plt+0x8d38>
   19c60:	b	19c68 <close@plt+0x8c18>
   19c64:	b	19c6c <close@plt+0x8c1c>
   19c68:	b	19cbc <close@plt+0x8c6c>
   19c6c:	ldr	r0, [fp, #-16]
   19c70:	cmn	r0, #1
   19c74:	bne	19cbc <close@plt+0x8c6c>
   19c78:	b	19c94 <close@plt+0x8c44>
   19c7c:	ldr	r0, [fp, #-12]
   19c80:	add	r0, r0, #0
   19c84:	movw	r1, #0
   19c88:	cmp	r1, r0
   19c8c:	bcc	19d74 <close@plt+0x8d24>
   19c90:	b	19d88 <close@plt+0x8d38>
   19c94:	ldr	r0, [fp, #-12]
   19c98:	movw	r1, #0
   19c9c:	cmp	r1, r0
   19ca0:	bcs	19d88 <close@plt+0x8d38>
   19ca4:	ldr	r0, [fp, #-12]
   19ca8:	sub	r0, r0, #1
   19cac:	mvn	r1, #0
   19cb0:	cmp	r1, r0
   19cb4:	bcc	19d74 <close@plt+0x8d24>
   19cb8:	b	19d88 <close@plt+0x8d38>
   19cbc:	ldr	r0, [fp, #-16]
   19cc0:	movw	r1, #0
   19cc4:	udiv	r0, r1, r0
   19cc8:	ldr	r1, [fp, #-12]
   19ccc:	cmp	r0, r1
   19cd0:	bcc	19d74 <close@plt+0x8d24>
   19cd4:	b	19d88 <close@plt+0x8d38>
   19cd8:	ldr	r0, [fp, #-16]
   19cdc:	cmp	r0, #0
   19ce0:	bne	19ce8 <close@plt+0x8c98>
   19ce4:	b	19d88 <close@plt+0x8d38>
   19ce8:	ldr	r0, [fp, #-12]
   19cec:	cmp	r0, #0
   19cf0:	bcs	19d5c <close@plt+0x8d0c>
   19cf4:	b	19cfc <close@plt+0x8cac>
   19cf8:	b	19d00 <close@plt+0x8cb0>
   19cfc:	b	19d40 <close@plt+0x8cf0>
   19d00:	ldr	r0, [fp, #-12]
   19d04:	cmn	r0, #1
   19d08:	bne	19d40 <close@plt+0x8cf0>
   19d0c:	b	19d28 <close@plt+0x8cd8>
   19d10:	ldr	r0, [fp, #-16]
   19d14:	add	r0, r0, #0
   19d18:	movw	r1, #0
   19d1c:	cmp	r1, r0
   19d20:	bcc	19d74 <close@plt+0x8d24>
   19d24:	b	19d88 <close@plt+0x8d38>
   19d28:	ldr	r0, [fp, #-16]
   19d2c:	sub	r0, r0, #1
   19d30:	mvn	r1, #0
   19d34:	cmp	r1, r0
   19d38:	bcc	19d74 <close@plt+0x8d24>
   19d3c:	b	19d88 <close@plt+0x8d38>
   19d40:	ldr	r0, [fp, #-12]
   19d44:	movw	r1, #0
   19d48:	udiv	r0, r1, r0
   19d4c:	ldr	r1, [fp, #-16]
   19d50:	cmp	r0, r1
   19d54:	bcc	19d74 <close@plt+0x8d24>
   19d58:	b	19d88 <close@plt+0x8d38>
   19d5c:	ldr	r0, [fp, #-16]
   19d60:	mvn	r1, #0
   19d64:	udiv	r0, r1, r0
   19d68:	ldr	r1, [fp, #-12]
   19d6c:	cmp	r0, r1
   19d70:	bcs	19d88 <close@plt+0x8d38>
   19d74:	ldr	r0, [fp, #-12]
   19d78:	ldr	r1, [fp, #-16]
   19d7c:	mul	r0, r0, r1
   19d80:	str	r0, [fp, #-20]	; 0xffffffec
   19d84:	b	1a224 <close@plt+0x91d4>
   19d88:	ldr	r0, [fp, #-12]
   19d8c:	ldr	r1, [fp, #-16]
   19d90:	mul	r0, r0, r1
   19d94:	str	r0, [fp, #-20]	; 0xffffffec
   19d98:	b	1a23c <close@plt+0x91ec>
   19d9c:	b	19ff0 <close@plt+0x8fa0>
   19da0:	ldr	r0, [fp, #-16]
   19da4:	cmp	r0, #0
   19da8:	bcs	19f08 <close@plt+0x8eb8>
   19dac:	ldr	r0, [fp, #-12]
   19db0:	cmp	r0, #0
   19db4:	bcs	19e84 <close@plt+0x8e34>
   19db8:	b	19dbc <close@plt+0x8d6c>
   19dbc:	ldr	r0, [fp, #-12]
   19dc0:	ldr	r2, [fp, #-16]
   19dc4:	mvn	r1, #0
   19dc8:	mvn	r3, #-2147483648	; 0x80000000
   19dcc:	mov	ip, #0
   19dd0:	str	r0, [fp, #-56]	; 0xffffffc8
   19dd4:	mov	r0, r1
   19dd8:	mov	r1, r3
   19ddc:	mov	r3, ip
   19de0:	bl	1ab70 <close@plt+0x9b20>
   19de4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   19de8:	subs	r0, r2, r0
   19dec:	rscs	r1, r1, #0
   19df0:	str	r0, [fp, #-60]	; 0xffffffc4
   19df4:	str	r1, [fp, #-64]	; 0xffffffc0
   19df8:	blt	19fc8 <close@plt+0x8f78>
   19dfc:	b	19fdc <close@plt+0x8f8c>
   19e00:	b	19e14 <close@plt+0x8dc4>
   19e04:	ldr	r0, [fp, #-16]
   19e08:	cmp	r0, #1
   19e0c:	bcc	19e24 <close@plt+0x8dd4>
   19e10:	b	19e38 <close@plt+0x8de8>
   19e14:	ldr	r0, [fp, #-16]
   19e18:	movw	r1, #0
   19e1c:	cmp	r1, r0
   19e20:	bcs	19e38 <close@plt+0x8de8>
   19e24:	mov	r0, #0
   19e28:	mvn	r1, #0
   19e2c:	str	r1, [fp, #-68]	; 0xffffffbc
   19e30:	str	r0, [fp, #-72]	; 0xffffffb8
   19e34:	b	19e5c <close@plt+0x8e0c>
   19e38:	ldr	r0, [fp, #-16]
   19e3c:	rsb	r2, r0, #0
   19e40:	mvn	r0, #0
   19e44:	mvn	r1, #-2147483648	; 0x80000000
   19e48:	mov	r3, #0
   19e4c:	bl	1ab70 <close@plt+0x9b20>
   19e50:	str	r0, [fp, #-68]	; 0xffffffbc
   19e54:	str	r1, [fp, #-72]	; 0xffffffb8
   19e58:	b	19e5c <close@plt+0x8e0c>
   19e5c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   19e60:	ldr	r1, [fp, #-68]	; 0xffffffbc
   19e64:	ldr	r2, [fp, #-12]
   19e68:	mvn	r2, r2
   19e6c:	subs	r1, r2, r1
   19e70:	rscs	r0, r0, #0
   19e74:	str	r1, [fp, #-76]	; 0xffffffb4
   19e78:	str	r0, [fp, #-80]	; 0xffffffb0
   19e7c:	bge	19fc8 <close@plt+0x8f78>
   19e80:	b	19fdc <close@plt+0x8f8c>
   19e84:	ldr	r0, [fp, #-16]
   19e88:	cmn	r0, #1
   19e8c:	bne	19ed4 <close@plt+0x8e84>
   19e90:	b	19eb4 <close@plt+0x8e64>
   19e94:	ldr	r0, [fp, #-12]
   19e98:	rsbs	r0, r0, #0
   19e9c:	mov	r1, #0
   19ea0:	sbcs	r1, r1, #-2147483648	; 0x80000000
   19ea4:	str	r0, [fp, #-84]	; 0xffffffac
   19ea8:	str	r1, [sp, #88]	; 0x58
   19eac:	blt	19fc8 <close@plt+0x8f78>
   19eb0:	b	19fdc <close@plt+0x8f8c>
   19eb4:	ldr	r0, [fp, #-12]
   19eb8:	movw	r1, #0
   19ebc:	cmp	r1, r0
   19ec0:	bcs	19fdc <close@plt+0x8f8c>
   19ec4:	mov	r0, #0
   19ec8:	cmp	r0, #0
   19ecc:	bne	19fc8 <close@plt+0x8f78>
   19ed0:	b	19fdc <close@plt+0x8f8c>
   19ed4:	ldr	r2, [fp, #-16]
   19ed8:	mov	r1, #-2147483648	; 0x80000000
   19edc:	mov	r0, #0
   19ee0:	str	r0, [sp, #84]	; 0x54
   19ee4:	ldr	r3, [sp, #84]	; 0x54
   19ee8:	bl	1aa9c <close@plt+0x9a4c>
   19eec:	ldr	r2, [fp, #-12]
   19ef0:	subs	r0, r0, r2
   19ef4:	sbcs	r1, r1, #0
   19ef8:	str	r0, [sp, #80]	; 0x50
   19efc:	str	r1, [sp, #76]	; 0x4c
   19f00:	blt	19fc8 <close@plt+0x8f78>
   19f04:	b	19fdc <close@plt+0x8f8c>
   19f08:	ldr	r0, [fp, #-16]
   19f0c:	cmp	r0, #0
   19f10:	bne	19f18 <close@plt+0x8ec8>
   19f14:	b	19fdc <close@plt+0x8f8c>
   19f18:	ldr	r0, [fp, #-12]
   19f1c:	cmp	r0, #0
   19f20:	bcs	19f98 <close@plt+0x8f48>
   19f24:	ldr	r0, [fp, #-12]
   19f28:	cmn	r0, #1
   19f2c:	bne	19f64 <close@plt+0x8f14>
   19f30:	b	19f54 <close@plt+0x8f04>
   19f34:	ldr	r0, [fp, #-16]
   19f38:	rsbs	r0, r0, #0
   19f3c:	mov	r1, #0
   19f40:	sbcs	r1, r1, #-2147483648	; 0x80000000
   19f44:	str	r0, [sp, #72]	; 0x48
   19f48:	str	r1, [sp, #68]	; 0x44
   19f4c:	blt	19fc8 <close@plt+0x8f78>
   19f50:	b	19fdc <close@plt+0x8f8c>
   19f54:	mov	r0, #0
   19f58:	cmp	r0, #0
   19f5c:	bne	19fc8 <close@plt+0x8f78>
   19f60:	b	19fdc <close@plt+0x8f8c>
   19f64:	ldr	r2, [fp, #-12]
   19f68:	mov	r1, #-2147483648	; 0x80000000
   19f6c:	mov	r0, #0
   19f70:	str	r0, [sp, #64]	; 0x40
   19f74:	ldr	r3, [sp, #64]	; 0x40
   19f78:	bl	1aa9c <close@plt+0x9a4c>
   19f7c:	ldr	r2, [fp, #-16]
   19f80:	subs	r0, r0, r2
   19f84:	sbcs	r1, r1, #0
   19f88:	str	r0, [sp, #60]	; 0x3c
   19f8c:	str	r1, [sp, #56]	; 0x38
   19f90:	blt	19fc8 <close@plt+0x8f78>
   19f94:	b	19fdc <close@plt+0x8f8c>
   19f98:	ldr	r2, [fp, #-16]
   19f9c:	mvn	r0, #0
   19fa0:	mvn	r1, #-2147483648	; 0x80000000
   19fa4:	mov	r3, #0
   19fa8:	bl	1ab70 <close@plt+0x9b20>
   19fac:	ldr	r2, [fp, #-12]
   19fb0:	subs	r0, r0, r2
   19fb4:	sbcs	r1, r1, #0
   19fb8:	str	r0, [sp, #52]	; 0x34
   19fbc:	str	r1, [sp, #48]	; 0x30
   19fc0:	bge	19fdc <close@plt+0x8f8c>
   19fc4:	b	19fc8 <close@plt+0x8f78>
   19fc8:	ldr	r0, [fp, #-12]
   19fcc:	ldr	r1, [fp, #-16]
   19fd0:	mul	r0, r0, r1
   19fd4:	str	r0, [fp, #-20]	; 0xffffffec
   19fd8:	b	1a224 <close@plt+0x91d4>
   19fdc:	ldr	r0, [fp, #-12]
   19fe0:	ldr	r1, [fp, #-16]
   19fe4:	mul	r0, r0, r1
   19fe8:	str	r0, [fp, #-20]	; 0xffffffec
   19fec:	b	1a23c <close@plt+0x91ec>
   19ff0:	ldr	r0, [fp, #-16]
   19ff4:	cmp	r0, #0
   19ff8:	bcs	1a144 <close@plt+0x90f4>
   19ffc:	ldr	r0, [fp, #-12]
   1a000:	cmp	r0, #0
   1a004:	bcs	1a0cc <close@plt+0x907c>
   1a008:	b	1a044 <close@plt+0x8ff4>
   1a00c:	ldr	r0, [fp, #-12]
   1a010:	ldr	r2, [fp, #-16]
   1a014:	mvn	r1, #0
   1a018:	mov	r3, #0
   1a01c:	str	r0, [sp, #44]	; 0x2c
   1a020:	mov	r0, r1
   1a024:	bl	1ab70 <close@plt+0x9b20>
   1a028:	ldr	r2, [sp, #44]	; 0x2c
   1a02c:	subs	r0, r2, r0
   1a030:	rscs	r1, r1, #0
   1a034:	str	r0, [sp, #40]	; 0x28
   1a038:	str	r1, [sp, #36]	; 0x24
   1a03c:	bcc	1a1fc <close@plt+0x91ac>
   1a040:	b	1a210 <close@plt+0x91c0>
   1a044:	b	1a058 <close@plt+0x9008>
   1a048:	ldr	r0, [fp, #-16]
   1a04c:	cmp	r0, #1
   1a050:	bcc	1a068 <close@plt+0x9018>
   1a054:	b	1a07c <close@plt+0x902c>
   1a058:	ldr	r0, [fp, #-16]
   1a05c:	movw	r1, #0
   1a060:	cmp	r1, r0
   1a064:	bcs	1a07c <close@plt+0x902c>
   1a068:	mov	r0, #1
   1a06c:	mvn	r1, #0
   1a070:	str	r1, [sp, #32]
   1a074:	str	r0, [sp, #28]
   1a078:	b	1a0a4 <close@plt+0x9054>
   1a07c:	ldr	r0, [fp, #-16]
   1a080:	rsb	r2, r0, #0
   1a084:	mvn	r0, #0
   1a088:	mov	r3, #0
   1a08c:	str	r0, [sp, #24]
   1a090:	ldr	r1, [sp, #24]
   1a094:	bl	1ab70 <close@plt+0x9b20>
   1a098:	str	r0, [sp, #32]
   1a09c:	str	r1, [sp, #28]
   1a0a0:	b	1a0a4 <close@plt+0x9054>
   1a0a4:	ldr	r0, [sp, #28]
   1a0a8:	ldr	r1, [sp, #32]
   1a0ac:	ldr	r2, [fp, #-12]
   1a0b0:	mvn	r2, r2
   1a0b4:	subs	r1, r2, r1
   1a0b8:	rscs	r0, r0, #0
   1a0bc:	str	r1, [sp, #20]
   1a0c0:	str	r0, [sp, #16]
   1a0c4:	bcs	1a1fc <close@plt+0x91ac>
   1a0c8:	b	1a210 <close@plt+0x91c0>
   1a0cc:	b	1a0d4 <close@plt+0x9084>
   1a0d0:	b	1a0d8 <close@plt+0x9088>
   1a0d4:	b	1a128 <close@plt+0x90d8>
   1a0d8:	ldr	r0, [fp, #-16]
   1a0dc:	cmn	r0, #1
   1a0e0:	bne	1a128 <close@plt+0x90d8>
   1a0e4:	b	1a100 <close@plt+0x90b0>
   1a0e8:	ldr	r0, [fp, #-12]
   1a0ec:	add	r0, r0, #0
   1a0f0:	movw	r1, #0
   1a0f4:	cmp	r1, r0
   1a0f8:	bcc	1a1fc <close@plt+0x91ac>
   1a0fc:	b	1a210 <close@plt+0x91c0>
   1a100:	ldr	r0, [fp, #-12]
   1a104:	movw	r1, #0
   1a108:	cmp	r1, r0
   1a10c:	bcs	1a210 <close@plt+0x91c0>
   1a110:	ldr	r0, [fp, #-12]
   1a114:	sub	r0, r0, #1
   1a118:	mvn	r1, #0
   1a11c:	cmp	r1, r0
   1a120:	bcc	1a1fc <close@plt+0x91ac>
   1a124:	b	1a210 <close@plt+0x91c0>
   1a128:	ldr	r0, [fp, #-16]
   1a12c:	movw	r1, #0
   1a130:	udiv	r0, r1, r0
   1a134:	ldr	r1, [fp, #-12]
   1a138:	cmp	r0, r1
   1a13c:	bcc	1a1fc <close@plt+0x91ac>
   1a140:	b	1a210 <close@plt+0x91c0>
   1a144:	ldr	r0, [fp, #-16]
   1a148:	cmp	r0, #0
   1a14c:	bne	1a154 <close@plt+0x9104>
   1a150:	b	1a210 <close@plt+0x91c0>
   1a154:	ldr	r0, [fp, #-12]
   1a158:	cmp	r0, #0
   1a15c:	bcs	1a1c8 <close@plt+0x9178>
   1a160:	b	1a168 <close@plt+0x9118>
   1a164:	b	1a16c <close@plt+0x911c>
   1a168:	b	1a1ac <close@plt+0x915c>
   1a16c:	ldr	r0, [fp, #-12]
   1a170:	cmn	r0, #1
   1a174:	bne	1a1ac <close@plt+0x915c>
   1a178:	b	1a194 <close@plt+0x9144>
   1a17c:	ldr	r0, [fp, #-16]
   1a180:	add	r0, r0, #0
   1a184:	movw	r1, #0
   1a188:	cmp	r1, r0
   1a18c:	bcc	1a1fc <close@plt+0x91ac>
   1a190:	b	1a210 <close@plt+0x91c0>
   1a194:	ldr	r0, [fp, #-16]
   1a198:	sub	r0, r0, #1
   1a19c:	mvn	r1, #0
   1a1a0:	cmp	r1, r0
   1a1a4:	bcc	1a1fc <close@plt+0x91ac>
   1a1a8:	b	1a210 <close@plt+0x91c0>
   1a1ac:	ldr	r0, [fp, #-12]
   1a1b0:	movw	r1, #0
   1a1b4:	udiv	r0, r1, r0
   1a1b8:	ldr	r1, [fp, #-16]
   1a1bc:	cmp	r0, r1
   1a1c0:	bcc	1a1fc <close@plt+0x91ac>
   1a1c4:	b	1a210 <close@plt+0x91c0>
   1a1c8:	ldr	r2, [fp, #-16]
   1a1cc:	mvn	r0, #0
   1a1d0:	mov	r3, #0
   1a1d4:	str	r0, [sp, #12]
   1a1d8:	ldr	r1, [sp, #12]
   1a1dc:	bl	1ab70 <close@plt+0x9b20>
   1a1e0:	ldr	r2, [fp, #-12]
   1a1e4:	subs	r0, r0, r2
   1a1e8:	sbcs	r1, r1, #0
   1a1ec:	str	r0, [sp, #8]
   1a1f0:	str	r1, [sp, #4]
   1a1f4:	bcs	1a210 <close@plt+0x91c0>
   1a1f8:	b	1a1fc <close@plt+0x91ac>
   1a1fc:	ldr	r0, [fp, #-12]
   1a200:	ldr	r1, [fp, #-16]
   1a204:	mul	r0, r0, r1
   1a208:	str	r0, [fp, #-20]	; 0xffffffec
   1a20c:	b	1a224 <close@plt+0x91d4>
   1a210:	ldr	r0, [fp, #-12]
   1a214:	ldr	r1, [fp, #-16]
   1a218:	mul	r0, r0, r1
   1a21c:	str	r0, [fp, #-20]	; 0xffffffec
   1a220:	b	1a23c <close@plt+0x91ec>
   1a224:	bl	10f90 <__errno_location@plt>
   1a228:	movw	lr, #12
   1a22c:	str	lr, [r0]
   1a230:	movw	r0, #0
   1a234:	str	r0, [fp, #-4]
   1a238:	b	1a24c <close@plt+0x91fc>
   1a23c:	ldr	r0, [fp, #-8]
   1a240:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a244:	bl	185e4 <close@plt+0x7594>
   1a248:	str	r0, [fp, #-4]
   1a24c:	ldr	r0, [fp, #-4]
   1a250:	mov	sp, fp
   1a254:	pop	{fp, pc}
   1a258:	svcvc	0x00ffffff
   1a25c:	andhi	r0, r0, r0
   1a260:			; <UNDEFINED> instruction: 0xffff8000
   1a264:	sub	sp, sp, #12
   1a268:	str	r0, [sp, #4]
   1a26c:	ldr	r0, [sp, #4]
   1a270:	sub	r1, r0, #48	; 0x30
   1a274:	cmp	r1, #10
   1a278:	str	r0, [sp]
   1a27c:	bcc	1a2ac <close@plt+0x925c>
   1a280:	b	1a284 <close@plt+0x9234>
   1a284:	ldr	r0, [sp]
   1a288:	sub	r1, r0, #65	; 0x41
   1a28c:	cmp	r1, #26
   1a290:	bcc	1a2ac <close@plt+0x925c>
   1a294:	b	1a298 <close@plt+0x9248>
   1a298:	ldr	r0, [sp]
   1a29c:	sub	r1, r0, #97	; 0x61
   1a2a0:	cmp	r1, #25
   1a2a4:	bhi	1a2bc <close@plt+0x926c>
   1a2a8:	b	1a2ac <close@plt+0x925c>
   1a2ac:	movw	r0, #1
   1a2b0:	and	r0, r0, #1
   1a2b4:	strb	r0, [sp, #11]
   1a2b8:	b	1a2c8 <close@plt+0x9278>
   1a2bc:	movw	r0, #0
   1a2c0:	and	r0, r0, #1
   1a2c4:	strb	r0, [sp, #11]
   1a2c8:	ldrb	r0, [sp, #11]
   1a2cc:	and	r0, r0, #1
   1a2d0:	add	sp, sp, #12
   1a2d4:	bx	lr
   1a2d8:	sub	sp, sp, #12
   1a2dc:	str	r0, [sp, #4]
   1a2e0:	ldr	r0, [sp, #4]
   1a2e4:	sub	r1, r0, #65	; 0x41
   1a2e8:	cmp	r1, #26
   1a2ec:	str	r0, [sp]
   1a2f0:	bcc	1a30c <close@plt+0x92bc>
   1a2f4:	b	1a2f8 <close@plt+0x92a8>
   1a2f8:	ldr	r0, [sp]
   1a2fc:	sub	r1, r0, #97	; 0x61
   1a300:	cmp	r1, #25
   1a304:	bhi	1a31c <close@plt+0x92cc>
   1a308:	b	1a30c <close@plt+0x92bc>
   1a30c:	movw	r0, #1
   1a310:	and	r0, r0, #1
   1a314:	strb	r0, [sp, #11]
   1a318:	b	1a328 <close@plt+0x92d8>
   1a31c:	movw	r0, #0
   1a320:	and	r0, r0, #1
   1a324:	strb	r0, [sp, #11]
   1a328:	ldrb	r0, [sp, #11]
   1a32c:	and	r0, r0, #1
   1a330:	add	sp, sp, #12
   1a334:	bx	lr
   1a338:	sub	sp, sp, #8
   1a33c:	str	r0, [sp]
   1a340:	ldr	r0, [sp]
   1a344:	cmp	r0, #127	; 0x7f
   1a348:	bhi	1a360 <close@plt+0x9310>
   1a34c:	b	1a350 <close@plt+0x9300>
   1a350:	movw	r0, #1
   1a354:	and	r0, r0, #1
   1a358:	strb	r0, [sp, #7]
   1a35c:	b	1a36c <close@plt+0x931c>
   1a360:	movw	r0, #0
   1a364:	and	r0, r0, #1
   1a368:	strb	r0, [sp, #7]
   1a36c:	ldrb	r0, [sp, #7]
   1a370:	and	r0, r0, #1
   1a374:	add	sp, sp, #8
   1a378:	bx	lr
   1a37c:	sub	sp, sp, #8
   1a380:	str	r0, [sp, #4]
   1a384:	ldr	r0, [sp, #4]
   1a388:	cmp	r0, #32
   1a38c:	movw	r0, #1
   1a390:	str	r0, [sp]
   1a394:	beq	1a3ac <close@plt+0x935c>
   1a398:	ldr	r0, [sp, #4]
   1a39c:	cmp	r0, #9
   1a3a0:	movw	r0, #0
   1a3a4:	moveq	r0, #1
   1a3a8:	str	r0, [sp]
   1a3ac:	ldr	r0, [sp]
   1a3b0:	and	r0, r0, #1
   1a3b4:	add	sp, sp, #8
   1a3b8:	bx	lr
   1a3bc:	sub	sp, sp, #12
   1a3c0:	str	r0, [sp, #4]
   1a3c4:	ldr	r0, [sp, #4]
   1a3c8:	cmp	r0, #32
   1a3cc:	str	r0, [sp]
   1a3d0:	bcc	1a3e8 <close@plt+0x9398>
   1a3d4:	b	1a3d8 <close@plt+0x9388>
   1a3d8:	ldr	r0, [sp]
   1a3dc:	cmp	r0, #127	; 0x7f
   1a3e0:	bne	1a3f8 <close@plt+0x93a8>
   1a3e4:	b	1a3e8 <close@plt+0x9398>
   1a3e8:	movw	r0, #1
   1a3ec:	and	r0, r0, #1
   1a3f0:	strb	r0, [sp, #11]
   1a3f4:	b	1a404 <close@plt+0x93b4>
   1a3f8:	movw	r0, #0
   1a3fc:	and	r0, r0, #1
   1a400:	strb	r0, [sp, #11]
   1a404:	ldrb	r0, [sp, #11]
   1a408:	and	r0, r0, #1
   1a40c:	add	sp, sp, #12
   1a410:	bx	lr
   1a414:	sub	sp, sp, #8
   1a418:	str	r0, [sp]
   1a41c:	ldr	r0, [sp]
   1a420:	sub	r0, r0, #48	; 0x30
   1a424:	cmp	r0, #9
   1a428:	bhi	1a440 <close@plt+0x93f0>
   1a42c:	b	1a430 <close@plt+0x93e0>
   1a430:	movw	r0, #1
   1a434:	and	r0, r0, #1
   1a438:	strb	r0, [sp, #7]
   1a43c:	b	1a44c <close@plt+0x93fc>
   1a440:	movw	r0, #0
   1a444:	and	r0, r0, #1
   1a448:	strb	r0, [sp, #7]
   1a44c:	ldrb	r0, [sp, #7]
   1a450:	and	r0, r0, #1
   1a454:	add	sp, sp, #8
   1a458:	bx	lr
   1a45c:	sub	sp, sp, #8
   1a460:	str	r0, [sp]
   1a464:	ldr	r0, [sp]
   1a468:	sub	r0, r0, #33	; 0x21
   1a46c:	cmp	r0, #93	; 0x5d
   1a470:	bhi	1a488 <close@plt+0x9438>
   1a474:	b	1a478 <close@plt+0x9428>
   1a478:	movw	r0, #1
   1a47c:	and	r0, r0, #1
   1a480:	strb	r0, [sp, #7]
   1a484:	b	1a494 <close@plt+0x9444>
   1a488:	movw	r0, #0
   1a48c:	and	r0, r0, #1
   1a490:	strb	r0, [sp, #7]
   1a494:	ldrb	r0, [sp, #7]
   1a498:	and	r0, r0, #1
   1a49c:	add	sp, sp, #8
   1a4a0:	bx	lr
   1a4a4:	sub	sp, sp, #8
   1a4a8:	str	r0, [sp]
   1a4ac:	ldr	r0, [sp]
   1a4b0:	sub	r0, r0, #97	; 0x61
   1a4b4:	cmp	r0, #25
   1a4b8:	bhi	1a4d0 <close@plt+0x9480>
   1a4bc:	b	1a4c0 <close@plt+0x9470>
   1a4c0:	movw	r0, #1
   1a4c4:	and	r0, r0, #1
   1a4c8:	strb	r0, [sp, #7]
   1a4cc:	b	1a4dc <close@plt+0x948c>
   1a4d0:	movw	r0, #0
   1a4d4:	and	r0, r0, #1
   1a4d8:	strb	r0, [sp, #7]
   1a4dc:	ldrb	r0, [sp, #7]
   1a4e0:	and	r0, r0, #1
   1a4e4:	add	sp, sp, #8
   1a4e8:	bx	lr
   1a4ec:	sub	sp, sp, #8
   1a4f0:	str	r0, [sp]
   1a4f4:	ldr	r0, [sp]
   1a4f8:	sub	r0, r0, #32
   1a4fc:	cmp	r0, #94	; 0x5e
   1a500:	bhi	1a518 <close@plt+0x94c8>
   1a504:	b	1a508 <close@plt+0x94b8>
   1a508:	movw	r0, #1
   1a50c:	and	r0, r0, #1
   1a510:	strb	r0, [sp, #7]
   1a514:	b	1a524 <close@plt+0x94d4>
   1a518:	movw	r0, #0
   1a51c:	and	r0, r0, #1
   1a520:	strb	r0, [sp, #7]
   1a524:	ldrb	r0, [sp, #7]
   1a528:	and	r0, r0, #1
   1a52c:	add	sp, sp, #8
   1a530:	bx	lr
   1a534:	sub	sp, sp, #12
   1a538:	str	r0, [sp, #4]
   1a53c:	ldr	r0, [sp, #4]
   1a540:	sub	r0, r0, #33	; 0x21
   1a544:	cmp	r0, #93	; 0x5d
   1a548:	str	r0, [sp]
   1a54c:	bhi	1a6e8 <close@plt+0x9698>
   1a550:	add	r0, pc, #8
   1a554:	ldr	r1, [sp]
   1a558:	ldr	r0, [r0, r1, lsl #2]
   1a55c:	mov	pc, r0
   1a560:	ldrdeq	sl, [r1], -r8
   1a564:	ldrdeq	sl, [r1], -r8
   1a568:	ldrdeq	sl, [r1], -r8
   1a56c:	ldrdeq	sl, [r1], -r8
   1a570:	ldrdeq	sl, [r1], -r8
   1a574:	ldrdeq	sl, [r1], -r8
   1a578:	ldrdeq	sl, [r1], -r8
   1a57c:	ldrdeq	sl, [r1], -r8
   1a580:	ldrdeq	sl, [r1], -r8
   1a584:	ldrdeq	sl, [r1], -r8
   1a588:	ldrdeq	sl, [r1], -r8
   1a58c:	ldrdeq	sl, [r1], -r8
   1a590:	ldrdeq	sl, [r1], -r8
   1a594:	ldrdeq	sl, [r1], -r8
   1a598:	ldrdeq	sl, [r1], -r8
   1a59c:	andeq	sl, r1, r8, ror #13
   1a5a0:	andeq	sl, r1, r8, ror #13
   1a5a4:	andeq	sl, r1, r8, ror #13
   1a5a8:	andeq	sl, r1, r8, ror #13
   1a5ac:	andeq	sl, r1, r8, ror #13
   1a5b0:	andeq	sl, r1, r8, ror #13
   1a5b4:	andeq	sl, r1, r8, ror #13
   1a5b8:	andeq	sl, r1, r8, ror #13
   1a5bc:	andeq	sl, r1, r8, ror #13
   1a5c0:	andeq	sl, r1, r8, ror #13
   1a5c4:	ldrdeq	sl, [r1], -r8
   1a5c8:	ldrdeq	sl, [r1], -r8
   1a5cc:	ldrdeq	sl, [r1], -r8
   1a5d0:	ldrdeq	sl, [r1], -r8
   1a5d4:	ldrdeq	sl, [r1], -r8
   1a5d8:	ldrdeq	sl, [r1], -r8
   1a5dc:	ldrdeq	sl, [r1], -r8
   1a5e0:	andeq	sl, r1, r8, ror #13
   1a5e4:	andeq	sl, r1, r8, ror #13
   1a5e8:	andeq	sl, r1, r8, ror #13
   1a5ec:	andeq	sl, r1, r8, ror #13
   1a5f0:	andeq	sl, r1, r8, ror #13
   1a5f4:	andeq	sl, r1, r8, ror #13
   1a5f8:	andeq	sl, r1, r8, ror #13
   1a5fc:	andeq	sl, r1, r8, ror #13
   1a600:	andeq	sl, r1, r8, ror #13
   1a604:	andeq	sl, r1, r8, ror #13
   1a608:	andeq	sl, r1, r8, ror #13
   1a60c:	andeq	sl, r1, r8, ror #13
   1a610:	andeq	sl, r1, r8, ror #13
   1a614:	andeq	sl, r1, r8, ror #13
   1a618:	andeq	sl, r1, r8, ror #13
   1a61c:	andeq	sl, r1, r8, ror #13
   1a620:	andeq	sl, r1, r8, ror #13
   1a624:	andeq	sl, r1, r8, ror #13
   1a628:	andeq	sl, r1, r8, ror #13
   1a62c:	andeq	sl, r1, r8, ror #13
   1a630:	andeq	sl, r1, r8, ror #13
   1a634:	andeq	sl, r1, r8, ror #13
   1a638:	andeq	sl, r1, r8, ror #13
   1a63c:	andeq	sl, r1, r8, ror #13
   1a640:	andeq	sl, r1, r8, ror #13
   1a644:	andeq	sl, r1, r8, ror #13
   1a648:	ldrdeq	sl, [r1], -r8
   1a64c:	ldrdeq	sl, [r1], -r8
   1a650:	ldrdeq	sl, [r1], -r8
   1a654:	ldrdeq	sl, [r1], -r8
   1a658:	ldrdeq	sl, [r1], -r8
   1a65c:	ldrdeq	sl, [r1], -r8
   1a660:	andeq	sl, r1, r8, ror #13
   1a664:	andeq	sl, r1, r8, ror #13
   1a668:	andeq	sl, r1, r8, ror #13
   1a66c:	andeq	sl, r1, r8, ror #13
   1a670:	andeq	sl, r1, r8, ror #13
   1a674:	andeq	sl, r1, r8, ror #13
   1a678:	andeq	sl, r1, r8, ror #13
   1a67c:	andeq	sl, r1, r8, ror #13
   1a680:	andeq	sl, r1, r8, ror #13
   1a684:	andeq	sl, r1, r8, ror #13
   1a688:	andeq	sl, r1, r8, ror #13
   1a68c:	andeq	sl, r1, r8, ror #13
   1a690:	andeq	sl, r1, r8, ror #13
   1a694:	andeq	sl, r1, r8, ror #13
   1a698:	andeq	sl, r1, r8, ror #13
   1a69c:	andeq	sl, r1, r8, ror #13
   1a6a0:	andeq	sl, r1, r8, ror #13
   1a6a4:	andeq	sl, r1, r8, ror #13
   1a6a8:	andeq	sl, r1, r8, ror #13
   1a6ac:	andeq	sl, r1, r8, ror #13
   1a6b0:	andeq	sl, r1, r8, ror #13
   1a6b4:	andeq	sl, r1, r8, ror #13
   1a6b8:	andeq	sl, r1, r8, ror #13
   1a6bc:	andeq	sl, r1, r8, ror #13
   1a6c0:	andeq	sl, r1, r8, ror #13
   1a6c4:	andeq	sl, r1, r8, ror #13
   1a6c8:	ldrdeq	sl, [r1], -r8
   1a6cc:	ldrdeq	sl, [r1], -r8
   1a6d0:	ldrdeq	sl, [r1], -r8
   1a6d4:	ldrdeq	sl, [r1], -r8
   1a6d8:	movw	r0, #1
   1a6dc:	and	r0, r0, #1
   1a6e0:	strb	r0, [sp, #11]
   1a6e4:	b	1a6f4 <close@plt+0x96a4>
   1a6e8:	movw	r0, #0
   1a6ec:	and	r0, r0, #1
   1a6f0:	strb	r0, [sp, #11]
   1a6f4:	ldrb	r0, [sp, #11]
   1a6f8:	and	r0, r0, #1
   1a6fc:	add	sp, sp, #12
   1a700:	bx	lr
   1a704:	sub	sp, sp, #12
   1a708:	str	r0, [sp, #4]
   1a70c:	ldr	r0, [sp, #4]
   1a710:	sub	r1, r0, #9
   1a714:	cmp	r1, #5
   1a718:	str	r0, [sp]
   1a71c:	bcc	1a734 <close@plt+0x96e4>
   1a720:	b	1a724 <close@plt+0x96d4>
   1a724:	ldr	r0, [sp]
   1a728:	cmp	r0, #32
   1a72c:	bne	1a744 <close@plt+0x96f4>
   1a730:	b	1a734 <close@plt+0x96e4>
   1a734:	movw	r0, #1
   1a738:	and	r0, r0, #1
   1a73c:	strb	r0, [sp, #11]
   1a740:	b	1a750 <close@plt+0x9700>
   1a744:	movw	r0, #0
   1a748:	and	r0, r0, #1
   1a74c:	strb	r0, [sp, #11]
   1a750:	ldrb	r0, [sp, #11]
   1a754:	and	r0, r0, #1
   1a758:	add	sp, sp, #12
   1a75c:	bx	lr
   1a760:	sub	sp, sp, #8
   1a764:	str	r0, [sp]
   1a768:	ldr	r0, [sp]
   1a76c:	sub	r0, r0, #65	; 0x41
   1a770:	cmp	r0, #25
   1a774:	bhi	1a78c <close@plt+0x973c>
   1a778:	b	1a77c <close@plt+0x972c>
   1a77c:	movw	r0, #1
   1a780:	and	r0, r0, #1
   1a784:	strb	r0, [sp, #7]
   1a788:	b	1a798 <close@plt+0x9748>
   1a78c:	movw	r0, #0
   1a790:	and	r0, r0, #1
   1a794:	strb	r0, [sp, #7]
   1a798:	ldrb	r0, [sp, #7]
   1a79c:	and	r0, r0, #1
   1a7a0:	add	sp, sp, #8
   1a7a4:	bx	lr
   1a7a8:	sub	sp, sp, #12
   1a7ac:	str	r0, [sp, #4]
   1a7b0:	ldr	r0, [sp, #4]
   1a7b4:	sub	r1, r0, #48	; 0x30
   1a7b8:	cmp	r1, #10
   1a7bc:	str	r0, [sp]
   1a7c0:	bcc	1a7f0 <close@plt+0x97a0>
   1a7c4:	b	1a7c8 <close@plt+0x9778>
   1a7c8:	ldr	r0, [sp]
   1a7cc:	sub	r1, r0, #65	; 0x41
   1a7d0:	cmp	r1, #6
   1a7d4:	bcc	1a7f0 <close@plt+0x97a0>
   1a7d8:	b	1a7dc <close@plt+0x978c>
   1a7dc:	ldr	r0, [sp]
   1a7e0:	sub	r1, r0, #97	; 0x61
   1a7e4:	cmp	r1, #5
   1a7e8:	bhi	1a800 <close@plt+0x97b0>
   1a7ec:	b	1a7f0 <close@plt+0x97a0>
   1a7f0:	movw	r0, #1
   1a7f4:	and	r0, r0, #1
   1a7f8:	strb	r0, [sp, #11]
   1a7fc:	b	1a80c <close@plt+0x97bc>
   1a800:	movw	r0, #0
   1a804:	and	r0, r0, #1
   1a808:	strb	r0, [sp, #11]
   1a80c:	ldrb	r0, [sp, #11]
   1a810:	and	r0, r0, #1
   1a814:	add	sp, sp, #12
   1a818:	bx	lr
   1a81c:	sub	sp, sp, #8
   1a820:	str	r0, [sp]
   1a824:	ldr	r0, [sp]
   1a828:	sub	r0, r0, #65	; 0x41
   1a82c:	cmp	r0, #25
   1a830:	bhi	1a84c <close@plt+0x97fc>
   1a834:	b	1a838 <close@plt+0x97e8>
   1a838:	ldr	r0, [sp]
   1a83c:	sub	r0, r0, #65	; 0x41
   1a840:	add	r0, r0, #97	; 0x61
   1a844:	str	r0, [sp, #4]
   1a848:	b	1a854 <close@plt+0x9804>
   1a84c:	ldr	r0, [sp]
   1a850:	str	r0, [sp, #4]
   1a854:	ldr	r0, [sp, #4]
   1a858:	add	sp, sp, #8
   1a85c:	bx	lr
   1a860:	sub	sp, sp, #8
   1a864:	str	r0, [sp]
   1a868:	ldr	r0, [sp]
   1a86c:	sub	r0, r0, #97	; 0x61
   1a870:	cmp	r0, #25
   1a874:	bhi	1a890 <close@plt+0x9840>
   1a878:	b	1a87c <close@plt+0x982c>
   1a87c:	ldr	r0, [sp]
   1a880:	sub	r0, r0, #97	; 0x61
   1a884:	add	r0, r0, #65	; 0x41
   1a888:	str	r0, [sp, #4]
   1a88c:	b	1a898 <close@plt+0x9848>
   1a890:	ldr	r0, [sp]
   1a894:	str	r0, [sp, #4]
   1a898:	ldr	r0, [sp, #4]
   1a89c:	add	sp, sp, #8
   1a8a0:	bx	lr
   1a8a4:	push	{r4, r5, fp, lr}
   1a8a8:	add	fp, sp, #8
   1a8ac:	sub	sp, sp, #272	; 0x110
   1a8b0:	add	r1, sp, #7
   1a8b4:	str	r0, [fp, #-16]
   1a8b8:	ldr	r0, [fp, #-16]
   1a8bc:	movw	r2, #257	; 0x101
   1a8c0:	bl	1a940 <close@plt+0x98f0>
   1a8c4:	cmp	r0, #0
   1a8c8:	beq	1a8dc <close@plt+0x988c>
   1a8cc:	movw	r0, #0
   1a8d0:	and	r0, r0, #1
   1a8d4:	strb	r0, [fp, #-9]
   1a8d8:	b	1a930 <close@plt+0x98e0>
   1a8dc:	add	r0, sp, #7
   1a8e0:	movw	r1, #46983	; 0xb787
   1a8e4:	movt	r1, #1
   1a8e8:	bl	10e10 <strcmp@plt>
   1a8ec:	cmp	r0, #0
   1a8f0:	movw	r0, #1
   1a8f4:	str	r0, [sp]
   1a8f8:	beq	1a91c <close@plt+0x98cc>
   1a8fc:	add	r0, sp, #7
   1a900:	movw	r1, #46985	; 0xb789
   1a904:	movt	r1, #1
   1a908:	bl	10e10 <strcmp@plt>
   1a90c:	cmp	r0, #0
   1a910:	movw	r0, #0
   1a914:	moveq	r0, #1
   1a918:	str	r0, [sp]
   1a91c:	ldr	r0, [sp]
   1a920:	mvn	r1, #0
   1a924:	eor	r0, r0, r1
   1a928:	and	r0, r0, #1
   1a92c:	strb	r0, [fp, #-9]
   1a930:	ldrb	r0, [fp, #-9]
   1a934:	and	r0, r0, #1
   1a938:	sub	sp, fp, #8
   1a93c:	pop	{r4, r5, fp, pc}
   1a940:	push	{fp, lr}
   1a944:	mov	fp, sp
   1a948:	sub	sp, sp, #16
   1a94c:	str	r0, [fp, #-4]
   1a950:	str	r1, [sp, #8]
   1a954:	str	r2, [sp, #4]
   1a958:	ldr	r0, [fp, #-4]
   1a95c:	ldr	r1, [sp, #8]
   1a960:	ldr	r2, [sp, #4]
   1a964:	bl	1a970 <close@plt+0x9920>
   1a968:	mov	sp, fp
   1a96c:	pop	{fp, pc}
   1a970:	push	{fp, lr}
   1a974:	mov	fp, sp
   1a978:	sub	sp, sp, #24
   1a97c:	str	r0, [fp, #-8]
   1a980:	str	r1, [sp, #12]
   1a984:	str	r2, [sp, #8]
   1a988:	ldr	r0, [fp, #-8]
   1a98c:	bl	1aa70 <close@plt+0x9a20>
   1a990:	str	r0, [sp, #4]
   1a994:	ldr	r0, [sp, #4]
   1a998:	movw	r1, #0
   1a99c:	cmp	r0, r1
   1a9a0:	bne	1a9c8 <close@plt+0x9978>
   1a9a4:	ldr	r0, [sp, #8]
   1a9a8:	cmp	r0, #0
   1a9ac:	bls	1a9bc <close@plt+0x996c>
   1a9b0:	ldr	r0, [sp, #12]
   1a9b4:	movw	r1, #0
   1a9b8:	strb	r1, [r0]
   1a9bc:	movw	r0, #22
   1a9c0:	str	r0, [fp, #-4]
   1a9c4:	b	1aa44 <close@plt+0x99f4>
   1a9c8:	ldr	r0, [sp, #4]
   1a9cc:	bl	10f78 <strlen@plt>
   1a9d0:	str	r0, [sp]
   1a9d4:	ldr	r0, [sp]
   1a9d8:	ldr	lr, [sp, #8]
   1a9dc:	cmp	r0, lr
   1a9e0:	bcs	1aa04 <close@plt+0x99b4>
   1a9e4:	ldr	r0, [sp, #12]
   1a9e8:	ldr	r1, [sp, #4]
   1a9ec:	ldr	r2, [sp]
   1a9f0:	add	r2, r2, #1
   1a9f4:	bl	10e4c <memcpy@plt>
   1a9f8:	movw	r0, #0
   1a9fc:	str	r0, [fp, #-4]
   1aa00:	b	1aa44 <close@plt+0x99f4>
   1aa04:	ldr	r0, [sp, #8]
   1aa08:	cmp	r0, #0
   1aa0c:	bls	1aa3c <close@plt+0x99ec>
   1aa10:	ldr	r0, [sp, #12]
   1aa14:	ldr	r1, [sp, #4]
   1aa18:	ldr	r2, [sp, #8]
   1aa1c:	sub	r2, r2, #1
   1aa20:	bl	10e4c <memcpy@plt>
   1aa24:	ldr	r0, [sp, #12]
   1aa28:	ldr	r1, [sp, #8]
   1aa2c:	sub	r1, r1, #1
   1aa30:	add	r0, r0, r1
   1aa34:	movw	r1, #0
   1aa38:	strb	r1, [r0]
   1aa3c:	movw	r0, #34	; 0x22
   1aa40:	str	r0, [fp, #-4]
   1aa44:	ldr	r0, [fp, #-4]
   1aa48:	mov	sp, fp
   1aa4c:	pop	{fp, pc}
   1aa50:	push	{fp, lr}
   1aa54:	mov	fp, sp
   1aa58:	sub	sp, sp, #8
   1aa5c:	str	r0, [sp, #4]
   1aa60:	ldr	r0, [sp, #4]
   1aa64:	bl	1aa70 <close@plt+0x9a20>
   1aa68:	mov	sp, fp
   1aa6c:	pop	{fp, pc}
   1aa70:	push	{fp, lr}
   1aa74:	mov	fp, sp
   1aa78:	sub	sp, sp, #8
   1aa7c:	str	r0, [sp, #4]
   1aa80:	ldr	r0, [sp, #4]
   1aa84:	movw	r1, #0
   1aa88:	bl	10fe4 <setlocale@plt>
   1aa8c:	str	r0, [sp]
   1aa90:	ldr	r0, [sp]
   1aa94:	mov	sp, fp
   1aa98:	pop	{fp, pc}
   1aa9c:	cmp	r3, #0
   1aaa0:	cmpeq	r2, #0
   1aaa4:	bne	1aac8 <close@plt+0x9a78>
   1aaa8:	cmp	r1, #0
   1aaac:	movlt	r1, #-2147483648	; 0x80000000
   1aab0:	movlt	r0, #0
   1aab4:	blt	1aac4 <close@plt+0x9a74>
   1aab8:	cmpeq	r0, #0
   1aabc:	mvnne	r1, #-2147483648	; 0x80000000
   1aac0:	mvnne	r0, #0
   1aac4:	b	1abac <close@plt+0x9b5c>
   1aac8:	sub	sp, sp, #8
   1aacc:	push	{sp, lr}
   1aad0:	cmp	r1, #0
   1aad4:	blt	1aaf4 <close@plt+0x9aa4>
   1aad8:	cmp	r3, #0
   1aadc:	blt	1ab28 <close@plt+0x9ad8>
   1aae0:	bl	1abbc <close@plt+0x9b6c>
   1aae4:	ldr	lr, [sp, #4]
   1aae8:	add	sp, sp, #8
   1aaec:	pop	{r2, r3}
   1aaf0:	bx	lr
   1aaf4:	rsbs	r0, r0, #0
   1aaf8:	sbc	r1, r1, r1, lsl #1
   1aafc:	cmp	r3, #0
   1ab00:	blt	1ab4c <close@plt+0x9afc>
   1ab04:	bl	1abbc <close@plt+0x9b6c>
   1ab08:	ldr	lr, [sp, #4]
   1ab0c:	add	sp, sp, #8
   1ab10:	pop	{r2, r3}
   1ab14:	rsbs	r0, r0, #0
   1ab18:	sbc	r1, r1, r1, lsl #1
   1ab1c:	rsbs	r2, r2, #0
   1ab20:	sbc	r3, r3, r3, lsl #1
   1ab24:	bx	lr
   1ab28:	rsbs	r2, r2, #0
   1ab2c:	sbc	r3, r3, r3, lsl #1
   1ab30:	bl	1abbc <close@plt+0x9b6c>
   1ab34:	ldr	lr, [sp, #4]
   1ab38:	add	sp, sp, #8
   1ab3c:	pop	{r2, r3}
   1ab40:	rsbs	r0, r0, #0
   1ab44:	sbc	r1, r1, r1, lsl #1
   1ab48:	bx	lr
   1ab4c:	rsbs	r2, r2, #0
   1ab50:	sbc	r3, r3, r3, lsl #1
   1ab54:	bl	1abbc <close@plt+0x9b6c>
   1ab58:	ldr	lr, [sp, #4]
   1ab5c:	add	sp, sp, #8
   1ab60:	pop	{r2, r3}
   1ab64:	rsbs	r2, r2, #0
   1ab68:	sbc	r3, r3, r3, lsl #1
   1ab6c:	bx	lr
   1ab70:	cmp	r3, #0
   1ab74:	cmpeq	r2, #0
   1ab78:	bne	1ab90 <close@plt+0x9b40>
   1ab7c:	cmp	r1, #0
   1ab80:	cmpeq	r0, #0
   1ab84:	mvnne	r1, #0
   1ab88:	mvnne	r0, #0
   1ab8c:	b	1abac <close@plt+0x9b5c>
   1ab90:	sub	sp, sp, #8
   1ab94:	push	{sp, lr}
   1ab98:	bl	1abbc <close@plt+0x9b6c>
   1ab9c:	ldr	lr, [sp, #4]
   1aba0:	add	sp, sp, #8
   1aba4:	pop	{r2, r3}
   1aba8:	bx	lr
   1abac:	push	{r1, lr}
   1abb0:	mov	r0, #8
   1abb4:	bl	10e04 <raise@plt>
   1abb8:	pop	{r1, pc}
   1abbc:	cmp	r1, r3
   1abc0:	cmpeq	r0, r2
   1abc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1abc8:	mov	r4, r0
   1abcc:	movcc	r0, #0
   1abd0:	mov	r5, r1
   1abd4:	ldr	lr, [sp, #36]	; 0x24
   1abd8:	movcc	r1, r0
   1abdc:	bcc	1acd8 <close@plt+0x9c88>
   1abe0:	cmp	r3, #0
   1abe4:	clzeq	ip, r2
   1abe8:	clzne	ip, r3
   1abec:	addeq	ip, ip, #32
   1abf0:	cmp	r5, #0
   1abf4:	clzeq	r1, r4
   1abf8:	addeq	r1, r1, #32
   1abfc:	clzne	r1, r5
   1ac00:	sub	ip, ip, r1
   1ac04:	sub	sl, ip, #32
   1ac08:	lsl	r9, r3, ip
   1ac0c:	rsb	fp, ip, #32
   1ac10:	orr	r9, r9, r2, lsl sl
   1ac14:	orr	r9, r9, r2, lsr fp
   1ac18:	lsl	r8, r2, ip
   1ac1c:	cmp	r5, r9
   1ac20:	cmpeq	r4, r8
   1ac24:	movcc	r0, #0
   1ac28:	movcc	r1, r0
   1ac2c:	bcc	1ac48 <close@plt+0x9bf8>
   1ac30:	mov	r0, #1
   1ac34:	subs	r4, r4, r8
   1ac38:	lsl	r1, r0, sl
   1ac3c:	orr	r1, r1, r0, lsr fp
   1ac40:	lsl	r0, r0, ip
   1ac44:	sbc	r5, r5, r9
   1ac48:	cmp	ip, #0
   1ac4c:	beq	1acd8 <close@plt+0x9c88>
   1ac50:	lsr	r6, r8, #1
   1ac54:	orr	r6, r6, r9, lsl #31
   1ac58:	lsr	r7, r9, #1
   1ac5c:	mov	r2, ip
   1ac60:	b	1ac84 <close@plt+0x9c34>
   1ac64:	subs	r3, r4, r6
   1ac68:	sbc	r8, r5, r7
   1ac6c:	adds	r3, r3, r3
   1ac70:	adc	r8, r8, r8
   1ac74:	adds	r4, r3, #1
   1ac78:	adc	r5, r8, #0
   1ac7c:	subs	r2, r2, #1
   1ac80:	beq	1aca0 <close@plt+0x9c50>
   1ac84:	cmp	r5, r7
   1ac88:	cmpeq	r4, r6
   1ac8c:	bcs	1ac64 <close@plt+0x9c14>
   1ac90:	adds	r4, r4, r4
   1ac94:	adc	r5, r5, r5
   1ac98:	subs	r2, r2, #1
   1ac9c:	bne	1ac84 <close@plt+0x9c34>
   1aca0:	lsr	r3, r4, ip
   1aca4:	orr	r3, r3, r5, lsl fp
   1aca8:	lsr	r2, r5, ip
   1acac:	orr	r3, r3, r5, lsr sl
   1acb0:	adds	r0, r0, r4
   1acb4:	mov	r4, r3
   1acb8:	lsl	r3, r2, ip
   1acbc:	orr	r3, r3, r4, lsl sl
   1acc0:	lsl	ip, r4, ip
   1acc4:	orr	r3, r3, r4, lsr fp
   1acc8:	adc	r1, r1, r5
   1accc:	subs	r0, r0, ip
   1acd0:	mov	r5, r2
   1acd4:	sbc	r1, r1, r3
   1acd8:	cmp	lr, #0
   1acdc:	strdne	r4, [lr]
   1ace0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ace4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ace8:	mov	r7, r0
   1acec:	ldr	r6, [pc, #72]	; 1ad3c <close@plt+0x9cec>
   1acf0:	ldr	r5, [pc, #72]	; 1ad40 <close@plt+0x9cf0>
   1acf4:	add	r6, pc, r6
   1acf8:	add	r5, pc, r5
   1acfc:	sub	r6, r6, r5
   1ad00:	mov	r8, r1
   1ad04:	mov	r9, r2
   1ad08:	bl	10dcc <calloc@plt-0x20>
   1ad0c:	asrs	r6, r6, #2
   1ad10:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ad14:	mov	r4, #0
   1ad18:	add	r4, r4, #1
   1ad1c:	ldr	r3, [r5], #4
   1ad20:	mov	r2, r9
   1ad24:	mov	r1, r8
   1ad28:	mov	r0, r7
   1ad2c:	blx	r3
   1ad30:	cmp	r6, r4
   1ad34:	bne	1ad18 <close@plt+0x9cc8>
   1ad38:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ad3c:	andeq	r1, r1, r0, lsl r2
   1ad40:	andeq	r1, r1, r8, lsl #4
   1ad44:	bx	lr
   1ad48:	ldr	r3, [pc, #12]	; 1ad5c <close@plt+0x9d0c>
   1ad4c:	mov	r1, #0
   1ad50:	add	r3, pc, r3
   1ad54:	ldr	r2, [r3]
   1ad58:	b	10f9c <__cxa_atexit@plt>
   1ad5c:	andeq	r1, r1, ip, lsl #7

Disassembly of section .fini:

0001ad60 <.fini>:
   1ad60:	push	{r3, lr}
   1ad64:	pop	{r3, pc}
