// Seed: 690754991
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  assign module_1.id_2 = 0;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_8 = (-1'b0);
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output logic id_2,
    input tri1 id_3,
    output logic id_4
);
  assign id_4 = -1;
  assign id_4 = -1'b0;
  logic id_6 = id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  always @(*) begin : LABEL_0
    id_2 <= id_1;
    if (1) id_4 <= !id_6;
  end
endmodule
