# do Ic-teste-validando.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top_vlg_sample_tst
# -- Compiling module top_vlg_check_tst
# -- Compiling module top_vlg_vec_tst
# 
# Top level modules:
# 	top_vlg_vec_tst
# vsim -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.top_vlg_vec_tst 
# Loading work.top_vlg_vec_tst
# Loading work.top
# Loading altera_ver.dffeas
# Loading work.top_vlg_sample_tst
# Loading work.top_vlg_check_tst
# ** Warning: (vsim-3015) Ic-teste-validando.vo(8631): [PCDPC] - Port size (1 or 1) does not match connection size (26) for port 'az'. The port definition is at: nofile(37).
# 
#         Region: /top_vlg_vec_tst/i1/\rvsingle|dp|alu|Mult0~8 
# ** Warning: (vsim-3015) Ic-teste-validando.vo(8631): [PCDPC] - Port size (16 or 16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(37).
# 
#         Region: /top_vlg_vec_tst/i1/\rvsingle|dp|alu|Mult0~8 
# ** Warning: (vsim-3015) Ic-teste-validando.vo(8631): [PCDPC] - Port size (16 or 16) does not match connection size (19) for port 'by'. The port definition is at: nofile(37).
# 
#         Region: /top_vlg_vec_tst/i1/\rvsingle|dp|alu|Mult0~8 
# ** Warning: (vsim-3015) Ic-teste-validando.vo(8631): [PCDPC] - Port size (1 or 1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(37).
# 
#         Region: /top_vlg_vec_tst/i1/\rvsingle|dp|alu|Mult0~8 
# ** Warning: (vsim-3015) Ic-teste-validando.vo(8631): [PCDPC] - Port size (18 or 18) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(37).
# 
#         Region: /top_vlg_vec_tst/i1/\rvsingle|dp|alu|Mult0~8 
# ** Warning: (vsim-3015) Ic-teste-validando.vo(8631): [PCDPC] - Port size (64 or 64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(37).
# 
#         Region: /top_vlg_vec_tst/i1/\rvsingle|dp|alu|Mult0~8 
# ** Warning: (vsim-8607) nofile(37): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) nofile(37): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) nofile(37): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) nofile(37): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) Ic-teste-validando.vo(9469): [PCDPC] - Port size (1 or 1) does not match connection size (26) for port 'az'. The port definition is at: nofile(37).
# 
#         Region: /top_vlg_vec_tst/i1/\rvsingle|dp|alu|Mult0~405 
# ** Warning: (vsim-3015) Ic-teste-validando.vo(9469): [PCDPC] - Port size (1 or 1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(37).
# 
#         Region: /top_vlg_vec_tst/i1/\rvsingle|dp|alu|Mult0~405 
# ** Warning: (vsim-3015) Ic-teste-validando.vo(9469): [PCDPC] - Port size (18 or 18) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(37).
# 
#         Region: /top_vlg_vec_tst/i1/\rvsingle|dp|alu|Mult0~405 
# ** Warning: (vsim-3015) Ic-teste-validando.vo(9469): [PCDPC] - Port size (64 or 64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(37).
# 
#         Region: /top_vlg_vec_tst/i1/\rvsingle|dp|alu|Mult0~405 
# ** Warning: (vsim-8607) nofile(37): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) nofile(37): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) nofile(37): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) nofile(37): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ERROR! Vector Mismatch for output port DataAdr[0] :: @time = 202500.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000000111
# ERROR! Vector Mismatch for output port DataAdr[1] :: @time = 202500.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000000111
# ERROR! Vector Mismatch for output port DataAdr[2] :: @time = 202500.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000000111
# ERROR! Vector Mismatch for output port WriteData[0] :: @time = 202500.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000000101
# ERROR! Vector Mismatch for output port WriteData[2] :: @time = 202500.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000000101
# ERROR! Vector Mismatch for output port DataAdr[3] :: @time = 210000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000001111
# ERROR! Vector Mismatch for output port DataAdr[5] :: @time = 225000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000100000
# ERROR! Vector Mismatch for output port MemWrite :: @time = 225000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port WriteData[1] :: @time = 225000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000001111
# ERROR! Vector Mismatch for output port WriteData[3] :: @time = 225000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000001111
# ERROR! Vector Mismatch for output port DataAdr[4] :: @time = 255000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000011010
# ERROR! Vector Mismatch for output port WriteData[4] :: @time = 330000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000001011100
# ERROR! Vector Mismatch for output port WriteData[6] :: @time = 330000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000001011100
# ERROR! Vector Mismatch for output port DataAdr[6] :: @time = 360000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000111010001
# ERROR! Vector Mismatch for output port DataAdr[7] :: @time = 360000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000111010001
# ERROR! Vector Mismatch for output port DataAdr[8] :: @time = 360000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000111010001
#          16 mismatched vectors : Simulation failed !
# ** Note: $finish    : Ic-teste-validando.vt(1383)
#    Time: 500 ns  Iteration: 0  Instance: /top_vlg_vec_tst/tb_out
