TimeQuest Timing Analyzer report for top
Mon May 18 19:44:51 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'iCLK_100'
 12. Slow Model Setup: 'iCLK_11MHz'
 13. Slow Model Setup: 'mTransmitter:mTransmitter|current_state.finish'
 14. Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 15. Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 16. Slow Model Setup: 'AUD_BCLK'
 17. Slow Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 18. Slow Model Setup: 'AN831:AN831|out_page_sample_available'
 19. Slow Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'AUD_BCLK'
 21. Slow Model Hold: 'iCLK_100'
 22. Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 23. Slow Model Hold: 'iCLK_11MHz'
 24. Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 25. Slow Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'
 26. Slow Model Hold: 'AN831:AN831|out_page_sample_available'
 27. Slow Model Hold: 'mTransmitter:mTransmitter|current_state.finish'
 28. Slow Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 29. Slow Model Minimum Pulse Width: 'iCLK_11MHz'
 30. Slow Model Minimum Pulse Width: 'AUD_BCLK'
 31. Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 32. Slow Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'
 33. Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 34. Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'
 35. Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 36. Slow Model Minimum Pulse Width: 'iCLK_100'
 37. Slow Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Fast Model Setup Summary
 47. Fast Model Hold Summary
 48. Fast Model Recovery Summary
 49. Fast Model Removal Summary
 50. Fast Model Minimum Pulse Width Summary
 51. Fast Model Setup: 'iCLK_100'
 52. Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 53. Fast Model Setup: 'iCLK_11MHz'
 54. Fast Model Setup: 'mTransmitter:mTransmitter|current_state.finish'
 55. Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 56. Fast Model Setup: 'AUD_BCLK'
 57. Fast Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 58. Fast Model Setup: 'AN831:AN831|out_page_sample_available'
 59. Fast Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'
 60. Fast Model Hold: 'AUD_BCLK'
 61. Fast Model Hold: 'iCLK_100'
 62. Fast Model Hold: 'iCLK_11MHz'
 63. Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 64. Fast Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'
 65. Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 66. Fast Model Hold: 'AN831:AN831|out_page_sample_available'
 67. Fast Model Hold: 'mTransmitter:mTransmitter|current_state.finish'
 68. Fast Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 69. Fast Model Minimum Pulse Width: 'iCLK_11MHz'
 70. Fast Model Minimum Pulse Width: 'AUD_BCLK'
 71. Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 72. Fast Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'
 73. Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 74. Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'
 75. Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 76. Fast Model Minimum Pulse Width: 'iCLK_100'
 77. Fast Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Output Enable Times
 83. Minimum Output Enable Times
 84. Output Disable Times
 85. Minimum Output Disable Times
 86. Multicorner Timing Analysis Summary
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Setup Transfers
 92. Hold Transfers
 93. Report TCCS
 94. Report RSKM
 95. Unconstrained Paths
 96. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F672C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                 ; Targets                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc } ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int }          ;
; AN831:AN831|out_page_sample_available                                                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AN831:AN831|out_page_sample_available }                                                                                 ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; iCLK_100 ; AN831|c0|altpll_component|pll|inclk[0] ; { AN831|c0|altpll_component|pll|clk[0] }                                                                                  ;
; AUD_BCLK                                                                                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AUD_BCLK }                                                                                                              ;
; iCLK_11MHz                                                                                                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { iCLK_11MHz }                                                                                                            ;
; iCLK_100                                                                                                              ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { iCLK_100 }                                                                                                              ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { mTransmitter:mTransmitter|current_state.finish }                                                                        ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start }                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                                      ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                            ; Note                                                  ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; 122.5 MHz  ; 122.5 MHz       ; AN831|c0|altpll_component|pll|clk[0]                                                                                  ;                                                       ;
; 127.75 MHz ; 127.75 MHz      ; iCLK_100                                                                                                              ;                                                       ;
; 137.01 MHz ; 137.01 MHz      ; iCLK_11MHz                                                                                                            ;                                                       ;
; 142.82 MHz ; 142.82 MHz      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ;                                                       ;
; 148.99 MHz ; 148.99 MHz      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ;                                                       ;
; 248.32 MHz ; 248.32 MHz      ; AUD_BCLK                                                                                                              ;                                                       ;
; 601.32 MHz ; 402.58 MHz      ; AN831:AN831|out_page_sample_available                                                                                 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; iCLK_100                                                                                                              ; -53.897 ; -426.713      ;
; iCLK_11MHz                                                                                                            ; -6.299  ; -568.455      ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; -6.072  ; -35.428       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -6.002  ; -3590.417     ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -3.743  ; -166.371      ;
; AUD_BCLK                                                                                                              ; -3.027  ; -226.999      ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; -2.464  ; -15.187       ;
; AN831:AN831|out_page_sample_available                                                                                 ; -0.663  ; -16.929       ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 0.362   ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; AUD_BCLK                                                                                                              ; -3.161 ; -3.161        ;
; iCLK_100                                                                                                              ; -3.132 ; -3.132        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -2.161 ; -4.318        ;
; iCLK_11MHz                                                                                                            ; -1.865 ; -10.148       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -0.497 ; -1.184        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; -0.128 ; -0.128        ;
; AN831:AN831|out_page_sample_available                                                                                 ; 0.618  ; 0.000         ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; 0.700  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0.842  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_11MHz                                                                                                            ; -1.941 ; -166.665      ;
; AUD_BCLK                                                                                                              ; -1.941 ; -123.629      ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -0.742 ; -1080.352     ;
; AN831:AN831|out_page_sample_available                                                                                 ; -0.742 ; -94.976       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -0.742 ; -92.008       ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; 0.500  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0.500  ; 0.000         ;
; iCLK_100                                                                                                              ; 3.758  ; 0.000         ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 8.758  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iCLK_100'                                                                                                                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                             ; To Node                 ; Launch Clock                                                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -53.897 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[72]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.689     ;
; -53.790 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[168] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.582     ;
; -53.753 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[73]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.545     ;
; -53.703 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[72]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 53.500     ;
; -53.655 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[169] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.447     ;
; -53.597 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[75]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.389     ;
; -53.596 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[168] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 53.393     ;
; -53.588 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[74]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.380     ;
; -53.559 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[73]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 53.356     ;
; -53.552 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 53.346     ;
; -53.543 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[171] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.335     ;
; -53.528 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 53.322     ;
; -53.519 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[72]  ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.311     ;
; -53.519 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[72]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.311     ;
; -53.501 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 53.295     ;
; -53.487 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[170] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.279     ;
; -53.461 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[169] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 53.258     ;
; -53.430 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[360] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 53.224     ;
; -53.415 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 53.209     ;
; -53.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[168] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.204     ;
; -53.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[168] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.204     ;
; -53.403 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[75]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 53.200     ;
; -53.400 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[76]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.192     ;
; -53.394 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[361] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 53.188     ;
; -53.394 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[74]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 53.191     ;
; -53.375 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[73]  ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.167     ;
; -53.375 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[73]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.167     ;
; -53.365 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[77]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.157     ;
; -53.358 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.241     ; 53.157     ;
; -53.349 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[171] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 53.146     ;
; -53.334 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.241     ; 53.133     ;
; -53.308 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[362] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 53.102     ;
; -53.307 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.241     ; 53.106     ;
; -53.295 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[172] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.087     ;
; -53.293 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[170] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 53.090     ;
; -53.277 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[169] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.069     ;
; -53.277 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[169] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.069     ;
; -53.258 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[173] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.050     ;
; -53.236 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[360] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.241     ; 53.035     ;
; -53.226 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[83]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.018     ;
; -53.222 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[78]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.014     ;
; -53.221 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.241     ; 53.020     ;
; -53.219 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[75]  ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.011     ;
; -53.219 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[75]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.011     ;
; -53.210 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[74]  ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.002     ;
; -53.210 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[74]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 53.002     ;
; -53.206 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[76]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 53.003     ;
; -53.200 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[361] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.241     ; 52.999     ;
; -53.189 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[271] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.983     ;
; -53.178 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[363] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.972     ;
; -53.174 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.968     ;
; -53.174 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.968     ;
; -53.171 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[77]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 52.968     ;
; -53.165 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[171] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.957     ;
; -53.165 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[171] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.957     ;
; -53.163 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[72]  ; AN831:AN831|out_page[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 52.960     ;
; -53.150 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.944     ;
; -53.150 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.944     ;
; -53.149 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[72]  ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 52.946     ;
; -53.143 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[268] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.937     ;
; -53.133 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[79]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.925     ;
; -53.125 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[174] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.917     ;
; -53.123 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.917     ;
; -53.123 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.917     ;
; -53.114 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[362] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.241     ; 52.913     ;
; -53.109 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[170] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.901     ;
; -53.109 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[170] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.901     ;
; -53.101 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[172] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 52.898     ;
; -53.096 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[179] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.888     ;
; -53.086 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[367] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.880     ;
; -53.064 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[173] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 52.861     ;
; -53.057 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[80]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.849     ;
; -53.056 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[168] ; AN831:AN831|out_page[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 52.853     ;
; -53.052 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[360] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.846     ;
; -53.052 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[360] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.846     ;
; -53.042 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[168] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 52.839     ;
; -53.039 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[175] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.831     ;
; -53.037 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.831     ;
; -53.037 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.831     ;
; -53.036 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[364] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.830     ;
; -53.032 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[83]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 52.829     ;
; -53.028 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[78]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 52.825     ;
; -53.023 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[81]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.815     ;
; -53.022 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[76]  ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.814     ;
; -53.022 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[76]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.814     ;
; -53.019 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[73]  ; AN831:AN831|out_page[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 52.816     ;
; -53.016 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[361] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.810     ;
; -53.016 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[361] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.810     ;
; -53.005 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[73]  ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 52.802     ;
; -52.995 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[271] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.241     ; 52.794     ;
; -52.994 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[269] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.788     ;
; -52.987 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[77]  ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.779     ;
; -52.987 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[77]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.779     ;
; -52.984 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[363] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.241     ; 52.783     ;
; -52.971 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[270] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.246     ; 52.765     ;
; -52.949 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[176] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.741     ;
; -52.949 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[268] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.241     ; 52.748     ;
; -52.939 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[79]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 52.736     ;
; -52.935 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[82]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.248     ; 52.727     ;
; -52.931 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[174] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.243     ; 52.728     ;
+---------+-------------------------------------------------------------------------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iCLK_11MHz'                                                                                                                                                           ;
+--------+-----------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.299 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.022     ; 7.317      ;
; -6.205 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.001     ; 7.244      ;
; -6.107 ; mTransmitter:mTransmitter|ticker[25]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.022     ; 7.125      ;
; -6.105 ; mTransmitter:mTransmitter|ticker[0]           ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.020     ; 7.125      ;
; -6.013 ; mTransmitter:mTransmitter|ticker[25]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.001     ; 7.052      ;
; -6.011 ; mTransmitter:mTransmitter|ticker[0]           ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.001      ; 7.052      ;
; -5.929 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.022     ; 6.947      ;
; -5.915 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.022     ; 6.933      ;
; -5.905 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|y_counter[2]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.008     ; 6.937      ;
; -5.835 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.001     ; 6.874      ;
; -5.821 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.001     ; 6.860      ;
; -5.713 ; mTransmitter:mTransmitter|ticker[25]          ; mTransmitter:mTransmitter|y_counter[2]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.008     ; 6.745      ;
; -5.711 ; mTransmitter:mTransmitter|ticker[0]           ; mTransmitter:mTransmitter|y_counter[2]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.006     ; 6.745      ;
; -5.708 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|current_state.finish            ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.008     ; 6.740      ;
; -5.648 ; mTransmitter:mTransmitter|ticker[17]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.022     ; 6.666      ;
; -5.591 ; mTransmitter:mTransmitter|ticker[31]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.022     ; 6.609      ;
; -5.578 ; mTransmitter:mTransmitter|ticker[28]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.022     ; 6.596      ;
; -5.554 ; mTransmitter:mTransmitter|ticker[17]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.001     ; 6.593      ;
; -5.535 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|y_counter[2]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.008     ; 6.567      ;
; -5.521 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|y_counter[2]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.008     ; 6.553      ;
; -5.516 ; mTransmitter:mTransmitter|ticker[25]          ; mTransmitter:mTransmitter|current_state.finish            ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.008     ; 6.548      ;
; -5.514 ; mTransmitter:mTransmitter|ticker[0]           ; mTransmitter:mTransmitter|current_state.finish            ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.006     ; 6.548      ;
; -5.498 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.001     ; 6.537      ;
; -5.498 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.001     ; 6.537      ;
; -5.497 ; mTransmitter:mTransmitter|ticker[31]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.001     ; 6.536      ;
; -5.491 ; mTransmitter:mTransmitter|ticker[29]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.022     ; 6.509      ;
; -5.484 ; mTransmitter:mTransmitter|ticker[28]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.001     ; 6.523      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.480 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.007      ; 6.527      ;
; -5.461 ; mTransmitter:mTransmitter|ticker[24]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.018     ; 6.483      ;
; -5.454 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.005     ; 6.489      ;
; -5.454 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.005     ; 6.489      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.436 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.479      ;
; -5.434 ; mTransmitter:mTransmitter|ticker[4]           ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.020     ; 6.454      ;
; -5.429 ; mTransmitter:mTransmitter|ticker[11]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.020     ; 6.449      ;
; -5.414 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 6.460      ;
; -5.397 ; mTransmitter:mTransmitter|ticker[29]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.001     ; 6.436      ;
; -5.397 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.005     ; 6.432      ;
; -5.397 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.005     ; 6.432      ;
; -5.384 ; mTransmitter:mTransmitter|ticker[3]           ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.020     ; 6.404      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.379 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.422      ;
; -5.370 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.002      ; 6.412      ;
; -5.367 ; mTransmitter:mTransmitter|ticker[24]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.410      ;
; -5.351 ; mTransmitter:mTransmitter|mTXD:txd|ticker[26] ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.005     ; 6.386      ;
; -5.351 ; mTransmitter:mTransmitter|mTXD:txd|ticker[26] ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.005     ; 6.386      ;
; -5.340 ; mTransmitter:mTransmitter|ticker[4]           ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.001      ; 6.381      ;
; -5.338 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|current_state.finish            ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.008     ; 6.370      ;
; -5.335 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|current_state.send              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 6.362      ;
; -5.335 ; mTransmitter:mTransmitter|ticker[11]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.001      ; 6.376      ;
; -5.333 ; mTransmitter:mTransmitter|mTXD:txd|ticker[26] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.376      ;
; -5.333 ; mTransmitter:mTransmitter|mTXD:txd|ticker[26] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.376      ;
; -5.333 ; mTransmitter:mTransmitter|mTXD:txd|ticker[26] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.376      ;
; -5.333 ; mTransmitter:mTransmitter|mTXD:txd|ticker[26] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.376      ;
; -5.333 ; mTransmitter:mTransmitter|mTXD:txd|ticker[26] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.376      ;
; -5.333 ; mTransmitter:mTransmitter|mTXD:txd|ticker[26] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.376      ;
; -5.333 ; mTransmitter:mTransmitter|mTXD:txd|ticker[26] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.376      ;
+--------+-----------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; -6.072 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.944      ; 5.827      ;
; -5.906 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.315      ; 4.032      ;
; -5.825 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.315      ; 3.951      ;
; -5.728 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.315      ; 3.854      ;
; -5.642 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.315      ; 3.768      ;
; -5.568 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.315      ; 3.694      ;
; -5.381 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.923      ; 5.115      ;
; -5.378 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.935      ; 5.124      ;
; -5.328 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.315      ; 3.454      ;
; -4.996 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.315      ; 3.122      ;
; -4.971 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.958      ; 5.600      ;
; -4.943 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.330      ; 3.944      ;
; -4.833 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.930      ; 4.574      ;
; -4.705 ; mTransmitter:mTransmitter|data_buff[0][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.095      ; 4.428      ;
; -4.616 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.330      ; 3.617      ;
; -4.597 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.315      ; 2.723      ;
; -4.470 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.330      ; 3.471      ;
; -4.409 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.723      ; 5.760      ;
; -4.280 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.926      ; 4.017      ;
; -4.234 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.330      ; 3.235      ;
; -4.205 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.095      ; 3.928      ;
; -4.200 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.070      ; 3.846      ;
; -4.148 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.065      ; 3.836      ;
; -4.137 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.330      ; 3.138      ;
; -4.096 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.070      ; 3.742      ;
; -4.073 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.937      ; 4.681      ;
; -4.036 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.065      ; 3.724      ;
; -4.033 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.687      ; 5.343      ;
; -4.031 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.095      ; 3.754      ;
; -3.982 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.094      ; 3.704      ;
; -3.980 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.330      ; 2.981      ;
; -3.974 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.644      ; 5.194      ;
; -3.953 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.070      ; 3.599      ;
; -3.919 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.666      ; 5.208      ;
; -3.876 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.714      ; 5.165      ;
; -3.814 ; mTransmitter:mTransmitter|data_buff[4][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.094      ; 3.536      ;
; -3.794 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.070      ; 3.440      ;
; -3.763 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.949      ; 4.383      ;
; -3.754 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.091      ; 3.468      ;
; -3.709 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.665      ; 4.950      ;
; -3.702 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.716      ; 5.041      ;
; -3.645 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.702      ; 4.975      ;
; -3.642 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.070      ; 3.288      ;
; -3.634 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.065      ; 3.322      ;
; -3.614 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.088      ; 3.277      ;
; -3.602 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.944      ; 4.217      ;
; -3.581 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.330      ; 2.582      ;
; -3.561 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.717      ; 4.901      ;
; -3.556 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.094      ; 3.278      ;
; -3.505 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.070      ; 3.151      ;
; -3.482 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.088      ; 3.145      ;
; -3.464 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.089      ; 3.176      ;
; -3.459 ; mTransmitter:mTransmitter|data_buff[2][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.065      ; 3.147      ;
; -3.459 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.070      ; 3.105      ;
; -3.411 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.088      ; 3.074      ;
; -3.405 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.330      ; 2.406      ;
; -3.399 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.065      ; 3.087      ;
; -3.390 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.714      ; 4.732      ;
; -3.350 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.088      ; 3.013      ;
; -3.304 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.065      ; 2.992      ;
; -3.271 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.091      ; 2.985      ;
; -3.239 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.693      ; 4.507      ;
; -3.231 ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.088      ; 2.894      ;
; -3.231 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.088      ; 2.894      ;
; -3.203 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.091      ; 2.917      ;
; -3.201 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.089      ; 2.913      ;
; -3.170 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.696      ; 4.489      ;
; -3.160 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.091      ; 2.874      ;
; -3.154 ; mTransmitter:mTransmitter|data_buff[3][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.095      ; 2.877      ;
; -3.135 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.089      ; 2.847      ;
; -3.075 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.091      ; 2.789      ;
; -3.062 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.695      ; 4.380      ;
; -3.005 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.091      ; 2.719      ;
; -2.999 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.094      ; 2.721      ;
; -2.997 ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.089      ; 2.709      ;
; -2.991 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.709      ; 4.328      ;
; -2.960 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.089      ; 2.672      ;
; -2.957 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.070      ; 2.603      ;
; -2.918 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.705      ; 4.198      ;
; -2.901 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.065      ; 2.589      ;
; -2.864 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.940      ; 3.475      ;
; -2.863 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.707      ; 4.193      ;
; -2.857 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.089      ; 2.569      ;
; -2.809 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.703      ; 4.135      ;
; -2.750 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.089      ; 2.462      ;
; -2.723 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.065      ; 2.411      ;
; -2.666 ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.088      ; 2.329      ;
; -2.517 ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.091      ; 2.231      ;
; -2.488 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.088      ; 2.151      ;
; -2.480 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.700      ; 3.755      ;
; -2.463 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.708      ; 3.794      ;
; -2.421 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.091      ; 2.135      ;
; -2.407 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.651      ; 3.634      ;
; -2.405 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.656      ; 3.637      ;
; -2.391 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.705      ; 3.724      ;
; -2.384 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.702      ; 3.709      ;
; -2.314 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.673      ; 3.610      ;
; -2.117 ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.089      ; 1.829      ;
; -1.966 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.678      ; 3.267      ;
; -1.941 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.647      ; 3.164      ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.002 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.057      ;
; -6.002 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.057      ;
; -6.002 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.057      ;
; -6.002 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.057      ;
; -6.002 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[268]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.057      ;
; -6.002 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[269]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.057      ;
; -6.002 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[270]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.057      ;
; -6.002 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[271]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.057      ;
; -6.002 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[272]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.057      ;
; -6.002 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[273]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.057      ;
; -6.002 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[274]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.057      ;
; -6.002 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[275]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.057      ;
; -5.950 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.005      ;
; -5.950 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.005      ;
; -5.950 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.005      ;
; -5.950 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.005      ;
; -5.950 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[268]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.005      ;
; -5.950 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[269]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.005      ;
; -5.950 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[270]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.005      ;
; -5.950 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[271]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.005      ;
; -5.950 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[272]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.005      ;
; -5.950 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[273]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.005      ;
; -5.950 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[274]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.005      ;
; -5.950 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[275]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 7.005      ;
; -5.941 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.996      ;
; -5.941 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.996      ;
; -5.941 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.996      ;
; -5.941 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.996      ;
; -5.941 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[268]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.996      ;
; -5.941 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[269]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.996      ;
; -5.941 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[270]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.996      ;
; -5.941 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[271]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.996      ;
; -5.941 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[272]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.996      ;
; -5.941 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[273]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.996      ;
; -5.941 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[274]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.996      ;
; -5.941 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[275]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.996      ;
; -5.930 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[372]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.987      ;
; -5.930 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[373]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.987      ;
; -5.930 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[374]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.987      ;
; -5.930 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[375]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.987      ;
; -5.930 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[376]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.987      ;
; -5.930 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[377]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.987      ;
; -5.930 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[378]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.987      ;
; -5.930 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[379]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.987      ;
; -5.930 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[380]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.987      ;
; -5.930 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[381]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.987      ;
; -5.930 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[382]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.987      ;
; -5.930 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[383]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.987      ;
; -5.930 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[191]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.987      ;
; -5.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[276]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.013      ; 6.943      ;
; -5.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[277]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.013      ; 6.943      ;
; -5.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[278]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.013      ; 6.943      ;
; -5.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[279]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.013      ; 6.943      ;
; -5.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[280]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.013      ; 6.943      ;
; -5.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[281]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.013      ; 6.943      ;
; -5.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[282]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.013      ; 6.943      ;
; -5.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[283]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.013      ; 6.943      ;
; -5.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[284]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.013      ; 6.943      ;
; -5.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[285]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.013      ; 6.943      ;
; -5.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[286]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.013      ; 6.943      ;
; -5.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[287]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.013      ; 6.943      ;
; -5.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[95]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.013      ; 6.943      ;
; -5.885 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.010      ; 6.935      ;
; -5.885 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.010      ; 6.935      ;
; -5.885 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.010      ; 6.935      ;
; -5.885 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.010      ; 6.935      ;
; -5.885 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[268]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.010      ; 6.935      ;
; -5.885 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[269]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.010      ; 6.935      ;
; -5.885 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[270]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.010      ; 6.935      ;
; -5.885 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[271]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.010      ; 6.935      ;
; -5.885 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[272]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.010      ; 6.935      ;
; -5.885 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[273]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.010      ; 6.935      ;
; -5.885 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[274]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.010      ; 6.935      ;
; -5.885 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[275]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.010      ; 6.935      ;
; -5.878 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[372]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.935      ;
; -5.878 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[373]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.935      ;
; -5.878 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[374]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.935      ;
; -5.878 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[375]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.935      ;
; -5.878 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[376]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.935      ;
; -5.878 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[377]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.935      ;
; -5.878 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[378]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.935      ;
; -5.878 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[379]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.935      ;
; -5.878 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[380]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.935      ;
; -5.878 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[381]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.935      ;
; -5.878 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[382]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.935      ;
; -5.878 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[383]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.935      ;
; -5.878 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[191]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.017      ; 6.935      ;
; -5.876 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[84]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.931      ;
; -5.876 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[85]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.931      ;
; -5.876 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[86]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.931      ;
; -5.876 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[87]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.931      ;
; -5.876 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[88]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.931      ;
; -5.876 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[89]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.931      ;
; -5.876 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[90]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.931      ;
; -5.876 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[91]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.931      ;
; -5.876 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[92]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.931      ;
; -5.876 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[93]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.931      ;
; -5.876 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[94]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 6.931      ;
; -5.871 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.008     ; 6.903      ;
; -5.870 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.010      ; 6.920      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.743 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 4.779      ;
; -3.741 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 4.777      ;
; -3.741 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 4.777      ;
; -3.546 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.586      ;
; -3.544 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.584      ;
; -3.544 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.584      ;
; -3.501 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.541      ;
; -3.499 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.539      ;
; -3.499 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.539      ;
; -3.391 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.432      ;
; -3.391 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.432      ;
; -3.391 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.432      ;
; -3.391 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.432      ;
; -3.391 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.432      ;
; -3.391 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.432      ;
; -3.306 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.341      ;
; -3.269 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.304      ;
; -3.247 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.018     ; 4.269      ;
; -3.247 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 4.275      ;
; -3.247 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 4.275      ;
; -3.247 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 4.275      ;
; -3.247 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 4.275      ;
; -3.247 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 4.275      ;
; -3.247 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 4.275      ;
; -3.214 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 4.242      ;
; -3.203 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.243      ;
; -3.201 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.241      ;
; -3.201 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.241      ;
; -3.165 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 4.193      ;
; -3.165 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 4.193      ;
; -3.165 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 4.193      ;
; -3.165 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 4.193      ;
; -3.165 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 4.193      ;
; -3.165 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 4.193      ;
; -3.155 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.196      ;
; -3.155 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.196      ;
; -3.155 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.196      ;
; -3.155 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.196      ;
; -3.155 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.196      ;
; -3.155 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.196      ;
; -3.155 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.196      ;
; -3.120 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.010     ; 4.150      ;
; -3.120 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.010     ; 4.150      ;
; -3.120 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.010     ; 4.150      ;
; -3.120 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.010     ; 4.150      ;
; -3.120 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.010     ; 4.150      ;
; -3.120 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.010     ; 4.150      ;
; -3.119 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.163      ;
; -3.087 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.125      ;
; -3.087 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.125      ;
; -3.087 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.125      ;
; -3.087 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.125      ;
; -3.087 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.125      ;
; -3.087 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.125      ;
; -3.082 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.126      ;
; -3.059 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 4.101      ;
; -3.050 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.008     ; 4.082      ;
; -3.050 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.008     ; 4.082      ;
; -3.050 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.008     ; 4.082      ;
; -3.050 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.008     ; 4.082      ;
; -3.050 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.008     ; 4.082      ;
; -3.050 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.008     ; 4.082      ;
; -3.049 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.013     ; 4.076      ;
; -3.022 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 4.064      ;
; -3.017 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.008     ; 4.049      ;
; -3.005 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.008     ; 4.037      ;
; -3.005 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.008     ; 4.037      ;
; -3.005 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.008     ; 4.037      ;
; -3.005 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.008     ; 4.037      ;
; -3.005 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.008     ; 4.037      ;
; -3.005 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.008     ; 4.037      ;
; -2.998 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.013     ; 4.025      ;
; -2.997 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.037      ;
; -2.986 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 4.022      ;
; -2.984 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 4.020      ;
; -2.984 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 4.020      ;
; -2.972 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.008     ; 4.004      ;
; -2.966 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.006      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 4.003      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 4.003      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 4.003      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 4.003      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 4.003      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 4.003      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 4.003      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.991      ;
; -2.945 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 3.983      ;
; -2.943 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 3.981      ;
; -2.943 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 3.981      ;
; -2.937 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 3.972      ;
; -2.933 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 3.968      ;
; -2.931 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 3.966      ;
; -2.913 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 3.958      ;
; -2.913 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 3.958      ;
; -2.913 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 3.958      ;
; -2.913 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 3.958      ;
; -2.913 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 3.958      ;
; -2.913 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 3.958      ;
; -2.913 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 3.958      ;
; -2.907 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 3.950      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.067      ;
; -3.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.067      ;
; -3.025 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.062      ;
; -3.025 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.062      ;
; -3.025 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.062      ;
; -3.025 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.062      ;
; -3.025 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.062      ;
; -3.025 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.062      ;
; -3.025 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.062      ;
; -3.025 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.062      ;
; -3.014 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.056      ;
; -3.014 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.056      ;
; -3.014 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.056      ;
; -3.014 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.056      ;
; -3.014 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.056      ;
; -3.014 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.056      ;
; -3.014 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.056      ;
; -3.014 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.056      ;
; -2.980 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 4.015      ;
; -2.980 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 4.015      ;
; -2.980 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 4.015      ;
; -2.980 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 4.015      ;
; -2.980 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 4.015      ;
; -2.980 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 4.015      ;
; -2.980 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[20] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 4.015      ;
; -2.967 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.004      ;
; -2.967 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.004      ;
; -2.967 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.004      ;
; -2.967 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.004      ;
; -2.967 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.004      ;
; -2.967 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.004      ;
; -2.967 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.004      ;
; -2.967 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[22] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 4.004      ;
; -2.904 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.944      ;
; -2.904 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.944      ;
; -2.904 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.944      ;
; -2.904 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.944      ;
; -2.904 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.944      ;
; -2.904 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.944      ;
; -2.904 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.944      ;
; -2.904 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.944      ;
; -2.857 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 3.892      ;
; -2.857 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 3.892      ;
; -2.857 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 3.892      ;
; -2.857 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 3.892      ;
; -2.857 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 3.892      ;
; -2.857 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 3.892      ;
; -2.857 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[20] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 3.892      ;
; -2.853 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.893      ;
; -2.853 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.893      ;
; -2.853 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.893      ;
; -2.853 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.893      ;
; -2.853 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.893      ;
; -2.853 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.893      ;
; -2.853 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.893      ;
; -2.853 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.893      ;
; -2.851 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.888      ;
; -2.851 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.888      ;
; -2.851 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.888      ;
; -2.851 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.888      ;
; -2.851 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.888      ;
; -2.851 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.888      ;
; -2.851 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.888      ;
; -2.851 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.888      ;
; -2.844 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.881      ;
; -2.844 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.881      ;
; -2.844 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.881      ;
; -2.844 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.881      ;
; -2.844 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.881      ;
; -2.844 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.881      ;
; -2.844 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.881      ;
; -2.844 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[22] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.881      ;
; -2.840 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.882      ;
; -2.840 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.882      ;
; -2.840 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.882      ;
; -2.840 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.882      ;
; -2.840 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.882      ;
; -2.840 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.882      ;
; -2.840 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.882      ;
; -2.840 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 3.882      ;
; -2.806 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 3.841      ;
; -2.806 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 3.841      ;
; -2.806 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 3.841      ;
; -2.806 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 3.841      ;
; -2.806 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 3.841      ;
; -2.806 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 3.841      ;
; -2.806 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[20] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 3.841      ;
; -2.800 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.837      ;
; -2.800 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.837      ;
; -2.800 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.837      ;
; -2.800 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.837      ;
; -2.800 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.837      ;
; -2.800 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.837      ;
; -2.800 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 3.837      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.464 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.010     ; 0.585      ;
; -2.035 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.012     ; 0.573      ;
; -1.808 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.226      ; 0.579      ;
; -1.801 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.004      ; 0.581      ;
; -1.797 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.234      ; 0.584      ;
; -1.791 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.236      ; 0.587      ;
; -1.781 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.237      ; 0.579      ;
; -1.710 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.236      ; 0.585      ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831:AN831|out_page_sample_available'                                                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.663 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.703      ;
; -0.650 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.586      ; 3.276      ;
; -0.648 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.688      ;
; -0.535 ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.613      ; 3.188      ;
; -0.505 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.545      ;
; -0.503 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.543      ;
; -0.495 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.535      ;
; -0.484 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.524      ;
; -0.483 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.523      ;
; -0.482 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.522      ;
; -0.477 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.517      ;
; -0.477 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.517      ;
; -0.471 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.511      ;
; -0.471 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.511      ;
; -0.471 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.511      ;
; -0.468 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.508      ;
; -0.467 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.507      ;
; -0.467 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.507      ;
; -0.467 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.507      ;
; -0.463 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.503      ;
; -0.462 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.502      ;
; -0.457 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.497      ;
; -0.321 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.001      ; 1.362      ;
; -0.309 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.349      ;
; -0.191 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.231      ;
; -0.191 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.231      ;
; -0.191 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.231      ;
; -0.190 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.230      ;
; -0.190 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.230      ;
; -0.187 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.227      ;
; -0.186 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.226      ;
; -0.185 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.225      ;
; -0.184 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.224      ;
; -0.183 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.223      ;
; -0.183 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.223      ;
; -0.182 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.222      ;
; -0.182 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.222      ;
; -0.181 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.221      ;
; -0.181 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.221      ;
; -0.179 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.219      ;
; -0.179 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.219      ;
; -0.179 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.219      ;
; -0.178 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.218      ;
; -0.177 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.217      ;
; -0.177 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.217      ;
; -0.177 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.217      ;
; -0.176 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.216      ;
; -0.175 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.215      ;
; -0.174 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.214      ;
; -0.173 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.213      ;
; -0.167 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.207      ;
; -0.066 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.619      ; 2.725      ;
; -0.062 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.624      ; 2.726      ;
; -0.048 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.620      ; 2.708      ;
; -0.028 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.068      ;
; -0.027 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.067      ;
; -0.026 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.066      ;
; -0.026 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.066      ;
; -0.024 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.064      ;
; -0.021 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.061      ;
; -0.007 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.047      ;
; 0.110  ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.622      ; 2.552      ;
; 0.112  ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.618      ; 2.546      ;
; 0.116  ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.622      ; 2.546      ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.362  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.500        ; 0.323      ; 0.805      ;
; 0.862  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 1.000        ; 0.323      ; 0.805      ;
; 11.837 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 8.205      ;
; 11.837 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 8.205      ;
; 11.837 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 8.205      ;
; 11.841 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.199      ;
; 11.841 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.199      ;
; 11.841 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.199      ;
; 11.841 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.199      ;
; 11.841 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.199      ;
; 11.841 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.199      ;
; 11.841 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.199      ;
; 11.841 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.199      ;
; 11.841 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.199      ;
; 11.841 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.199      ;
; 11.841 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.199      ;
; 11.841 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.199      ;
; 11.841 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.199      ;
; 11.979 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 8.063      ;
; 11.979 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 8.063      ;
; 11.979 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 8.063      ;
; 11.983 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.057      ;
; 11.983 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.057      ;
; 11.983 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.057      ;
; 11.983 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.057      ;
; 11.983 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.057      ;
; 11.983 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.057      ;
; 11.983 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.057      ;
; 11.983 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.057      ;
; 11.983 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.057      ;
; 11.983 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.057      ;
; 11.983 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.057      ;
; 11.983 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.057      ;
; 11.983 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.057      ;
; 12.150 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|start_delay                                                                                      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.021      ; 7.911      ;
; 12.155 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 7.887      ;
; 12.155 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 7.887      ;
; 12.155 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 7.887      ;
; 12.159 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.881      ;
; 12.159 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.881      ;
; 12.159 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.881      ;
; 12.159 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.881      ;
; 12.159 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.881      ;
; 12.159 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.881      ;
; 12.159 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.881      ;
; 12.159 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.881      ;
; 12.159 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.881      ;
; 12.159 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.881      ;
; 12.159 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.881      ;
; 12.159 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.881      ;
; 12.159 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.881      ;
; 12.179 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 7.863      ;
; 12.179 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 7.863      ;
; 12.179 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 7.863      ;
; 12.183 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.857      ;
; 12.183 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.857      ;
; 12.183 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.857      ;
; 12.183 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.857      ;
; 12.183 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.857      ;
; 12.183 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.857      ;
; 12.183 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.857      ;
; 12.183 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.857      ;
; 12.183 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.857      ;
; 12.183 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.857      ;
; 12.183 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.857      ;
; 12.183 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.857      ;
; 12.183 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.857      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.239 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 7.790      ;
; 12.292 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|start_delay                                                                                      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.021      ; 7.769      ;
; 12.345 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 7.697      ;
; 12.345 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 7.697      ;
; 12.345 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 7.697      ;
; 12.349 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
; 12.349 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.691      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                          ; Launch Clock                                                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.161 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK    ; 0.000        ; 3.356      ; 0.805      ;
; -2.661 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK    ; -0.500       ; 3.356      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.733  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.039      ;
; 0.735  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.739  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.045      ;
; 0.741  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.742  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.743  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.744  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.745  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.051      ;
; 0.746  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.747  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.748  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.749  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.750  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.056      ;
; 0.750  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.056      ;
; 0.751  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.057      ;
; 0.752  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.058      ;
; 0.756  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.062      ;
; 0.757  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.063      ;
; 0.758  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.064      ;
; 0.898  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.204      ;
; 0.899  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.205      ;
; 0.900  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.206      ;
; 0.902  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.208      ;
; 0.902  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.208      ;
; 0.903  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.209      ;
; 0.904  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.210      ;
; 0.906  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.212      ;
; 0.913  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.219      ;
; 0.915  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.221      ;
; 0.973  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.002     ; 1.277      ;
; 0.986  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 1.291      ;
; 1.032  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.001      ; 1.339      ;
; 1.037  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.001      ; 1.344      ;
; 1.045  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 1.350      ;
; 1.046  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.002     ; 1.350      ;
; 1.048  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.001      ; 1.355      ;
; 1.058  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[22] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 1.363      ;
; 1.064  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 1.369      ;
; 1.064  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 1.369      ;
; 1.068  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.374      ;
; 1.156  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.462      ;
; 1.161  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.467      ;
; 1.178  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.484      ;
; 1.203  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.002      ; 1.511      ;
; 1.213  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.001      ; 1.520      ;
; 1.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.521      ;
; 1.232  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.538      ;
; 1.232  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.538      ;
; 1.232  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.538      ;
; 1.232  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.538      ;
; 1.232  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.538      ;
; 1.232  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.538      ;
; 1.232  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.538      ;
; 1.232  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.538      ;
; 1.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.547      ;
; 1.247  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.553      ;
; 1.251  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.557      ;
; 1.388  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 1.691      ;
; 1.391  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 1.696      ;
; 1.399  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 1.702      ;
; 1.403  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 1.706      ;
; 1.414  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 1.717      ;
; 1.414  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[20] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 1.717      ;
; 1.438  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.744      ;
; 1.447  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.002      ; 1.755      ;
; 1.448  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.002      ; 1.756      ;
; 1.461  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.002      ; 1.769      ;
; 1.527  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.833      ;
; 1.542  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.002      ; 1.850      ;
; 1.552  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.002     ; 1.856      ;
; 1.554  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.003      ; 1.863      ;
; 1.573  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 1.878      ;
; 1.617  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.003      ; 1.926      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.962      ;
; 1.669  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.975      ;
; 1.674  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.980      ;
; 1.723  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.029      ;
; 1.727  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.033      ;
; 1.727  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.033      ;
; 1.742  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.048      ;
; 1.755  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.061      ;
; 1.760  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.066      ;
; 1.809  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.115      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iCLK_100'                                                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -3.132 ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; 0.000        ; 3.327      ; 0.805      ;
; -2.632 ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; -0.500       ; 3.327      ; 0.805      ;
; 0.499  ; AN831:AN831|state.available           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.805      ;
; 1.227  ; AN831:AN831|count_value[31]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.533      ;
; 1.541  ; AN831:AN831|state.available           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.847      ;
; 1.543  ; AN831:AN831|state.available           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.849      ;
; 1.546  ; AN831:AN831|state.available           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.852      ;
; 1.567  ; AN831:AN831|state.available           ; AN831:AN831|count_value[10]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 1.839      ;
; 1.568  ; AN831:AN831|state.available           ; AN831:AN831|count_value[7]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 1.840      ;
; 1.575  ; AN831:AN831|state.available           ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 1.847      ;
; 1.580  ; AN831:AN831|state.available           ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.886      ;
; 1.580  ; AN831:AN831|state.available           ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.886      ;
; 1.580  ; AN831:AN831|state.available           ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.886      ;
; 1.580  ; AN831:AN831|state.available           ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.886      ;
; 1.580  ; AN831:AN831|state.available           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.886      ;
; 1.580  ; AN831:AN831|state.available           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.886      ;
; 1.580  ; AN831:AN831|state.available           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.886      ;
; 1.647  ; AN831:AN831|state.available           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.953      ;
; 1.647  ; AN831:AN831|state.available           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.953      ;
; 1.648  ; AN831:AN831|state.available           ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.954      ;
; 1.898  ; AN831:AN831|state.available           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 2.170      ;
; 1.900  ; AN831:AN831|state.available           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 2.172      ;
; 1.900  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.206      ;
; 1.901  ; AN831:AN831|state.available           ; AN831:AN831|count_value[8]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 2.173      ;
; 1.902  ; AN831:AN831|state.available           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 2.174      ;
; 1.903  ; AN831:AN831|state.available           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 2.175      ;
; 2.005  ; AN831:AN831|state.available           ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.032     ; 2.279      ;
; 2.005  ; AN831:AN831|state.available           ; AN831:AN831|count_value[3]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.032     ; 2.279      ;
; 2.010  ; AN831:AN831|state.available           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.032     ; 2.284      ;
; 2.012  ; AN831:AN831|state.available           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.032     ; 2.286      ;
; 2.013  ; AN831:AN831|state.available           ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.032     ; 2.287      ;
; 2.014  ; AN831:AN831|state.available           ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.032     ; 2.288      ;
; 2.126  ; AN831:AN831|count_value[6]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.034      ; 2.466      ;
; 2.282  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.588      ;
; 2.307  ; AN831:AN831|state.available           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.032     ; 2.581      ;
; 2.308  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.614      ;
; 2.308  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.614      ;
; 2.308  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.614      ;
; 2.308  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.614      ;
; 2.308  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.614      ;
; 2.308  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.614      ;
; 2.308  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.614      ;
; 2.308  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.614      ;
; 2.308  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.614      ;
; 2.339  ; AN831:AN831|count_value[11]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.645      ;
; 2.341  ; AN831:AN831|count_value[29]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.647      ;
; 2.353  ; AN831:AN831|state.available           ; AN831:AN831|count_value[0]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.032     ; 2.627      ;
; 2.357  ; AN831:AN831|state.available           ; AN831:AN831|count_value[9]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.032     ; 2.631      ;
; 2.363  ; AN831:AN831|state.available           ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.032     ; 2.637      ;
; 2.364  ; AN831:AN831|state.available           ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.032     ; 2.638      ;
; 2.365  ; AN831:AN831|state.available           ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.032     ; 2.639      ;
; 2.367  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.673      ;
; 2.384  ; AN831:AN831|count_value[30]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.690      ;
; 2.414  ; AN831:AN831|count_value[31]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.032     ; 2.688      ;
; 2.512  ; AN831:AN831|count_value[14]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.818      ;
; 2.526  ; AN831:AN831|count_value[7]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.034      ; 2.866      ;
; 2.534  ; AN831:AN831|count_value[21]           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.840      ;
; 2.538  ; AN831:AN831|count_value[22]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.844      ;
; 2.567  ; AN831:AN831|count_value[20]           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.873      ;
; 2.590  ; AN831:AN831|count_value[22]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.896      ;
; 2.632  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.938      ;
; 2.632  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.938      ;
; 2.632  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.938      ;
; 2.675  ; AN831:AN831|count_value[18]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.981      ;
; 2.741  ; AN831:AN831|count_value[30]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.034      ; 3.081      ;
; 2.784  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.090      ;
; 2.788  ; AN831:AN831|count_value[18]           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.094      ;
; 2.806  ; AN831:AN831|count_value[19]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.112      ;
; 2.827  ; AN831:AN831|count_value[29]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.034      ; 3.167      ;
; 2.845  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.151      ;
; 2.862  ; AN831:AN831|count_value[29]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.168      ;
; 2.867  ; AN831:AN831|count_value[12]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.173      ;
; 2.870  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.176      ;
; 2.884  ; AN831:AN831|count_value[8]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.034      ; 3.224      ;
; 2.904  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.034      ; 3.244      ;
; 2.929  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.034      ; 3.269      ;
; 2.939  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.245      ;
; 2.942  ; AN831:AN831|count_value[10]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.034      ; 3.282      ;
; 2.964  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.270      ;
; 3.038  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.344      ;
; 3.041  ; AN831:AN831|count_value[21]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.347      ;
; 3.042  ; AN831:AN831|count_value[13]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.348      ;
; 3.047  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 3.319      ;
; 3.047  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[7]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 3.319      ;
; 3.047  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[8]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 3.319      ;
; 3.047  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[10]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 3.319      ;
; 3.047  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 3.319      ;
; 3.047  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 3.319      ;
; 3.047  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 3.319      ;
; 3.047  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 3.319      ;
; 3.050  ; AN831:AN831|count_value[20]           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.356      ;
; 3.098  ; AN831:AN831|count_value[16]           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.404      ;
; 3.130  ; AN831:AN831|count_value[20]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.436      ;
; 3.134  ; AN831:AN831|count_value[17]           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.440      ;
; 3.141  ; AN831:AN831|count_value[19]           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.447      ;
; 3.141  ; AN831:AN831|count_value[18]           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.447      ;
; 3.179  ; AN831:AN831|count_value[8]            ; AN831:AN831|count_value[8]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.485      ;
; 3.196  ; AN831:AN831|count_value[4]            ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.502      ;
; 3.207  ; AN831:AN831|count_value[6]            ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.034      ; 3.547      ;
; 3.207  ; AN831:AN831|count_value[6]            ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.034      ; 3.547      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                             ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.161 ; AN831:AN831|start_delay                                                                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 2.910      ; 1.055      ;
; -2.157 ; AN831:AN831|start_delay                                                                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 2.910      ; 1.059      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.739  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.045      ;
; 0.742  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.048      ;
; 0.743  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.049      ;
; 0.744  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.050      ;
; 0.796  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.102      ;
; 0.911  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.217      ;
; 0.928  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.234      ;
; 0.929  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.235      ;
; 0.973  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.279      ;
; 0.974  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.280      ;
; 1.034  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.340      ;
; 1.059  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.367      ;
; 1.106  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.412      ;
; 1.145  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.451      ;
; 1.161  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.467      ;
; 1.163  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.469      ;
; 1.164  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.470      ;
; 1.166  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.472      ;
; 1.167  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.473      ;
; 1.167  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.473      ;
; 1.169  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.475      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.483      ;
; 1.199  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.505      ;
; 1.207  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.515      ;
; 1.209  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.515      ;
; 1.213  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.519      ;
; 1.234  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.540      ;
; 1.235  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.541      ;
; 1.249  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.555      ;
; 1.264  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.000      ; 1.070      ;
; 1.284  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.000      ; 1.090      ;
; 1.312  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 1.619      ;
; 1.314  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 1.621      ;
; 1.317  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 1.624      ;
; 1.317  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 1.624      ;
; 1.454  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 1.761      ;
; 1.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.805      ;
; 1.519  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.827      ;
; 1.530  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 1.837      ;
; 1.535  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 1.842      ;
; 1.551  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.859      ;
; 1.552  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.858      ;
; 1.553  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.859      ;
; 1.555  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.861      ;
; 1.556  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.862      ;
; 1.561  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.867      ;
; 1.561  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.869      ;
; 1.574  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.880      ;
; 1.589  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.000      ; 1.395      ;
; 1.619  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.925      ;
; 1.625  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.931      ;
; 1.677  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.981      ;
; 1.678  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.982      ;
; 1.678  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.982      ;
; 1.684  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.988      ;
; 1.687  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.000      ; 1.493      ;
; 1.773  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 2.081      ;
; 1.781  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.087      ;
; 1.806  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.112      ;
; 1.850  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.004     ; 2.152      ;
; 1.865  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.000      ; 1.671      ;
; 1.880  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.012     ; 2.174      ;
; 1.881  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.012     ; 2.175      ;
; 1.888  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; -0.004     ; 1.690      ;
; 1.889  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.007      ; 2.202      ;
; 1.904  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; -0.008     ; 1.702      ;
; 1.908  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.000      ; 1.714      ;
; 1.919  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.225      ;
; 1.928  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.234      ;
; 1.931  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 2.235      ;
; 1.937  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 2.241      ;
; 1.966  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; -0.019     ; 1.753      ;
; 1.968  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; -0.019     ; 1.755      ;
; 1.980  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.286      ;
; 2.038  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 2.346      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iCLK_11MHz'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.865 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.354      ; 2.099      ;
; -1.436 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start            ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.354      ; 2.528      ;
; -1.420 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; 0.000        ; 3.347      ; 2.537      ;
; -1.387 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.354      ; 2.577      ;
; -1.365 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.354      ; 2.099      ;
; -0.957 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.354      ; 3.007      ;
; -0.936 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start            ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.354      ; 2.528      ;
; -0.920 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; -0.500       ; 3.347      ; 2.537      ;
; -0.887 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.354      ; 2.577      ;
; -0.457 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.354      ; 3.007      ;
; -0.284 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[22]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.354      ; 3.680      ;
; -0.284 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[23]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.354      ; 3.680      ;
; -0.284 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[24]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.354      ; 3.680      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[1]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[2]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[4]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[7]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[8]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[9]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.348      ; 3.779      ;
; -0.165 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|send_valid                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.354      ; 3.799      ;
; -0.159 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.346      ; 3.797      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[0]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[1]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[2]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[3]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[4]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[5]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[6]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[7]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[8]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[9]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[10]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[11]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[12]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[13]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[14]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.012  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[15]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.356      ; 3.978      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.020  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.351      ; 3.981      ;
; 0.216  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[22]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.354      ; 3.680      ;
; 0.216  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[23]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.354      ; 3.680      ;
; 0.216  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[24]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.354      ; 3.680      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[19]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[20]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[21]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[22]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[23]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[24]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[25]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[26]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[27]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[28]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[29]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[30]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.227  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[31]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.352      ; 4.189      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[1]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[2]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[4]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[7]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[8]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[9]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.321  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.348      ; 3.779      ;
; 0.335  ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|send_valid                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.354      ; 3.799      ;
; 0.341  ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.346      ; 3.797      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                    ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.497 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[13]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.244      ; 1.053      ;
; -0.345 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[16]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.244      ; 1.205      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[12]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.244      ; 1.208      ;
; 0.166  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[0]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.238      ; 1.710      ;
; 0.167  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.238      ; 1.711      ;
; 0.195  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[8]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.238      ; 1.739      ;
; 0.199  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[20]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.227      ; 1.732      ;
; 0.211  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[3]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.228      ; 1.745      ;
; 0.212  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[3]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.228      ; 1.746      ;
; 0.213  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[10]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.230      ; 1.749      ;
; 0.217  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[18]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.247      ; 1.770      ;
; 0.217  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[22] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[22]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.228      ; 1.751      ;
; 0.220  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[22] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[22]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.228      ; 1.754      ;
; 0.228  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[16]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.242      ; 1.776      ;
; 0.235  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[14]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.243      ; 1.784      ;
; 0.236  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[17]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.247      ; 1.789      ;
; 0.237  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[14]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.243      ; 1.786      ;
; 0.237  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[9]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.242      ; 1.785      ;
; 0.237  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[13]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.244      ; 1.787      ;
; 0.238  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[9]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.242      ; 1.786      ;
; 0.238  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[17]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.247      ; 1.791      ;
; 0.238  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[19]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.243      ; 1.787      ;
; 0.240  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[15]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.242      ; 1.788      ;
; 0.240  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[15]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.242      ; 1.788      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[12]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.244      ; 1.791      ;
; 0.242  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[7]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.244      ; 1.792      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[5]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.247      ; 1.796      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[5]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.247      ; 1.796      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[11]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.245      ; 1.794      ;
; 0.244  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[7]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.244      ; 1.794      ;
; 0.246  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[11]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.245      ; 1.797      ;
; 0.246  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[6]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.247      ; 1.799      ;
; 0.247  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[6]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.247      ; 1.800      ;
; 0.249  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[21]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.242      ; 1.797      ;
; 0.251  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[21]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.242      ; 1.799      ;
; 0.283  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[23]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.238      ; 1.827      ;
; 0.389  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[2]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.245      ; 1.940      ;
; 0.394  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.245      ; 1.945      ;
; 0.395  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.245      ; 1.946      ;
; 0.398  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[20]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.243      ; 1.947      ;
; 0.401  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[2]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.245      ; 1.952      ;
; 0.402  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[18]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.243      ; 1.951      ;
; 0.499  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.805      ;
; 0.536  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[8]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.227      ; 2.069      ;
; 0.548  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[4]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.227      ; 2.081      ;
; 0.550  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[10]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.225      ; 2.081      ;
; 0.554  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[23]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.227      ; 2.087      ;
; 0.560  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[19]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.225      ; 2.091      ;
; 0.574  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[4]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.240      ; 2.120      ;
; 0.732  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[94]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[118]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.038      ;
; 0.733  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[81]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[105]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.039      ;
; 0.734  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[78]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[102]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.040      ;
; 0.735  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[264]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[288]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.041      ;
; 0.735  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[283]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[307]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.041      ;
; 0.737  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[272]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[296]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.043      ;
; 0.738  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[85]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[109]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.044      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[54]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[78]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[251]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[275]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[244]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[268]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[276]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[300]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[140]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[164]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[191]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[215]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[72]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[96]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[59]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[83]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[38]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[62]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[185]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[209]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[255]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[279]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[118]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[142]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[235]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[259]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[145]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[169]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[74]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[98]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[52]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[76]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[5]                          ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[29]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[82]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[106]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[86]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[110]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[112]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[136]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[139]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[163]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[46]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[70]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[95]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[119]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[263]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[287]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[290]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[314]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[314]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[338]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.049      ;
; 0.744  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[152]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[176]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[153]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[177]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[37]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[61]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[208]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[232]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[40]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[64]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.050      ;
; 0.745  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[122]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[146]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.051      ;
; 0.745  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[179]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[203]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.051      ;
; 0.745  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[211]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[235]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.051      ;
; 0.745  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[311]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[335]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.051      ;
; 0.745  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[121]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[145]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.051      ;
; 0.746  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[155]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[179]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[42]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[66]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.052      ;
; 0.747  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[101]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[125]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[79]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[103]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[35]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[59]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[242]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[266]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[273]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[297]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[291]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[315]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.053      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.128 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.323      ; 0.805      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; -0.500       ; 0.323      ; 0.805      ;
; 0.499  ; AN831:AN831|cnt[0]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.753  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 0.753  ; AN831:AN831|cnt[31]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 1.159  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.166  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.166  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.168  ; AN831:AN831|cnt[2]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.169  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.172  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.175  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.175  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.175  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[7]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[23]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.182  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.488      ;
; 1.183  ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.489      ;
; 1.186  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.492      ;
; 1.213  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.213  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[19]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[26]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[21]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[22]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[28]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.229  ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.535      ;
; 1.230  ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.637  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.645  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.951      ;
; 1.645  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.951      ;
; 1.648  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.651  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.957      ;
; 1.651  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.957      ;
; 1.654  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.654  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.654  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.661  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.967      ;
; 1.665  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.971      ;
; 1.693  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.693  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831:AN831|out_page_sample_available'                                                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.618 ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.622      ; 2.546      ;
; 0.622 ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.618      ; 2.546      ;
; 0.624 ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.622      ; 2.552      ;
; 0.741 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.047      ;
; 0.755 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.061      ;
; 0.758 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.064      ;
; 0.760 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.066      ;
; 0.760 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.066      ;
; 0.761 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.067      ;
; 0.762 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.068      ;
; 0.782 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.620      ; 2.708      ;
; 0.796 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.624      ; 2.726      ;
; 0.800 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.619      ; 2.725      ;
; 0.901 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.207      ;
; 0.907 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.213      ;
; 0.908 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.214      ;
; 0.909 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.215      ;
; 0.910 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.216      ;
; 0.911 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.217      ;
; 0.911 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.217      ;
; 0.911 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.217      ;
; 0.912 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.218      ;
; 0.913 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.219      ;
; 0.913 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.219      ;
; 0.913 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.219      ;
; 0.915 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.221      ;
; 0.915 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.221      ;
; 0.916 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.222      ;
; 0.916 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.222      ;
; 0.917 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.223      ;
; 0.917 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.223      ;
; 0.918 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.224      ;
; 0.919 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.225      ;
; 0.920 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.226      ;
; 0.921 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.227      ;
; 0.924 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.230      ;
; 0.924 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.230      ;
; 0.925 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.231      ;
; 0.925 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.231      ;
; 0.925 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.231      ;
; 1.043 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.349      ;
; 1.055 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.001      ; 1.362      ;
; 1.191 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.497      ;
; 1.196 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.502      ;
; 1.197 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.503      ;
; 1.201 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.507      ;
; 1.201 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.507      ;
; 1.201 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.507      ;
; 1.202 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.508      ;
; 1.205 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.511      ;
; 1.205 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.511      ;
; 1.205 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.511      ;
; 1.211 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.517      ;
; 1.211 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.517      ;
; 1.216 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.522      ;
; 1.217 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.523      ;
; 1.218 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.524      ;
; 1.229 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.535      ;
; 1.237 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.543      ;
; 1.239 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.545      ;
; 1.269 ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.613      ; 3.188      ;
; 1.382 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.688      ;
; 1.384 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.586      ; 3.276      ;
; 1.397 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.703      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.700 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.678      ; 2.378      ;
; 1.369 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.656      ; 3.025      ;
; 1.409 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.669      ; 3.078      ;
; 1.517 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.647      ; 3.164      ;
; 1.535 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.940      ; 3.475      ;
; 1.740 ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.089      ; 1.829      ;
; 1.831 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.949      ; 3.780      ;
; 1.896 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.935      ; 3.831      ;
; 1.933 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.696      ; 3.629      ;
; 1.937 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.673      ; 3.610      ;
; 1.954 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.693      ; 3.647      ;
; 1.983 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.651      ; 3.634      ;
; 2.007 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.702      ; 3.709      ;
; 2.019 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.705      ; 3.724      ;
; 2.044 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.091      ; 2.135      ;
; 2.055 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.700      ; 3.755      ;
; 2.063 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.088      ; 2.151      ;
; 2.069 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.714      ; 3.783      ;
; 2.076 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.330      ; 2.406      ;
; 2.086 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.708      ; 3.794      ;
; 2.091 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.926      ; 4.017      ;
; 2.128 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.937      ; 4.065      ;
; 2.140 ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.091      ; 2.231      ;
; 2.181 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.695      ; 3.876      ;
; 2.241 ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.088      ; 2.329      ;
; 2.252 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.330      ; 2.582      ;
; 2.273 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.944      ; 4.217      ;
; 2.346 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.065      ; 2.411      ;
; 2.373 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.089      ; 2.462      ;
; 2.408 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.315      ; 2.723      ;
; 2.432 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.703      ; 4.135      ;
; 2.480 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.089      ; 2.569      ;
; 2.486 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.707      ; 4.193      ;
; 2.493 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.705      ; 4.198      ;
; 2.524 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.065      ; 2.589      ;
; 2.533 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.070      ; 2.603      ;
; 2.573 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.716      ; 4.289      ;
; 2.575 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.958      ; 4.533      ;
; 2.583 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.089      ; 2.672      ;
; 2.619 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.709      ; 4.328      ;
; 2.620 ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.089      ; 2.709      ;
; 2.627 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.094      ; 2.721      ;
; 2.628 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.091      ; 2.719      ;
; 2.644 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.930      ; 4.574      ;
; 2.651 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.330      ; 2.981      ;
; 2.662 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.717      ; 4.379      ;
; 2.668 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.714      ; 4.382      ;
; 2.698 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.091      ; 2.789      ;
; 2.742 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.923      ; 4.665      ;
; 2.756 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.665      ; 4.421      ;
; 2.758 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.089      ; 2.847      ;
; 2.782 ; mTransmitter:mTransmitter|data_buff[3][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.095      ; 2.877      ;
; 2.783 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.091      ; 2.874      ;
; 2.806 ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.088      ; 2.894      ;
; 2.806 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.088      ; 2.894      ;
; 2.807 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.315      ; 3.122      ;
; 2.808 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.330      ; 3.138      ;
; 2.824 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.089      ; 2.913      ;
; 2.826 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.091      ; 2.917      ;
; 2.894 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.091      ; 2.985      ;
; 2.905 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.330      ; 3.235      ;
; 2.911 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.944      ; 4.855      ;
; 2.919 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.687      ; 4.606      ;
; 2.925 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.088      ; 3.013      ;
; 2.927 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.065      ; 2.992      ;
; 2.986 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.088      ; 3.074      ;
; 2.998 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.702      ; 4.700      ;
; 3.022 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.065      ; 3.087      ;
; 3.035 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.070      ; 3.105      ;
; 3.057 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.088      ; 3.145      ;
; 3.081 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.070      ; 3.151      ;
; 3.082 ; mTransmitter:mTransmitter|data_buff[2][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.065      ; 3.147      ;
; 3.087 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.089      ; 3.176      ;
; 3.139 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.315      ; 3.454      ;
; 3.141 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.330      ; 3.471      ;
; 3.142 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.723      ; 4.865      ;
; 3.184 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.094      ; 3.278      ;
; 3.189 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.088      ; 3.277      ;
; 3.218 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.070      ; 3.288      ;
; 3.257 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.065      ; 3.322      ;
; 3.287 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.330      ; 3.617      ;
; 3.353 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.644      ; 4.997      ;
; 3.370 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.070      ; 3.440      ;
; 3.377 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.091      ; 3.468      ;
; 3.379 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.315      ; 3.694      ;
; 3.388 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.666      ; 5.054      ;
; 3.442 ; mTransmitter:mTransmitter|data_buff[4][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.094      ; 3.536      ;
; 3.453 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.315      ; 3.768      ;
; 3.529 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.070      ; 3.599      ;
; 3.539 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.315      ; 3.854      ;
; 3.610 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.094      ; 3.704      ;
; 3.614 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.330      ; 3.944      ;
; 3.636 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.315      ; 3.951      ;
; 3.659 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.095      ; 3.754      ;
; 3.659 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.065      ; 3.724      ;
; 3.672 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.070      ; 3.742      ;
; 3.717 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.315      ; 4.032      ;
; 3.771 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.065      ; 3.836      ;
; 3.776 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.070      ; 3.846      ;
; 3.833 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.095      ; 3.928      ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.842 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.237      ; 0.579      ;
; 0.849 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.236      ; 0.585      ;
; 0.850 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.234      ; 0.584      ;
; 0.851 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.236      ; 0.587      ;
; 0.853 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.226      ; 0.579      ;
; 1.077 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.004      ; 0.581      ;
; 1.085 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.012     ; 0.573      ;
; 1.095 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.010     ; 0.585      ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_11MHz'                                                                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; iCLK_11MHz ; Rise       ; iCLK_11MHz                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_BCLK'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[20] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[20] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[22] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[22] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                 ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[21] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[21] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[22] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[22] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[23] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[23] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[24] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[24] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[26] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[26] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[29] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[29] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[30] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[30] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[10]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[10]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[11]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[11]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[120]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[120]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[121]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[121]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[122]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[122]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[123]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[123]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[124]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[124]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[125]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[125]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[126]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[126]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[127]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[127]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[128]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[128]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[129]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[129]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[12]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[12]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[130]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[130]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[131]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[131]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[132]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[132]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[133]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[133]      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                        ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datab                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datab                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_100'                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 1.261 ; 1.261 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 0.963 ; 0.963 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; -0.571 ; -0.571 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; -0.697 ; -0.697 ; Rise       ; AUD_BCLK        ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 10.218 ; 10.218 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.475  ; 8.475  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;        ; 5.910  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 18.146 ; 18.146 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 19.117 ; 19.117 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 5.910  ; 10.218 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.475  ; 8.475  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;        ; 5.910  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 10.952 ; 10.952 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 16.840 ; 16.840 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.437 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.437 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.437     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.437     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; iCLK_100                                                                                                              ; -14.221 ; -112.317      ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -1.420  ; -692.022      ;
; iCLK_11MHz                                                                                                            ; -1.402  ; -110.584      ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; -1.345  ; -6.584        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -0.678  ; -23.474       ;
; AUD_BCLK                                                                                                              ; -0.381  ; -23.726       ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; -0.352  ; -1.477        ;
; AN831:AN831|out_page_sample_available                                                                                 ; 0.301   ; 0.000         ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 0.462   ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; AUD_BCLK                                                                                                              ; -1.738 ; -1.738        ;
; iCLK_100                                                                                                              ; -1.710 ; -1.710        ;
; iCLK_11MHz                                                                                                            ; -1.374 ; -78.509       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -1.236 ; -2.470        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; -0.082 ; -0.082        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -0.029 ; -0.029        ;
; AN831:AN831|out_page_sample_available                                                                                 ; 0.237  ; 0.000         ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; 0.455  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0.592  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_11MHz                                                                                                            ; -1.380 ; -112.380      ;
; AUD_BCLK                                                                                                              ; -1.380 ; -83.380       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -0.500 ; -728.000      ;
; AN831:AN831|out_page_sample_available                                                                                 ; -0.500 ; -64.000       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -0.500 ; -62.000       ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; 0.500  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0.500  ; 0.000         ;
; iCLK_100                                                                                                              ; 4.000  ; 0.000         ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 9.000  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iCLK_100'                                                                                                                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                             ; To Node                 ; Launch Clock                                                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -14.221 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[168] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.985     ;
; -14.174 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[169] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.938     ;
; -14.151 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[72]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.916     ;
; -14.129 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[170] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.893     ;
; -14.121 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[168] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.890     ;
; -14.121 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[360] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.886     ;
; -14.113 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[171] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.877     ;
; -14.099 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[168] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.863     ;
; -14.099 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[168] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.863     ;
; -14.099 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[361] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.864     ;
; -14.099 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[73]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.864     ;
; -14.074 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[169] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.843     ;
; -14.064 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[362] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.829     ;
; -14.057 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[74]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.822     ;
; -14.052 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[169] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.816     ;
; -14.052 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[169] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.816     ;
; -14.051 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[72]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.262     ; 14.821     ;
; -14.049 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.266     ; 14.815     ;
; -14.031 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[75]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.796     ;
; -14.029 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.266     ; 14.795     ;
; -14.029 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[170] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.798     ;
; -14.029 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[72]  ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.794     ;
; -14.029 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[72]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.794     ;
; -14.024 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.266     ; 14.790     ;
; -14.021 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[360] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.262     ; 14.791     ;
; -14.013 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[171] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.782     ;
; -14.012 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[172] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.776     ;
; -14.012 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[363] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.777     ;
; -14.007 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[170] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.771     ;
; -14.007 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[170] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.771     ;
; -13.999 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[361] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.262     ; 14.769     ;
; -13.999 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[360] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.764     ;
; -13.999 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[360] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.764     ;
; -13.999 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[73]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.262     ; 14.769     ;
; -13.994 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.266     ; 14.760     ;
; -13.991 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[171] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.755     ;
; -13.991 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[171] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.755     ;
; -13.990 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[168] ; AN831:AN831|out_page[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.759     ;
; -13.990 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[173] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.754     ;
; -13.977 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[361] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.742     ;
; -13.977 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[361] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.742     ;
; -13.977 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[73]  ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.742     ;
; -13.977 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[73]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.742     ;
; -13.964 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[362] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.262     ; 14.734     ;
; -13.961 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[168] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.730     ;
; -13.957 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[74]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.262     ; 14.727     ;
; -13.949 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.261     ; 14.720     ;
; -13.943 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[169] ; AN831:AN831|out_page[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.712     ;
; -13.942 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[362] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.707     ;
; -13.942 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[362] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.707     ;
; -13.941 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[174] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.705     ;
; -13.939 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[76]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.704     ;
; -13.937 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[364] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.702     ;
; -13.935 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[74]  ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.700     ;
; -13.935 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[74]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.700     ;
; -13.931 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[75]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.262     ; 14.701     ;
; -13.929 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.261     ; 14.700     ;
; -13.927 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.266     ; 14.693     ;
; -13.927 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.266     ; 14.693     ;
; -13.924 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.261     ; 14.695     ;
; -13.922 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[168] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.691     ;
; -13.920 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[72]  ; AN831:AN831|out_page[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.262     ; 14.690     ;
; -13.918 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[367] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.683     ;
; -13.918 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[77]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.683     ;
; -13.914 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[169] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.683     ;
; -13.912 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[172] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.681     ;
; -13.912 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[363] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.262     ; 14.682     ;
; -13.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[75]  ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.674     ;
; -13.909 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[75]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.674     ;
; -13.908 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[175] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.672     ;
; -13.907 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.266     ; 14.673     ;
; -13.907 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.266     ; 14.673     ;
; -13.904 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[168] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.673     ;
; -13.902 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.266     ; 14.668     ;
; -13.902 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.266     ; 14.668     ;
; -13.898 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[170] ; AN831:AN831|out_page[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.667     ;
; -13.894 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.261     ; 14.665     ;
; -13.891 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[72]  ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.262     ; 14.661     ;
; -13.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[173] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.659     ;
; -13.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[172] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.654     ;
; -13.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[363] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.655     ;
; -13.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[172] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.654     ;
; -13.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[363] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.655     ;
; -13.890 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[360] ; AN831:AN831|out_page[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.262     ; 14.660     ;
; -13.885 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[365] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.650     ;
; -13.882 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[171] ; AN831:AN831|out_page[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.651     ;
; -13.875 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[169] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.644     ;
; -13.872 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.266     ; 14.638     ;
; -13.872 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.266     ; 14.638     ;
; -13.869 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[176] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.633     ;
; -13.869 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[170] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.263     ; 14.638     ;
; -13.868 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[173] ; AN831:AN831|out_page[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.632     ;
; -13.868 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[173] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.632     ;
; -13.868 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[361] ; AN831:AN831|out_page[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.262     ; 14.638     ;
; -13.868 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[73]  ; AN831:AN831|out_page[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.262     ; 14.638     ;
; -13.867 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[366] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.632     ;
; -13.867 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[78]  ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.267     ; 14.632     ;
; -13.867 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[268] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.266     ; 14.633     ;
; -13.866 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[179] ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.268     ; 14.630     ;
; -13.861 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[360] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.262     ; 14.631     ;
+---------+-------------------------------------------------------------------------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.420 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.006     ; 2.446      ;
; -1.396 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.006     ; 2.422      ;
; -1.369 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.003     ; 2.398      ;
; -1.356 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.400      ;
; -1.356 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.400      ;
; -1.356 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.400      ;
; -1.356 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.400      ;
; -1.356 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[268]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.400      ;
; -1.356 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[269]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.400      ;
; -1.356 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[270]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.400      ;
; -1.356 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[271]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.400      ;
; -1.356 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[272]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.400      ;
; -1.356 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[273]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.400      ;
; -1.356 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[274]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.400      ;
; -1.356 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[275]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.400      ;
; -1.355 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.399      ;
; -1.355 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.399      ;
; -1.355 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.399      ;
; -1.355 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.399      ;
; -1.355 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[268]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.399      ;
; -1.355 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[269]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.399      ;
; -1.355 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[270]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.399      ;
; -1.355 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[271]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.399      ;
; -1.355 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[272]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.399      ;
; -1.355 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[273]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.399      ;
; -1.355 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[274]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.399      ;
; -1.355 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[275]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.399      ;
; -1.352 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.393      ;
; -1.352 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.393      ;
; -1.352 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.393      ;
; -1.352 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.393      ;
; -1.352 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[268]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.393      ;
; -1.352 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[269]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.393      ;
; -1.352 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[270]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.393      ;
; -1.352 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[271]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.393      ;
; -1.352 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[272]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.393      ;
; -1.352 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[273]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.393      ;
; -1.352 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[274]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.393      ;
; -1.352 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[275]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.393      ;
; -1.348 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.000      ; 2.380      ;
; -1.345 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.389      ;
; -1.345 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.389      ;
; -1.345 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.389      ;
; -1.345 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.389      ;
; -1.345 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[268]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.389      ;
; -1.345 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[269]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.389      ;
; -1.345 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[270]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.389      ;
; -1.345 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[271]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.389      ;
; -1.345 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[272]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.389      ;
; -1.345 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[273]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.389      ;
; -1.345 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[274]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.389      ;
; -1.345 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[275]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.012      ; 2.389      ;
; -1.342 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.383      ;
; -1.342 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.383      ;
; -1.342 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.383      ;
; -1.342 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.383      ;
; -1.342 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[268]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.383      ;
; -1.342 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[269]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.383      ;
; -1.342 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[270]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.383      ;
; -1.342 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[271]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.383      ;
; -1.342 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[272]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.383      ;
; -1.342 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[273]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.383      ;
; -1.342 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[274]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.383      ;
; -1.342 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[275]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.383      ;
; -1.325 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.366      ;
; -1.325 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.366      ;
; -1.325 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.366      ;
; -1.325 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.366      ;
; -1.325 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[268]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.366      ;
; -1.325 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[269]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.366      ;
; -1.325 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[270]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.366      ;
; -1.325 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[271]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.366      ;
; -1.325 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[272]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.366      ;
; -1.325 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[273]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.366      ;
; -1.325 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[274]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.366      ;
; -1.325 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[275]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.009      ; 2.366      ;
; -1.317 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[264]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 2.364      ;
; -1.317 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[265]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 2.364      ;
; -1.317 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[266]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 2.364      ;
; -1.317 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[267]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 2.364      ;
; -1.317 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[268]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 2.364      ;
; -1.317 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[269]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 2.364      ;
; -1.317 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[270]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 2.364      ;
; -1.317 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[271]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 2.364      ;
; -1.317 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[272]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 2.364      ;
; -1.317 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[273]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 2.364      ;
; -1.317 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[274]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 2.364      ;
; -1.317 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[275]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.015      ; 2.364      ;
; -1.316 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.006     ; 2.342      ;
; -1.314 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[372]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.014      ; 2.360      ;
; -1.314 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[373]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.014      ; 2.360      ;
; -1.314 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[374]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.014      ; 2.360      ;
; -1.314 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[375]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.014      ; 2.360      ;
; -1.314 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[376]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.014      ; 2.360      ;
; -1.314 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[377]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.014      ; 2.360      ;
; -1.314 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[378]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.014      ; 2.360      ;
; -1.314 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[379]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.014      ; 2.360      ;
; -1.314 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[380]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.014      ; 2.360      ;
; -1.314 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[381]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.014      ; 2.360      ;
; -1.314 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[382]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; 0.014      ; 2.360      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iCLK_11MHz'                                                                                                                                                           ;
+--------+-----------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.402 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.019     ; 2.415      ;
; -1.329 ; mTransmitter:mTransmitter|ticker[0]           ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.018     ; 2.343      ;
; -1.317 ; mTransmitter:mTransmitter|ticker[25]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.019     ; 2.330      ;
; -1.298 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.005      ; 2.335      ;
; -1.288 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.019     ; 2.301      ;
; -1.268 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|y_counter[2]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.005     ; 2.295      ;
; -1.258 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.019     ; 2.271      ;
; -1.225 ; mTransmitter:mTransmitter|ticker[0]           ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.263      ;
; -1.222 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|current_state.finish            ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.006     ; 2.248      ;
; -1.213 ; mTransmitter:mTransmitter|ticker[25]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.005      ; 2.250      ;
; -1.195 ; mTransmitter:mTransmitter|ticker[0]           ; mTransmitter:mTransmitter|y_counter[2]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.004     ; 2.223      ;
; -1.191 ; mTransmitter:mTransmitter|ticker[31]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.019     ; 2.204      ;
; -1.184 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.005      ; 2.221      ;
; -1.183 ; mTransmitter:mTransmitter|ticker[25]          ; mTransmitter:mTransmitter|y_counter[2]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.005     ; 2.210      ;
; -1.182 ; mTransmitter:mTransmitter|ticker[17]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.019     ; 2.195      ;
; -1.175 ; mTransmitter:mTransmitter|ticker[0]           ; mTransmitter:mTransmitter|ticker[24]                      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 2.205      ;
; -1.163 ; mTransmitter:mTransmitter|ticker[28]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.019     ; 2.176      ;
; -1.154 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.005      ; 2.191      ;
; -1.154 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|y_counter[2]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.005     ; 2.181      ;
; -1.149 ; mTransmitter:mTransmitter|ticker[0]           ; mTransmitter:mTransmitter|current_state.finish            ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.005     ; 2.176      ;
; -1.142 ; mTransmitter:mTransmitter|ticker[1]           ; mTransmitter:mTransmitter|ticker[24]                      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 2.172      ;
; -1.137 ; mTransmitter:mTransmitter|ticker[25]          ; mTransmitter:mTransmitter|current_state.finish            ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.006     ; 2.163      ;
; -1.132 ; mTransmitter:mTransmitter|ticker[24]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.016     ; 2.148      ;
; -1.125 ; mTransmitter:mTransmitter|ticker[11]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.018     ; 2.139      ;
; -1.124 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|y_counter[2]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.005     ; 2.151      ;
; -1.123 ; mTransmitter:mTransmitter|ticker[29]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.019     ; 2.136      ;
; -1.114 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.004     ; 2.142      ;
; -1.114 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.004     ; 2.142      ;
; -1.114 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.004     ; 2.142      ;
; -1.114 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.004     ; 2.142      ;
; -1.113 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|current_state.send              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.010     ; 2.135      ;
; -1.108 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|current_state.finish            ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.006     ; 2.134      ;
; -1.108 ; mTransmitter:mTransmitter|ticker[2]           ; mTransmitter:mTransmitter|ticker[24]                      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.103 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 2.138      ;
; -1.102 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|x_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.007     ; 2.127      ;
; -1.102 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|x_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.007     ; 2.127      ;
; -1.102 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|x_counter[2]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.007     ; 2.127      ;
; -1.102 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.001     ; 2.133      ;
; -1.102 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.001     ; 2.133      ;
; -1.097 ; mTransmitter:mTransmitter|ticker[3]           ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.018     ; 2.111      ;
; -1.094 ; mTransmitter:mTransmitter|ticker[18]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.019     ; 2.107      ;
; -1.092 ; mTransmitter:mTransmitter|ticker[1]           ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.018     ; 2.106      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.091 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.129      ;
; -1.087 ; mTransmitter:mTransmitter|ticker[31]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.005      ; 2.124      ;
; -1.087 ; mTransmitter:mTransmitter|ticker[4]           ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.018     ; 2.101      ;
; -1.086 ; mTransmitter:mTransmitter|ticker[3]           ; mTransmitter:mTransmitter|ticker[24]                      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 2.116      ;
; -1.078 ; mTransmitter:mTransmitter|ticker[17]          ; mTransmitter:mTransmitter|y_counter[0]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.005      ; 2.115      ;
; -1.078 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|current_state.finish            ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.006     ; 2.104      ;
; -1.074 ; mTransmitter:mTransmitter|mTXD:txd|ticker[21] ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.002      ; 2.108      ;
; -1.074 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.002      ; 2.108      ;
; -1.073 ; mTransmitter:mTransmitter|ticker[30]          ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.019     ; 2.086      ;
; -1.069 ; mTransmitter:mTransmitter|mTXD:txd|ticker[17] ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.004     ; 2.097      ;
; -1.069 ; mTransmitter:mTransmitter|mTXD:txd|ticker[17] ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.004     ; 2.097      ;
; -1.065 ; mTransmitter:mTransmitter|ticker[6]           ; mTransmitter:mTransmitter|y_counter[1]                    ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.018     ; 2.079      ;
+--------+-----------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.345 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.405      ; 1.796      ;
; -1.285 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.088     ; 1.243      ;
; -1.273 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.088     ; 1.231      ;
; -1.243 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.088     ; 1.201      ;
; -1.238 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.088     ; 1.196      ;
; -1.220 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.088     ; 1.178      ;
; -1.168 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.396      ; 1.610      ;
; -1.131 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.381      ; 1.558      ;
; -1.112 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.088     ; 1.070      ;
; -1.077 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.088     ; 1.035      ;
; -1.053 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.391      ; 1.490      ;
; -0.959 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.412      ; 1.721      ;
; -0.959 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.080     ; 1.229      ;
; -0.952 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.088     ; 0.910      ;
; -0.893 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.389      ; 1.328      ;
; -0.885 ; mTransmitter:mTransmitter|data_buff[0][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.139     ; 1.354      ;
; -0.857 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.080     ; 1.127      ;
; -0.846 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.080     ; 1.116      ;
; -0.790 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.353      ; 1.751      ;
; -0.784 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.304      ; 1.693      ;
; -0.760 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.283      ; 1.639      ;
; -0.756 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.152     ; 1.200      ;
; -0.749 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.080     ; 1.019      ;
; -0.744 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.154     ; 1.195      ;
; -0.736 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.139     ; 1.205      ;
; -0.733 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.139     ; 1.202      ;
; -0.723 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.328      ; 1.656      ;
; -0.719 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.152     ; 1.163      ;
; -0.719 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.080     ; 0.989      ;
; -0.712 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.080     ; 0.982      ;
; -0.706 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.154     ; 1.157      ;
; -0.699 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.388      ; 1.437      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.403      ; 1.451      ;
; -0.684 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.152     ; 1.128      ;
; -0.673 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.140     ; 1.141      ;
; -0.650 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.398      ; 1.398      ;
; -0.641 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.152     ; 1.085      ;
; -0.634 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.348      ; 1.578      ;
; -0.634 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.307      ; 1.537      ;
; -0.632 ; mTransmitter:mTransmitter|data_buff[4][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.140     ; 1.100      ;
; -0.628 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.139     ; 1.094      ;
; -0.601 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.140     ; 1.069      ;
; -0.600 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.080     ; 0.870      ;
; -0.590 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.152     ; 1.034      ;
; -0.589 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 1.544      ;
; -0.588 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.154     ; 1.039      ;
; -0.587 ; mTransmitter:mTransmitter|data_buff[2][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.154     ; 1.038      ;
; -0.580 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.329      ; 1.517      ;
; -0.571 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 1.527      ;
; -0.569 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.142     ; 1.023      ;
; -0.551 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.080     ; 0.821      ;
; -0.549 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.152     ; 0.993      ;
; -0.548 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.344      ; 1.500      ;
; -0.545 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.154     ; 0.996      ;
; -0.540 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.141     ; 1.004      ;
; -0.534 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.152     ; 0.978      ;
; -0.533 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.142     ; 0.987      ;
; -0.532 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.142     ; 0.986      ;
; -0.522 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.154     ; 0.973      ;
; -0.514 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.142     ; 0.968      ;
; -0.506 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.142     ; 0.960      ;
; -0.505 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.141     ; 0.969      ;
; -0.482 ; mTransmitter:mTransmitter|data_buff[3][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.139     ; 0.951      ;
; -0.481 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.324      ; 1.401      ;
; -0.481 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.139     ; 0.947      ;
; -0.474 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.139     ; 0.940      ;
; -0.467 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.327      ; 1.399      ;
; -0.465 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.139     ; 0.931      ;
; -0.462 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.339      ; 1.397      ;
; -0.459 ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.142     ; 0.913      ;
; -0.449 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.341      ; 1.395      ;
; -0.445 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.141     ; 0.909      ;
; -0.444 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.139     ; 0.910      ;
; -0.441 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.396      ; 1.187      ;
; -0.441 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.140     ; 0.909      ;
; -0.438 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.152     ; 0.882      ;
; -0.436 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.326      ; 1.367      ;
; -0.435 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.139     ; 0.901      ;
; -0.426 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.154     ; 0.877      ;
; -0.425 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.337      ; 1.367      ;
; -0.417 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.339      ; 1.364      ;
; -0.400 ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.141     ; 0.864      ;
; -0.392 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.141     ; 0.856      ;
; -0.374 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.154     ; 0.825      ;
; -0.355 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.141     ; 0.819      ;
; -0.344 ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.142     ; 0.798      ;
; -0.340 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.334      ; 1.270      ;
; -0.338 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.342      ; 1.285      ;
; -0.335 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.141     ; 0.799      ;
; -0.321 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.336      ; 1.262      ;
; -0.314 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.337      ; 1.259      ;
; -0.313 ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.139     ; 0.779      ;
; -0.291 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.142     ; 0.745      ;
; -0.271 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.139     ; 0.737      ;
; -0.270 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.293      ; 1.159      ;
; -0.249 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.298      ; 1.143      ;
; -0.243 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.314      ; 1.162      ;
; -0.188 ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.141     ; 0.652      ;
; -0.142 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.291      ; 1.029      ;
; -0.111 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.319      ; 1.035      ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                         ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.678 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.012     ; 1.198      ;
; -0.678 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.012     ; 1.198      ;
; -0.678 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.012     ; 1.198      ;
; -0.678 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.012     ; 1.198      ;
; -0.678 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.012     ; 1.198      ;
; -0.678 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.012     ; 1.198      ;
; -0.558 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.088      ;
; -0.558 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.088      ;
; -0.558 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.088      ;
; -0.558 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.088      ;
; -0.558 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.088      ;
; -0.558 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.088      ;
; -0.555 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.088      ;
; -0.555 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.088      ;
; -0.555 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.088      ;
; -0.555 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.088      ;
; -0.555 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.088      ;
; -0.555 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.088      ;
; -0.555 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.088      ;
; -0.464 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.020     ; 0.976      ;
; -0.449 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.483      ;
; -0.449 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.483      ;
; -0.449 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.483      ;
; -0.449 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.483      ;
; -0.449 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.483      ;
; -0.449 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.483      ;
; -0.446 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 1.473      ;
; -0.445 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.006     ; 0.971      ;
; -0.444 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 1.471      ;
; -0.443 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 1.470      ;
; -0.442 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.462      ;
; -0.442 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.462      ;
; -0.442 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.462      ;
; -0.442 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.462      ;
; -0.442 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.462      ;
; -0.442 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.462      ;
; -0.414 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 0.943      ;
; -0.414 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 0.943      ;
; -0.414 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 0.943      ;
; -0.414 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 0.943      ;
; -0.414 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 0.943      ;
; -0.414 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 0.943      ;
; -0.414 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 0.943      ;
; -0.414 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 0.943      ;
; -0.414 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 0.943      ;
; -0.414 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 0.943      ;
; -0.411 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.012     ; 0.931      ;
; -0.409 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.012     ; 0.929      ;
; -0.406 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.005     ; 0.933      ;
; -0.404 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.005     ; 0.931      ;
; -0.403 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.423      ;
; -0.403 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.423      ;
; -0.403 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.423      ;
; -0.403 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.423      ;
; -0.403 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.423      ;
; -0.403 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.423      ;
; -0.390 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.423      ;
; -0.390 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.423      ;
; -0.390 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.423      ;
; -0.390 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.423      ;
; -0.390 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.423      ;
; -0.390 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.423      ;
; -0.390 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.423      ;
; -0.383 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.010     ; 1.405      ;
; -0.383 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.010     ; 1.405      ;
; -0.383 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.010     ; 1.405      ;
; -0.383 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.010     ; 1.405      ;
; -0.383 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.010     ; 1.405      ;
; -0.383 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.010     ; 1.405      ;
; -0.377 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 1.407      ;
; -0.377 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 1.407      ;
; -0.377 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 1.407      ;
; -0.377 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 1.407      ;
; -0.377 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 1.407      ;
; -0.377 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 1.407      ;
; -0.377 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.409      ;
; -0.375 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.407      ;
; -0.374 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.406      ;
; -0.373 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.398      ;
; -0.373 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.398      ;
; -0.373 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.398      ;
; -0.373 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.398      ;
; -0.373 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.398      ;
; -0.373 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.398      ;
; -0.371 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.403      ;
; -0.369 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.401      ;
; -0.368 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.400      ;
; -0.367 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.392      ;
; -0.367 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.392      ;
; -0.367 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.392      ;
; -0.367 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.392      ;
; -0.367 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.392      ;
; -0.367 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.392      ;
; -0.361 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.003     ; 1.390      ;
; -0.360 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.892      ;
; -0.355 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.005     ; 0.882      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.884      ;
; -0.348 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.880      ;
; -0.346 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.003     ; 1.375      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.002      ; 0.876      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.381 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.413      ;
; -0.364 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.391      ;
; -0.364 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.391      ;
; -0.364 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.391      ;
; -0.364 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.391      ;
; -0.364 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.391      ;
; -0.364 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.391      ;
; -0.364 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[20] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.391      ;
; -0.359 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.388      ;
; -0.359 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.388      ;
; -0.359 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.388      ;
; -0.359 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.388      ;
; -0.359 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.388      ;
; -0.359 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.388      ;
; -0.359 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.388      ;
; -0.359 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.388      ;
; -0.358 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.387      ;
; -0.358 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.387      ;
; -0.358 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.387      ;
; -0.358 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.387      ;
; -0.358 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.387      ;
; -0.358 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.387      ;
; -0.358 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.387      ;
; -0.358 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[22] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.387      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.386      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.386      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.386      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.386      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.386      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.386      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.386      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.386      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.363      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.363      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.363      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.363      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.363      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.363      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.363      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.363      ;
; -0.317 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.349      ;
; -0.317 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.349      ;
; -0.317 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.349      ;
; -0.317 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.349      ;
; -0.317 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.349      ;
; -0.317 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.349      ;
; -0.317 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.349      ;
; -0.317 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.349      ;
; -0.314 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.341      ;
; -0.314 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.341      ;
; -0.314 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.341      ;
; -0.314 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.341      ;
; -0.314 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.341      ;
; -0.314 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.341      ;
; -0.314 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[20] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.341      ;
; -0.309 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.338      ;
; -0.309 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.338      ;
; -0.309 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.338      ;
; -0.309 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.338      ;
; -0.309 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.338      ;
; -0.309 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.338      ;
; -0.309 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.338      ;
; -0.309 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.338      ;
; -0.308 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.337      ;
; -0.308 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.337      ;
; -0.308 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.337      ;
; -0.308 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.337      ;
; -0.308 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.337      ;
; -0.308 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.337      ;
; -0.308 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.337      ;
; -0.308 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[22] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.337      ;
; -0.302 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.336      ;
; -0.302 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.336      ;
; -0.302 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.336      ;
; -0.302 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.336      ;
; -0.302 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.336      ;
; -0.302 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.336      ;
; -0.302 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.336      ;
; -0.302 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.336      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.332      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.327      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.327      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.327      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.327      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.327      ;
; -0.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.005     ; 1.327      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.352 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.014      ; 0.171      ;
; -0.212 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.012      ; 0.164      ;
; -0.160 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.073      ; 0.170      ;
; -0.158 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.002      ; 0.172      ;
; -0.154 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.078      ; 0.173      ;
; -0.150 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.078      ; 0.175      ;
; -0.148 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.079      ; 0.171      ;
; -0.143 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.077      ; 0.174      ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831:AN831|out_page_sample_available'                                                                                                                                                              ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.301 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.445      ; 1.176      ;
; 0.341 ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.468      ; 1.159      ;
; 0.453 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.579      ;
; 0.455 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.577      ;
; 0.456 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.576      ;
; 0.457 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.575      ;
; 0.462 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.570      ;
; 0.462 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.570      ;
; 0.463 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.569      ;
; 0.464 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.568      ;
; 0.465 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.567      ;
; 0.467 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.565      ;
; 0.469 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.563      ;
; 0.469 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.563      ;
; 0.470 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.562      ;
; 0.470 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.562      ;
; 0.471 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.561      ;
; 0.472 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.560      ;
; 0.472 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.560      ;
; 0.474 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.558      ;
; 0.474 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.558      ;
; 0.476 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.556      ;
; 0.538 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.494      ;
; 0.538 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.494      ;
; 0.538 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.494      ;
; 0.539 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.493      ;
; 0.539 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.493      ;
; 0.542 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.490      ;
; 0.542 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.490      ;
; 0.542 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.490      ;
; 0.543 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.489      ;
; 0.544 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.488      ;
; 0.544 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.488      ;
; 0.545 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.487      ;
; 0.546 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.478      ; 0.964      ;
; 0.546 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.483      ; 0.969      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.547 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.485      ;
; 0.547 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.485      ;
; 0.547 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.485      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.549 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.483      ;
; 0.550 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.482      ;
; 0.550 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.482      ;
; 0.553 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.001      ; 0.480      ;
; 0.554 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.478      ;
; 0.556 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.479      ; 0.955      ;
; 0.559 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.473      ;
; 0.631 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.401      ;
; 0.632 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.400      ;
; 0.633 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.399      ;
; 0.633 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.399      ;
; 0.633 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.399      ;
; 0.634 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.398      ;
; 0.638 ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.477      ; 0.871      ;
; 0.639 ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.481      ; 0.874      ;
; 0.641 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.391      ;
; 0.643 ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.481      ; 0.870      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.462  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.500        ; 0.156      ; 0.367      ;
; 0.962  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 1.000        ; 0.156      ; 0.367      ;
; 17.458 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.575      ;
; 17.458 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.575      ;
; 17.458 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.575      ;
; 17.459 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.574      ;
; 17.459 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.574      ;
; 17.459 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.574      ;
; 17.460 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.572      ;
; 17.460 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.572      ;
; 17.460 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.572      ;
; 17.460 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.572      ;
; 17.460 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.572      ;
; 17.460 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.572      ;
; 17.460 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.572      ;
; 17.460 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.572      ;
; 17.460 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.572      ;
; 17.460 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.572      ;
; 17.460 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.572      ;
; 17.460 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.572      ;
; 17.460 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.572      ;
; 17.461 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.571      ;
; 17.461 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.571      ;
; 17.461 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.571      ;
; 17.461 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.571      ;
; 17.461 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.571      ;
; 17.461 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.571      ;
; 17.461 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.571      ;
; 17.461 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.571      ;
; 17.461 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.571      ;
; 17.461 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.571      ;
; 17.461 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.571      ;
; 17.461 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.571      ;
; 17.461 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.571      ;
; 17.537 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.496      ;
; 17.537 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.496      ;
; 17.537 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.496      ;
; 17.539 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.493      ;
; 17.539 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.493      ;
; 17.539 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.493      ;
; 17.539 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.493      ;
; 17.539 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.493      ;
; 17.539 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.493      ;
; 17.539 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.493      ;
; 17.539 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.493      ;
; 17.539 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.493      ;
; 17.539 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.493      ;
; 17.539 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.493      ;
; 17.539 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.493      ;
; 17.539 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.493      ;
; 17.543 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.490      ;
; 17.543 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.490      ;
; 17.543 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.490      ;
; 17.545 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.487      ;
; 17.545 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.487      ;
; 17.545 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.487      ;
; 17.545 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.487      ;
; 17.545 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.487      ;
; 17.545 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.487      ;
; 17.545 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.487      ;
; 17.545 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.487      ;
; 17.545 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.487      ;
; 17.545 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.487      ;
; 17.545 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.487      ;
; 17.545 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.487      ;
; 17.545 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.487      ;
; 17.566 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.467      ;
; 17.566 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.467      ;
; 17.566 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.467      ;
; 17.568 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.464      ;
; 17.568 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.464      ;
; 17.568 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.464      ;
; 17.568 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.464      ;
; 17.568 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.464      ;
; 17.568 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.464      ;
; 17.568 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.464      ;
; 17.568 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.464      ;
; 17.568 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.464      ;
; 17.568 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.464      ;
; 17.568 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.464      ;
; 17.568 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.464      ;
; 17.568 ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.464      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.579 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.442      ;
; 17.580 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.441      ;
; 17.580 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 2.441      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                          ; Launch Clock                                                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.738 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK    ; 0.000        ; 1.812      ; 0.367      ;
; -1.238 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK    ; -0.500       ; 1.812      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.388      ;
; 0.237  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.398      ;
; 0.315  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.001      ; 0.468      ;
; 0.316  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.468      ;
; 0.318  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.002     ; 0.468      ;
; 0.321  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.472      ;
; 0.322  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.473      ;
; 0.323  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.001      ; 0.476      ;
; 0.324  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.002     ; 0.474      ;
; 0.325  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.477      ;
; 0.325  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.477      ;
; 0.326  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.478      ;
; 0.327  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[22] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.478      ;
; 0.328  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.480      ;
; 0.330  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.482      ;
; 0.331  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.483      ;
; 0.331  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.482      ;
; 0.331  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.482      ;
; 0.331  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.483      ;
; 0.334  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.486      ;
; 0.362  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.514      ;
; 0.369  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.521      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.524      ;
; 0.378  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.530      ;
; 0.381  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.533      ;
; 0.384  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.536      ;
; 0.384  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.536      ;
; 0.408  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.002      ; 0.562      ;
; 0.412  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.001      ; 0.565      ;
; 0.420  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.571      ;
; 0.421  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.570      ;
; 0.427  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.576      ;
; 0.428  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.577      ;
; 0.434  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.583      ;
; 0.434  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[20] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.583      ;
; 0.440  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.592      ;
; 0.445  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.002      ; 0.599      ;
; 0.447  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.002      ; 0.601      ;
; 0.448  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.002      ; 0.602      ;
; 0.454  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.606      ;
; 0.486  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.638      ;
; 0.486  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.638      ;
; 0.486  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.638      ;
; 0.486  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.638      ;
; 0.486  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.638      ;
; 0.486  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.638      ;
; 0.486  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.638      ;
; 0.486  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.638      ;
; 0.500  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.652      ;
; 0.507  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.659      ;
; 0.510  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.662      ;
; 0.513  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.002     ; 0.663      ;
; 0.517  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.668      ;
; 0.521  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.673      ;
; 0.524  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.676      ;
; 0.524  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.676      ;
; 0.529  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.002      ; 0.683      ;
; 0.535  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.003      ; 0.691      ;
; 0.536  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.003      ; 0.691      ;
; 0.542  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.694      ;
; 0.545  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.697      ;
; 0.556  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.708      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iCLK_100'                                                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.710 ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; 0.000        ; 1.784      ; 0.367      ;
; -1.210 ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; -0.500       ; 1.784      ; 0.367      ;
; 0.215  ; AN831:AN831|state.available           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.372  ; AN831:AN831|count_value[31]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.524      ;
; 0.507  ; AN831:AN831|state.available           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.659      ;
; 0.509  ; AN831:AN831|state.available           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; AN831:AN831|state.available           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.661      ;
; 0.518  ; AN831:AN831|state.available           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.670      ;
; 0.519  ; AN831:AN831|state.available           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.671      ;
; 0.521  ; AN831:AN831|state.available           ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.673      ;
; 0.535  ; AN831:AN831|state.available           ; AN831:AN831|count_value[7]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.035     ; 0.652      ;
; 0.535  ; AN831:AN831|state.available           ; AN831:AN831|count_value[10]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.035     ; 0.652      ;
; 0.542  ; AN831:AN831|state.available           ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.035     ; 0.659      ;
; 0.594  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.746      ;
; 0.635  ; AN831:AN831|state.available           ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.787      ;
; 0.635  ; AN831:AN831|state.available           ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.787      ;
; 0.635  ; AN831:AN831|state.available           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.787      ;
; 0.636  ; AN831:AN831|state.available           ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.788      ;
; 0.636  ; AN831:AN831|state.available           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.788      ;
; 0.641  ; AN831:AN831|count_value[6]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.035      ; 0.828      ;
; 0.643  ; AN831:AN831|state.available           ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.795      ;
; 0.644  ; AN831:AN831|state.available           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.796      ;
; 0.665  ; AN831:AN831|state.available           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.035     ; 0.782      ;
; 0.667  ; AN831:AN831|state.available           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.035     ; 0.784      ;
; 0.667  ; AN831:AN831|state.available           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.035     ; 0.784      ;
; 0.670  ; AN831:AN831|state.available           ; AN831:AN831|count_value[8]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.035     ; 0.787      ;
; 0.671  ; AN831:AN831|state.available           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.035     ; 0.788      ;
; 0.677  ; AN831:AN831|state.available           ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 0.795      ;
; 0.677  ; AN831:AN831|state.available           ; AN831:AN831|count_value[3]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 0.795      ;
; 0.682  ; AN831:AN831|state.available           ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 0.800      ;
; 0.682  ; AN831:AN831|state.available           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 0.800      ;
; 0.685  ; AN831:AN831|state.available           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 0.803      ;
; 0.686  ; AN831:AN831|state.available           ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 0.804      ;
; 0.701  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.853      ;
; 0.703  ; AN831:AN831|count_value[29]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.855      ;
; 0.704  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.856      ;
; 0.707  ; AN831:AN831|count_value[30]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.859      ;
; 0.717  ; AN831:AN831|count_value[11]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.869      ;
; 0.734  ; AN831:AN831|count_value[7]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.035      ; 0.921      ;
; 0.735  ; AN831:AN831|state.available           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 0.853      ;
; 0.767  ; AN831:AN831|count_value[20]           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.919      ;
; 0.767  ; AN831:AN831|count_value[31]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 0.885      ;
; 0.768  ; AN831:AN831|count_value[14]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.920      ;
; 0.795  ; AN831:AN831|count_value[22]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.947      ;
; 0.796  ; AN831:AN831|count_value[21]           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.948      ;
; 0.800  ; AN831:AN831|state.available           ; AN831:AN831|count_value[0]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 0.918      ;
; 0.801  ; AN831:AN831|state.available           ; AN831:AN831|count_value[9]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 0.919      ;
; 0.801  ; AN831:AN831|count_value[30]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.035      ; 0.988      ;
; 0.808  ; AN831:AN831|state.available           ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 0.926      ;
; 0.809  ; AN831:AN831|state.available           ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 0.927      ;
; 0.809  ; AN831:AN831|state.available           ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 0.927      ;
; 0.810  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.962      ;
; 0.810  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.962      ;
; 0.810  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.962      ;
; 0.810  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.962      ;
; 0.810  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.962      ;
; 0.810  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.962      ;
; 0.810  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.962      ;
; 0.810  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.962      ;
; 0.810  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.962      ;
; 0.818  ; AN831:AN831|count_value[22]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.970      ;
; 0.835  ; AN831:AN831|count_value[18]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.987      ;
; 0.835  ; AN831:AN831|count_value[29]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.035      ; 1.022      ;
; 0.837  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.989      ;
; 0.840  ; AN831:AN831|count_value[18]           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.992      ;
; 0.840  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.992      ;
; 0.844  ; AN831:AN831|count_value[29]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.996      ;
; 0.847  ; AN831:AN831|count_value[19]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.999      ;
; 0.855  ; AN831:AN831|count_value[10]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.035      ; 1.042      ;
; 0.864  ; AN831:AN831|count_value[8]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.035      ; 1.051      ;
; 0.866  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.035      ; 1.053      ;
; 0.869  ; AN831:AN831|count_value[12]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.021      ;
; 0.873  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.025      ;
; 0.875  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.027      ;
; 0.902  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.035      ; 1.089      ;
; 0.906  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.058      ;
; 0.906  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.058      ;
; 0.906  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.058      ;
; 0.911  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.063      ;
; 0.920  ; AN831:AN831|count_value[13]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.072      ;
; 0.924  ; AN831:AN831|count_value[16]           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.076      ;
; 0.929  ; AN831:AN831|count_value[21]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.081      ;
; 0.934  ; AN831:AN831|count_value[20]           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.086      ;
; 0.940  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.092      ;
; 0.943  ; AN831:AN831|count_value[17]           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.095      ;
; 0.944  ; AN831:AN831|count_value[19]           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.096      ;
; 0.946  ; AN831:AN831|count_value[18]           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.098      ;
; 0.958  ; AN831:AN831|count_value[8]            ; AN831:AN831|count_value[8]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.110      ;
; 0.964  ; AN831:AN831|count_value[20]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.116      ;
; 0.975  ; AN831:AN831|count_value[18]           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.127      ;
; 0.993  ; AN831:AN831|count_value[4]            ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.145      ;
; 0.999  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.001     ; 1.150      ;
; 1.004  ; AN831:AN831|count_value[20]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.156      ;
; 1.009  ; AN831:AN831|count_value[15]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.161      ;
; 1.010  ; AN831:AN831|count_value[18]           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.162      ;
; 1.016  ; AN831:AN831|count_value[22]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.034     ; 1.134      ;
; 1.018  ; AN831:AN831|count_value[19]           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.170      ;
; 1.019  ; AN831:AN831|count_value[6]            ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.171      ;
; 1.023  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.001     ; 1.174      ;
; 1.030  ; AN831:AN831|count_value[9]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.034      ; 1.216      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iCLK_11MHz'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.374 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.808      ; 0.727      ;
; -1.260 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start            ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.807      ; 0.840      ;
; -1.242 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.807      ; 0.858      ;
; -1.241 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; 0.000        ; 1.802      ; 0.854      ;
; -1.132 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.807      ; 0.968      ;
; -0.886 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|send_valid                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.807      ; 1.214      ;
; -0.874 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 1.808      ; 0.727      ;
; -0.861 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.801      ; 1.233      ;
; -0.826 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[22]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.807      ; 1.274      ;
; -0.826 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[23]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.807      ; 1.274      ;
; -0.826 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[24]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.807      ; 1.274      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[1]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[2]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[4]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[7]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[8]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[9]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.811 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.803      ; 1.285      ;
; -0.760 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start            ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 1.807      ; 0.840      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[0]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[1]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[2]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[3]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[4]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[5]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[6]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[7]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[8]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[9]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[10]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[11]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[12]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[13]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[14]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.748 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[15]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.354      ;
; -0.742 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 1.807      ; 0.858      ;
; -0.741 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; -0.500       ; 1.802      ; 0.854      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.726 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.373      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[19]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[20]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[21]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[22]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[23]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[24]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[25]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[26]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[27]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[28]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[29]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[30]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.685 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[31]            ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.806      ; 1.414      ;
; -0.632 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 1.807      ; 0.968      ;
; -0.611 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[16]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.810      ; 1.492      ;
; -0.611 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[17]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.810      ; 1.492      ;
; -0.611 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[18]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.810      ; 1.492      ;
; -0.611 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[19]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.810      ; 1.492      ;
; -0.611 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[20]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.810      ; 1.492      ;
; -0.611 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[21]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.810      ; 1.492      ;
; -0.611 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[25]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.810      ; 1.492      ;
; -0.611 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[26]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.810      ; 1.492      ;
; -0.611 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[27]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.810      ; 1.492      ;
; -0.611 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[28]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.810      ; 1.492      ;
; -0.611 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[29]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.810      ; 1.492      ;
; -0.611 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[30]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.810      ; 1.492      ;
; -0.611 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[31]                     ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.810      ; 1.492      ;
; -0.604 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.498      ;
; -0.604 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.498      ;
; -0.604 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.498      ;
; -0.604 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.498      ;
; -0.604 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.498      ;
; -0.604 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.498      ;
; -0.604 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.498      ;
; -0.604 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]      ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.809      ; 1.498      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.236 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 1.479      ; 0.395      ;
; -1.234 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 1.479      ; 0.397      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.393      ;
; 0.265  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.417      ;
; 0.288  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.440      ;
; 0.317  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.469      ;
; 0.322  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.474      ;
; 0.324  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.476      ;
; 0.327  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.481      ;
; 0.356  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.512      ;
; 0.363  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.521      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.524      ;
; 0.375  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.527      ;
; 0.390  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.542      ;
; 0.411  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.563      ;
; 0.415  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.567      ;
; 0.424  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.577      ;
; 0.429  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.581      ;
; 0.432  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.584      ;
; 0.446  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.003      ; 0.601      ;
; 0.449  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.602      ;
; 0.453  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.606      ;
; 0.455  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.608      ;
; 0.465  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.619      ;
; 0.468  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.620      ;
; 0.469  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.623      ;
; 0.475  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.627      ;
; 0.487  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.640      ;
; 0.492  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.644      ;
; 0.494  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.647      ;
; 0.497  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.650      ;
; 0.501  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.653      ;
; 0.507  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.659      ;
; 0.509  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.661      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.663      ;
; 0.529  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.679      ;
; 0.532  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.682      ;
; 0.539  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.689      ;
; 0.539  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.691      ;
; 0.544  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.696      ;
; 0.555  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.705      ;
; 0.560  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.005     ; 0.707      ;
; 0.570  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.006      ; 0.728      ;
; 0.585  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.003      ; 0.740      ;
; 0.585  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.737      ;
; 0.587  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.739      ;
; 0.592  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.744      ;
; 0.596  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.012     ; 0.736      ;
; 0.597  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.749      ;
; 0.600  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.012     ; 0.740      ;
; 0.606  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.756      ;
; 0.610  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 0.761      ;
; 0.614  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.764      ;
; 0.620  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.003      ; 0.775      ;
; 0.627  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.003      ; 0.782      ;
; 0.639  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.789      ;
; 0.640  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.792      ;
; 0.641  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.003      ; 0.796      ;
; 0.652  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.804      ;
; 0.654  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.806      ;
; 0.671  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.005      ; 0.828      ;
; 0.671  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.014      ; 0.837      ;
; 0.672  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.821      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.082 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.156      ; 0.367      ;
; 0.215  ; AN831:AN831|cnt[0]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|cnt[31]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.353  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.355  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.358  ; AN831:AN831|cnt[2]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[7]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[23]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.365  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[19]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[26]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[21]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[22]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[28]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.418  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; -0.500       ; 0.156      ; 0.367      ;
; 0.491  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.493  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.493  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.496  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.503  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.507  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                    ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.029 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[13]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.269      ; 0.392      ;
; 0.055  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[16]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.269      ; 0.476      ;
; 0.056  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[12]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.269      ; 0.477      ;
; 0.164  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[0]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.265      ; 0.581      ;
; 0.165  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.265      ; 0.582      ;
; 0.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[8]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.265      ; 0.593      ;
; 0.191  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[20] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[20]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.254      ; 0.597      ;
; 0.192  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[10]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.257      ; 0.601      ;
; 0.193  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[18]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.272      ; 0.617      ;
; 0.193  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[3]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.255      ; 0.600      ;
; 0.194  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[3]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.255      ; 0.601      ;
; 0.197  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[22] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[22]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.255      ; 0.604      ;
; 0.200  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[22] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[22]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.255      ; 0.607      ;
; 0.200  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[16]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.266      ; 0.618      ;
; 0.203  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[13]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.268      ; 0.623      ;
; 0.204  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[12]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.268      ; 0.624      ;
; 0.204  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[17]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.271      ; 0.627      ;
; 0.205  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[14]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.268      ; 0.625      ;
; 0.206  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[17]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.271      ; 0.629      ;
; 0.206  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[5]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.271      ; 0.629      ;
; 0.207  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[5]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.271      ; 0.630      ;
; 0.207  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[14]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.268      ; 0.627      ;
; 0.208  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[7]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.268      ; 0.628      ;
; 0.208  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[7]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.268      ; 0.628      ;
; 0.209  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[6]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.271      ; 0.632      ;
; 0.209  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[19]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.268      ; 0.629      ;
; 0.210  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[6]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.271      ; 0.633      ;
; 0.210  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[9]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.267      ; 0.629      ;
; 0.210  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[9]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.267      ; 0.629      ;
; 0.211  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[15]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.267      ; 0.630      ;
; 0.211  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[11]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.269      ; 0.632      ;
; 0.212  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[15]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.267      ; 0.631      ;
; 0.213  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[21]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.266      ; 0.631      ;
; 0.214  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[11]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.269      ; 0.635      ;
; 0.215  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[21]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.266      ; 0.633      ;
; 0.235  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[94]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[118]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.387      ;
; 0.235  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[23]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.265      ; 0.652      ;
; 0.236  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[78]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[102]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.388      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[54]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[78]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[81]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[105]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[264]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[288]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[283]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[307]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[85]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[109]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[244]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[268]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[251]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[275]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[185]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[209]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[276]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[300]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[118]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[142]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[235]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[259]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[191]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[215]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[145]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[169]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[98]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[122]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[122]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[146]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[52]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[76]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[5]                          ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[29]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[153]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[177]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[59]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[83]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[38]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[62]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[272]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[296]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[112]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[136]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[139]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[163]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[255]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[279]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[46]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[70]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[211]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[235]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[263]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[287]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[290]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[314]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[314]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[338]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[40]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[64]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[121]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[145]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[140]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[164]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[72]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[96]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[74]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[98]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[152]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[176]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[82]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[106]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[155]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[179]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[37]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[61]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[86]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[110]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[110]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[134]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[246]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[270]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[42]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[66]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[164]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[188]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[208]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[232]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[95]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[119]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[311]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[335]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[174]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[198]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[144]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[168]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[26]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[50]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[101]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[125]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[173]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[197]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[35]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[59]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[179]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[203]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[157]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[181]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[111]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[135]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[242]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[266]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[196]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[220]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[245]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[269]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[65]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[89]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[141]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[165]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[70]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[94]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.393      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831:AN831|out_page_sample_available'                                                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.237 ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.481      ; 0.870      ;
; 0.239 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.481      ; 0.874      ;
; 0.242 ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.477      ; 0.871      ;
; 0.246 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.401      ;
; 0.321 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.473      ;
; 0.324 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.479      ; 0.955      ;
; 0.326 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.001      ; 0.480      ;
; 0.330 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.478      ; 0.964      ;
; 0.334 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.483      ; 0.969      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.490      ;
; 0.341 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.493      ;
; 0.341 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.493      ;
; 0.342 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.494      ;
; 0.342 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.494      ;
; 0.342 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.494      ;
; 0.404 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.556      ;
; 0.406 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.558      ;
; 0.406 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.558      ;
; 0.408 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.560      ;
; 0.408 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.560      ;
; 0.409 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.561      ;
; 0.410 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.562      ;
; 0.410 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.562      ;
; 0.411 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.563      ;
; 0.411 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.563      ;
; 0.413 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.565      ;
; 0.415 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.567      ;
; 0.416 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.568      ;
; 0.417 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.569      ;
; 0.418 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.570      ;
; 0.418 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.570      ;
; 0.423 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.575      ;
; 0.424 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.576      ;
; 0.425 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.577      ;
; 0.427 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.579      ;
; 0.539 ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.468      ; 1.159      ;
; 0.579 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.445      ; 1.176      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.455 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.319      ; 0.774      ;
; 0.671 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.298      ; 0.969      ;
; 0.687 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.312      ; 0.999      ;
; 0.738 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.291      ; 1.029      ;
; 0.791 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.396      ; 1.187      ;
; 0.793 ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.141     ; 0.652      ;
; 0.824 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.327      ; 1.151      ;
; 0.835 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.324      ; 1.159      ;
; 0.848 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.314      ; 1.162      ;
; 0.866 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.293      ; 1.159      ;
; 0.867 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.388      ; 1.255      ;
; 0.876 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.139     ; 0.737      ;
; 0.879 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.403      ; 1.282      ;
; 0.887 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.142     ; 0.745      ;
; 0.895 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.326      ; 1.221      ;
; 0.898 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.396      ; 1.294      ;
; 0.901 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.080     ; 0.821      ;
; 0.918 ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.139     ; 0.779      ;
; 0.922 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.337      ; 1.259      ;
; 0.926 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.336      ; 1.262      ;
; 0.936 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.334      ; 1.270      ;
; 0.939 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.389      ; 1.328      ;
; 0.940 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.141     ; 0.799      ;
; 0.940 ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.142     ; 0.798      ;
; 0.941 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.344      ; 1.285      ;
; 0.943 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.342      ; 1.285      ;
; 0.950 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.080     ; 0.870      ;
; 0.960 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.141     ; 0.819      ;
; 0.979 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.154     ; 0.825      ;
; 0.983 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 1.333      ;
; 0.997 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.141     ; 0.856      ;
; 0.998 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.088     ; 0.910      ;
; 1.000 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.398      ; 1.398      ;
; 1.001 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.412      ; 1.413      ;
; 1.004 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.348      ; 1.352      ;
; 1.005 ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.141     ; 0.864      ;
; 1.015 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 1.366      ;
; 1.025 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.339      ; 1.364      ;
; 1.030 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.337      ; 1.367      ;
; 1.031 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.154     ; 0.877      ;
; 1.034 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.152     ; 0.882      ;
; 1.040 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.139     ; 0.901      ;
; 1.046 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.381      ; 1.427      ;
; 1.049 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.140     ; 0.909      ;
; 1.049 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.139     ; 0.910      ;
; 1.050 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.141     ; 0.909      ;
; 1.054 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.341      ; 1.395      ;
; 1.055 ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.142     ; 0.913      ;
; 1.058 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.339      ; 1.397      ;
; 1.062 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.080     ; 0.982      ;
; 1.066 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.307      ; 1.373      ;
; 1.069 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.080     ; 0.989      ;
; 1.070 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.139     ; 0.931      ;
; 1.079 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.139     ; 0.940      ;
; 1.086 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.139     ; 0.947      ;
; 1.090 ; mTransmitter:mTransmitter|data_buff[3][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.139     ; 0.951      ;
; 1.099 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.329      ; 1.428      ;
; 1.099 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.391      ; 1.490      ;
; 1.099 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.405      ; 1.504      ;
; 1.099 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.080     ; 1.019      ;
; 1.102 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.142     ; 0.960      ;
; 1.107 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.328      ; 1.435      ;
; 1.110 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.141     ; 0.969      ;
; 1.110 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.142     ; 0.968      ;
; 1.123 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.088     ; 1.035      ;
; 1.127 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.154     ; 0.973      ;
; 1.128 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.142     ; 0.986      ;
; 1.129 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.142     ; 0.987      ;
; 1.130 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.152     ; 0.978      ;
; 1.142 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.353      ; 1.495      ;
; 1.145 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.141     ; 1.004      ;
; 1.145 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.152     ; 0.993      ;
; 1.150 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.154     ; 0.996      ;
; 1.158 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.088     ; 1.070      ;
; 1.165 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.142     ; 1.023      ;
; 1.186 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.152     ; 1.034      ;
; 1.192 ; mTransmitter:mTransmitter|data_buff[2][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.154     ; 1.038      ;
; 1.193 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.154     ; 1.039      ;
; 1.196 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.080     ; 1.116      ;
; 1.207 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.080     ; 1.127      ;
; 1.209 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.140     ; 1.069      ;
; 1.233 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.139     ; 1.094      ;
; 1.237 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.152     ; 1.085      ;
; 1.240 ; mTransmitter:mTransmitter|data_buff[4][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.140     ; 1.100      ;
; 1.266 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.088     ; 1.178      ;
; 1.276 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.283      ; 1.559      ;
; 1.280 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.152     ; 1.128      ;
; 1.281 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.140     ; 1.141      ;
; 1.284 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.088     ; 1.196      ;
; 1.289 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.088     ; 1.201      ;
; 1.309 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.080     ; 1.229      ;
; 1.311 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.154     ; 1.157      ;
; 1.315 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.152     ; 1.163      ;
; 1.319 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.088     ; 1.231      ;
; 1.331 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.088     ; 1.243      ;
; 1.341 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.139     ; 1.202      ;
; 1.344 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.139     ; 1.205      ;
; 1.345 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.304      ; 1.649      ;
; 1.349 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.154     ; 1.195      ;
; 1.352 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.152     ; 1.200      ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.592 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.079      ; 0.171      ;
; 0.595 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.078      ; 0.173      ;
; 0.597 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.073      ; 0.170      ;
; 0.597 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.078      ; 0.175      ;
; 0.597 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.077      ; 0.174      ;
; 0.652 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.012      ; 0.164      ;
; 0.657 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.014      ; 0.171      ;
; 0.670 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.002      ; 0.172      ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_11MHz'                                                                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; iCLK_11MHz ; Rise       ; iCLK_11MHz                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_BCLK'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                 ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[120]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[120]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[121]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[121]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[122]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[122]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[123]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[123]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[124]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[124]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[125]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[125]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[126]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[126]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[127]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[127]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[128]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[128]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[129]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[129]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[130]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[130]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[131]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[131]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[132]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[132]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[133]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[133]      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                        ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datab                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datab                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_100'                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; -0.061 ; -0.061 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; -0.096 ; -0.096 ; Rise       ; AUD_BCLK        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 0.297 ; 0.297 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 0.216 ; 0.216 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 4.412 ; 4.412 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.859 ; 3.859 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;       ; 2.374 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 6.969 ; 6.969 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 6.983 ; 6.983 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 2.374 ; 4.412 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.859 ; 3.859 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;       ; 2.374 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 4.789 ; 4.789 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 6.320 ; 6.320 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.843 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.843 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.843     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.843     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                                                  ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                       ; -53.897   ; -3.161  ; N/A      ; N/A     ; -1.941              ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -6.002    ; -0.497  ; N/A      ; N/A     ; -0.742              ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -3.743    ; -2.161  ; N/A      ; N/A     ; -0.742              ;
;  AN831:AN831|out_page_sample_available                                                                                 ; -0.663    ; 0.237   ; N/A      ; N/A     ; -0.742              ;
;  AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 0.362     ; -0.128  ; N/A      ; N/A     ; 8.758               ;
;  AUD_BCLK                                                                                                              ; -3.027    ; -3.161  ; N/A      ; N/A     ; -1.941              ;
;  iCLK_100                                                                                                              ; -53.897   ; -3.132  ; N/A      ; N/A     ; 3.758               ;
;  iCLK_11MHz                                                                                                            ; -6.299    ; -1.865  ; N/A      ; N/A     ; -1.941              ;
;  mTransmitter:mTransmitter|current_state.finish                                                                        ; -6.072    ; 0.455   ; N/A      ; N/A     ; 0.500               ;
;  mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; -2.464    ; 0.592   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                                                        ; -5046.499 ; -84.538 ; 0.0      ; 0.0     ; -1557.63            ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -3590.417 ; -1.184  ; N/A      ; N/A     ; -1080.352           ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -166.371  ; -4.318  ; N/A      ; N/A     ; -92.008             ;
;  AN831:AN831|out_page_sample_available                                                                                 ; -16.929   ; 0.000   ; N/A      ; N/A     ; -94.976             ;
;  AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 0.000     ; -0.128  ; N/A      ; N/A     ; 0.000               ;
;  AUD_BCLK                                                                                                              ; -226.999  ; -3.161  ; N/A      ; N/A     ; -123.629            ;
;  iCLK_100                                                                                                              ; -426.713  ; -3.132  ; N/A      ; N/A     ; 0.000               ;
;  iCLK_11MHz                                                                                                            ; -568.455  ; -78.509 ; N/A      ; N/A     ; -166.665            ;
;  mTransmitter:mTransmitter|current_state.finish                                                                        ; -35.428   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; -15.187   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 1.261 ; 1.261 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 0.963 ; 0.963 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 0.297 ; 0.297 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 0.216 ; 0.216 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 10.218 ; 10.218 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.475  ; 8.475  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;        ; 5.910  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 18.146 ; 18.146 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 19.117 ; 19.117 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 2.374 ; 4.412 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.859 ; 3.859 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;       ; 2.374 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 4.789 ; 4.789 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 6.320 ; 6.320 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 23744        ; 0        ; 0        ; 0        ;
; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 48           ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; 189          ; 34       ; 37       ; 367      ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; 2            ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; AN831:AN831|out_page_sample_available                                                                                 ; 56           ; 0        ; 0        ; 0        ;
; iCLK_100                                                                                                              ; AN831:AN831|out_page_sample_available                                                                                 ; 8            ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 1            ; 1        ; 0        ; 0        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 2904         ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK                                                                                                              ; 1            ; 1        ; 0        ; 0        ;
; AUD_BCLK                                                                                                              ; AUD_BCLK                                                                                                              ; 771          ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; iCLK_11MHz                                                                                                            ; 44           ; 44       ; 0        ; 0        ;
; iCLK_11MHz                                                                                                            ; iCLK_11MHz                                                                                                            ; 5564         ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; iCLK_11MHz                                                                                                            ; 70           ; 70       ; 0        ; 0        ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; iCLK_11MHz                                                                                                            ; 1            ; 1        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100                                                                                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; iCLK_100                                                                                                              ; 1            ; 1        ; 0        ; 0        ;
; iCLK_100                                                                                                              ; iCLK_100                                                                                                              ; 1905         ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; mTransmitter:mTransmitter|current_state.finish                                                                        ; 64           ; 0        ; 0        ; 0        ;
; iCLK_11MHz                                                                                                            ; mTransmitter:mTransmitter|current_state.finish                                                                        ; 74           ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0            ; 0        ; 8        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 23744        ; 0        ; 0        ; 0        ;
; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 48           ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; 189          ; 34       ; 37       ; 367      ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; 2            ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; AN831:AN831|out_page_sample_available                                                                                 ; 56           ; 0        ; 0        ; 0        ;
; iCLK_100                                                                                                              ; AN831:AN831|out_page_sample_available                                                                                 ; 8            ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 1            ; 1        ; 0        ; 0        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 2904         ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK                                                                                                              ; 1            ; 1        ; 0        ; 0        ;
; AUD_BCLK                                                                                                              ; AUD_BCLK                                                                                                              ; 771          ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; iCLK_11MHz                                                                                                            ; 44           ; 44       ; 0        ; 0        ;
; iCLK_11MHz                                                                                                            ; iCLK_11MHz                                                                                                            ; 5564         ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; iCLK_11MHz                                                                                                            ; 70           ; 70       ; 0        ; 0        ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; iCLK_11MHz                                                                                                            ; 1            ; 1        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100                                                                                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; iCLK_100                                                                                                              ; 1            ; 1        ; 0        ; 0        ;
; iCLK_100                                                                                                              ; iCLK_100                                                                                                              ; 1905         ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; mTransmitter:mTransmitter|current_state.finish                                                                        ; 64           ; 0        ; 0        ; 0        ;
; iCLK_11MHz                                                                                                            ; mTransmitter:mTransmitter|current_state.finish                                                                        ; 74           ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0            ; 0        ; 8        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 18 19:44:47 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name iCLK_100 iCLK_100
    Info (332110): create_generated_clock -source {AN831|c0|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {AN831|c0|altpll_component|pll|clk[0]} {AN831|c0|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name iCLK_11MHz iCLK_11MHz
    Info (332105): create_clock -period 1.000 -name AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc
    Info (332105): create_clock -period 1.000 -name AUD_BCLK AUD_BCLK
    Info (332105): create_clock -period 1.000 -name mTransmitter:mTransmitter|current_state.finish mTransmitter:mTransmitter|current_state.finish
    Info (332105): create_clock -period 1.000 -name mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start
    Info (332105): create_clock -period 1.000 -name AN831:AN831|out_page_sample_available AN831:AN831|out_page_sample_available
    Info (332105): create_clock -period 1.000 -name AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -53.897
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -53.897      -426.713 iCLK_100 
    Info (332119):    -6.299      -568.455 iCLK_11MHz 
    Info (332119):    -6.072       -35.428 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):    -6.002     -3590.417 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -3.743      -166.371 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -3.027      -226.999 AUD_BCLK 
    Info (332119):    -2.464       -15.187 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):    -0.663       -16.929 AN831:AN831|out_page_sample_available 
    Info (332119):     0.362         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -3.161
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.161        -3.161 AUD_BCLK 
    Info (332119):    -3.132        -3.132 iCLK_100 
    Info (332119):    -2.161        -4.318 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -1.865       -10.148 iCLK_11MHz 
    Info (332119):    -0.497        -1.184 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -0.128        -0.128 AN831|c0|altpll_component|pll|clk[0] 
    Info (332119):     0.618         0.000 AN831:AN831|out_page_sample_available 
    Info (332119):     0.700         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.842         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941      -166.665 iCLK_11MHz 
    Info (332119):    -1.941      -123.629 AUD_BCLK 
    Info (332119):    -0.742     -1080.352 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -0.742       -94.976 AN831:AN831|out_page_sample_available 
    Info (332119):    -0.742       -92.008 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     3.758         0.000 iCLK_100 
    Info (332119):     8.758         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -14.221
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.221      -112.317 iCLK_100 
    Info (332119):    -1.420      -692.022 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -1.402      -110.584 iCLK_11MHz 
    Info (332119):    -1.345        -6.584 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):    -0.678       -23.474 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -0.381       -23.726 AUD_BCLK 
    Info (332119):    -0.352        -1.477 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     0.301         0.000 AN831:AN831|out_page_sample_available 
    Info (332119):     0.462         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.738
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.738        -1.738 AUD_BCLK 
    Info (332119):    -1.710        -1.710 iCLK_100 
    Info (332119):    -1.374       -78.509 iCLK_11MHz 
    Info (332119):    -1.236        -2.470 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -0.082        -0.082 AN831|c0|altpll_component|pll|clk[0] 
    Info (332119):    -0.029        -0.029 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):     0.237         0.000 AN831:AN831|out_page_sample_available 
    Info (332119):     0.455         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.592         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380      -112.380 iCLK_11MHz 
    Info (332119):    -1.380       -83.380 AUD_BCLK 
    Info (332119):    -0.500      -728.000 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -0.500       -64.000 AN831:AN831|out_page_sample_available 
    Info (332119):    -0.500       -62.000 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     4.000         0.000 iCLK_100 
    Info (332119):     9.000         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4713 megabytes
    Info: Processing ended: Mon May 18 19:44:51 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


