#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 12 20:24:28 2020
# Process ID: 8807
# Current directory: /home/gsaied/Desktop/old_rtl/fire4_squeeze
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire4_squeeze/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire4_squeeze/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire4_squeeze -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8821 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1425.461 ; gain = 70.000 ; free physical = 2432 ; free virtual = 5342
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire4_squeeze' [/home/gsaied/Desktop/old_rtl/fire4_squeeze/fire4_squeeze.sv:2]
	Parameter WOUT bound to: 32 - type: integer 
	Parameter DSP_NO bound to: 32 - type: integer 
	Parameter W_IN bound to: 64 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 128 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire4_squeeze/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/fire4_squeeze.sv:174]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire4_squeeze' [/home/gsaied/Desktop/old_rtl/fire4_squeeze/biasing_fire4_squeeze.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire4_squeeze' (2#1) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/biasing_fire4_squeeze.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire4_squeeze' [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
	Parameter NUM bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:108]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:110]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:111]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:112]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:113]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:114]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:115]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:116]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:117]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:118]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:119]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:120]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:121]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:122]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:123]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:124]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:125]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:126]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:127]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:128]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:129]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:130]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:131]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:132]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:133]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:134]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:135]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:136]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:137]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:138]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:139]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:140]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:141]
INFO: [Synth 8-6155] done synthesizing module 'rom_fire4_squeeze' (3#1) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom2_fire4_squeeze' [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 7 - type: integer 
	Parameter NUM bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:108]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:110]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:111]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:112]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:113]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:114]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:115]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:116]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:117]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:118]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:119]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:120]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:121]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:122]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:123]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:124]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:125]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:126]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:127]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:128]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:129]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:130]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:131]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:132]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:133]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:134]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:135]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:136]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:137]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:138]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:139]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:140]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:141]
INFO: [Synth 8-6155] done synthesizing module 'rom2_fire4_squeeze' (4#1) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire4_squeeze' (5#1) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/fire4_squeeze.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.211 ; gain = 138.750 ; free physical = 2409 ; free virtual = 5328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.211 ; gain = 138.750 ; free physical = 2416 ; free virtual = 5335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.211 ; gain = 138.750 ; free physical = 2416 ; free virtual = 5335
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_squeeze/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_squeeze/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2011.484 ; gain = 0.000 ; free physical = 2235 ; free virtual = 5166
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2011.484 ; gain = 0.000 ; free physical = 2234 ; free virtual = 5165
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2011.484 ; gain = 0.000 ; free physical = 2234 ; free virtual = 5165
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2011.484 ; gain = 656.023 ; free physical = 2341 ; free virtual = 5265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2011.484 ; gain = 656.023 ; free physical = 2341 ; free virtual = 5265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2011.484 ; gain = 656.023 ; free physical = 2337 ; free virtual = 5265
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2011.484 ; gain = 656.023 ; free physical = 2309 ; free virtual = 5241
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 32    
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	               16 Bit    Registers := 130   
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---ROMs : 
	                              ROMs := 32    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire4_squeeze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 32    
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 98    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rom_fire4_squeeze 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
+---ROMs : 
	                              ROMs := 32    
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register final2_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register temp_ifm_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[31][12]' (FD) to 'kernels_lut_reg_reg[31][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[31][13]' (FD) to 'kernels_lut_reg_reg[31][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[31][14]' (FD) to 'kernels_lut_reg_reg[31][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[30][11]' (FD) to 'kernels_lut_reg_reg[30][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[30][12]' (FD) to 'kernels_lut_reg_reg[30][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[30][13]' (FD) to 'kernels_lut_reg_reg[30][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[30][14]' (FD) to 'kernels_lut_reg_reg[30][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[29][12]' (FD) to 'kernels_lut_reg_reg[29][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[29][13]' (FD) to 'kernels_lut_reg_reg[29][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[29][14]' (FD) to 'kernels_lut_reg_reg[29][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[28][13]' (FD) to 'kernels_lut_reg_reg[28][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[28][14]' (FD) to 'kernels_lut_reg_reg[28][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[27][12]' (FD) to 'kernels_lut_reg_reg[27][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[27][13]' (FD) to 'kernels_lut_reg_reg[27][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[27][14]' (FD) to 'kernels_lut_reg_reg[27][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[26][0]' (FD) to 'kernels_lut_reg_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[26][1]' (FD) to 'kernels_lut_reg_reg[26][2]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[26][2]' (FD) to 'kernels_lut_reg_reg[26][3]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[26][3]' (FD) to 'kernels_lut_reg_reg[26][4]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[26][4]' (FD) to 'kernels_lut_reg_reg[26][5]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[26][5]' (FD) to 'kernels_lut_reg_reg[26][6]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[26][6]' (FD) to 'kernels_lut_reg_reg[26][7]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[26][7]' (FD) to 'kernels_lut_reg_reg[26][8]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[26][8]' (FD) to 'kernels_lut_reg_reg[26][9]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[26][9]' (FD) to 'kernels_lut_reg_reg[26][10]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[26][10]' (FD) to 'kernels_lut_reg_reg[26][11]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[26][11]' (FD) to 'kernels_lut_reg_reg[26][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[26][12]' (FD) to 'kernels_lut_reg_reg[26][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[26][13]' (FD) to 'kernels_lut_reg_reg[26][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[25][12]' (FD) to 'kernels_lut_reg_reg[25][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[25][13]' (FD) to 'kernels_lut_reg_reg[25][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[25][14]' (FD) to 'kernels_lut_reg_reg[25][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[24][12]' (FD) to 'kernels_lut_reg_reg[24][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[24][13]' (FD) to 'kernels_lut_reg_reg[24][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[24][14]' (FD) to 'kernels_lut_reg_reg[24][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[23][12]' (FD) to 'kernels_lut_reg_reg[23][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[23][13]' (FD) to 'kernels_lut_reg_reg[23][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[23][14]' (FD) to 'kernels_lut_reg_reg[23][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[22][12]' (FD) to 'kernels_lut_reg_reg[22][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[22][13]' (FD) to 'kernels_lut_reg_reg[22][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[22][14]' (FD) to 'kernels_lut_reg_reg[22][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[21][12]' (FD) to 'kernels_lut_reg_reg[21][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[21][13]' (FD) to 'kernels_lut_reg_reg[21][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[21][14]' (FD) to 'kernels_lut_reg_reg[21][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[20][12]' (FD) to 'kernels_lut_reg_reg[20][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[20][13]' (FD) to 'kernels_lut_reg_reg[20][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[20][14]' (FD) to 'kernels_lut_reg_reg[20][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[19][12]' (FD) to 'kernels_lut_reg_reg[19][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[19][13]' (FD) to 'kernels_lut_reg_reg[19][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[19][14]' (FD) to 'kernels_lut_reg_reg[19][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[18][13]' (FD) to 'kernels_lut_reg_reg[18][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[18][14]' (FD) to 'kernels_lut_reg_reg[18][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[17][13]' (FD) to 'kernels_lut_reg_reg[17][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[17][14]' (FD) to 'kernels_lut_reg_reg[17][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[16][12]' (FD) to 'kernels_lut_reg_reg[16][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[16][13]' (FD) to 'kernels_lut_reg_reg[16][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[16][14]' (FD) to 'kernels_lut_reg_reg[16][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[15][12]' (FD) to 'kernels_lut_reg_reg[15][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[15][13]' (FD) to 'kernels_lut_reg_reg[15][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[15][14]' (FD) to 'kernels_lut_reg_reg[15][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[14][13]' (FD) to 'kernels_lut_reg_reg[14][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[14][14]' (FD) to 'kernels_lut_reg_reg[14][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[13][12]' (FD) to 'kernels_lut_reg_reg[13][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[13][13]' (FD) to 'kernels_lut_reg_reg[13][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[13][14]' (FD) to 'kernels_lut_reg_reg[13][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[12][13]' (FD) to 'kernels_lut_reg_reg[12][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[12][14]' (FD) to 'kernels_lut_reg_reg[12][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[11][12]' (FD) to 'kernels_lut_reg_reg[11][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[11][13]' (FD) to 'kernels_lut_reg_reg[11][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[11][14]' (FD) to 'kernels_lut_reg_reg[11][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[10][12]' (FD) to 'kernels_lut_reg_reg[10][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[10][13]' (FD) to 'kernels_lut_reg_reg[10][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[10][14]' (FD) to 'kernels_lut_reg_reg[10][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[9][11]' (FD) to 'kernels_lut_reg_reg[9][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[9][12]' (FD) to 'kernels_lut_reg_reg[9][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[9][13]' (FD) to 'kernels_lut_reg_reg[9][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[9][14]' (FD) to 'kernels_lut_reg_reg[9][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[8][11]' (FD) to 'kernels_lut_reg_reg[8][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[8][12]' (FD) to 'kernels_lut_reg_reg[8][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[8][13]' (FD) to 'kernels_lut_reg_reg[8][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[8][14]' (FD) to 'kernels_lut_reg_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[7][12]' (FD) to 'kernels_lut_reg_reg[7][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[7][13]' (FD) to 'kernels_lut_reg_reg[7][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[7][14]' (FD) to 'kernels_lut_reg_reg[7][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[6][12]' (FD) to 'kernels_lut_reg_reg[6][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[6][13]' (FD) to 'kernels_lut_reg_reg[6][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[6][14]' (FD) to 'kernels_lut_reg_reg[6][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[5][12]' (FD) to 'kernels_lut_reg_reg[5][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[5][13]' (FD) to 'kernels_lut_reg_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[5][14]' (FD) to 'kernels_lut_reg_reg[5][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[4][12]' (FD) to 'kernels_lut_reg_reg[4][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[4][13]' (FD) to 'kernels_lut_reg_reg[4][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[4][14]' (FD) to 'kernels_lut_reg_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[3][12]' (FD) to 'kernels_lut_reg_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[3][13]' (FD) to 'kernels_lut_reg_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[3][14]' (FD) to 'kernels_lut_reg_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[2][12]' (FD) to 'kernels_lut_reg_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[2][13]' (FD) to 'kernels_lut_reg_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[2][14]' (FD) to 'kernels_lut_reg_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[1][12]' (FD) to 'kernels_lut_reg_reg[1][13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__0) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__1) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__2) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__3) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__4) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__5) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__6) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__7) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__8) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__9) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__10) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__11) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__12) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__13) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__14) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__15) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__16) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__17) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__18) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__19) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__20) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__21) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__22) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__23) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__24) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__25) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__26) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__27) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__28) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__29) is unused and will be removed from module fire4_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[10]__30) is unused and will be removed from module fire4_squeeze.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2011.484 ; gain = 656.023 ; free physical = 2269 ; free virtual = 5200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+---------------------+---------------+----------------+
|Module Name        | RTL Object          | Depth x Width | Implemented As | 
+-------------------+---------------------+---------------+----------------+
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|rom2_fire4_squeeze | p_0_out             | 128x16        | LUT            | 
|fire4_squeeze      | u_2/rom_out_reg[0]  | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[1]  | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[2]  | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[3]  | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[4]  | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[5]  | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[6]  | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[7]  | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[8]  | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[9]  | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[10] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[11] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[12] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[13] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[14] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[15] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[16] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[17] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[18] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[19] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[20] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[21] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[22] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[23] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[24] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[25] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[26] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[27] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[28] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[29] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[30] | 1024x16       | Block RAM      | 
|fire4_squeeze      | u_2/rom_out_reg[31] | 1024x16       | Block RAM      | 
+-------------------+---------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/u_2/rom_out_reg[0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/u_2/rom_out_reg[1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/u_2/rom_out_reg[2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/rom_out_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/u_2/rom_out_reg[4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_5/u_2/rom_out_reg[5] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/u_2/rom_out_reg[6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/u_2/rom_out_reg[7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/u_2/rom_out_reg[8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_9/u_2/rom_out_reg[9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_10/u_2/rom_out_reg[10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_11/u_2/rom_out_reg[11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_12/u_2/rom_out_reg[12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_13/u_2/rom_out_reg[13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_14/u_2/rom_out_reg[14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_15/u_2/rom_out_reg[15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_16/u_2/rom_out_reg[16] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_17/u_2/rom_out_reg[17] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_18/u_2/rom_out_reg[18] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_19/u_2/rom_out_reg[19] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_20/u_2/rom_out_reg[20] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_21/u_2/rom_out_reg[21] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_22/u_2/rom_out_reg[22] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_23/u_2/rom_out_reg[23] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_24/u_2/rom_out_reg[24] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/u_2/rom_out_reg[25] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/u_2/rom_out_reg[26] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/u_2/rom_out_reg[27] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/u_2/rom_out_reg[28] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_29/u_2/rom_out_reg[29] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_30/u_2/rom_out_reg[30] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_31/u_2/rom_out_reg[31] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 2040.484 ; gain = 685.023 ; free physical = 2106 ; free virtual = 5042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 2119.359 ; gain = 763.898 ; free physical = 2064 ; free virtual = 4996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[5] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[16] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[17] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[18] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[19] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[20] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[21] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[22] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[23] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[24] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[25] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[26] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[27] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[28] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[29] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[30] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[31] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 2119.359 ; gain = 763.898 ; free physical = 2075 ; free virtual = 5007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 2119.359 ; gain = 763.898 ; free physical = 2068 ; free virtual = 5007
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 2119.359 ; gain = 763.898 ; free physical = 2068 ; free virtual = 5007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 2119.359 ; gain = 763.898 ; free physical = 2068 ; free virtual = 5007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 2119.359 ; gain = 763.898 ; free physical = 2068 ; free virtual = 5007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 2119.359 ; gain = 763.898 ; free physical = 2068 ; free virtual = 5007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 2119.359 ; gain = 763.898 ; free physical = 2068 ; free virtual = 5007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   246|
|2     |DSP48E1     |    32|
|3     |LUT1        |   362|
|4     |LUT2        |    40|
|5     |LUT3        |   557|
|6     |LUT4        |     7|
|7     |LUT5        |     7|
|8     |LUT6        |   804|
|9     |MUXF7       |   368|
|10    |RAMB18E1    |     1|
|11    |RAMB18E1_1  |     1|
|12    |RAMB18E1_10 |     1|
|13    |RAMB18E1_11 |     1|
|14    |RAMB18E1_12 |     1|
|15    |RAMB18E1_13 |     1|
|16    |RAMB18E1_14 |     1|
|17    |RAMB18E1_15 |     1|
|18    |RAMB18E1_16 |     1|
|19    |RAMB18E1_17 |     1|
|20    |RAMB18E1_18 |     1|
|21    |RAMB18E1_19 |     1|
|22    |RAMB18E1_2  |     1|
|23    |RAMB18E1_20 |     1|
|24    |RAMB18E1_21 |     1|
|25    |RAMB18E1_22 |     1|
|26    |RAMB18E1_23 |     1|
|27    |RAMB18E1_24 |     1|
|28    |RAMB18E1_25 |     1|
|29    |RAMB18E1_26 |     1|
|30    |RAMB18E1_27 |     1|
|31    |RAMB18E1_28 |     1|
|32    |RAMB18E1_29 |     1|
|33    |RAMB18E1_3  |     1|
|34    |RAMB18E1_30 |     1|
|35    |RAMB18E1_31 |     1|
|36    |RAMB18E1_4  |     1|
|37    |RAMB18E1_5  |     1|
|38    |RAMB18E1_6  |     1|
|39    |RAMB18E1_7  |     1|
|40    |RAMB18E1_8  |     1|
|41    |RAMB18E1_9  |     1|
|42    |FDRE        |  1279|
|43    |FDSE        |     1|
+------+------------+------+

Report Instance Areas: 
+------+----------------------+-------------------+------+
|      |Instance              |Module             |Cells |
+------+----------------------+-------------------+------+
|1     |top                   |                   |  3735|
|2     |  \genblk1[0].mac_i   |mac                |    12|
|3     |  \genblk1[10].mac_i  |mac_0              |    37|
|4     |  \genblk1[11].mac_i  |mac_1              |    12|
|5     |  \genblk1[12].mac_i  |mac_2              |    14|
|6     |  \genblk1[13].mac_i  |mac_3              |    15|
|7     |  \genblk1[14].mac_i  |mac_4              |    14|
|8     |  \genblk1[15].mac_i  |mac_5              |    12|
|9     |  \genblk1[16].mac_i  |mac_6              |    11|
|10    |  \genblk1[17].mac_i  |mac_7              |    13|
|11    |  \genblk1[18].mac_i  |mac_8              |    14|
|12    |  \genblk1[19].mac_i  |mac_9              |    13|
|13    |  \genblk1[1].mac_i   |mac_10             |    10|
|14    |  \genblk1[20].mac_i  |mac_11             |    36|
|15    |  \genblk1[21].mac_i  |mac_12             |    12|
|16    |  \genblk1[22].mac_i  |mac_13             |    36|
|17    |  \genblk1[23].mac_i  |mac_14             |    15|
|18    |  \genblk1[24].mac_i  |mac_15             |    11|
|19    |  \genblk1[25].mac_i  |mac_16             |    13|
|20    |  \genblk1[26].mac_i  |mac_17             |     2|
|21    |  \genblk1[27].mac_i  |mac_18             |    17|
|22    |  \genblk1[28].mac_i  |mac_19             |    11|
|23    |  \genblk1[29].mac_i  |mac_20             |    37|
|24    |  \genblk1[2].mac_i   |mac_21             |    10|
|25    |  \genblk1[30].mac_i  |mac_22             |    13|
|26    |  \genblk1[31].mac_i  |mac_23             |    38|
|27    |  \genblk1[3].mac_i   |mac_24             |    14|
|28    |  \genblk1[4].mac_i   |mac_25             |    14|
|29    |  \genblk1[5].mac_i   |mac_26             |    37|
|30    |  \genblk1[6].mac_i   |mac_27             |    36|
|31    |  \genblk1[7].mac_i   |mac_28             |    37|
|32    |  \genblk1[8].mac_i   |mac_29             |    37|
|33    |  \genblk1[9].mac_i   |mac_30             |    37|
|34    |  u_2                 |rom_fire4_squeeze  |   544|
|35    |  u_3                 |rom2_fire4_squeeze |  1196|
+------+----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 2119.359 ; gain = 763.898 ; free physical = 2068 ; free virtual = 5007
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 2119.359 ; gain = 246.625 ; free physical = 2142 ; free virtual = 5070
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 2119.367 ; gain = 763.898 ; free physical = 2142 ; free virtual = 5069
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 678 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_squeeze/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_squeeze/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.367 ; gain = 0.000 ; free physical = 2063 ; free virtual = 4990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
317 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 2119.367 ; gain = 771.902 ; free physical = 2153 ; free virtual = 5080
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2595.348 ; gain = 475.980 ; free physical = 1668 ; free virtual = 4596
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# #phys_opt_design -directive AggressiveExplore
# }
# write_checkpoint -force post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.348 ; gain = 0.000 ; free physical = 1668 ; free virtual = 4596
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2637.551 ; gain = 0.000 ; free physical = 1661 ; free virtual = 4593
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire4_squeeze/post_synth.dcp' has been generated.
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.512 ; gain = 0.000 ; free physical = 1662 ; free virtual = 4590
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e3a89894

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2648.512 ; gain = 0.000 ; free physical = 1662 ; free virtual = 4590
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.512 ; gain = 0.000 ; free physical = 1666 ; free virtual = 4594

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7b0f7623

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2653.512 ; gain = 5.000 ; free physical = 1644 ; free virtual = 4572

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12399b84a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2663.582 ; gain = 15.070 ; free physical = 1635 ; free virtual = 4563

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12399b84a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2663.582 ; gain = 15.070 ; free physical = 1635 ; free virtual = 4563
Phase 1 Placer Initialization | Checksum: 12399b84a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2663.582 ; gain = 15.070 ; free physical = 1635 ; free virtual = 4563

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16b4c54e0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2663.582 ; gain = 15.070 ; free physical = 1624 ; free virtual = 4552
Phase 2 Global Placement | Checksum: 1e0d3cdb5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2671.586 ; gain = 23.074 ; free physical = 1593 ; free virtual = 4514

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e0d3cdb5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2671.586 ; gain = 23.074 ; free physical = 1586 ; free virtual = 4513

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1301c88a7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2671.586 ; gain = 23.074 ; free physical = 1577 ; free virtual = 4505

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13cb654c1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2671.586 ; gain = 23.074 ; free physical = 1576 ; free virtual = 4504

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d32bae1c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2671.586 ; gain = 23.074 ; free physical = 1576 ; free virtual = 4504

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14ee876af

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.586 ; gain = 23.074 ; free physical = 1577 ; free virtual = 4505

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19483819c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2683.691 ; gain = 35.180 ; free physical = 1568 ; free virtual = 4489

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1eeeaf914

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2683.691 ; gain = 35.180 ; free physical = 1561 ; free virtual = 4489

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16690500e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2683.691 ; gain = 35.180 ; free physical = 1561 ; free virtual = 4489

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c1f889eb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2683.691 ; gain = 35.180 ; free physical = 1561 ; free virtual = 4482
Phase 3 Detail Placement | Checksum: 1c1f889eb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2683.691 ; gain = 35.180 ; free physical = 1558 ; free virtual = 4483

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14e6389ba

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 14e6389ba

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2715.695 ; gain = 67.184 ; free physical = 1549 ; free virtual = 4477
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.119. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 8e6ba46f

Time (s): cpu = 00:02:18 ; elapsed = 00:02:04 . Memory (MB): peak = 2715.695 ; gain = 67.184 ; free physical = 1542 ; free virtual = 4467
Phase 4.1 Post Commit Optimization | Checksum: 8e6ba46f

Time (s): cpu = 00:02:18 ; elapsed = 00:02:04 . Memory (MB): peak = 2715.695 ; gain = 67.184 ; free physical = 1542 ; free virtual = 4467
Post Placement Optimization Initialization | Checksum: 1ce12d5bc
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.133. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: feeaeb70

Time (s): cpu = 00:03:29 ; elapsed = 00:03:14 . Memory (MB): peak = 2735.805 ; gain = 87.293 ; free physical = 1558 ; free virtual = 4487

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: feeaeb70

Time (s): cpu = 00:03:29 ; elapsed = 00:03:14 . Memory (MB): peak = 2735.805 ; gain = 87.293 ; free physical = 1558 ; free virtual = 4487

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2735.805 ; gain = 0.000 ; free physical = 1558 ; free virtual = 4487
Phase 4.4 Final Placement Cleanup | Checksum: 188173319

Time (s): cpu = 00:03:29 ; elapsed = 00:03:15 . Memory (MB): peak = 2735.805 ; gain = 87.293 ; free physical = 1558 ; free virtual = 4487
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 188173319

Time (s): cpu = 00:03:29 ; elapsed = 00:03:15 . Memory (MB): peak = 2735.805 ; gain = 87.293 ; free physical = 1557 ; free virtual = 4486
Ending Placer Task | Checksum: 187b1f138

Time (s): cpu = 00:03:29 ; elapsed = 00:03:15 . Memory (MB): peak = 2735.805 ; gain = 87.293 ; free physical = 1627 ; free virtual = 4556
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:32 ; elapsed = 00:03:16 . Memory (MB): peak = 2735.805 ; gain = 96.293 ; free physical = 1627 ; free virtual = 4556
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c8eca6de ConstDB: 0 ShapeSum: bec54a5a RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ifm_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "fire4_squeeze_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire4_squeeze_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: d4d3c8e2

Time (s): cpu = 00:01:47 ; elapsed = 00:01:04 . Memory (MB): peak = 3163.629 ; gain = 427.820 ; free physical = 1685 ; free virtual = 4606
Post Restoration Checksum: NetGraph: 821c28e4 NumContArr: 52b79ffe Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d4d3c8e2

Time (s): cpu = 00:01:47 ; elapsed = 00:01:04 . Memory (MB): peak = 3172.625 ; gain = 436.816 ; free physical = 1652 ; free virtual = 4581

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d4d3c8e2

Time (s): cpu = 00:01:47 ; elapsed = 00:01:04 . Memory (MB): peak = 3202.875 ; gain = 467.066 ; free physical = 1618 ; free virtual = 4547

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d4d3c8e2

Time (s): cpu = 00:01:47 ; elapsed = 00:01:04 . Memory (MB): peak = 3202.875 ; gain = 467.066 ; free physical = 1618 ; free virtual = 4547
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d9309c26

Time (s): cpu = 00:01:50 ; elapsed = 00:01:06 . Memory (MB): peak = 3250.453 ; gain = 514.645 ; free physical = 1619 ; free virtual = 4548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.057 | TNS=-0.405 | WHS=-0.006 | THS=-0.012 |

Phase 2 Router Initialization | Checksum: 126041655

Time (s): cpu = 00:01:51 ; elapsed = 00:01:06 . Memory (MB): peak = 3250.453 ; gain = 514.645 ; free physical = 1612 ; free virtual = 4542

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 108f7aa0b

Time (s): cpu = 00:02:00 ; elapsed = 00:01:10 . Memory (MB): peak = 3263.438 ; gain = 527.629 ; free physical = 1601 ; free virtual = 4523

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 447
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dfb489a8

Time (s): cpu = 00:02:07 ; elapsed = 00:01:14 . Memory (MB): peak = 3263.438 ; gain = 527.629 ; free physical = 1594 ; free virtual = 4524
Phase 4 Rip-up And Reroute | Checksum: 1dfb489a8

Time (s): cpu = 00:02:07 ; elapsed = 00:01:14 . Memory (MB): peak = 3263.438 ; gain = 527.629 ; free physical = 1594 ; free virtual = 4524

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp
Phase 5.1.1 Delay CleanUp | Checksum: 1dfb489a8

Time (s): cpu = 00:02:07 ; elapsed = 00:01:14 . Memory (MB): peak = 3263.438 ; gain = 527.629 ; free physical = 1594 ; free virtual = 4524
Phase 5.1 TNS Cleanup | Checksum: 1dfb489a8

Time (s): cpu = 00:02:07 ; elapsed = 00:01:14 . Memory (MB): peak = 3263.438 ; gain = 527.629 ; free physical = 1594 ; free virtual = 4524

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dfb489a8

Time (s): cpu = 00:02:07 ; elapsed = 00:01:14 . Memory (MB): peak = 3263.438 ; gain = 527.629 ; free physical = 1594 ; free virtual = 4524
Phase 5 Delay and Skew Optimization | Checksum: 1dfb489a8

Time (s): cpu = 00:02:07 ; elapsed = 00:01:14 . Memory (MB): peak = 3263.438 ; gain = 527.629 ; free physical = 1594 ; free virtual = 4524

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 110fed067

Time (s): cpu = 00:02:08 ; elapsed = 00:01:14 . Memory (MB): peak = 3263.438 ; gain = 527.629 ; free physical = 1594 ; free virtual = 4524
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=0.074  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 110fed067

Time (s): cpu = 00:02:08 ; elapsed = 00:01:14 . Memory (MB): peak = 3263.438 ; gain = 527.629 ; free physical = 1594 ; free virtual = 4524
Phase 6 Post Hold Fix | Checksum: 110fed067

Time (s): cpu = 00:02:08 ; elapsed = 00:01:14 . Memory (MB): peak = 3263.438 ; gain = 527.629 ; free physical = 1594 ; free virtual = 4524

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0899154 %
  Global Horizontal Routing Utilization  = 0.115081 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 198793741

Time (s): cpu = 00:02:09 ; elapsed = 00:01:15 . Memory (MB): peak = 3263.438 ; gain = 527.629 ; free physical = 1585 ; free virtual = 4515

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 198793741

Time (s): cpu = 00:02:09 ; elapsed = 00:01:15 . Memory (MB): peak = 3263.438 ; gain = 527.629 ; free physical = 1585 ; free virtual = 4515

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22b641799

Time (s): cpu = 00:02:09 ; elapsed = 00:01:15 . Memory (MB): peak = 3263.438 ; gain = 527.629 ; free physical = 1582 ; free virtual = 4512

Phase 10 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.009  | TNS=0.000  | WHS=0.075  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 266153e09

Time (s): cpu = 00:02:11 ; elapsed = 00:01:16 . Memory (MB): peak = 3263.438 ; gain = 527.629 ; free physical = 1587 ; free virtual = 4517
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:11 ; elapsed = 00:01:16 . Memory (MB): peak = 3263.438 ; gain = 527.629 ; free physical = 1892 ; free virtual = 4822

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:14 ; elapsed = 00:01:18 . Memory (MB): peak = 3263.438 ; gain = 527.633 ; free physical = 1892 ; free virtual = 4822
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Mar 12 20:30:51 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire4_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 u_2/rom_out_reg[30]/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[30].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 1.607ns (60.528%)  route 1.048ns (39.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.483 - 3.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1343, unset)         0.508     0.508    u_2/clk
    RAMB18_X3Y63         RAMB18E1                                     r  u_2/rom_out_reg[30]/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y63         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      1.564     2.072 r  u_2/rom_out_reg[30]/DOADO[11]
                         net (fo=1, routed)           0.619     2.691    u_2/rom_out_reg[30]_30[11]
    SLICE_X51Y152        LUT3 (Prop_lut3_I2_O)        0.043     2.734 r  u_2/mul_out_reg_i_5__0/O
                         net (fo=1, routed)           0.429     3.163    genblk1[30].mac_i/B[11]
    DSP48_X2Y61          DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=1343, unset)         0.483     3.483    genblk1[30].mac_i/clk
    DSP48_X2Y61          DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.483    
                         clock uncertainty           -0.035     3.447    
    DSP48_X2Y61          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275     3.172    genblk1[30].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  0.009    




exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 12 20:33:39 2020...
