Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug 18 14:58:02 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.098        0.000                      0                 6748        0.010        0.000                      0                 6748        2.000        0.000                       0                  2818  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             9.164        0.000                      0                 6260        0.010        0.000                      0                 6260        7.500        0.000                       0                  2628  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       46.150        0.000                      0                  257        0.169        0.000                      0                  257       49.500        0.000                       0                   186  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0        6.098        0.000                      0                  297        1.605        0.000                      0                  297  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0        9.398        0.000                      0                  135        2.176        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.164ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.108ns  (logic 1.672ns (16.541%)  route 8.436ns (83.459%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 22.673 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.715     3.023    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y60          FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     3.442 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.668     5.110    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.321     5.431 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5/O
                         net (fo=2, routed)           0.675     6.106    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.332     6.438 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=37, routed)          1.760     8.198    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config_reg[0][27]
    SLICE_X11Y64         LUT2 (Prop_lut2_I1_O)        0.150     8.348 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.974     9.322    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.326     9.648 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[15][31]_i_2/O
                         net (fo=1, routed)           0.433    10.081    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[15]
    SLICE_X5Y63          LUT4 (Prop_lut4_I0_O)        0.124    10.205 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[15][31]_i_1/O
                         net (fo=32, routed)          2.926    13.131    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_20[0]
    SLICE_X27Y67         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.481    22.673    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X27Y67         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][6]/C
                         clock pessimism              0.130    22.803    
                         clock uncertainty           -0.302    22.501    
    SLICE_X27Y67         FDRE (Setup_fdre_C_CE)      -0.205    22.296    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][6]
  -------------------------------------------------------------------
                         required time                         22.296    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  9.164    

Slack (MET) :             9.388ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 1.672ns (16.922%)  route 8.209ns (83.078%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 22.669 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.715     3.023    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y60          FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     3.442 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.668     5.110    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.321     5.431 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5/O
                         net (fo=2, routed)           0.675     6.106    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.332     6.438 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=37, routed)          1.760     8.198    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config_reg[0][27]
    SLICE_X11Y64         LUT2 (Prop_lut2_I1_O)        0.150     8.348 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.862     9.210    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.326     9.536 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_2/O
                         net (fo=1, routed)           0.483    10.020    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[23]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.124    10.144 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          2.760    12.904    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_23[0]
    SLICE_X23Y67         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.477    22.669    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X23Y67         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][4]/C
                         clock pessimism              0.130    22.799    
                         clock uncertainty           -0.302    22.497    
    SLICE_X23Y67         FDRE (Setup_fdre_C_CE)      -0.205    22.292    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][4]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  9.388    

Slack (MET) :             9.388ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 1.672ns (16.922%)  route 8.209ns (83.078%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 22.669 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.715     3.023    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y60          FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     3.442 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.668     5.110    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.321     5.431 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5/O
                         net (fo=2, routed)           0.675     6.106    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.332     6.438 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=37, routed)          1.760     8.198    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config_reg[0][27]
    SLICE_X11Y64         LUT2 (Prop_lut2_I1_O)        0.150     8.348 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.862     9.210    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.326     9.536 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_2/O
                         net (fo=1, routed)           0.483    10.020    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[23]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.124    10.144 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          2.760    12.904    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_23[0]
    SLICE_X23Y67         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.477    22.669    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X23Y67         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][5]/C
                         clock pessimism              0.130    22.799    
                         clock uncertainty           -0.302    22.497    
    SLICE_X23Y67         FDRE (Setup_fdre_C_CE)      -0.205    22.292    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][5]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  9.388    

Slack (MET) :             9.388ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 1.672ns (16.922%)  route 8.209ns (83.078%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 22.669 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.715     3.023    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y60          FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     3.442 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.668     5.110    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.321     5.431 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5/O
                         net (fo=2, routed)           0.675     6.106    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.332     6.438 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=37, routed)          1.760     8.198    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config_reg[0][27]
    SLICE_X11Y64         LUT2 (Prop_lut2_I1_O)        0.150     8.348 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.862     9.210    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.326     9.536 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_2/O
                         net (fo=1, routed)           0.483    10.020    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[23]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.124    10.144 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          2.760    12.904    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_23[0]
    SLICE_X23Y67         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.477    22.669    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X23Y67         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][7]/C
                         clock pessimism              0.130    22.799    
                         clock uncertainty           -0.302    22.497    
    SLICE_X23Y67         FDRE (Setup_fdre_C_CE)      -0.205    22.292    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][7]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  9.388    

Slack (MET) :             9.434ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 1.698ns (17.611%)  route 7.944ns (82.389%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.715     3.023    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y60          FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     3.442 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.668     5.110    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.321     5.431 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5/O
                         net (fo=2, routed)           0.675     6.106    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.332     6.438 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=37, routed)          1.760     8.198    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config_reg[0][27]
    SLICE_X11Y64         LUT2 (Prop_lut2_I1_O)        0.150     8.348 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          1.150     9.498    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.326     9.824 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[10][31]_i_2/O
                         net (fo=1, routed)           0.452    10.276    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[10]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.150    10.426 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[10][31]_i_1/O
                         net (fo=32, routed)          2.238    12.665    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_6[0]
    SLICE_X26Y58         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.488    22.680    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][0]/C
                         clock pessimism              0.130    22.810    
                         clock uncertainty           -0.302    22.508    
    SLICE_X26Y58         FDRE (Setup_fdre_C_CE)      -0.409    22.099    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][0]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                         -12.665    
  -------------------------------------------------------------------
                         slack                                  9.434    

Slack (MET) :             9.434ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 1.698ns (17.611%)  route 7.944ns (82.389%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.715     3.023    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y60          FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     3.442 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.668     5.110    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.321     5.431 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5/O
                         net (fo=2, routed)           0.675     6.106    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.332     6.438 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=37, routed)          1.760     8.198    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config_reg[0][27]
    SLICE_X11Y64         LUT2 (Prop_lut2_I1_O)        0.150     8.348 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          1.150     9.498    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.326     9.824 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[10][31]_i_2/O
                         net (fo=1, routed)           0.452    10.276    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[10]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.150    10.426 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[10][31]_i_1/O
                         net (fo=32, routed)          2.238    12.665    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_6[0]
    SLICE_X26Y58         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.488    22.680    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][1]/C
                         clock pessimism              0.130    22.810    
                         clock uncertainty           -0.302    22.508    
    SLICE_X26Y58         FDRE (Setup_fdre_C_CE)      -0.409    22.099    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][1]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                         -12.665    
  -------------------------------------------------------------------
                         slack                                  9.434    

Slack (MET) :             9.503ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.774ns  (logic 1.672ns (17.107%)  route 8.102ns (82.893%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.715     3.023    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y60          FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     3.442 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.668     5.110    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.321     5.431 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5/O
                         net (fo=2, routed)           0.675     6.106    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.332     6.438 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=37, routed)          1.760     8.198    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config_reg[0][27]
    SLICE_X11Y64         LUT2 (Prop_lut2_I1_O)        0.150     8.348 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.974     9.322    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.326     9.648 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[15][31]_i_2/O
                         net (fo=1, routed)           0.433    10.081    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[15]
    SLICE_X5Y63          LUT4 (Prop_lut4_I0_O)        0.124    10.205 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[15][31]_i_1/O
                         net (fo=32, routed)          2.592    12.797    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_20[0]
    SLICE_X27Y62         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.485    22.677    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X27Y62         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][0]/C
                         clock pessimism              0.130    22.807    
                         clock uncertainty           -0.302    22.505    
    SLICE_X27Y62         FDRE (Setup_fdre_C_CE)      -0.205    22.300    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][0]
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                  9.503    

Slack (MET) :             9.503ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.774ns  (logic 1.672ns (17.107%)  route 8.102ns (82.893%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.715     3.023    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y60          FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     3.442 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.668     5.110    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.321     5.431 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5/O
                         net (fo=2, routed)           0.675     6.106    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.332     6.438 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=37, routed)          1.760     8.198    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config_reg[0][27]
    SLICE_X11Y64         LUT2 (Prop_lut2_I1_O)        0.150     8.348 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.974     9.322    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.326     9.648 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[15][31]_i_2/O
                         net (fo=1, routed)           0.433    10.081    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[15]
    SLICE_X5Y63          LUT4 (Prop_lut4_I0_O)        0.124    10.205 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[15][31]_i_1/O
                         net (fo=32, routed)          2.592    12.797    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_20[0]
    SLICE_X27Y62         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.485    22.677    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X27Y62         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][1]/C
                         clock pessimism              0.130    22.807    
                         clock uncertainty           -0.302    22.505    
    SLICE_X27Y62         FDRE (Setup_fdre_C_CE)      -0.205    22.300    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][1]
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                  9.503    

Slack (MET) :             9.503ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.774ns  (logic 1.672ns (17.107%)  route 8.102ns (82.893%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.715     3.023    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y60          FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     3.442 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.668     5.110    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.321     5.431 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5/O
                         net (fo=2, routed)           0.675     6.106    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.332     6.438 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=37, routed)          1.760     8.198    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config_reg[0][27]
    SLICE_X11Y64         LUT2 (Prop_lut2_I1_O)        0.150     8.348 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.974     9.322    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.326     9.648 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[15][31]_i_2/O
                         net (fo=1, routed)           0.433    10.081    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[15]
    SLICE_X5Y63          LUT4 (Prop_lut4_I0_O)        0.124    10.205 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[15][31]_i_1/O
                         net (fo=32, routed)          2.592    12.797    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_20[0]
    SLICE_X27Y62         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.485    22.677    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X27Y62         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][2]/C
                         clock pessimism              0.130    22.807    
                         clock uncertainty           -0.302    22.505    
    SLICE_X27Y62         FDRE (Setup_fdre_C_CE)      -0.205    22.300    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][2]
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                  9.503    

Slack (MET) :             9.503ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.774ns  (logic 1.672ns (17.107%)  route 8.102ns (82.893%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.715     3.023    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y60          FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.419     3.442 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.668     5.110    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.321     5.431 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5/O
                         net (fo=2, routed)           0.675     6.106    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.332     6.438 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=37, routed)          1.760     8.198    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config_reg[0][27]
    SLICE_X11Y64         LUT2 (Prop_lut2_I1_O)        0.150     8.348 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.974     9.322    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.326     9.648 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[15][31]_i_2/O
                         net (fo=1, routed)           0.433    10.081    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[15]
    SLICE_X5Y63          LUT4 (Prop_lut4_I0_O)        0.124    10.205 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[15][31]_i_1/O
                         net (fo=32, routed)          2.592    12.797    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_20[0]
    SLICE_X27Y62         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.485    22.677    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X27Y62         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][4]/C
                         clock pessimism              0.130    22.807    
                         clock uncertainty           -0.302    22.505    
    SLICE_X27Y62         FDRE (Setup_fdre_C_CE)      -0.205    22.300    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][4]
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                  9.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.208%)  route 0.143ns (52.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.143     1.198    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[21]
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)        -0.006     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.330%)  route 0.206ns (55.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X16Y48         FDRE                                         r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.206     1.274    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[4]
    SLICE_X15Y50         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.831     1.201    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y50         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.075     1.247    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.341%)  route 0.227ns (61.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.227     1.272    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X13Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.834     1.204    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.066     1.241    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.474%)  route 0.262ns (61.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.262     1.332    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X6Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.005%)  route 0.220ns (60.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X15Y48         FDRE                                         r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.220     1.266    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X13Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.834     1.204    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.046     1.221    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.439%)  route 0.242ns (59.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X16Y49         FDRE                                         r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[23]/Q
                         net (fo=1, routed)           0.242     1.310    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[8]
    SLICE_X13Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.834     1.204    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.075     1.250    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.342%)  route 0.233ns (58.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.567     0.908    design_1_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X10Y48         FDRE                                         r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.233     1.304    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]
    SLICE_X10Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.834     1.204    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.063     1.238    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.174%)  route 0.226ns (63.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.226     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[23]
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.018     1.212    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.148ns (31.575%)  route 0.321ns (68.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.321     1.374    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X6Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.305    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.422%)  route 0.252ns (60.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X16Y48         FDRE                                         r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.252     1.321    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X13Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.834     1.204    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.070     1.245    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         20.000      15.001     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     BUFG/I           n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X18Y64     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][5]/C
Min Period        n/a     FDSE/C           n/a            1.000         20.000      19.000     SLICE_X20Y66     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][6]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X18Y64     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][7]/C
Min Period        n/a     FDSE/C           n/a            1.000         20.000      19.000     SLICE_X18Y64     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][8]/C
Min Period        n/a     FDSE/C           n/a            1.000         20.000      19.000     SLICE_X11Y68     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][9]/C
Min Period        n/a     FDSE/C           n/a            1.000         20.000      19.000     SLICE_X19Y61     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][0]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X10Y60     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][10]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X14Y66     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][11]/C
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.500      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.501      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X6Y43      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X6Y45      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X6Y43      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X6Y45      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X10Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X12Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X10Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X10Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.500      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.501      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X6Y43      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X6Y43      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X6Y45      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X6Y45      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X6Y43      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X6Y43      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X6Y45      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X6Y45      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       46.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.150ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.664ns  (logic 26.958ns (50.235%)  route 26.706ns (49.765%))
  Logic Levels:           60  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 98.669 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDCE                                         r  design_1_i/FSM_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.342     1.177    design_1_i/hsv_to_rgb_0_1/inst/Saturation[0]
    SLICE_X23Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           1.092     2.394    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          0.908     3.426    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.462 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.982 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[2]
                         net (fo=24, routed)          1.944    10.926    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_103
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.150    11.076 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.721    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X19Y34         LUT4 (Prop_lut4_I3_O)        0.332    12.053 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.053    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.659 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/O[3]
                         net (fo=3, routed)           0.730    13.390    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_4
    SLICE_X13Y34         LUT3 (Prop_lut3_I0_O)        0.306    13.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58/O
                         net (fo=2, routed)           1.096    14.792    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.916 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.570    15.486    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.610 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.610    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.011 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.011    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.345 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6/O[1]
                         net (fo=16, routed)          1.254    17.599    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6_n_6
    SLICE_X13Y31         LUT3 (Prop_lut3_I2_O)        0.303    17.902 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328/O
                         net (fo=1, routed)           0.754    18.655    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.051 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280/CO[3]
                         net (fo=1, routed)           0.000    19.051    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.168    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    19.285    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.608 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/O[1]
                         net (fo=3, routed)           1.054    20.662    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_6
    SLICE_X15Y35         LUT4 (Prop_lut4_I1_O)        0.306    20.968 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177/O
                         net (fo=1, routed)           0.000    20.968    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.518 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.518    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.632 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.632    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.746 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.746    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.654    22.558    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.329    22.887 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    22.887    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.437 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.437    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.551    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.665    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.978 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[3]
                         net (fo=1, routed)           0.791    24.768    design_1_i/hsv_to_rgb_0_1/inst/R50_in[15]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    28.986 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    28.988    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    30.506 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[1]
                         net (fo=15, routed)          1.782    32.289    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_104
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.157    32.446 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.439    32.884    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.355    33.239 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    33.239    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.771 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.113 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.113    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.447 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.109    35.556    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_6
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.331    35.887 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.469    36.356    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.326    36.682 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    36.682    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.232 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.346 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.346    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.460 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.460    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.574 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.574    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.908 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           0.997    38.905    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9_n_6
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.303    39.208 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.208    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.609 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.609    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.943 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.679    40.622    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_6
    SLICE_X10Y43         LUT4 (Prop_lut4_I2_O)        0.303    40.925 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    40.925    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.458 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.458    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.615 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.155    42.770    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.324    43.094 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.727    43.821    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I4_O)        0.328    44.149 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_4/O
                         net (fo=1, routed)           0.000    44.149    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    44.576 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/O[1]
                         net (fo=3, routed)           0.709    45.286    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[1]
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850    46.136 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/O[2]
                         net (fo=1, routed)           0.562    46.698    design_1_i/hsv_to_rgb_0_1/inst/data1[2]
    SLICE_X23Y37         LUT6 (Prop_lut6_I5_O)        0.301    46.999 f  design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_3/O
                         net (fo=4, routed)           1.068    48.067    design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_3_n_0
    SLICE_X26Y38         LUT5 (Prop_lut5_I0_O)        0.124    48.191 f  design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_2/O
                         net (fo=3, routed)           0.456    48.647    design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_2_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.124    48.771 f  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_9/O
                         net (fo=2, routed)           1.028    49.799    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_9_n_0
    SLICE_X30Y38         LUT5 (Prop_lut5_I1_O)        0.124    49.923 r  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_3/O
                         net (fo=7, routed)           0.925    50.848    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_3_n_0
    SLICE_X30Y36         LUT4 (Prop_lut4_I3_O)        0.124    50.972 r  design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_1/O
                         net (fo=2, routed)           0.670    51.642    design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_1_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I1_O)        0.124    51.766 r  design_1_i/hsv_to_rgb_0_1/inst/signal_i_5/O
                         net (fo=1, routed)           1.092    52.858    design_1_i/hsv_to_rgb_0_1/inst/signal_i_5_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I3_O)        0.124    52.982 r  design_1_i/hsv_to_rgb_0_1/inst/signal_i_1/O
                         net (fo=1, routed)           0.000    52.982    design_1_i/hsv_to_rgb_0_1/inst/signal_reg0
    SLICE_X30Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.500    98.669    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X30Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/signal_reg/C
                         clock pessimism              0.487    99.156    
                         clock uncertainty           -0.105    99.051    
    SLICE_X30Y39         FDRE (Setup_fdre_C_D)        0.081    99.132    design_1_i/hsv_to_rgb_0_1/inst/signal_reg
  -------------------------------------------------------------------
                         required time                         99.132    
                         arrival time                         -52.982    
  -------------------------------------------------------------------
                         slack                                 46.150    

Slack (MET) :             47.643ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.024ns  (logic 26.598ns (51.127%)  route 25.426ns (48.873%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=7 LUT4=7 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 98.669 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDCE                                         r  design_1_i/FSM_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.342     1.177    design_1_i/hsv_to_rgb_0_1/inst/Saturation[0]
    SLICE_X23Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           1.092     2.394    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          0.908     3.426    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.462 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.982 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[2]
                         net (fo=24, routed)          1.944    10.926    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_103
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.150    11.076 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.721    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X19Y34         LUT4 (Prop_lut4_I3_O)        0.332    12.053 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.053    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.659 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/O[3]
                         net (fo=3, routed)           0.730    13.390    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_4
    SLICE_X13Y34         LUT3 (Prop_lut3_I0_O)        0.306    13.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58/O
                         net (fo=2, routed)           1.096    14.792    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.916 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.570    15.486    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.610 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.610    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.011 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.011    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.345 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6/O[1]
                         net (fo=16, routed)          1.254    17.599    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6_n_6
    SLICE_X13Y31         LUT3 (Prop_lut3_I2_O)        0.303    17.902 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328/O
                         net (fo=1, routed)           0.754    18.655    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.051 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280/CO[3]
                         net (fo=1, routed)           0.000    19.051    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.168    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    19.285    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.608 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/O[1]
                         net (fo=3, routed)           1.054    20.662    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_6
    SLICE_X15Y35         LUT4 (Prop_lut4_I1_O)        0.306    20.968 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177/O
                         net (fo=1, routed)           0.000    20.968    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.518 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.518    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.632 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.632    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.746 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.746    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.654    22.558    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.329    22.887 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    22.887    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.437 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.437    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.551    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.665    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.978 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[3]
                         net (fo=1, routed)           0.791    24.768    design_1_i/hsv_to_rgb_0_1/inst/R50_in[15]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    28.986 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    28.988    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    30.506 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[1]
                         net (fo=15, routed)          1.782    32.289    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_104
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.157    32.446 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.439    32.884    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.355    33.239 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    33.239    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.771 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.113 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.113    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.447 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.109    35.556    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_6
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.331    35.887 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.469    36.356    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.326    36.682 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    36.682    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.232 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.346 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.346    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.460 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.460    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.574 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.574    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.908 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           0.997    38.905    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9_n_6
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.303    39.208 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.208    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.609 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.609    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.943 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.679    40.622    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_6
    SLICE_X10Y43         LUT4 (Prop_lut4_I2_O)        0.303    40.925 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    40.925    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.458 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.458    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.615 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.155    42.770    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.324    43.094 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.727    43.821    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I4_O)        0.328    44.149 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_4/O
                         net (fo=1, routed)           0.000    44.149    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    44.576 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/O[1]
                         net (fo=3, routed)           0.709    45.286    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[1]
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    46.019 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/O[1]
                         net (fo=1, routed)           0.591    46.610    design_1_i/hsv_to_rgb_0_1/inst/data1[1]
    SLICE_X24Y37         LUT6 (Prop_lut6_I5_O)        0.306    46.916 f  design_1_i/hsv_to_rgb_0_1/inst/R[1]_i_3/O
                         net (fo=3, routed)           1.061    47.977    design_1_i/hsv_to_rgb_0_1/inst/R[1]_i_3_n_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I2_O)        0.124    48.101 f  design_1_i/hsv_to_rgb_0_1/inst/B[1]_i_2/O
                         net (fo=4, routed)           0.974    49.076    design_1_i/hsv_to_rgb_0_1/inst/B[1]_i_2_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I4_O)        0.124    49.200 f  design_1_i/hsv_to_rgb_0_1/inst/B[5]_i_3/O
                         net (fo=7, routed)           0.631    49.831    design_1_i/hsv_to_rgb_0_1/inst/B[5]_i_3_n_0
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.124    49.955 r  design_1_i/hsv_to_rgb_0_1/inst/B[6]_i_3/O
                         net (fo=3, routed)           0.683    50.638    design_1_i/hsv_to_rgb_0_1/inst/B[6]_i_3_n_0
    SLICE_X30Y40         LUT4 (Prop_lut4_I3_O)        0.124    50.762 r  design_1_i/hsv_to_rgb_0_1/inst/B[6]_i_1/O
                         net (fo=2, routed)           0.580    51.341    design_1_i/hsv_to_rgb_0_1/inst/B[6]_i_1_n_0
    SLICE_X31Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.500    98.669    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X31Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[6]/C
                         clock pessimism              0.487    99.156    
                         clock uncertainty           -0.105    99.051    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)       -0.067    98.984    design_1_i/hsv_to_rgb_0_1/inst/B_reg[6]
  -------------------------------------------------------------------
                         required time                         98.984    
                         arrival time                         -51.341    
  -------------------------------------------------------------------
                         slack                                 47.643    

Slack (MET) :             47.980ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        51.695ns  (logic 27.046ns (52.318%)  route 24.649ns (47.682%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=2 LUT3=8 LUT4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDCE                                         r  design_1_i/FSM_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.342     1.177    design_1_i/hsv_to_rgb_0_1/inst/Saturation[0]
    SLICE_X23Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           1.092     2.394    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          0.908     3.426    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.462 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.982 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[2]
                         net (fo=24, routed)          1.944    10.926    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_103
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.150    11.076 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.721    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X19Y34         LUT4 (Prop_lut4_I3_O)        0.332    12.053 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.053    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.659 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/O[3]
                         net (fo=3, routed)           0.730    13.390    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_4
    SLICE_X13Y34         LUT3 (Prop_lut3_I0_O)        0.306    13.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58/O
                         net (fo=2, routed)           1.096    14.792    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.916 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.570    15.486    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.610 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.610    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.011 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.011    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.345 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6/O[1]
                         net (fo=16, routed)          1.254    17.599    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6_n_6
    SLICE_X13Y31         LUT3 (Prop_lut3_I2_O)        0.303    17.902 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328/O
                         net (fo=1, routed)           0.754    18.655    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.051 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280/CO[3]
                         net (fo=1, routed)           0.000    19.051    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.168    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    19.285    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.608 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/O[1]
                         net (fo=3, routed)           1.054    20.662    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_6
    SLICE_X15Y35         LUT4 (Prop_lut4_I1_O)        0.306    20.968 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177/O
                         net (fo=1, routed)           0.000    20.968    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.518 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.518    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.632 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.632    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.746 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.746    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.654    22.558    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.329    22.887 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    22.887    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.437 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.437    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.551    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.665    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.978 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[3]
                         net (fo=1, routed)           0.791    24.768    design_1_i/hsv_to_rgb_0_1/inst/R50_in[15]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    28.986 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    28.988    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    30.506 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[1]
                         net (fo=15, routed)          1.782    32.289    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_104
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.157    32.446 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.439    32.884    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.355    33.239 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    33.239    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.771 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.113 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.113    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.447 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.109    35.556    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_6
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.331    35.887 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.469    36.356    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.326    36.682 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    36.682    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.232 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.346 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.346    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.460 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.460    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.574 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.574    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.908 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           0.997    38.905    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9_n_6
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.303    39.208 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.208    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.609 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.609    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.943 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.679    40.622    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_6
    SLICE_X10Y43         LUT4 (Prop_lut4_I2_O)        0.303    40.925 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    40.925    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.458 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.458    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.615 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.155    42.770    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.324    43.094 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.878    43.972    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I4_O)        0.328    44.300 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2/O
                         net (fo=1, routed)           0.000    44.300    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    44.680 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/CO[3]
                         net (fo=1, routed)           0.000    44.680    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.899 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry__0/O[0]
                         net (fo=3, routed)           0.605    45.505    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[4]
    SLICE_X20Y35         LUT2 (Prop_lut2_I1_O)        0.295    45.800 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1/O
                         net (fo=1, routed)           0.000    45.800    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.176 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    46.176    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.415 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[2]
                         net (fo=1, routed)           0.720    47.134    design_1_i/hsv_to_rgb_0_1/inst/data1[6]
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.301    47.435 f  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_4/O
                         net (fo=3, routed)           0.444    47.879    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_4_n_0
    SLICE_X25Y36         LUT5 (Prop_lut5_I2_O)        0.124    48.003 f  design_1_i/hsv_to_rgb_0_1/inst/B[6]_i_2/O
                         net (fo=6, routed)           1.336    49.340    design_1_i/hsv_to_rgb_0_1/inst/B[6]_i_2_n_0
    SLICE_X30Y39         LUT3 (Prop_lut3_I1_O)        0.148    49.488 r  design_1_i/hsv_to_rgb_0_1/inst/B[7]_i_5/O
                         net (fo=1, routed)           0.452    49.940    design_1_i/hsv_to_rgb_0_1/inst/B[7]_i_5_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I5_O)        0.328    50.268 r  design_1_i/hsv_to_rgb_0_1/inst/B[7]_i_1/O
                         net (fo=2, routed)           0.745    51.013    design_1_i/hsv_to_rgb_0_1/inst/B[7]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.501    98.670    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X30Y42         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[7]/C
                         clock pessimism              0.487    99.157    
                         clock uncertainty           -0.105    99.052    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.059    98.993    design_1_i/hsv_to_rgb_0_1/inst/B_reg[7]
  -------------------------------------------------------------------
                         required time                         98.993    
                         arrival time                         -51.013    
  -------------------------------------------------------------------
                         slack                                 47.980    

Slack (MET) :             48.068ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        51.696ns  (logic 27.170ns (52.557%)  route 24.526ns (47.443%))
  Logic Levels:           61  (CARRY4=33 DSP48E1=4 LUT2=2 LUT3=7 LUT4=7 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDCE                                         r  design_1_i/FSM_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.342     1.177    design_1_i/hsv_to_rgb_0_1/inst/Saturation[0]
    SLICE_X23Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           1.092     2.394    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          0.908     3.426    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.462 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.982 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[2]
                         net (fo=24, routed)          1.944    10.926    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_103
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.150    11.076 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.721    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X19Y34         LUT4 (Prop_lut4_I3_O)        0.332    12.053 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.053    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.659 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/O[3]
                         net (fo=3, routed)           0.730    13.390    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_4
    SLICE_X13Y34         LUT3 (Prop_lut3_I0_O)        0.306    13.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58/O
                         net (fo=2, routed)           1.096    14.792    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.916 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.570    15.486    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.610 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.610    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.011 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.011    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.345 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6/O[1]
                         net (fo=16, routed)          1.254    17.599    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6_n_6
    SLICE_X13Y31         LUT3 (Prop_lut3_I2_O)        0.303    17.902 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328/O
                         net (fo=1, routed)           0.754    18.655    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.051 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280/CO[3]
                         net (fo=1, routed)           0.000    19.051    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.168    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    19.285    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.608 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/O[1]
                         net (fo=3, routed)           1.054    20.662    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_6
    SLICE_X15Y35         LUT4 (Prop_lut4_I1_O)        0.306    20.968 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177/O
                         net (fo=1, routed)           0.000    20.968    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.518 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.518    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.632 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.632    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.746 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.746    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.654    22.558    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.329    22.887 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    22.887    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.437 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.437    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.551    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.665    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.978 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[3]
                         net (fo=1, routed)           0.791    24.768    design_1_i/hsv_to_rgb_0_1/inst/R50_in[15]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    28.986 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    28.988    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    30.506 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[1]
                         net (fo=15, routed)          1.782    32.289    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_104
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.157    32.446 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.439    32.884    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.355    33.239 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    33.239    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.771 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.113 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.113    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.447 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.109    35.556    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_6
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.331    35.887 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.469    36.356    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.326    36.682 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    36.682    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.232 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.346 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.346    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.460 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.460    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.574 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.574    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.908 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           0.997    38.905    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9_n_6
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.303    39.208 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.208    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.609 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.609    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.943 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.679    40.622    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_6
    SLICE_X10Y43         LUT4 (Prop_lut4_I2_O)        0.303    40.925 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    40.925    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.458 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.458    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.615 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.155    42.770    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.324    43.094 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.878    43.972    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I4_O)        0.328    44.300 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2/O
                         net (fo=1, routed)           0.000    44.300    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    44.680 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/CO[3]
                         net (fo=1, routed)           0.000    44.680    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.899 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry__0/O[0]
                         net (fo=3, routed)           0.605    45.505    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[4]
    SLICE_X20Y35         LUT2 (Prop_lut2_I1_O)        0.295    45.800 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1/O
                         net (fo=1, routed)           0.000    45.800    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.176 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    46.176    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.415 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[2]
                         net (fo=1, routed)           0.720    47.134    design_1_i/hsv_to_rgb_0_1/inst/data1[6]
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.301    47.435 f  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_4/O
                         net (fo=3, routed)           0.444    47.879    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_4_n_0
    SLICE_X25Y36         LUT5 (Prop_lut5_I4_O)        0.150    48.029 f  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2/O
                         net (fo=3, routed)           1.267    49.296    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2_n_0
    SLICE_X27Y40         LUT4 (Prop_lut4_I0_O)        0.326    49.622 f  design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3/O
                         net (fo=6, routed)           0.311    49.933    design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3_n_0
    SLICE_X26Y39         LUT5 (Prop_lut5_I4_O)        0.124    50.057 r  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_3/O
                         net (fo=7, routed)           0.832    50.890    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_3_n_0
    SLICE_X26Y41         LUT4 (Prop_lut4_I1_O)        0.124    51.014 r  design_1_i/hsv_to_rgb_0_1/inst/G[0]_i_1/O
                         net (fo=2, routed)           0.000    51.014    design_1_i/hsv_to_rgb_0_1/inst/G[0]_i_1_n_0
    SLICE_X26Y41         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.501    98.670    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X26Y41         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]/C
                         clock pessimism              0.487    99.157    
                         clock uncertainty           -0.105    99.052    
    SLICE_X26Y41         FDRE (Setup_fdre_C_D)        0.029    99.081    design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]
  -------------------------------------------------------------------
                         required time                         99.081    
                         arrival time                         -51.014    
  -------------------------------------------------------------------
                         slack                                 48.068    

Slack (MET) :             48.154ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        51.654ns  (logic 26.710ns (51.710%)  route 24.944ns (48.290%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDCE                                         r  design_1_i/FSM_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.342     1.177    design_1_i/hsv_to_rgb_0_1/inst/Saturation[0]
    SLICE_X23Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           1.092     2.394    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          0.908     3.426    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.462 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.982 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[2]
                         net (fo=24, routed)          1.944    10.926    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_103
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.150    11.076 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.721    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X19Y34         LUT4 (Prop_lut4_I3_O)        0.332    12.053 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.053    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.659 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/O[3]
                         net (fo=3, routed)           0.730    13.390    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_4
    SLICE_X13Y34         LUT3 (Prop_lut3_I0_O)        0.306    13.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58/O
                         net (fo=2, routed)           1.096    14.792    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.916 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.570    15.486    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.610 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.610    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.011 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.011    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.345 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6/O[1]
                         net (fo=16, routed)          1.254    17.599    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6_n_6
    SLICE_X13Y31         LUT3 (Prop_lut3_I2_O)        0.303    17.902 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328/O
                         net (fo=1, routed)           0.754    18.655    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.051 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280/CO[3]
                         net (fo=1, routed)           0.000    19.051    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.168    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    19.285    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.608 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/O[1]
                         net (fo=3, routed)           1.054    20.662    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_6
    SLICE_X15Y35         LUT4 (Prop_lut4_I1_O)        0.306    20.968 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177/O
                         net (fo=1, routed)           0.000    20.968    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.518 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.518    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.632 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.632    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.746 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.746    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.654    22.558    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.329    22.887 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    22.887    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.437 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.437    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.551    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.665    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.978 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[3]
                         net (fo=1, routed)           0.791    24.768    design_1_i/hsv_to_rgb_0_1/inst/R50_in[15]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    28.986 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    28.988    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    30.506 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[1]
                         net (fo=15, routed)          1.782    32.289    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_104
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.157    32.446 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.439    32.884    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.355    33.239 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    33.239    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.771 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.113 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.113    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.447 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.109    35.556    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_6
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.331    35.887 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.469    36.356    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.326    36.682 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    36.682    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.232 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.346 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.346    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.460 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.460    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.574 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.574    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.908 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           0.997    38.905    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9_n_6
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.303    39.208 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.208    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.609 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.609    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.943 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.679    40.622    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_6
    SLICE_X10Y43         LUT4 (Prop_lut4_I2_O)        0.303    40.925 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    40.925    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.458 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.458    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.615 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.155    42.770    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.324    43.094 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.727    43.821    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I4_O)        0.328    44.149 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_4/O
                         net (fo=1, routed)           0.000    44.149    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    44.576 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/O[1]
                         net (fo=3, routed)           0.709    45.286    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[1]
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850    46.136 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/O[2]
                         net (fo=1, routed)           0.562    46.698    design_1_i/hsv_to_rgb_0_1/inst/data1[2]
    SLICE_X23Y37         LUT6 (Prop_lut6_I5_O)        0.301    46.999 f  design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_3/O
                         net (fo=4, routed)           1.068    48.067    design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_3_n_0
    SLICE_X26Y38         LUT5 (Prop_lut5_I0_O)        0.124    48.191 f  design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_2/O
                         net (fo=3, routed)           0.456    48.647    design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_2_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.124    48.771 f  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_9/O
                         net (fo=2, routed)           1.028    49.799    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_9_n_0
    SLICE_X30Y38         LUT5 (Prop_lut5_I1_O)        0.124    49.923 r  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_3/O
                         net (fo=7, routed)           0.925    50.848    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_3_n_0
    SLICE_X30Y36         LUT4 (Prop_lut4_I3_O)        0.124    50.972 r  design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_1/O
                         net (fo=2, routed)           0.000    50.972    design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.497    98.666    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X30Y36         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[2]/C
                         clock pessimism              0.487    99.153    
                         clock uncertainty           -0.105    99.048    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.077    99.125    design_1_i/hsv_to_rgb_0_1/inst/R_reg[2]
  -------------------------------------------------------------------
                         required time                         99.125    
                         arrival time                         -50.972    
  -------------------------------------------------------------------
                         slack                                 48.154    

Slack (MET) :             48.229ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        51.534ns  (logic 27.170ns (52.723%)  route 24.364ns (47.277%))
  Logic Levels:           61  (CARRY4=33 DSP48E1=4 LUT2=2 LUT3=7 LUT4=7 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 98.669 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDCE                                         r  design_1_i/FSM_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.342     1.177    design_1_i/hsv_to_rgb_0_1/inst/Saturation[0]
    SLICE_X23Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           1.092     2.394    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          0.908     3.426    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.462 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.982 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[2]
                         net (fo=24, routed)          1.944    10.926    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_103
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.150    11.076 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.721    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X19Y34         LUT4 (Prop_lut4_I3_O)        0.332    12.053 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.053    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.659 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/O[3]
                         net (fo=3, routed)           0.730    13.390    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_4
    SLICE_X13Y34         LUT3 (Prop_lut3_I0_O)        0.306    13.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58/O
                         net (fo=2, routed)           1.096    14.792    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.916 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.570    15.486    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.610 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.610    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.011 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.011    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.345 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6/O[1]
                         net (fo=16, routed)          1.254    17.599    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6_n_6
    SLICE_X13Y31         LUT3 (Prop_lut3_I2_O)        0.303    17.902 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328/O
                         net (fo=1, routed)           0.754    18.655    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.051 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280/CO[3]
                         net (fo=1, routed)           0.000    19.051    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.168    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    19.285    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.608 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/O[1]
                         net (fo=3, routed)           1.054    20.662    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_6
    SLICE_X15Y35         LUT4 (Prop_lut4_I1_O)        0.306    20.968 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177/O
                         net (fo=1, routed)           0.000    20.968    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.518 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.518    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.632 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.632    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.746 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.746    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.654    22.558    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.329    22.887 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    22.887    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.437 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.437    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.551    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.665    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.978 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[3]
                         net (fo=1, routed)           0.791    24.768    design_1_i/hsv_to_rgb_0_1/inst/R50_in[15]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    28.986 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    28.988    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    30.506 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[1]
                         net (fo=15, routed)          1.782    32.289    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_104
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.157    32.446 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.439    32.884    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.355    33.239 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    33.239    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.771 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.113 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.113    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.447 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.109    35.556    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_6
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.331    35.887 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.469    36.356    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.326    36.682 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    36.682    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.232 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.346 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.346    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.460 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.460    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.574 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.574    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.908 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           0.997    38.905    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9_n_6
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.303    39.208 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.208    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.609 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.609    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.943 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.679    40.622    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_6
    SLICE_X10Y43         LUT4 (Prop_lut4_I2_O)        0.303    40.925 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    40.925    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.458 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.458    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.615 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.155    42.770    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.324    43.094 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.878    43.972    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I4_O)        0.328    44.300 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2/O
                         net (fo=1, routed)           0.000    44.300    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    44.680 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/CO[3]
                         net (fo=1, routed)           0.000    44.680    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.899 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry__0/O[0]
                         net (fo=3, routed)           0.605    45.505    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[4]
    SLICE_X20Y35         LUT2 (Prop_lut2_I1_O)        0.295    45.800 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1/O
                         net (fo=1, routed)           0.000    45.800    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.176 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    46.176    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.415 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[2]
                         net (fo=1, routed)           0.720    47.134    design_1_i/hsv_to_rgb_0_1/inst/data1[6]
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.301    47.435 f  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_4/O
                         net (fo=3, routed)           0.444    47.879    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_4_n_0
    SLICE_X25Y36         LUT5 (Prop_lut5_I4_O)        0.150    48.029 f  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2/O
                         net (fo=3, routed)           1.267    49.296    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2_n_0
    SLICE_X27Y40         LUT4 (Prop_lut4_I0_O)        0.326    49.622 f  design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3/O
                         net (fo=6, routed)           0.311    49.933    design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3_n_0
    SLICE_X26Y39         LUT5 (Prop_lut5_I4_O)        0.124    50.057 r  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_3/O
                         net (fo=7, routed)           0.670    50.727    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_3_n_0
    SLICE_X27Y39         LUT4 (Prop_lut4_I1_O)        0.124    50.851 r  design_1_i/hsv_to_rgb_0_1/inst/G[3]_i_1/O
                         net (fo=2, routed)           0.000    50.851    design_1_i/hsv_to_rgb_0_1/inst/G[3]_i_1_n_0
    SLICE_X27Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.500    98.669    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X27Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[3]/C
                         clock pessimism              0.487    99.156    
                         clock uncertainty           -0.105    99.051    
    SLICE_X27Y39         FDRE (Setup_fdre_C_D)        0.029    99.080    design_1_i/hsv_to_rgb_0_1/inst/G_reg[3]
  -------------------------------------------------------------------
                         required time                         99.080    
                         arrival time                         -50.851    
  -------------------------------------------------------------------
                         slack                                 48.229    

Slack (MET) :             48.251ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/G_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        51.513ns  (logic 27.170ns (52.744%)  route 24.343ns (47.256%))
  Logic Levels:           61  (CARRY4=33 DSP48E1=4 LUT2=2 LUT3=7 LUT4=7 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDCE                                         r  design_1_i/FSM_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.342     1.177    design_1_i/hsv_to_rgb_0_1/inst/Saturation[0]
    SLICE_X23Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           1.092     2.394    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          0.908     3.426    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.462 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.982 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[2]
                         net (fo=24, routed)          1.944    10.926    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_103
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.150    11.076 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.721    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X19Y34         LUT4 (Prop_lut4_I3_O)        0.332    12.053 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.053    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.659 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/O[3]
                         net (fo=3, routed)           0.730    13.390    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_4
    SLICE_X13Y34         LUT3 (Prop_lut3_I0_O)        0.306    13.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58/O
                         net (fo=2, routed)           1.096    14.792    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.916 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.570    15.486    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.610 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.610    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.011 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.011    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.345 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6/O[1]
                         net (fo=16, routed)          1.254    17.599    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6_n_6
    SLICE_X13Y31         LUT3 (Prop_lut3_I2_O)        0.303    17.902 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328/O
                         net (fo=1, routed)           0.754    18.655    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.051 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280/CO[3]
                         net (fo=1, routed)           0.000    19.051    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.168    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    19.285    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.608 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/O[1]
                         net (fo=3, routed)           1.054    20.662    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_6
    SLICE_X15Y35         LUT4 (Prop_lut4_I1_O)        0.306    20.968 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177/O
                         net (fo=1, routed)           0.000    20.968    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.518 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.518    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.632 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.632    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.746 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.746    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.654    22.558    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.329    22.887 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    22.887    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.437 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.437    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.551    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.665    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.978 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[3]
                         net (fo=1, routed)           0.791    24.768    design_1_i/hsv_to_rgb_0_1/inst/R50_in[15]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    28.986 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    28.988    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    30.506 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[1]
                         net (fo=15, routed)          1.782    32.289    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_104
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.157    32.446 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.439    32.884    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.355    33.239 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    33.239    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.771 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.113 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.113    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.447 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.109    35.556    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_6
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.331    35.887 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.469    36.356    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.326    36.682 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    36.682    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.232 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.346 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.346    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.460 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.460    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.574 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.574    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.908 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           0.997    38.905    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9_n_6
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.303    39.208 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.208    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.609 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.609    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.943 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.679    40.622    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_6
    SLICE_X10Y43         LUT4 (Prop_lut4_I2_O)        0.303    40.925 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    40.925    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.458 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.458    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.615 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.155    42.770    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.324    43.094 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.878    43.972    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I4_O)        0.328    44.300 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2/O
                         net (fo=1, routed)           0.000    44.300    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_2_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    44.680 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/CO[3]
                         net (fo=1, routed)           0.000    44.680    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    44.899 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry__0/O[0]
                         net (fo=3, routed)           0.605    45.505    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[4]
    SLICE_X20Y35         LUT2 (Prop_lut2_I1_O)        0.295    45.800 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1/O
                         net (fo=1, routed)           0.000    45.800    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.176 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    46.176    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.415 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[2]
                         net (fo=1, routed)           0.720    47.134    design_1_i/hsv_to_rgb_0_1/inst/data1[6]
    SLICE_X25Y36         LUT6 (Prop_lut6_I5_O)        0.301    47.435 f  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_4/O
                         net (fo=3, routed)           0.444    47.879    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_4_n_0
    SLICE_X25Y36         LUT5 (Prop_lut5_I4_O)        0.150    48.029 f  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2/O
                         net (fo=3, routed)           1.267    49.296    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2_n_0
    SLICE_X27Y40         LUT4 (Prop_lut4_I0_O)        0.326    49.622 f  design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3/O
                         net (fo=6, routed)           0.311    49.933    design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3_n_0
    SLICE_X26Y39         LUT5 (Prop_lut5_I4_O)        0.124    50.057 r  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_3/O
                         net (fo=7, routed)           0.649    50.707    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_3_n_0
    SLICE_X27Y41         LUT4 (Prop_lut4_I1_O)        0.124    50.831 r  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_1/O
                         net (fo=2, routed)           0.000    50.831    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_1_n_0
    SLICE_X27Y41         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.501    98.670    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X27Y41         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[6]/C
                         clock pessimism              0.487    99.157    
                         clock uncertainty           -0.105    99.052    
    SLICE_X27Y41         FDRE (Setup_fdre_C_D)        0.029    99.081    design_1_i/hsv_to_rgb_0_1/inst/G_reg[6]
  -------------------------------------------------------------------
                         required time                         99.081    
                         arrival time                         -50.831    
  -------------------------------------------------------------------
                         slack                                 48.251    

Slack (MET) :             48.348ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        51.306ns  (logic 26.474ns (51.600%)  route 24.832ns (48.400%))
  Logic Levels:           57  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDCE                                         r  design_1_i/FSM_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.342     1.177    design_1_i/hsv_to_rgb_0_1/inst/Saturation[0]
    SLICE_X23Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           1.092     2.394    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          0.908     3.426    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.462 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.982 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[2]
                         net (fo=24, routed)          1.944    10.926    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_103
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.150    11.076 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.721    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X19Y34         LUT4 (Prop_lut4_I3_O)        0.332    12.053 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.053    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.659 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/O[3]
                         net (fo=3, routed)           0.730    13.390    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_4
    SLICE_X13Y34         LUT3 (Prop_lut3_I0_O)        0.306    13.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58/O
                         net (fo=2, routed)           1.096    14.792    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.916 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.570    15.486    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.610 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.610    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.011 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.011    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.345 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6/O[1]
                         net (fo=16, routed)          1.254    17.599    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6_n_6
    SLICE_X13Y31         LUT3 (Prop_lut3_I2_O)        0.303    17.902 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328/O
                         net (fo=1, routed)           0.754    18.655    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.051 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280/CO[3]
                         net (fo=1, routed)           0.000    19.051    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.168    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    19.285    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.608 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/O[1]
                         net (fo=3, routed)           1.054    20.662    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_6
    SLICE_X15Y35         LUT4 (Prop_lut4_I1_O)        0.306    20.968 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177/O
                         net (fo=1, routed)           0.000    20.968    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.518 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.518    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.632 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.632    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.746 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.746    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.654    22.558    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.329    22.887 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    22.887    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.437 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.437    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.551    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.665    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.978 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[3]
                         net (fo=1, routed)           0.791    24.768    design_1_i/hsv_to_rgb_0_1/inst/R50_in[15]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    28.986 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    28.988    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    30.506 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[1]
                         net (fo=15, routed)          1.782    32.289    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_104
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.157    32.446 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.439    32.884    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.355    33.239 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    33.239    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.771 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.113 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.113    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.447 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.109    35.556    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_6
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.331    35.887 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.469    36.356    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.326    36.682 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    36.682    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.232 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.346 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.346    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.460 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.460    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.574 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.574    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.908 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           0.997    38.905    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9_n_6
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.303    39.208 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.208    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.609 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.609    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.943 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.679    40.622    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_6
    SLICE_X10Y43         LUT4 (Prop_lut4_I2_O)        0.303    40.925 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    40.925    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.458 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.458    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.615 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.155    42.770    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.324    43.094 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.727    43.821    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I4_O)        0.328    44.149 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_4/O
                         net (fo=1, routed)           0.000    44.149    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    44.576 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/O[1]
                         net (fo=3, routed)           0.709    45.286    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[1]
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    46.019 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/O[1]
                         net (fo=1, routed)           0.591    46.610    design_1_i/hsv_to_rgb_0_1/inst/data1[1]
    SLICE_X24Y37         LUT6 (Prop_lut6_I5_O)        0.306    46.916 f  design_1_i/hsv_to_rgb_0_1/inst/R[1]_i_3/O
                         net (fo=3, routed)           1.061    47.977    design_1_i/hsv_to_rgb_0_1/inst/R[1]_i_3_n_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I2_O)        0.124    48.101 f  design_1_i/hsv_to_rgb_0_1/inst/B[1]_i_2/O
                         net (fo=4, routed)           0.974    49.076    design_1_i/hsv_to_rgb_0_1/inst/B[1]_i_2_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I4_O)        0.124    49.200 f  design_1_i/hsv_to_rgb_0_1/inst/B[5]_i_3/O
                         net (fo=7, routed)           0.772    49.971    design_1_i/hsv_to_rgb_0_1/inst/B[5]_i_3_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    50.095 r  design_1_i/hsv_to_rgb_0_1/inst/B[4]_i_1/O
                         net (fo=2, routed)           0.528    50.623    design_1_i/hsv_to_rgb_0_1/inst/B[4]_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.501    98.670    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X29Y42         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[4]/C
                         clock pessimism              0.487    99.157    
                         clock uncertainty           -0.105    99.052    
    SLICE_X29Y42         FDRE (Setup_fdre_C_D)       -0.081    98.971    design_1_i/hsv_to_rgb_0_1/inst/B_reg[4]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                         -50.623    
  -------------------------------------------------------------------
                         slack                                 48.348    

Slack (MET) :             48.393ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        51.419ns  (logic 26.710ns (51.946%)  route 24.709ns (48.054%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDCE                                         r  design_1_i/FSM_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.342     1.177    design_1_i/hsv_to_rgb_0_1/inst/Saturation[0]
    SLICE_X23Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           1.092     2.394    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          0.908     3.426    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.462 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.982 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[2]
                         net (fo=24, routed)          1.944    10.926    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_103
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.150    11.076 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.721    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X19Y34         LUT4 (Prop_lut4_I3_O)        0.332    12.053 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.053    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.659 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/O[3]
                         net (fo=3, routed)           0.730    13.390    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_4
    SLICE_X13Y34         LUT3 (Prop_lut3_I0_O)        0.306    13.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58/O
                         net (fo=2, routed)           1.096    14.792    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.916 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.570    15.486    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.610 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.610    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.011 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.011    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.345 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6/O[1]
                         net (fo=16, routed)          1.254    17.599    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6_n_6
    SLICE_X13Y31         LUT3 (Prop_lut3_I2_O)        0.303    17.902 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328/O
                         net (fo=1, routed)           0.754    18.655    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.051 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280/CO[3]
                         net (fo=1, routed)           0.000    19.051    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.168    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    19.285    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.608 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/O[1]
                         net (fo=3, routed)           1.054    20.662    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_6
    SLICE_X15Y35         LUT4 (Prop_lut4_I1_O)        0.306    20.968 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177/O
                         net (fo=1, routed)           0.000    20.968    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.518 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.518    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.632 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.632    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.746 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.746    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.654    22.558    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.329    22.887 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    22.887    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.437 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.437    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.551    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.665    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.978 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[3]
                         net (fo=1, routed)           0.791    24.768    design_1_i/hsv_to_rgb_0_1/inst/R50_in[15]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    28.986 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    28.988    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    30.506 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[1]
                         net (fo=15, routed)          1.782    32.289    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_104
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.157    32.446 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.439    32.884    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.355    33.239 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    33.239    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.771 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.113 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.113    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.447 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.109    35.556    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_6
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.331    35.887 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.469    36.356    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.326    36.682 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    36.682    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.232 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.346 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.346    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.460 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.460    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.574 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.574    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.908 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           0.997    38.905    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9_n_6
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.303    39.208 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.208    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.609 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.609    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.943 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.679    40.622    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_6
    SLICE_X10Y43         LUT4 (Prop_lut4_I2_O)        0.303    40.925 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    40.925    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.458 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.458    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.615 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.155    42.770    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.324    43.094 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.727    43.821    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I4_O)        0.328    44.149 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_4/O
                         net (fo=1, routed)           0.000    44.149    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    44.576 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/O[1]
                         net (fo=3, routed)           0.709    45.286    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[1]
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850    46.136 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/O[2]
                         net (fo=1, routed)           0.562    46.698    design_1_i/hsv_to_rgb_0_1/inst/data1[2]
    SLICE_X23Y37         LUT6 (Prop_lut6_I5_O)        0.301    46.999 f  design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_3/O
                         net (fo=4, routed)           1.068    48.067    design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_3_n_0
    SLICE_X26Y38         LUT5 (Prop_lut5_I0_O)        0.124    48.191 f  design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_2/O
                         net (fo=3, routed)           0.456    48.647    design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_2_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.124    48.771 f  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_9/O
                         net (fo=2, routed)           1.028    49.799    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_9_n_0
    SLICE_X30Y38         LUT5 (Prop_lut5_I1_O)        0.124    49.923 r  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_3/O
                         net (fo=7, routed)           0.690    50.613    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_3_n_0
    SLICE_X30Y36         LUT4 (Prop_lut4_I1_O)        0.124    50.737 r  design_1_i/hsv_to_rgb_0_1/inst/R[4]_i_1/O
                         net (fo=2, routed)           0.000    50.737    design_1_i/hsv_to_rgb_0_1/inst/R[4]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.497    98.666    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X30Y36         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]/C
                         clock pessimism              0.487    99.153    
                         clock uncertainty           -0.105    99.048    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.081    99.129    design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]
  -------------------------------------------------------------------
                         required time                         99.129    
                         arrival time                         -50.737    
  -------------------------------------------------------------------
                         slack                                 48.393    

Slack (MET) :             48.411ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        51.292ns  (logic 26.474ns (51.614%)  route 24.818ns (48.386%))
  Logic Levels:           57  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDCE                                         r  design_1_i/FSM_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.342     1.177    design_1_i/hsv_to_rgb_0_1/inst/Saturation[0]
    SLICE_X23Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           1.092     2.394    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.124     2.518 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          0.908     3.426    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.462 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.464    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.982 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[2]
                         net (fo=24, routed)          1.944    10.926    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_103
    SLICE_X19Y33         LUT3 (Prop_lut3_I2_O)        0.150    11.076 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    11.721    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_116_n_0
    SLICE_X19Y34         LUT4 (Prop_lut4_I3_O)        0.332    12.053 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.053    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_120_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.659 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/O[3]
                         net (fo=3, routed)           0.730    13.390    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_4
    SLICE_X13Y34         LUT3 (Prop_lut3_I0_O)        0.306    13.696 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58/O
                         net (fo=2, routed)           1.096    14.792    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_58_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.916 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22/O
                         net (fo=2, routed)           0.570    15.486    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.610 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26/O
                         net (fo=1, routed)           0.000    15.610    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_26_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.011 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.011    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_8_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.345 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6/O[1]
                         net (fo=16, routed)          1.254    17.599    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_6_n_6
    SLICE_X13Y31         LUT3 (Prop_lut3_I2_O)        0.303    17.902 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328/O
                         net (fo=1, routed)           0.754    18.655    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_328_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.051 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280/CO[3]
                         net (fo=1, routed)           0.000    19.051    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_280_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224/CO[3]
                         net (fo=1, routed)           0.000    19.168    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_224_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    19.285    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_161_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.608 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/O[1]
                         net (fo=3, routed)           1.054    20.662    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_6
    SLICE_X15Y35         LUT4 (Prop_lut4_I1_O)        0.306    20.968 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177/O
                         net (fo=1, routed)           0.000    20.968    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.518 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.518    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_79_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.632 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    21.632    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_39_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.746 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.746    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.654    22.558    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.329    22.887 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    22.887    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.437 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.437    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.551    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.665    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.978 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/O[3]
                         net (fo=1, routed)           0.791    24.768    design_1_i/hsv_to_rgb_0_1/inst/R50_in[15]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    28.986 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    28.988    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    30.506 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[1]
                         net (fo=15, routed)          1.782    32.289    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_104
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.157    32.446 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4/O
                         net (fo=4, routed)           0.439    32.884    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_4_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.355    33.239 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8/O
                         net (fo=1, routed)           0.000    33.239    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_i_8_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.771 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    33.771    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.885 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.885    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.999 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.999    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.113 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.113    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.447 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[1]
                         net (fo=2, routed)           1.109    35.556    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_6
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.331    35.887 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3/O
                         net (fo=2, routed)           0.469    36.356    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_3_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I3_O)        0.326    36.682 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7/O
                         net (fo=1, routed)           0.000    36.682    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_7_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.232 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.346 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.346    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.460 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/CO[3]
                         net (fo=1, routed)           0.000    37.460    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.574 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8/CO[3]
                         net (fo=1, routed)           0.000    37.574    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.908 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9/O[1]
                         net (fo=5, routed)           0.997    38.905    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__9_n_6
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.303    39.208 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1/O
                         net (fo=1, routed)           0.000    39.208    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.609 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.609    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.943 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.679    40.622    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_6
    SLICE_X10Y43         LUT4 (Prop_lut4_I2_O)        0.303    40.925 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    40.925    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.458 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.458    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.615 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.155    42.770    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.324    43.094 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.727    43.821    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I4_O)        0.328    44.149 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_4/O
                         net (fo=1, routed)           0.000    44.149    design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    44.576 r  design_1_i/hsv_to_rgb_0_1/inst/R2__36_carry/O[1]
                         net (fo=3, routed)           0.709    45.286    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[1]
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    46.019 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry/O[1]
                         net (fo=1, routed)           0.591    46.610    design_1_i/hsv_to_rgb_0_1/inst/data1[1]
    SLICE_X24Y37         LUT6 (Prop_lut6_I5_O)        0.306    46.916 f  design_1_i/hsv_to_rgb_0_1/inst/R[1]_i_3/O
                         net (fo=3, routed)           1.061    47.977    design_1_i/hsv_to_rgb_0_1/inst/R[1]_i_3_n_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I2_O)        0.124    48.101 f  design_1_i/hsv_to_rgb_0_1/inst/B[1]_i_2/O
                         net (fo=4, routed)           0.974    49.076    design_1_i/hsv_to_rgb_0_1/inst/B[1]_i_2_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I4_O)        0.124    49.200 f  design_1_i/hsv_to_rgb_0_1/inst/B[5]_i_3/O
                         net (fo=7, routed)           0.757    49.957    design_1_i/hsv_to_rgb_0_1/inst/B[5]_i_3_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I2_O)        0.124    50.081 r  design_1_i/hsv_to_rgb_0_1/inst/B[3]_i_1/O
                         net (fo=2, routed)           0.529    50.610    design_1_i/hsv_to_rgb_0_1/inst/B[3]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.501    98.670    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X30Y42         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[3]/C
                         clock pessimism              0.487    99.157    
                         clock uncertainty           -0.105    99.052    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.031    99.021    design_1_i/hsv_to_rgb_0_1/inst/B_reg[3]
  -------------------------------------------------------------------
                         required time                         99.021    
                         arrival time                         -50.610    
  -------------------------------------------------------------------
                         slack                                 48.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/G_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.563    -0.497    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X27Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[7]/Q
                         net (fo=7, routed)           0.120    -0.236    design_1_i/PWM_0/inst/G[7]
    SLICE_X27Y40         FDCE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.832    -0.731    design_1_i/PWM_0/inst/clk
    SLICE_X27Y40         FDCE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/C
                         clock pessimism              0.250    -0.480    
    SLICE_X27Y40         FDCE (Hold_fdce_C_D)         0.075    -0.405    design_1_i/PWM_0/inst/temp2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.387%)  route 0.139ns (49.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.564    -0.496    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X26Y41         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.217    design_1_i/PWM_0/inst/G[0]
    SLICE_X28Y40         FDCE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.832    -0.731    design_1_i/PWM_0/inst/clk
    SLICE_X28Y40         FDCE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
                         clock pessimism              0.269    -0.461    
    SLICE_X28Y40         FDCE (Hold_fdce_C_D)         0.059    -0.402    design_1_i/PWM_0/inst/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.993%)  route 0.130ns (48.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.563    -0.497    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X26Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[2]/Q
                         net (fo=8, routed)           0.130    -0.226    design_1_i/hsv_to_rgb_0_1/inst/G[2]
    SLICE_X27Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.831    -0.732    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X27Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[2]/C
                         clock pessimism              0.247    -0.484    
    SLICE_X27Y39         FDRE (Hold_fdre_C_D)         0.071    -0.413    design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/B_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/sostB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.164ns (64.229%)  route 0.091ns (35.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.564    -0.496    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X30Y42         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[7]/Q
                         net (fo=8, routed)           0.091    -0.241    design_1_i/hsv_to_rgb_0_1/inst/B[7]
    SLICE_X30Y42         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/sostB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.832    -0.731    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X30Y42         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/sostB_reg[7]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.053    -0.443    design_1_i/hsv_to_rgb_0_1/inst/sostB_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/sostR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.082%)  route 0.146ns (50.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.562    -0.498    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X29Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[1]/Q
                         net (fo=8, routed)           0.146    -0.211    design_1_i/hsv_to_rgb_0_1/inst/R[1]
    SLICE_X31Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/sostR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.829    -0.734    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X31Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/sostR_reg[1]/C
                         clock pessimism              0.250    -0.483    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.066    -0.417    design_1_i/hsv_to_rgb_0_1/inst/sostR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/G_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.715%)  route 0.110ns (46.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.563    -0.497    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X26Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.369 r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[4]/Q
                         net (fo=7, routed)           0.110    -0.259    design_1_i/hsv_to_rgb_0_1/inst/G[4]
    SLICE_X27Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.831    -0.732    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X27Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[4]/C
                         clock pessimism              0.247    -0.484    
    SLICE_X27Y39         FDRE (Hold_fdre_C_D)         0.019    -0.465    design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.564    -0.496    design_1_i/PWM_0/inst/clk
    SLICE_X30Y41         FDCE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.148    -0.348 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=11, routed)          0.088    -0.260    design_1_i/PWM_0/inst/counter_reg_n_0_[1]
    SLICE_X30Y41         LUT6 (Prop_lut6_I2_O)        0.098    -0.162 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    design_1_i/PWM_0/inst/p_0_in[4]
    SLICE_X30Y41         FDCE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.832    -0.731    design_1_i/PWM_0/inst/clk
    SLICE_X30Y41         FDCE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X30Y41         FDCE (Hold_fdce_C_D)         0.121    -0.375    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.046%)  route 0.164ns (43.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.564    -0.496    design_1_i/PWM_0/inst/clk
    SLICE_X30Y41         FDCE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=10, routed)          0.164    -0.168    design_1_i/PWM_0/inst/counter_reg_n_0_[2]
    SLICE_X30Y40         LUT5 (Prop_lut5_I2_O)        0.045    -0.123 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    design_1_i/PWM_0/inst/p_0_in[3]
    SLICE_X30Y40         FDCE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.832    -0.731    design_1_i/PWM_0/inst/clk
    SLICE_X30Y40         FDCE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.250    -0.480    
    SLICE_X30Y40         FDCE (Hold_fdce_C_D)         0.120    -0.360    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.564    -0.496    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X29Y42         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[5]/Q
                         net (fo=7, routed)           0.198    -0.157    design_1_i/PWM_0/inst/B[5]
    SLICE_X29Y43         FDCE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.833    -0.730    design_1_i/PWM_0/inst/clk
    SLICE_X29Y43         FDCE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/C
                         clock pessimism              0.250    -0.479    
    SLICE_X29Y43         FDCE (Hold_fdce_C_D)         0.072    -0.407    design_1_i/PWM_0/inst/temp3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.629%)  route 0.188ns (53.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.564    -0.496    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X30Y42         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[3]/Q
                         net (fo=7, routed)           0.188    -0.145    design_1_i/PWM_0/inst/B[3]
    SLICE_X30Y43         FDCE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.833    -0.730    design_1_i/PWM_0/inst/clk
    SLICE_X30Y43         FDCE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/C
                         clock pessimism              0.250    -0.479    
    SLICE_X30Y43         FDCE (Hold_fdce_C_D)         0.083    -0.396    design_1_i/PWM_0/inst/temp3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y37     design_1_i/hsv_to_rgb_0_1/inst/R_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y37     design_1_i/hsv_to_rgb_0_1/inst/R_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y36     design_1_i/hsv_to_rgb_0_1/inst/R_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y38     design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y36     design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y37     design_1_i/hsv_to_rgb_0_1/inst/R_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y37     design_1_i/hsv_to_rgb_0_1/inst/R_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y38     design_1_i/hsv_to_rgb_0_1/inst/R_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y37     design_1_i/hsv_to_rgb_0_1/inst/R_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y37     design_1_i/hsv_to_rgb_0_1/inst/R_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y38     design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y37     design_1_i/hsv_to_rgb_0_1/inst/R_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y37     design_1_i/hsv_to_rgb_0_1/inst/R_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y38     design_1_i/hsv_to_rgb_0_1/inst/R_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y39     design_1_i/hsv_to_rgb_0_1/inst/signal_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y39     design_1_i/hsv_to_rgb_0_1/inst/sostB_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y39     design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y39     design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y36     design_1_i/hsv_to_rgb_0_1/inst/R_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y36     design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y39     design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y39     design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y39     design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X26Y39     design_1_i/hsv_to_rgb_0_1/inst/sostG_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y36     design_1_i/hsv_to_rgb_0_1/inst/sostR_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y36     design_1_i/hsv_to_rgb_0_1/inst/sostR_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X24Y43     design_1_i/FSM_0/inst/H_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X21Y52     design_1_i/FSM_0/inst/H_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        8.903ns  (logic 3.410ns (38.304%)  route 5.493ns (61.696%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 82.990 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.682    82.990    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y47         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.478    83.468 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=323, routed)         2.368    85.836    design_1_i/FSM_0/inst/readBit
    SLICE_X25Y44         LUT3 (Prop_lut3_I1_O)        0.295    86.131 r  design_1_i/FSM_0/inst/H2_carry_i_5/O
                         net (fo=1, routed)           0.000    86.131    design_1_i/FSM_0/inst/H2_carry_i_5_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    86.529 r  design_1_i/FSM_0/inst/H2_carry/CO[3]
                         net (fo=1, routed)           0.000    86.529    design_1_i/FSM_0/inst/H2_carry_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  design_1_i/FSM_0/inst/H2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    86.643    design_1_i/FSM_0/inst/H2_carry__0_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  design_1_i/FSM_0/inst/H2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.757    design_1_i/FSM_0/inst/H2_carry__1_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  design_1_i/FSM_0/inst/H2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.871    design_1_i/FSM_0/inst/H2_carry__2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  design_1_i/FSM_0/inst/H2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.985    design_1_i/FSM_0/inst/H2_carry__3_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  design_1_i/FSM_0/inst/H2_carry__4/CO[3]
                         net (fo=1, routed)           0.001    87.100    design_1_i/FSM_0/inst/H2_carry__4_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.214 r  design_1_i/FSM_0/inst/H2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    87.214    design_1_i/FSM_0/inst/H2_carry__5_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    87.436 f  design_1_i/FSM_0/inst/H2_carry__6/O[0]
                         net (fo=3, routed)           0.778    88.214    design_1_i/FSM_0/inst/H2[29]
    SLICE_X24Y48         LUT2 (Prop_lut2_I0_O)        0.299    88.513 r  design_1_i/FSM_0/inst/H1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    88.513    design_1_i/FSM_0/inst/H1_carry__2_i_5_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    89.087 r  design_1_i/FSM_0/inst/H1_carry__2/CO[2]
                         net (fo=39, routed)          1.208    90.295    design_1_i/FSM_0/inst/H1
    SLICE_X25Y43         LUT6 (Prop_lut6_I1_O)        0.310    90.605 r  design_1_i/FSM_0/inst/Hue[7]_i_2/O
                         net (fo=1, routed)           0.653    91.258    design_1_i/FSM_0/inst/Hue[7]_i_2_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I0_O)        0.150    91.408 r  design_1_i/FSM_0/inst/Hue[7]_i_1/O
                         net (fo=1, routed)           0.485    91.892    design_1_i/FSM_0/inst/p_0_in[7]
    SLICE_X23Y41         FDCE                                         r  design_1_i/FSM_0/inst/Hue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.497    98.666    design_1_i/FSM_0/inst/clk
    SLICE_X23Y41         FDCE                                         r  design_1_i/FSM_0/inst/Hue_reg[7]/C
                         clock pessimism              0.000    98.666    
                         clock uncertainty           -0.415    98.251    
    SLICE_X23Y41         FDCE (Setup_fdce_C_D)       -0.260    97.991    design_1_i/FSM_0/inst/Hue_reg[7]
  -------------------------------------------------------------------
                         required time                         97.991    
                         arrival time                         -91.893    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        8.500ns  (logic 3.379ns (39.752%)  route 5.121ns (60.248%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 82.990 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.682    82.990    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y47         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.478    83.468 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=323, routed)         2.368    85.836    design_1_i/FSM_0/inst/readBit
    SLICE_X25Y44         LUT3 (Prop_lut3_I1_O)        0.295    86.131 r  design_1_i/FSM_0/inst/H2_carry_i_5/O
                         net (fo=1, routed)           0.000    86.131    design_1_i/FSM_0/inst/H2_carry_i_5_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    86.529 r  design_1_i/FSM_0/inst/H2_carry/CO[3]
                         net (fo=1, routed)           0.000    86.529    design_1_i/FSM_0/inst/H2_carry_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  design_1_i/FSM_0/inst/H2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    86.643    design_1_i/FSM_0/inst/H2_carry__0_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  design_1_i/FSM_0/inst/H2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.757    design_1_i/FSM_0/inst/H2_carry__1_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  design_1_i/FSM_0/inst/H2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.871    design_1_i/FSM_0/inst/H2_carry__2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  design_1_i/FSM_0/inst/H2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.985    design_1_i/FSM_0/inst/H2_carry__3_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  design_1_i/FSM_0/inst/H2_carry__4/CO[3]
                         net (fo=1, routed)           0.001    87.100    design_1_i/FSM_0/inst/H2_carry__4_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.214 r  design_1_i/FSM_0/inst/H2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    87.214    design_1_i/FSM_0/inst/H2_carry__5_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    87.436 f  design_1_i/FSM_0/inst/H2_carry__6/O[0]
                         net (fo=3, routed)           0.778    88.214    design_1_i/FSM_0/inst/H2[29]
    SLICE_X24Y48         LUT2 (Prop_lut2_I0_O)        0.299    88.513 r  design_1_i/FSM_0/inst/H1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    88.513    design_1_i/FSM_0/inst/H1_carry__2_i_5_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    89.087 r  design_1_i/FSM_0/inst/H1_carry__2/CO[2]
                         net (fo=39, routed)          0.717    89.804    design_1_i/FSM_0/inst/H1
    SLICE_X24Y44         LUT6 (Prop_lut6_I1_O)        0.310    90.114 r  design_1_i/FSM_0/inst/Hue[8]_i_7/O
                         net (fo=1, routed)           0.631    90.745    design_1_i/FSM_0/inst/Hue[8]_i_7_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I0_O)        0.119    90.864 r  design_1_i/FSM_0/inst/Hue[8]_i_2/O
                         net (fo=1, routed)           0.626    91.490    design_1_i/FSM_0/inst/p_0_in[8]
    SLICE_X22Y41         FDCE                                         r  design_1_i/FSM_0/inst/Hue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.497    98.666    design_1_i/FSM_0/inst/clk
    SLICE_X22Y41         FDCE                                         r  design_1_i/FSM_0/inst/Hue_reg[8]/C
                         clock pessimism              0.000    98.666    
                         clock uncertainty           -0.415    98.251    
    SLICE_X22Y41         FDCE (Setup_fdce_C_D)       -0.289    97.962    design_1_i/FSM_0/inst/Hue_reg[8]
  -------------------------------------------------------------------
                         required time                         97.962    
                         arrival time                         -91.490    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        8.505ns  (logic 3.413ns (40.130%)  route 5.092ns (59.870%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 82.990 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.682    82.990    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y47         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.478    83.468 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=323, routed)         2.368    85.836    design_1_i/FSM_0/inst/readBit
    SLICE_X25Y44         LUT3 (Prop_lut3_I1_O)        0.295    86.131 r  design_1_i/FSM_0/inst/H2_carry_i_5/O
                         net (fo=1, routed)           0.000    86.131    design_1_i/FSM_0/inst/H2_carry_i_5_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    86.529 r  design_1_i/FSM_0/inst/H2_carry/CO[3]
                         net (fo=1, routed)           0.000    86.529    design_1_i/FSM_0/inst/H2_carry_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  design_1_i/FSM_0/inst/H2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    86.643    design_1_i/FSM_0/inst/H2_carry__0_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  design_1_i/FSM_0/inst/H2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.757    design_1_i/FSM_0/inst/H2_carry__1_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  design_1_i/FSM_0/inst/H2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.871    design_1_i/FSM_0/inst/H2_carry__2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  design_1_i/FSM_0/inst/H2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.985    design_1_i/FSM_0/inst/H2_carry__3_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  design_1_i/FSM_0/inst/H2_carry__4/CO[3]
                         net (fo=1, routed)           0.001    87.100    design_1_i/FSM_0/inst/H2_carry__4_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.214 r  design_1_i/FSM_0/inst/H2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    87.214    design_1_i/FSM_0/inst/H2_carry__5_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    87.436 f  design_1_i/FSM_0/inst/H2_carry__6/O[0]
                         net (fo=3, routed)           0.778    88.214    design_1_i/FSM_0/inst/H2[29]
    SLICE_X24Y48         LUT2 (Prop_lut2_I0_O)        0.299    88.513 r  design_1_i/FSM_0/inst/H1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    88.513    design_1_i/FSM_0/inst/H1_carry__2_i_5_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    89.087 r  design_1_i/FSM_0/inst/H1_carry__2/CO[2]
                         net (fo=39, routed)          1.046    90.133    design_1_i/FSM_0/inst/H1
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.310    90.443 r  design_1_i/FSM_0/inst/Hue[3]_i_2/O
                         net (fo=1, routed)           0.564    91.008    design_1_i/FSM_0/inst/Hue[3]_i_2_n_0
    SLICE_X23Y42         LUT5 (Prop_lut5_I0_O)        0.153    91.161 r  design_1_i/FSM_0/inst/Hue[3]_i_1/O
                         net (fo=1, routed)           0.334    91.495    design_1_i/FSM_0/inst/p_0_in[3]
    SLICE_X23Y41         FDCE                                         r  design_1_i/FSM_0/inst/Hue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.497    98.666    design_1_i/FSM_0/inst/clk
    SLICE_X23Y41         FDCE                                         r  design_1_i/FSM_0/inst/Hue_reg[3]/C
                         clock pessimism              0.000    98.666    
                         clock uncertainty           -0.415    98.251    
    SLICE_X23Y41         FDCE (Setup_fdce_C_D)       -0.270    97.981    design_1_i/FSM_0/inst/Hue_reg[3]
  -------------------------------------------------------------------
                         required time                         97.981    
                         arrival time                         -91.495    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/H_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        8.587ns  (logic 0.580ns (6.754%)  route 8.007ns (93.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.664    82.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    83.428 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         4.874    88.302    design_1_i/FSM_0/inst/reset
    SLICE_X21Y52         LUT1 (Prop_lut1_I0_O)        0.124    88.426 r  design_1_i/FSM_0/inst/H[31]_i_1/O
                         net (fo=48, routed)          3.133    91.559    design_1_i/FSM_0/inst/H[31]_i_1_n_0
    SLICE_X22Y42         FDCE                                         r  design_1_i/FSM_0/inst/H_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.497    98.666    design_1_i/FSM_0/inst/clk
    SLICE_X22Y42         FDCE                                         r  design_1_i/FSM_0/inst/H_reg[1]/C
                         clock pessimism              0.000    98.666    
                         clock uncertainty           -0.415    98.251    
    SLICE_X22Y42         FDCE (Setup_fdce_C_CE)      -0.205    98.046    design_1_i/FSM_0/inst/H_reg[1]
  -------------------------------------------------------------------
                         required time                         98.046    
                         arrival time                         -91.559    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/S_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        8.587ns  (logic 0.580ns (6.754%)  route 8.007ns (93.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.664    82.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    83.428 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         4.874    88.302    design_1_i/FSM_0/inst/reset
    SLICE_X21Y52         LUT1 (Prop_lut1_I0_O)        0.124    88.426 r  design_1_i/FSM_0/inst/H[31]_i_1/O
                         net (fo=48, routed)          3.133    91.559    design_1_i/FSM_0/inst/H[31]_i_1_n_0
    SLICE_X22Y42         FDCE                                         r  design_1_i/FSM_0/inst/S_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.497    98.666    design_1_i/FSM_0/inst/clk
    SLICE_X22Y42         FDCE                                         r  design_1_i/FSM_0/inst/S_reg[2]/C
                         clock pessimism              0.000    98.666    
                         clock uncertainty           -0.415    98.251    
    SLICE_X22Y42         FDCE (Setup_fdce_C_CE)      -0.205    98.046    design_1_i/FSM_0/inst/S_reg[2]
  -------------------------------------------------------------------
                         required time                         98.046    
                         arrival time                         -91.559    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/S_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        8.587ns  (logic 0.580ns (6.754%)  route 8.007ns (93.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.664    82.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    83.428 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         4.874    88.302    design_1_i/FSM_0/inst/reset
    SLICE_X21Y52         LUT1 (Prop_lut1_I0_O)        0.124    88.426 r  design_1_i/FSM_0/inst/H[31]_i_1/O
                         net (fo=48, routed)          3.133    91.559    design_1_i/FSM_0/inst/H[31]_i_1_n_0
    SLICE_X22Y42         FDCE                                         r  design_1_i/FSM_0/inst/S_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.497    98.666    design_1_i/FSM_0/inst/clk
    SLICE_X22Y42         FDCE                                         r  design_1_i/FSM_0/inst/S_reg[3]/C
                         clock pessimism              0.000    98.666    
                         clock uncertainty           -0.415    98.251    
    SLICE_X22Y42         FDCE (Setup_fdce_C_CE)      -0.205    98.046    design_1_i/FSM_0/inst/S_reg[3]
  -------------------------------------------------------------------
                         required time                         98.046    
                         arrival time                         -91.559    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        8.263ns  (logic 3.470ns (41.995%)  route 4.793ns (58.005%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -4.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 82.990 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.682    82.990    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y47         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.478    83.468 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=323, routed)         1.832    85.300    design_1_i/FSM_0/inst/readBit
    SLICE_X18Y44         LUT3 (Prop_lut3_I1_O)        0.295    85.595 r  design_1_i/FSM_0/inst/H[0]_i_3/O
                         net (fo=4, routed)           0.348    85.942    design_1_i/FSM_0/inst/H[0]_i_3_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    86.537 r  design_1_i/FSM_0/inst/i__carry_i_4/CO[3]
                         net (fo=1, routed)           0.000    86.537    design_1_i/FSM_0/inst/i__carry_i_4_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.654 r  design_1_i/FSM_0/inst/i__carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    86.654    design_1_i/FSM_0/inst/i__carry_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.771 r  design_1_i/FSM_0/inst/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    86.771    design_1_i/FSM_0/inst/i__carry_i_1_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.888 r  design_1_i/FSM_0/inst/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    86.888    design_1_i/FSM_0/inst/i__carry__0_i_9_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.005 r  design_1_i/FSM_0/inst/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    87.005    design_1_i/FSM_0/inst/i__carry__0_i_10_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    87.224 f  design_1_i/FSM_0/inst/i__carry__1_i_9/O[0]
                         net (fo=3, routed)           0.963    88.187    design_1_i/FSM_0/inst/i__carry__1_i_9_n_7
    SLICE_X22Y48         LUT2 (Prop_lut2_I0_O)        0.295    88.482 r  design_1_i/FSM_0/inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    88.482    design_1_i/FSM_0/inst/i__carry__1_i_7_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.032 r  design_1_i/FSM_0/inst/H1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.032    design_1_i/FSM_0/inst/H1_inferred__0/i__carry__1_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.260 r  design_1_i/FSM_0/inst/H1_inferred__0/i__carry__2/CO[2]
                         net (fo=38, routed)          1.307    90.567    design_1_i/FSM_0/inst/H1_inferred__0/i__carry__2_n_1
    SLICE_X22Y43         LUT5 (Prop_lut5_I3_O)        0.342    90.909 r  design_1_i/FSM_0/inst/Hue[6]_i_1/O
                         net (fo=1, routed)           0.344    91.253    design_1_i/FSM_0/inst/p_0_in[6]
    SLICE_X22Y41         FDCE                                         r  design_1_i/FSM_0/inst/Hue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.497    98.666    design_1_i/FSM_0/inst/clk
    SLICE_X22Y41         FDCE                                         r  design_1_i/FSM_0/inst/Hue_reg[6]/C
                         clock pessimism              0.000    98.666    
                         clock uncertainty           -0.415    98.251    
    SLICE_X22Y41         FDCE (Setup_fdce_C_D)       -0.250    98.001    design_1_i/FSM_0/inst/Hue_reg[6]
  -------------------------------------------------------------------
                         required time                         98.001    
                         arrival time                         -91.253    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        8.204ns  (logic 3.377ns (41.164%)  route 4.827ns (58.836%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 82.990 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.682    82.990    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y47         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.478    83.468 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=323, routed)         2.368    85.836    design_1_i/FSM_0/inst/readBit
    SLICE_X25Y44         LUT3 (Prop_lut3_I1_O)        0.295    86.131 r  design_1_i/FSM_0/inst/H2_carry_i_5/O
                         net (fo=1, routed)           0.000    86.131    design_1_i/FSM_0/inst/H2_carry_i_5_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    86.529 r  design_1_i/FSM_0/inst/H2_carry/CO[3]
                         net (fo=1, routed)           0.000    86.529    design_1_i/FSM_0/inst/H2_carry_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  design_1_i/FSM_0/inst/H2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    86.643    design_1_i/FSM_0/inst/H2_carry__0_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  design_1_i/FSM_0/inst/H2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.757    design_1_i/FSM_0/inst/H2_carry__1_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  design_1_i/FSM_0/inst/H2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.871    design_1_i/FSM_0/inst/H2_carry__2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  design_1_i/FSM_0/inst/H2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.985    design_1_i/FSM_0/inst/H2_carry__3_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  design_1_i/FSM_0/inst/H2_carry__4/CO[3]
                         net (fo=1, routed)           0.001    87.100    design_1_i/FSM_0/inst/H2_carry__4_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.214 r  design_1_i/FSM_0/inst/H2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    87.214    design_1_i/FSM_0/inst/H2_carry__5_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    87.436 f  design_1_i/FSM_0/inst/H2_carry__6/O[0]
                         net (fo=3, routed)           0.778    88.214    design_1_i/FSM_0/inst/H2[29]
    SLICE_X24Y48         LUT2 (Prop_lut2_I0_O)        0.299    88.513 r  design_1_i/FSM_0/inst/H1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    88.513    design_1_i/FSM_0/inst/H1_carry__2_i_5_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    89.087 r  design_1_i/FSM_0/inst/H1_carry__2/CO[2]
                         net (fo=39, routed)          0.936    90.023    design_1_i/FSM_0/inst/H1
    SLICE_X24Y43         LUT6 (Prop_lut6_I1_O)        0.310    90.333 r  design_1_i/FSM_0/inst/Hue[4]_i_2/O
                         net (fo=1, routed)           0.409    90.742    design_1_i/FSM_0/inst/Hue[4]_i_2_n_0
    SLICE_X23Y42         LUT5 (Prop_lut5_I0_O)        0.117    90.859 r  design_1_i/FSM_0/inst/Hue[4]_i_1/O
                         net (fo=1, routed)           0.334    91.194    design_1_i/FSM_0/inst/p_0_in[4]
    SLICE_X23Y41         FDCE                                         r  design_1_i/FSM_0/inst/Hue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.497    98.666    design_1_i/FSM_0/inst/clk
    SLICE_X23Y41         FDCE                                         r  design_1_i/FSM_0/inst/Hue_reg[4]/C
                         clock pessimism              0.000    98.666    
                         clock uncertainty           -0.415    98.251    
    SLICE_X23Y41         FDCE (Setup_fdce_C_D)       -0.289    97.962    design_1_i/FSM_0/inst/Hue_reg[4]
  -------------------------------------------------------------------
                         required time                         97.962    
                         arrival time                         -91.194    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/H_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        8.544ns  (logic 3.799ns (44.464%)  route 4.745ns (55.536%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 82.990 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.682    82.990    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y47         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.478    83.468 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=323, routed)         1.832    85.300    design_1_i/FSM_0/inst/readBit
    SLICE_X18Y44         LUT3 (Prop_lut3_I1_O)        0.295    85.595 r  design_1_i/FSM_0/inst/H[0]_i_3/O
                         net (fo=4, routed)           0.348    85.942    design_1_i/FSM_0/inst/H[0]_i_3_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    86.537 r  design_1_i/FSM_0/inst/i__carry_i_4/CO[3]
                         net (fo=1, routed)           0.000    86.537    design_1_i/FSM_0/inst/i__carry_i_4_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.654 r  design_1_i/FSM_0/inst/i__carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    86.654    design_1_i/FSM_0/inst/i__carry_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.771 r  design_1_i/FSM_0/inst/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    86.771    design_1_i/FSM_0/inst/i__carry_i_1_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.888 r  design_1_i/FSM_0/inst/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    86.888    design_1_i/FSM_0/inst/i__carry__0_i_9_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.005 r  design_1_i/FSM_0/inst/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    87.005    design_1_i/FSM_0/inst/i__carry__0_i_10_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    87.224 f  design_1_i/FSM_0/inst/i__carry__1_i_9/O[0]
                         net (fo=3, routed)           0.963    88.187    design_1_i/FSM_0/inst/i__carry__1_i_9_n_7
    SLICE_X22Y48         LUT2 (Prop_lut2_I0_O)        0.295    88.482 r  design_1_i/FSM_0/inst/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000    88.482    design_1_i/FSM_0/inst/i__carry__1_i_7_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.032 r  design_1_i/FSM_0/inst/H1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.032    design_1_i/FSM_0/inst/H1_inferred__0/i__carry__1_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.260 r  design_1_i/FSM_0/inst/H1_inferred__0/i__carry__2/CO[2]
                         net (fo=38, routed)          1.301    90.561    design_1_i/FSM_0/inst/H1_inferred__0/i__carry__2_n_1
    SLICE_X23Y43         LUT3 (Prop_lut3_I1_O)        0.339    90.900 r  design_1_i/FSM_0/inst/H[2]_i_3/O
                         net (fo=1, routed)           0.302    91.202    design_1_i/FSM_0/inst/H[2]_i_3_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I3_O)        0.332    91.534 r  design_1_i/FSM_0/inst/H[2]_i_1/O
                         net (fo=1, routed)           0.000    91.534    design_1_i/FSM_0/inst/H[2]_i_1_n_0
    SLICE_X24Y43         FDCE                                         r  design_1_i/FSM_0/inst/H_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.498    98.667    design_1_i/FSM_0/inst/clk
    SLICE_X24Y43         FDCE                                         r  design_1_i/FSM_0/inst/H_reg[2]/C
                         clock pessimism              0.000    98.667    
                         clock uncertainty           -0.415    98.252    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.077    98.329    design_1_i/FSM_0/inst/H_reg[2]
  -------------------------------------------------------------------
                         required time                         98.329    
                         arrival time                         -91.534    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.810ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/H_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        8.300ns  (logic 0.580ns (6.988%)  route 7.720ns (93.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.664    82.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    83.428 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         4.874    88.302    design_1_i/FSM_0/inst/reset
    SLICE_X21Y52         LUT1 (Prop_lut1_I0_O)        0.124    88.426 r  design_1_i/FSM_0/inst/H[31]_i_1/O
                         net (fo=48, routed)          2.846    91.272    design_1_i/FSM_0/inst/H[31]_i_1_n_0
    SLICE_X24Y42         FDCE                                         r  design_1_i/FSM_0/inst/H_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.497    98.666    design_1_i/FSM_0/inst/clk
    SLICE_X24Y42         FDCE                                         r  design_1_i/FSM_0/inst/H_reg[3]/C
                         clock pessimism              0.000    98.666    
                         clock uncertainty           -0.415    98.251    
    SLICE_X24Y42         FDCE (Setup_fdce_C_CE)      -0.169    98.082    design_1_i/FSM_0/inst/H_reg[3]
  -------------------------------------------------------------------
                         required time                         98.082    
                         arrival time                         -91.272    
  -------------------------------------------------------------------
                         slack                                  6.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.605ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.928%)  route 0.292ns (61.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y48         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=4, routed)           0.292     1.337    design_1_i/FSM_0/inst/data[10]
    SLICE_X19Y44         LUT5 (Prop_lut5_I4_O)        0.045     1.382 r  design_1_i/FSM_0/inst/Hue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.382    design_1_i/FSM_0/inst/p_0_in[0]
    SLICE_X19Y44         FDCE                                         r  design_1_i/FSM_0/inst/Hue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.833    -0.730    design_1_i/FSM_0/inst/clk
    SLICE_X19Y44         FDCE                                         r  design_1_i/FSM_0/inst/Hue_reg[0]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            0.415    -0.315    
    SLICE_X19Y44         FDCE (Hold_fdce_C_D)         0.092    -0.223    design_1_i/FSM_0/inst/Hue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/V_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.224ns (42.871%)  route 0.299ns (57.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y48         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.299     1.331    design_1_i/FSM_0/inst/data[23]
    SLICE_X18Y48         LUT3 (Prop_lut3_I0_O)        0.096     1.427 r  design_1_i/FSM_0/inst/Value[3]_i_1/O
                         net (fo=2, routed)           0.000     1.427    design_1_i/FSM_0/inst/Value[3]_i_1_n_0
    SLICE_X18Y48         FDCE                                         r  design_1_i/FSM_0/inst/V_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.834    -0.729    design_1_i/FSM_0/inst/clk
    SLICE_X18Y48         FDCE                                         r  design_1_i/FSM_0/inst/V_reg[3]/C
                         clock pessimism              0.000    -0.729    
                         clock uncertainty            0.415    -0.314    
    SLICE_X18Y48         FDCE (Hold_fdce_C_D)         0.100    -0.214    design_1_i/FSM_0/inst/V_reg[3]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/S_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.940%)  route 0.396ns (68.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.566     0.907    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.396     1.444    design_1_i/FSM_0/inst/data[12]
    SLICE_X16Y45         LUT3 (Prop_lut3_I0_O)        0.045     1.489 r  design_1_i/FSM_0/inst/Saturation[6]_i_1/O
                         net (fo=2, routed)           0.000     1.489    design_1_i/FSM_0/inst/Saturation[6]_i_1_n_0
    SLICE_X16Y45         FDPE                                         r  design_1_i/FSM_0/inst/S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.833    -0.730    design_1_i/FSM_0/inst/clk
    SLICE_X16Y45         FDPE                                         r  design_1_i/FSM_0/inst/S_reg[6]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            0.415    -0.315    
    SLICE_X16Y45         FDPE (Hold_fdpe_C_D)         0.121    -0.194    design_1_i/FSM_0/inst/S_reg[6]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.739ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/S_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.464%)  route 0.425ns (69.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.563     0.904    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.425     1.469    design_1_i/FSM_0/inst/data[14]
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.514 r  design_1_i/FSM_0/inst/Saturation[4]_i_1/O
                         net (fo=2, routed)           0.000     1.514    design_1_i/FSM_0/inst/Saturation[4]_i_1_n_0
    SLICE_X21Y43         FDPE                                         r  design_1_i/FSM_0/inst/S_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.832    -0.731    design_1_i/FSM_0/inst/clk
    SLICE_X21Y43         FDPE                                         r  design_1_i/FSM_0/inst/S_reg[4]/C
                         clock pessimism              0.000    -0.731    
                         clock uncertainty            0.415    -0.316    
    SLICE_X21Y43         FDPE (Hold_fdpe_C_D)         0.091    -0.225    design_1_i/FSM_0/inst/S_reg[4]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.743ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.712%)  route 0.462ns (71.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.555     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         0.462     1.498    design_1_i/hsv_to_rgb_0_1/inst/reset
    SLICE_X30Y36         LUT4 (Prop_lut4_I1_O)        0.045     1.543 r  design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_1/O
                         net (fo=2, routed)           0.000     1.543    design_1_i/hsv_to_rgb_0_1/inst/R[2]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.828    -0.735    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X30Y36         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[2]/C
                         clock pessimism              0.000    -0.735    
                         clock uncertainty            0.415    -0.320    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120    -0.200    design_1_i/hsv_to_rgb_0_1/inst/R_reg[2]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.783ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.224ns (33.980%)  route 0.435ns (66.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y47         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.435     1.468    design_1_i/FSM_0/inst/data[21]
    SLICE_X23Y43         LUT3 (Prop_lut3_I0_O)        0.096     1.564 r  design_1_i/FSM_0/inst/Value[5]_i_1/O
                         net (fo=2, routed)           0.000     1.564    design_1_i/FSM_0/inst/Value[5]_i_1_n_0
    SLICE_X23Y43         FDCE                                         r  design_1_i/FSM_0/inst/Value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.830    -0.733    design_1_i/FSM_0/inst/clk
    SLICE_X23Y43         FDCE                                         r  design_1_i/FSM_0/inst/Value_reg[5]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.415    -0.318    
    SLICE_X23Y43         FDCE (Hold_fdce_C_D)         0.098    -0.220    design_1_i/FSM_0/inst/Value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.821ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/V_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.226ns (33.351%)  route 0.452ns (66.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y47         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.258     1.290    design_1_i/FSM_0/inst/data[24]
    SLICE_X18Y48         LUT3 (Prop_lut3_I0_O)        0.098     1.388 r  design_1_i/FSM_0/inst/Value[2]_i_1/O
                         net (fo=2, routed)           0.194     1.582    design_1_i/FSM_0/inst/Value[2]_i_1_n_0
    SLICE_X18Y48         FDCE                                         r  design_1_i/FSM_0/inst/V_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.834    -0.729    design_1_i/FSM_0/inst/clk
    SLICE_X18Y48         FDCE                                         r  design_1_i/FSM_0/inst/V_reg[2]/C
                         clock pessimism              0.000    -0.729    
                         clock uncertainty            0.415    -0.314    
    SLICE_X18Y48         FDCE (Hold_fdce_C_D)         0.075    -0.239    design_1_i/FSM_0/inst/V_reg[2]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.823ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/H_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.700%)  route 0.538ns (74.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y47         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=44, routed)          0.538     1.583    design_1_i/FSM_0/inst/data[1]
    SLICE_X20Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.628 r  design_1_i/FSM_0/inst/H[0]_i_1/O
                         net (fo=1, routed)           0.000     1.628    design_1_i/FSM_0/inst/H[0]_i_1_n_0
    SLICE_X20Y43         FDCE                                         r  design_1_i/FSM_0/inst/H_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.832    -0.731    design_1_i/FSM_0/inst/clk
    SLICE_X20Y43         FDCE                                         r  design_1_i/FSM_0/inst/H_reg[0]/C
                         clock pessimism              0.000    -0.731    
                         clock uncertainty            0.415    -0.316    
    SLICE_X20Y43         FDCE (Hold_fdce_C_D)         0.121    -0.195    design_1_i/FSM_0/inst/H_reg[0]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.870ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.226ns (29.300%)  route 0.545ns (70.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.566     0.907    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.128     1.035 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.545     1.580    design_1_i/FSM_0/inst/data[17]
    SLICE_X16Y45         LUT3 (Prop_lut3_I0_O)        0.098     1.678 r  design_1_i/FSM_0/inst/Saturation[1]_i_1/O
                         net (fo=2, routed)           0.000     1.678    design_1_i/FSM_0/inst/Saturation[1]_i_1_n_0
    SLICE_X16Y45         FDCE                                         r  design_1_i/FSM_0/inst/S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.833    -0.730    design_1_i/FSM_0/inst/clk
    SLICE_X16Y45         FDCE                                         r  design_1_i/FSM_0/inst/S_reg[1]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            0.415    -0.315    
    SLICE_X16Y45         FDCE (Hold_fdce_C_D)         0.123    -0.192    design_1_i/FSM_0/inst/S_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.870ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.227ns (30.685%)  route 0.513ns (69.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y47         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.513     1.545    design_1_i/FSM_0/inst/data[20]
    SLICE_X23Y43         LUT3 (Prop_lut3_I0_O)        0.099     1.644 r  design_1_i/FSM_0/inst/Value[6]_i_1/O
                         net (fo=2, routed)           0.000     1.644    design_1_i/FSM_0/inst/Value[6]_i_1_n_0
    SLICE_X23Y43         FDCE                                         r  design_1_i/FSM_0/inst/Value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.830    -0.733    design_1_i/FSM_0/inst/clk
    SLICE_X23Y43         FDCE                                         r  design_1_i/FSM_0/inst/Value_reg[6]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.415    -0.318    
    SLICE_X23Y43         FDCE (Hold_fdce_C_D)         0.092    -0.226    design_1_i/FSM_0/inst/Value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  1.870    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.398ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/H_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.563ns  (logic 0.456ns (8.197%)  route 5.107ns (91.803%))
  Logic Levels:           0  
  Clock Path Skew:        -4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.664    82.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    83.428 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         5.107    88.535    design_1_i/FSM_0/inst/reset
    SLICE_X24Y44         FDCE                                         f  design_1_i/FSM_0/inst/H_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.498    98.667    design_1_i/FSM_0/inst/clk
    SLICE_X24Y44         FDCE                                         r  design_1_i/FSM_0/inst/H_reg[8]/C
                         clock pessimism              0.000    98.667    
                         clock uncertainty           -0.415    98.252    
    SLICE_X24Y44         FDCE (Recov_fdce_C_CLR)     -0.319    97.933    design_1_i/FSM_0/inst/H_reg[8]
  -------------------------------------------------------------------
                         required time                         97.933    
                         arrival time                         -88.535    
  -------------------------------------------------------------------
                         slack                                  9.398    

Slack (MET) :             9.562ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/counter_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.301ns  (logic 0.456ns (8.603%)  route 4.845ns (91.397%))
  Logic Levels:           0  
  Clock Path Skew:        -4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 98.655 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.664    82.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    83.428 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         4.845    88.273    design_1_i/FSM_0/inst/reset
    SLICE_X18Y54         FDCE                                         f  design_1_i/FSM_0/inst/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.487    98.655    design_1_i/FSM_0/inst/clk
    SLICE_X18Y54         FDCE                                         r  design_1_i/FSM_0/inst/counter_reg[18]/C
                         clock pessimism              0.000    98.655    
                         clock uncertainty           -0.415    98.240    
    SLICE_X18Y54         FDCE (Recov_fdce_C_CLR)     -0.405    97.835    design_1_i/FSM_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         97.835    
                         arrival time                         -88.273    
  -------------------------------------------------------------------
                         slack                                  9.562    

Slack (MET) :             9.562ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.301ns  (logic 0.456ns (8.603%)  route 4.845ns (91.397%))
  Logic Levels:           0  
  Clock Path Skew:        -4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 98.655 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.664    82.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    83.428 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         4.845    88.273    design_1_i/FSM_0/inst/reset
    SLICE_X18Y54         FDCE                                         f  design_1_i/FSM_0/inst/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.487    98.655    design_1_i/FSM_0/inst/clk
    SLICE_X18Y54         FDCE                                         r  design_1_i/FSM_0/inst/counter_reg[21]/C
                         clock pessimism              0.000    98.655    
                         clock uncertainty           -0.415    98.240    
    SLICE_X18Y54         FDCE (Recov_fdce_C_CLR)     -0.405    97.835    design_1_i/FSM_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.835    
                         arrival time                         -88.273    
  -------------------------------------------------------------------
                         slack                                  9.562    

Slack (MET) :             9.562ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/counter_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.301ns  (logic 0.456ns (8.603%)  route 4.845ns (91.397%))
  Logic Levels:           0  
  Clock Path Skew:        -4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 98.655 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.664    82.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    83.428 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         4.845    88.273    design_1_i/FSM_0/inst/reset
    SLICE_X18Y54         FDCE                                         f  design_1_i/FSM_0/inst/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.487    98.655    design_1_i/FSM_0/inst/clk
    SLICE_X18Y54         FDCE                                         r  design_1_i/FSM_0/inst/counter_reg[22]/C
                         clock pessimism              0.000    98.655    
                         clock uncertainty           -0.415    98.240    
    SLICE_X18Y54         FDCE (Recov_fdce_C_CLR)     -0.405    97.835    design_1_i/FSM_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.835    
                         arrival time                         -88.273    
  -------------------------------------------------------------------
                         slack                                  9.562    

Slack (MET) :             9.563ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.311ns  (logic 0.456ns (8.586%)  route 4.855ns (91.414%))
  Logic Levels:           0  
  Clock Path Skew:        -4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.664    82.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    83.428 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         4.855    88.283    design_1_i/PWM_0/inst/reset
    SLICE_X31Y35         FDCE                                         f  design_1_i/PWM_0/inst/temp1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.497    98.666    design_1_i/PWM_0/inst/clk
    SLICE_X31Y35         FDCE                                         r  design_1_i/PWM_0/inst/temp1_reg[1]/C
                         clock pessimism              0.000    98.666    
                         clock uncertainty           -0.415    98.251    
    SLICE_X31Y35         FDCE (Recov_fdce_C_CLR)     -0.405    97.846    design_1_i/PWM_0/inst/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         97.846    
                         arrival time                         -88.283    
  -------------------------------------------------------------------
                         slack                                  9.563    

Slack (MET) :             9.563ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.311ns  (logic 0.456ns (8.586%)  route 4.855ns (91.414%))
  Logic Levels:           0  
  Clock Path Skew:        -4.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 98.666 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.664    82.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    83.428 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         4.855    88.283    design_1_i/PWM_0/inst/reset
    SLICE_X31Y35         FDCE                                         f  design_1_i/PWM_0/inst/temp1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.497    98.666    design_1_i/PWM_0/inst/clk
    SLICE_X31Y35         FDCE                                         r  design_1_i/PWM_0/inst/temp1_reg[6]/C
                         clock pessimism              0.000    98.666    
                         clock uncertainty           -0.415    98.251    
    SLICE_X31Y35         FDCE (Recov_fdce_C_CLR)     -0.405    97.846    design_1_i/PWM_0/inst/temp1_reg[6]
  -------------------------------------------------------------------
                         required time                         97.846    
                         arrival time                         -88.283    
  -------------------------------------------------------------------
                         slack                                  9.563    

Slack (MET) :             9.598ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/V_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.277ns  (logic 0.456ns (8.642%)  route 4.821ns (91.358%))
  Logic Levels:           0  
  Clock Path Skew:        -4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.664    82.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    83.428 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         4.821    88.249    design_1_i/FSM_0/inst/reset
    SLICE_X23Y44         FDCE                                         f  design_1_i/FSM_0/inst/V_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.498    98.667    design_1_i/FSM_0/inst/clk
    SLICE_X23Y44         FDCE                                         r  design_1_i/FSM_0/inst/V_reg[5]/C
                         clock pessimism              0.000    98.667    
                         clock uncertainty           -0.415    98.252    
    SLICE_X23Y44         FDCE (Recov_fdce_C_CLR)     -0.405    97.847    design_1_i/FSM_0/inst/V_reg[5]
  -------------------------------------------------------------------
                         required time                         97.847    
                         arrival time                         -88.249    
  -------------------------------------------------------------------
                         slack                                  9.598    

Slack (MET) :             9.598ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/V_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.277ns  (logic 0.456ns (8.642%)  route 4.821ns (91.358%))
  Logic Levels:           0  
  Clock Path Skew:        -4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.664    82.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    83.428 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         4.821    88.249    design_1_i/FSM_0/inst/reset
    SLICE_X23Y44         FDCE                                         f  design_1_i/FSM_0/inst/V_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.498    98.667    design_1_i/FSM_0/inst/clk
    SLICE_X23Y44         FDCE                                         r  design_1_i/FSM_0/inst/V_reg[7]/C
                         clock pessimism              0.000    98.667    
                         clock uncertainty           -0.415    98.252    
    SLICE_X23Y44         FDCE (Recov_fdce_C_CLR)     -0.405    97.847    design_1_i/FSM_0/inst/V_reg[7]
  -------------------------------------------------------------------
                         required time                         97.847    
                         arrival time                         -88.249    
  -------------------------------------------------------------------
                         slack                                  9.598    

Slack (MET) :             9.605ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/H_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.254ns  (logic 0.456ns (8.679%)  route 4.798ns (91.321%))
  Logic Levels:           0  
  Clock Path Skew:        -4.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 98.651 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.664    82.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    83.428 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         4.798    88.226    design_1_i/FSM_0/inst/reset
    SLICE_X22Y50         FDCE                                         f  design_1_i/FSM_0/inst/H_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.483    98.651    design_1_i/FSM_0/inst/clk
    SLICE_X22Y50         FDCE                                         r  design_1_i/FSM_0/inst/H_reg[18]/C
                         clock pessimism              0.000    98.651    
                         clock uncertainty           -0.415    98.236    
    SLICE_X22Y50         FDCE (Recov_fdce_C_CLR)     -0.405    97.831    design_1_i/FSM_0/inst/H_reg[18]
  -------------------------------------------------------------------
                         required time                         97.831    
                         arrival time                         -88.226    
  -------------------------------------------------------------------
                         slack                                  9.605    

Slack (MET) :             9.644ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/V_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.277ns  (logic 0.456ns (8.642%)  route 4.821ns (91.358%))
  Logic Levels:           0  
  Clock Path Skew:        -4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        1.664    82.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    83.428 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         4.821    88.249    design_1_i/FSM_0/inst/reset
    SLICE_X23Y44         FDPE                                         f  design_1_i/FSM_0/inst/V_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         1.498    98.667    design_1_i/FSM_0/inst/clk
    SLICE_X23Y44         FDPE                                         r  design_1_i/FSM_0/inst/V_reg[4]/C
                         clock pessimism              0.000    98.667    
                         clock uncertainty           -0.415    98.252    
    SLICE_X23Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    97.893    design_1_i/FSM_0/inst/V_reg[4]
  -------------------------------------------------------------------
                         required time                         97.893    
                         arrival time                         -88.249    
  -------------------------------------------------------------------
                         slack                                  9.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.176ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Saturation_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.141ns (15.650%)  route 0.760ns (84.350%))
  Logic Levels:           0  
  Clock Path Skew:        -1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.555     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         0.760     1.796    design_1_i/FSM_0/inst/reset
    SLICE_X10Y42         FDCE                                         f  design_1_i/FSM_0/inst/Saturation_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.835    -0.728    design_1_i/FSM_0/inst/clk
    SLICE_X10Y42         FDCE                                         r  design_1_i/FSM_0/inst/Saturation_reg[6]/C
                         clock pessimism              0.000    -0.728    
                         clock uncertainty            0.415    -0.313    
    SLICE_X10Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.380    design_1_i/FSM_0/inst/Saturation_reg[6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.176ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Saturation_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.141ns (15.650%)  route 0.760ns (84.350%))
  Logic Levels:           0  
  Clock Path Skew:        -1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.555     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         0.760     1.796    design_1_i/FSM_0/inst/reset
    SLICE_X10Y42         FDCE                                         f  design_1_i/FSM_0/inst/Saturation_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.835    -0.728    design_1_i/FSM_0/inst/clk
    SLICE_X10Y42         FDCE                                         r  design_1_i/FSM_0/inst/Saturation_reg[7]/C
                         clock pessimism              0.000    -0.728    
                         clock uncertainty            0.415    -0.313    
    SLICE_X10Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.380    design_1_i/FSM_0/inst/Saturation_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.488ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Saturation_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.141ns (11.653%)  route 1.069ns (88.347%))
  Logic Levels:           0  
  Clock Path Skew:        -1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.555     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         1.069     2.106    design_1_i/FSM_0/inst/reset
    SLICE_X16Y42         FDCE                                         f  design_1_i/FSM_0/inst/Saturation_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.832    -0.731    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDCE                                         r  design_1_i/FSM_0/inst/Saturation_reg[0]/C
                         clock pessimism              0.000    -0.731    
                         clock uncertainty            0.415    -0.316    
    SLICE_X16Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.383    design_1_i/FSM_0/inst/Saturation_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.546ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.141ns (11.125%)  route 1.126ns (88.875%))
  Logic Levels:           0  
  Clock Path Skew:        -1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.555     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         1.126     2.163    design_1_i/FSM_0/inst/reset
    SLICE_X16Y40         FDCE                                         f  design_1_i/FSM_0/inst/Value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.832    -0.731    design_1_i/FSM_0/inst/clk
    SLICE_X16Y40         FDCE                                         r  design_1_i/FSM_0/inst/Value_reg[1]/C
                         clock pessimism              0.000    -0.731    
                         clock uncertainty            0.415    -0.316    
    SLICE_X16Y40         FDCE (Remov_fdce_C_CLR)     -0.067    -0.383    design_1_i/FSM_0/inst/Value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.141ns (11.125%)  route 1.126ns (88.875%))
  Logic Levels:           0  
  Clock Path Skew:        -1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.555     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         1.126     2.163    design_1_i/FSM_0/inst/reset
    SLICE_X17Y40         FDCE                                         f  design_1_i/FSM_0/inst/Value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.832    -0.731    design_1_i/FSM_0/inst/clk
    SLICE_X17Y40         FDCE                                         r  design_1_i/FSM_0/inst/Value_reg[0]/C
                         clock pessimism              0.000    -0.731    
                         clock uncertainty            0.415    -0.316    
    SLICE_X17Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.408    design_1_i/FSM_0/inst/Value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.630ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Value_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.141ns (10.634%)  route 1.185ns (89.366%))
  Logic Levels:           0  
  Clock Path Skew:        -1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.555     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         1.185     2.221    design_1_i/FSM_0/inst/reset
    SLICE_X21Y42         FDCE                                         f  design_1_i/FSM_0/inst/Value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.831    -0.732    design_1_i/FSM_0/inst/clk
    SLICE_X21Y42         FDCE                                         r  design_1_i/FSM_0/inst/Value_reg[7]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X21Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    design_1_i/FSM_0/inst/Value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.685ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/H_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.141ns (10.025%)  route 1.265ns (89.975%))
  Logic Levels:           0  
  Clock Path Skew:        -1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.555     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         1.265     2.302    design_1_i/FSM_0/inst/reset
    SLICE_X20Y43         FDCE                                         f  design_1_i/FSM_0/inst/H_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.832    -0.731    design_1_i/FSM_0/inst/clk
    SLICE_X20Y43         FDCE                                         r  design_1_i/FSM_0/inst/H_reg[0]/C
                         clock pessimism              0.000    -0.731    
                         clock uncertainty            0.415    -0.316    
    SLICE_X20Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.383    design_1_i/FSM_0/inst/H_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.685ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/H_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.141ns (10.025%)  route 1.265ns (89.975%))
  Logic Levels:           0  
  Clock Path Skew:        -1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.555     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         1.265     2.302    design_1_i/FSM_0/inst/reset
    SLICE_X20Y43         FDCE                                         f  design_1_i/FSM_0/inst/H_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.832    -0.731    design_1_i/FSM_0/inst/clk
    SLICE_X20Y43         FDCE                                         r  design_1_i/FSM_0/inst/H_reg[5]/C
                         clock pessimism              0.000    -0.731    
                         clock uncertainty            0.415    -0.316    
    SLICE_X20Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.383    design_1_i/FSM_0/inst/H_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.710ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/S_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.141ns (10.025%)  route 1.265ns (89.975%))
  Logic Levels:           0  
  Clock Path Skew:        -1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.555     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         1.265     2.302    design_1_i/FSM_0/inst/reset
    SLICE_X21Y43         FDCE                                         f  design_1_i/FSM_0/inst/S_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.832    -0.731    design_1_i/FSM_0/inst/clk
    SLICE_X21Y43         FDCE                                         r  design_1_i/FSM_0/inst/S_reg[5]/C
                         clock pessimism              0.000    -0.731    
                         clock uncertainty            0.415    -0.316    
    SLICE_X21Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.408    design_1_i/FSM_0/inst/S_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.713ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/S_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.141ns (10.025%)  route 1.265ns (89.975%))
  Logic Levels:           0  
  Clock Path Skew:        -1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2628, routed)        0.555     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X15Y30         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=244, routed)         1.265     2.302    design_1_i/FSM_0/inst/reset
    SLICE_X21Y43         FDPE                                         f  design_1_i/FSM_0/inst/S_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=184, routed)         0.832    -0.731    design_1_i/FSM_0/inst/clk
    SLICE_X21Y43         FDPE                                         r  design_1_i/FSM_0/inst/S_reg[4]/C
                         clock pessimism              0.000    -0.731    
                         clock uncertainty            0.415    -0.316    
    SLICE_X21Y43         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.411    design_1_i/FSM_0/inst/S_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  2.713    





