#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct 21 14:11:01 2024
# Process ID: 138467
# Current directory: /mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/vivado.log
# Journal file: /mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg484-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 138475
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2430.973 ; gain = 0.000 ; free physical = 68221 ; free virtual = 86981
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:29]
INFO: [Synth 8-3491] module 'myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0' of component 'myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1055]
INFO: [Synth 8-638] synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_141' of component 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:206]
INFO: [Synth 8-638] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:31]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:12' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:390]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:51]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_20_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_20_2_0.vhd:43' bound to instance 'mul_16s_5ns_20_2_0_U32' of component 'myproject_mul_16s_5ns_20_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:672]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5ns_20_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_20_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_20_2_0_Multiplier_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_20_2_0.vhd:9' bound to instance 'myproject_mul_16s_5ns_20_2_0_Multiplier_0_U' of component 'myproject_mul_16s_5ns_20_2_0_Multiplier_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_20_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5ns_20_2_0_Multiplier_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_20_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5ns_20_2_0_Multiplier_0' (1#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_20_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5ns_20_2_0' (2#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_20_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_20_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_20_2_0.vhd:43' bound to instance 'mul_16s_5ns_20_2_0_U33' of component 'myproject_mul_16s_5ns_20_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:687]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' (3#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd:51]
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:12' bound to instance 'call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:427]
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:99]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:59' bound to instance 'line_buffer_Array_6_0_0_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:153]
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:12' bound to instance 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:90]
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core' (4#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' (5#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:59' bound to instance 'line_buffer_Array_6_1_0_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:167]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:59' bound to instance 'line_buffer_Array_6_0_1_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:181]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:59' bound to instance 'line_buffer_Array_6_1_1_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:195]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:59' bound to instance 'line_buffer_Array_6_0_2_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:209]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb.vhd:59' bound to instance 'line_buffer_Array_6_1_2_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' (6#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' (7#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:31]
	Parameter DataWidth bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'myproject_regslice_both' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:10' bound to instance 'regslice_both_input_2_V_U' of component 'myproject_regslice_both' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:223]
INFO: [Synth 8-638] synthesizing module 'myproject_regslice_both' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:25]
	Parameter DataWidth bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_regslice_both' (8#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s' (9#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_s.vhd:12' bound to instance 'relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_U0' of component 'myproject_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1074]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_s.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_s' (10#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:12' bound to instance 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0' of component 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1093]
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:33]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 62 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.vhd:59' bound to instance 'line_buffer_Array_0_0_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:262]
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 62 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 62 - type: integer 
INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.vhd:12' bound to instance 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.vhd:90]
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 62 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core' (11#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi' (12#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 62 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.vhd:59' bound to instance 'line_buffer_Array_0_1_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:276]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 62 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.vhd:59' bound to instance 'line_buffer_Array_0_2_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:290]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 62 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.vhd:59' bound to instance 'line_buffer_Array_0_3_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s' (13#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0' of component 'myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1112]
INFO: [Synth 8-638] synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config6_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config6_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config6_s_fu_161' of component 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config6_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_s.vhd:189]
INFO: [Synth 8-638] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config6_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config6_s.vhd:32]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.vhd:12' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_163' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config6_s.vhd:410]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_20_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_20_2_0.vhd:43' bound to instance 'mul_16s_5s_20_2_0_U110' of component 'myproject_mul_16s_5s_20_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.vhd:473]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5s_20_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_20_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_20_2_0_Multiplier_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_20_2_0.vhd:9' bound to instance 'myproject_mul_16s_5s_20_2_0_Multiplier_1_U' of component 'myproject_mul_16s_5s_20_2_0_Multiplier_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_20_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5s_20_2_0_Multiplier_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_20_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5s_20_2_0_Multiplier_1' (14#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_20_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5s_20_2_0' (15#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_20_2_0.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s' (16#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.vhd:53]
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.vhd:12' bound to instance 'call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_229' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config6_s.vhd:449]
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.vhd:109]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW.vhd:59' bound to instance 'line_buffer_Array_7_0_0_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.vhd:173]
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW.vhd:12' bound to instance 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW.vhd:90]
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core' (17#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' (18#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW.vhd:59' bound to instance 'line_buffer_Array_7_1_0_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.vhd:187]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW.vhd:59' bound to instance 'line_buffer_Array_7_0_1_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.vhd:201]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW.vhd:59' bound to instance 'line_buffer_Array_7_1_1_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.vhd:215]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW.vhd:59' bound to instance 'line_buffer_Array_7_0_2_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.vhd:229]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW.vhd:59' bound to instance 'line_buffer_Array_7_1_2_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.vhd:243]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW.vhd:59' bound to instance 'line_buffer_Array_7_0_3_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.vhd:257]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW.vhd:59' bound to instance 'line_buffer_Array_7_1_3_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s' (19#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config6_s' (20#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config6_s.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_s' (21#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_s.vhd:12' bound to instance 'relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_U0' of component 'myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_s.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_s' (22#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s.vhd:12' bound to instance 'pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_U0' of component 'myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1150]
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s.vhd:33]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 29 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde.vhd:59' bound to instance 'line_buffer_Array_9_0_0_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s.vhd:210]
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 29 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde_core' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde.vhd:12' bound to instance 'myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde_core_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde.vhd:90]
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde_core' (23#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde' (24#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 29 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde.vhd:59' bound to instance 'line_buffer_Array_9_0_1_U' of component 'myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s' (25#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0' of component 'myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1169]
INFO: [Synth 8-638] synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config10_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config10_s_fu_111' of component 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config10_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:163]
INFO: [Synth 8-638] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config10_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:30]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s.vhd:12' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_107' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:275]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s' (26#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s.vhd:36]
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:12' bound to instance 'call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_fu_139' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:297]
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:62]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy.vhd:59' bound to instance 'line_buffer_Array_5_0_0_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:114]
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_core' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy.vhd:12' bound to instance 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_core_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy.vhd:90]
INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_core' (27#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy' (28#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy.vhd:59' bound to instance 'line_buffer_Array_5_1_0_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:128]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy.vhd:59' bound to instance 'line_buffer_Array_5_0_1_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:142]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy.vhd:59' bound to instance 'line_buffer_Array_5_1_1_U' of component 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s' (29#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config10_s' (30#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_s' (31#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_s.vhd:12' bound to instance 'relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_U0' of component 'myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1188]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_s.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_s' (32#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_U0' of component 'myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1207]
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s.vhd:33]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec.vhd:59' bound to instance 'line_buffer_Array_8_0_0_U' of component 'myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s.vhd:210]
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec_core' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec.vhd:12' bound to instance 'myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec_core_U' of component 'myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec.vhd:90]
INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec_core' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec_core' (33#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec' (34#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec.vhd:59' bound to instance 'line_buffer_Array_8_0_1_U' of component 'myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s' (35#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s.vhd:12' bound to instance 'dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_U0' of component 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1226]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s.vhd:33]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 432 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V.vhd:376' bound to instance 'w15_V_U' of component 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s.vhd:2136]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V.vhd:404]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 432 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V_rom' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V.vhd:9' bound to instance 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V_rom_U' of component 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V_rom' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V.vhd:431]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V_rom' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V.vhd:39]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 432 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V_rom' (36#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V' (37#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V.vhd:404]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_20_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_20_2_0.vhd:43' bound to instance 'mul_16s_5s_20_2_0_U196' of component 'myproject_mul_16s_5s_20_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s.vhd:2163]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_20_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_20_2_0.vhd:43' bound to instance 'mul_16s_5s_20_2_0_U197' of component 'myproject_mul_16s_5s_20_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s.vhd:2178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_20_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_20_2_0.vhd:43' bound to instance 'mul_16s_5s_20_2_0_U198' of component 'myproject_mul_16s_5s_20_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s.vhd:2193]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_20_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_20_2_0.vhd:43' bound to instance 'mul_16s_5s_20_2_0_U199' of component 'myproject_mul_16s_5s_20_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s.vhd:2208]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_20_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_20_2_0.vhd:43' bound to instance 'mul_16s_5s_20_2_0_U200' of component 'myproject_mul_16s_5s_20_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s.vhd:2223]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_20_2_0' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_20_2_0.vhd:43' bound to instance 'mul_16s_5s_20_2_0_U201' of component 'myproject_mul_16s_5s_20_2_0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s.vhd:2238]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_727_16_1_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_727_16_1_1.vhd:10' bound to instance 'mux_727_16_1_1_U202' of component 'myproject_mux_727_16_1_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s.vhd:2253]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_727_16_1_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_727_16_1_1.vhd:165]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_727_16_1_1' (38#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_727_16_1_1.vhd:165]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 16 - type: integer 
	Parameter din129_WIDTH bound to: 16 - type: integer 
	Parameter din130_WIDTH bound to: 16 - type: integer 
	Parameter din131_WIDTH bound to: 16 - type: integer 
	Parameter din132_WIDTH bound to: 16 - type: integer 
	Parameter din133_WIDTH bound to: 16 - type: integer 
	Parameter din134_WIDTH bound to: 16 - type: integer 
	Parameter din135_WIDTH bound to: 16 - type: integer 
	Parameter din136_WIDTH bound to: 16 - type: integer 
	Parameter din137_WIDTH bound to: 16 - type: integer 
	Parameter din138_WIDTH bound to: 16 - type: integer 
	Parameter din139_WIDTH bound to: 16 - type: integer 
	Parameter din140_WIDTH bound to: 16 - type: integer 
	Parameter din141_WIDTH bound to: 16 - type: integer 
	Parameter din142_WIDTH bound to: 16 - type: integer 
	Parameter din143_WIDTH bound to: 16 - type: integer 
	Parameter din144_WIDTH bound to: 16 - type: integer 
	Parameter din145_WIDTH bound to: 16 - type: integer 
	Parameter din146_WIDTH bound to: 16 - type: integer 
	Parameter din147_WIDTH bound to: 16 - type: integer 
	Parameter din148_WIDTH bound to: 16 - type: integer 
	Parameter din149_WIDTH bound to: 16 - type: integer 
	Parameter din150_WIDTH bound to: 16 - type: integer 
	Parameter din151_WIDTH bound to: 16 - type: integer 
	Parameter din152_WIDTH bound to: 16 - type: integer 
	Parameter din153_WIDTH bound to: 16 - type: integer 
	Parameter din154_WIDTH bound to: 16 - type: integer 
	Parameter din155_WIDTH bound to: 16 - type: integer 
	Parameter din156_WIDTH bound to: 16 - type: integer 
	Parameter din157_WIDTH bound to: 16 - type: integer 
	Parameter din158_WIDTH bound to: 16 - type: integer 
	Parameter din159_WIDTH bound to: 16 - type: integer 
	Parameter din160_WIDTH bound to: 16 - type: integer 
	Parameter din161_WIDTH bound to: 16 - type: integer 
	Parameter din162_WIDTH bound to: 16 - type: integer 
	Parameter din163_WIDTH bound to: 16 - type: integer 
	Parameter din164_WIDTH bound to: 16 - type: integer 
	Parameter din165_WIDTH bound to: 16 - type: integer 
	Parameter din166_WIDTH bound to: 16 - type: integer 
	Parameter din167_WIDTH bound to: 16 - type: integer 
	Parameter din168_WIDTH bound to: 16 - type: integer 
	Parameter din169_WIDTH bound to: 16 - type: integer 
	Parameter din170_WIDTH bound to: 16 - type: integer 
	Parameter din171_WIDTH bound to: 16 - type: integer 
	Parameter din172_WIDTH bound to: 16 - type: integer 
	Parameter din173_WIDTH bound to: 16 - type: integer 
	Parameter din174_WIDTH bound to: 16 - type: integer 
	Parameter din175_WIDTH bound to: 16 - type: integer 
	Parameter din176_WIDTH bound to: 16 - type: integer 
	Parameter din177_WIDTH bound to: 16 - type: integer 
	Parameter din178_WIDTH bound to: 16 - type: integer 
	Parameter din179_WIDTH bound to: 16 - type: integer 
	Parameter din180_WIDTH bound to: 16 - type: integer 
	Parameter din181_WIDTH bound to: 16 - type: integer 
	Parameter din182_WIDTH bound to: 16 - type: integer 
	Parameter din183_WIDTH bound to: 16 - type: integer 
	Parameter din184_WIDTH bound to: 16 - type: integer 
	Parameter din185_WIDTH bound to: 16 - type: integer 
	Parameter din186_WIDTH bound to: 16 - type: integer 
	Parameter din187_WIDTH bound to: 16 - type: integer 
	Parameter din188_WIDTH bound to: 16 - type: integer 
	Parameter din189_WIDTH bound to: 16 - type: integer 
	Parameter din190_WIDTH bound to: 16 - type: integer 
	Parameter din191_WIDTH bound to: 16 - type: integer 
	Parameter din192_WIDTH bound to: 16 - type: integer 
	Parameter din193_WIDTH bound to: 16 - type: integer 
	Parameter din194_WIDTH bound to: 16 - type: integer 
	Parameter din195_WIDTH bound to: 16 - type: integer 
	Parameter din196_WIDTH bound to: 16 - type: integer 
	Parameter din197_WIDTH bound to: 16 - type: integer 
	Parameter din198_WIDTH bound to: 16 - type: integer 
	Parameter din199_WIDTH bound to: 16 - type: integer 
	Parameter din200_WIDTH bound to: 16 - type: integer 
	Parameter din201_WIDTH bound to: 16 - type: integer 
	Parameter din202_WIDTH bound to: 16 - type: integer 
	Parameter din203_WIDTH bound to: 16 - type: integer 
	Parameter din204_WIDTH bound to: 16 - type: integer 
	Parameter din205_WIDTH bound to: 16 - type: integer 
	Parameter din206_WIDTH bound to: 16 - type: integer 
	Parameter din207_WIDTH bound to: 16 - type: integer 
	Parameter din208_WIDTH bound to: 16 - type: integer 
	Parameter din209_WIDTH bound to: 16 - type: integer 
	Parameter din210_WIDTH bound to: 16 - type: integer 
	Parameter din211_WIDTH bound to: 16 - type: integer 
	Parameter din212_WIDTH bound to: 16 - type: integer 
	Parameter din213_WIDTH bound to: 16 - type: integer 
	Parameter din214_WIDTH bound to: 16 - type: integer 
	Parameter din215_WIDTH bound to: 16 - type: integer 
	Parameter din216_WIDTH bound to: 16 - type: integer 
	Parameter din217_WIDTH bound to: 16 - type: integer 
	Parameter din218_WIDTH bound to: 16 - type: integer 
	Parameter din219_WIDTH bound to: 16 - type: integer 
	Parameter din220_WIDTH bound to: 16 - type: integer 
	Parameter din221_WIDTH bound to: 16 - type: integer 
	Parameter din222_WIDTH bound to: 16 - type: integer 
	Parameter din223_WIDTH bound to: 16 - type: integer 
	Parameter din224_WIDTH bound to: 16 - type: integer 
	Parameter din225_WIDTH bound to: 16 - type: integer 
	Parameter din226_WIDTH bound to: 16 - type: integer 
	Parameter din227_WIDTH bound to: 16 - type: integer 
	Parameter din228_WIDTH bound to: 16 - type: integer 
	Parameter din229_WIDTH bound to: 16 - type: integer 
	Parameter din230_WIDTH bound to: 16 - type: integer 
	Parameter din231_WIDTH bound to: 16 - type: integer 
	Parameter din232_WIDTH bound to: 16 - type: integer 
	Parameter din233_WIDTH bound to: 16 - type: integer 
	Parameter din234_WIDTH bound to: 16 - type: integer 
	Parameter din235_WIDTH bound to: 16 - type: integer 
	Parameter din236_WIDTH bound to: 16 - type: integer 
	Parameter din237_WIDTH bound to: 16 - type: integer 
	Parameter din238_WIDTH bound to: 16 - type: integer 
	Parameter din239_WIDTH bound to: 16 - type: integer 
	Parameter din240_WIDTH bound to: 16 - type: integer 
	Parameter din241_WIDTH bound to: 16 - type: integer 
	Parameter din242_WIDTH bound to: 16 - type: integer 
	Parameter din243_WIDTH bound to: 16 - type: integer 
	Parameter din244_WIDTH bound to: 16 - type: integer 
	Parameter din245_WIDTH bound to: 16 - type: integer 
	Parameter din246_WIDTH bound to: 16 - type: integer 
	Parameter din247_WIDTH bound to: 16 - type: integer 
	Parameter din248_WIDTH bound to: 16 - type: integer 
	Parameter din249_WIDTH bound to: 16 - type: integer 
	Parameter din250_WIDTH bound to: 16 - type: integer 
	Parameter din251_WIDTH bound to: 16 - type: integer 
	Parameter din252_WIDTH bound to: 16 - type: integer 
	Parameter din253_WIDTH bound to: 16 - type: integer 
	Parameter din254_WIDTH bound to: 16 - type: integer 
	Parameter din255_WIDTH bound to: 16 - type: integer 
	Parameter din256_WIDTH bound to: 16 - type: integer 
	Parameter din257_WIDTH bound to: 16 - type: integer 
	Parameter din258_WIDTH bound to: 16 - type: integer 
	Parameter din259_WIDTH bound to: 16 - type: integer 
	Parameter din260_WIDTH bound to: 16 - type: integer 
	Parameter din261_WIDTH bound to: 16 - type: integer 
	Parameter din262_WIDTH bound to: 16 - type: integer 
	Parameter din263_WIDTH bound to: 16 - type: integer 
	Parameter din264_WIDTH bound to: 16 - type: integer 
	Parameter din265_WIDTH bound to: 16 - type: integer 
	Parameter din266_WIDTH bound to: 16 - type: integer 
	Parameter din267_WIDTH bound to: 16 - type: integer 
	Parameter din268_WIDTH bound to: 16 - type: integer 
	Parameter din269_WIDTH bound to: 16 - type: integer 
	Parameter din270_WIDTH bound to: 16 - type: integer 
	Parameter din271_WIDTH bound to: 16 - type: integer 
	Parameter din272_WIDTH bound to: 16 - type: integer 
	Parameter din273_WIDTH bound to: 16 - type: integer 
	Parameter din274_WIDTH bound to: 16 - type: integer 
	Parameter din275_WIDTH bound to: 16 - type: integer 
	Parameter din276_WIDTH bound to: 16 - type: integer 
	Parameter din277_WIDTH bound to: 16 - type: integer 
	Parameter din278_WIDTH bound to: 16 - type: integer 
	Parameter din279_WIDTH bound to: 16 - type: integer 
	Parameter din280_WIDTH bound to: 16 - type: integer 
	Parameter din281_WIDTH bound to: 16 - type: integer 
	Parameter din282_WIDTH bound to: 16 - type: integer 
	Parameter din283_WIDTH bound to: 16 - type: integer 
	Parameter din284_WIDTH bound to: 16 - type: integer 
	Parameter din285_WIDTH bound to: 16 - type: integer 
	Parameter din286_WIDTH bound to: 16 - type: integer 
	Parameter din287_WIDTH bound to: 16 - type: integer 
	Parameter din288_WIDTH bound to: 16 - type: integer 
	Parameter din289_WIDTH bound to: 16 - type: integer 
	Parameter din290_WIDTH bound to: 16 - type: integer 
	Parameter din291_WIDTH bound to: 16 - type: integer 
	Parameter din292_WIDTH bound to: 16 - type: integer 
	Parameter din293_WIDTH bound to: 16 - type: integer 
	Parameter din294_WIDTH bound to: 16 - type: integer 
	Parameter din295_WIDTH bound to: 16 - type: integer 
	Parameter din296_WIDTH bound to: 16 - type: integer 
	Parameter din297_WIDTH bound to: 16 - type: integer 
	Parameter din298_WIDTH bound to: 16 - type: integer 
	Parameter din299_WIDTH bound to: 16 - type: integer 
	Parameter din300_WIDTH bound to: 16 - type: integer 
	Parameter din301_WIDTH bound to: 16 - type: integer 
	Parameter din302_WIDTH bound to: 16 - type: integer 
	Parameter din303_WIDTH bound to: 16 - type: integer 
	Parameter din304_WIDTH bound to: 16 - type: integer 
	Parameter din305_WIDTH bound to: 16 - type: integer 
	Parameter din306_WIDTH bound to: 16 - type: integer 
	Parameter din307_WIDTH bound to: 16 - type: integer 
	Parameter din308_WIDTH bound to: 16 - type: integer 
	Parameter din309_WIDTH bound to: 16 - type: integer 
	Parameter din310_WIDTH bound to: 16 - type: integer 
	Parameter din311_WIDTH bound to: 16 - type: integer 
	Parameter din312_WIDTH bound to: 16 - type: integer 
	Parameter din313_WIDTH bound to: 16 - type: integer 
	Parameter din314_WIDTH bound to: 16 - type: integer 
	Parameter din315_WIDTH bound to: 16 - type: integer 
	Parameter din316_WIDTH bound to: 16 - type: integer 
	Parameter din317_WIDTH bound to: 16 - type: integer 
	Parameter din318_WIDTH bound to: 16 - type: integer 
	Parameter din319_WIDTH bound to: 16 - type: integer 
	Parameter din320_WIDTH bound to: 16 - type: integer 
	Parameter din321_WIDTH bound to: 16 - type: integer 
	Parameter din322_WIDTH bound to: 16 - type: integer 
	Parameter din323_WIDTH bound to: 16 - type: integer 
	Parameter din324_WIDTH bound to: 16 - type: integer 
	Parameter din325_WIDTH bound to: 16 - type: integer 
	Parameter din326_WIDTH bound to: 16 - type: integer 
	Parameter din327_WIDTH bound to: 16 - type: integer 
	Parameter din328_WIDTH bound to: 16 - type: integer 
	Parameter din329_WIDTH bound to: 16 - type: integer 
	Parameter din330_WIDTH bound to: 16 - type: integer 
	Parameter din331_WIDTH bound to: 16 - type: integer 
	Parameter din332_WIDTH bound to: 16 - type: integer 
	Parameter din333_WIDTH bound to: 16 - type: integer 
	Parameter din334_WIDTH bound to: 16 - type: integer 
	Parameter din335_WIDTH bound to: 16 - type: integer 
	Parameter din336_WIDTH bound to: 16 - type: integer 
	Parameter din337_WIDTH bound to: 16 - type: integer 
	Parameter din338_WIDTH bound to: 16 - type: integer 
	Parameter din339_WIDTH bound to: 16 - type: integer 
	Parameter din340_WIDTH bound to: 16 - type: integer 
	Parameter din341_WIDTH bound to: 16 - type: integer 
	Parameter din342_WIDTH bound to: 16 - type: integer 
	Parameter din343_WIDTH bound to: 16 - type: integer 
	Parameter din344_WIDTH bound to: 16 - type: integer 
	Parameter din345_WIDTH bound to: 16 - type: integer 
	Parameter din346_WIDTH bound to: 16 - type: integer 
	Parameter din347_WIDTH bound to: 16 - type: integer 
	Parameter din348_WIDTH bound to: 16 - type: integer 
	Parameter din349_WIDTH bound to: 16 - type: integer 
	Parameter din350_WIDTH bound to: 16 - type: integer 
	Parameter din351_WIDTH bound to: 16 - type: integer 
	Parameter din352_WIDTH bound to: 16 - type: integer 
	Parameter din353_WIDTH bound to: 16 - type: integer 
	Parameter din354_WIDTH bound to: 16 - type: integer 
	Parameter din355_WIDTH bound to: 16 - type: integer 
	Parameter din356_WIDTH bound to: 16 - type: integer 
	Parameter din357_WIDTH bound to: 16 - type: integer 
	Parameter din358_WIDTH bound to: 16 - type: integer 
	Parameter din359_WIDTH bound to: 16 - type: integer 
	Parameter din360_WIDTH bound to: 16 - type: integer 
	Parameter din361_WIDTH bound to: 16 - type: integer 
	Parameter din362_WIDTH bound to: 16 - type: integer 
	Parameter din363_WIDTH bound to: 16 - type: integer 
	Parameter din364_WIDTH bound to: 16 - type: integer 
	Parameter din365_WIDTH bound to: 16 - type: integer 
	Parameter din366_WIDTH bound to: 16 - type: integer 
	Parameter din367_WIDTH bound to: 16 - type: integer 
	Parameter din368_WIDTH bound to: 16 - type: integer 
	Parameter din369_WIDTH bound to: 16 - type: integer 
	Parameter din370_WIDTH bound to: 16 - type: integer 
	Parameter din371_WIDTH bound to: 16 - type: integer 
	Parameter din372_WIDTH bound to: 16 - type: integer 
	Parameter din373_WIDTH bound to: 16 - type: integer 
	Parameter din374_WIDTH bound to: 16 - type: integer 
	Parameter din375_WIDTH bound to: 16 - type: integer 
	Parameter din376_WIDTH bound to: 16 - type: integer 
	Parameter din377_WIDTH bound to: 16 - type: integer 
	Parameter din378_WIDTH bound to: 16 - type: integer 
	Parameter din379_WIDTH bound to: 16 - type: integer 
	Parameter din380_WIDTH bound to: 16 - type: integer 
	Parameter din381_WIDTH bound to: 16 - type: integer 
	Parameter din382_WIDTH bound to: 16 - type: integer 
	Parameter din383_WIDTH bound to: 16 - type: integer 
	Parameter din384_WIDTH bound to: 16 - type: integer 
	Parameter din385_WIDTH bound to: 16 - type: integer 
	Parameter din386_WIDTH bound to: 16 - type: integer 
	Parameter din387_WIDTH bound to: 16 - type: integer 
	Parameter din388_WIDTH bound to: 16 - type: integer 
	Parameter din389_WIDTH bound to: 16 - type: integer 
	Parameter din390_WIDTH bound to: 16 - type: integer 
	Parameter din391_WIDTH bound to: 16 - type: integer 
	Parameter din392_WIDTH bound to: 16 - type: integer 
	Parameter din393_WIDTH bound to: 16 - type: integer 
	Parameter din394_WIDTH bound to: 16 - type: integer 
	Parameter din395_WIDTH bound to: 16 - type: integer 
	Parameter din396_WIDTH bound to: 16 - type: integer 
	Parameter din397_WIDTH bound to: 16 - type: integer 
	Parameter din398_WIDTH bound to: 16 - type: integer 
	Parameter din399_WIDTH bound to: 16 - type: integer 
	Parameter din400_WIDTH bound to: 16 - type: integer 
	Parameter din401_WIDTH bound to: 16 - type: integer 
	Parameter din402_WIDTH bound to: 16 - type: integer 
	Parameter din403_WIDTH bound to: 16 - type: integer 
	Parameter din404_WIDTH bound to: 16 - type: integer 
	Parameter din405_WIDTH bound to: 16 - type: integer 
	Parameter din406_WIDTH bound to: 16 - type: integer 
	Parameter din407_WIDTH bound to: 16 - type: integer 
	Parameter din408_WIDTH bound to: 16 - type: integer 
	Parameter din409_WIDTH bound to: 16 - type: integer 
	Parameter din410_WIDTH bound to: 16 - type: integer 
	Parameter din411_WIDTH bound to: 16 - type: integer 
	Parameter din412_WIDTH bound to: 16 - type: integer 
	Parameter din413_WIDTH bound to: 16 - type: integer 
	Parameter din414_WIDTH bound to: 16 - type: integer 
	Parameter din415_WIDTH bound to: 16 - type: integer 
	Parameter din416_WIDTH bound to: 16 - type: integer 
	Parameter din417_WIDTH bound to: 16 - type: integer 
	Parameter din418_WIDTH bound to: 16 - type: integer 
	Parameter din419_WIDTH bound to: 16 - type: integer 
	Parameter din420_WIDTH bound to: 16 - type: integer 
	Parameter din421_WIDTH bound to: 16 - type: integer 
	Parameter din422_WIDTH bound to: 16 - type: integer 
	Parameter din423_WIDTH bound to: 16 - type: integer 
	Parameter din424_WIDTH bound to: 16 - type: integer 
	Parameter din425_WIDTH bound to: 16 - type: integer 
	Parameter din426_WIDTH bound to: 16 - type: integer 
	Parameter din427_WIDTH bound to: 16 - type: integer 
	Parameter din428_WIDTH bound to: 16 - type: integer 
	Parameter din429_WIDTH bound to: 16 - type: integer 
	Parameter din430_WIDTH bound to: 16 - type: integer 
	Parameter din431_WIDTH bound to: 16 - type: integer 
	Parameter din432_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_4329_16_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_4329_16_2_1.vhd:10' bound to instance 'mux_4329_16_2_1_U203' of component 'myproject_mux_4329_16_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s.vhd:2407]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_4329_16_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_4329_16_2_1.vhd:888]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 16 - type: integer 
	Parameter din129_WIDTH bound to: 16 - type: integer 
	Parameter din130_WIDTH bound to: 16 - type: integer 
	Parameter din131_WIDTH bound to: 16 - type: integer 
	Parameter din132_WIDTH bound to: 16 - type: integer 
	Parameter din133_WIDTH bound to: 16 - type: integer 
	Parameter din134_WIDTH bound to: 16 - type: integer 
	Parameter din135_WIDTH bound to: 16 - type: integer 
	Parameter din136_WIDTH bound to: 16 - type: integer 
	Parameter din137_WIDTH bound to: 16 - type: integer 
	Parameter din138_WIDTH bound to: 16 - type: integer 
	Parameter din139_WIDTH bound to: 16 - type: integer 
	Parameter din140_WIDTH bound to: 16 - type: integer 
	Parameter din141_WIDTH bound to: 16 - type: integer 
	Parameter din142_WIDTH bound to: 16 - type: integer 
	Parameter din143_WIDTH bound to: 16 - type: integer 
	Parameter din144_WIDTH bound to: 16 - type: integer 
	Parameter din145_WIDTH bound to: 16 - type: integer 
	Parameter din146_WIDTH bound to: 16 - type: integer 
	Parameter din147_WIDTH bound to: 16 - type: integer 
	Parameter din148_WIDTH bound to: 16 - type: integer 
	Parameter din149_WIDTH bound to: 16 - type: integer 
	Parameter din150_WIDTH bound to: 16 - type: integer 
	Parameter din151_WIDTH bound to: 16 - type: integer 
	Parameter din152_WIDTH bound to: 16 - type: integer 
	Parameter din153_WIDTH bound to: 16 - type: integer 
	Parameter din154_WIDTH bound to: 16 - type: integer 
	Parameter din155_WIDTH bound to: 16 - type: integer 
	Parameter din156_WIDTH bound to: 16 - type: integer 
	Parameter din157_WIDTH bound to: 16 - type: integer 
	Parameter din158_WIDTH bound to: 16 - type: integer 
	Parameter din159_WIDTH bound to: 16 - type: integer 
	Parameter din160_WIDTH bound to: 16 - type: integer 
	Parameter din161_WIDTH bound to: 16 - type: integer 
	Parameter din162_WIDTH bound to: 16 - type: integer 
	Parameter din163_WIDTH bound to: 16 - type: integer 
	Parameter din164_WIDTH bound to: 16 - type: integer 
	Parameter din165_WIDTH bound to: 16 - type: integer 
	Parameter din166_WIDTH bound to: 16 - type: integer 
	Parameter din167_WIDTH bound to: 16 - type: integer 
	Parameter din168_WIDTH bound to: 16 - type: integer 
	Parameter din169_WIDTH bound to: 16 - type: integer 
	Parameter din170_WIDTH bound to: 16 - type: integer 
	Parameter din171_WIDTH bound to: 16 - type: integer 
	Parameter din172_WIDTH bound to: 16 - type: integer 
	Parameter din173_WIDTH bound to: 16 - type: integer 
	Parameter din174_WIDTH bound to: 16 - type: integer 
	Parameter din175_WIDTH bound to: 16 - type: integer 
	Parameter din176_WIDTH bound to: 16 - type: integer 
	Parameter din177_WIDTH bound to: 16 - type: integer 
	Parameter din178_WIDTH bound to: 16 - type: integer 
	Parameter din179_WIDTH bound to: 16 - type: integer 
	Parameter din180_WIDTH bound to: 16 - type: integer 
	Parameter din181_WIDTH bound to: 16 - type: integer 
	Parameter din182_WIDTH bound to: 16 - type: integer 
	Parameter din183_WIDTH bound to: 16 - type: integer 
	Parameter din184_WIDTH bound to: 16 - type: integer 
	Parameter din185_WIDTH bound to: 16 - type: integer 
	Parameter din186_WIDTH bound to: 16 - type: integer 
	Parameter din187_WIDTH bound to: 16 - type: integer 
	Parameter din188_WIDTH bound to: 16 - type: integer 
	Parameter din189_WIDTH bound to: 16 - type: integer 
	Parameter din190_WIDTH bound to: 16 - type: integer 
	Parameter din191_WIDTH bound to: 16 - type: integer 
	Parameter din192_WIDTH bound to: 16 - type: integer 
	Parameter din193_WIDTH bound to: 16 - type: integer 
	Parameter din194_WIDTH bound to: 16 - type: integer 
	Parameter din195_WIDTH bound to: 16 - type: integer 
	Parameter din196_WIDTH bound to: 16 - type: integer 
	Parameter din197_WIDTH bound to: 16 - type: integer 
	Parameter din198_WIDTH bound to: 16 - type: integer 
	Parameter din199_WIDTH bound to: 16 - type: integer 
	Parameter din200_WIDTH bound to: 16 - type: integer 
	Parameter din201_WIDTH bound to: 16 - type: integer 
	Parameter din202_WIDTH bound to: 16 - type: integer 
	Parameter din203_WIDTH bound to: 16 - type: integer 
	Parameter din204_WIDTH bound to: 16 - type: integer 
	Parameter din205_WIDTH bound to: 16 - type: integer 
	Parameter din206_WIDTH bound to: 16 - type: integer 
	Parameter din207_WIDTH bound to: 16 - type: integer 
	Parameter din208_WIDTH bound to: 16 - type: integer 
	Parameter din209_WIDTH bound to: 16 - type: integer 
	Parameter din210_WIDTH bound to: 16 - type: integer 
	Parameter din211_WIDTH bound to: 16 - type: integer 
	Parameter din212_WIDTH bound to: 16 - type: integer 
	Parameter din213_WIDTH bound to: 16 - type: integer 
	Parameter din214_WIDTH bound to: 16 - type: integer 
	Parameter din215_WIDTH bound to: 16 - type: integer 
	Parameter din216_WIDTH bound to: 16 - type: integer 
	Parameter din217_WIDTH bound to: 16 - type: integer 
	Parameter din218_WIDTH bound to: 16 - type: integer 
	Parameter din219_WIDTH bound to: 16 - type: integer 
	Parameter din220_WIDTH bound to: 16 - type: integer 
	Parameter din221_WIDTH bound to: 16 - type: integer 
	Parameter din222_WIDTH bound to: 16 - type: integer 
	Parameter din223_WIDTH bound to: 16 - type: integer 
	Parameter din224_WIDTH bound to: 16 - type: integer 
	Parameter din225_WIDTH bound to: 16 - type: integer 
	Parameter din226_WIDTH bound to: 16 - type: integer 
	Parameter din227_WIDTH bound to: 16 - type: integer 
	Parameter din228_WIDTH bound to: 16 - type: integer 
	Parameter din229_WIDTH bound to: 16 - type: integer 
	Parameter din230_WIDTH bound to: 16 - type: integer 
	Parameter din231_WIDTH bound to: 16 - type: integer 
	Parameter din232_WIDTH bound to: 16 - type: integer 
	Parameter din233_WIDTH bound to: 16 - type: integer 
	Parameter din234_WIDTH bound to: 16 - type: integer 
	Parameter din235_WIDTH bound to: 16 - type: integer 
	Parameter din236_WIDTH bound to: 16 - type: integer 
	Parameter din237_WIDTH bound to: 16 - type: integer 
	Parameter din238_WIDTH bound to: 16 - type: integer 
	Parameter din239_WIDTH bound to: 16 - type: integer 
	Parameter din240_WIDTH bound to: 16 - type: integer 
	Parameter din241_WIDTH bound to: 16 - type: integer 
	Parameter din242_WIDTH bound to: 16 - type: integer 
	Parameter din243_WIDTH bound to: 16 - type: integer 
	Parameter din244_WIDTH bound to: 16 - type: integer 
	Parameter din245_WIDTH bound to: 16 - type: integer 
	Parameter din246_WIDTH bound to: 16 - type: integer 
	Parameter din247_WIDTH bound to: 16 - type: integer 
	Parameter din248_WIDTH bound to: 16 - type: integer 
	Parameter din249_WIDTH bound to: 16 - type: integer 
	Parameter din250_WIDTH bound to: 16 - type: integer 
	Parameter din251_WIDTH bound to: 16 - type: integer 
	Parameter din252_WIDTH bound to: 16 - type: integer 
	Parameter din253_WIDTH bound to: 16 - type: integer 
	Parameter din254_WIDTH bound to: 16 - type: integer 
	Parameter din255_WIDTH bound to: 16 - type: integer 
	Parameter din256_WIDTH bound to: 16 - type: integer 
	Parameter din257_WIDTH bound to: 16 - type: integer 
	Parameter din258_WIDTH bound to: 16 - type: integer 
	Parameter din259_WIDTH bound to: 16 - type: integer 
	Parameter din260_WIDTH bound to: 16 - type: integer 
	Parameter din261_WIDTH bound to: 16 - type: integer 
	Parameter din262_WIDTH bound to: 16 - type: integer 
	Parameter din263_WIDTH bound to: 16 - type: integer 
	Parameter din264_WIDTH bound to: 16 - type: integer 
	Parameter din265_WIDTH bound to: 16 - type: integer 
	Parameter din266_WIDTH bound to: 16 - type: integer 
	Parameter din267_WIDTH bound to: 16 - type: integer 
	Parameter din268_WIDTH bound to: 16 - type: integer 
	Parameter din269_WIDTH bound to: 16 - type: integer 
	Parameter din270_WIDTH bound to: 16 - type: integer 
	Parameter din271_WIDTH bound to: 16 - type: integer 
	Parameter din272_WIDTH bound to: 16 - type: integer 
	Parameter din273_WIDTH bound to: 16 - type: integer 
	Parameter din274_WIDTH bound to: 16 - type: integer 
	Parameter din275_WIDTH bound to: 16 - type: integer 
	Parameter din276_WIDTH bound to: 16 - type: integer 
	Parameter din277_WIDTH bound to: 16 - type: integer 
	Parameter din278_WIDTH bound to: 16 - type: integer 
	Parameter din279_WIDTH bound to: 16 - type: integer 
	Parameter din280_WIDTH bound to: 16 - type: integer 
	Parameter din281_WIDTH bound to: 16 - type: integer 
	Parameter din282_WIDTH bound to: 16 - type: integer 
	Parameter din283_WIDTH bound to: 16 - type: integer 
	Parameter din284_WIDTH bound to: 16 - type: integer 
	Parameter din285_WIDTH bound to: 16 - type: integer 
	Parameter din286_WIDTH bound to: 16 - type: integer 
	Parameter din287_WIDTH bound to: 16 - type: integer 
	Parameter din288_WIDTH bound to: 16 - type: integer 
	Parameter din289_WIDTH bound to: 16 - type: integer 
	Parameter din290_WIDTH bound to: 16 - type: integer 
	Parameter din291_WIDTH bound to: 16 - type: integer 
	Parameter din292_WIDTH bound to: 16 - type: integer 
	Parameter din293_WIDTH bound to: 16 - type: integer 
	Parameter din294_WIDTH bound to: 16 - type: integer 
	Parameter din295_WIDTH bound to: 16 - type: integer 
	Parameter din296_WIDTH bound to: 16 - type: integer 
	Parameter din297_WIDTH bound to: 16 - type: integer 
	Parameter din298_WIDTH bound to: 16 - type: integer 
	Parameter din299_WIDTH bound to: 16 - type: integer 
	Parameter din300_WIDTH bound to: 16 - type: integer 
	Parameter din301_WIDTH bound to: 16 - type: integer 
	Parameter din302_WIDTH bound to: 16 - type: integer 
	Parameter din303_WIDTH bound to: 16 - type: integer 
	Parameter din304_WIDTH bound to: 16 - type: integer 
	Parameter din305_WIDTH bound to: 16 - type: integer 
	Parameter din306_WIDTH bound to: 16 - type: integer 
	Parameter din307_WIDTH bound to: 16 - type: integer 
	Parameter din308_WIDTH bound to: 16 - type: integer 
	Parameter din309_WIDTH bound to: 16 - type: integer 
	Parameter din310_WIDTH bound to: 16 - type: integer 
	Parameter din311_WIDTH bound to: 16 - type: integer 
	Parameter din312_WIDTH bound to: 16 - type: integer 
	Parameter din313_WIDTH bound to: 16 - type: integer 
	Parameter din314_WIDTH bound to: 16 - type: integer 
	Parameter din315_WIDTH bound to: 16 - type: integer 
	Parameter din316_WIDTH bound to: 16 - type: integer 
	Parameter din317_WIDTH bound to: 16 - type: integer 
	Parameter din318_WIDTH bound to: 16 - type: integer 
	Parameter din319_WIDTH bound to: 16 - type: integer 
	Parameter din320_WIDTH bound to: 16 - type: integer 
	Parameter din321_WIDTH bound to: 16 - type: integer 
	Parameter din322_WIDTH bound to: 16 - type: integer 
	Parameter din323_WIDTH bound to: 16 - type: integer 
	Parameter din324_WIDTH bound to: 16 - type: integer 
	Parameter din325_WIDTH bound to: 16 - type: integer 
	Parameter din326_WIDTH bound to: 16 - type: integer 
	Parameter din327_WIDTH bound to: 16 - type: integer 
	Parameter din328_WIDTH bound to: 16 - type: integer 
	Parameter din329_WIDTH bound to: 16 - type: integer 
	Parameter din330_WIDTH bound to: 16 - type: integer 
	Parameter din331_WIDTH bound to: 16 - type: integer 
	Parameter din332_WIDTH bound to: 16 - type: integer 
	Parameter din333_WIDTH bound to: 16 - type: integer 
	Parameter din334_WIDTH bound to: 16 - type: integer 
	Parameter din335_WIDTH bound to: 16 - type: integer 
	Parameter din336_WIDTH bound to: 16 - type: integer 
	Parameter din337_WIDTH bound to: 16 - type: integer 
	Parameter din338_WIDTH bound to: 16 - type: integer 
	Parameter din339_WIDTH bound to: 16 - type: integer 
	Parameter din340_WIDTH bound to: 16 - type: integer 
	Parameter din341_WIDTH bound to: 16 - type: integer 
	Parameter din342_WIDTH bound to: 16 - type: integer 
	Parameter din343_WIDTH bound to: 16 - type: integer 
	Parameter din344_WIDTH bound to: 16 - type: integer 
	Parameter din345_WIDTH bound to: 16 - type: integer 
	Parameter din346_WIDTH bound to: 16 - type: integer 
	Parameter din347_WIDTH bound to: 16 - type: integer 
	Parameter din348_WIDTH bound to: 16 - type: integer 
	Parameter din349_WIDTH bound to: 16 - type: integer 
	Parameter din350_WIDTH bound to: 16 - type: integer 
	Parameter din351_WIDTH bound to: 16 - type: integer 
	Parameter din352_WIDTH bound to: 16 - type: integer 
	Parameter din353_WIDTH bound to: 16 - type: integer 
	Parameter din354_WIDTH bound to: 16 - type: integer 
	Parameter din355_WIDTH bound to: 16 - type: integer 
	Parameter din356_WIDTH bound to: 16 - type: integer 
	Parameter din357_WIDTH bound to: 16 - type: integer 
	Parameter din358_WIDTH bound to: 16 - type: integer 
	Parameter din359_WIDTH bound to: 16 - type: integer 
	Parameter din360_WIDTH bound to: 16 - type: integer 
	Parameter din361_WIDTH bound to: 16 - type: integer 
	Parameter din362_WIDTH bound to: 16 - type: integer 
	Parameter din363_WIDTH bound to: 16 - type: integer 
	Parameter din364_WIDTH bound to: 16 - type: integer 
	Parameter din365_WIDTH bound to: 16 - type: integer 
	Parameter din366_WIDTH bound to: 16 - type: integer 
	Parameter din367_WIDTH bound to: 16 - type: integer 
	Parameter din368_WIDTH bound to: 16 - type: integer 
	Parameter din369_WIDTH bound to: 16 - type: integer 
	Parameter din370_WIDTH bound to: 16 - type: integer 
	Parameter din371_WIDTH bound to: 16 - type: integer 
	Parameter din372_WIDTH bound to: 16 - type: integer 
	Parameter din373_WIDTH bound to: 16 - type: integer 
	Parameter din374_WIDTH bound to: 16 - type: integer 
	Parameter din375_WIDTH bound to: 16 - type: integer 
	Parameter din376_WIDTH bound to: 16 - type: integer 
	Parameter din377_WIDTH bound to: 16 - type: integer 
	Parameter din378_WIDTH bound to: 16 - type: integer 
	Parameter din379_WIDTH bound to: 16 - type: integer 
	Parameter din380_WIDTH bound to: 16 - type: integer 
	Parameter din381_WIDTH bound to: 16 - type: integer 
	Parameter din382_WIDTH bound to: 16 - type: integer 
	Parameter din383_WIDTH bound to: 16 - type: integer 
	Parameter din384_WIDTH bound to: 16 - type: integer 
	Parameter din385_WIDTH bound to: 16 - type: integer 
	Parameter din386_WIDTH bound to: 16 - type: integer 
	Parameter din387_WIDTH bound to: 16 - type: integer 
	Parameter din388_WIDTH bound to: 16 - type: integer 
	Parameter din389_WIDTH bound to: 16 - type: integer 
	Parameter din390_WIDTH bound to: 16 - type: integer 
	Parameter din391_WIDTH bound to: 16 - type: integer 
	Parameter din392_WIDTH bound to: 16 - type: integer 
	Parameter din393_WIDTH bound to: 16 - type: integer 
	Parameter din394_WIDTH bound to: 16 - type: integer 
	Parameter din395_WIDTH bound to: 16 - type: integer 
	Parameter din396_WIDTH bound to: 16 - type: integer 
	Parameter din397_WIDTH bound to: 16 - type: integer 
	Parameter din398_WIDTH bound to: 16 - type: integer 
	Parameter din399_WIDTH bound to: 16 - type: integer 
	Parameter din400_WIDTH bound to: 16 - type: integer 
	Parameter din401_WIDTH bound to: 16 - type: integer 
	Parameter din402_WIDTH bound to: 16 - type: integer 
	Parameter din403_WIDTH bound to: 16 - type: integer 
	Parameter din404_WIDTH bound to: 16 - type: integer 
	Parameter din405_WIDTH bound to: 16 - type: integer 
	Parameter din406_WIDTH bound to: 16 - type: integer 
	Parameter din407_WIDTH bound to: 16 - type: integer 
	Parameter din408_WIDTH bound to: 16 - type: integer 
	Parameter din409_WIDTH bound to: 16 - type: integer 
	Parameter din410_WIDTH bound to: 16 - type: integer 
	Parameter din411_WIDTH bound to: 16 - type: integer 
	Parameter din412_WIDTH bound to: 16 - type: integer 
	Parameter din413_WIDTH bound to: 16 - type: integer 
	Parameter din414_WIDTH bound to: 16 - type: integer 
	Parameter din415_WIDTH bound to: 16 - type: integer 
	Parameter din416_WIDTH bound to: 16 - type: integer 
	Parameter din417_WIDTH bound to: 16 - type: integer 
	Parameter din418_WIDTH bound to: 16 - type: integer 
	Parameter din419_WIDTH bound to: 16 - type: integer 
	Parameter din420_WIDTH bound to: 16 - type: integer 
	Parameter din421_WIDTH bound to: 16 - type: integer 
	Parameter din422_WIDTH bound to: 16 - type: integer 
	Parameter din423_WIDTH bound to: 16 - type: integer 
	Parameter din424_WIDTH bound to: 16 - type: integer 
	Parameter din425_WIDTH bound to: 16 - type: integer 
	Parameter din426_WIDTH bound to: 16 - type: integer 
	Parameter din427_WIDTH bound to: 16 - type: integer 
	Parameter din428_WIDTH bound to: 16 - type: integer 
	Parameter din429_WIDTH bound to: 16 - type: integer 
	Parameter din430_WIDTH bound to: 16 - type: integer 
	Parameter din431_WIDTH bound to: 16 - type: integer 
	Parameter din432_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_4329_16_2_1' (39#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_4329_16_2_1.vhd:888]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_63_16_1_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_63_16_1_1.vhd:10' bound to instance 'mux_63_16_1_1_U204' of component 'myproject_mux_63_16_1_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s.vhd:3284]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_63_16_1_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_63_16_1_1.vhd:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_63_16_1_1' (40#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_63_16_1_1.vhd:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_63_16_1_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_63_16_1_1.vhd:10' bound to instance 'mux_63_16_1_1_U205' of component 'myproject_mux_63_16_1_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s.vhd:3306]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s' (41#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_s.vhd:12' bound to instance 'normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0' of component 'myproject_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1245]
INFO: [Synth 8-638] synthesizing module 'myproject_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_s.vhd:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11ns_26_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_1.vhd:43' bound to instance 'mul_16s_11ns_26_2_1_U212' of component 'myproject_mul_16s_11ns_26_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_s.vhd:188]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_11ns_26_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11ns_26_2_1_Multiplier_2' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_1.vhd:9' bound to instance 'myproject_mul_16s_11ns_26_2_1_Multiplier_2_U' of component 'myproject_mul_16s_11ns_26_2_1_Multiplier_2' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_11ns_26_2_1_Multiplier_2' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_11ns_26_2_1_Multiplier_2' (42#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_11ns_26_2_1' (43#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10ns_25_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_25_2_1.vhd:43' bound to instance 'mul_16s_10ns_25_2_1_U213' of component 'myproject_mul_16s_10ns_25_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_s.vhd:203]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_10ns_25_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_25_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_10ns_25_2_1_Multiplier_3' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_25_2_1.vhd:9' bound to instance 'myproject_mul_16s_10ns_25_2_1_Multiplier_3_U' of component 'myproject_mul_16s_10ns_25_2_1_Multiplier_3' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_25_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_10ns_25_2_1_Multiplier_3' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_25_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_10ns_25_2_1_Multiplier_3' (44#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_25_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_10ns_25_2_1' (45#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_10ns_25_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11ns_26_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_1.vhd:43' bound to instance 'mul_16s_11ns_26_2_1_U214' of component 'myproject_mul_16s_11ns_26_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_s.vhd:218]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11ns_26_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_1.vhd:43' bound to instance 'mul_16s_11ns_26_2_1_U215' of component 'myproject_mul_16s_11ns_26_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_s.vhd:233]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_11ns_26_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_11ns_26_2_1.vhd:43' bound to instance 'mul_16s_11ns_26_2_1_U216' of component 'myproject_mul_16s_11ns_26_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_s.vhd:248]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12ns_26_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_1.vhd:43' bound to instance 'mul_16s_12ns_26_2_1_U217' of component 'myproject_mul_16s_12ns_26_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_s.vhd:263]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_12ns_26_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_12ns_26_2_1_Multiplier_4' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_1.vhd:9' bound to instance 'myproject_mul_16s_12ns_26_2_1_Multiplier_4_U' of component 'myproject_mul_16s_12ns_26_2_1_Multiplier_4' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_12ns_26_2_1_Multiplier_4' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_12ns_26_2_1_Multiplier_4' (46#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_12ns_26_2_1' (47#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_12ns_26_2_1.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'myproject_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_s' (48#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_s.vhd:12' bound to instance 'relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_U0' of component 'myproject_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1264]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_s.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_s' (49#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:12' bound to instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0' of component 'myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1283]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:33]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V.vhd:832' bound to instance 'w19_V_U' of component 'myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1302]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V.vhd:914]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V.vhd:9' bound to instance 'myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U' of component 'myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V.vhd:995]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V.vhd:93]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom' (50#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V' (51#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V.vhd:914]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U225' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1383]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1_Multiplier_5' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:9' bound to instance 'myproject_mul_16ns_6s_22_2_1_Multiplier_5_U' of component 'myproject_mul_16ns_6s_22_2_1_Multiplier_5' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16ns_6s_22_2_1_Multiplier_5' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16ns_6s_22_2_1_Multiplier_5' (52#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16ns_6s_22_2_1' (53#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U226' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1398]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U227' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1413]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U228' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1428]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U229' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1443]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U230' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1458]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U231' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1473]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U232' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1488]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U233' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1503]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U234' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1518]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U235' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1533]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U236' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1548]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U237' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1563]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U238' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1578]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U239' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1593]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16ns_6s_22_2_1' declared at '/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_6s_22_2_1.vhd:43' bound to instance 'mul_16ns_6s_22_2_1_U240' of component 'myproject_mul_16ns_6s_22_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:1608]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_245_16_1_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_245_16_1_1.vhd:69]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_245_16_1_1' (54#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_245_16_1_1.vhd:69]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 16 - type: integer 
	Parameter din129_WIDTH bound to: 16 - type: integer 
	Parameter din130_WIDTH bound to: 16 - type: integer 
	Parameter din131_WIDTH bound to: 16 - type: integer 
	Parameter din132_WIDTH bound to: 16 - type: integer 
	Parameter din133_WIDTH bound to: 16 - type: integer 
	Parameter din134_WIDTH bound to: 16 - type: integer 
	Parameter din135_WIDTH bound to: 16 - type: integer 
	Parameter din136_WIDTH bound to: 16 - type: integer 
	Parameter din137_WIDTH bound to: 16 - type: integer 
	Parameter din138_WIDTH bound to: 16 - type: integer 
	Parameter din139_WIDTH bound to: 16 - type: integer 
	Parameter din140_WIDTH bound to: 16 - type: integer 
	Parameter din141_WIDTH bound to: 16 - type: integer 
	Parameter din142_WIDTH bound to: 16 - type: integer 
	Parameter din143_WIDTH bound to: 16 - type: integer 
	Parameter din144_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_1448_16_1_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_1448_16_1_1.vhd:309]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 16 - type: integer 
	Parameter din129_WIDTH bound to: 16 - type: integer 
	Parameter din130_WIDTH bound to: 16 - type: integer 
	Parameter din131_WIDTH bound to: 16 - type: integer 
	Parameter din132_WIDTH bound to: 16 - type: integer 
	Parameter din133_WIDTH bound to: 16 - type: integer 
	Parameter din134_WIDTH bound to: 16 - type: integer 
	Parameter din135_WIDTH bound to: 16 - type: integer 
	Parameter din136_WIDTH bound to: 16 - type: integer 
	Parameter din137_WIDTH bound to: 16 - type: integer 
	Parameter din138_WIDTH bound to: 16 - type: integer 
	Parameter din139_WIDTH bound to: 16 - type: integer 
	Parameter din140_WIDTH bound to: 16 - type: integer 
	Parameter din141_WIDTH bound to: 16 - type: integer 
	Parameter din142_WIDTH bound to: 16 - type: integer 
	Parameter din143_WIDTH bound to: 16 - type: integer 
	Parameter din144_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_1448_16_1_1' (55#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_1448_16_1_1.vhd:309]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s' (56#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_s.vhd:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_13ns_26_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_13ns_26_2_1_Multiplier_6' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_13ns_26_2_1_Multiplier_6' (57#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_13ns_26_2_1' (58#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_14ns_26_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_14ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_14ns_26_2_1_Multiplier_7' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_14ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_14ns_26_2_1_Multiplier_7' (59#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_14ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_14ns_26_2_1' (60#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_14ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_s' (61#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config22_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config22_s.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config22_s' (62#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config22_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s.vhd:33]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V.vhd:204]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V_rom' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V.vhd:33]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V_rom' (63#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V' (64#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V.vhd:204]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16ns_12s_28_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_12s_28_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16ns_12s_28_2_1_Multiplier_8' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_12s_28_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16ns_12s_28_2_1_Multiplier_8' (65#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_12s_28_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16ns_12s_28_2_1' (66#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16ns_12s_28_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_16_1_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_16_1_1' (67#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_967_16_1_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_967_16_1_1.vhd:213]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_967_16_1_1' (68#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_967_16_1_1.vhd:213]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s' (69#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s.vhd:33]
INFO: [Synth 8-638] synthesizing module 'myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s.vhd:30]
INFO: [Synth 8-638] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s.vhd:29]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table.vhd:302]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table_rom' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table.vhd:33]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table_rom' (70#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table' (71#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table.vhd:302]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_invert_tBew' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_invert_tBew.vhd:194]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_invert_tBew_rom' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_invert_tBew.vhd:24]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_invert_tBew_rom' (72#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_invert_tBew.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_invert_tBew' (73#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_invert_tBew.vhd:194]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_18s_17ns_26_2_1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_18s_17ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_18s_17ns_26_2_1_Multiplier_9' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_18s_17ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_18s_17ns_26_2_1_Multiplier_9' (74#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_18s_17ns_26_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_18s_17ns_26_2_1' (75#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_18s_17ns_26_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s' (76#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s.vhd:29]
	Parameter DataWidth bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_regslice_both__parameterized1' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:25]
	Parameter DataWidth bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_regslice_both__parameterized1' (76#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s' (77#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s.vhd:30]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d3844_A' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d3844_A.vhd:79]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3844 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3844 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d3844_A_ram' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d3844_A.vhd:26]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3844 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d3844_A_ram' (78#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d3844_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d3844_A' (79#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d3844_A.vhd:79]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d961_A' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d961_A.vhd:79]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 961 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 961 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d961_A_ram' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d961_A.vhd:26]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 961 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d961_A_ram' (80#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d961_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d961_A' (81#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d961_A.vhd:79]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d841_A' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d841_A.vhd:79]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 841 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 841 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d841_A_ram' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d841_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 841 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d841_A_ram' (82#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d841_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d841_A' (83#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d841_A.vhd:79]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d196_A' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d196_A.vhd:79]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 196 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 196 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d196_A_ram' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d196_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 196 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d196_A_ram' (84#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d196_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d196_A' (85#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d196_A.vhd:79]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d144_A' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d144_A.vhd:79]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 144 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 144 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d144_A_ram' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d144_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 144 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d144_A_ram' (86#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d144_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d144_A' (87#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d144_A.vhd:79]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d36_A' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d36_A.vhd:79]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w32_d36_A_ram' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d36_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d36_A_ram' (88#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d36_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w32_d36_A' (89#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w32_d36_A.vhd:79]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w96_d1_S' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w96_d1_S.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w96_d1_S_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w96_d1_S.vhd:23]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w96_d1_S_shiftReg' (90#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w96_d1_S.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w96_d1_S' (91#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w96_d1_S.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w384_d1_S' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w384_d1_S.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 384 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 384 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w384_d1_S_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w384_d1_S.vhd:23]
	Parameter DATA_WIDTH bound to: 384 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w384_d1_S_shiftReg' (92#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w384_d1_S.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w384_d1_S' (93#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w384_d1_S.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d1_S' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d1_S.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w64_d1_S_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d1_S.vhd:23]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d1_S_shiftReg' (94#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d1_S.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w64_d1_S' (95#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_fifo_w64_d1_S.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_U0_shiftReg' (96#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_U0' (97#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configCeG' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configCeG.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configCeG_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configCeG.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configCeG_shiftReg' (98#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configCeG.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configCeG' (99#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configCeG.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0_shiftReg' (100#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0' (101#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_U0_shiftReg' (102#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_U0' (103#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_configDeQ' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_configDeQ.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_configDeQ_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_configDeQ.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_configDeQ_shiftReg' (104#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_configDeQ.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_configDeQ' (105#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_configDeQ.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0_shiftReg' (106#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0' (107#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_U0_shiftReg' (108#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_U0' (109#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_U0_shiftReg' (110#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_U0' (111#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_U0_shiftReg' (112#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_U0' (113#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0_shiftReg' (114#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0' (115#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_U0_shiftReg' (116#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_U0' (117#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0_shiftReg' (118#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0' (119#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21Ee0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21Ee0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21Ee0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21Ee0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21Ee0_shiftReg' (120#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21Ee0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21Ee0' (121#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21Ee0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config2Ffa' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config2Ffa.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config2Ffa_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config2Ffa.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config2Ffa_shiftReg' (122#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config2Ffa.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config2Ffa' (123#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config2Ffa.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0_shiftReg' (124#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0' (125#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0_shiftReg' [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0_shiftReg' (126#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0' (127#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'myproject' (128#1) [/mnt/Data/digital_design/AI_NPU_CNN_3/Covid19-CNN/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:29]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2430.973 ; gain = 0.000 ; free physical = 68790 ; free virtual = 87558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2430.973 ; gain = 0.000 ; free physical = 68843 ; free virtual = 87611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2437.000 ; gain = 6.027 ; free physical = 68843 ; free virtual = 87611
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2445.008 ; gain = 14.035 ; free physical = 68685 ; free virtual = 87453
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 24    
	   2 Input   26 Bit       Adders := 29    
	   2 Input   25 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 28    
	   2 Input   20 Bit       Adders := 4     
	   3 Input   19 Bit       Adders := 29    
	   2 Input   19 Bit       Adders := 10    
	   2 Input   18 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 19    
	   3 Input   16 Bit       Adders := 46    
	   2 Input   15 Bit       Adders := 16    
	   2 Input   14 Bit       Adders := 14    
	   2 Input   13 Bit       Adders := 7     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 9     
	   2 Input    9 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 6     
	   4 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 26    
	   3 Input    8 Bit       Adders := 2     
	   4 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 23    
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
+---Registers : 
	              384 Bit    Registers := 3     
	              378 Bit    Registers := 1     
	               96 Bit    Registers := 3     
	               90 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               58 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 53    
	               26 Bit    Registers := 31    
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 1307  
	               15 Bit    Registers := 57    
	               14 Bit    Registers := 16    
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 42    
	                9 Bit    Registers := 21    
	                8 Bit    Registers := 41    
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 54    
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 321   
+---RAMs : 
	             240K Bit	(3844 X 64 bit)          RAMs := 2     
	              60K Bit	(961 X 64 bit)          RAMs := 1     
	              26K Bit	(841 X 32 bit)          RAMs := 2     
	               6K Bit	(196 X 32 bit)          RAMs := 1     
	               4K Bit	(144 X 32 bit)          RAMs := 2     
	               1K Bit	(36 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 39    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 15    
	   2 Input   17 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 981   
	   3 Input   16 Bit        Muxes := 38    
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 9     
	  13 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 33    
	   2 Input    9 Bit        Muxes := 6     
	   3 Input    9 Bit        Muxes := 5     
	  10 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 24    
	   3 Input    7 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 7     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 22    
	   6 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 7     
	   5 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 30    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 287   
	   3 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16ns_12s_28_2_1_U290/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w23_V_load_reg_4427_reg is absorbed into DSP mul_16ns_12s_28_2_1_U290/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16ns_12s_28_2_1_U290/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16ns_12s_28_2_1_U290/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16ns_12s_28_2_1_U290/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16ns_12s_28_2_1_U290/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16ns_12s_28_2_1_U290/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16ns_12s_28_2_1_U290/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: operator mul_16ns_12s_28_2_1_U290/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/tmp_product is absorbed into DSP mul_16ns_12s_28_2_1_U290/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_12s_28_2_1_U289/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w23_V_load_1_reg_4432_reg is absorbed into DSP mul_16ns_12s_28_2_1_U289/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16ns_12s_28_2_1_U289/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16ns_12s_28_2_1_U289/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16ns_12s_28_2_1_U289/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16ns_12s_28_2_1_U289/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16ns_12s_28_2_1_U289/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16ns_12s_28_2_1_U289/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: operator mul_16ns_12s_28_2_1_U289/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/tmp_product is absorbed into DSP mul_16ns_12s_28_2_1_U289/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_12s_28_2_1_U292/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w23_V_load_2_reg_4437_reg is absorbed into DSP mul_16ns_12s_28_2_1_U292/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16ns_12s_28_2_1_U292/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16ns_12s_28_2_1_U292/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16ns_12s_28_2_1_U292/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16ns_12s_28_2_1_U292/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16ns_12s_28_2_1_U292/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16ns_12s_28_2_1_U292/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: operator mul_16ns_12s_28_2_1_U292/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/tmp_product is absorbed into DSP mul_16ns_12s_28_2_1_U292/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_12s_28_2_1_U291/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w23_V_load_3_reg_4442_reg is absorbed into DSP mul_16ns_12s_28_2_1_U291/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16ns_12s_28_2_1_U291/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16ns_12s_28_2_1_U291/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16ns_12s_28_2_1_U291/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16ns_12s_28_2_1_U291/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: register mul_16ns_12s_28_2_1_U291/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg is absorbed into DSP mul_16ns_12s_28_2_1_U291/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: operator mul_16ns_12s_28_2_1_U291/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/tmp_product is absorbed into DSP mul_16ns_12s_28_2_1_U291/myproject_mul_16ns_12s_28_2_1_Multiplier_8_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U247/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_reg_13384_reg is absorbed into DSP mul_16ns_6s_22_2_1_U247/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U247/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U247/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U247/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U247/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U247/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U247/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U247/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U247/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U237/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_1_reg_13389_reg is absorbed into DSP mul_16ns_6s_22_2_1_U237/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U237/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U237/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U237/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U237/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U237/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U237/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U237/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U237/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U226/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_2_reg_13394_reg is absorbed into DSP mul_16ns_6s_22_2_1_U226/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U226/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U226/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U226/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U226/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U226/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U226/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U226/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U226/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U229/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_3_reg_13399_reg is absorbed into DSP mul_16ns_6s_22_2_1_U229/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U229/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U229/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U229/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U229/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U229/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U229/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U229/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U229/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U244/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_4_reg_13404_reg is absorbed into DSP mul_16ns_6s_22_2_1_U244/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U244/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U244/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U244/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U244/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U244/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U244/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U244/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U244/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U232/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_5_reg_13409_reg is absorbed into DSP mul_16ns_6s_22_2_1_U232/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U232/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U232/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U232/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U232/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U232/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U232/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U232/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U232/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U234/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_6_reg_13414_reg is absorbed into DSP mul_16ns_6s_22_2_1_U234/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U234/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U234/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U234/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U234/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U234/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U234/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U234/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U234/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U225/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_7_reg_13419_reg is absorbed into DSP mul_16ns_6s_22_2_1_U225/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U225/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U225/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U225/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U225/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U225/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U225/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U225/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U225/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U238/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_8_reg_13424_reg is absorbed into DSP mul_16ns_6s_22_2_1_U238/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U238/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U238/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U238/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U238/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U238/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U238/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U238/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U238/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U235/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_9_reg_13429_reg is absorbed into DSP mul_16ns_6s_22_2_1_U235/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U235/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U235/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U235/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U235/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U235/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U235/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U235/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U235/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U231/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_10_reg_13434_reg is absorbed into DSP mul_16ns_6s_22_2_1_U231/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U231/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U231/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U231/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U231/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U231/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U231/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U231/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U231/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U242/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_11_reg_13439_reg is absorbed into DSP mul_16ns_6s_22_2_1_U242/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U242/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U242/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U242/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U242/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U242/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U242/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U242/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U242/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U228/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_12_reg_13444_reg is absorbed into DSP mul_16ns_6s_22_2_1_U228/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U228/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U228/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U228/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U228/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U228/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U228/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U228/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U228/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U245/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_13_reg_13449_reg is absorbed into DSP mul_16ns_6s_22_2_1_U245/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U245/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U245/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U245/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U245/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U245/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U245/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U245/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U245/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U236/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_14_reg_13454_reg is absorbed into DSP mul_16ns_6s_22_2_1_U236/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U236/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U236/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U236/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U236/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U236/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U236/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U236/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U236/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U248/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_15_reg_13459_reg is absorbed into DSP mul_16ns_6s_22_2_1_U248/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U248/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U248/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U248/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U248/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U248/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U248/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U248/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U248/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U227/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_16_reg_13464_reg is absorbed into DSP mul_16ns_6s_22_2_1_U227/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U227/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U227/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U227/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U227/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U227/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U227/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U227/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U227/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U233/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_17_reg_13469_reg is absorbed into DSP mul_16ns_6s_22_2_1_U233/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U233/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U233/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U233/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U233/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U233/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U233/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U233/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U233/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U240/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_18_reg_13474_reg is absorbed into DSP mul_16ns_6s_22_2_1_U240/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U240/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U240/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U240/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U240/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U240/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U240/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U240/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U240/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U239/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_19_reg_13479_reg is absorbed into DSP mul_16ns_6s_22_2_1_U239/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U239/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U239/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U239/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U239/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U239/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U239/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U239/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U239/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U246/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_20_reg_13484_reg is absorbed into DSP mul_16ns_6s_22_2_1_U246/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U246/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U246/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U246/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U246/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U246/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U246/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U246/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U246/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U241/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_21_reg_13489_reg is absorbed into DSP mul_16ns_6s_22_2_1_U241/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U241/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U241/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U241/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U241/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U241/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U241/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U241/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U241/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U230/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_22_reg_13494_reg is absorbed into DSP mul_16ns_6s_22_2_1_U230/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U230/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U230/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U230/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U230/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U230/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U230/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U230/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U230/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP mul_16ns_6s_22_2_1_U243/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg, operation Mode is: (A''*B2)'.
DSP Report: register w19_V_load_23_reg_13499_reg is absorbed into DSP mul_16ns_6s_22_2_1_U243/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U243/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U243/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U243/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U243/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: register mul_16ns_6s_22_2_1_U243/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg is absorbed into DSP mul_16ns_6s_22_2_1_U243/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: operator mul_16ns_6s_22_2_1_U243/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_16ns_6s_22_2_1_U243/myproject_mul_16ns_6s_22_2_1_Multiplier_5_U/p_tmp_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_reg_3689_reg, operation Mode is: (A''*(B:0x165a))'.
DSP Report: register layer19_out_U/U_myproject_fifo_w384_d1_S_shiftReg/SRL_SIG_reg[0] is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_reg_3689_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_reg_3449_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_reg_3689_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_reg_3689_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_reg_3689_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U282/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_reg_3689_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U282/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_reg_3689_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_5_reg_3694_reg, operation Mode is: (A''*(B:0xd38))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_5_reg_3694_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_5_reg_3694_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_122_reg_3454_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_5_reg_3694_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_5_reg_3694_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_5_reg_3694_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U259/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_5_reg_3694_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U259/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_5_reg_3694_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_6_reg_3699_reg, operation Mode is: (A''*(B:0x1078))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_6_reg_3699_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_6_reg_3699_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_123_reg_3459_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_6_reg_3699_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_6_reg_3699_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_6_reg_3699_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U281/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_6_reg_3699_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U281/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_6_reg_3699_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_7_reg_3704_reg, operation Mode is: (A''*(B:0x106f))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_7_reg_3704_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_7_reg_3704_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_124_reg_3464_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_7_reg_3704_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_7_reg_3704_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_7_reg_3704_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U262/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_7_reg_3704_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U262/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_7_reg_3704_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_8_reg_3709_reg, operation Mode is: (A''*(B:0xf93))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_8_reg_3709_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_8_reg_3709_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_125_reg_3469_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_8_reg_3709_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_8_reg_3709_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_8_reg_3709_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U270/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_8_reg_3709_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U270/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_8_reg_3709_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_9_reg_3714_reg, operation Mode is: (A''*(B:0x1f46))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_9_reg_3714_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_9_reg_3714_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_126_reg_3474_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_9_reg_3714_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_9_reg_3714_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_9_reg_3714_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U266/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_9_reg_3714_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U266/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_9_reg_3714_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_10_reg_3719_reg, operation Mode is: (A''*(B:0x100f))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_10_reg_3719_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_10_reg_3719_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_127_reg_3479_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_10_reg_3719_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_10_reg_3719_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_10_reg_3719_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U273/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_10_reg_3719_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U273/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_10_reg_3719_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_11_reg_3724_reg, operation Mode is: (A''*(B:0x1909))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_11_reg_3724_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_11_reg_3724_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_128_reg_3484_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_11_reg_3724_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_11_reg_3724_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_11_reg_3724_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U275/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_11_reg_3724_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U275/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_11_reg_3724_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_12_reg_3729_reg, operation Mode is: (A''*(B:0xe16))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_12_reg_3729_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_12_reg_3729_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_129_reg_3489_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_12_reg_3729_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_12_reg_3729_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_12_reg_3729_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U265/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_12_reg_3729_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U265/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_12_reg_3729_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_13_reg_3734_reg, operation Mode is: (A''*(B:0xd3f))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_13_reg_3734_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_13_reg_3734_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_130_reg_3494_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_13_reg_3734_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_13_reg_3734_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_13_reg_3734_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U272/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_13_reg_3734_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U272/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_13_reg_3734_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_14_reg_3739_reg, operation Mode is: (A''*(B:0xe38))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_14_reg_3739_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_14_reg_3739_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_131_reg_3499_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_14_reg_3739_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_14_reg_3739_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_14_reg_3739_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U279/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_14_reg_3739_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U279/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_14_reg_3739_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_15_reg_3744_reg, operation Mode is: (A''*(B:0x125a))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_15_reg_3744_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_15_reg_3744_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_132_reg_3504_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_15_reg_3744_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_15_reg_3744_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_15_reg_3744_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U261/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_15_reg_3744_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U261/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_15_reg_3744_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_16_reg_3749_reg, operation Mode is: (A''*(B:0xfef))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_16_reg_3749_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_16_reg_3749_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_133_reg_3509_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_16_reg_3749_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_16_reg_3749_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_16_reg_3749_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U269/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_16_reg_3749_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U269/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_16_reg_3749_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_17_reg_3754_reg, operation Mode is: (A''*(B:0xfce))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_17_reg_3754_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_17_reg_3754_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_134_reg_3514_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_17_reg_3754_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_17_reg_3754_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_17_reg_3754_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U280/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_17_reg_3754_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U280/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_17_reg_3754_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_18_reg_3759_reg, operation Mode is: (A''*(B:0xeff))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_18_reg_3759_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_18_reg_3759_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_135_reg_3519_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_18_reg_3759_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_18_reg_3759_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_18_reg_3759_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U274/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_18_reg_3759_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U274/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_18_reg_3759_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_19_reg_3764_reg, operation Mode is: (A''*(B:0xac1))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_19_reg_3764_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_19_reg_3764_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_136_reg_3524_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_19_reg_3764_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_19_reg_3764_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_19_reg_3764_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U267/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_19_reg_3764_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U267/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_19_reg_3764_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_20_reg_3769_reg, operation Mode is: (A''*(B:0xa65))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_20_reg_3769_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_20_reg_3769_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_137_reg_3529_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_20_reg_3769_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_20_reg_3769_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_20_reg_3769_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U260/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_20_reg_3769_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U260/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_20_reg_3769_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_21_reg_3774_reg, operation Mode is: (A''*(B:0x13ab))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_21_reg_3774_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_21_reg_3774_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_138_reg_3534_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_21_reg_3774_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_21_reg_3774_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_21_reg_3774_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U276/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_21_reg_3774_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U276/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_21_reg_3774_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_22_reg_3779_reg, operation Mode is: (A''*(B:0xea9))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_22_reg_3779_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_22_reg_3779_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_139_reg_3539_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_22_reg_3779_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_22_reg_3779_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_22_reg_3779_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U277/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_22_reg_3779_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U277/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_22_reg_3779_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_23_reg_3784_reg, operation Mode is: (A''*(B:0x1344))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_23_reg_3784_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_23_reg_3784_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_140_reg_3544_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_23_reg_3784_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_23_reg_3784_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_23_reg_3784_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U271/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_23_reg_3784_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U271/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_23_reg_3784_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_24_reg_3789_reg, operation Mode is: (A''*(B:0xf58))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_24_reg_3789_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_24_reg_3789_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_141_reg_3549_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_24_reg_3789_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_24_reg_3789_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_24_reg_3789_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U268/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_24_reg_3789_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U268/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_24_reg_3789_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_25_reg_3794_reg, operation Mode is: (A''*(B:0x1427))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_25_reg_3794_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_25_reg_3794_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_142_reg_3554_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_25_reg_3794_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_25_reg_3794_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_25_reg_3794_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U263/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_25_reg_3794_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_14ns_26_2_1_U263/myproject_mul_16s_14ns_26_2_1_Multiplier_7_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_25_reg_3794_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_26_reg_3799_reg, operation Mode is: (A''*(B:0xf8d))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_26_reg_3799_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_26_reg_3799_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_143_reg_3559_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_26_reg_3799_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_26_reg_3799_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_26_reg_3799_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U264/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_26_reg_3799_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U264/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_26_reg_3799_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_27_reg_3804_reg, operation Mode is: (A''*(B:0xb18))'.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_27_reg_3804_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_27_reg_3804_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/tmp_144_reg_3564_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_27_reg_3804_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_27_reg_3804_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_27_reg_3804_reg.
DSP Report: register normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U278/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_27_reg_3804_reg.
DSP Report: operator normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_16s_13ns_26_2_1_U278/myproject_mul_16s_13ns_26_2_1_Multiplier_6_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/mul_ln1192_27_reg_3804_reg.
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_6_reg_13295_reg[7]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_6_reg_13295_reg[4]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_6_reg_13295_reg[6]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_6_reg_13295_reg[3]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_6_reg_13295_reg[5]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_reg[7]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_reg[4]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_reg[6]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_reg[3]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_reg[5]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_reg[7]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_reg[4]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_reg[6]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_reg[3]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_reg[5]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_reg[7]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_reg[4]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_reg[6]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_reg[3]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_reg[5]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_reg[7]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_reg[4]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_reg[6]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_reg[3]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_reg[5]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_reg[7]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_reg[4]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_reg[6]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_reg[3]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_reg[5]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_reg[7]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/sub_ln41_reg_13208_pp0_iter1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_reg[4]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/sub_ln41_reg_13208_pp0_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_reg[6]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/sub_ln41_reg_13208_pp0_iter1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_reg[3]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/sub_ln41_reg_13208_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_reg[5]' (FDE) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/sub_ln41_reg_13208_pp0_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_6_reg_13295_pp0_iter2_reg_reg[7]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_6_reg_13295_pp0_iter2_reg_reg[4]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_6_reg_13295_pp0_iter2_reg_reg[6]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_6_reg_13295_pp0_iter2_reg_reg[3]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_6_reg_13295_pp0_iter2_reg_reg[5]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_pp0_iter2_reg_reg[7]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_pp0_iter2_reg_reg[4]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_pp0_iter2_reg_reg[6]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_pp0_iter2_reg_reg[3]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_pp0_iter2_reg_reg[5]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_pp0_iter2_reg_reg[7]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_pp0_iter2_reg_reg[4]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_pp0_iter2_reg_reg[6]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_pp0_iter2_reg_reg[3]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_pp0_iter2_reg_reg[5]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_pp0_iter2_reg_reg[7]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_pp0_iter2_reg_reg[4]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_pp0_iter2_reg_reg[6]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_pp0_iter2_reg_reg[3]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_pp0_iter2_reg_reg[5]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_pp0_iter2_reg_reg[7]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_pp0_iter2_reg_reg[4]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_pp0_iter2_reg_reg[6]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_pp0_iter2_reg_reg[3]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_pp0_iter2_reg_reg[5]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_pp0_iter2_reg_reg[7]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_pp0_iter2_reg_reg[4]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_pp0_iter2_reg_reg[6]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_pp0_iter2_reg_reg[3]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_pp0_iter2_reg_reg[5]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[7]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/sub_ln41_reg_13208_pp0_iter2_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[4]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/sub_ln41_reg_13208_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[6]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/sub_ln41_reg_13208_pp0_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[3]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/sub_ln41_reg_13208_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter2_reg_reg[5]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/sub_ln41_reg_13208_pp0_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_6_reg_13295_pp0_iter3_reg_reg[7]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_6_reg_13295_pp0_iter3_reg_reg[4]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_6_reg_13295_pp0_iter3_reg_reg[6]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_6_reg_13295_pp0_iter3_reg_reg[3]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_6_reg_13295_pp0_iter3_reg_reg[5]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_pp0_iter3_reg_reg[7]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_pp0_iter3_reg_reg[4]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_pp0_iter3_reg_reg[6]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_pp0_iter3_reg_reg[3]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_5_reg_13286_pp0_iter3_reg_reg[5]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_pp0_iter3_reg_reg[7]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_pp0_iter3_reg_reg[4]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_pp0_iter3_reg_reg[6]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_pp0_iter3_reg_reg[3]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_4_reg_13277_pp0_iter3_reg_reg[5]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_pp0_iter3_reg_reg[7]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_pp0_iter3_reg_reg[4]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_pp0_iter3_reg_reg[6]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_pp0_iter3_reg_reg[3]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_3_reg_13268_pp0_iter3_reg_reg[5]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_pp0_iter3_reg_reg[7]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_pp0_iter3_reg_reg[4]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_pp0_iter3_reg_reg[6]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_pp0_iter3_reg_reg[3]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_2_reg_13259_pp0_iter3_reg_reg[5]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_pp0_iter3_reg_reg[7]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_pp0_iter3_reg_reg[4]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_pp0_iter3_reg_reg[6]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_pp0_iter3_reg_reg[3]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_1_reg_13250_pp0_iter3_reg_reg[5]' (FD) to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/or_ln41_reg_13241_pp0_iter3_reg_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/\acc_V_3_4_fu_634_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/\acc_V_3_2_fu_630_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/\acc_V_3_1_fu_626_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/\acc_V_3_fu_622_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config22_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/\acc_V_3_load_reg_4504_reg[3] )
DSP Report: Generating DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_reg_529_reg, operation Mode is: (A''*(B:0x379))'.
DSP Report: register layer15_out_U/U_myproject_fifo_w96_d1_S_shiftReg/SRL_SIG_reg[0] is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_reg_529_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/a_V_reg_469_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_reg_529_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_reg_529_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_reg_529_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_16s_11ns_26_2_1_U215/myproject_mul_16s_11ns_26_2_1_Multiplier_2_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_reg_529_reg.
DSP Report: operator normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_16s_11ns_26_2_1_U215/myproject_mul_16s_11ns_26_2_1_Multiplier_2_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_reg_529_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_1_reg_534_reg, operation Mode is: (A''*(B:0x3b5))'.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_1_reg_534_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_1_reg_534_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/a_V_1_reg_474_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_1_reg_534_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_1_reg_534_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_1_reg_534_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_16s_11ns_26_2_1_U216/myproject_mul_16s_11ns_26_2_1_Multiplier_2_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_1_reg_534_reg.
DSP Report: operator normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_16s_11ns_26_2_1_U216/myproject_mul_16s_11ns_26_2_1_Multiplier_2_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_1_reg_534_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1115_reg_539_reg, operation Mode is: (A''*(B:0x1b1))'.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1115_reg_539_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1115_reg_539_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/a_V_2_reg_479_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1115_reg_539_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1115_reg_539_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1115_reg_539_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_16s_10ns_25_2_1_U213/myproject_mul_16s_10ns_25_2_1_Multiplier_3_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1115_reg_539_reg.
DSP Report: operator normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_16s_10ns_25_2_1_U213/myproject_mul_16s_10ns_25_2_1_Multiplier_3_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1115_reg_539_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_2_reg_544_reg, operation Mode is: (A''*(B:0x37a))'.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_2_reg_544_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_2_reg_544_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/a_V_3_reg_484_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_2_reg_544_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_2_reg_544_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_2_reg_544_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_16s_11ns_26_2_1_U212/myproject_mul_16s_11ns_26_2_1_Multiplier_2_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_2_reg_544_reg.
DSP Report: operator normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_16s_11ns_26_2_1_U212/myproject_mul_16s_11ns_26_2_1_Multiplier_2_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_2_reg_544_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_3_reg_549_reg, operation Mode is: (A''*(B:0x462))'.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_3_reg_549_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_3_reg_549_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/a_V_4_reg_489_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_3_reg_549_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_3_reg_549_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_3_reg_549_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_16s_12ns_26_2_1_U217/myproject_mul_16s_12ns_26_2_1_Multiplier_4_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_3_reg_549_reg.
DSP Report: operator normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_16s_12ns_26_2_1_U217/myproject_mul_16s_12ns_26_2_1_Multiplier_4_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_3_reg_549_reg.
DSP Report: Generating DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_4_reg_554_reg, operation Mode is: (A''*(B:0x363))'.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_4_reg_554_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_4_reg_554_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/a_V_5_reg_494_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_4_reg_554_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_4_reg_554_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_4_reg_554_reg.
DSP Report: register normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_16s_11ns_26_2_1_U214/myproject_mul_16s_11ns_26_2_1_Multiplier_2_U/p_tmp_reg is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_4_reg_554_reg.
DSP Report: operator normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_16s_11ns_26_2_1_U214/myproject_mul_16s_11ns_26_2_1_Multiplier_2_U/tmp_product is absorbed into DSP normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/mul_ln1192_4_reg_554_reg.
RAM Pipeline Warning: Read Address Register Found For RAM layer13_out_U/U_myproject_fifo_w32_d36_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM layer13_out_U/U_myproject_fifo_w32_d36_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5366] Implemented circuitry to prevent address collision for block RAM "myproject__GB1/layer13_out_U/U_myproject_fifo_w32_d36_A_ram/mem_reg" 
RAM Pipeline Warning: Read Address Register Found For RAM layer13_out_U/U_myproject_fifo_w32_d36_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_U0/ap_done_reg_reg)
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U306/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U306/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U306/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/inv_exp_sum_V_reg_932_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U306/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U306/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U306/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U306/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U306/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U308/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U308/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U308/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/inv_exp_sum_V_reg_932_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U308/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U308/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U308/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U308/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U308/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U305/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U305/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U305/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/inv_exp_sum_V_reg_932_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U305/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U305/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U305/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U305/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U305/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U307/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U307/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U307/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/inv_exp_sum_V_reg_932_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U307/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U307/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U307/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U307/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/mul_18s_17ns_26_2_1_U307/myproject_mul_18s_17ns_26_2_1_Multiplier_9_U/p_tmp_reg.
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d841_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d841_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5366] Implemented circuitry to prevent address collision for block RAM "layer8_out_U/U_myproject_fifo_w32_d841_A_ram/mem_reg" 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U_myproject_fifo_w32_d841_A_ram/mem_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d196_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d196_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5366] Implemented circuitry to prevent address collision for block RAM "layer9_out_U/U_myproject_fifo_w32_d196_A_ram/mem_reg" 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d144_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d144_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5366] Implemented circuitry to prevent address collision for block RAM "layer10_out_U/U_myproject_fifo_w32_d144_A_ram/mem_reg" 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d144_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d144_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5366] Implemented circuitry to prevent address collision for block RAM "layer12_out_U/U_myproject_fifo_w32_d144_A_ram/mem_reg" 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d841_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d196_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d144_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_myproject_fifo_w32_d144_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer9_out_U/i_4_0/i_4_32)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config10_s_fu_111/call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_fu_139/ap_CS_fsm_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (i_4_32) is unused and will be removed from module myproject_fifo_w32_d196_A.
DSP Report: Generating DSP mul_16s_5ns_20_2_0_U32/myproject_mul_16s_5ns_20_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register kernel_data_V_6_13_int_reg_reg is absorbed into DSP mul_16s_5ns_20_2_0_U32/myproject_mul_16s_5ns_20_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_5ns_20_2_0_U32/myproject_mul_16s_5ns_20_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_5ns_20_2_0_U32/myproject_mul_16s_5ns_20_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_5ns_20_2_0_U32/myproject_mul_16s_5ns_20_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_5ns_20_2_0_U32/myproject_mul_16s_5ns_20_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: Generating DSP mul_16s_5ns_20_2_0_U33/myproject_mul_16s_5ns_20_2_0_Multiplier_0_U/p_tmp_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register kernel_data_V_6_19_int_reg_reg is absorbed into DSP mul_16s_5ns_20_2_0_U33/myproject_mul_16s_5ns_20_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: register mul_16s_5ns_20_2_0_U33/myproject_mul_16s_5ns_20_2_0_Multiplier_0_U/p_tmp_reg is absorbed into DSP mul_16s_5ns_20_2_0_U33/myproject_mul_16s_5ns_20_2_0_Multiplier_0_U/p_tmp_reg.
DSP Report: operator mul_16s_5ns_20_2_0_U33/myproject_mul_16s_5ns_20_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_16s_5ns_20_2_0_U33/myproject_mul_16s_5ns_20_2_0_Multiplier_0_U/p_tmp_reg.
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s is either unconnected or has no load
RAM Pipeline Warning: Read Address Register Found For RAM layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5366] Implemented circuitry to prevent address collision for block RAM "myproject__GB3/layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg" 
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5366] Implemented circuitry to prevent address collision for block RAM "myproject__GB3/layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg" 
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_141/call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195/ap_CS_fsm_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/ap_done_reg_reg )
INFO: [Synth 8-5544] ROM "conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s is either unconnected or has no load
RAM Pipeline Warning: Read Address Register Found For RAM layer5_out_U/U_myproject_fifo_w64_d961_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM layer5_out_U/U_myproject_fifo_w64_d961_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5366] Implemented circuitry to prevent address collision for block RAM "myproject__GB4/layer5_out_U/U_myproject_fifo_w64_d961_A_ram/mem_reg" 
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM layer5_out_U/U_myproject_fifo_w64_d961_A_ram/mem_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM layer6_out_U/U_myproject_fifo_w32_d841_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM layer6_out_U/U_myproject_fifo_w32_d841_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5366] Implemented circuitry to prevent address collision for block RAM "myproject__GB4/layer6_out_U/U_myproject_fifo_w32_d841_A_ram/mem_reg" 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM layer6_out_U/U_myproject_fifo_w32_d841_A_ram/mem_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM layer5_out_U/U_myproject_fifo_w64_d961_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM layer6_out_U/U_myproject_fifo_w32_d841_A_ram/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config6_s_fu_161/call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_229/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0/ap_done_reg_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 2472.941 ; gain = 41.969 ; free physical = 64264 ; free virtual = 83075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|myproject__GB1 | layer13_out_U/U_myproject_fifo_w32_d36_A_ram/mem_reg  | 36 x 32(READ_FIRST)    | W |   | 36 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer8_out_U   | U_myproject_fifo_w32_d841_A_ram/mem_reg               | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|layer9_out_U   | U_myproject_fifo_w32_d196_A_ram/mem_reg               | 196 x 32(READ_FIRST)   | W |   | 196 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer10_out_U  | U_myproject_fifo_w32_d144_A_ram/mem_reg               | 144 x 32(READ_FIRST)   | W |   | 144 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_U  | U_myproject_fifo_w32_d144_A_ram/mem_reg               | 144 x 32(READ_FIRST)   | W |   | 144 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject__GB3 | layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg | 3 K x 64(READ_FIRST)   | W |   | 3 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
|myproject__GB3 | layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg | 3 K x 64(READ_FIRST)   | W |   | 3 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
|myproject__GB4 | layer5_out_U/U_myproject_fifo_w64_d961_A_ram/mem_reg  | 0 K x 64(READ_FIRST)   | W |   | 0 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|myproject__GB4 | layer6_out_U/U_myproject_fifo_w32_d841_A_ram/mem_reg  | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                    | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s    | (A''*B2)'         | 17     | 12     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s    | (A''*B2)'         | 17     | 12     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s    | (A''*B2)'         | 17     | 12     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s    | (A''*B2)'         | 17     | 12     | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s    | (A''*B2)'         | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myproject__GB0                                                                 | (A''*(B:0x165a))' | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0xd38))'  | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0x1078))' | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0x106f))' | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0xf93))'  | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0x1f46))' | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0x100f))' | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0x1909))' | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0xe16))'  | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0xd3f))'  | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0xe38))'  | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0x125a))' | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0xfef))'  | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0xfce))'  | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0xeff))'  | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0xac1))'  | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0xa65))'  | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0x13ab))' | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0xea9))'  | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0x1344))' | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0xf58))'  | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0x1427))' | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0xf8d))'  | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB0                                                                 | (A''*(B:0xb18))'  | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB1                                                                 | (A''*(B:0x379))'  | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB1                                                                 | (A''*(B:0x3b5))'  | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB1                                                                 | (A''*(B:0x1b1))'  | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB1                                                                 | (A''*(B:0x37a))'  | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB1                                                                 | (A''*(B:0x462))'  | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GB1                                                                 | (A''*(B:0x363))'  | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s        | (A2*B2)'          | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s        | (A2*B2)'          | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s        | (A2*B2)'          | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s        | (A2*B2)'          | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s | (A2*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+-------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 2487.863 ; gain = 56.891 ; free physical = 64318 ; free virtual = 83163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|myproject__GB1 | layer13_out_U/U_myproject_fifo_w32_d36_A_ram/mem_reg  | 36 x 32(READ_FIRST)    | W |   | 36 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer8_out_U   | U_myproject_fifo_w32_d841_A_ram/mem_reg               | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|layer9_out_U   | U_myproject_fifo_w32_d196_A_ram/mem_reg               | 196 x 32(READ_FIRST)   | W |   | 196 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer10_out_U  | U_myproject_fifo_w32_d144_A_ram/mem_reg               | 144 x 32(READ_FIRST)   | W |   | 144 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer12_out_U  | U_myproject_fifo_w32_d144_A_ram/mem_reg               | 144 x 32(READ_FIRST)   | W |   | 144 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject__GB3 | layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg | 3 K x 64(READ_FIRST)   | W |   | 3 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
|myproject__GB3 | layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg | 3 K x 64(READ_FIRST)   | W |   | 3 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
|myproject__GB4 | layer5_out_U/U_myproject_fifo_w64_d961_A_ram/mem_reg  | 0 K x 64(READ_FIRST)   | W |   | 0 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|myproject__GB4 | layer6_out_U/U_myproject_fifo_w32_d841_A_ram/mem_reg  | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_4_4/layer5_out_U/U_myproject_fifo_w64_d961_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_4/layer5_out_U/U_myproject_fifo_w64_d961_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_4/layer6_out_U/U_myproject_fifo_w32_d841_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/acc_V_3_4_load_reg_4519_reg[15] )
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/w23_V_U/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/w23_V_U/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/w23_V_U/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/w23_V_U/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q23_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q23_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q21_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q21_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q19_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q19_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q17_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q17_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/layer13_out_U/U_myproject_fifo_w32_d36_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_2/layer8_out_U/U_myproject_fifo_w32_d841_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_2/layer9_out_U/U_myproject_fifo_w32_d196_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_2/layer10_out_U/U_myproject_fifo_w32_d144_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_2/layer12_out_U/U_myproject_fifo_w32_d144_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_2/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_2/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_2/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_2/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4_2/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/invert_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_invert_tBew_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/layer2_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2507.789 ; gain = 76.816 ; free physical = 64346 ; free virtual = 83198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/w23_V_U/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/w23_V_U/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/w23_V_U/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/w23_V_U/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q23_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q23_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q21_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q21_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q19_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q19_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q17_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q17_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0/w19_V_U/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer13_out_U/U_myproject_fifo_w32_d36_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer8_out_U/U_myproject_fifo_w32_d841_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer9_out_U/U_myproject_fifo_w32_d196_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer10_out_U/U_myproject_fifo_w32_d144_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer12_out_U/U_myproject_fifo_w32_d144_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/exp_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24/invert_table_U/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_invert_tBew_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_myproject_fifo_w64_d3844_A_ram/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 2521.789 ; gain = 90.816 ; free physical = 64528 ; free virtual = 83414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 2521.789 ; gain = 90.816 ; free physical = 64510 ; free virtual = 83396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 2521.789 ; gain = 90.816 ; free physical = 64556 ; free virtual = 83438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 2521.789 ; gain = 90.816 ; free physical = 64568 ; free virtual = 83450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 2521.789 ; gain = 90.816 ; free physical = 64569 ; free virtual = 83454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 2521.789 ; gain = 90.816 ; free physical = 64569 ; free virtual = 83454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config10_s_fu_111/kernel_data_V_5_13_reg[2] | 3      | 3     | NO           | NO                 | NO                | 3      | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config10_s_fu_111/kernel_data_V_5_12_reg[2] | 3      | 3     | NO           | NO                 | NO                | 3      | 0       | 
|myproject   | conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config6_s_fu_161/kernel_data_V_7_25_reg[2]   | 3      | 3     | NO           | NO                 | NO                | 3      | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[63] | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[61] | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__2     | ShiftRegMem_reg[30] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__3     | ShiftRegMem_reg[28] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__4     | ShiftRegMem_reg[13] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__5     | ShiftRegMem_reg[11] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  1730|
|3     |DSP48E1  |    64|
|4     |LUT1     |   920|
|5     |LUT2     |  3979|
|6     |LUT3     |  2249|
|7     |LUT4     |  2979|
|8     |LUT5     |  1022|
|9     |LUT6     |  4980|
|10    |MUXF7    |  1653|
|11    |MUXF8    |   236|
|12    |RAMB18E1 |    26|
|13    |RAMB36E1 |    18|
|14    |SRL16E   |   105|
|15    |SRLC32E  |   480|
|16    |FDRE     | 24092|
|17    |FDSE     |   542|
|18    |IBUF     |    53|
|19    |OBUF     |    69|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------+
|      |Instance                                                                                                    |Module                                                                                             |Cells |
+------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------+
|1     |top                                                                                                         |                                                                                                   | 45198|
|2     |  conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0                                     |myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_s                     |  2371|
|3     |    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config10_s_fu_111                       |myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config10_s                   |  2311|
|4     |      call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_fu_139                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s                                |   191|
|5     |        line_buffer_Array_5_0_0_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy         |    32|
|6     |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_core__1 |    32|
|7     |        line_buffer_Array_5_0_1_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_101     |    32|
|8     |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_core__3 |    32|
|9     |        line_buffer_Array_5_1_0_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_102     |    32|
|10    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_core__2 |    32|
|11    |        line_buffer_Array_5_1_1_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_103     |    36|
|12    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config10_s_line_buffer_Array_5vdy_core    |    32|
|13    |      grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_107                      |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s                    |  1356|
|14    |  conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0                                      |myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s                      |  6376|
|15    |    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_141                        |myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s                    |  6136|
|16    |      call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_195                            |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s                                 |   290|
|17    |        line_buffer_Array_6_0_0_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb         |    48|
|18    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core__1 |    48|
|19    |        line_buffer_Array_6_0_1_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_96      |    48|
|20    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core__3 |    48|
|21    |        line_buffer_Array_6_0_2_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_97      |    50|
|22    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core__5 |    48|
|23    |        line_buffer_Array_6_1_0_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_98      |    48|
|24    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core__2 |    48|
|25    |        line_buffer_Array_6_1_1_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_99      |    48|
|26    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core__4 |    48|
|27    |        line_buffer_Array_6_1_2_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_100     |    48|
|28    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_6_bkb_core    |    48|
|29    |      grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_137                       |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s                     |  4814|
|30    |        mul_16s_5ns_20_2_0_U32                                                                              |myproject_mul_16s_5ns_20_2_0                                                                       |     1|
|31    |          myproject_mul_16s_5ns_20_2_0_Multiplier_0_U                                                       |myproject_mul_16s_5ns_20_2_0_Multiplier_0_95                                                       |     1|
|32    |        mul_16s_5ns_20_2_0_U33                                                                              |myproject_mul_16s_5ns_20_2_0_94                                                                    |    23|
|33    |          myproject_mul_16s_5ns_20_2_0_Multiplier_0_U                                                       |myproject_mul_16s_5ns_20_2_0_Multiplier_0                                                          |    23|
|34    |    regslice_both_input_2_V_U                                                                               |myproject_regslice_both                                                                            |   158|
|35    |  conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0                                      |myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_s                      |  4466|
|36    |    grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config6_s_fu_161                        |myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config6_s                    |  4389|
|37    |      call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_229                            |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s                                 |   319|
|38    |        line_buffer_Array_7_0_0_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW         |    32|
|39    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core__1 |    32|
|40    |        line_buffer_Array_7_0_1_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_87      |    32|
|41    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core__3 |    32|
|42    |        line_buffer_Array_7_0_2_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_88      |    32|
|43    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core__5 |    32|
|44    |        line_buffer_Array_7_0_3_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_89      |    34|
|45    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core__7 |    32|
|46    |        line_buffer_Array_7_1_0_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_90      |    32|
|47    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core__2 |    32|
|48    |        line_buffer_Array_7_1_1_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_91      |    32|
|49    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core__4 |    32|
|50    |        line_buffer_Array_7_1_2_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_92      |    32|
|51    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core__6 |    32|
|52    |        line_buffer_Array_7_1_3_U                                                                           |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_93      |    32|
|53    |          myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core_U |myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_7_lbW_core    |    32|
|54    |      grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_163                       |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s                     |  3024|
|55    |        mul_16s_5s_20_2_0_U110                                                                              |myproject_mul_16s_5s_20_2_0_85                                                                     |    71|
|56    |          myproject_mul_16s_5s_20_2_0_Multiplier_1_U                                                        |myproject_mul_16s_5s_20_2_0_Multiplier_1_86                                                        |    71|
|57    |  dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_U0                                          |myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s                          | 13610|
|58    |    mul_16s_5s_20_2_0_U196                                                                                  |myproject_mul_16s_5s_20_2_0                                                                        |    31|
|59    |      myproject_mul_16s_5s_20_2_0_Multiplier_1_U                                                            |myproject_mul_16s_5s_20_2_0_Multiplier_1_84                                                        |    31|
|60    |    mul_16s_5s_20_2_0_U197                                                                                  |myproject_mul_16s_5s_20_2_0_75                                                                     |    31|
|61    |      myproject_mul_16s_5s_20_2_0_Multiplier_1_U                                                            |myproject_mul_16s_5s_20_2_0_Multiplier_1_83                                                        |    31|
|62    |    mul_16s_5s_20_2_0_U198                                                                                  |myproject_mul_16s_5s_20_2_0_76                                                                     |    31|
|63    |      myproject_mul_16s_5s_20_2_0_Multiplier_1_U                                                            |myproject_mul_16s_5s_20_2_0_Multiplier_1_82                                                        |    31|
|64    |    mul_16s_5s_20_2_0_U199                                                                                  |myproject_mul_16s_5s_20_2_0_77                                                                     |    31|
|65    |      myproject_mul_16s_5s_20_2_0_Multiplier_1_U                                                            |myproject_mul_16s_5s_20_2_0_Multiplier_1_81                                                        |    31|
|66    |    mul_16s_5s_20_2_0_U200                                                                                  |myproject_mul_16s_5s_20_2_0_78                                                                     |    31|
|67    |      myproject_mul_16s_5s_20_2_0_Multiplier_1_U                                                            |myproject_mul_16s_5s_20_2_0_Multiplier_1_80                                                        |    31|
|68    |    mul_16s_5s_20_2_0_U201                                                                                  |myproject_mul_16s_5s_20_2_0_79                                                                     |    31|
|69    |      myproject_mul_16s_5s_20_2_0_Multiplier_1_U                                                            |myproject_mul_16s_5s_20_2_0_Multiplier_1                                                           |    31|
|70    |    mux_4329_16_2_1_U203                                                                                    |myproject_mux_4329_16_2_1                                                                          |  3125|
|71    |    w15_V_U                                                                                                 |myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V                    |   490|
|72    |      myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V_rom_U                 |myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_s_w15_V_rom                |   490|
|73    |  dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0                                        |myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s                        |  2578|
|74    |    mul_16ns_12s_28_2_1_U289                                                                                |myproject_mul_16ns_12s_28_2_1                                                                      |     1|
|75    |      myproject_mul_16ns_12s_28_2_1_Multiplier_8_U                                                          |myproject_mul_16ns_12s_28_2_1_Multiplier_8_74                                                      |     1|
|76    |    mul_16ns_12s_28_2_1_U290                                                                                |myproject_mul_16ns_12s_28_2_1_69                                                                   |     1|
|77    |      myproject_mul_16ns_12s_28_2_1_Multiplier_8_U                                                          |myproject_mul_16ns_12s_28_2_1_Multiplier_8_73                                                      |     1|
|78    |    mul_16ns_12s_28_2_1_U291                                                                                |myproject_mul_16ns_12s_28_2_1_70                                                                   |   118|
|79    |      myproject_mul_16ns_12s_28_2_1_Multiplier_8_U                                                          |myproject_mul_16ns_12s_28_2_1_Multiplier_8_72                                                      |   118|
|80    |    mul_16ns_12s_28_2_1_U292                                                                                |myproject_mul_16ns_12s_28_2_1_71                                                                   |     1|
|81    |      myproject_mul_16ns_12s_28_2_1_Multiplier_8_U                                                          |myproject_mul_16ns_12s_28_2_1_Multiplier_8                                                         |     1|
|82    |    w23_V_U                                                                                                 |myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V                  |     3|
|83    |      myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V_rom_U               |myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_s_w23_V_rom              |     3|
|84    |  dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0                                        |myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s                        |  5309|
|85    |    mul_16ns_6s_22_2_1_U225                                                                                 |myproject_mul_16ns_6s_22_2_1                                                                       |     1|
|86    |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_68                                                       |     1|
|87    |    mul_16ns_6s_22_2_1_U226                                                                                 |myproject_mul_16ns_6s_22_2_1_23                                                                    |     1|
|88    |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_67                                                       |     1|
|89    |    mul_16ns_6s_22_2_1_U227                                                                                 |myproject_mul_16ns_6s_22_2_1_24                                                                    |     1|
|90    |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_66                                                       |     1|
|91    |    mul_16ns_6s_22_2_1_U228                                                                                 |myproject_mul_16ns_6s_22_2_1_25                                                                    |     1|
|92    |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_65                                                       |     1|
|93    |    mul_16ns_6s_22_2_1_U229                                                                                 |myproject_mul_16ns_6s_22_2_1_26                                                                    |     1|
|94    |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_64                                                       |     1|
|95    |    mul_16ns_6s_22_2_1_U230                                                                                 |myproject_mul_16ns_6s_22_2_1_27                                                                    |     1|
|96    |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_63                                                       |     1|
|97    |    mul_16ns_6s_22_2_1_U231                                                                                 |myproject_mul_16ns_6s_22_2_1_28                                                                    |     1|
|98    |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_62                                                       |     1|
|99    |    mul_16ns_6s_22_2_1_U232                                                                                 |myproject_mul_16ns_6s_22_2_1_29                                                                    |     1|
|100   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_61                                                       |     1|
|101   |    mul_16ns_6s_22_2_1_U233                                                                                 |myproject_mul_16ns_6s_22_2_1_30                                                                    |     1|
|102   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_60                                                       |     1|
|103   |    mul_16ns_6s_22_2_1_U234                                                                                 |myproject_mul_16ns_6s_22_2_1_31                                                                    |     1|
|104   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_59                                                       |     1|
|105   |    mul_16ns_6s_22_2_1_U235                                                                                 |myproject_mul_16ns_6s_22_2_1_32                                                                    |     1|
|106   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_58                                                       |     1|
|107   |    mul_16ns_6s_22_2_1_U236                                                                                 |myproject_mul_16ns_6s_22_2_1_33                                                                    |     1|
|108   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_57                                                       |     1|
|109   |    mul_16ns_6s_22_2_1_U237                                                                                 |myproject_mul_16ns_6s_22_2_1_34                                                                    |     1|
|110   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_56                                                       |     1|
|111   |    mul_16ns_6s_22_2_1_U238                                                                                 |myproject_mul_16ns_6s_22_2_1_35                                                                    |     1|
|112   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_55                                                       |     1|
|113   |    mul_16ns_6s_22_2_1_U239                                                                                 |myproject_mul_16ns_6s_22_2_1_36                                                                    |     1|
|114   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_54                                                       |     1|
|115   |    mul_16ns_6s_22_2_1_U240                                                                                 |myproject_mul_16ns_6s_22_2_1_37                                                                    |     1|
|116   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_53                                                       |     1|
|117   |    mul_16ns_6s_22_2_1_U241                                                                                 |myproject_mul_16ns_6s_22_2_1_38                                                                    |     1|
|118   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_52                                                       |     1|
|119   |    mul_16ns_6s_22_2_1_U242                                                                                 |myproject_mul_16ns_6s_22_2_1_39                                                                    |     1|
|120   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_51                                                       |     1|
|121   |    mul_16ns_6s_22_2_1_U243                                                                                 |myproject_mul_16ns_6s_22_2_1_40                                                                    |     1|
|122   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_50                                                       |     1|
|123   |    mul_16ns_6s_22_2_1_U244                                                                                 |myproject_mul_16ns_6s_22_2_1_41                                                                    |     1|
|124   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_49                                                       |     1|
|125   |    mul_16ns_6s_22_2_1_U245                                                                                 |myproject_mul_16ns_6s_22_2_1_42                                                                    |     1|
|126   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_48                                                       |     1|
|127   |    mul_16ns_6s_22_2_1_U246                                                                                 |myproject_mul_16ns_6s_22_2_1_43                                                                    |     1|
|128   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_47                                                       |     1|
|129   |    mul_16ns_6s_22_2_1_U247                                                                                 |myproject_mul_16ns_6s_22_2_1_44                                                                    |     1|
|130   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5_46                                                       |     1|
|131   |    mul_16ns_6s_22_2_1_U248                                                                                 |myproject_mul_16ns_6s_22_2_1_45                                                                    |     1|
|132   |      myproject_mul_16ns_6s_22_2_1_Multiplier_5_U                                                           |myproject_mul_16ns_6s_22_2_1_Multiplier_5                                                          |     1|
|133   |    mux_63_16_1_1_U249                                                                                      |myproject_mux_63_16_1_1                                                                            |    36|
|134   |    w19_V_U                                                                                                 |myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V                  |    22|
|135   |      myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom_U               |myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_s_w19_V_rom              |    22|
|136   |  layer10_out_U                                                                                             |myproject_fifo_w32_d144_A                                                                          |   107|
|137   |    U_myproject_fifo_w32_d144_A_ram                                                                         |myproject_fifo_w32_d144_A_ram_22                                                                   |    54|
|138   |  layer12_out_U                                                                                             |myproject_fifo_w32_d144_A_0                                                                        |   101|
|139   |    U_myproject_fifo_w32_d144_A_ram                                                                         |myproject_fifo_w32_d144_A_ram                                                                      |    48|
|140   |  layer13_out_U                                                                                             |myproject_fifo_w32_d36_A                                                                           |    72|
|141   |    U_myproject_fifo_w32_d36_A_ram                                                                          |myproject_fifo_w32_d36_A_ram                                                                       |    31|
|142   |  layer15_out_U                                                                                             |myproject_fifo_w96_d1_S                                                                            |    10|
|143   |  layer17_out_U                                                                                             |myproject_fifo_w96_d1_S_1                                                                          |   117|
|144   |    U_myproject_fifo_w96_d1_S_shiftReg                                                                      |myproject_fifo_w96_d1_S_shiftReg_21                                                                |   106|
|145   |  layer18_out_U                                                                                             |myproject_fifo_w96_d1_S_2                                                                          |    75|
|146   |    U_myproject_fifo_w96_d1_S_shiftReg                                                                      |myproject_fifo_w96_d1_S_shiftReg                                                                   |    66|
|147   |  layer19_out_U                                                                                             |myproject_fifo_w384_d1_S                                                                           |    11|
|148   |  layer21_out_U                                                                                             |myproject_fifo_w384_d1_S_3                                                                         |   420|
|149   |    U_myproject_fifo_w384_d1_S_shiftReg                                                                     |myproject_fifo_w384_d1_S_shiftReg_20                                                               |   409|
|150   |  layer22_out_U                                                                                             |myproject_fifo_w384_d1_S_4                                                                         |   276|
|151   |    U_myproject_fifo_w384_d1_S_shiftReg                                                                     |myproject_fifo_w384_d1_S_shiftReg                                                                  |   265|
|152   |  layer23_out_U                                                                                             |myproject_fifo_w64_d1_S                                                                            |    73|
|153   |    U_myproject_fifo_w64_d1_S_shiftReg                                                                      |myproject_fifo_w64_d1_S_shiftReg                                                                   |    65|
|154   |  layer2_out_U                                                                                              |myproject_fifo_w64_d3844_A                                                                         |   176|
|155   |    U_myproject_fifo_w64_d3844_A_ram                                                                        |myproject_fifo_w64_d3844_A_ram_19                                                                  |   111|
|156   |  layer4_out_U                                                                                              |myproject_fifo_w64_d3844_A_5                                                                       |   159|
|157   |    U_myproject_fifo_w64_d3844_A_ram                                                                        |myproject_fifo_w64_d3844_A_ram                                                                     |    94|
|158   |  layer5_out_U                                                                                              |myproject_fifo_w64_d961_A                                                                          |   158|
|159   |    U_myproject_fifo_w64_d961_A_ram                                                                         |myproject_fifo_w64_d961_A_ram                                                                      |    90|
|160   |  layer6_out_U                                                                                              |myproject_fifo_w32_d841_A                                                                          |   128|
|161   |    U_myproject_fifo_w32_d841_A_ram                                                                         |myproject_fifo_w32_d841_A_ram_18                                                                   |    58|
|162   |  layer8_out_U                                                                                              |myproject_fifo_w32_d841_A_6                                                                        |   127|
|163   |    U_myproject_fifo_w32_d841_A_ram                                                                         |myproject_fifo_w32_d841_A_ram                                                                      |    60|
|164   |  layer9_out_U                                                                                              |myproject_fifo_w32_d196_A                                                                          |   108|
|165   |    U_myproject_fifo_w32_d196_A_ram                                                                         |myproject_fifo_w32_d196_A_ram                                                                      |    55|
|166   |  normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_U0                                    |myproject_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21_s                    |   756|
|167   |  normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0                                      |myproject_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_s                      |   185|
|168   |  pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_U0                                   |myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s                   |  1061|
|169   |    line_buffer_Array_9_0_0_U                                                                               |myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde         |    54|
|170   |      myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde_core_U     |myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde_core__1 |    32|
|171   |    line_buffer_Array_9_0_1_U                                                                               |myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde_17      |    56|
|172   |      myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde_core_U     |myproject_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config9_s_line_btde_core    |    32|
|173   |  pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0                                   |myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s                   |  1499|
|174   |    line_buffer_Array_0_0_U                                                                                 |myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi         |    74|
|175   |      myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core__1 |    64|
|176   |    line_buffer_Array_0_1_U                                                                                 |myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_14      |    74|
|177   |      myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core__2 |    64|
|178   |    line_buffer_Array_0_2_U                                                                                 |myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_15      |    74|
|179   |      myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core__3 |    64|
|180   |    line_buffer_Array_0_3_U                                                                                 |myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_16      |    76|
|181   |      myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core_U     |myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core    |    64|
|182   |  pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_U0                                               |myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s                               |  1057|
|183   |    line_buffer_Array_8_0_0_U                                                                               |myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec         |    54|
|184   |      myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec_core__1 |    32|
|185   |    line_buffer_Array_8_0_1_U                                                                               |myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec_13      |    56|
|186   |      myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_s_line_buffer_Array_zec_core    |    32|
|187   |  relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config22_U0                                   |myproject_relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config22_s                   |  1403|
|188   |  relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_U0                                     |myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_s                     |   170|
|189   |  relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_U0                                      |myproject_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_s                      |   177|
|190   |  relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_U0                                      |myproject_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_s                      |   282|
|191   |  relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_U0                                     |myproject_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_s                     |   354|
|192   |  softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0                                            |myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s                            |   833|
|193   |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_fu_24                          |myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s                     |   624|
|194   |      exp_table_U                                                                                           |myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table           |     2|
|195   |        myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table_rom_U      |myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_exp_table_rom       |     2|
|196   |      invert_table_U                                                                                        |myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_invert_tBew         |     1|
|197   |        myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_invert_tBew_rom_U    |myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_s_invert_tBew_rom     |     1|
|198   |      mul_18s_17ns_26_2_1_U305                                                                              |myproject_mul_18s_17ns_26_2_1                                                                      |     1|
|199   |        myproject_mul_18s_17ns_26_2_1_Multiplier_9_U                                                        |myproject_mul_18s_17ns_26_2_1_Multiplier_9_12                                                      |     1|
|200   |      mul_18s_17ns_26_2_1_U306                                                                              |myproject_mul_18s_17ns_26_2_1_7                                                                    |     1|
|201   |        myproject_mul_18s_17ns_26_2_1_Multiplier_9_U                                                        |myproject_mul_18s_17ns_26_2_1_Multiplier_9_11                                                      |     1|
|202   |      mul_18s_17ns_26_2_1_U307                                                                              |myproject_mul_18s_17ns_26_2_1_8                                                                    |     2|
|203   |        myproject_mul_18s_17ns_26_2_1_Multiplier_9_U                                                        |myproject_mul_18s_17ns_26_2_1_Multiplier_9_10                                                      |     2|
|204   |      mul_18s_17ns_26_2_1_U308                                                                              |myproject_mul_18s_17ns_26_2_1_9                                                                    |     1|
|205   |        myproject_mul_18s_17ns_26_2_1_Multiplier_9_U                                                        |myproject_mul_18s_17ns_26_2_1_Multiplier_9                                                         |     1|
|206   |    regslice_both_layer25_out_V_U                                                                           |myproject_regslice_both__parameterized1                                                            |   204|
|207   |  start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0_U                         |myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config10_U0          |    10|
|208   |  start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0_U                          |myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config6_U0           |     9|
|209   |  start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_U0_U                              |myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config15_U0               |    10|
|210   |  start_for_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0_U                            |myproject_start_for_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_4u_config23_U0             |    10|
|211   |  start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0_U                            |myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_24u_config19_U0             |     9|
|212   |  start_for_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21Ee0_U                        |myproject_start_for_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config21Ee0         |    10|
|213   |  start_for_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0_U                          |myproject_start_for_normalize_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config17_U0           |     9|
|214   |  start_for_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_configDeQ_U                        |myproject_start_for_pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_configDeQ         |    12|
|215   |  start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configCeG_U                        |myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configCeG         |    12|
|216   |  start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_U0_U                                   |myproject_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config13_U0                    |    11|
|217   |  start_for_relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config2Ffa_U                        |myproject_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_16_0_4_0_0_24u_relu_config2Ffa         |    10|
|218   |  start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_U0_U                         |myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config12_U0          |    11|
|219   |  start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_U0_U                          |myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_16_0_4_0_0_2u_relu_config8_U0           |    11|
|220   |  start_for_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_U0_U                          |myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_16_0_4_0_0_4u_relu_config4_U0           |    11|
|221   |  start_for_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_U0_U                         |myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_16_0_4_0_0_6u_relu_config18_U0          |     9|
|222   |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0_U                                |myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config25_U0                 |    11|
+------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 2521.789 ; gain = 90.816 ; free physical = 64569 ; free virtual = 83454
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:14 . Memory (MB): peak = 2525.699 ; gain = 94.727 ; free physical = 68881 ; free virtual = 87764
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:14 . Memory (MB): peak = 2525.699 ; gain = 94.727 ; free physical = 68891 ; free virtual = 87764
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2525.699 ; gain = 0.000 ; free physical = 68902 ; free virtual = 87775
INFO: [Netlist 29-17] Analyzing 3727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2639.781 ; gain = 0.000 ; free physical = 68814 ; free virtual = 87701
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
644 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:22 . Memory (MB): peak = 2639.781 ; gain = 208.809 ; free physical = 68921 ; free virtual = 87808
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 14:12:31 2024...
