<!DOCTYPE us-patent-grant SYSTEM "us-patent-grant-v44-2013-05-16.dtd" [ ]>
<us-patent-grant lang="EN" dtd-version="v4.4 2013-05-16" file="US08624680-20140107.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20131224" date-publ="20140107">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>08624680</doc-number>
<kind>B2</kind>
<date>20140107</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>13028112</doc-number>
<date>20110215</date>
</document-id>
</application-reference>
<us-application-series-code>13</us-application-series-code>
<us-term-of-grant>
<us-term-extension>326</us-term-extension>
<disclaimer>
<text>This patent is subject to a terminal disclaimer.</text>
</disclaimer>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>03</class>
<subclass>K</subclass>
<main-group>3</main-group>
<subgroup>03</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>331 57</main-classification>
<further-classification>331 74</further-classification>
<further-classification>331 46</further-classification>
<further-classification>331 44</further-classification>
<further-classification>331176</further-classification>
</classification-national>
<invention-title id="d2e55">Ring based impedance control of an output driver</invention-title>
<us-references-cited>
<us-citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>3991380</doc-number>
<kind>A</kind>
<name>Pryor</name>
<date>19761100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>4383216</doc-number>
<kind>A</kind>
<name>Dorler et al.</name>
<date>19830500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>4473762</doc-number>
<kind>A</kind>
<name>Iwahashi et al.</name>
<date>19840900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>4494021</doc-number>
<kind>A</kind>
<name>Bell et al.</name>
<date>19850100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>4498021</doc-number>
<kind>A</kind>
<name>Uya</name>
<date>19850200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>4623805</doc-number>
<kind>A</kind>
<name>Flora et al.</name>
<date>19861100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>4641048</doc-number>
<kind>A</kind>
<name>Pollock</name>
<date>19870200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00008">
<document-id>
<country>US</country>
<doc-number>4684897</doc-number>
<kind>A</kind>
<name>Richards et al.</name>
<date>19870800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00009">
<document-id>
<country>US</country>
<doc-number>4691124</doc-number>
<kind>A</kind>
<name>Ledzius et al.</name>
<date>19870900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00010">
<document-id>
<country>US</country>
<doc-number>4739252</doc-number>
<kind>A</kind>
<name>Malaviya et al.</name>
<date>19880400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00011">
<document-id>
<country>US</country>
<doc-number>4815113</doc-number>
<kind>A</kind>
<name>Ludwig et al.</name>
<date>19890300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00012">
<document-id>
<country>US</country>
<doc-number>4818901</doc-number>
<kind>A</kind>
<name>Young et al.</name>
<date>19890400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00013">
<document-id>
<country>US</country>
<doc-number>4939389</doc-number>
<kind>A</kind>
<name>Cox et al.</name>
<date>19900700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00014">
<document-id>
<country>US</country>
<doc-number>5086238</doc-number>
<kind>A</kind>
<name>Watanabe et al.</name>
<date>19920200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00015">
<document-id>
<country>US</country>
<doc-number>5128560</doc-number>
<kind>A</kind>
<name>Chern et al.</name>
<date>19920700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00016">
<document-id>
<country>US</country>
<doc-number>5166555</doc-number>
<kind>A</kind>
<name>Kano</name>
<date>19921100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00017">
<document-id>
<country>US</country>
<doc-number>5198758</doc-number>
<kind>A</kind>
<name>Iknaian et al.</name>
<date>19930300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00018">
<document-id>
<country>US</country>
<doc-number>5198759</doc-number>
<kind>A</kind>
<name>Ohnosorge</name>
<date>19930300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00019">
<document-id>
<country>US</country>
<doc-number>5264738</doc-number>
<kind>A</kind>
<name>Veendrick et al.</name>
<date>19931100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00020">
<document-id>
<country>US</country>
<doc-number>5272390</doc-number>
<kind>A</kind>
<name>Watson, Jr. et al.</name>
<date>19931200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00021">
<document-id>
<country>US</country>
<doc-number>5297086</doc-number>
<kind>A</kind>
<name>Nasu et al.</name>
<date>19940300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00022">
<document-id>
<country>US</country>
<doc-number>5337254</doc-number>
<kind>A</kind>
<name>Knee et al.</name>
<date>19940800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00023">
<document-id>
<country>US</country>
<doc-number>5394114</doc-number>
<kind>A</kind>
<name>Davis</name>
<date>19950200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00024">
<document-id>
<country>US</country>
<doc-number>5410278</doc-number>
<kind>A</kind>
<name>Itoh et al.</name>
<date>19950400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00025">
<document-id>
<country>US</country>
<doc-number>5414312</doc-number>
<kind>A</kind>
<name>Wong</name>
<date>19950500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00026">
<document-id>
<country>US</country>
<doc-number>5416861</doc-number>
<kind>A</kind>
<name>Koh et al.</name>
<date>19950500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00027">
<document-id>
<country>US</country>
<doc-number>5455521</doc-number>
<kind>A</kind>
<name>Dobbelaere</name>
<date>19951000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00028">
<document-id>
<country>US</country>
<doc-number>5467038</doc-number>
<kind>A</kind>
<name>Motley et al.</name>
<date>19951100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00029">
<document-id>
<country>US</country>
<doc-number>5497105</doc-number>
<kind>A</kind>
<name>Oh et al.</name>
<date>19960300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00030">
<document-id>
<country>US</country>
<doc-number>5498977</doc-number>
<kind>A</kind>
<name>Pickup</name>
<date>19960300</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>326 31</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00031">
<document-id>
<country>US</country>
<doc-number>5499214</doc-number>
<kind>A</kind>
<name>Mori et al.</name>
<date>19960300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00032">
<document-id>
<country>US</country>
<doc-number>5525616</doc-number>
<kind>A</kind>
<name>Platt et al.</name>
<date>19960600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00033">
<document-id>
<country>US</country>
<doc-number>5568103</doc-number>
<kind>A</kind>
<name>Nakashima et al.</name>
<date>19961000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00034">
<document-id>
<country>US</country>
<doc-number>5594360</doc-number>
<kind>A</kind>
<name>Wojciechowski</name>
<date>19970100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00035">
<document-id>
<country>US</country>
<doc-number>5677650</doc-number>
<kind>A</kind>
<name>Kwasniewski et al.</name>
<date>19971000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00036">
<document-id>
<country>US</country>
<doc-number>5680359</doc-number>
<kind>A</kind>
<name>Jeong</name>
<date>19971000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00037">
<document-id>
<country>US</country>
<doc-number>5698994</doc-number>
<kind>A</kind>
<name>Tsuji</name>
<date>19971200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00038">
<document-id>
<country>US</country>
<doc-number>5767700</doc-number>
<kind>A</kind>
<name>Lee</name>
<date>19980600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00039">
<document-id>
<country>US</country>
<doc-number>5791715</doc-number>
<kind>A</kind>
<name>Nebel</name>
<date>19980800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00040">
<document-id>
<country>US</country>
<doc-number>5796313</doc-number>
<kind>A</kind>
<name>Eitan</name>
<date>19980800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00041">
<document-id>
<country>US</country>
<doc-number>5811983</doc-number>
<kind>A</kind>
<name>Lundberg</name>
<date>19980900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00042">
<document-id>
<country>US</country>
<doc-number>5880608</doc-number>
<kind>A</kind>
<name>Mehta et al.</name>
<date>19990300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00043">
<document-id>
<country>US</country>
<doc-number>5963074</doc-number>
<kind>A</kind>
<name>Arkin</name>
<date>19991000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00044">
<document-id>
<country>US</country>
<doc-number>5969543</doc-number>
<kind>A</kind>
<name>Erickson et al.</name>
<date>19991000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00045">
<document-id>
<country>US</country>
<doc-number>5977763</doc-number>
<kind>A</kind>
<name>Loughmiller et al.</name>
<date>19991100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00046">
<document-id>
<country>US</country>
<doc-number>5982211</doc-number>
<kind>A</kind>
<name>Ko</name>
<date>19991100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00047">
<document-id>
<country>US</country>
<doc-number>6011403</doc-number>
<kind>A</kind>
<name>Gillette</name>
<date>20000100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00048">
<document-id>
<country>US</country>
<doc-number>6025738</doc-number>
<kind>A</kind>
<name>Masleid</name>
<date>20000200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00049">
<document-id>
<country>US</country>
<doc-number>6028490</doc-number>
<kind>A</kind>
<name>Komatsu</name>
<date>20000200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00050">
<document-id>
<country>US</country>
<doc-number>6031403</doc-number>
<kind>A</kind>
<name>Gersbach</name>
<date>20000200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00051">
<document-id>
<country>US</country>
<doc-number>6087886</doc-number>
<kind>A</kind>
<name>Ko</name>
<date>20000700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00052">
<document-id>
<country>US</country>
<doc-number>6114840</doc-number>
<kind>A</kind>
<name>Farrell et al.</name>
<date>20000900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00053">
<document-id>
<country>US</country>
<doc-number>6114914</doc-number>
<kind>A</kind>
<name>Mar</name>
<date>20000900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00054">
<document-id>
<country>US</country>
<doc-number>6127872</doc-number>
<kind>A</kind>
<name>Kumata</name>
<date>20001000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00055">
<document-id>
<country>US</country>
<doc-number>6154099</doc-number>
<kind>A</kind>
<name>Suzuki et al.</name>
<date>20001100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00056">
<document-id>
<country>US</country>
<doc-number>6154100</doc-number>
<kind>A</kind>
<name>Okamoto</name>
<date>20001100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00057">
<document-id>
<country>US</country>
<doc-number>6172545</doc-number>
<kind>B1</kind>
<name>Ishii</name>
<date>20010100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00058">
<document-id>
<country>US</country>
<doc-number>6172943</doc-number>
<kind>B1</kind>
<name>Yuzuki</name>
<date>20010100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00059">
<document-id>
<country>US</country>
<doc-number>6188260</doc-number>
<kind>B1</kind>
<name>Stotz et al.</name>
<date>20010200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00060">
<document-id>
<country>US</country>
<doc-number>6204710</doc-number>
<kind>B1</kind>
<name>Goetting et al.</name>
<date>20010300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00061">
<document-id>
<country>US</country>
<doc-number>6229747</doc-number>
<kind>B1</kind>
<name>Cho et al.</name>
<date>20010500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00062">
<document-id>
<country>US</country>
<doc-number>6242936</doc-number>
<kind>B1</kind>
<name>Ho et al.</name>
<date>20010600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00063">
<document-id>
<country>US</country>
<doc-number>6242937</doc-number>
<kind>B1</kind>
<name>Lee et al.</name>
<date>20010600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00064">
<document-id>
<country>US</country>
<doc-number>6262601</doc-number>
<kind>B1</kind>
<name>Choe et al.</name>
<date>20010700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00065">
<document-id>
<country>US</country>
<doc-number>6281706</doc-number>
<kind>B1</kind>
<name>Wert et al.</name>
<date>20010800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00066">
<document-id>
<country>US</country>
<doc-number>6321282</doc-number>
<kind>B1</kind>
<name>Horowitz et al.</name>
<date>20011100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00067">
<document-id>
<country>US</country>
<doc-number>6400230</doc-number>
<kind>B2</kind>
<name>Fairbanks</name>
<date>20020600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00068">
<document-id>
<country>US</country>
<doc-number>6407571</doc-number>
<kind>B1</kind>
<name>Furuya et al.</name>
<date>20020600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00069">
<document-id>
<country>US</country>
<doc-number>6426641</doc-number>
<kind>B1</kind>
<name>Koch et al.</name>
<date>20020700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00070">
<document-id>
<country>US</country>
<doc-number>6455901</doc-number>
<kind>B2</kind>
<name>Kameyama et al.</name>
<date>20020900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00071">
<document-id>
<country>US</country>
<doc-number>6476632</doc-number>
<kind>B1</kind>
<name>La Rosa et al.</name>
<date>20021100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00072">
<document-id>
<country>US</country>
<doc-number>6489796</doc-number>
<kind>B2</kind>
<name>Tomishima</name>
<date>20021200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00073">
<document-id>
<country>US</country>
<doc-number>6535014</doc-number>
<kind>B2</kind>
<name>Chetlur et al.</name>
<date>20030300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00074">
<document-id>
<country>US</country>
<doc-number>6538471</doc-number>
<kind>B1</kind>
<name>Stan et al.</name>
<date>20030300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00075">
<document-id>
<country>US</country>
<doc-number>6538522</doc-number>
<kind>B1</kind>
<name>Aipperspach et al.</name>
<date>20030300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00076">
<document-id>
<country>US</country>
<doc-number>6538957</doc-number>
<kind>B2</kind>
<name>Magoshi</name>
<date>20030300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00077">
<document-id>
<country>US</country>
<doc-number>6545519</doc-number>
<kind>B1</kind>
<name>Carballo</name>
<date>20030400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00078">
<document-id>
<country>US</country>
<doc-number>6570407</doc-number>
<kind>B1</kind>
<name>Sugisawa et al.</name>
<date>20030500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00079">
<document-id>
<country>US</country>
<doc-number>6573777</doc-number>
<kind>B2</kind>
<name>Saint-Laurent et al.</name>
<date>20030600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00080">
<document-id>
<country>US</country>
<doc-number>6577157</doc-number>
<kind>B1</kind>
<name>Cheung et al.</name>
<date>20030600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00081">
<document-id>
<country>US</country>
<doc-number>6577176</doc-number>
<kind>B1</kind>
<name>Masleid et al.</name>
<date>20030600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00082">
<document-id>
<country>US</country>
<doc-number>6621318</doc-number>
<kind>B1</kind>
<name>Burr</name>
<date>20030900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00083">
<document-id>
<country>US</country>
<doc-number>6657504</doc-number>
<kind>B1</kind>
<name>Deal et al.</name>
<date>20031200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00084">
<document-id>
<country>US</country>
<doc-number>6664837</doc-number>
<kind>B1</kind>
<name>Oh et al.</name>
<date>20031200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00085">
<document-id>
<country>US</country>
<doc-number>6690242</doc-number>
<kind>B2</kind>
<name>Fang et al.</name>
<date>20040200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00086">
<document-id>
<country>US</country>
<doc-number>6696863</doc-number>
<kind>B2</kind>
<name>Yamamoto et al.</name>
<date>20040200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00087">
<document-id>
<country>US</country>
<doc-number>6697929</doc-number>
<kind>B1</kind>
<name>Cherkauer et al.</name>
<date>20040200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00088">
<document-id>
<country>US</country>
<doc-number>6724214</doc-number>
<kind>B2</kind>
<name>Manna et al.</name>
<date>20040400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00089">
<document-id>
<country>US</country>
<doc-number>6731140</doc-number>
<kind>B2</kind>
<name>Masleid et al.</name>
<date>20040500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00090">
<document-id>
<country>US</country>
<doc-number>6731179</doc-number>
<kind>B2</kind>
<name>Abadeer et al.</name>
<date>20040500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00091">
<document-id>
<country>US</country>
<doc-number>6759863</doc-number>
<kind>B2</kind>
<name>Moore</name>
<date>20040700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00092">
<document-id>
<country>US</country>
<doc-number>6762966</doc-number>
<kind>B1</kind>
<name>LaRosa et al.</name>
<date>20040700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00093">
<document-id>
<country>US</country>
<doc-number>6774734</doc-number>
<kind>B2</kind>
<name>Christensen et al.</name>
<date>20040800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00094">
<document-id>
<country>US</country>
<doc-number>6798230</doc-number>
<kind>B1</kind>
<name>Taylor et al.</name>
<date>20040900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00095">
<document-id>
<country>US</country>
<doc-number>6812799</doc-number>
<kind>B2</kind>
<name>Kirsch</name>
<date>20041100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00096">
<document-id>
<country>US</country>
<doc-number>6815971</doc-number>
<kind>B2</kind>
<name>Wang et al.</name>
<date>20041100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00097">
<document-id>
<country>US</country>
<doc-number>6815977</doc-number>
<kind>B2</kind>
<name>Sabbavarapu et al.</name>
<date>20041100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00098">
<document-id>
<country>US</country>
<doc-number>6831494</doc-number>
<kind>B1</kind>
<name>Fu et al.</name>
<date>20041200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00099">
<document-id>
<country>US</country>
<doc-number>6882172</doc-number>
<kind>B1</kind>
<name>Suzuki et al.</name>
<date>20050400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00100">
<document-id>
<country>US</country>
<doc-number>6882238</doc-number>
<kind>B2</kind>
<name>Kurd et al.</name>
<date>20050400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00101">
<document-id>
<country>US</country>
<doc-number>6885210</doc-number>
<kind>B1</kind>
<name>Suzuki</name>
<date>20050400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00102">
<document-id>
<country>US</country>
<doc-number>6903564</doc-number>
<kind>B1</kind>
<name>Suzuki</name>
<date>20050600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00103">
<document-id>
<country>US</country>
<doc-number>6933731</doc-number>
<kind>B2</kind>
<name>Reddy et al.</name>
<date>20050800</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>324612</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00104">
<document-id>
<country>US</country>
<doc-number>7038483</doc-number>
<kind>B1</kind>
<name>Suzuki et al.</name>
<date>20060500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00105">
<document-id>
<country>US</country>
<doc-number>7053680</doc-number>
<kind>B2</kind>
<name>Masleid et al.</name>
<date>20060500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00106">
<document-id>
<country>US</country>
<doc-number>7119580</doc-number>
<kind>B2</kind>
<name>Masleid et al.</name>
<date>20061000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00107">
<document-id>
<country>US</country>
<doc-number>7126365</doc-number>
<kind>B2</kind>
<name>Suzuki</name>
<date>20061000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00108">
<document-id>
<country>US</country>
<doc-number>7212022</doc-number>
<kind>B2</kind>
<name>Suzuki</name>
<date>20070500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00109">
<document-id>
<country>US</country>
<doc-number>7304503</doc-number>
<kind>B2</kind>
<name>Masleid et al.</name>
<date>20071200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00110">
<document-id>
<country>US</country>
<doc-number>7315178</doc-number>
<kind>B1</kind>
<name>Suzuki</name>
<date>20080100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00111">
<document-id>
<country>US</country>
<doc-number>7330080</doc-number>
<kind>B1</kind>
<name>Stoiber et al.</name>
<date>20080200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>331 57</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00112">
<document-id>
<country>US</country>
<doc-number>7336103</doc-number>
<kind>B1</kind>
<name>Masleid et al.</name>
<date>20080200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00113">
<document-id>
<country>US</country>
<doc-number>7355998</doc-number>
<kind>B2</kind>
<name>Briancon et al.</name>
<date>20080400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00114">
<document-id>
<country>US</country>
<doc-number>7414485</doc-number>
<kind>B1</kind>
<name>Masleid</name>
<date>20080800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00115">
<document-id>
<country>US</country>
<doc-number>7742887</doc-number>
<kind>B2</kind>
<name>Patel et al.</name>
<date>20100600</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>702 75</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00116">
<document-id>
<country>US</country>
<doc-number>7889014</doc-number>
<kind>B1</kind>
<name>Stoiber et al.</name>
<date>20110200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>331 74</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00117">
<document-id>
<country>US</country>
<doc-number>2001/0000426</doc-number>
<kind>A1</kind>
<name>Sung et al.</name>
<date>20010400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00118">
<document-id>
<country>US</country>
<doc-number>2001/0028278</doc-number>
<kind>A1</kind>
<name>Ooishi</name>
<date>20011000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00119">
<document-id>
<country>US</country>
<doc-number>2001/0030561</doc-number>
<kind>A1</kind>
<name>Asano et al.</name>
<date>20011000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00120">
<document-id>
<country>US</country>
<doc-number>2001/0052623</doc-number>
<kind>A1</kind>
<name>Kameyama et al.</name>
<date>20011200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00121">
<document-id>
<country>US</country>
<doc-number>2002/0056016</doc-number>
<kind>A1</kind>
<name>Horowitz et al.</name>
<date>20020500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00122">
<document-id>
<country>US</country>
<doc-number>2002/0178415</doc-number>
<kind>A1</kind>
<name>Saraf</name>
<date>20021100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00123">
<document-id>
<country>US</country>
<doc-number>2003/0057775</doc-number>
<kind>A1</kind>
<name>Yamashita et al.</name>
<date>20030300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00124">
<document-id>
<country>US</country>
<doc-number>2003/0127241</doc-number>
<kind>A1</kind>
<name>Russell et al.</name>
<date>20030700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00125">
<document-id>
<country>US</country>
<doc-number>2003/0160630</doc-number>
<kind>A1</kind>
<name>Earle</name>
<date>20030800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00126">
<document-id>
<country>US</country>
<doc-number>2003/0189465</doc-number>
<kind>A1</kind>
<name>Abadeer et al.</name>
<date>20031000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00127">
<document-id>
<country>US</country>
<doc-number>2003/0231713</doc-number>
<kind>A1</kind>
<name>Masleid et al.</name>
<date>20031200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00128">
<document-id>
<country>US</country>
<doc-number>2004/0044983</doc-number>
<kind>A1</kind>
<name>Dillon et al.</name>
<date>20040300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00129">
<document-id>
<country>US</country>
<doc-number>2004/0104731</doc-number>
<kind>A1</kind>
<name>Vollertsen</name>
<date>20040600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00130">
<document-id>
<country>US</country>
<doc-number>2004/0119501</doc-number>
<kind>A1</kind>
<name>Sabbavarapu et al.</name>
<date>20040600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00131">
<document-id>
<country>US</country>
<doc-number>2004/0119503</doc-number>
<kind>A1</kind>
<name>Jamshidi et al.</name>
<date>20040600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00132">
<document-id>
<country>US</country>
<doc-number>2004/0148111</doc-number>
<kind>A1</kind>
<name>Gauthier et al.</name>
<date>20040700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00133">
<document-id>
<country>US</country>
<doc-number>2004/0257115</doc-number>
<kind>A1</kind>
<name>Bertram et al.</name>
<date>20041200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00134">
<document-id>
<country>US</country>
<doc-number>2005/0184720</doc-number>
<kind>A1</kind>
<name>Bernstein et al.</name>
<date>20050800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00135">
<document-id>
<country>US</country>
<doc-number>2005/0212547</doc-number>
<kind>A1</kind>
<name>Suzuki</name>
<date>20050900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00136">
<document-id>
<country>US</country>
<doc-number>2005/0248368</doc-number>
<kind>A1</kind>
<name>Bertram et al.</name>
<date>20051100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00137">
<document-id>
<country>US</country>
<doc-number>2007/0136707</doc-number>
<kind>A1</kind>
<name>Teig et al.</name>
<date>20070600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00138">
<document-id>
<country>EP</country>
<doc-number>1398639</doc-number>
<date>20030300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00139">
<document-id>
<country>JP</country>
<doc-number>03089624</doc-number>
<date>19910400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00140">
<document-id>
<country>JP</country>
<doc-number>04-091516</doc-number>
<date>19920300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00141">
<othercit>Chen, G. et al., &#x201c;Dynamic NBTI of p-MOS Transistors and its Impact on MOSFET Scaling&#x201d; IEEE Electron Device Letters, Dec. 2002, pp. 1-3.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00142">
<othercit>Lima T., et al.; &#x201c;Capacitance Coupling Immune, Transient Sensitive Accelerator for Resistive Interconnect Signals of Subquater Micron ULSI&#x201d;, IEEE Journal of Solid-State Circuits, IEEE Inc., New York, US, vol. 31, No. 4, Apr. 1996, pp. 531-536.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00143">
<othercit>Nalamalpu, et al., &#x201c;Boosters for Driving Long Onchip Interconnects-Design Issues, Interconnect Synthesis, and Comparision With Repeaters&#x201d;, Jan. 2002, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, No. 1, Jan. 2002, pp. 50-62.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00144">
<othercit>Oner et al., &#x201c;A compact Monitoring Circuit for Real-Time On-Chip Diagnosis of Hot-Carrier Induced Degradation&#x201d; Microelectronic test structures. Proceedings, IEEE International Conference in Monterey, Ca. Mar. 17, 1997-Mar. 20, 1997, pp. 72-76.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00145">
<othercit>Peters, Laura. &#x201c;NBTI: A Growing Threat to Device Reliability,&#x201d; Semiconductor International. Mar. 1, 2004 Http://www.reed-electronics.com/semiconductor/article/CA386329?industryid=3033.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00146">
<othercit>Reddy. V. et al., &#x201c;Impact of Negative Bias Temperature Instability on Digital Circuit Reliability&#x201d;. 2002 IEE International Reliabilty Physics Symposium Proceedings, Dallas, TX Apr. 7, 2002-Apr. 11, 2002, pp. 248-254.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00147">
<othercit>Non Final Office Action Dated Feb. 15, 2007; U.S. Appl. No. 10/981,964; Patent No. 7330080.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00148">
<othercit>Non Final Office Action Dated Apr. 3, 2006; U.S. Appl. No. 10/981,964; Patent No. 7330080.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00149">
<othercit>Notice of Allowance Dated Aug. 16, 2007; U.S. Appl. No. 10/981,964; Patent No. 7330080.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00150">
<othercit>Final Office Action Dated Sep. 15, 2006; U.S. Appl. No. 10/981,964; Patent No. 7330080.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00151">
<othercit>Non Final Office Action Dated Jan. 2, 2009; U.S. Appl. No. 11/322,896.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00152">
<othercit>Notice of Allowance Dated Mar. 20, 2009; U.S. Appl. No. 11/322,896.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00153">
<othercit>Notice of Allowance Dated May 18, 2007; U.S. Appl. No. 11/322,896.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00154">
<othercit>Notice of Allowance Dated Aug. 8, 2008; U.S. Appl. No. 11/322,896.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00155">
<othercit>Notice of Allowance Dated Oct. 15, 2007; U.S. Appl. No. 11/322,896.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00156">
<othercit>Notice of Allowance Dated Nov. 21, 2007; U.S. Appl. No. 11/322,896.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
</us-references-cited>
<number-of-claims>20</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>331 57</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>331 46</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>331 44</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>331 74</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>331176</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>8</number-of-drawing-sheets>
<number-of-figures>11</number-of-figures>
</figures>
<us-related-documents>
<continuation>
<relation>
<parent-doc>
<document-id>
<country>US</country>
<doc-number>11986337</doc-number>
<date>20071120</date>
</document-id>
<parent-grant-document>
<document-id>
<country>US</country>
<doc-number>7889014</doc-number>
</document-id>
</parent-grant-document>
</parent-doc>
<child-doc>
<document-id>
<country>US</country>
<doc-number>13028112</doc-number>
</document-id>
</child-doc>
</relation>
</continuation>
<continuation>
<relation>
<parent-doc>
<document-id>
<country>US</country>
<doc-number>10981964</doc-number>
<date>20041104</date>
</document-id>
<parent-grant-document>
<document-id>
<country>US</country>
<doc-number>7330080</doc-number>
</document-id>
</parent-grant-document>
</parent-doc>
<child-doc>
<document-id>
<country>US</country>
<doc-number>11986337</doc-number>
</document-id>
</child-doc>
</relation>
</continuation>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20120038427</doc-number>
<kind>A1</kind>
<date>20120216</date>
</document-id>
</related-publication>
</us-related-documents>
<us-parties>
<us-applicants>
<us-applicant sequence="001" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Stoiber</last-name>
<first-name>Steven T.</first-name>
<address>
<city>Los Altos</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
<residence>
<country>US</country>
</residence>
</us-applicant>
<us-applicant sequence="002" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Siu</last-name>
<first-name>Stuart</first-name>
<address>
<city>Castro Valley</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
<residence>
<country>US</country>
</residence>
</us-applicant>
</us-applicants>
<inventors>
<inventor sequence="001" designation="us-only">
<addressbook>
<last-name>Stoiber</last-name>
<first-name>Steven T.</first-name>
<address>
<city>Los Altos</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
</inventor>
<inventor sequence="002" designation="us-only">
<addressbook>
<last-name>Siu</last-name>
<first-name>Stuart</first-name>
<address>
<city>Castro Valley</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
</inventor>
</inventors>
</us-parties>
<examiners>
<primary-examiner>
<last-name>Johnson</last-name>
<first-name>Ryan</first-name>
<department>2817</department>
</primary-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">In one embodiment, there is a method that can include utilizing a ring oscillator module to determine a process corner of an integrated circuit as fabricated that includes the ring oscillator module. The impedance of an output driver of the integrated circuit can be altered based on the process corner of the integrated circuit as fabricated.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="191.60mm" wi="228.52mm" file="US08624680-20140107-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="228.35mm" wi="190.50mm" orientation="landscape" file="US08624680-20140107-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="227.41mm" wi="194.48mm" orientation="landscape" file="US08624680-20140107-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="213.28mm" wi="124.46mm" file="US08624680-20140107-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="214.46mm" wi="127.85mm" file="US08624680-20140107-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="190.75mm" wi="138.68mm" file="US08624680-20140107-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00006" num="00006">
<img id="EMI-D00006" he="196.00mm" wi="141.05mm" file="US08624680-20140107-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00007" num="00007">
<img id="EMI-D00007" he="210.06mm" wi="117.60mm" file="US08624680-20140107-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00008" num="00008">
<img id="EMI-D00008" he="201.68mm" wi="116.67mm" file="US08624680-20140107-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?RELAPP description="Other Patent Relations" end="lead"?>
<heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATIONS</heading>
<p id="p-0002" num="0001">This application is a Continuation of and claims priority to U.S. patent application Ser. No. 11/986,337, filed on Nov. 20, 2007, which is a Continuation of and claims priority to U.S. patent application Ser. No. 10/981,964, filed on Nov. 4, 2004, which are hereby incorporated by reference in their entirety.</p>
<?RELAPP description="Other Patent Relations" end="tail"?>
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0002" level="1">BACKGROUND</heading>
<p id="p-0003" num="0002">Controlling the impedance of an output driver of a semiconductor chip is desirable in order to minimize the impact of the adverse transmission line effects on the propagated signal. If the impedance is not controlled in this environment, the receiving chip may see a spurious transition and misinterpret the transmitted data.</p>
<p id="p-0004" num="0003">Existing conventional techniques for controlling the impedance generally fall into one of three categories. The first conventional technique involves centering the design on the typical process corner and then tolerating any process variation. Unfortunately, this technique typically only works for low speed interfaces where the signal is allowed to settle out before sampling. Additionally, this technique often cannot be made to work for higher performance interfaces as process variability can be too great to overcome without resorting to some form of calibration.</p>
<p id="p-0005" num="0004">The second conventional technique involves using one or more off-chip precision components (e.g., a resistor) on which a calibration loop operates. This technique uses calibration to remove process, temperature, and/or supply voltage sensitivity from one or more parameters in the circuit. The calibration is done using either a digital or analog feedback loop that compares a tunable on-chip component with a corresponding off-chip precision component. The on-chip component matches the off-chip component when calibration is completed. Unfortunately, this technique involves the additional expense of the off-chip precision component (e.g., resistor) along with the greater expense associated with installing that off-chip component onto a circuit board.</p>
<p id="p-0006" num="0005">The third conventional technique involves using fuses to encode process information. This technique is done by measuring one or more process parameters and then blowing fuses to encode this information. The third technique is a subset of the second technique in the sense that it too is calibrating, but the calibration is usually only run once. Unfortunately, the extra processing step of blowing the fuses during manufacturing can incur additional expense along with reliability issues. For example, it can be difficult to determine if a fuse was successfully blown.</p>
<heading id="h-0003" level="1">SUMMARY</heading>
<p id="p-0007" num="0006">In one embodiment, there is a method that can include utilizing a ring oscillator module to determine a process corner of an integrated circuit as fabricated that includes the diagnostic ring oscillator module. The impedance of an output driver of the integrated circuit can be altered based on the process corner of the integrated circuit as fabricated.</p>
<p id="p-0008" num="0007">In another embodiment, there is a system that can include an output driver of an integrated circuit along with a ring oscillator module. The integrated circuit includes the ring oscillator module. A module can be coupled to the ring oscillator module and can be for measuring an oscillation frequency of the ring oscillator module. Moreover, a control module can be coupled to receive the oscillation frequency from the module and can be for determining a process corner of the integrated circuit as fabricated based on the oscillation frequency. Furthermore, the control module can be coupled to the output driver and can be for changing the impedance of the output driver based on the process corner of the integrated circuit as fabricated.</p>
<p id="p-0009" num="0008">In yet another embodiment, there is a method that can include utilizing a N-channel metal-oxide semiconductor field-effect transistor (NFET) ring oscillator module to determine a NFET process corner of an integrated circuit as fabricated that includes the NFET ring oscillator module. Additionally, a P-channel metal-oxide semiconductor field-effect transistor (PFET) ring oscillator module can be utilized to determine a PFET process corner of the integrated circuit as fabricated that includes the PFET ring oscillator module. The impedance of an output driver of the integrated circuit can be adjusted based on the NFET process corner and the PFET process corner.</p>
<p id="p-0010" num="0009">While particular embodiments have been specifically described within this summary, it is noted that the disclosure is not limited to these embodiments. The disclosure is intended to cover alternatives, modifications and equivalents which may be included within the scope of the disclosure as recited by the claims.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0011" num="0010">The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments, together with the description, serve to explain the principles of the disclosure.</p>
<p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. 1</figref> is a block diagram of an exemplary system for controlling impedance of an output driver in accordance with embodiments.</p>
<p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. 2</figref> is a block diagram of another exemplary system for controlling impedance of an output driver in accordance with embodiments.</p>
<p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. 3A</figref> is a schematic of an exemplary PFET ring oscillator circuit in accordance with embodiments.</p>
<p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. 3B</figref> is a schematic of an exemplary PFET inverter circuit in accordance with embodiments.</p>
<p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. 4A</figref> is a schematic of an exemplary NFET ring oscillator circuit in accordance with embodiments.</p>
<p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. 4B</figref> is a schematic of an exemplary NFET inverter circuit in accordance with embodiments.</p>
<p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. 5</figref> is a flowchart of an exemplary method in accordance with embodiments.</p>
<p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. 6</figref> is a flowchart of another exemplary method in accordance with embodiments.</p>
<p id="p-0020" num="0019"><figref idref="DRAWINGS">FIGS. 7A</figref>, <b>7</b>B, and <b>7</b>C each include an exemplary chart in accordance with embodiments that illustrate current/voltage (I/V) curves.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0005" level="1">DETAILED DESCRIPTION</heading>
<p id="p-0021" num="0020">Reference will now be made in detail to embodiments, examples of which are illustrated in the accompanying drawings. While the disclosure will be described in conjunction with these embodiments, it will be understood that they are not intended to limit the disclosure to these embodiments. On the contrary, the disclosure is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the disclosure as defined by the appended claims. Furthermore, in the following detailed description, numerous specific details are set forth in order to provide a thorough understanding. However, it will be recognized by one of ordinary skill in the art that embodiments may be practiced without these specific details.</p>
<p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. 1</figref> is a block diagram of an exemplary system <b>100</b> for controlling impedance of an output driver <b>164</b> in accordance with embodiments. System <b>100</b> can read the frequency of each on-chip free running ring oscillators <b>102</b> and <b>104</b>, use this frequency and/or frequencies to determine process corner of the fabricated integrated circuitry of system <b>100</b>, and then use this process corner information to tune the impedance of the output driver <b>164</b>. The output driver (or stage) <b>164</b> has been implemented to include a five &#x201c;leg&#x201d; pull-up structure <b>112</b> along with a five &#x201c;leg&#x201d; pull-down structure <b>134</b>. However, pull-up structure <b>112</b> and pull-down structure <b>134</b> can each be implemented with any number of &#x201c;legs&#x201d; greater or less than that shown within system <b>100</b>. It is appreciated that as each leg is activated within the pull-up structure <b>112</b> and/or pull-down structure <b>134</b>, the inherent impedance of each leg is added to the impedance of the output driver <b>164</b>.</p>
<p id="p-0023" num="0022">Specifically, when system <b>100</b> powers up, a P-channel metal-oxide semiconductor field-effect transistor (PFET) ring oscillator <b>102</b> along with a N-channel metal-oxide semiconductor field-effect transistor (NFET) ring oscillator <b>104</b> can begin operating or running. It is appreciated that PFET ring oscillator <b>102</b> can be utilized within system <b>100</b> to determine the PFET process corner of its fabricated circuitry. Conversely, the NFET ring oscillator <b>104</b> can be utilized within system <b>100</b> to determine the NFET process corner of its fabricated circuitry. Note that PFET ring oscillator <b>102</b> can be referred to as a diagnostic PFET ring oscillator <b>102</b>. Moreover, NFET ring oscillator <b>104</b> can be referred to as a diagnostic NFET ring oscillator <b>104</b>.</p>
<p id="p-0024" num="0023">Within <figref idref="DRAWINGS">FIG. 1</figref>, a counter and latch module <b>106</b> can be coupled to the PFET ring oscillator <b>102</b> in order to measure its oscillation frequency during a defined amount of time (or time frame). Once its oscillation frequency has been counted and latched by module <b>106</b>, a software control module <b>110</b> that is part of pull-up structure <b>112</b> of output driver (or stage) <b>164</b> can be coupled to receive (or retrieve) that counted value. The software control module <b>110</b> can be operating on a processor <b>111</b>. Note that software control module <b>110</b> can query the counter and latch module <b>106</b> for the oscillation frequency value or count. Upon receipt of the oscillation frequency value of the PFET ring oscillator <b>102</b>, software control module <b>110</b> can compare it to one or more values (e.g., of a lookup table) to determine whether the PFET process corner is, but not limited to, fast, slow, or typical. Note that the process corner values can be experimentally predetermined. Once the PFET process corner is determined, the software control module <b>110</b> can then convert the determined PFET process corner to a particular number of &#x201c;legs&#x201d; to be activated of pull-up stage <b>112</b>. Then the software control module <b>110</b> can output a digital signal <b>132</b> to &#x201c;legs&#x201d; <b>116</b>, <b>118</b>, <b>120</b>, <b>122</b>, and <b>124</b> via a digital bus <b>133</b> as part of the process of activating the particular number of &#x201c;legs&#x201d;. In this manner, software control module <b>110</b> participates in activating the appropriate number of legs <b>116</b>-<b>124</b> in order to tune (or modify) the impedance of output driver <b>164</b>.</p>
<p id="p-0025" num="0024">For example, if the software control module <b>110</b> determines that the PFET ring oscillator <b>102</b> is a fast PFET process corner, it may cause one of &#x201c;legs&#x201d; <b>116</b>-<b>124</b> to be activated while maintaining the other legs inactive by outputting a particular digital signal <b>132</b> via bus <b>133</b>. For instance, if software control module <b>110</b> wants to activate leg <b>116</b> while maintaining legs <b>118</b>-<b>124</b> inactive, the software control module <b>110</b> can output a digital signal <b>132</b> that includes a low voltage value (e.g., logic &#x201c;0&#x201d;) for a logic OR gate <b>130</b> of leg <b>116</b> along with a high voltage value (e.g., logic &#x201c;1&#x201d;) for each of the logic OR gates of legs <b>118</b>-<b>124</b>. Note that when an inverter circuit <b>114</b> receives a high voltage (e.g., logic &#x201c;1&#x201d;) from input <b>162</b>, the inverter <b>114</b> can output a low voltage (e.g., logic &#x201c;0&#x201d;) that is received by each logic OR gate (e.g., <b>130</b>) of legs <b>116</b>-<b>124</b>. Since both of the inputs of OR gate <b>130</b> of leg <b>116</b> are low voltage (e.g., logic &#x201c;0&#x201d;), the OR gate <b>130</b> outputs a low voltage (e.g., logic &#x201c;0&#x201d;) which activates its associated transistor <b>128</b> since its source is coupled with a voltage source (V<sub>pwr </sub>or V<sub>DD</sub>) <b>126</b> having a high voltage value (e.g., logic &#x201c;1&#x201d;). However, since each OR gate of legs <b>118</b>-<b>124</b> has an input at a low voltage (e.g., logic &#x201c;0&#x201d;) and the other input at a high voltage (e.g., logic &#x201c;1&#x201d;), each OR gate of legs <b>118</b>-<b>124</b> outputs a high voltage (e.g., logic &#x201c;1&#x201d;). As such, each transistor of legs <b>118</b>-<b>124</b> remains inactive since its gate is at a high voltage (e.g., logic &#x201c;1&#x201d;) and its source is at a high voltage of V<sub>pwr </sub><b>126</b>.</p>
<p id="p-0026" num="0025">Alternatively, if the software control module <b>110</b> determines that the PFET ring oscillator <b>102</b> is a slow PFET process corner, it may cause all of legs <b>116</b>-<b>124</b> to be activated by outputting a particular digital signal <b>132</b> via bus <b>133</b>. For instance, if software control module <b>110</b> wants to activate legs <b>116</b>-<b>124</b>, the software control module <b>110</b> can output a digital signal <b>132</b> that includes a low voltage value for each of the logic OR gates (e.g., <b>130</b>) of legs <b>116</b>-<b>124</b>. When inverter <b>114</b> receives a high voltage (e.g., logic &#x201c;1&#x201d;) from input <b>162</b>, the inverter <b>114</b> can output a low voltage (e.g., logic &#x201c;0&#x201d;) that is received by each logic OR gate (e.g., <b>130</b>) of legs <b>116</b>-<b>124</b>. Since both of the inputs of each OR gate (e.g., <b>130</b>) of legs <b>116</b>-<b>124</b> are at a low voltage (e.g., logic &#x201c;0&#x201d;), each OR gate outputs a low voltage (e.g., logic &#x201c;0&#x201d;) which activates its associated transistor (e.g., <b>128</b>) since the transistor's source is coupled with voltage source <b>126</b>.</p>
<p id="p-0027" num="0026">Furthermore, if the software control module <b>110</b> determines that the PFET ring oscillator <b>102</b> is a typical PFET process corner, it may cause three of legs <b>116</b>-<b>124</b> to be activated by outputting a particular digital signal <b>132</b> via bus <b>133</b>. For instance, if software control module <b>110</b> wants to activate three of legs <b>116</b>-<b>124</b> while maintaining two of them inactive, the software control module <b>110</b> can output a digital signal <b>132</b> that includes a low voltage value (e.g., logic &#x201c;0&#x201d;) for each of the logic OR gates (e.g., <b>130</b>) of legs <b>116</b>, <b>118</b>, and <b>120</b> along with a high voltage value (e.g., logic &#x201c;1&#x201d;) for each of the logic OR gates of legs <b>122</b> and <b>124</b>. Note that when inverter circuit <b>114</b> receives a high voltage (e.g., logic &#x201c;1&#x201d;) from input <b>162</b>, the inverter <b>114</b> can output a low voltage (e.g., logic &#x201c;0&#x201d;) that is received by each logic OR gate (e.g., <b>130</b>) of legs <b>116</b>-<b>124</b>. Since both of the inputs of the OR gates (e.g., <b>130</b>) of legs <b>116</b>, <b>118</b>, and <b>120</b> are at a low voltage (e.g., logic &#x201c;0&#x201d;), each of these OR gates outputs a low voltage (e.g., logic &#x201c;0&#x201d;) which activates its associated transistor (e.g., <b>128</b>) of legs <b>116</b>, <b>118</b>, and <b>120</b> since its source is coupled with V<sub>pwr </sub><b>126</b>. However, since each OR gate of legs <b>122</b> and <b>124</b> has an input at a low voltage (e.g., logic &#x201c;0&#x201d;) and the other input at a high voltage (e.g., logic &#x201c;1&#x201d;), each OR gate of legs <b>122</b> and <b>124</b> outputs a high voltage (e.g., logic &#x201c;1&#x201d;). As such, each transistor of legs <b>122</b> and <b>124</b> remains inactive since its gate is at a high voltage (e.g., logic &#x201c;1&#x201d;) and its source is at V<sub>pwr </sub><b>126</b>. Therefore, software control module <b>110</b> can select the appropriate number of legs <b>116</b>-<b>124</b> to activate in order to tune (or modify) the impedance of output driver <b>164</b>.</p>
<p id="p-0028" num="0027">Within <figref idref="DRAWINGS">FIG. 1</figref>, a counter and latch module <b>108</b> can be coupled to the NFET ring oscillator <b>104</b> to measure its oscillation frequency during a defined amount of time (or time frame). Once its oscillation frequency has been counted and latched by module <b>108</b>, a software control module <b>136</b> that is part of pull-down structure <b>134</b> of output driver (or stage) <b>164</b> can be coupled to receive (or retrieve) that counted value. The software control module <b>136</b> can be operating on a processor <b>140</b>. Note that software control module <b>136</b> can query the counter and latch module <b>108</b> for the oscillation frequency value or count. Upon receipt of the oscillation frequency value of the NFET ring oscillator <b>104</b>, the software control module <b>136</b> can compare it to one or more values (e.g., of a lookup table) to determine whether the NFET process corner is, but not limited to, fast, slow, or typical. Note that the process corner values can be experimentally predetermined. Once the NFET process corner is determined, the software control module <b>136</b> can then convert the determined NFET process corner to a particular number of &#x201c;legs&#x201d; to be activated of pull-down stage <b>134</b>. Then the software control module <b>136</b> can output a digital signal <b>142</b> to &#x201c;legs&#x201d; <b>150</b>, <b>152</b>, <b>154</b>, <b>156</b>, and <b>158</b> via a digital bus <b>143</b> as part of the process of activating the particular number of &#x201c;legs&#x201d;. In this manner, software control module <b>136</b> participates in activating the appropriate number of legs <b>150</b>-<b>158</b> in order to tune (or modify) the impedance of output driver <b>164</b>.</p>
<p id="p-0029" num="0028">For example, if the software control module <b>136</b> determines that the NFET ring oscillator <b>104</b> is a fast NFET process corner, it may cause one of &#x201c;legs&#x201d; <b>150</b>-<b>158</b> to be activated while maintaining the other legs inactive by outputting a particular digital signal <b>142</b> via bus <b>143</b>. For instance, if software control module <b>136</b> wants to activate leg <b>150</b> while maintaining legs <b>152</b>-<b>158</b> inactive, the software control module <b>136</b> can output a digital signal <b>142</b> that includes a high voltage value (e.g., logic &#x201c;1&#x201d;) for a logic AND gate <b>144</b> of leg <b>150</b> along with a low voltage value (e.g., logic &#x201c;0&#x201d;) for each of the logic AND gates of legs <b>152</b>-<b>158</b>. Note that when an inverter circuit <b>138</b> receives a low voltage (e.g., logic &#x201c;0&#x201d;) from input <b>162</b>, the inverter <b>138</b> can output a high voltage (e.g., logic &#x201c;1&#x201d;) that is received by each logic AND gate (e.g., <b>144</b>) of legs <b>150</b>-<b>158</b>. Since both of the inputs of AND gate <b>144</b> of leg <b>150</b> are high voltage (e.g., logic &#x201c;1&#x201d;), the AND gate <b>144</b> outputs a high voltage (e.g., logic &#x201c;1&#x201d;) which activates its associated transistor <b>146</b> since its source is coupled with a voltage ground (V<sub>gnd</sub>) <b>148</b> having a low voltage value (e.g., logic &#x201c;0&#x201d;). However, since each AND gate of legs <b>152</b>-<b>158</b> has an input at a low voltage (e.g., logic &#x201c;0&#x201d;) and the other input at a high voltage (e.g., logic &#x201c;1&#x201d;), each AND gate of legs <b>152</b>-<b>158</b> outputs a low voltage (e.g., logic &#x201c;0&#x201d;). As such, each transistor of legs <b>152</b>-<b>158</b> remains inactive since its gate is at a low voltage (e.g., logic &#x201c;0&#x201d;) and its source is at a low voltage of V<sub>gnd </sub><b>148</b>.</p>
<p id="p-0030" num="0029">Alternatively, if the software control module <b>136</b> determines that the NFET ring oscillator <b>104</b> is a slow NFET process corner, it may cause all of legs <b>150</b>-<b>158</b> to be activated by outputting a particular digital signal <b>142</b> via bus <b>143</b>. For instance, if software control module <b>136</b> wants to activate legs <b>150</b>-<b>158</b>, the software control module <b>136</b> can output a digital signal <b>142</b> that includes a high voltage value (e.g., logic &#x201c;1&#x201d;) for each of the logic AND gates (e.g., <b>144</b>) of legs <b>150</b>-<b>158</b>. When inverter <b>138</b> receives a low voltage (e.g., logic &#x201c;0&#x201d;) from input <b>162</b>, the inverter <b>138</b> can output a high voltage (e.g., logic &#x201c;1&#x201d;) that is received by each logic AND gate (e.g., <b>144</b>) of legs <b>150</b>-<b>158</b>. Since both of the inputs of each AND gate (e.g., <b>144</b>) of legs <b>150</b>-<b>158</b> are at a high voltage (e.g., logic &#x201c;1&#x201d;), each AND gate outputs a high voltage (e.g., logic &#x201c;1&#x201d;) which activates its associated transistor (e.g., <b>146</b>) since the transistor's source is coupled with V<sub>gnd </sub><b>148</b>.</p>
<p id="p-0031" num="0030">Furthermore, if the software control module <b>136</b> determines that the NFET ring oscillator <b>104</b> is a typical NFET process corner, it may cause three of &#x201c;legs&#x201d; <b>150</b>-<b>158</b> to be activated while maintaining the other two legs inactive by outputting a particular digital signal <b>142</b> via bus <b>143</b>. For instance, if software control module <b>136</b> wants to activate three of legs <b>150</b>-<b>158</b> while maintaining two of them inactive, the software control module <b>136</b> can output a digital signal <b>142</b> that includes a high voltage value (e.g., logic &#x201c;1&#x201d;) for each of the logic AND gates (e.g., <b>144</b>) of legs <b>150</b>, <b>152</b>, and <b>154</b> along with a low voltage value (e.g., logic &#x201c;0&#x201d;) for each of the logic AND gates of legs <b>156</b> and <b>158</b>. Note that when inverter circuit <b>138</b> receives a low voltage (e.g., logic &#x201c;0&#x201d;) from input <b>162</b>, the inverter <b>138</b> can output a high voltage (e.g., logic &#x201c;1&#x201d;) that is received by each logic AND gate (e.g., <b>144</b>) of legs <b>150</b>-<b>158</b>. Since both of the inputs of each AND gate (e.g., <b>144</b>) of legs <b>150</b>, <b>152</b>, and <b>154</b> are high voltage (e.g., logic &#x201c;1&#x201d;), each of these AND gates outputs a high voltage (e.g., logic &#x201c;1&#x201d;) which activates its associated transistor (e.g., <b>146</b>) of legs <b>150</b>, <b>152</b>, and <b>154</b> since its source is coupled with V<sub>gnd </sub><b>148</b>. However, since each AND gate of legs <b>156</b> and <b>158</b> has an input at a low voltage (e.g., logic &#x201c;0&#x201d;) and the other input at a high voltage (e.g., logic &#x201c;1&#x201d;), each AND gate of legs <b>156</b> and <b>158</b> outputs a low voltage (e.g., logic &#x201c;0&#x201d;). As such, each transistor of legs <b>156</b> and <b>158</b> remains inactive since its gate is at a low voltage (e.g., logic &#x201c;0&#x201d;) and its source is at a low voltage of V<sub>gnd </sub><b>148</b>. Therefore, software control module <b>136</b> can select the appropriate number of legs <b>150</b>-<b>158</b> to activate in order to tune (or modify) the impedance of output driver <b>164</b>.</p>
<p id="p-0032" num="0031">In this manner, the impedance of an output <b>160</b> of output driver <b>164</b> can be controlled or tuned in order to compensate for the determined PFET process corner along with the determined NFET process corner of the fabricated circuitry of system <b>100</b> that includes PFET ring oscillator <b>102</b> and NFET ring oscillator <b>104</b>. Therefore, the process sensitivity can be reduced or eliminated. Note that this calibration of the impedance can be done at the boot up of system <b>100</b>. Moreover, the calibration of the impedance can be performed periodically or continuously, but is not limited to such.</p>
<p id="p-0033" num="0032">Within <figref idref="DRAWINGS">FIG. 1</figref>, one of the advantages of system <b>100</b> is that it can operate for higher performance interfaces. Another advantage of system <b>100</b> is that it does not involve off-chip components and no feedback based calibration loop is needed. Yet another advantage of system <b>100</b> is that it does not involve an additional processing operation such as fuse blowing. Still another advantage of system <b>100</b> is that it can be implemented with a simpler topology and result in possibly smaller area and lower power.</p>
<p id="p-0034" num="0033">The PFET ring oscillator <b>102</b> is coupled with the counter and latch module <b>106</b>, which is coupled with software control module <b>110</b>. The software control module <b>110</b> is coupled with processor <b>111</b> and also coupled with legs <b>116</b>, <b>118</b>, <b>120</b>, <b>122</b>, and <b>124</b> via bus <b>133</b>. Specifically, software control module <b>110</b> is coupled with a first input terminal of OR gate <b>130</b> of leg <b>116</b>. A second input terminal of the OR gate <b>130</b> of leg <b>116</b> is coupled with inverter <b>114</b>. An output terminal of the OR gate <b>130</b> of leg <b>116</b> is coupled with the gate of transistor <b>128</b>. The source of transistor <b>128</b> is coupled with V<sub>pwr </sub><b>126</b>. The drain of transistor <b>128</b> is coupled with output <b>160</b> and coupled with the drain of each transistor of legs <b>118</b>, <b>120</b>, <b>122</b>, and <b>124</b>. Input <b>162</b> is coupled with inverters <b>114</b> and <b>138</b>. It is appreciated that the OR gate and transistor of each of legs <b>118</b>, <b>120</b>, <b>122</b>, and <b>124</b> can be coupled in a manner similar to that of leg <b>116</b>. The digital bus <b>133</b> has been implemented as a five bit bus, but can be implemented with a greater or less number of bits.</p>
<p id="p-0035" num="0034">Within <figref idref="DRAWINGS">FIG. 1</figref>, the NFET ring oscillator <b>104</b> is coupled with the counter and latch module <b>108</b>, which is coupled with software control module <b>136</b>. The software control module <b>136</b> is coupled with processor <b>140</b> and also coupled with legs <b>150</b>, <b>152</b>, <b>154</b>, <b>156</b>, and <b>158</b> via bus <b>143</b>. Specifically, software control module <b>136</b> is coupled with a first input terminal of AND gate <b>144</b> of leg <b>150</b>. A second input terminal of AND gate <b>144</b> of leg <b>150</b> is coupled with inverter <b>138</b>. An output terminal of the AND gate <b>144</b> is coupled with the gate of transistor <b>146</b>. The source of transistor <b>146</b> is coupled with V<sub>gnd </sub><b>148</b>. The drain of transistor <b>146</b> is coupled with output <b>160</b> and coupled with the drain of each transistor of legs <b>152</b>, <b>154</b>, <b>156</b>, and <b>158</b>. It is appreciated that the AND gate and transistor of each of legs <b>152</b>, <b>154</b>, <b>156</b>, and <b>158</b> can be coupled in a manner similar to that of leg <b>150</b>. The digital bus <b>143</b> has been implemented as a five bit bus, but can be implemented with a greater or less number of bits.</p>
<p id="p-0036" num="0035">Note that each of transistors (e.g., <b>128</b> and <b>146</b>) of legs <b>116</b>-<b>124</b> and <b>150</b>-<b>158</b> can be implemented in a wide variety of ways in accordance with embodiments. For example, each of transistors (e.g., <b>128</b> and <b>146</b>) of legs <b>116</b>-<b>124</b> and <b>150</b>-<b>158</b> can be implemented as, but is not limited to, a P-channel MOSFET (metal-oxide semiconductor field-effect transistor) which is also known as a PMOS or PFET. Furthermore, each of transistors (e.g., <b>128</b> and <b>146</b>) of legs <b>116</b>-<b>124</b> and <b>150</b>-<b>158</b> can be implemented as, but is not limited to, a N-channel MOSFET which is also known as a NMOS or NFET. It is appreciated that each of transistors (e.g., <b>128</b> and <b>146</b>) of legs <b>116</b>-<b>124</b> and <b>150</b>-<b>158</b> can be implemented as, but is not limited to, a PMOS, a NMOS, or any other type of transistor. It is noted that each of transistors (e.g., <b>128</b> and <b>146</b>) of legs <b>116</b>-<b>124</b> and <b>150</b>-<b>158</b> can be referred to as a switching element. Note that a gate, a drain, and a source of a transistor can each be referred to as a terminal of its transistor. Additionally, the gate of a transistor can also be referred to as a control terminal of its transistor.</p>
<p id="p-0037" num="0036">Within <figref idref="DRAWINGS">FIG. 1</figref>, it is appreciated that software control modules <b>110</b> and <b>136</b> can each receive information regarding how to convert an oscillation frequency count into a particular process corner. That information can be provided in a wide variety of ways. For example, the information can be provided by memory (not shown), e.g., read only memory (ROM), non-volatile memory, and/or volatile memory, or from one or more fuses, but is not limited to such. Additionally, the information can also come from one or more lookup tables (not shown). It is understood that software control modules <b>110</b> and <b>136</b> can each be read in from off-chip memory at the power up of system <b>100</b>, but is not limited to such. Furthermore, the functionality enabling software control modules <b>110</b> and <b>136</b> to convert a process corner into the number of legs to activate can be read in from memory (not shown).</p>
<p id="p-0038" num="0037">It is appreciated that system <b>100</b> may not include all of the elements illustrated by <figref idref="DRAWINGS">FIG. 1</figref>. Furthermore, system <b>100</b> can be implemented to include other elements not shown by <figref idref="DRAWINGS">FIG. 1</figref>. Moreover, each of pull-up stage <b>112</b> and pull-down stage <b>134</b> may not include all of the elements illustrated by <figref idref="DRAWINGS">FIG. 1</figref>. Additionally, each of pull-up stage <b>112</b> and pull-down stage <b>134</b> can be implemented to include other elements not shown by <figref idref="DRAWINGS">FIG. 1</figref>.</p>
<p id="p-0039" num="0038"><figref idref="DRAWINGS">FIG. 2</figref> is a block diagram of an exemplary system <b>200</b> for controlling or tuning impedance of an output driver <b>226</b> in accordance with embodiments. Within system <b>200</b>, the oscillation frequencies of a NFET based ring oscillator (e.g., <b>104</b>) and a PFET based ring oscillator (e.g., <b>102</b>) can be sampled periodically and compared against limits that can either be loaded into registers or hard coded into the silicon, but are not limited to such. Based on the results of these comparisons, it can then be determined whether the process corner of the fabricated circuitry of system <b>200</b> is, for example, fast, typical, or slow. Based on the determined process corner, the output impedance of output <b>160</b> can then be tuned or modified and the process sensitivity can be reduced or eliminated. The output driver (or stage) <b>226</b> has been implemented to include a five &#x201c;leg&#x201d; pull-up structure <b>222</b> along with a five &#x201c;leg&#x201d; pull-down structure <b>230</b>. However, pull-up structure <b>222</b> and pull-down structure <b>230</b> can each be implemented with any number of &#x201c;legs&#x201d; greater or less than that shown within system <b>200</b>. It is understood that as each leg is activated within the pull-up structure <b>222</b> and/or pull-down structure <b>230</b>, the inherent impedance of each leg is added to the impedance of the output driver <b>226</b>. It is appreciated that components of system <b>200</b> with the same reference number as system <b>100</b> (<figref idref="DRAWINGS">FIG. 1</figref>) can operate in a manner similar to that described herein.</p>
<p id="p-0040" num="0039">Specifically, when system <b>200</b> powers up, PFET ring oscillator <b>102</b> along with NFET ring oscillator <b>104</b> can begin operating or running. It is understood that PFET ring oscillator <b>102</b> can be utilized within system <b>200</b> to determine the PFET process corner of its fabricated circuitry. Conversely, the NFET ring oscillator <b>104</b> can be utilized within system <b>200</b> to determine the NFET process corner of its fabricated circuitry. Note that PFET ring oscillator <b>102</b> can be referred to as a diagnostic PFET ring oscillator <b>102</b>. Moreover, NFET ring oscillator <b>104</b> can be referred to as a diagnostic NFET ring oscillator <b>104</b>.</p>
<p id="p-0041" num="0040">Within <figref idref="DRAWINGS">FIG. 2</figref>, a counter and latch module <b>106</b> can be coupled to the PFET ring oscillator <b>102</b> in order to measure its oscillation frequency during a defined or fixed amount of time (or time frame). Once its oscillation frequency has been counted and latched by module <b>106</b>, comparators <b>218</b> and <b>220</b> together with a high count threshold value <b>212</b> and a low count threshold value <b>214</b> can be utilized to convert the count to an indication of the determined PFET process corner. Specifically, once its oscillation frequency has been counted and latched by module <b>106</b>, comparators <b>218</b> and <b>220</b> are each coupled to receive the determined oscillation frequency value. Additionally, input &#x201c;A&#x201d; of comparator <b>218</b> and input &#x201c;B&#x201d; of comparator <b>220</b> are coupled to the output of module <b>106</b>. The high count limit <b>212</b> can be coupled to input &#x201c;B&#x201d; of comparator <b>218</b> while the low count limit <b>214</b> can be coupled to input &#x201c;A&#x201d; of comparator <b>220</b>. The high-count limit <b>212</b> and low count limit <b>214</b> can be stored by one or more registers, but are limited to such. Furthermore, the values of high count limit <b>212</b> and low count limit <b>214</b> can be loaded by software into the one or more registers, or they can each be hard coded values, but are not limited to such. Note that the high-count limit <b>212</b> and low count limit <b>214</b> can be experimentally predetermined.</p>
<p id="p-0042" num="0041">It is appreciated that comparators <b>218</b> and <b>220</b> can output via bus <b>219</b> a two bit signal indicating that the PFET process corner is, but not limited to, fast, typical, or slow. For example, if comparator <b>218</b> determines that the output frequency oscillation value is not less than the high count limit <b>214</b> and comparator <b>220</b> determines that the oscillation value is not less than the low count limit <b>212</b>, comparators <b>218</b> and <b>220</b> can each output via bus <b>219</b> a low voltage signal (e.g., logic &#x201c;0&#x201d;) that together can indicate a fast PFET process corner. However, if comparator <b>218</b> determines that the output frequency oscillation value is less than the high count limit <b>214</b> and comparator <b>220</b> determines that the oscillation value is not less than the low count limit <b>212</b>, comparator <b>218</b> can output via bus <b>219</b> a high voltage (e.g., logic &#x201c;1&#x201d;) and comparator <b>220</b> can output via bus <b>219</b> a low voltage signal (e.g., logic &#x201c;0&#x201d;) that together can indicate a typical PFET process corner. Furthermore, if comparator <b>218</b> determines that the output frequency oscillation value is less than the high-count limit <b>214</b> and comparator <b>220</b> determines that oscillation value is less than the low count limit <b>212</b>, comparators <b>218</b> and <b>220</b> can each output via bus <b>219</b> a high voltage (e.g., logic &#x201c;1&#x201d;) that together can indicate a slow PFET process corner. In this manner, comparators <b>218</b> and <b>220</b> can indicate to a hardware converter module <b>224</b> of pull-up structure <b>222</b> of output driver (or stage) <b>226</b> whether the PFET process corner is fast, typical, or slow. Note that the output signals of comparators <b>218</b> and <b>220</b> described above are exemplary.</p>
<p id="p-0043" num="0042">Within <figref idref="DRAWINGS">FIG. 2</figref>, upon reception of an indication of the PFET process corner from comparators <b>218</b> and <b>220</b> via bus <b>219</b>, the hardware converter module <b>224</b> can convert the indicated or determined PFET process corner to a particular number of &#x201c;legs&#x201d; to be activated of pull-up stage <b>222</b>. Then the hardware converter module <b>224</b> can output a digital signal <b>225</b> to &#x201c;legs&#x201d; <b>116</b>, <b>118</b>, <b>120</b>, <b>122</b>, and <b>124</b> via digital bus <b>133</b> as part of the process of activating the particular number of &#x201c;legs&#x201d;. In this manner, hardware converter module <b>224</b> participates in activating the appropriate number of legs <b>116</b>-<b>124</b> in order to tune (or modify) the impedance of output driver <b>226</b>.</p>
<p id="p-0044" num="0043">For example, if the hardware converter module <b>224</b> determines that the PFET ring oscillator <b>102</b> is a fast PFET process corner, it may cause one of &#x201c;legs&#x201d; <b>116</b>-<b>124</b> to be activated while maintaining the other legs inactive by outputting a particular digital signal <b>225</b> via bus <b>133</b>. For instance, if hardware converter module <b>224</b> wants to activate leg <b>116</b> while maintaining legs <b>118</b>-<b>124</b> inactive, the hardware converter module <b>224</b> can output a digital signal <b>225</b> that includes a low voltage value (e.g., logic &#x201c;0&#x201d;) for the logic OR gate <b>130</b> of leg <b>116</b> along with a high voltage value (e.g., logic &#x201c;1&#x201d;) for each of the logic OR gates of legs <b>118</b>-<b>124</b>. Note that when inverter circuit <b>114</b> receives a high voltage (e.g., logic &#x201c;1&#x201d;) from input <b>162</b>, the inverter <b>114</b> can output a low voltage (e.g., logic &#x201c;0&#x201d;) that is received by each logic OR gate (e.g., <b>130</b>) of legs <b>116</b>-<b>124</b>. Since both of the inputs of OR gate <b>130</b> of leg <b>116</b> are low voltage (e.g., logic &#x201c;0&#x201d;), the OR gate <b>130</b> outputs a low voltage (e.g., logic &#x201c;0&#x201d;) which activates its associated transistor <b>128</b> since its source is coupled with V<sub>pwr </sub><b>126</b> having a high voltage value (e.g., logic &#x201c;1&#x201d;). However, since each OR gate of legs <b>118</b>-<b>124</b> has an input at a low voltage (e.g., logic &#x201c;0&#x201d;) and the other input at a high voltage (e.g., logic &#x201c;1&#x201d;), each OR gate of legs <b>118</b>-<b>124</b> outputs a high voltage (e.g., logic &#x201c;1&#x201d;). As such, each transistor of legs <b>118</b>-<b>124</b> remains inactive since its gate is at a high voltage (e.g., logic &#x201c;1&#x201d;) and its source is at V<sub>pwr </sub><b>126</b>.</p>
<p id="p-0045" num="0044">Alternatively, if the hardware converter module <b>224</b> determines that the PFET ring oscillator <b>102</b> is a slow PFET process corner, it may cause all of legs <b>116</b>-<b>124</b> to be activated by outputting a particular digital signal <b>225</b> via bus <b>133</b>. For instance, if hardware converter module <b>224</b> wants to activate legs <b>116</b>-<b>124</b>, the hardware converter module <b>224</b> can output a digital signal <b>225</b> that includes a low voltage value for each of the logic OR gates (e.g., <b>130</b>) of legs <b>116</b>-<b>124</b>. When inverter <b>114</b> receives a high voltage (e.g., logic &#x201c;1&#x201d;) from input <b>162</b>, the inverter <b>114</b> can output a low voltage (e.g., logic &#x201c;0&#x201d;) that is received by each logic OR gate (e.g., <b>130</b>) of legs <b>116</b>-<b>124</b>. Since both of the inputs of each OR gate (e.g., <b>130</b>) of legs <b>116</b>-<b>124</b> are at a low voltage (e.g., logic &#x201c;0&#x201d;), each OR gate outputs a low voltage (e.g., logic &#x201c;0&#x201d;) which activates its associated transistor (e.g., <b>128</b>) since the transistor's source is coupled with voltage source <b>126</b>.</p>
<p id="p-0046" num="0045">Furthermore, if the hardware converter module <b>224</b> determines that the PFET ring oscillator <b>102</b> is a typical PFET process corner, it may cause three of legs <b>116</b>-<b>124</b> to be activated by outputting a particular digital signal <b>225</b> via bus <b>133</b>. For instance, if hardware converter module <b>224</b> wants to activate three of legs <b>116</b>-<b>124</b> while maintaining two of them inactive, the hardware converter module <b>224</b> can output a digital signal <b>225</b> that includes a low voltage value (e.g., logic &#x201c;0&#x201d;) for each of the logic OR gates (e.g., <b>130</b>) of legs <b>116</b>, <b>118</b>, and <b>120</b> along with a high voltage value (e.g., logic &#x201c;1&#x201d;) for each of the logic OR gates of legs <b>122</b> and <b>124</b>. Note that when inverter circuit <b>114</b> receives a high voltage (e.g., logic &#x201c;1&#x201d;) from input <b>162</b>, the inverter <b>114</b> can output a low voltage (e.g., logic &#x201c;0&#x201d;) that is received by each logic OR gate (e.g., <b>130</b>) of legs <b>116</b>-<b>124</b>. Since both of the inputs of each OR gate (e.g., <b>130</b>) of legs <b>116</b>, <b>118</b>, and <b>120</b> are at a low voltage (e.g., logic &#x201c;0&#x201d;), each of these OR gates outputs a low voltage (e.g., logic &#x201c;0&#x201d;) which activates its associated transistor (e.g., <b>128</b>) of legs <b>116</b>, <b>118</b>, and <b>120</b> since its source is coupled with V<sub>pwr </sub><b>126</b>. However, since each OR gate of legs <b>122</b> and <b>124</b> has an input at a low voltage (e.g., logic &#x201c;0&#x201d;) and the other input at a high voltage (e.g., logic &#x201c;1&#x201d;), each OR gate of legs <b>122</b> and <b>124</b> outputs a high voltage (e.g., logic &#x201c;1&#x201d;). As such, each transistor of legs <b>122</b> and <b>124</b> remains inactive since its gate is at a high voltage (e.g., logic &#x201c;1&#x201d;) and its source is at V<sub>pwr </sub><b>126</b>. Therefore, hardware converter module <b>224</b> can select the appropriate number of legs <b>116</b>-<b>124</b> to activate in order to tune (or modify) the impedance of output driver <b>226</b>.</p>
<p id="p-0047" num="0046">Within <figref idref="DRAWINGS">FIG. 2</figref>, a counter and latch module <b>108</b> can be coupled to the NFET ring oscillator <b>104</b> to measure its oscillation frequency during a defined or fixed amount of time (or time frame). Once its oscillation frequency has been counted and latched by module <b>108</b>, comparators <b>208</b> and <b>210</b> together with a high count threshold value <b>202</b> and a low count threshold value <b>204</b> can be utilized to convert the count to an indication of the determined NFET process corner. Specifically, once its oscillation frequency has been counted and latched by module <b>108</b>, comparators <b>208</b> and <b>210</b> are each coupled to receive the determined oscillation frequency value. Additionally, input &#x201c;A&#x201d; of comparator <b>208</b> and input &#x201c;B&#x201d; of comparator <b>210</b> are coupled to the output of module <b>108</b>. The high count threshold limit <b>202</b> can be coupled to input &#x201c;B&#x201d; of comparator <b>208</b> while the low count threshold limit <b>204</b> can be coupled to input &#x201c;A&#x201d; of comparator <b>210</b>. The high-count limit <b>202</b> and low count limit <b>204</b> can be stored by one or more registers, but are limited to such. Furthermore, the values of high count limit <b>202</b> and low count limit <b>204</b> can be loaded by software into the one or more registers, or they can each be hard coded values, but are not limited to such. Note that the high-count limit <b>202</b> and low count limit <b>204</b> can be experimentally predetermined.</p>
<p id="p-0048" num="0047">It is appreciated that comparators <b>208</b> and <b>210</b> can output via bus <b>209</b> a two bit signal indicating that the NFET process corner is, but not limited to, fast, typical, or slow. For example, if comparator <b>208</b> determines that the output frequency oscillation value is not less than the high count limit <b>202</b> and comparator <b>210</b> determines that oscillation value is not less than the low count limit <b>204</b>, comparators <b>208</b> and <b>210</b> can each output via bus <b>209</b> a low voltage signal (e.g., logic &#x201c;0&#x201d;) that together can indicate a fast NFET process corner. However, if comparator <b>208</b> determines that the frequency oscillation value is less than the high count limit <b>202</b> and comparator <b>210</b> determines that oscillation value is not less than the low count limit <b>204</b>, comparator <b>208</b> can output via bus <b>209</b> a high voltage (e.g., logic &#x201c;1&#x201d;) and comparator <b>210</b> can output via bus <b>209</b> a low voltage signal (e.g., logic &#x201c;0&#x201d;) that together can indicate a typical NFET process corner. Furthermore, if comparator <b>208</b> determines that the frequency oscillation value is less than the high-count limit <b>202</b> and comparator <b>210</b> determines that oscillation value is less than the low count limit <b>204</b>, comparators <b>208</b> and <b>210</b> can each output via bus <b>209</b> a high voltage (e.g., logic &#x201c;1&#x201d;) that together can indicate a slow NFET process corner. In this manner, comparators <b>208</b> and <b>210</b> can indicate to a hardware converter module <b>228</b> of pull-up structure <b>230</b> of output driver (or stage) <b>226</b> whether the NFET process corner is fast, typical, or slow. Note that the output signals of comparators <b>208</b> and <b>210</b> described above are exemplary.</p>
<p id="p-0049" num="0048">Within <figref idref="DRAWINGS">FIG. 2</figref>, upon reception of an indication of the NFET process corner from comparators <b>208</b> and <b>210</b> via bus <b>209</b>, the hardware converter module <b>228</b> can convert the indicated or determined NFET process corner to a particular number of &#x201c;legs&#x201d; to be activated of pull-down stage <b>230</b>. Then the hardware converter module <b>228</b> can output a digital signal <b>142</b> to &#x201c;legs&#x201d; <b>150</b>, <b>152</b>, <b>154</b>, <b>156</b>, and <b>158</b> via digital bus <b>143</b> as part of the process of activating the particular number of &#x201c;legs&#x201d;. In this manner, hardware converter module <b>228</b> participates in activating the appropriate number of legs <b>150</b>-<b>158</b> in order to tune (or modify) the impedance of output driver <b>226</b>.</p>
<p id="p-0050" num="0049">For example, if the hardware converter module <b>228</b> determines that the NFET ring oscillator <b>104</b> is a fast NFET process corner, it may cause one of &#x201c;legs&#x201d; <b>150</b>-<b>158</b> to be activated while maintaining the other legs inactive by outputting a particular digital signal <b>232</b> via bus <b>143</b>. For instance, if hardware converter module <b>228</b> wants to activate leg <b>150</b> while maintaining legs <b>152</b>-<b>158</b> inactive, the hardware converter module <b>228</b> can output a digital signal <b>232</b> that includes a high voltage value (e.g., logic &#x201c;1&#x201d;) for a logic AND gate <b>144</b> of leg <b>150</b> along with a low voltage value (e.g., logic &#x201c;0&#x201d;) for each of the logic AND gates of legs <b>152</b>-<b>158</b>. Note that when inverter circuit <b>138</b> receives a low voltage (e.g., logic &#x201c;0&#x201d;) from input <b>162</b>, the inverter <b>138</b> can output a high voltage (e.g., logic &#x201c;1&#x201d;) that is received by each logic AND gate (e.g., <b>144</b>) of legs <b>150</b>-<b>158</b>. Since both of the inputs of AND gate <b>144</b> of leg <b>150</b> are high voltage (e.g., logic &#x201c;1&#x201d;), the AND gate <b>144</b> outputs a high voltage (e.g., logic &#x201c;1&#x201d;) which activates its associated transistor <b>146</b> since its source is coupled with a voltage ground (V<sub>gnd</sub>) <b>148</b> having a low voltage value (e.g., logic &#x201c;0&#x201d;). However, since each AND gate of legs <b>152</b>-<b>158</b> has an input at a low voltage (e.g., logic &#x201c;0&#x201d;) and the other input at a high voltage (e.g., logic &#x201c;1&#x201d;), each AND gate of legs <b>152</b>-<b>158</b> outputs a low voltage (e.g., logic &#x201c;0&#x201d;). As such, each transistor of legs <b>152</b>-<b>158</b> remains inactive since its gate is at a low voltage (e.g., logic &#x201c;0&#x201d;) and its source is at a low voltage of V<sub>gnd </sub><b>148</b>.</p>
<p id="p-0051" num="0050">Alternatively, if the hardware converter module <b>228</b> determines that the NFET ring oscillator <b>104</b> is a slow NFET process corner, it may cause all of legs <b>150</b>-<b>158</b> to be activated by outputting a particular digital signal <b>232</b> via bus <b>143</b>. For instance, if hardware converter module <b>228</b> wants to activate legs <b>150</b>-<b>158</b>, the hardware converter module <b>228</b> can output a digital signal <b>232</b> that includes a high voltage value (e.g., logic &#x201c;0&#x201d;) for each of the logic AND gates (e.g., <b>144</b>) of legs <b>150</b>-<b>158</b>. When inverter <b>138</b> receives a low voltage (e.g., logic &#x201c;0&#x201d;) from input <b>162</b>, the inverter <b>138</b> can output a high voltage (e.g., logic &#x201c;1&#x201d;) that is received by each logic AND gate (e.g., <b>144</b>) of legs <b>150</b>-<b>158</b>. Since both of the inputs of each AND gate (e.g., <b>144</b>) of legs <b>150</b>-<b>158</b> are at a high voltage (e.g., logic &#x201c;1&#x201d;), each AND gate outputs a high voltage (e.g., logic &#x201c;1&#x201d;) which activates its associated transistor (e.g., <b>146</b>) since the transistor's source is coupled with V<sub>gnd </sub><b>148</b>.</p>
<p id="p-0052" num="0051">Furthermore, if the hardware converter module <b>228</b> determines that the NFET ring oscillator <b>104</b> is a typical NFET process corner, it may cause three of &#x201c;legs&#x201d; <b>150</b>-<b>158</b> to be activated while maintaining the other two legs inactive by outputting a particular digital signal <b>232</b> via bus <b>143</b>. For instance, if hardware converter module <b>228</b> is going to activate three of legs <b>150</b>-<b>158</b> while maintaining two of them inactive, the hardware converter module <b>228</b> can output a digital signal <b>232</b> that includes a high voltage value (e.g., logic &#x201c;1&#x201d;) for each of the logic AND gates (e.g., <b>144</b>) of legs <b>150</b>, <b>152</b>, and <b>154</b> along with a low voltage value (e.g., logic &#x201c;0&#x201d;) for each of the logic AND gates of legs <b>156</b> and <b>158</b>. Note that when inverter <b>138</b> receives a low voltage (e.g., logic &#x201c;0&#x201d;) from input <b>162</b>, the inverter <b>138</b> can output a high voltage (e.g., logic &#x201c;1&#x201d;) that is received by each logic AND gate (e.g., <b>144</b>) of legs <b>150</b>-<b>158</b>. Since both of the inputs of each AND gate (e.g., <b>144</b>) of legs <b>150</b>, <b>152</b>, and <b>154</b> are high voltage (e.g., logic &#x201c;1&#x201d;), each of these AND gates outputs a high voltage (e.g., logic &#x201c;1&#x201d;) which activates its associated transistor (e.g., <b>146</b>) of legs <b>150</b>, <b>152</b>, and <b>154</b> since its source is coupled with V<sub>gnd </sub><b>148</b>. However, since each AND gate of legs <b>156</b> and <b>158</b> has an input at a low voltage (e.g., logic &#x201c;0&#x201d;) and the other input at a high voltage (e.g., logic &#x201c;1&#x201d;), each AND gate of legs <b>156</b> and <b>158</b> outputs a low voltage (e.g., logic &#x201c;0&#x201d;). As such, each transistor of legs <b>156</b> and <b>158</b> remains inactive since its gate is at a low voltage (e.g., logic &#x201c;0&#x201d;) and its source is at a low voltage of V<sub>gnd </sub><b>148</b>. Therefore, hardware converter module <b>228</b> can select the appropriate number of legs <b>150</b>-<b>158</b> to activate in order to tune (or modify) the impedance of output driver <b>226</b>.</p>
<p id="p-0053" num="0052">In this manner, within <figref idref="DRAWINGS">FIG. 2</figref>, the impedance of output <b>160</b> of output driver <b>226</b> can be controlled or tuned in order to compensate for the determined PFET process corner along with the determined NFET process corner of the fabricated circuitry of system <b>200</b> that includes PFET ring oscillator <b>102</b> and NFET ring oscillator <b>104</b>. As such, the process sensitivity can be reduced or eliminated. Note that this calibration of the impedance can be done at the boot-up or start-up of system <b>200</b>. Moreover, the calibration of the impedance can be performed periodically or continuously, but is not limited to such.</p>
<p id="p-0054" num="0053">Within <figref idref="DRAWINGS">FIG. 2</figref>, one of the advantages of system <b>200</b> is that it can operate for higher performance interfaces. Another advantage of system <b>200</b> is that it does not involve off-chip components and no feedback based calibration loop is needed. Yet another advantage of system <b>200</b> is that it does not involve an additional processing operation such as fuse blowing. Still another advantage of system <b>200</b> is that it can be implemented with a simpler topology and result in possibly smaller area and lower power.</p>
<p id="p-0055" num="0054">The PFET ring oscillator <b>102</b> is coupled with the counter and latch module <b>106</b>, which is coupled with input &#x201c;A&#x201d; of comparator <b>218</b> and input &#x201c;B&#x201d; of comparator <b>220</b>. The high-count value <b>212</b> is coupled with input &#x201c;B&#x201d; of comparator <b>218</b> and the low count value <b>214</b> is coupled with input &#x201c;A&#x201d; of comparator <b>220</b>. The outputs of comparators <b>218</b> and <b>220</b> are coupled with hardware converter module <b>224</b> via bus <b>219</b>. The hardware converter module <b>224</b> is coupled with legs <b>116</b>, <b>118</b>, <b>120</b>, <b>122</b>, and <b>124</b> via bus <b>133</b>. Specifically, hardware converter module <b>224</b> is coupled with a first input terminal of OR gate <b>130</b> of leg <b>116</b>. A second input terminal of the OR gate <b>130</b> of leg <b>116</b> is coupled with inverter <b>114</b>. An output terminal of the OR gate <b>130</b> of leg <b>116</b> is coupled with the gate of transistor <b>128</b>. The source of transistor <b>128</b> is coupled with V<sub>pwr </sub><b>126</b>. The drain of transistor <b>128</b> is coupled with output <b>160</b> and coupled with the drain of each transistor of legs <b>118</b>, <b>120</b>, <b>122</b>, and <b>124</b>. Input <b>162</b> is coupled with inverters <b>114</b> and <b>138</b>. It is understood that the OR gate and transistor of each of legs <b>118</b>, <b>120</b>, <b>122</b>, and <b>124</b> can be coupled in a manner similar to that of leg <b>116</b>. The digital bus <b>133</b> has been implemented as a five bit bus, but can be implemented with a greater or less number of bits.</p>
<p id="p-0056" num="0055">Within <figref idref="DRAWINGS">FIG. 2</figref>, the NFET ring oscillator <b>104</b> is coupled with the counter and latch module <b>108</b>, which is coupled with input &#x201c;A&#x201d; of comparator <b>208</b> and input &#x201c;B&#x201d; of comparator <b>210</b>. The high-count value <b>202</b> is coupled with input &#x201c;B&#x201d; of comparator <b>208</b> and the low count value <b>204</b> is coupled with input &#x201c;A&#x201d; of comparator <b>210</b>. The outputs of comparators <b>208</b> and <b>210</b> are coupled with hardware converter module <b>228</b> via bus <b>209</b>. The hardware converter module <b>228</b> is coupled with legs <b>150</b>, <b>152</b>, <b>154</b>, <b>156</b>, and <b>158</b> via bus <b>143</b>. Specifically, hardware converter module <b>228</b> is coupled with a first input terminal of AND gate <b>144</b> of leg <b>150</b>. A second input terminal of AND gate <b>144</b> is coupled with inverter <b>138</b>. An output terminal of the AND gate <b>144</b> is coupled with the gate of transistor <b>146</b>. The source of transistor <b>146</b> is coupled with V<sub>gnd </sub><b>148</b>. The drain of transistor <b>146</b> is coupled with output <b>160</b> and coupled with the drain of each transistor of legs <b>152</b>, <b>154</b>, <b>156</b>, and <b>158</b>. It is understood that the AND gate and transistor of each of legs <b>152</b>, <b>154</b>, <b>156</b>, and <b>158</b> can be coupled in a manner similar to that of leg <b>150</b>. The digital bus <b>143</b> has been implemented as a five bit bus, but can be implemented with a greater or less number of bits.</p>
<p id="p-0057" num="0056">Note that each of transistors (e.g., <b>128</b> and <b>146</b>) of legs <b>116</b>-<b>124</b> and <b>150</b>-<b>158</b> can be implemented in a wide variety of ways in accordance with embodiments. For example, each of transistors (e.g., <b>128</b> and <b>146</b>) of legs <b>116</b>-<b>124</b> and <b>150</b>-<b>158</b> can be implemented as, but is not limited to, a P-channel MOSFET which is also known as a PMOS or PFET. Furthermore, each of transistors (e.g., <b>128</b> and <b>146</b>) of legs <b>116</b>-<b>124</b> and <b>150</b>-<b>158</b> can be implemented as, but is not limited to, a N-channel MOSFET which is also known as a NMOS or NFET. It is appreciated that each of transistors (e.g., <b>128</b> and <b>146</b>) of legs <b>116</b>-<b>124</b> and <b>150</b>-<b>158</b> can be implemented as, but is not limited to, a PMOS, a NMOS, or any other type of transistor. It is noted that each of transistors (e.g., <b>128</b> and <b>146</b>) of legs <b>116</b>-<b>124</b> and <b>150</b>-<b>158</b> can be referred to as a switching element. Note that a gate, a drain, and a source of a transistor can each be referred to as a terminal of its transistor. Additionally, the gate of a transistor can also be referred to as a control terminal of its transistor.</p>
<p id="p-0058" num="0057">Within <figref idref="DRAWINGS">FIG. 2</figref>, it is understood that the hardware converter modules <b>224</b> and <b>228</b> can each be implemented with hardware in a wide variety of ways. For example, hardware converter modules <b>224</b> and <b>228</b> can each be implemented with computational logic. In another embodiment, hardware converter modules <b>224</b> and <b>228</b> can each be implemented with one or more hardware state machines.</p>
<p id="p-0059" num="0058">It is appreciated that system <b>200</b> may not include all of the elements illustrated by <figref idref="DRAWINGS">FIG. 2</figref>. Furthermore, system <b>200</b> can be implemented to include other elements not shown by <figref idref="DRAWINGS">FIG. 2</figref>. Moreover, each of pull-up stage <b>222</b> and pull-down stage <b>230</b> may not include all of the elements illustrated by <figref idref="DRAWINGS">FIG. 2</figref>. Additionally, each of pull-up stage <b>222</b> and pull-down stage <b>230</b> can be implemented to include other elements not shown by <figref idref="DRAWINGS">FIG. 2</figref>.</p>
<p id="p-0060" num="0059"><figref idref="DRAWINGS">FIG. 3A</figref> is a schematic of an exemplary PFET ring oscillator circuit <b>300</b> in accordance with embodiments. It is appreciated that PFET ring oscillator circuit <b>300</b> can be utilized as an implementation for PFET ring oscillator <b>102</b> of <figref idref="DRAWINGS">FIGS. 1 and 2</figref>. The PFET ring oscillator circuit <b>300</b> includes PFET logic inverter circuits <b>302</b>, <b>304</b>, and <b>306</b> that are coupled in series. Specifically, an output terminal of inverter circuit <b>302</b> is coupled with an input terminal of inverter circuit <b>304</b>. Additionally, an output terminal of inverter circuit <b>304</b> is coupled with an input terminal of inverter circuit <b>306</b>. An output terminal of inverter circuit <b>306</b> is fed back and coupled with an input terminal of inverter circuit <b>302</b>. Note that PFET ring oscillator circuit <b>300</b> can be implemented in a wide variety of ways. For example, the PFET ring oscillator circuit <b>300</b> can be implemented with a greater number of logic inverter circuits than that shown in <figref idref="DRAWINGS">FIG. 3A</figref>.</p>
<p id="p-0061" num="0060"><figref idref="DRAWINGS">FIG. 3B</figref> is a schematic of an exemplary PFET logic inverter circuit <b>350</b> in accordance with embodiments. It is appreciated that PFET logic inverter circuit <b>350</b> can be utilized as an implementation for each of PFET logic inverter circuits <b>302</b>, <b>304</b>, and <b>306</b> of <figref idref="DRAWINGS">FIG. 3A</figref>. It is appreciated that transistor <b>358</b> is on or active. As such, when a high voltage (e.g., logic &#x201c;1&#x201d;) is driven into input <b>352</b>, transistor <b>356</b> is turned off. As such, V<sub>gnd </sub><b>360</b> pulls output <b>362</b> to ground or a low voltage (e.g., logic &#x201c;0&#x201d;). Conversely, when a low voltage (e.g., logic &#x201c;0&#x201d;) is driven into input <b>352</b>, transistor <b>356</b> is turned on (or activated) and V<sub>pwr </sub><b>354</b> pulls output <b>362</b> to the voltage source or a high voltage (e.g., logic &#x201c;1&#x201d;) even though the activated transistor <b>358</b> is trying to pull output <b>362</b> towards ground or a low voltage (e.g., logic &#x201c;0&#x201d;). As such, there is contention, but transistor <b>356</b> is sized to enable V<sub>pwr </sub><b>354</b> to pull output <b>362</b> to the voltage source or a high voltage (e.g., logic &#x201c;1&#x201d;).</p>
<p id="p-0062" num="0061">The PFET logic inverter circuit <b>350</b> includes PFET transistors <b>356</b> and <b>358</b>. The source of transistor <b>356</b> is coupled with V<sub>pwr </sub><b>354</b> while its gate is an input <b>352</b>. The V<sub>pwr </sub><b>354</b> can be a voltage supply and/or a high voltage (e.g., logic &#x201c;1&#x201d;). The drain of transistor <b>356</b> is coupled with output <b>362</b> and to the source of transistor <b>358</b>. The gate and drain of transistor <b>358</b> are each coupled with V<sub>gnd </sub><b>360</b> which can be at ground and/or a low voltage (e.g., logic &#x201c;0&#x201d;).</p>
<p id="p-0063" num="0062"><figref idref="DRAWINGS">FIG. 4A</figref> is a schematic of an exemplary NFET ring oscillator circuit <b>400</b> in accordance with embodiments. It is appreciated that NFET ring oscillator circuit <b>400</b> can be utilized as an implementation for NFET ring oscillator <b>104</b> of <figref idref="DRAWINGS">FIGS. 1 and 2</figref>. The NFET ring oscillator circuit <b>400</b> includes NFET logic inverter circuits <b>402</b>, <b>404</b>, and <b>406</b> that are coupled in series. Specifically, an output terminal of inverter circuit <b>402</b> is coupled with an input terminal of inverter circuit <b>404</b>. Additionally, an output terminal of inverter circuit <b>404</b> is coupled with an input terminal of inverter circuit <b>406</b>. An output terminal of inverter circuit <b>406</b> is fed back and coupled with an input terminal of inverter circuit <b>402</b>. Note that NFET ring oscillator circuit <b>400</b> can be implemented in a wide variety of ways. For example, the NFET ring oscillator circuit <b>400</b> can be implemented with a greater number of logic inverter circuits than that shown in <figref idref="DRAWINGS">FIG. 4A</figref>.</p>
<p id="p-0064" num="0063"><figref idref="DRAWINGS">FIG. 4B</figref> is a schematic of an exemplary NFET logic inverter circuit <b>450</b> in accordance with embodiments. It is understood that NFET logic inverter circuit <b>450</b> can be utilized as an implementation for each of NFET logic inverter circuits <b>402</b>, <b>404</b>, and <b>406</b> of <figref idref="DRAWINGS">FIG. 4A</figref>. It is appreciated that transistor <b>456</b> is on or active. As such, when a low voltage (e.g., logic &#x201c;0&#x201d;) is driven into input <b>452</b>, transistor <b>458</b> is turned off. As such, V<sub>pwr </sub><b>454</b> pulls output <b>462</b> to the voltage source or a high voltage (e.g., logic &#x201c;1&#x201d;). Conversely, when a high voltage (e.g., logic &#x201c;1&#x201d;) is driven into input <b>452</b>, transistor <b>458</b> is turned on (or activated) and V<sub>gnd </sub><b>460</b> pulls output <b>462</b> to ground or a low voltage (e.g., logic &#x201c;0&#x201d;) even though the activated transistor <b>456</b> is trying to pull output <b>462</b> towards the voltage source or a high voltage (e.g., logic &#x201c;1&#x201d;). As such, there is contention, but transistor <b>458</b> is sized to enable V<sub>gnd </sub><b>460</b> to pull output <b>462</b> to ground or a low voltage (e.g., logic &#x201c;0&#x201d;).</p>
<p id="p-0065" num="0064">The NFET logic inverter circuit <b>450</b> includes NFET transistors <b>456</b> and <b>458</b>. The drain and gate of transistor <b>456</b> are each coupled with V<sub>pwr </sub><b>454</b> while its source is coupled with output <b>462</b> and the drain of transistor <b>458</b>. The V<sub>pwr </sub><b>454</b> can be a voltage supply and/or a high voltage (e.g., logic &#x201c;1&#x201d;). The gate of transistor <b>456</b> is an input <b>452</b> while its source is coupled with V<sub>gnd </sub><b>460</b> which can be at ground and/or a low voltage (e.g., logic &#x201c;0&#x201d;).</p>
<p id="p-0066" num="0065"><figref idref="DRAWINGS">FIG. 5</figref> is a flowchart of a method <b>500</b> in accordance with embodiments for controlling impedance of an output driver (or stage). Although specific operations are disclosed in method <b>500</b>, such operations are exemplary. That is, method <b>500</b> may not include all of the operations illustrated by <figref idref="DRAWINGS">FIG. 5</figref>. Alternatively, method <b>500</b> may include various other operations and/or variations of the operations shown by <figref idref="DRAWINGS">FIG. 5</figref>. Likewise, the sequence of the operations of method <b>500</b> can be modified. It is noted that the operations of method <b>500</b> can each be performed by software, by firmware, by hardware, or by any combination thereof.</p>
<p id="p-0067" num="0066">Specifically, a NFET ring oscillator module can be utilized to determine a NFET process corner of an integrated circuit as fabricated that includes the NFET ring oscillator module. Additionally, a PFET ring oscillator module can be utilized to determine a PFET process corner of the integrated circuit as fabricated that includes the PFET ring oscillator module. The impedance of an output driver of the integrated circuit can be adjusted based on the NFET process corner and/or the PFET process corner. In this manner, method <b>500</b> can control the impedance of the output driver (or stage).</p>
<p id="p-0068" num="0067">At operation <b>502</b> of <figref idref="DRAWINGS">FIG. 5</figref>, a NFET ring oscillator module (e.g., <b>104</b>) can be utilized to determine a NFET process corner of an integrated circuit (e.g., <b>100</b> or <b>200</b>) as fabricated that includes the NFET ring oscillator module. It is appreciated that operation <b>502</b> can be implemented in a wide variety of ways. For example, the NFET ring oscillator module can include one or more inverter circuits (e.g., <b>450</b>) that can each include a first NFET (e.g., <b>456</b>) coupled in series with a second NFET (e.g., <b>458</b>). In another embodiment, a frequency of oscillation can be measured of the NFET ring oscillator module as part of determining the NFET process corner. Furthermore, the frequency of oscillation of the NFET ring oscillator module can be compared to one or more limits (e.g., <b>202</b> and/or <b>204</b>) to determine the NFET process corner. Alternatively, the frequency of oscillation of the NFET ring oscillator module can be compared to a lookup table to determine the NFET process corner. It is appreciated that operation <b>502</b> can be implemented in any manner similar to that described herein, but is not limited to such.</p>
<p id="p-0069" num="0068">At operation <b>504</b>, a PFET ring oscillator module (e.g., <b>102</b>) can be utilized to determine a PFET process corner of the integrated circuit (e.g., <b>100</b> or <b>200</b>) as fabricated that includes the PFET ring oscillator module. It is understood that operation <b>504</b> can be implemented in a wide variety of ways. For example, the PFET ring oscillator module can include one or more inverter circuits (e.g., <b>350</b>) that can each include a first PFET (e.g., <b>356</b>) coupled in series with a second PFET (e.g., <b>358</b>). In another embodiment, a frequency of oscillation can be measured of the PFET ring oscillator module as part of determining the PFET process corner. Moreover, the frequency of oscillation of the PFET ring oscillator module can be compared to one or more limits (e.g., <b>212</b> and/or <b>214</b>) to determine the PFET process corner. Alternatively, the frequency of oscillation of the PFET ring oscillator module can be compared to a lookup table to determine the PFET process corner. It is appreciated that operation <b>504</b> can be implemented in any manner similar to that described herein, but is not limited to such. Note that operations <b>502</b> and <b>504</b> can occur concurrently or simultaneously.</p>
<p id="p-0070" num="0069">At operation <b>506</b> of <figref idref="DRAWINGS">FIG. 5</figref>, the impedance of an output driver (e.g., <b>164</b> or <b>226</b>) of the integrated circuit can be adjusted (or altered or changed or modified) based on the determined NFET process corner and/or the determined PFET process corner. It is appreciated that operation <b>506</b> can be implemented in a wide variety of ways. For example, the adjusting of the impedance of the output driver at operation <b>506</b> can include issuing one or more digital signals (e.g., <b>132</b>, <b>142</b>, <b>225</b>, and/or <b>232</b>) based on the determined NFET process corner and/or the determined PFET process corner of the integrated circuit as fabricated. It is appreciated that operation <b>506</b> can be implemented in any manner similar to that described herein, but is not limited to such. At the completion of operation <b>506</b>, process <b>500</b> can be exited.</p>
<p id="p-0071" num="0070"><figref idref="DRAWINGS">FIG. 6</figref> is a flowchart of a method <b>600</b> in accordance with embodiments for controlling impedance of an output driver (or stage). Although specific operations are disclosed in method <b>600</b>, such operations are exemplary. That is, method <b>600</b> may not include all of the operations illustrated by <figref idref="DRAWINGS">FIG. 6</figref>. Alternatively, method <b>600</b> may include various other operations and/or variations of the operations shown by <figref idref="DRAWINGS">FIG. 6</figref>. Likewise, the sequence of the operations of method <b>600</b> can be modified. It is noted that the operations of method <b>600</b> can each be performed by software, by firmware, by hardware, or by any combination thereof.</p>
<p id="p-0072" num="0071">Specifically, a ring oscillator module can be utilized to determine a process corner of an integrated circuit as fabricated that includes the ring oscillator module. The impedance of an output driver of the integrated circuit can be altered based on the process corner of the integrated circuit as fabricated. In this manner, method <b>600</b> can control the impedance of the output driver (or stage).</p>
<p id="p-0073" num="0072">At operation <b>602</b> of <figref idref="DRAWINGS">FIG. 6</figref>, a ring oscillator module (e.g., <b>102</b> or <b>104</b>) can be utilized to determine a process corner of an integrated circuit (e.g., <b>100</b> or <b>200</b>) as fabricated that includes the ring oscillator module. It is appreciated that operation <b>602</b> can be implemented in a wide variety of ways. For example, the ring oscillator module can include one or more inverter circuits (e.g., <b>450</b>) that can each include a first NFET (e.g., <b>456</b>) coupled in series with a second NFET (e.g., <b>458</b>). Alternatively, the ring oscillator module can include one or more inverter circuits (e.g., <b>350</b>) that can each include a first PFET (e.g., <b>356</b>) coupled in series with a second PFET (e.g., <b>358</b>). In another embodiment, a frequency of oscillation can be measured of the ring oscillator module as part of determining the process corner. Furthermore, the frequency of oscillation of the ring oscillator module can be compared to a limit (e.g., <b>202</b>, <b>204</b>, <b>212</b>, or <b>214</b>) to determine the process corner. Alternatively, the frequency of oscillation of the ring oscillator module can be compared to a lookup table to determine the process corner. It is appreciated that operation <b>602</b> can be implemented in any manner similar to that described herein, but is not limited to such.</p>
<p id="p-0074" num="0073">At operation <b>604</b>, the impedance of an output driver (e.g., <b>164</b> or <b>226</b>) of the integrated circuit (e.g., <b>100</b> or <b>200</b>) can be altered (or adjusted or modified or changed) based on the process corner of the integrated circuit as fabricated. It is understood that operation <b>604</b> can be implemented in a wide variety of ways. For example, the altering of the impedance of the output driver at operation <b>604</b> can include issuing one or more digital signals (e.g., <b>132</b>, <b>142</b>, <b>225</b>, and/or <b>232</b>) based on the determined process corner of the integrated circuit as fabricated. It is appreciated that operation <b>604</b> can be implemented in any manner similar to that described herein, but is not limited to such. At the completion of operation <b>604</b>, process <b>600</b> can be exited.</p>
<p id="p-0075" num="0074"><figref idref="DRAWINGS">FIGS. 7A</figref>, <b>7</b>B, and <b>7</b>C each includes an exemplary chart in accordance with embodiments that illustrates current/voltage (I/V) curves for a five legged output stage (e.g., <b>164</b> or <b>226</b>). Note that the &#x201c;optimal&#x201d; number of enabled legs for the five-legged output stage of each of charts <b>700</b>, <b>720</b>, and <b>740</b> is process dependent. For example, within chart <b>700</b> of <figref idref="DRAWINGS">FIG. 7A</figref>, since I/V curve <b>704</b> of a fast process corner of a circuit as fabricated is completely within allowable range <b>702</b>, curve <b>704</b> corresponds to one leg of the output stage being activated in order to provide the desired output stage impedance. However, within chart <b>720</b> of <figref idref="DRAWINGS">FIG. 7B</figref>, since I/V curve <b>724</b> of a typical process corner of a circuit as fabricated is completely within allowable range <b>722</b>, curve <b>724</b> corresponds to two legs of the output stage being activated in order to provide the desired output stage impedance. Additionally, within chart <b>740</b> of <figref idref="DRAWINGS">FIG. 7C</figref>, since I/V curve <b>744</b> of a slow process corner of a circuit as fabricated is completely within allowable range <b>742</b>, curve <b>744</b> corresponds to five legs of the output stage being activated in order to provide the desired output stage impedance.</p>
<p id="p-0076" num="0075">Therefore, it is appreciated that by utilizing an embodiment (e.g., system <b>100</b> or <b>200</b>), once the process corner of the circuit (e.g., <b>100</b> or <b>200</b>) as fabricated is determined or known, then the amount of legs to activate can be known in order to properly tune the impedance of an output driver (e.g., <b>164</b> or <b>226</b>) of the circuit.</p>
<p id="p-0077" num="0076">The foregoing descriptions of specific embodiments have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the disclosure to the precise forms disclosed, and many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the disclosure and its practical application, to thereby enable others skilled in the art to best utilize the disclosure and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the disclosure be defined by the claims appended hereto and their equivalents.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A method, comprising:
<claim-text>determining an operating parameter of an integrated circuit using a first input from an NFET ring oscillator and a second input from a PFET ring oscillator, wherein the first input comprises an NFET oscillating frequency that is independent of PFET-type devices, and wherein the second input comprises a PFET oscillating frequency that is independent of NFET-type devices; and</claim-text>
<claim-text>altering an output impedance of an output driver included in the integrated circuit using the operating parameter.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the operating parameter is associated with a process corner of the integrated circuit.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the process corner is associated with a voltage and a temperature of the integrated circuit.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:
<claim-text>determining a plurality of operating parameters using inputs from the NFET ring oscillator and the PFET ring oscillator; and</claim-text>
<claim-text>altering the output impedance of the output driver using the plurality of operating parameters.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The method of <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the plurality of operating parameters comprise an NFET process corner and a PFET process corner.</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the NFET ring oscillator comprises NFET transistors and excludes PFET transistors, and wherein the PFET ring oscillator comprises PFET transistors and excludes NFET transistors.</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. An apparatus, comprising:
<claim-text>a plurality of ring oscillators, wherein the ring oscillators include an NFET ring oscillator and a PFET ring oscillator; and</claim-text>
<claim-text>at least one component coupled to the plurality of ring oscillators, wherein the at least one component is operable to determine an operating parameter of an integrated circuit using a first input from the NFET ring oscillator and a second input from the PFET ring oscillator, wherein the first input comprises an NFET oscillating frequency that is independent of PFET-type devices, wherein the second input comprises a PFET oscillating frequency that is independent of NFET-type devices, and wherein the at least one component is further operable to alter an output impedance of an output driver included in the integrated circuit using the operating parameter.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. The apparatus of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the operating parameter is associated with a process corner of the integrated circuit.</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. The apparatus of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the process corner is associated with a voltage and a temperature of the integrated circuit.</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. The apparatus of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the operating parameter comprises an NFET process corner.</claim-text>
</claim>
<claim id="CLM-00011" num="00011">
<claim-text>11. The apparatus of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the operating parameter comprises a PFET process corner.</claim-text>
</claim>
<claim id="CLM-00012" num="00012">
<claim-text>12. The apparatus of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the NFET ring oscillator comprises NFET transistors and excludes PFET transistors, and wherein the PFET ring oscillator comprises PFET transistors and excludes NFET transistors.</claim-text>
</claim>
<claim id="CLM-00013" num="00013">
<claim-text>13. An integrated circuit, comprising:
<claim-text>a plurality of ring oscillators, wherein the ring oscillators include an NFET ring oscillator and a PFET ring oscillator;</claim-text>
<claim-text>an output driver; and</claim-text>
<claim-text>at least one component coupled to the plurality of ring oscillators and the output driver, wherein the at least one component is configured to determine an operating parameter of the integrated circuit using a first input from the NFET ring oscillator and a second input from the PFET ring oscillator, wherein the first input comprises an NFET oscillating frequency that is independent of PFET-type devices, wherein the second input comprises a PFET oscillating frequency that is independent of NFET-type devices, and wherein the at least one component is further configured to alter an output impedance of the output driver using the operating parameter.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00014" num="00014">
<claim-text>14. The integrated circuit of <claim-ref idref="CLM-00013">claim 13</claim-ref>, further comprising:
<claim-text>a plurality of measurement components coupled to the plurality of ring oscillators, wherein the measurement components are configured to measure a respective oscillation frequency for a respective ring oscillator from the plurality of ring oscillators.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00015" num="00015">
<claim-text>15. The integrated circuit of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the output driver comprises a pull-up structure and a pull-down structure.</claim-text>
</claim>
<claim id="CLM-00016" num="00016">
<claim-text>16. The integrated circuit of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the operating parameter is associated with a process corner of the integrated circuit.</claim-text>
</claim>
<claim id="CLM-00017" num="00017">
<claim-text>17. The integrated circuit of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the process corner is associated with a voltage and a temperature of the integrated circuit.</claim-text>
</claim>
<claim id="CLM-00018" num="00018">
<claim-text>18. The integrated circuit of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the operating parameter comprises an NFET process corner.</claim-text>
</claim>
<claim id="CLM-00019" num="00019">
<claim-text>19. The integrated circuit of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the operating parameter comprises a PFET process corner.</claim-text>
</claim>
<claim id="CLM-00020" num="00020">
<claim-text>20. The integrated circuit of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the NFET ring oscillator comprises NFET transistors and excludes PFET transistors, and wherein the PFET ring oscillator comprises PFET transistors and excludes NFET transistors. </claim-text>
</claim>
</claims>
</us-patent-grant>
