

================================================================
== Vitis HLS Report for 'hscale_core_polyphase'
================================================================
* Date:           Mon Aug 29 12:25:48 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  4.470 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min |   max   |   Type  |
    +---------+---------+----------+-----------+------+---------+---------+
    |     1127|  2106391|  6.339 us|  11.848 ms|  1127|  2106391|       no|
    +---------+---------+----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |                                                                                     |                                                                          |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                                       Instance                                      |                                  Module                                  |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202  |hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap  |      389|      389|  2.188 us|   2.188 us|  389|   389|       no|
        |grp_hscale_core_polyphase_Pipeline_loop_width_fu_220                                 |hscale_core_polyphase_Pipeline_loop_width                                 |       43|     1947|  0.242 us|  10.952 us|   43|  1947|       no|
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |      736|  2106000|  46 ~ 1950|          -|          -|  16 ~ 1080|        no|
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     97|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   18|    2326|   1972|    -|
|Memory           |        -|    -|      96|     96|    -|
|Multiplexer      |        -|    -|       -|    289|    -|
|Register         |        -|    -|     187|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   18|    2609|   2454|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    8|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                       Instance                                      |                                  Module                                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202  |hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap  |        0|   0|   200|   234|    0|
    |grp_hscale_core_polyphase_Pipeline_loop_width_fu_220                                 |hscale_core_polyphase_Pipeline_loop_width                                 |        0|  18|  2126|  1738|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                |                                                                          |        0|  18|  2326|  1972|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                       Module                       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |FiltCoeff_U    |hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |FiltCoeff_1_U  |hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |FiltCoeff_2_U  |hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |FiltCoeff_3_U  |hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |FiltCoeff_4_U  |hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    |FiltCoeff_5_U  |hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W  |        0|  16|  16|    0|    64|   16|     1|         1024|
    +---------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                                    |        0|  96|  96|    0|   384|   96|     6|         6144|
    +---------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                          Variable Name                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize   |         +|   0|  0|  12|          11|           3|
    |grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_add_ln637  |         +|   0|  0|  12|          11|           3|
    |y_6_fu_325_p2                                                   |         +|   0|  0|  12|          11|           1|
    |empty_46_fu_297_p2                                              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln224_fu_277_p2                                            |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln637_fu_320_p2                                            |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state1                                                 |        or|   0|  0|   2|           1|           1|
    |TotalPixels_fu_283_p3                                           |    select|   0|  0|  11|           1|          11|
    |p_v1_fu_303_p3                                                  |    select|   0|  0|  11|           1|          11|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                           |          |   0|  0|  97|          79|          73|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |FiltCoeff_1_address0   |  14|          3|    6|         18|
    |FiltCoeff_1_ce0        |  14|          3|    1|          3|
    |FiltCoeff_1_we0        |   9|          2|    1|          2|
    |FiltCoeff_2_address0   |  14|          3|    6|         18|
    |FiltCoeff_2_ce0        |  14|          3|    1|          3|
    |FiltCoeff_2_we0        |   9|          2|    1|          2|
    |FiltCoeff_3_address0   |  14|          3|    6|         18|
    |FiltCoeff_3_ce0        |  14|          3|    1|          3|
    |FiltCoeff_3_we0        |   9|          2|    1|          2|
    |FiltCoeff_4_address0   |  14|          3|    6|         18|
    |FiltCoeff_4_ce0        |  14|          3|    1|          3|
    |FiltCoeff_4_we0        |   9|          2|    1|          2|
    |FiltCoeff_5_address0   |  14|          3|    6|         18|
    |FiltCoeff_5_ce0        |  14|          3|    1|          3|
    |FiltCoeff_5_we0        |   9|          2|    1|          2|
    |FiltCoeff_address0     |  14|          3|    6|         18|
    |FiltCoeff_ce0          |  14|          3|    1|          3|
    |FiltCoeff_we0          |   9|          2|    1|          2|
    |ap_NS_fsm              |  31|          6|    1|          6|
    |ap_done                |   9|          2|    1|          2|
    |stream_scaled_write    |   9|          2|    1|          2|
    |stream_upsampled_read  |   9|          2|    1|          2|
    |y_fu_72                |   9|          2|   11|         22|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 289|         62|   63|        172|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                               | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |PixArray_val_V_10_0_fu_104                                                                        |   8|   0|    8|          0|
    |PixArray_val_V_11_0_fu_108                                                                        |   8|   0|    8|          0|
    |PixArray_val_V_12_0_fu_112                                                                        |   8|   0|    8|          0|
    |PixArray_val_V_13_0_fu_116                                                                        |   8|   0|    8|          0|
    |PixArray_val_V_14_0_fu_120                                                                        |   8|   0|    8|          0|
    |PixArray_val_V_15_047_fu_124                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_16_048_fu_128                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_17_049_fu_132                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_18_050_fu_136                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_19_051_fu_140                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_20_052_fu_144                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_21_053_fu_148                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_22_054_fu_152                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_23_055_fu_156                                                                      |   8|   0|    8|          0|
    |PixArray_val_V_3_0_fu_76                                                                          |   8|   0|    8|          0|
    |PixArray_val_V_4_0_fu_80                                                                          |   8|   0|    8|          0|
    |PixArray_val_V_5_0_fu_84                                                                          |   8|   0|    8|          0|
    |PixArray_val_V_6_0_fu_88                                                                          |   8|   0|    8|          0|
    |PixArray_val_V_7_0_fu_92                                                                          |   8|   0|    8|          0|
    |PixArray_val_V_8_0_fu_96                                                                          |   8|   0|    8|          0|
    |PixArray_val_V_9_0_fu_100                                                                         |   8|   0|    8|          0|
    |ap_CS_fsm                                                                                         |   5|   0|    5|          0|
    |ap_done_reg                                                                                       |   1|   0|    1|          0|
    |grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg  |   1|   0|    1|          0|
    |grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg                                 |   1|   0|    1|          0|
    |y_fu_72                                                                                           |  11|   0|   11|          0|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                             | 187|   0|  187|          0|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  hscale_core_polyphase|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  hscale_core_polyphase|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  hscale_core_polyphase|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  hscale_core_polyphase|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  hscale_core_polyphase|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  hscale_core_polyphase|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  hscale_core_polyphase|  return value|
|stream_upsampled_dout            |   in|   24|     ap_fifo|       stream_upsampled|       pointer|
|stream_upsampled_num_data_valid  |   in|    5|     ap_fifo|       stream_upsampled|       pointer|
|stream_upsampled_fifo_cap        |   in|    5|     ap_fifo|       stream_upsampled|       pointer|
|stream_upsampled_empty_n         |   in|    1|     ap_fifo|       stream_upsampled|       pointer|
|stream_upsampled_read            |  out|    1|     ap_fifo|       stream_upsampled|       pointer|
|Height                           |   in|   16|     ap_none|                 Height|       pointer|
|WidthIn                          |   in|   16|     ap_none|                WidthIn|       pointer|
|WidthOut                         |   in|   16|     ap_none|               WidthOut|       pointer|
|hfltCoeff_address0               |  out|    9|   ap_memory|              hfltCoeff|         array|
|hfltCoeff_ce0                    |  out|    1|   ap_memory|              hfltCoeff|         array|
|hfltCoeff_q0                     |   in|   16|   ap_memory|              hfltCoeff|         array|
|phasesH_address0                 |  out|   11|   ap_memory|                phasesH|         array|
|phasesH_ce0                      |  out|    1|   ap_memory|                phasesH|         array|
|phasesH_q0                       |   in|    9|   ap_memory|                phasesH|         array|
|stream_scaled_din                |  out|   24|     ap_fifo|          stream_scaled|       pointer|
|stream_scaled_num_data_valid     |   in|    5|     ap_fifo|          stream_scaled|       pointer|
|stream_scaled_fifo_cap           |   in|    5|     ap_fifo|          stream_scaled|       pointer|
|stream_scaled_full_n             |   in|    1|     ap_fifo|          stream_scaled|       pointer|
|stream_scaled_write              |  out|    1|     ap_fifo|          stream_scaled|       pointer|
+---------------------------------+-----+-----+------------+-----------------------+--------------+

