INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/bounded_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bounded_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/rapid_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/cpu_ifetch_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_ifetch_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/cpu_memory_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_memory_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/decoder_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/display_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/execute_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/lcd_display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_display
INFO: [VRFC 10-311] analyzing module lcd_dsp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/memory_managment_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_managment_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rapid_soc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/rapid_x_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rapid_x_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/segment_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/vga_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sim_1/new/soc_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
