module dff_B(clk, reset,q, q_bar, d);
  input clk, reset;
  input d;
  output q, q_bar;
  reg q, q_bar;
  // do I make q a q_bar or use my assign operation
  
  always @ (posedge clk)
  begin
    if (reset) begin
      q <= 0;
      q_bar <= 1;
    end
    //else if (enable) begin
    q <= d;
    q_bar <= ~d;
    
  end  
endmodule
    
