
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: B[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[1] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.002208    0.016216    0.007406    2.007406 v B[0] (in)
                                                         B[0] (net)
                      0.016216    0.000000    2.007406 v input3/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.018148    0.194855    0.366653    2.374058 v input3/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net3 (net)
                      0.194870    0.001882    2.375941 v _7_/B (sky130_fd_sc_hd__or4bb_1)
     1    0.003546    0.179422    1.151219    3.527159 v _7_/X (sky130_fd_sc_hd__or4bb_1)
                                                         _1_ (net)
                      0.179422    0.000147    3.527307 v _8_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.014068    0.164929    0.342063    3.869370 v _8_/X (sky130_fd_sc_hd__o211a_1)
                                                         net6 (net)
                      0.164943    0.001652    3.871022 v output6/A (sky130_fd_sc_hd__buf_2)
     1    0.034104    0.165603    0.388929    4.259951 v output6/X (sky130_fd_sc_hd__buf_2)
                                                         P[1] (net)
                      0.165618    0.001641    4.261591 v P[1] (out)
                                              4.261591   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -4.261591   data arrival time
---------------------------------------------------------------------------------------------
                                              3.488408   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
