#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5614ff1ccc40 .scope module, "processor_tb" "processor_tb" 2 18;
 .timescale -9 -12;
v0x5614ff246950_0 .var "clk", 0 0;
v0x5614ff246a10_0 .net "instr_opcode", 5 0, L_0x5614ff257600;  1 drivers
v0x5614ff246ad0_0 .var/i "passedTests", 31 0;
v0x5614ff246b90_0 .net "prog_count", 31 0, L_0x5614ff20d8c0;  1 drivers
v0x5614ff246c50_0 .net "reg1_addr", 4 0, L_0x5614ff2576f0;  1 drivers
v0x5614ff246d90_0 .net "reg1_data", 31 0, L_0x5614ff258aa0;  1 drivers
v0x5614ff246e50_0 .net "reg2_addr", 4 0, L_0x5614ff257790;  1 drivers
v0x5614ff246f10_0 .net "reg2_data", 31 0, L_0x5614ff258cf0;  1 drivers
v0x5614ff247060_0 .var "rst", 0 0;
v0x5614ff247220_0 .var/i "totalTests", 31 0;
v0x5614ff247300_0 .net "write_reg_addr", 4 0, L_0x5614ff224260;  1 drivers
v0x5614ff2473c0_0 .net "write_reg_data", 31 0, L_0x5614ff259830;  1 drivers
E_0x5614ff1d2b80 .event negedge, v0x5614ff2206b0_0;
S_0x5614ff208eb0 .scope module, "uut" "processor" 2 42, 3 18 0, S_0x5614ff1ccc40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "prog_count";
    .port_info 3 /OUTPUT 6 "instr_opcode";
    .port_info 4 /OUTPUT 5 "reg1_addr";
    .port_info 5 /OUTPUT 32 "reg1_data";
    .port_info 6 /OUTPUT 5 "reg2_addr";
    .port_info 7 /OUTPUT 32 "reg2_data";
    .port_info 8 /OUTPUT 5 "write_reg_addr";
    .port_info 9 /OUTPUT 32 "write_reg_data";
P_0x5614ff21aee0 .param/str "MEM_FILE" 0 3 18, "individualInstructions.coe";
P_0x5614ff21af20 .param/l "WORD_SIZE" 0 3 18, +C4<00000000000000000000000000100000>;
L_0x5614ff20d8c0 .functor BUFZ 32, v0x5614ff21f080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5614ff224260 .functor BUFZ 5, L_0x5614ff258db0, C4<00000>, C4<00000>, C4<00000>;
L_0x5614ff258850 .functor AND 1, v0x5614ff2406e0_0, v0x5614ff2400b0_0, C4<1>, C4<1>;
L_0x7fc30a117018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5614ff2447e0_0 .net/2u *"_ivl_0", 31 0, L_0x7fc30a117018;  1 drivers
v0x5614ff2448e0_0 .net *"_ivl_15", 15 0, L_0x5614ff257970;  1 drivers
v0x5614ff2449c0_0 .net *"_ivl_16", 255 0, L_0x5614ff257a10;  1 drivers
v0x5614ff244a80_0 .net *"_ivl_19", 15 0, L_0x5614ff257e20;  1 drivers
v0x5614ff244b60_0 .net *"_ivl_20", 271 0, L_0x5614ff257ec0;  1 drivers
v0x5614ff244c90_0 .net *"_ivl_33", 0 0, L_0x5614ff259010;  1 drivers
v0x5614ff244d70_0 .net *"_ivl_34", 15 0, L_0x5614ff2590b0;  1 drivers
v0x5614ff244e50_0 .net *"_ivl_37", 15 0, L_0x5614ff259610;  1 drivers
v0x5614ff244f30_0 .net "add_alu_output", 31 0, v0x5614ff20d9e0_0;  1 drivers
v0x5614ff244ff0_0 .net "add_mux_output", 31 0, L_0x5614ff2599f0;  1 drivers
v0x5614ff2450b0_0 .net "alu_alu_output", 31 0, v0x5614ff23fcf0_0;  1 drivers
v0x5614ff2451a0_0 .net "alu_op", 1 0, v0x5614ff240560_0;  1 drivers
v0x5614ff2452b0_0 .net "alu_out", 3 0, v0x5614ff23f6e0_0;  1 drivers
v0x5614ff2453c0_0 .net "alu_src", 0 0, v0x5614ff240640_0;  1 drivers
v0x5614ff2454b0_0 .net "branch", 0 0, v0x5614ff2406e0_0;  1 drivers
v0x5614ff245550_0 .net "clk", 0 0, v0x5614ff246950_0;  1 drivers
v0x5614ff2455f0_0 .net "curr_pc", 31 0, v0x5614ff21f080_0;  1 drivers
v0x5614ff245690_0 .net "immediate", 31 0, L_0x5614ff257fb0;  1 drivers
v0x5614ff245750_0 .net "instr_opcode", 5 0, L_0x5614ff257600;  alias, 1 drivers
v0x5614ff2457f0_0 .net "instruction", 31 0, L_0x5614ff2242d0;  1 drivers
v0x5614ff245890_0 .net "mem_read", 0 0, v0x5614ff240890_0;  1 drivers
v0x5614ff245930_0 .net "mem_to_reg", 0 0, v0x5614ff2409a0_0;  1 drivers
v0x5614ff245a20_0 .net "mem_write", 0 0, v0x5614ff240a60_0;  1 drivers
v0x5614ff245b10_0 .net "next_pc", 31 0, L_0x5614ff257490;  1 drivers
v0x5614ff245bb0_0 .net "prog_count", 31 0, L_0x5614ff20d8c0;  alias, 1 drivers
v0x5614ff245c50_0 .net "read_data", 31 0, L_0x5614ff258500;  1 drivers
v0x5614ff245d60_0 .net "reg1_addr", 4 0, L_0x5614ff2576f0;  alias, 1 drivers
v0x5614ff245e20_0 .net "reg1_data", 31 0, L_0x5614ff258aa0;  alias, 1 drivers
v0x5614ff245f10_0 .net "reg2_addr", 4 0, L_0x5614ff257790;  alias, 1 drivers
v0x5614ff246020_0 .net "reg2_data", 31 0, L_0x5614ff258cf0;  alias, 1 drivers
v0x5614ff2460e0_0 .net "reg_dst", 0 0, v0x5614ff240b20_0;  1 drivers
v0x5614ff2461d0_0 .net "reg_mux_output_wire", 31 0, L_0x5614ff258f70;  1 drivers
v0x5614ff2462e0_0 .net "reg_write", 0 0, v0x5614ff240be0_0;  1 drivers
v0x5614ff2463d0_0 .net "rst", 0 0, v0x5614ff247060_0;  1 drivers
v0x5614ff246470_0 .net "write_reg_addr", 4 0, L_0x5614ff224260;  alias, 1 drivers
v0x5614ff246530_0 .net "write_reg_data", 31 0, L_0x5614ff259830;  alias, 1 drivers
v0x5614ff246620_0 .net "write_reg_mux_out", 4 0, L_0x5614ff258db0;  1 drivers
v0x5614ff246730_0 .net "zero", 0 0, v0x5614ff2400b0_0;  1 drivers
L_0x5614ff257490 .arith/sum 32, v0x5614ff21f080_0, L_0x7fc30a117018;
L_0x5614ff257600 .part L_0x5614ff2242d0, 26, 6;
L_0x5614ff2576f0 .part L_0x5614ff2242d0, 21, 5;
L_0x5614ff257790 .part L_0x5614ff2242d0, 16, 5;
L_0x5614ff257970 .part L_0x5614ff2242d0, 0, 16;
LS_0x5614ff257a10_0_0 .concat [ 16 16 16 16], L_0x5614ff257970, L_0x5614ff257970, L_0x5614ff257970, L_0x5614ff257970;
LS_0x5614ff257a10_0_4 .concat [ 16 16 16 16], L_0x5614ff257970, L_0x5614ff257970, L_0x5614ff257970, L_0x5614ff257970;
LS_0x5614ff257a10_0_8 .concat [ 16 16 16 16], L_0x5614ff257970, L_0x5614ff257970, L_0x5614ff257970, L_0x5614ff257970;
LS_0x5614ff257a10_0_12 .concat [ 16 16 16 16], L_0x5614ff257970, L_0x5614ff257970, L_0x5614ff257970, L_0x5614ff257970;
L_0x5614ff257a10 .concat [ 64 64 64 64], LS_0x5614ff257a10_0_0, LS_0x5614ff257a10_0_4, LS_0x5614ff257a10_0_8, LS_0x5614ff257a10_0_12;
L_0x5614ff257e20 .part L_0x5614ff2242d0, 0, 16;
L_0x5614ff257ec0 .concat [ 16 256 0 0], L_0x5614ff257e20, L_0x5614ff257a10;
L_0x5614ff257fb0 .part L_0x5614ff257ec0, 0, 32;
L_0x5614ff2585c0 .part v0x5614ff21f080_0, 2, 8;
L_0x5614ff258710 .part v0x5614ff23fcf0_0, 0, 8;
L_0x5614ff2587b0 .part L_0x5614ff2242d0, 0, 6;
L_0x5614ff259010 .part L_0x5614ff2242d0, 15, 1;
LS_0x5614ff2590b0_0_0 .concat [ 1 1 1 1], L_0x5614ff259010, L_0x5614ff259010, L_0x5614ff259010, L_0x5614ff259010;
LS_0x5614ff2590b0_0_4 .concat [ 1 1 1 1], L_0x5614ff259010, L_0x5614ff259010, L_0x5614ff259010, L_0x5614ff259010;
LS_0x5614ff2590b0_0_8 .concat [ 1 1 1 1], L_0x5614ff259010, L_0x5614ff259010, L_0x5614ff259010, L_0x5614ff259010;
LS_0x5614ff2590b0_0_12 .concat [ 1 1 1 1], L_0x5614ff259010, L_0x5614ff259010, L_0x5614ff259010, L_0x5614ff259010;
L_0x5614ff2590b0 .concat [ 4 4 4 4], LS_0x5614ff2590b0_0_0, LS_0x5614ff2590b0_0_4, LS_0x5614ff2590b0_0_8, LS_0x5614ff2590b0_0_12;
L_0x5614ff259610 .part L_0x5614ff2242d0, 0, 16;
L_0x5614ff2596b0 .concat [ 16 16 0 0], L_0x5614ff259610, L_0x5614ff2590b0;
S_0x5614ff20de40 .scope module, "PCRegister" "gen_register" 3 69, 4 25 0, S_0x5614ff208eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x5614ff1d79f0 .param/l "WORD_SIZE" 0 4 27, +C4<00000000000000000000000000100000>;
v0x5614ff21c4e0_0 .net "clk", 0 0, v0x5614ff246950_0;  alias, 1 drivers
v0x5614ff21da30_0 .net "data_in", 31 0, L_0x5614ff257490;  alias, 1 drivers
v0x5614ff21f080_0 .var "data_out", 31 0;
v0x5614ff2206b0_0 .net "rst", 0 0, v0x5614ff247060_0;  alias, 1 drivers
L_0x7fc30a117060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5614ff221a30_0 .net "write_en", 0 0, L_0x7fc30a117060;  1 drivers
E_0x5614ff1d2d50 .event posedge, v0x5614ff21c4e0_0, v0x5614ff2206b0_0;
S_0x5614ff1c0680 .scope module, "add_alu_pc" "alu" 3 148, 5 29 0, S_0x5614ff208eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_0x7fc30a1171c8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5614ff222e60_0 .net "alu_control_in", 3 0, L_0x7fc30a1171c8;  1 drivers
v0x5614ff20d9e0_0 .var "alu_result_out", 31 0;
v0x5614ff23e810_0 .net "channel_a_in", 31 0, v0x5614ff21f080_0;  alias, 1 drivers
v0x5614ff23e910_0 .net "channel_b_in", 31 0, L_0x5614ff257fb0;  alias, 1 drivers
v0x5614ff23e9d0_0 .var "temp", 31 0;
v0x5614ff23eb00_0 .var "zero_out", 0 0;
E_0x5614ff1d3540 .event edge, v0x5614ff222e60_0, v0x5614ff21f080_0, v0x5614ff23e910_0, v0x5614ff23e9d0_0;
S_0x5614ff23ec60 .scope module, "add_mux" "mux_2_1" 3 155, 6 25 0, S_0x5614ff208eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x5614ff23ee40 .param/l "WORD_SIZE" 0 6 28, +C4<00000000000000000000000000100000>;
v0x5614ff23ef40_0 .net "data_out", 31 0, L_0x5614ff2599f0;  alias, 1 drivers
v0x5614ff23f020_0 .net "datain1", 31 0, v0x5614ff21f080_0;  alias, 1 drivers
v0x5614ff23f130_0 .net "datain2", 31 0, v0x5614ff20d9e0_0;  alias, 1 drivers
v0x5614ff23f200_0 .net "select_in", 0 0, L_0x5614ff258850;  1 drivers
L_0x5614ff2599f0 .functor MUXZ 32, v0x5614ff21f080_0, v0x5614ff20d9e0_0, L_0x5614ff258850, C4<>;
S_0x5614ff23f350 .scope module, "alu_contr" "alu_control" 3 88, 7 27 0, S_0x5614ff208eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "instruction_5_0";
    .port_info 2 /OUTPUT 4 "alu_out";
v0x5614ff23f5e0_0 .net "alu_op", 1 0, v0x5614ff240560_0;  alias, 1 drivers
v0x5614ff23f6e0_0 .var "alu_out", 3 0;
v0x5614ff23f7c0_0 .net "instruction_5_0", 5 0, L_0x5614ff2587b0;  1 drivers
E_0x5614ff1b9c10 .event edge, v0x5614ff23f5e0_0, v0x5614ff23f7c0_0;
S_0x5614ff23f900 .scope module, "alu_control_unit" "alu" 3 132, 5 29 0, S_0x5614ff208eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
v0x5614ff23fbe0_0 .net "alu_control_in", 3 0, v0x5614ff23f6e0_0;  alias, 1 drivers
v0x5614ff23fcf0_0 .var "alu_result_out", 31 0;
v0x5614ff23fdb0_0 .net "channel_a_in", 31 0, L_0x5614ff258aa0;  alias, 1 drivers
v0x5614ff23fea0_0 .net "channel_b_in", 31 0, L_0x5614ff258f70;  alias, 1 drivers
v0x5614ff23ff80_0 .var "temp", 31 0;
v0x5614ff2400b0_0 .var "zero_out", 0 0;
E_0x5614ff224530 .event edge, v0x5614ff23f6e0_0, v0x5614ff23fdb0_0, v0x5614ff23fea0_0, v0x5614ff23ff80_0;
S_0x5614ff240210 .scope module, "control_instr_31_26" "control_unit" 3 106, 8 27 0, S_0x5614ff208eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x5614ff240560_0 .var "alu_op", 1 0;
v0x5614ff240640_0 .var "alu_src", 0 0;
v0x5614ff2406e0_0 .var "branch", 0 0;
v0x5614ff2407b0_0 .net "instr_op", 5 0, L_0x5614ff257600;  alias, 1 drivers
v0x5614ff240890_0 .var "mem_read", 0 0;
v0x5614ff2409a0_0 .var "mem_to_reg", 0 0;
v0x5614ff240a60_0 .var "mem_write", 0 0;
v0x5614ff240b20_0 .var "reg_dst", 0 0;
v0x5614ff240be0_0 .var "reg_write", 0 0;
E_0x5614ff2245d0 .event edge, v0x5614ff2407b0_0;
S_0x5614ff240dc0 .scope module, "cpu_Reg" "cpu_registers" 3 94, 9 28 0, S_0x5614ff208eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "read_register_1";
    .port_info 4 /INPUT 5 "read_register_2";
    .port_info 5 /INPUT 5 "write_register";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
L_0x5614ff258aa0 .functor BUFZ 32, L_0x5614ff2588c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5614ff258cf0 .functor BUFZ 32, L_0x5614ff258b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5614ff241100 .array "RFILE", 0 31, 31 0;
v0x5614ff2411e0_0 .net *"_ivl_0", 31 0, L_0x5614ff2588c0;  1 drivers
v0x5614ff2412c0_0 .net *"_ivl_10", 6 0, L_0x5614ff258bb0;  1 drivers
L_0x7fc30a117180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5614ff241380_0 .net *"_ivl_13", 1 0, L_0x7fc30a117180;  1 drivers
v0x5614ff241460_0 .net *"_ivl_2", 6 0, L_0x5614ff258960;  1 drivers
L_0x7fc30a117138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5614ff241590_0 .net *"_ivl_5", 1 0, L_0x7fc30a117138;  1 drivers
v0x5614ff241670_0 .net *"_ivl_8", 31 0, L_0x5614ff258b10;  1 drivers
v0x5614ff241750_0 .net "clk", 0 0, v0x5614ff246950_0;  alias, 1 drivers
v0x5614ff2417f0_0 .var/i "i", 31 0;
v0x5614ff241940_0 .net "read_data_1", 31 0, L_0x5614ff258aa0;  alias, 1 drivers
v0x5614ff241a30_0 .net "read_data_2", 31 0, L_0x5614ff258cf0;  alias, 1 drivers
v0x5614ff241af0_0 .net "read_register_1", 4 0, L_0x5614ff2576f0;  alias, 1 drivers
v0x5614ff241bd0_0 .net "read_register_2", 4 0, L_0x5614ff257790;  alias, 1 drivers
v0x5614ff241cb0_0 .net "reg_write", 0 0, v0x5614ff240be0_0;  alias, 1 drivers
v0x5614ff241d80_0 .net "rst", 0 0, v0x5614ff247060_0;  alias, 1 drivers
v0x5614ff241e50_0 .net "write_data", 31 0, L_0x5614ff259830;  alias, 1 drivers
v0x5614ff241ef0_0 .net "write_register", 4 0, L_0x5614ff258db0;  alias, 1 drivers
E_0x5614ff241080 .event posedge, v0x5614ff21c4e0_0;
L_0x5614ff2588c0 .array/port v0x5614ff241100, L_0x5614ff258960;
L_0x5614ff258960 .concat [ 5 2 0 0], L_0x5614ff2576f0, L_0x7fc30a117138;
L_0x5614ff258b10 .array/port v0x5614ff241100, L_0x5614ff258bb0;
L_0x5614ff258bb0 .concat [ 5 2 0 0], L_0x5614ff257790, L_0x7fc30a117180;
S_0x5614ff2420f0 .scope module, "data_mem_mux" "mux_2_1" 3 140, 6 25 0, S_0x5614ff208eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x5614ff242280 .param/l "WORD_SIZE" 0 6 28, +C4<00000000000000000000000000100000>;
v0x5614ff242380_0 .net "data_out", 31 0, L_0x5614ff259830;  alias, 1 drivers
v0x5614ff242490_0 .net "datain1", 31 0, v0x5614ff23fcf0_0;  alias, 1 drivers
v0x5614ff242560_0 .net "datain2", 31 0, L_0x5614ff258500;  alias, 1 drivers
v0x5614ff242630_0 .net "select_in", 0 0, v0x5614ff2409a0_0;  alias, 1 drivers
L_0x5614ff259830 .functor MUXZ 32, v0x5614ff23fcf0_0, L_0x5614ff258500, v0x5614ff2409a0_0, C4<>;
S_0x5614ff242790 .scope module, "instructionMemory" "cpumemory" 3 77, 10 28 0, S_0x5614ff208eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "instr_read_address";
    .port_info 3 /OUTPUT 32 "instr_instruction";
    .port_info 4 /INPUT 1 "data_mem_write";
    .port_info 5 /INPUT 8 "data_address";
    .port_info 6 /INPUT 32 "data_write_data";
    .port_info 7 /OUTPUT 32 "data_read_data";
P_0x5614ff242970 .param/str "FILENAME" 0 10 28, "init.coe";
P_0x5614ff2429b0 .param/l "WORD_SIZE" 0 10 28, +C4<00000000000000000000000000100000>;
L_0x5614ff2242d0 .functor BUFZ 32, L_0x5614ff2580f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5614ff258500 .functor BUFZ 32, L_0x5614ff258320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5614ff242c20_0 .net *"_ivl_0", 31 0, L_0x5614ff2580f0;  1 drivers
v0x5614ff242d20_0 .net *"_ivl_10", 9 0, L_0x5614ff2583c0;  1 drivers
L_0x7fc30a1170f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5614ff242e00_0 .net *"_ivl_13", 1 0, L_0x7fc30a1170f0;  1 drivers
v0x5614ff242ef0_0 .net *"_ivl_2", 9 0, L_0x5614ff258190;  1 drivers
L_0x7fc30a1170a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5614ff242fd0_0 .net *"_ivl_5", 1 0, L_0x7fc30a1170a8;  1 drivers
v0x5614ff243100_0 .net *"_ivl_8", 31 0, L_0x5614ff258320;  1 drivers
v0x5614ff2431e0 .array "buff", 0 255, 31 0;
v0x5614ff2432a0_0 .net "clk", 0 0, v0x5614ff246950_0;  alias, 1 drivers
v0x5614ff243390_0 .net "data_address", 7 0, L_0x5614ff258710;  1 drivers
v0x5614ff243470_0 .net "data_mem_write", 0 0, v0x5614ff240a60_0;  alias, 1 drivers
v0x5614ff243510_0 .net "data_read_data", 31 0, L_0x5614ff258500;  alias, 1 drivers
v0x5614ff2435b0_0 .net "data_write_data", 31 0, L_0x5614ff258cf0;  alias, 1 drivers
v0x5614ff243680_0 .net "instr_instruction", 31 0, L_0x5614ff2242d0;  alias, 1 drivers
v0x5614ff243740_0 .net "instr_read_address", 7 0, L_0x5614ff2585c0;  1 drivers
v0x5614ff243820_0 .net "rst", 0 0, v0x5614ff247060_0;  alias, 1 drivers
L_0x5614ff2580f0 .array/port v0x5614ff2431e0, L_0x5614ff258190;
L_0x5614ff258190 .concat [ 8 2 0 0], L_0x5614ff2585c0, L_0x7fc30a1170a8;
L_0x5614ff258320 .array/port v0x5614ff2431e0, L_0x5614ff2583c0;
L_0x5614ff2583c0 .concat [ 8 2 0 0], L_0x5614ff258710, L_0x7fc30a1170f0;
S_0x5614ff243a10 .scope module, "registers_to_alu_mux" "mux_2_1" 3 125, 6 25 0, S_0x5614ff208eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x5614ff243ba0 .param/l "WORD_SIZE" 0 6 28, +C4<00000000000000000000000000100000>;
v0x5614ff243d00_0 .net "data_out", 31 0, L_0x5614ff258f70;  alias, 1 drivers
v0x5614ff243e10_0 .net "datain1", 31 0, L_0x5614ff258cf0;  alias, 1 drivers
v0x5614ff243f00_0 .net "datain2", 31 0, L_0x5614ff2596b0;  1 drivers
v0x5614ff243fc0_0 .net "select_in", 0 0, v0x5614ff240640_0;  alias, 1 drivers
L_0x5614ff258f70 .functor MUXZ 32, L_0x5614ff258cf0, L_0x5614ff2596b0, v0x5614ff240640_0, C4<>;
S_0x5614ff244120 .scope module, "write_reg_mux" "mux_2_1" 3 118, 6 25 0, S_0x5614ff208eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 5 "datain1";
    .port_info 2 /INPUT 5 "datain2";
    .port_info 3 /OUTPUT 5 "data_out";
P_0x5614ff244300 .param/l "WORD_SIZE" 0 6 28, +C4<00000000000000000000000000000101>;
v0x5614ff2443d0_0 .net "data_out", 4 0, L_0x5614ff258db0;  alias, 1 drivers
v0x5614ff2444e0_0 .net "datain1", 4 0, L_0x5614ff257790;  alias, 1 drivers
v0x5614ff2445b0_0 .net "datain2", 4 0, L_0x5614ff224260;  alias, 1 drivers
v0x5614ff244680_0 .net "select_in", 0 0, v0x5614ff240b20_0;  alias, 1 drivers
L_0x5614ff258db0 .functor MUXZ 5, L_0x5614ff257790, L_0x5614ff224260, v0x5614ff240b20_0, C4<>;
    .scope S_0x5614ff20de40;
T_0 ;
    %wait E_0x5614ff1d2d50;
    %load/vec4 v0x5614ff2206b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5614ff21f080_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5614ff21c4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5614ff221a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5614ff21da30_0;
    %assign/vec4 v0x5614ff21f080_0, 0;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5614ff242790;
T_1 ;
    %vpi_call 10 46 "$readmemb", P_0x5614ff242970, v0x5614ff2431e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5614ff242790;
T_2 ;
    %wait E_0x5614ff241080;
    %load/vec4 v0x5614ff243470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5614ff2435b0_0;
    %load/vec4 v0x5614ff243390_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5614ff2431e0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5614ff23f350;
T_3 ;
    %wait E_0x5614ff1b9c10;
    %load/vec4 v0x5614ff23f5e0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5614ff23f6e0_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5614ff23f5e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5614ff23f6e0_0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5614ff23f7c0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5614ff23f6e0_0, 0, 4;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5614ff23f6e0_0, 0, 4;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5614ff23f6e0_0, 0, 4;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5614ff23f6e0_0, 0, 4;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5614ff23f6e0_0, 0, 4;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5614ff23f6e0_0, 0, 4;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5614ff23f6e0_0, 0, 4;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5614ff240dc0;
T_4 ;
    %wait E_0x5614ff241080;
    %load/vec4 v0x5614ff241d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614ff2417f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5614ff2417f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5614ff2417f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff241100, 0, 4;
    %load/vec4 v0x5614ff2417f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614ff2417f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5614ff241cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5614ff241e50_0;
    %load/vec4 v0x5614ff241ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5614ff241100, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5614ff240210;
T_5 ;
    %wait E_0x5614ff2245d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff240b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff2406e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff240890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff2409a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5614ff240560_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff240a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff240640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff240be0_0, 0, 1;
    %load/vec4 v0x5614ff2407b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff2406e0_0, 0, 1;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff240b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff240be0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5614ff240560_0, 0, 2;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff240640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff240be0_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff240640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff2409a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff240be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff240890_0, 0, 1;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff240640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff240a60_0, 0, 1;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff240b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff2406e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5614ff240560_0, 0, 2;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5614ff23f900;
T_6 ;
    %wait E_0x5614ff224530;
    %load/vec4 v0x5614ff23fbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614ff23ff80_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x5614ff23fdb0_0;
    %load/vec4 v0x5614ff23fea0_0;
    %and;
    %store/vec4 v0x5614ff23ff80_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x5614ff23fdb0_0;
    %load/vec4 v0x5614ff23fea0_0;
    %or;
    %store/vec4 v0x5614ff23ff80_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x5614ff23fdb0_0;
    %load/vec4 v0x5614ff23fea0_0;
    %add;
    %store/vec4 v0x5614ff23ff80_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x5614ff23fdb0_0;
    %load/vec4 v0x5614ff23fea0_0;
    %sub;
    %store/vec4 v0x5614ff23ff80_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x5614ff23fdb0_0;
    %load/vec4 v0x5614ff23fea0_0;
    %or;
    %inv;
    %store/vec4 v0x5614ff23ff80_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x5614ff23fdb0_0;
    %load/vec4 v0x5614ff23fea0_0;
    %cmp/u;
    %jmp/0xz  T_6.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5614ff23ff80_0, 0, 32;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614ff23ff80_0, 0, 32;
T_6.9 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5614ff23ff80_0;
    %store/vec4 v0x5614ff23fcf0_0, 0, 32;
    %load/vec4 v0x5614ff23ff80_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %pad/s 1;
    %store/vec4 v0x5614ff2400b0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5614ff1c0680;
T_7 ;
    %wait E_0x5614ff1d3540;
    %load/vec4 v0x5614ff222e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614ff23e9d0_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x5614ff23e810_0;
    %load/vec4 v0x5614ff23e910_0;
    %and;
    %store/vec4 v0x5614ff23e9d0_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x5614ff23e810_0;
    %load/vec4 v0x5614ff23e910_0;
    %or;
    %store/vec4 v0x5614ff23e9d0_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x5614ff23e810_0;
    %load/vec4 v0x5614ff23e910_0;
    %add;
    %store/vec4 v0x5614ff23e9d0_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x5614ff23e810_0;
    %load/vec4 v0x5614ff23e910_0;
    %sub;
    %store/vec4 v0x5614ff23e9d0_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x5614ff23e810_0;
    %load/vec4 v0x5614ff23e910_0;
    %or;
    %inv;
    %store/vec4 v0x5614ff23e9d0_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x5614ff23e810_0;
    %load/vec4 v0x5614ff23e910_0;
    %cmp/u;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5614ff23e9d0_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614ff23e9d0_0, 0, 32;
T_7.9 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5614ff23e9d0_0;
    %store/vec4 v0x5614ff20d9e0_0, 0, 32;
    %load/vec4 v0x5614ff23e9d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %store/vec4 v0x5614ff23eb00_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5614ff1ccc40;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614ff246ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614ff247220_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x5614ff1ccc40;
T_9 ;
    %vpi_call 2 38 "$dumpfile", "lab05.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5614ff1ccc40;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff246950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff247060_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff246950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614ff247060_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff246950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614ff247060_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5614ff246950_0;
    %inv;
    %store/vec4 v0x5614ff246950_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x5614ff1ccc40;
T_11 ;
    %wait E_0x5614ff1d2b80;
    %wait E_0x5614ff241080;
    %load/vec4 v0x5614ff247220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614ff247220_0, 0, 32;
    %vpi_call 2 89 "$write", "Test Case %0d: add $a0, $v0, V1...", v0x5614ff247220_0 {0 0 0};
    %vpi_call 2 91 "$display", "prog_count: %d", v0x5614ff246b90_0 {0 0 0};
    %load/vec4 v0x5614ff247300_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5614ff2473c0_0;
    %pushi/vec4 86, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5614ff246ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614ff246ad0_0, 0, 32;
    %vpi_call 2 94 "$display", "passed." {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call 2 96 "$display", "failed." {0 0 0};
T_11.1 ;
    %wait E_0x5614ff241080;
    %load/vec4 v0x5614ff247220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614ff247220_0, 0, 32;
    %vpi_call 2 101 "$write", "Test Case %0d: addi $a0, $v0, 100...", v0x5614ff247220_0 {0 0 0};
    %vpi_call 2 103 "$display", "prog_count: %d", v0x5614ff246b90_0 {0 0 0};
    %load/vec4 v0x5614ff247300_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5614ff2473c0_0;
    %pushi/vec4 535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5614ff246ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614ff246ad0_0, 0, 32;
    %vpi_call 2 106 "$display", "passed." {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call 2 108 "$display", "failed." {0 0 0};
T_11.3 ;
    %wait E_0x5614ff241080;
    %load/vec4 v0x5614ff247220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614ff247220_0, 0, 32;
    %vpi_call 2 113 "$write", "Test Case %0d: lw $v0, 31($zero)...", v0x5614ff247220_0 {0 0 0};
    %vpi_call 2 115 "$display", "prog_count: %d", v0x5614ff246b90_0 {0 0 0};
    %load/vec4 v0x5614ff247300_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5614ff2473c0_0;
    %pushi/vec4 361, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x5614ff246ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614ff246ad0_0, 0, 32;
    %vpi_call 2 118 "$display", "passed." {0 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call 2 120 "$display", "failed." {0 0 0};
T_11.5 ;
    %wait E_0x5614ff241080;
    %delay 1000, 0;
    %load/vec4 v0x5614ff247220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614ff247220_0, 0, 32;
    %vpi_call 2 125 "$write", "Test Case %0d: subi $v0, v0, 1 ...", v0x5614ff247220_0 {0 0 0};
    %load/vec4 v0x5614ff247300_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5614ff2473c0_0;
    %pushi/vec4 360, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x5614ff246ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614ff246ad0_0, 0, 32;
    %vpi_call 2 128 "$display", "passed." {0 0 0};
    %jmp T_11.7;
T_11.6 ;
    %vpi_call 2 130 "$display", "failed." {0 0 0};
T_11.7 ;
    %wait E_0x5614ff241080;
    %delay 1000, 0;
    %load/vec4 v0x5614ff247220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614ff247220_0, 0, 32;
    %vpi_call 2 135 "$write", "Test Case %0d: slt  $v1, $v0, $zero ...", v0x5614ff247220_0 {0 0 0};
    %load/vec4 v0x5614ff247300_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5614ff2473c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x5614ff246ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614ff246ad0_0, 0, 32;
    %vpi_call 2 138 "$display", "passed." {0 0 0};
    %jmp T_11.9;
T_11.8 ;
    %vpi_call 2 140 "$display", "failed." {0 0 0};
T_11.9 ;
    %wait E_0x5614ff241080;
    %delay 1000, 0;
    %load/vec4 v0x5614ff247220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614ff247220_0, 0, 32;
    %vpi_call 2 146 "$write", "Test Case %0d: beq  $v1 $zero -8  ...", v0x5614ff247220_0 {0 0 0};
    %load/vec4 v0x5614ff247300_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5614ff2473c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x5614ff246ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614ff246ad0_0, 0, 32;
    %vpi_call 2 149 "$display", "passed." {0 0 0};
    %jmp T_11.11;
T_11.10 ;
    %vpi_call 2 151 "$display", "failed." {0 0 0};
T_11.11 ;
    %vpi_call 2 154 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 155 "$display", "Testing complete\012Passed %0d / %0d tests.", v0x5614ff246ad0_0, v0x5614ff247220_0 {0 0 0};
    %vpi_call 2 156 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 157 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "gen_register.v";
    "alu.v";
    "mux_2_1.v";
    "alu_control.v";
    "control_unit.v";
    "cpu_registers.v";
    "cpumemory.v";
