============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 27 2019  07:14:11 pm
  Module:                 AddShift
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                    Type      Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                      launch                                   0 R 
(AddShift.sdc_line_11_18_1)      ext delay                     +100     100 F 
InputVector[1]                   in port        11 139.8    0    +0     100 F 
ADDER/A14[1] 
  g10360__1591/A                                                 +0     100   
  g10360__1591/Z                 XOR2_C          7  90.9  432  +274     374 F 
  g10293__2006/A                                                 +0     374   
  g10293__2006/Z                 NOR2_E          3  47.6  285  +190     564 R 
  g10182__9867/B                                                 +0     564   
  g10182__9867/Z                 AOI21_C         1  16.5  233  +163     727 F 
  g10089__5927/A                                                 +0     727   
  g10089__5927/Z                 XOR2_C          2  28.7  198  +168     896 F 
  g9982__3779/A                                                  +0     896   
  g9982__3779/Z                  XOR2_C          2  28.4  202  +163    1058 F 
  g9905__1591/B                                                  +0    1058   
  g9905__1591/Z                  XOR2_C          1  18.2  150  +139    1197 F 
  g9868__2833/B                                                  +0    1197   
  g9868__2833/Z                  XOR2_C          1  20.9  156  +138    1335 F 
  CPA_1_g1451__7547/A                                            +0    1335   
  CPA_1_g1451__7547/COUT         ADDF_E          1  19.5  138  +251    1586 F 
  CPA_1_g1450__2833/CIN                                          +0    1586   
  CPA_1_g1450__2833/COUT         ADDF_E          1  19.5  140  +152    1738 F 
  CPA_1_g1449__2006/CIN                                          +0    1738   
  CPA_1_g1449__2006/COUT         ADDF_E          1  19.5  140  +152    1890 F 
  CPA_1_g1448__1297/CIN                                          +0    1890   
  CPA_1_g1448__1297/COUT         ADDF_E          1  19.5  140  +152    2042 F 
  CPA_1_g1447__1237/CIN                                          +0    2042   
  CPA_1_g1447__1237/COUT         ADDF_E          1  19.5  136  +152    2194 F 
  CPA_1_g1446__2007/CIN                                          +0    2194   
  CPA_1_g1446__2007/COUT         ADDF_E          1  19.5  139  +151    2345 F 
  CPA_1_g1445__3779/CIN                                          +0    2345   
  CPA_1_g1445__3779/COUT         ADDF_E          1  19.5  139  +152    2496 F 
  CPA_1_g1444__4599/CIN                                          +0    2496   
  CPA_1_g1444__4599/COUT         ADDF_E          1  19.5  139  +152    2648 F 
  CPA_1_g1443__3717/CIN                                          +0    2648   
  CPA_1_g1443__3717/COUT         ADDF_E          1  19.5  139  +152    2800 F 
  CPA_1_g1442__1377/CIN                                          +0    2800   
  CPA_1_g1442__1377/COUT         ADDF_E          1  19.5  139  +152    2952 F 
  CPA_1_g1441__8867/CIN                                          +0    2952   
  CPA_1_g1441__8867/COUT         ADDF_E          1  19.5  139  +152    3103 F 
  CPA_1_g1440__7654/CIN                                          +0    3103   
  CPA_1_g1440__7654/COUT         ADDF_E          1  19.5  139  +152    3255 F 
  CPA_1_g1439__7557/CIN                                          +0    3255   
  CPA_1_g1439__7557/COUT         ADDF_E          1  19.5  139  +152    3407 F 
  CPA_1_g1438__7837/CIN                                          +0    3407   
  CPA_1_g1438__7837/COUT         ADDF_E          1  19.5  139  +152    3559 F 
  CPA_1_g1437__6179/CIN                                          +0    3559   
  CPA_1_g1437__6179/COUT         ADDF_E          1  19.5  139  +152    3710 F 
  CPA_1_g1436__1279/CIN                                          +0    3710   
  CPA_1_g1436__1279/COUT         ADDF_E          1  19.5  139  +152    3862 F 
  CPA_1_g1435__3457/CIN                                          +0    3862   
  CPA_1_g1435__3457/COUT         ADDF_E          1  19.5  139  +152    4014 F 
  CPA_1_g1434__9771/CIN                                          +0    4014   
  CPA_1_g1434__9771/COUT         ADDF_E          1  19.5  137  +152    4166 F 
  CPA_1_g1433__2005/CIN                                          +0    4166   
  CPA_1_g1433__2005/COUT         ADDF_E          1  19.5  139  +151    4317 F 
  CPA_1_g1432__1122/CIN                                          +0    4317   
  CPA_1_g1432__1122/COUT         ADDF_E          1  19.5  139  +152    4469 F 
  CPA_1_g1431__2001/CIN                                          +0    4469   
  CPA_1_g1431__2001/COUT         ADDF_E          1  19.5  139  +152    4621 F 
  CPA_1_g1430__5927/CIN                                          +0    4621   
  CPA_1_g1430__5927/COUT         ADDF_E          1  19.5  137  +152    4773 F 
  CPA_1_g1429__6789/CIN                                          +0    4773   
  CPA_1_g1429__6789/COUT         ADDF_E          1  19.5  139  +151    4924 F 
  CPA_1_g1428__1591/CIN                                          +0    4924   
  CPA_1_g1428__1591/COUT         ADDF_E          1  19.5  139  +152    5076 F 
  CPA_1_g1427__9719/CIN                                          +0    5076   
  CPA_1_g1427__9719/COUT         ADDF_E          1  19.5  139  +152    5228 F 
  CPA_1_g1426__3377/CIN                                          +0    5228   
  CPA_1_g1426__3377/COUT         ADDF_E          1  19.5  139  +152    5380 F 
  CPA_1_g1425__9867/CIN                                          +0    5380   
  CPA_1_g1425__9867/COUT         ADDF_E          1  19.5  139  +152    5531 F 
  CPA_1_g1424__7765/CIN                                          +0    5531   
  CPA_1_g1424__7765/COUT         ADDF_E          1  19.5  139  +152    5683 F 
  CPA_1_g1423__7547/CIN                                          +0    5683   
  CPA_1_g1423__7547/COUT         ADDF_E          1  19.5  136  +152    5835 F 
  CPA_1_g1422__2833/CIN                                          +0    5835   
  CPA_1_g1422__2833/COUT         ADDF_E          1  19.5  140  +151    5986 F 
  CPA_1_g1421__2006/CIN                                          +0    5986   
  CPA_1_g1421__2006/COUT         ADDF_E          1  19.5  140  +152    6138 F 
  CPA_1_g1420__1297/CIN                                          +0    6138   
  CPA_1_g1420__1297/COUT         ADDF_E          1  19.5  140  +152    6290 F 
  CPA_1_g1419__1237/CIN                                          +0    6290   
  CPA_1_g1419__1237/COUT         ADDF_E          1  18.2  138  +149    6439 F 
  CPA_1_g1418__2007/B                                            +0    6439   
  CPA_1_g1418__2007/Z            XOR2_C          1   8.8  142  +114    6553 R 
ADDER/OutputVector[39] 
OutputVector[39]            <<<  out port                        +0    6553 R 
(AddShift.sdc_line_12)           ext delay                     +200    6753 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                              20000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   13247ps 
Start-point  : InputVector[1]
End-point    : OutputVector[39]
