<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>N:\bloons\VGAdriver\impl\gwsynthesis\VGAdriver.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>N:\bloons\VGAdriver\src\driver.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr 17 22:45:02 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>324</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>197</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>19</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>28</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>inst/d_latch_enable</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>inst/d_latch_enable_s0/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">14.095(MHz)</td>
<td>47</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of inst/d_latch_enable!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-510.785</td>
<td>19</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst/d_latch_enable</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst/d_latch_enable</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-50.942</td>
<td>dy_2_s0/Q</td>
<td>n588_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>70.502</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-50.474</td>
<td>dy_2_s0/Q</td>
<td>n589_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>70.034</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-48.087</td>
<td>dy_2_s0/Q</td>
<td>n590_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>67.647</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-45.937</td>
<td>dy_2_s0/Q</td>
<td>n591_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>65.497</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-42.043</td>
<td>dy_2_s0/Q</td>
<td>n592_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>61.603</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-39.735</td>
<td>dy_2_s0/Q</td>
<td>n593_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>59.295</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-37.450</td>
<td>dy_2_s0/Q</td>
<td>n594_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>57.010</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-34.241</td>
<td>dy_2_s0/Q</td>
<td>n595_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>53.801</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-30.692</td>
<td>dy_2_s0/Q</td>
<td>n596_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>50.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-27.348</td>
<td>dy_2_s0/Q</td>
<td>n597_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>46.908</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-24.319</td>
<td>dy_2_s0/Q</td>
<td>n598_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>43.879</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-20.605</td>
<td>dy_2_s0/Q</td>
<td>n599_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>40.165</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-16.344</td>
<td>dy_2_s0/Q</td>
<td>n600_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-13.473</td>
<td>dy_2_s0/Q</td>
<td>n601_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.033</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-11.176</td>
<td>dy_2_s0/Q</td>
<td>n602_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.736</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-9.016</td>
<td>dx_0_s0/Q</td>
<td>n603_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.576</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.653</td>
<td>dx_0_s0/Q</td>
<td>n604_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.213</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.642</td>
<td>dy_2_s0/Q</td>
<td>n605_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.202</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.609</td>
<td>dx_0_s0/Q</td>
<td>n606_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.169</td>
</tr>
<tr>
<td>20</td>
<td>1.868</td>
<td>dx_0_s0/Q</td>
<td>n607_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>17.692</td>
</tr>
<tr>
<td>21</td>
<td>4.264</td>
<td>dy_2_s0/Q</td>
<td>n608_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>15.296</td>
</tr>
<tr>
<td>22</td>
<td>7.738</td>
<td>dx_0_s0/Q</td>
<td>n609_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.822</td>
</tr>
<tr>
<td>23</td>
<td>8.062</td>
<td>x_center_0_s0/Q</td>
<td>dx_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.498</td>
</tr>
<tr>
<td>24</td>
<td>8.479</td>
<td>V_Counter_12_s1/Q</td>
<td>v_state_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.081</td>
</tr>
<tr>
<td>25</td>
<td>8.479</td>
<td>V_Counter_12_s1/Q</td>
<td>V_Counter_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.081</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.613</td>
<td>inst/ram_16_s0/Q</td>
<td>y_center_3_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>0.994</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.613</td>
<td>inst/ram_24_s0/Q</td>
<td>y_center_11_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>0.994</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.401</td>
<td>inst/ram_23_s0/Q</td>
<td>y_center_10_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.207</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.380</td>
<td>inst/ram_13_s0/Q</td>
<td>y_center_0_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.228</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.380</td>
<td>inst/ram_19_s0/Q</td>
<td>y_center_6_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.228</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.380</td>
<td>inst/ram_21_s0/Q</td>
<td>y_center_8_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.228</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.380</td>
<td>inst/ram_12_s0/Q</td>
<td>x_center_12_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.228</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.369</td>
<td>inst/ram_22_s0/Q</td>
<td>y_center_9_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.238</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.369</td>
<td>inst/ram_9_s0/Q</td>
<td>x_center_9_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.238</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.327</td>
<td>inst/ram_4_s0/Q</td>
<td>x_center_4_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.280</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.323</td>
<td>inst/ram_15_s0/Q</td>
<td>y_center_2_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.284</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.302</td>
<td>inst/ram_14_s0/Q</td>
<td>y_center_1_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.215</td>
<td>inst/ram_0_s0/Q</td>
<td>x_center_0_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.393</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.215</td>
<td>inst/ram_8_s0/Q</td>
<td>x_center_8_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.393</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.169</td>
<td>inst/ram_1_s0/Q</td>
<td>x_center_1_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.439</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.090</td>
<td>inst/ram_5_s0/Q</td>
<td>x_center_5_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.518</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.065</td>
<td>inst/ram_17_s0/Q</td>
<td>y_center_4_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.543</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.058</td>
<td>inst/ram_3_s0/Q</td>
<td>x_center_3_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.549</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.044</td>
<td>inst/ram_18_s0/Q</td>
<td>y_center_5_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.564</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.044</td>
<td>inst/ram_20_s0/Q</td>
<td>y_center_7_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.564</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.044</td>
<td>inst/ram_2_s0/Q</td>
<td>x_center_2_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.564</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.044</td>
<td>inst/ram_10_s0/Q</td>
<td>x_center_10_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.564</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.956</td>
<td>inst/ram_11_s0/Q</td>
<td>x_center_11_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.651</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.904</td>
<td>inst/ram_7_s0/Q</td>
<td>x_center_7_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.704</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.879</td>
<td>inst/ram_6_s0/Q</td>
<td>x_center_6_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.729</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>line_done_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>color_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>color_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>x_center_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>x_center_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dx_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>V_Counter_6_s1</td>
</tr>
<tr>
<td>8</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>V_Counter_7_s1</td>
</tr>
<tr>
<td>9</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dx_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>V_Counter_8_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-50.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>75.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n588_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.519</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][B]</td>
<td>mult_567204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.138</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.677</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>next_dy_sq_8_s/I0</td>
</tr>
<tr>
<td>26.827</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_8_s/COUT</td>
</tr>
<tr>
<td>26.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>mult_567205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.518</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>next_dy_sq_9_s/I0</td>
</tr>
<tr>
<td>29.667</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_9_s/COUT</td>
</tr>
<tr>
<td>29.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>mult_567206_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>30.287</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567206_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.190</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>next_dy_sq_10_s/I0</td>
</tr>
<tr>
<td>32.339</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_10_s/COUT</td>
</tr>
<tr>
<td>32.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>mult_567207_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>32.402</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>32.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][B]</td>
<td>mult_567207_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>32.465</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>32.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[2][A]</td>
<td>mult_567207_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>33.084</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.987</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[1][B]</td>
<td>mult_567208_DOUT_2_s/I0</td>
</tr>
<tr>
<td>35.136</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][B]</td>
<td style=" background: #97FFFF;">mult_567208_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>35.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[2][A]</td>
<td>mult_567208_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>35.756</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">mult_567208_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>38.087</td>
<td>2.331</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[1][B]</td>
<td>mult_567209_DOUT_2_s/I0</td>
</tr>
<tr>
<td>39.236</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td style=" background: #97FFFF;">mult_567209_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>39.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[2][A]</td>
<td>mult_567209_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>39.855</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td style=" background: #97FFFF;">mult_567209_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>42.005</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[1][A]</td>
<td>mult_567210_DOUT_2_s/I0</td>
</tr>
<tr>
<td>43.155</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567210_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>43.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[1][B]</td>
<td>mult_567210_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>43.774</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td style=" background: #97FFFF;">mult_567210_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>45.027</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][B]</td>
<td>mult_567211_DOUT_2_s/I0</td>
</tr>
<tr>
<td>46.177</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">mult_567211_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>46.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][A]</td>
<td>mult_567211_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>46.796</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">mult_567211_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>49.473</td>
<td>2.677</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][A]</td>
<td>mult_567212_DOUT_2_s/I0</td>
</tr>
<tr>
<td>50.622</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567212_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>50.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][B]</td>
<td>mult_567212_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>51.242</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td style=" background: #97FFFF;">mult_567212_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>52.847</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>mult_567213_DOUT_2_s/I0</td>
</tr>
<tr>
<td>53.996</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">mult_567213_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>53.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>mult_567213_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>54.615</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">mult_567213_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>56.214</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[1][B]</td>
<td>mult_567214_DOUT_2_s/I0</td>
</tr>
<tr>
<td>57.364</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">mult_567214_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>57.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[2][A]</td>
<td>mult_567214_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>57.983</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">mult_567214_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>59.055</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td>mult_567215_DOUT_2_s/I0</td>
</tr>
<tr>
<td>60.205</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">mult_567215_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>60.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td>mult_567215_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>60.785</td>
<td>0.581</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">mult_567215_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>61.246</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td>mult_567216_DOUT_2_s/I0</td>
</tr>
<tr>
<td>62.396</td>
<td>1.150</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">mult_567216_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>62.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[1][B]</td>
<td>mult_567216_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>63.015</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">mult_567216_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>64.264</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C18[1][B]</td>
<td>mult_567217_DOUT_2_s/I0</td>
</tr>
<tr>
<td>65.413</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][B]</td>
<td style=" background: #97FFFF;">mult_567217_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>65.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C18[2][A]</td>
<td>mult_567217_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>66.032</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td style=" background: #97FFFF;">mult_567217_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>67.649</td>
<td>1.617</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C18[1][A]</td>
<td>mult_567218_DOUT_2_s/I0</td>
</tr>
<tr>
<td>68.423</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567218_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>69.834</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>mult_567219_DOUT_1_s/I0</td>
</tr>
<tr>
<td>70.984</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567219_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>70.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>mult_567219_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>71.603</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">mult_567219_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>71.609</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>next_dy_sq_24_s3/I2</td>
</tr>
<tr>
<td>72.818</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_24_s3/F</td>
</tr>
<tr>
<td>74.230</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[0][B]</td>
<td>n588_s0/I1</td>
</tr>
<tr>
<td>75.001</td>
<td>0.771</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td style=" background: #97FFFF;">n588_s0/SUM</td>
</tr>
<tr>
<td>75.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td style=" font-weight:bold;">n588_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td>n588_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C11[0][B]</td>
<td>n588_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>47</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 39.678, 56.279%; route: 30.320, 43.006%; tC2Q: 0.504, 0.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-50.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>74.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n589_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.519</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][B]</td>
<td>mult_567204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.138</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.677</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>next_dy_sq_8_s/I0</td>
</tr>
<tr>
<td>26.827</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_8_s/COUT</td>
</tr>
<tr>
<td>26.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>mult_567205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.518</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>next_dy_sq_9_s/I0</td>
</tr>
<tr>
<td>29.667</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_9_s/COUT</td>
</tr>
<tr>
<td>29.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>mult_567206_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>30.287</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567206_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.190</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>next_dy_sq_10_s/I0</td>
</tr>
<tr>
<td>32.339</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_10_s/COUT</td>
</tr>
<tr>
<td>32.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>mult_567207_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>32.958</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>33.861</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>next_dy_sq_11_s/I0</td>
</tr>
<tr>
<td>35.011</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_11_s/COUT</td>
</tr>
<tr>
<td>35.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[1][A]</td>
<td>mult_567208_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>35.630</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567208_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.597</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td>next_dy_sq_12_s/I0</td>
</tr>
<tr>
<td>38.747</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_12_s/COUT</td>
</tr>
<tr>
<td>38.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[1][A]</td>
<td>mult_567209_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.366</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567209_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>41.152</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>next_dy_sq_13_s/I0</td>
</tr>
<tr>
<td>42.302</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_13_s/COUT</td>
</tr>
<tr>
<td>42.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][B]</td>
<td>mult_567210_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.921</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">mult_567210_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>44.520</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>next_dy_sq_14_s/I0</td>
</tr>
<tr>
<td>45.669</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_14_s/COUT</td>
</tr>
<tr>
<td>45.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>mult_567211_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>46.289</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567211_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>48.601</td>
<td>2.313</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>next_dy_sq_15_s/I0</td>
</tr>
<tr>
<td>49.751</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_15_s/COUT</td>
</tr>
<tr>
<td>49.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>mult_567212_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.370</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567212_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.788</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>next_dy_sq_16_s/I0</td>
</tr>
<tr>
<td>52.938</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_16_s/COUT</td>
</tr>
<tr>
<td>52.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>mult_567213_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>53.557</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">mult_567213_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>55.343</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[0][B]</td>
<td>next_dy_sq_17_s/I0</td>
</tr>
<tr>
<td>56.492</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_17_s/COUT</td>
</tr>
<tr>
<td>56.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[1][A]</td>
<td>mult_567214_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>57.112</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567214_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>57.996</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[1][B]</td>
<td>next_dy_sq_18_s/I0</td>
</tr>
<tr>
<td>59.146</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_18_s/COUT</td>
</tr>
<tr>
<td>59.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>mult_567215_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>59.765</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">mult_567215_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>60.650</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>next_dy_sq_19_s/I0</td>
</tr>
<tr>
<td>61.800</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_19_s/COUT</td>
</tr>
<tr>
<td>61.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>mult_567216_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>62.419</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">mult_567216_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>63.304</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C18[0][B]</td>
<td>next_dy_sq_20_s/I0</td>
</tr>
<tr>
<td>64.453</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_20_s/COUT</td>
</tr>
<tr>
<td>64.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td>mult_567217_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>65.072</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567217_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>66.326</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C18[0][A]</td>
<td>next_dy_sq_21_s/I0</td>
</tr>
<tr>
<td>67.475</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_21_s/COUT</td>
</tr>
<tr>
<td>67.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C18[0][B]</td>
<td>mult_567218_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>68.094</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][B]</td>
<td style=" background: #97FFFF;">mult_567218_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>69.347</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>next_dy_sq_22_s/I0</td>
</tr>
<tr>
<td>70.497</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_22_s/COUT</td>
</tr>
<tr>
<td>70.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>mult_567219_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>71.116</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567219_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>72.188</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][B]</td>
<td>next_dy_sq_23_s5/I0</td>
</tr>
<tr>
<td>72.877</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_23_s5/F</td>
</tr>
<tr>
<td>73.761</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[0][A]</td>
<td>n589_s0/I1</td>
</tr>
<tr>
<td>74.533</td>
<td>0.771</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td style=" background: #97FFFF;">n589_s0/SUM</td>
</tr>
<tr>
<td>74.533</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td style=" font-weight:bold;">n589_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td>n589_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C11[0][A]</td>
<td>n589_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>47</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 40.066, 57.210%; route: 29.464, 42.070%; tC2Q: 0.504, 0.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n590_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.519</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][B]</td>
<td>mult_567204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.138</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.677</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>next_dy_sq_8_s/I0</td>
</tr>
<tr>
<td>26.827</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_8_s/COUT</td>
</tr>
<tr>
<td>26.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>mult_567205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.518</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>next_dy_sq_9_s/I0</td>
</tr>
<tr>
<td>29.667</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_9_s/COUT</td>
</tr>
<tr>
<td>29.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>mult_567206_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>30.287</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567206_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.190</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>next_dy_sq_10_s/I0</td>
</tr>
<tr>
<td>32.339</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_10_s/COUT</td>
</tr>
<tr>
<td>32.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>mult_567207_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>32.958</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>33.861</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>next_dy_sq_11_s/I0</td>
</tr>
<tr>
<td>35.011</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_11_s/COUT</td>
</tr>
<tr>
<td>35.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[1][A]</td>
<td>mult_567208_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>35.630</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567208_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.597</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td>next_dy_sq_12_s/I0</td>
</tr>
<tr>
<td>38.747</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_12_s/COUT</td>
</tr>
<tr>
<td>38.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[1][A]</td>
<td>mult_567209_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.366</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567209_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>41.152</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>next_dy_sq_13_s/I0</td>
</tr>
<tr>
<td>42.302</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_13_s/COUT</td>
</tr>
<tr>
<td>42.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][B]</td>
<td>mult_567210_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.921</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">mult_567210_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>44.520</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>next_dy_sq_14_s/I0</td>
</tr>
<tr>
<td>45.669</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_14_s/COUT</td>
</tr>
<tr>
<td>45.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>mult_567211_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>46.289</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567211_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>48.601</td>
<td>2.313</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>next_dy_sq_15_s/I0</td>
</tr>
<tr>
<td>49.751</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_15_s/COUT</td>
</tr>
<tr>
<td>49.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>mult_567212_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.370</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567212_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.788</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>next_dy_sq_16_s/I0</td>
</tr>
<tr>
<td>52.938</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_16_s/COUT</td>
</tr>
<tr>
<td>52.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>mult_567213_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>53.557</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">mult_567213_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>55.343</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[0][B]</td>
<td>next_dy_sq_17_s/I0</td>
</tr>
<tr>
<td>56.492</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_17_s/COUT</td>
</tr>
<tr>
<td>56.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[1][A]</td>
<td>mult_567214_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>57.112</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567214_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>57.996</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[1][B]</td>
<td>next_dy_sq_18_s/I0</td>
</tr>
<tr>
<td>59.146</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_18_s/COUT</td>
</tr>
<tr>
<td>59.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>mult_567215_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>59.765</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">mult_567215_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>60.650</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>next_dy_sq_19_s/I0</td>
</tr>
<tr>
<td>61.800</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_19_s/COUT</td>
</tr>
<tr>
<td>61.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>mult_567216_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>62.419</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">mult_567216_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>63.304</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C18[0][B]</td>
<td>next_dy_sq_20_s/I0</td>
</tr>
<tr>
<td>64.453</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_20_s/COUT</td>
</tr>
<tr>
<td>64.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td>mult_567217_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>65.072</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567217_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>66.326</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C18[0][A]</td>
<td>next_dy_sq_21_s/I0</td>
</tr>
<tr>
<td>67.475</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_21_s/COUT</td>
</tr>
<tr>
<td>67.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C18[0][B]</td>
<td>mult_567218_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>68.094</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][B]</td>
<td style=" background: #97FFFF;">mult_567218_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>69.347</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>next_dy_sq_22_s/I0</td>
</tr>
<tr>
<td>70.121</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_22_s/SUM</td>
</tr>
<tr>
<td>71.374</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C10[2][B]</td>
<td>n590_s0/I1</td>
</tr>
<tr>
<td>72.145</td>
<td>0.771</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td style=" background: #97FFFF;">n590_s0/SUM</td>
</tr>
<tr>
<td>72.145</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">n590_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>n590_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>n590_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>45</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.382, 56.739%; route: 28.760, 42.515%; tC2Q: 0.504, 0.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-45.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>69.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n591_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.519</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][B]</td>
<td>mult_567204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.138</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.677</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>next_dy_sq_8_s/I0</td>
</tr>
<tr>
<td>26.827</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_8_s/COUT</td>
</tr>
<tr>
<td>26.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>mult_567205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.518</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>next_dy_sq_9_s/I0</td>
</tr>
<tr>
<td>29.667</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_9_s/COUT</td>
</tr>
<tr>
<td>29.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>mult_567206_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>30.287</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567206_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.190</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>next_dy_sq_10_s/I0</td>
</tr>
<tr>
<td>32.339</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_10_s/COUT</td>
</tr>
<tr>
<td>32.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>mult_567207_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>32.958</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>33.861</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>next_dy_sq_11_s/I0</td>
</tr>
<tr>
<td>35.011</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_11_s/COUT</td>
</tr>
<tr>
<td>35.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[1][A]</td>
<td>mult_567208_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>35.630</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567208_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.597</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td>next_dy_sq_12_s/I0</td>
</tr>
<tr>
<td>38.747</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_12_s/COUT</td>
</tr>
<tr>
<td>38.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[1][A]</td>
<td>mult_567209_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.366</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567209_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>41.152</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>next_dy_sq_13_s/I0</td>
</tr>
<tr>
<td>42.302</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_13_s/COUT</td>
</tr>
<tr>
<td>42.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][B]</td>
<td>mult_567210_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.921</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">mult_567210_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>44.520</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>next_dy_sq_14_s/I0</td>
</tr>
<tr>
<td>45.669</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_14_s/COUT</td>
</tr>
<tr>
<td>45.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>mult_567211_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>46.289</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567211_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>48.601</td>
<td>2.313</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>next_dy_sq_15_s/I0</td>
</tr>
<tr>
<td>49.751</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_15_s/COUT</td>
</tr>
<tr>
<td>49.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>mult_567212_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.370</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567212_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.788</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>next_dy_sq_16_s/I0</td>
</tr>
<tr>
<td>52.938</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_16_s/COUT</td>
</tr>
<tr>
<td>52.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>mult_567213_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>53.557</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">mult_567213_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>55.343</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[0][B]</td>
<td>next_dy_sq_17_s/I0</td>
</tr>
<tr>
<td>56.492</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_17_s/COUT</td>
</tr>
<tr>
<td>56.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[1][A]</td>
<td>mult_567214_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>57.112</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567214_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>57.996</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[1][B]</td>
<td>next_dy_sq_18_s/I0</td>
</tr>
<tr>
<td>59.146</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_18_s/COUT</td>
</tr>
<tr>
<td>59.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>mult_567215_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>59.765</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">mult_567215_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>60.650</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>next_dy_sq_19_s/I0</td>
</tr>
<tr>
<td>61.800</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_19_s/COUT</td>
</tr>
<tr>
<td>61.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>mult_567216_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>62.419</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">mult_567216_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>63.304</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C18[0][B]</td>
<td>next_dy_sq_20_s/I0</td>
</tr>
<tr>
<td>64.453</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_20_s/COUT</td>
</tr>
<tr>
<td>64.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td>mult_567217_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>65.072</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567217_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>66.326</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C18[0][A]</td>
<td>next_dy_sq_21_s/I0</td>
</tr>
<tr>
<td>67.099</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_21_s/SUM</td>
</tr>
<tr>
<td>69.224</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C10[2][A]</td>
<td>n591_s0/I1</td>
</tr>
<tr>
<td>69.995</td>
<td>0.771</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C10[2][A]</td>
<td style=" background: #97FFFF;">n591_s0/SUM</td>
</tr>
<tr>
<td>69.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][A]</td>
<td style=" font-weight:bold;">n591_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][A]</td>
<td>n591_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C10[2][A]</td>
<td>n591_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>43</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.614, 55.901%; route: 28.380, 43.329%; tC2Q: 0.504, 0.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-42.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n592_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.519</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][B]</td>
<td>mult_567204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.138</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.677</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>next_dy_sq_8_s/I0</td>
</tr>
<tr>
<td>26.827</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_8_s/COUT</td>
</tr>
<tr>
<td>26.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>mult_567205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.518</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>next_dy_sq_9_s/I0</td>
</tr>
<tr>
<td>29.667</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_9_s/COUT</td>
</tr>
<tr>
<td>29.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>mult_567206_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>30.287</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567206_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.190</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>next_dy_sq_10_s/I0</td>
</tr>
<tr>
<td>32.339</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_10_s/COUT</td>
</tr>
<tr>
<td>32.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>mult_567207_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>32.958</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>33.861</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>next_dy_sq_11_s/I0</td>
</tr>
<tr>
<td>35.011</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_11_s/COUT</td>
</tr>
<tr>
<td>35.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[1][A]</td>
<td>mult_567208_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>35.630</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567208_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.597</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td>next_dy_sq_12_s/I0</td>
</tr>
<tr>
<td>38.747</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_12_s/COUT</td>
</tr>
<tr>
<td>38.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[1][A]</td>
<td>mult_567209_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.366</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567209_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>41.152</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>next_dy_sq_13_s/I0</td>
</tr>
<tr>
<td>42.302</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_13_s/COUT</td>
</tr>
<tr>
<td>42.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][B]</td>
<td>mult_567210_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.921</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">mult_567210_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>44.520</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>next_dy_sq_14_s/I0</td>
</tr>
<tr>
<td>45.669</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_14_s/COUT</td>
</tr>
<tr>
<td>45.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>mult_567211_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>46.289</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567211_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>48.601</td>
<td>2.313</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>next_dy_sq_15_s/I0</td>
</tr>
<tr>
<td>49.751</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_15_s/COUT</td>
</tr>
<tr>
<td>49.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>mult_567212_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.370</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567212_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.788</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>next_dy_sq_16_s/I0</td>
</tr>
<tr>
<td>52.938</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_16_s/COUT</td>
</tr>
<tr>
<td>52.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>mult_567213_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>53.557</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">mult_567213_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>55.343</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[0][B]</td>
<td>next_dy_sq_17_s/I0</td>
</tr>
<tr>
<td>56.492</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_17_s/COUT</td>
</tr>
<tr>
<td>56.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[1][A]</td>
<td>mult_567214_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>57.112</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567214_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>57.996</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[1][B]</td>
<td>next_dy_sq_18_s/I0</td>
</tr>
<tr>
<td>59.146</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_18_s/COUT</td>
</tr>
<tr>
<td>59.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>mult_567215_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>59.765</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">mult_567215_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>60.650</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>next_dy_sq_19_s/I0</td>
</tr>
<tr>
<td>61.800</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_19_s/COUT</td>
</tr>
<tr>
<td>61.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td>mult_567216_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>62.419</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">mult_567216_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>63.304</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C18[0][B]</td>
<td>next_dy_sq_20_s/I0</td>
</tr>
<tr>
<td>64.077</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_20_s/SUM</td>
</tr>
<tr>
<td>65.330</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C10[1][B]</td>
<td>n592_s0/I1</td>
</tr>
<tr>
<td>66.101</td>
<td>0.771</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C10[1][B]</td>
<td style=" background: #97FFFF;">n592_s0/SUM</td>
</tr>
<tr>
<td>66.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[1][B]</td>
<td style=" font-weight:bold;">n592_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[1][B]</td>
<td>n592_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C10[1][B]</td>
<td>n592_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>41</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 34.845, 56.563%; route: 26.254, 42.618%; tC2Q: 0.504, 0.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-39.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n593_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.519</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][B]</td>
<td>mult_567204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.138</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.677</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>next_dy_sq_8_s/I0</td>
</tr>
<tr>
<td>26.827</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_8_s/COUT</td>
</tr>
<tr>
<td>26.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>mult_567205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.518</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>next_dy_sq_9_s/I0</td>
</tr>
<tr>
<td>29.667</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_9_s/COUT</td>
</tr>
<tr>
<td>29.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>mult_567206_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>30.287</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567206_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.190</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>next_dy_sq_10_s/I0</td>
</tr>
<tr>
<td>32.339</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_10_s/COUT</td>
</tr>
<tr>
<td>32.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>mult_567207_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>32.958</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>33.861</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>next_dy_sq_11_s/I0</td>
</tr>
<tr>
<td>35.011</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_11_s/COUT</td>
</tr>
<tr>
<td>35.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[1][A]</td>
<td>mult_567208_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>35.630</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567208_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.597</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td>next_dy_sq_12_s/I0</td>
</tr>
<tr>
<td>38.747</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_12_s/COUT</td>
</tr>
<tr>
<td>38.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[1][A]</td>
<td>mult_567209_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.366</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567209_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>41.152</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>next_dy_sq_13_s/I0</td>
</tr>
<tr>
<td>42.302</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_13_s/COUT</td>
</tr>
<tr>
<td>42.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][B]</td>
<td>mult_567210_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.921</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">mult_567210_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>44.520</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>next_dy_sq_14_s/I0</td>
</tr>
<tr>
<td>45.669</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_14_s/COUT</td>
</tr>
<tr>
<td>45.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>mult_567211_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>46.289</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567211_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>48.601</td>
<td>2.313</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>next_dy_sq_15_s/I0</td>
</tr>
<tr>
<td>49.751</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_15_s/COUT</td>
</tr>
<tr>
<td>49.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>mult_567212_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.370</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567212_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.788</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>next_dy_sq_16_s/I0</td>
</tr>
<tr>
<td>52.938</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_16_s/COUT</td>
</tr>
<tr>
<td>52.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>mult_567213_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>53.557</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">mult_567213_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>55.343</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[0][B]</td>
<td>next_dy_sq_17_s/I0</td>
</tr>
<tr>
<td>56.492</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_17_s/COUT</td>
</tr>
<tr>
<td>56.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[1][A]</td>
<td>mult_567214_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>57.112</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567214_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>57.996</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[1][B]</td>
<td>next_dy_sq_18_s/I0</td>
</tr>
<tr>
<td>59.146</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_18_s/COUT</td>
</tr>
<tr>
<td>59.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[2][A]</td>
<td>mult_567215_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>59.765</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">mult_567215_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>60.650</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td>next_dy_sq_19_s/I0</td>
</tr>
<tr>
<td>61.423</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_19_s/SUM</td>
</tr>
<tr>
<td>63.022</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C10[1][A]</td>
<td>n593_s0/I1</td>
</tr>
<tr>
<td>63.793</td>
<td>0.771</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C10[1][A]</td>
<td style=" background: #97FFFF;">n593_s0/SUM</td>
</tr>
<tr>
<td>63.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[1][A]</td>
<td style=" font-weight:bold;">n593_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[1][A]</td>
<td>n593_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C10[1][A]</td>
<td>n593_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>39</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 33.076, 55.782%; route: 25.715, 43.368%; tC2Q: 0.504, 0.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-37.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n594_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.519</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][B]</td>
<td>mult_567204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.138</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.677</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>next_dy_sq_8_s/I0</td>
</tr>
<tr>
<td>26.827</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_8_s/COUT</td>
</tr>
<tr>
<td>26.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>mult_567205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.518</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>next_dy_sq_9_s/I0</td>
</tr>
<tr>
<td>29.667</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_9_s/COUT</td>
</tr>
<tr>
<td>29.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>mult_567206_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>30.287</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567206_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.190</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>next_dy_sq_10_s/I0</td>
</tr>
<tr>
<td>32.339</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_10_s/COUT</td>
</tr>
<tr>
<td>32.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>mult_567207_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>32.958</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>33.861</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>next_dy_sq_11_s/I0</td>
</tr>
<tr>
<td>35.011</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_11_s/COUT</td>
</tr>
<tr>
<td>35.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[1][A]</td>
<td>mult_567208_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>35.630</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567208_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.597</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td>next_dy_sq_12_s/I0</td>
</tr>
<tr>
<td>38.747</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_12_s/COUT</td>
</tr>
<tr>
<td>38.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[1][A]</td>
<td>mult_567209_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.366</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567209_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>41.152</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>next_dy_sq_13_s/I0</td>
</tr>
<tr>
<td>42.302</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_13_s/COUT</td>
</tr>
<tr>
<td>42.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][B]</td>
<td>mult_567210_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.921</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">mult_567210_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>44.520</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>next_dy_sq_14_s/I0</td>
</tr>
<tr>
<td>45.669</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_14_s/COUT</td>
</tr>
<tr>
<td>45.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>mult_567211_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>46.289</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567211_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>48.601</td>
<td>2.313</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>next_dy_sq_15_s/I0</td>
</tr>
<tr>
<td>49.751</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_15_s/COUT</td>
</tr>
<tr>
<td>49.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>mult_567212_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.370</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567212_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.788</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>next_dy_sq_16_s/I0</td>
</tr>
<tr>
<td>52.938</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_16_s/COUT</td>
</tr>
<tr>
<td>52.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>mult_567213_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>53.557</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">mult_567213_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>55.343</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[0][B]</td>
<td>next_dy_sq_17_s/I0</td>
</tr>
<tr>
<td>56.492</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_17_s/COUT</td>
</tr>
<tr>
<td>56.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[1][A]</td>
<td>mult_567214_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>57.112</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567214_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>57.996</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C18[1][B]</td>
<td>next_dy_sq_18_s/I0</td>
</tr>
<tr>
<td>58.770</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_18_s/SUM</td>
</tr>
<tr>
<td>60.737</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C10[0][B]</td>
<td>n594_s0/I1</td>
</tr>
<tr>
<td>61.508</td>
<td>0.771</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td style=" background: #97FFFF;">n594_s0/SUM</td>
</tr>
<tr>
<td>61.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td style=" font-weight:bold;">n594_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>n594_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>n594_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.307, 54.915%; route: 25.199, 44.200%; tC2Q: 0.504, 0.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-34.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n595_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.519</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][B]</td>
<td>mult_567204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.138</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.677</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>next_dy_sq_8_s/I0</td>
</tr>
<tr>
<td>26.827</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_8_s/COUT</td>
</tr>
<tr>
<td>26.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>mult_567205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.518</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>next_dy_sq_9_s/I0</td>
</tr>
<tr>
<td>29.667</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_9_s/COUT</td>
</tr>
<tr>
<td>29.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>mult_567206_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>30.287</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567206_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.190</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>next_dy_sq_10_s/I0</td>
</tr>
<tr>
<td>32.339</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_10_s/COUT</td>
</tr>
<tr>
<td>32.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>mult_567207_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>32.958</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>33.861</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>next_dy_sq_11_s/I0</td>
</tr>
<tr>
<td>35.011</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_11_s/COUT</td>
</tr>
<tr>
<td>35.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[1][A]</td>
<td>mult_567208_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>35.630</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567208_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.597</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td>next_dy_sq_12_s/I0</td>
</tr>
<tr>
<td>38.747</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_12_s/COUT</td>
</tr>
<tr>
<td>38.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[1][A]</td>
<td>mult_567209_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.366</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567209_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>41.152</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>next_dy_sq_13_s/I0</td>
</tr>
<tr>
<td>42.302</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_13_s/COUT</td>
</tr>
<tr>
<td>42.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][B]</td>
<td>mult_567210_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.921</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">mult_567210_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>44.520</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>next_dy_sq_14_s/I0</td>
</tr>
<tr>
<td>45.669</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_14_s/COUT</td>
</tr>
<tr>
<td>45.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>mult_567211_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>46.289</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567211_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>48.601</td>
<td>2.313</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>next_dy_sq_15_s/I0</td>
</tr>
<tr>
<td>49.751</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_15_s/COUT</td>
</tr>
<tr>
<td>49.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>mult_567212_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.370</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567212_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.788</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>next_dy_sq_16_s/I0</td>
</tr>
<tr>
<td>52.938</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_16_s/COUT</td>
</tr>
<tr>
<td>52.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>mult_567213_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>53.557</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">mult_567213_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>55.343</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[0][B]</td>
<td>next_dy_sq_17_s/I0</td>
</tr>
<tr>
<td>56.116</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_17_s/SUM</td>
</tr>
<tr>
<td>57.528</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C10[0][A]</td>
<td>n595_s0/I1</td>
</tr>
<tr>
<td>58.299</td>
<td>0.771</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td style=" background: #97FFFF;">n595_s0/SUM</td>
</tr>
<tr>
<td>58.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td style=" font-weight:bold;">n595_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>n595_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>n595_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 29.538, 54.903%; route: 23.758, 44.160%; tC2Q: 0.504, 0.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n596_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.519</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][B]</td>
<td>mult_567204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.138</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.677</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>next_dy_sq_8_s/I0</td>
</tr>
<tr>
<td>26.827</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_8_s/COUT</td>
</tr>
<tr>
<td>26.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>mult_567205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.518</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>next_dy_sq_9_s/I0</td>
</tr>
<tr>
<td>29.667</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_9_s/COUT</td>
</tr>
<tr>
<td>29.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>mult_567206_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>30.287</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567206_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.190</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>next_dy_sq_10_s/I0</td>
</tr>
<tr>
<td>32.339</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_10_s/COUT</td>
</tr>
<tr>
<td>32.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>mult_567207_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>32.958</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>33.861</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>next_dy_sq_11_s/I0</td>
</tr>
<tr>
<td>35.011</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_11_s/COUT</td>
</tr>
<tr>
<td>35.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[1][A]</td>
<td>mult_567208_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>35.630</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567208_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.597</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td>next_dy_sq_12_s/I0</td>
</tr>
<tr>
<td>38.747</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_12_s/COUT</td>
</tr>
<tr>
<td>38.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[1][A]</td>
<td>mult_567209_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.366</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567209_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>41.152</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>next_dy_sq_13_s/I0</td>
</tr>
<tr>
<td>42.302</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_13_s/COUT</td>
</tr>
<tr>
<td>42.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][B]</td>
<td>mult_567210_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.921</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">mult_567210_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>44.520</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>next_dy_sq_14_s/I0</td>
</tr>
<tr>
<td>45.669</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_14_s/COUT</td>
</tr>
<tr>
<td>45.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>mult_567211_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>46.289</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567211_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>48.601</td>
<td>2.313</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>next_dy_sq_15_s/I0</td>
</tr>
<tr>
<td>49.751</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_15_s/COUT</td>
</tr>
<tr>
<td>49.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>mult_567212_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>50.370</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567212_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>51.788</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>next_dy_sq_16_s/I0</td>
</tr>
<tr>
<td>52.561</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_16_s/SUM</td>
</tr>
<tr>
<td>53.979</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C9[2][B]</td>
<td>n596_s0/I1</td>
</tr>
<tr>
<td>54.750</td>
<td>0.771</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C9[2][B]</td>
<td style=" background: #97FFFF;">n596_s0/SUM</td>
</tr>
<tr>
<td>54.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][B]</td>
<td style=" font-weight:bold;">n596_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][B]</td>
<td>n596_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[2][B]</td>
<td>n596_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 27.770, 55.260%; route: 21.978, 43.736%; tC2Q: 0.504, 1.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n597_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.519</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][B]</td>
<td>mult_567204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.138</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.677</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>next_dy_sq_8_s/I0</td>
</tr>
<tr>
<td>26.827</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_8_s/COUT</td>
</tr>
<tr>
<td>26.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>mult_567205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.518</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>next_dy_sq_9_s/I0</td>
</tr>
<tr>
<td>29.667</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_9_s/COUT</td>
</tr>
<tr>
<td>29.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>mult_567206_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>30.287</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567206_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.190</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>next_dy_sq_10_s/I0</td>
</tr>
<tr>
<td>32.339</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_10_s/COUT</td>
</tr>
<tr>
<td>32.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>mult_567207_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>32.958</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>33.861</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>next_dy_sq_11_s/I0</td>
</tr>
<tr>
<td>35.011</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_11_s/COUT</td>
</tr>
<tr>
<td>35.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[1][A]</td>
<td>mult_567208_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>35.630</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567208_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.597</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td>next_dy_sq_12_s/I0</td>
</tr>
<tr>
<td>38.747</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_12_s/COUT</td>
</tr>
<tr>
<td>38.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[1][A]</td>
<td>mult_567209_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.366</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567209_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>41.152</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>next_dy_sq_13_s/I0</td>
</tr>
<tr>
<td>42.302</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_13_s/COUT</td>
</tr>
<tr>
<td>42.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][B]</td>
<td>mult_567210_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.921</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">mult_567210_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>44.520</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>next_dy_sq_14_s/I0</td>
</tr>
<tr>
<td>45.669</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_14_s/COUT</td>
</tr>
<tr>
<td>45.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>mult_567211_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>46.289</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">mult_567211_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>48.601</td>
<td>2.313</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>next_dy_sq_15_s/I0</td>
</tr>
<tr>
<td>49.402</td>
<td>0.801</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_15_s/SUM</td>
</tr>
<tr>
<td>50.635</td>
<td>1.233</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C9[2][A]</td>
<td>n597_s0/I1</td>
</tr>
<tr>
<td>51.406</td>
<td>0.771</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n597_s0/SUM</td>
</tr>
<tr>
<td>51.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">n597_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n597_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n597_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 26.028, 55.488%; route: 20.376, 43.437%; tC2Q: 0.504, 1.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n598_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.519</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][B]</td>
<td>mult_567204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.138</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.677</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>next_dy_sq_8_s/I0</td>
</tr>
<tr>
<td>26.827</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_8_s/COUT</td>
</tr>
<tr>
<td>26.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>mult_567205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.518</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>next_dy_sq_9_s/I0</td>
</tr>
<tr>
<td>29.667</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_9_s/COUT</td>
</tr>
<tr>
<td>29.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>mult_567206_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>30.287</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567206_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.190</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>next_dy_sq_10_s/I0</td>
</tr>
<tr>
<td>32.339</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_10_s/COUT</td>
</tr>
<tr>
<td>32.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>mult_567207_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>32.958</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>33.861</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>next_dy_sq_11_s/I0</td>
</tr>
<tr>
<td>35.011</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_11_s/COUT</td>
</tr>
<tr>
<td>35.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[1][A]</td>
<td>mult_567208_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>35.630</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567208_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.597</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td>next_dy_sq_12_s/I0</td>
</tr>
<tr>
<td>38.747</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_12_s/COUT</td>
</tr>
<tr>
<td>38.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[1][A]</td>
<td>mult_567209_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.366</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567209_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>41.152</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>next_dy_sq_13_s/I0</td>
</tr>
<tr>
<td>42.302</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_13_s/COUT</td>
</tr>
<tr>
<td>42.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][B]</td>
<td>mult_567210_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>42.921</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">mult_567210_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>44.520</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C18[0][B]</td>
<td>next_dy_sq_14_s/I0</td>
</tr>
<tr>
<td>45.293</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_14_s/SUM</td>
</tr>
<tr>
<td>47.606</td>
<td>2.313</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C9[1][B]</td>
<td>n598_s0/I1</td>
</tr>
<tr>
<td>48.377</td>
<td>0.771</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td style=" background: #97FFFF;">n598_s0/SUM</td>
</tr>
<tr>
<td>48.377</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td style=" font-weight:bold;">n598_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td>n598_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[1][B]</td>
<td>n598_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 24.232, 55.225%; route: 19.143, 43.626%; tC2Q: 0.504, 1.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n599_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.519</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][B]</td>
<td>mult_567204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.138</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.677</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>next_dy_sq_8_s/I0</td>
</tr>
<tr>
<td>26.827</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_8_s/COUT</td>
</tr>
<tr>
<td>26.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>mult_567205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.518</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>next_dy_sq_9_s/I0</td>
</tr>
<tr>
<td>29.667</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_9_s/COUT</td>
</tr>
<tr>
<td>29.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>mult_567206_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>30.287</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567206_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.190</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>next_dy_sq_10_s/I0</td>
</tr>
<tr>
<td>32.339</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_10_s/COUT</td>
</tr>
<tr>
<td>32.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>mult_567207_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>32.958</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>33.861</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>next_dy_sq_11_s/I0</td>
</tr>
<tr>
<td>35.011</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_11_s/COUT</td>
</tr>
<tr>
<td>35.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[1][A]</td>
<td>mult_567208_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>35.630</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567208_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.597</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td>next_dy_sq_12_s/I0</td>
</tr>
<tr>
<td>38.747</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_12_s/COUT</td>
</tr>
<tr>
<td>38.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[1][A]</td>
<td>mult_567209_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>39.366</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567209_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>41.152</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>next_dy_sq_13_s/I0</td>
</tr>
<tr>
<td>41.925</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_13_s/SUM</td>
</tr>
<tr>
<td>43.893</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C9[1][A]</td>
<td>n599_s0/I1</td>
</tr>
<tr>
<td>44.664</td>
<td>0.771</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td style=" background: #97FFFF;">n599_s0/SUM</td>
</tr>
<tr>
<td>44.664</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td style=" font-weight:bold;">n599_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>n599_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>n599_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.463, 55.926%; route: 17.198, 42.818%; tC2Q: 0.504, 1.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n600_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.519</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][B]</td>
<td>mult_567204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.138</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.677</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>next_dy_sq_8_s/I0</td>
</tr>
<tr>
<td>26.827</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_8_s/COUT</td>
</tr>
<tr>
<td>26.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>mult_567205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.518</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>next_dy_sq_9_s/I0</td>
</tr>
<tr>
<td>29.667</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_9_s/COUT</td>
</tr>
<tr>
<td>29.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>mult_567206_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>30.287</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567206_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.190</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>next_dy_sq_10_s/I0</td>
</tr>
<tr>
<td>32.339</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_10_s/COUT</td>
</tr>
<tr>
<td>32.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>mult_567207_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>32.958</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>33.861</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>next_dy_sq_11_s/I0</td>
</tr>
<tr>
<td>35.011</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_11_s/COUT</td>
</tr>
<tr>
<td>35.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[1][A]</td>
<td>mult_567208_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>35.630</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567208_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.597</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td>next_dy_sq_12_s/I0</td>
</tr>
<tr>
<td>38.398</td>
<td>0.801</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_12_s/SUM</td>
</tr>
<tr>
<td>39.631</td>
<td>1.233</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C9[0][B]</td>
<td>n600_s0/I1</td>
</tr>
<tr>
<td>40.402</td>
<td>0.771</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td style=" background: #97FFFF;">n600_s0/SUM</td>
</tr>
<tr>
<td>40.402</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">n600_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>n600_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>n600_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.722, 57.715%; route: 14.678, 40.881%; tC2Q: 0.504, 1.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n601_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.519</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][B]</td>
<td>mult_567204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.138</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.677</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>next_dy_sq_8_s/I0</td>
</tr>
<tr>
<td>26.827</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_8_s/COUT</td>
</tr>
<tr>
<td>26.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>mult_567205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.518</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>next_dy_sq_9_s/I0</td>
</tr>
<tr>
<td>29.667</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_9_s/COUT</td>
</tr>
<tr>
<td>29.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>mult_567206_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>30.287</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567206_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.190</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>next_dy_sq_10_s/I0</td>
</tr>
<tr>
<td>32.339</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_10_s/COUT</td>
</tr>
<tr>
<td>32.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td>mult_567207_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>32.958</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567207_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>33.861</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C15[0][B]</td>
<td>next_dy_sq_11_s/I0</td>
</tr>
<tr>
<td>34.635</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_11_s/SUM</td>
</tr>
<tr>
<td>36.760</td>
<td>2.126</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C9[0][A]</td>
<td>n601_s0/I1</td>
</tr>
<tr>
<td>37.531</td>
<td>0.771</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td style=" background: #97FFFF;">n601_s0/SUM</td>
</tr>
<tr>
<td>37.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">n601_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>n601_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>n601_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.925, 57.292%; route: 13.603, 41.181%; tC2Q: 0.504, 1.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n602_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.519</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][B]</td>
<td>mult_567204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>25.138</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" background: #97FFFF;">mult_567204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.677</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>next_dy_sq_8_s/I0</td>
</tr>
<tr>
<td>26.827</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_8_s/COUT</td>
</tr>
<tr>
<td>26.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>mult_567205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.518</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>next_dy_sq_9_s/I0</td>
</tr>
<tr>
<td>29.667</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_9_s/COUT</td>
</tr>
<tr>
<td>29.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>mult_567206_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>30.287</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">mult_567206_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>31.190</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][B]</td>
<td>next_dy_sq_10_s/I0</td>
</tr>
<tr>
<td>31.963</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_10_s/SUM</td>
</tr>
<tr>
<td>34.463</td>
<td>2.500</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C8[2][B]</td>
<td>n602_s0/I1</td>
</tr>
<tr>
<td>35.234</td>
<td>0.771</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C8[2][B]</td>
<td style=" background: #97FFFF;">n602_s0/SUM</td>
</tr>
<tr>
<td>35.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[2][B]</td>
<td style=" font-weight:bold;">n602_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[2][B]</td>
<td>n602_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C8[2][B]</td>
<td>n602_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.157, 55.820%; route: 13.075, 42.540%; tC2Q: 0.504, 1.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dx_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n603_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>dx_0_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R2C6[2][B]</td>
<td style=" font-weight:bold;">dx_0_s0/Q</td>
</tr>
<tr>
<td>6.283</td>
<td>1.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>mult_566_s224/I1</td>
</tr>
<tr>
<td>7.450</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">mult_566_s224/F</td>
</tr>
<tr>
<td>8.965</td>
<td>1.515</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>mult_566198_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>9.584</td>
<td>0.619</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">mult_566198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>10.123</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[0][B]</td>
<td>next_dx_sq_2_s/I0</td>
</tr>
<tr>
<td>11.273</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>mult_566199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.892</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">mult_566199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.328</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][A]</td>
<td>next_dx_sq_3_s/I0</td>
</tr>
<tr>
<td>14.477</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">next_dx_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][B]</td>
<td>mult_566200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>15.097</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" background: #97FFFF;">mult_566200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.981</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[0][B]</td>
<td>next_dx_sq_4_s/I0</td>
</tr>
<tr>
<td>17.131</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_4_s/COUT</td>
</tr>
<tr>
<td>17.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td>mult_566201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.750</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">mult_566201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.653</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>next_dx_sq_5_s/I0</td>
</tr>
<tr>
<td>19.803</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">next_dx_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>mult_566202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.422</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">mult_566202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.961</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C5[0][B]</td>
<td>next_dx_sq_6_s/I0</td>
</tr>
<tr>
<td>22.111</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_6_s/COUT</td>
</tr>
<tr>
<td>22.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C5[1][A]</td>
<td>mult_566203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.691</td>
<td>0.581</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" background: #97FFFF;">mult_566203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.152</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[0][B]</td>
<td>next_dx_sq_7_s/I0</td>
</tr>
<tr>
<td>24.302</td>
<td>1.150</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][A]</td>
<td>mult_566204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>24.921</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td style=" background: #97FFFF;">mult_566204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.170</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C3[0][B]</td>
<td>next_dx_sq_8_s/I0</td>
</tr>
<tr>
<td>27.319</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C3[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_8_s/COUT</td>
</tr>
<tr>
<td>27.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C3[1][A]</td>
<td>mult_566205_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C3[1][A]</td>
<td style=" background: #97FFFF;">mult_566205_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.823</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C2[0][B]</td>
<td>next_dx_sq_9_s/I0</td>
</tr>
<tr>
<td>29.596</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_9_s/SUM</td>
</tr>
<tr>
<td>32.273</td>
<td>2.677</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C8[2][A]</td>
<td>n603_s0/I0</td>
</tr>
<tr>
<td>33.074</td>
<td>0.801</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td style=" background: #97FFFF;">n603_s0/SUM</td>
</tr>
<tr>
<td>33.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td style=" font-weight:bold;">n603_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td>n603_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C8[2][A]</td>
<td>n603_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.704, 54.954%; route: 12.368, 43.282%; tC2Q: 0.504, 1.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dx_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n604_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>dx_0_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R2C6[2][B]</td>
<td style=" font-weight:bold;">dx_0_s0/Q</td>
</tr>
<tr>
<td>6.283</td>
<td>1.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>mult_566_s224/I1</td>
</tr>
<tr>
<td>7.450</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">mult_566_s224/F</td>
</tr>
<tr>
<td>8.965</td>
<td>1.515</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>mult_566198_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>9.584</td>
<td>0.619</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">mult_566198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>10.123</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[0][B]</td>
<td>next_dx_sq_2_s/I0</td>
</tr>
<tr>
<td>11.273</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>mult_566199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.892</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">mult_566199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.328</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][A]</td>
<td>next_dx_sq_3_s/I0</td>
</tr>
<tr>
<td>14.477</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">next_dx_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][B]</td>
<td>mult_566200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>15.097</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" background: #97FFFF;">mult_566200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.981</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[0][B]</td>
<td>next_dx_sq_4_s/I0</td>
</tr>
<tr>
<td>17.131</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_4_s/COUT</td>
</tr>
<tr>
<td>17.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td>mult_566201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.750</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">mult_566201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.653</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>next_dx_sq_5_s/I0</td>
</tr>
<tr>
<td>19.803</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">next_dx_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>mult_566202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.422</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">mult_566202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.961</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C5[0][B]</td>
<td>next_dx_sq_6_s/I0</td>
</tr>
<tr>
<td>22.111</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_6_s/COUT</td>
</tr>
<tr>
<td>22.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C5[1][A]</td>
<td>mult_566203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.691</td>
<td>0.581</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" background: #97FFFF;">mult_566203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.152</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C5[0][B]</td>
<td>next_dx_sq_7_s/I0</td>
</tr>
<tr>
<td>24.302</td>
<td>1.150</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_7_s/COUT</td>
</tr>
<tr>
<td>24.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C5[1][A]</td>
<td>mult_566204_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>24.921</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td style=" background: #97FFFF;">mult_566204_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.170</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C3[0][B]</td>
<td>next_dx_sq_8_s/I0</td>
</tr>
<tr>
<td>26.943</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C3[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_8_s/SUM</td>
</tr>
<tr>
<td>28.910</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C8[1][B]</td>
<td>n604_s0/I0</td>
</tr>
<tr>
<td>29.711</td>
<td>0.801</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C8[1][B]</td>
<td style=" background: #97FFFF;">n604_s0/SUM</td>
</tr>
<tr>
<td>29.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][B]</td>
<td style=" font-weight:bold;">n604_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][B]</td>
<td>n604_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C8[1][B]</td>
<td>n604_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.935, 55.269%; route: 10.774, 42.731%; tC2Q: 0.504, 2.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n605_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.904</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/COUT</td>
</tr>
<tr>
<td>16.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td>mult_567201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.523</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.408</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>next_dy_sq_5_s/I0</td>
</tr>
<tr>
<td>19.557</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>mult_567202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.177</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">mult_567202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.716</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>next_dy_sq_6_s/I0</td>
</tr>
<tr>
<td>21.865</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_6_s/COUT</td>
</tr>
<tr>
<td>21.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>mult_567203_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>22.484</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">mult_567203_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>23.369</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>next_dy_sq_7_s/I0</td>
</tr>
<tr>
<td>24.143</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">next_dy_sq_7_s/SUM</td>
</tr>
<tr>
<td>25.929</td>
<td>1.786</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C8[1][A]</td>
<td>n605_s0/I1</td>
</tr>
<tr>
<td>26.700</td>
<td>0.771</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td style=" background: #97FFFF;">n605_s0/SUM</td>
</tr>
<tr>
<td>26.700</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td style=" font-weight:bold;">n605_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>n605_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>n605_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.850, 53.376%; route: 9.847, 44.353%; tC2Q: 0.504, 2.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dx_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n606_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>dx_0_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R2C6[2][B]</td>
<td style=" font-weight:bold;">dx_0_s0/Q</td>
</tr>
<tr>
<td>6.283</td>
<td>1.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>mult_566_s224/I1</td>
</tr>
<tr>
<td>7.450</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">mult_566_s224/F</td>
</tr>
<tr>
<td>8.965</td>
<td>1.515</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>mult_566198_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>9.584</td>
<td>0.619</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">mult_566198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>10.123</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[0][B]</td>
<td>next_dx_sq_2_s/I0</td>
</tr>
<tr>
<td>11.273</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>mult_566199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.892</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">mult_566199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.328</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][A]</td>
<td>next_dx_sq_3_s/I0</td>
</tr>
<tr>
<td>14.477</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">next_dx_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][B]</td>
<td>mult_566200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>15.097</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" background: #97FFFF;">mult_566200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.981</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[0][B]</td>
<td>next_dx_sq_4_s/I0</td>
</tr>
<tr>
<td>17.131</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_4_s/COUT</td>
</tr>
<tr>
<td>17.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td>mult_566201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.750</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">mult_566201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.653</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>next_dx_sq_5_s/I0</td>
</tr>
<tr>
<td>19.803</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">next_dx_sq_5_s/COUT</td>
</tr>
<tr>
<td>19.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>mult_566202_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>20.422</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">mult_566202_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>20.961</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C5[0][B]</td>
<td>next_dx_sq_6_s/I0</td>
</tr>
<tr>
<td>21.734</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_6_s/SUM</td>
</tr>
<tr>
<td>23.866</td>
<td>2.132</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C8[0][B]</td>
<td>n606_s0/I0</td>
</tr>
<tr>
<td>24.667</td>
<td>0.801</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td style=" background: #97FFFF;">n606_s0/SUM</td>
</tr>
<tr>
<td>24.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td style=" font-weight:bold;">n606_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>n606_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C8[0][B]</td>
<td>n606_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.436, 51.742%; route: 9.229, 45.758%; tC2Q: 0.504, 2.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dx_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n607_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>dx_0_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R2C6[2][B]</td>
<td style=" font-weight:bold;">dx_0_s0/Q</td>
</tr>
<tr>
<td>6.283</td>
<td>1.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>mult_566_s224/I1</td>
</tr>
<tr>
<td>7.450</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">mult_566_s224/F</td>
</tr>
<tr>
<td>8.965</td>
<td>1.515</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>mult_566198_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>9.584</td>
<td>0.619</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">mult_566198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>10.123</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[0][B]</td>
<td>next_dx_sq_2_s/I0</td>
</tr>
<tr>
<td>11.273</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>mult_566199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.892</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">mult_566199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.328</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][A]</td>
<td>next_dx_sq_3_s/I0</td>
</tr>
<tr>
<td>14.477</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">next_dx_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][B]</td>
<td>mult_566200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>15.097</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" background: #97FFFF;">mult_566200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.981</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[0][B]</td>
<td>next_dx_sq_4_s/I0</td>
</tr>
<tr>
<td>17.131</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_4_s/COUT</td>
</tr>
<tr>
<td>17.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td>mult_566201_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>17.750</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">mult_566201_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>18.653</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>next_dx_sq_5_s/I0</td>
</tr>
<tr>
<td>19.426</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">next_dx_sq_5_s/SUM</td>
</tr>
<tr>
<td>21.389</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C8[0][A]</td>
<td>n607_s0/I0</td>
</tr>
<tr>
<td>22.190</td>
<td>0.801</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td style=" background: #97FFFF;">n607_s0/SUM</td>
</tr>
<tr>
<td>22.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td style=" font-weight:bold;">n607_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>n607_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>n607_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.667, 48.988%; route: 8.521, 48.162%; tC2Q: 0.504, 2.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n608_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>dy_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">dy_2_s0/Q</td>
</tr>
<tr>
<td>6.986</td>
<td>1.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>mult_567_s225/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">mult_567_s225/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C14[0][B]</td>
<td>mult_567198_DOUT_1_s/I0</td>
</tr>
<tr>
<td>9.339</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">mult_567198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>9.878</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[0][B]</td>
<td>next_dy_sq_2_s/I0</td>
</tr>
<tr>
<td>11.027</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td>mult_567199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.646</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">mult_567199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.082</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[0][B]</td>
<td>next_dy_sq_3_s/I0</td>
</tr>
<tr>
<td>14.232</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_3_s/COUT</td>
</tr>
<tr>
<td>14.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td>mult_567200_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">mult_567200_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.754</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][B]</td>
<td>next_dy_sq_4_s/I0</td>
</tr>
<tr>
<td>16.527</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">next_dy_sq_4_s/SUM</td>
</tr>
<tr>
<td>19.023</td>
<td>2.496</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C7[2][B]</td>
<td>n608_s0/I1</td>
</tr>
<tr>
<td>19.794</td>
<td>0.771</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" background: #97FFFF;">n608_s0/SUM</td>
</tr>
<tr>
<td>19.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">n608_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>n608_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>n608_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.544, 42.781%; route: 8.248, 53.923%; tC2Q: 0.504, 3.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>dx_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n609_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>dx_0_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R2C6[2][B]</td>
<td style=" font-weight:bold;">dx_0_s0/Q</td>
</tr>
<tr>
<td>6.283</td>
<td>1.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>mult_566_s224/I1</td>
</tr>
<tr>
<td>7.450</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">mult_566_s224/F</td>
</tr>
<tr>
<td>8.965</td>
<td>1.515</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[0][B]</td>
<td>mult_566198_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>9.584</td>
<td>0.619</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" background: #97FFFF;">mult_566198_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>10.123</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[0][B]</td>
<td>next_dx_sq_2_s/I0</td>
</tr>
<tr>
<td>11.273</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" background: #97FFFF;">next_dx_sq_2_s/COUT</td>
</tr>
<tr>
<td>11.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][A]</td>
<td>mult_566199_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.892</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" background: #97FFFF;">mult_566199_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>13.328</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][A]</td>
<td>next_dx_sq_3_s/I0</td>
</tr>
<tr>
<td>14.101</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">next_dx_sq_3_s/SUM</td>
</tr>
<tr>
<td>15.519</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C7[2][A]</td>
<td>n609_s0/I0</td>
</tr>
<tr>
<td>16.320</td>
<td>0.801</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td style=" background: #97FFFF;">n609_s0/SUM</td>
</tr>
<tr>
<td>16.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">n609_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>n609_s/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>n609_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.129, 43.389%; route: 6.188, 52.346%; tC2Q: 0.504, 4.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_center_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dx_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>x_center_0_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">x_center_0_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>2.503</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>n684_s26/I1</td>
</tr>
<tr>
<td>8.110</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">n684_s26/COUT</td>
</tr>
<tr>
<td>8.110</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[1][A]</td>
<td>n684_s27/CIN</td>
</tr>
<tr>
<td>8.173</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" background: #97FFFF;">n684_s27/COUT</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td>n684_s28/CIN</td>
</tr>
<tr>
<td>8.236</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n684_s28/COUT</td>
</tr>
<tr>
<td>8.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[2][A]</td>
<td>n684_s29/CIN</td>
</tr>
<tr>
<td>8.299</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" background: #97FFFF;">n684_s29/COUT</td>
</tr>
<tr>
<td>8.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[2][B]</td>
<td>n684_s30/CIN</td>
</tr>
<tr>
<td>8.361</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td style=" background: #97FFFF;">n684_s30/COUT</td>
</tr>
<tr>
<td>8.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C7[0][A]</td>
<td>n684_s31/CIN</td>
</tr>
<tr>
<td>8.424</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">n684_s31/COUT</td>
</tr>
<tr>
<td>8.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C7[0][B]</td>
<td>n684_s32/CIN</td>
</tr>
<tr>
<td>8.487</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][B]</td>
<td style=" background: #97FFFF;">n684_s32/COUT</td>
</tr>
<tr>
<td>8.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C7[1][A]</td>
<td>n684_s33/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n684_s33/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C7[1][B]</td>
<td>n684_s34/CIN</td>
</tr>
<tr>
<td>8.612</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n684_s34/COUT</td>
</tr>
<tr>
<td>8.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C7[2][A]</td>
<td>n684_s35/CIN</td>
</tr>
<tr>
<td>8.675</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td style=" background: #97FFFF;">n684_s35/COUT</td>
</tr>
<tr>
<td>8.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C7[2][B]</td>
<td>n684_s36/CIN</td>
</tr>
<tr>
<td>8.737</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][B]</td>
<td style=" background: #97FFFF;">n684_s36/COUT</td>
</tr>
<tr>
<td>8.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C8[0][A]</td>
<td>n684_s37/CIN</td>
</tr>
<tr>
<td>8.800</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td style=" background: #97FFFF;">n684_s37/COUT</td>
</tr>
<tr>
<td>10.304</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>next_dx_13_s1/I1</td>
</tr>
<tr>
<td>11.439</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">next_dx_13_s1/F</td>
</tr>
<tr>
<td>13.262</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>next_dx_11_s0/I2</td>
</tr>
<tr>
<td>14.397</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">next_dx_11_s0/F</td>
</tr>
<tr>
<td>15.996</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">dx_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>dx_11_s0/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>dx_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.565, 31.008%; route: 7.428, 64.607%; tC2Q: 0.504, 4.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>V_Counter_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>V_Counter_12_s1/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R8C14[2][A]</td>
<td style=" font-weight:bold;">V_Counter_12_s1/Q</td>
</tr>
<tr>
<td>6.818</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>n550_s5/I3</td>
</tr>
<tr>
<td>7.954</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">n550_s5/F</td>
</tr>
<tr>
<td>9.402</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>n567_s6/I1</td>
</tr>
<tr>
<td>10.611</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">n567_s6/F</td>
</tr>
<tr>
<td>12.047</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[3][A]</td>
<td>n567_s2/I3</td>
</tr>
<tr>
<td>12.735</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C18[3][A]</td>
<td style=" background: #97FFFF;">n567_s2/F</td>
</tr>
<tr>
<td>14.370</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>n567_s1/I2</td>
</tr>
<tr>
<td>15.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td style=" background: #97FFFF;">n567_s1/F</td>
</tr>
<tr>
<td>15.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td style=" font-weight:bold;">v_state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>v_state_0_s3/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>v_state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.242, 38.279%; route: 6.335, 57.172%; tC2Q: 0.504, 4.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>V_Counter_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>V_Counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>V_Counter_12_s1/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R8C14[2][A]</td>
<td style=" font-weight:bold;">V_Counter_12_s1/Q</td>
</tr>
<tr>
<td>6.818</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>n550_s5/I3</td>
</tr>
<tr>
<td>7.954</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">n550_s5/F</td>
</tr>
<tr>
<td>9.402</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>n567_s6/I1</td>
</tr>
<tr>
<td>10.611</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">n567_s6/F</td>
</tr>
<tr>
<td>12.047</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[3][A]</td>
<td>n567_s2/I3</td>
</tr>
<tr>
<td>12.735</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C18[3][A]</td>
<td style=" background: #97FFFF;">n567_s2/F</td>
</tr>
<tr>
<td>14.370</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>Next_V_Counter_6_s0/I3</td>
</tr>
<tr>
<td>15.579</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" background: #97FFFF;">Next_V_Counter_6_s0/F</td>
</tr>
<tr>
<td>15.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" font-weight:bold;">V_Counter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>V_Counter_6_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>V_Counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.242, 38.279%; route: 6.335, 57.172%; tC2Q: 0.504, 4.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>inst/ram_16_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td style=" font-weight:bold;">inst/ram_16_s0/Q</td>
</tr>
<tr>
<td>1.746</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td style=" font-weight:bold;">y_center_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>y_center_3_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_3_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>y_center_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.627, 63.116%; tC2Q: 0.367, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>inst/ram_24_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td style=" font-weight:bold;">inst/ram_24_s0/Q</td>
</tr>
<tr>
<td>1.746</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][B]</td>
<td style=" font-weight:bold;">y_center_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][B]</td>
<td>y_center_11_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_11_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C18[0][B]</td>
<td>y_center_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.627, 63.116%; tC2Q: 0.367, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>inst/ram_23_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">inst/ram_23_s0/Q</td>
</tr>
<tr>
<td>1.959</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td style=" font-weight:bold;">y_center_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>y_center_10_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_10_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>y_center_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 69.620%; tC2Q: 0.367, 30.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>inst/ram_13_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" font-weight:bold;">inst/ram_13_s0/Q</td>
</tr>
<tr>
<td>1.980</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" font-weight:bold;">y_center_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>y_center_0_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_0_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>y_center_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 70.139%; tC2Q: 0.367, 29.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>inst/ram_19_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">inst/ram_19_s0/Q</td>
</tr>
<tr>
<td>1.980</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td style=" font-weight:bold;">y_center_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td>y_center_6_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_6_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[2][A]</td>
<td>y_center_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 70.139%; tC2Q: 0.367, 29.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>inst/ram_21_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">inst/ram_21_s0/Q</td>
</tr>
<tr>
<td>1.980</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">y_center_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>y_center_8_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_8_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>y_center_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 70.139%; tC2Q: 0.367, 29.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>inst/ram_12_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">inst/ram_12_s0/Q</td>
</tr>
<tr>
<td>1.980</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">x_center_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>x_center_12_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_12_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>x_center_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 70.139%; tC2Q: 0.367, 29.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>inst/ram_22_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">inst/ram_22_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" font-weight:bold;">y_center_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td>y_center_9_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_9_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C19[0][B]</td>
<td>y_center_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 70.390%; tC2Q: 0.367, 29.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>inst/ram_9_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" font-weight:bold;">inst/ram_9_s0/Q</td>
</tr>
<tr>
<td>1.990</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">x_center_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>x_center_9_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_9_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>x_center_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 70.390%; tC2Q: 0.367, 29.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[2][A]</td>
<td>inst/ram_4_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C19[2][A]</td>
<td style=" font-weight:bold;">inst/ram_4_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" font-weight:bold;">x_center_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>x_center_4_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_4_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>x_center_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.914, 71.361%; tC2Q: 0.367, 28.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>inst/ram_15_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">inst/ram_15_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>0.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">y_center_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>y_center_2_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_2_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>y_center_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.918, 71.448%; tC2Q: 0.367, 28.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>inst/ram_14_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" font-weight:bold;">inst/ram_14_s0/Q</td>
</tr>
<tr>
<td>2.057</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" font-weight:bold;">y_center_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>y_center_1_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_1_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>y_center_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.939, 71.907%; tC2Q: 0.367, 28.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>inst/ram_0_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">inst/ram_0_s0/Q</td>
</tr>
<tr>
<td>2.145</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">x_center_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>x_center_0_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_0_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>x_center_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 73.672%; tC2Q: 0.367, 26.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>inst/ram_8_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">inst/ram_8_s0/Q</td>
</tr>
<tr>
<td>2.145</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">x_center_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>x_center_8_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_8_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>x_center_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 73.672%; tC2Q: 0.367, 26.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>inst/ram_1_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">inst/ram_1_s0/Q</td>
</tr>
<tr>
<td>2.190</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">x_center_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>x_center_1_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_1_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>x_center_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.072, 74.512%; tC2Q: 0.367, 25.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>inst/ram_5_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">inst/ram_5_s0/Q</td>
</tr>
<tr>
<td>2.270</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">x_center_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>x_center_5_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_5_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>x_center_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.151, 75.846%; tC2Q: 0.367, 24.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>inst/ram_17_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">inst/ram_17_s0/Q</td>
</tr>
<tr>
<td>2.295</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">y_center_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>y_center_4_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_4_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>y_center_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.176, 76.236%; tC2Q: 0.367, 23.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td>inst/ram_3_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" font-weight:bold;">inst/ram_3_s0/Q</td>
</tr>
<tr>
<td>2.301</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" font-weight:bold;">x_center_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>x_center_3_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_3_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>x_center_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 76.336%; tC2Q: 0.367, 23.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>inst/ram_18_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">inst/ram_18_s0/Q</td>
</tr>
<tr>
<td>2.316</td>
<td>1.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][B]</td>
<td style=" font-weight:bold;">y_center_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][B]</td>
<td>y_center_5_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_5_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[1][B]</td>
<td>y_center_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.197, 76.555%; tC2Q: 0.367, 23.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>inst/ram_20_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td style=" font-weight:bold;">inst/ram_20_s0/Q</td>
</tr>
<tr>
<td>2.316</td>
<td>1.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td style=" font-weight:bold;">y_center_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>y_center_7_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_7_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>y_center_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.197, 76.555%; tC2Q: 0.367, 23.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>inst/ram_2_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" font-weight:bold;">inst/ram_2_s0/Q</td>
</tr>
<tr>
<td>2.316</td>
<td>1.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" font-weight:bold;">x_center_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>x_center_2_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_2_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>x_center_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.197, 76.555%; tC2Q: 0.367, 23.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>inst/ram_10_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" font-weight:bold;">inst/ram_10_s0/Q</td>
</tr>
<tr>
<td>2.316</td>
<td>1.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" font-weight:bold;">x_center_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>x_center_10_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_10_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>x_center_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.197, 76.555%; tC2Q: 0.367, 23.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td>inst/ram_11_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" font-weight:bold;">inst/ram_11_s0/Q</td>
</tr>
<tr>
<td>2.403</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">x_center_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>x_center_11_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_11_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>x_center_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 77.797%; tC2Q: 0.367, 22.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>inst/ram_7_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">inst/ram_7_s0/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" font-weight:bold;">x_center_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>x_center_7_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_7_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>x_center_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.337, 78.479%; tC2Q: 0.367, 21.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td>inst/ram_6_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" font-weight:bold;">inst/ram_6_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">x_center_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>114</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>x_center_6_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_6_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>x_center_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 78.789%; tC2Q: 0.367, 21.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>line_done_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>line_done_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>line_done_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>color_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>color_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>color_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>color_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>color_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>color_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>x_center_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>x_center_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>x_center_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>x_center_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>x_center_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>x_center_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dx_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>dx_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>dx_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>V_Counter_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>V_Counter_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>V_Counter_6_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>V_Counter_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>V_Counter_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>V_Counter_7_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dx_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>dx_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>dx_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>V_Counter_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>V_Counter_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>V_Counter_8_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>114</td>
<td>clk_d</td>
<td>-50.942</td>
<td>0.289</td>
</tr>
<tr>
<td>27</td>
<td>d_latch_enable</td>
<td>18.125</td>
<td>1.186</td>
</tr>
<tr>
<td>23</td>
<td>mult_566_253</td>
<td>-44.788</td>
<td>2.897</td>
</tr>
<tr>
<td>23</td>
<td>mult_567_253</td>
<td>-47.534</td>
<td>2.224</td>
</tr>
<tr>
<td>22</td>
<td>mult_567_277</td>
<td>-44.886</td>
<td>2.192</td>
</tr>
<tr>
<td>22</td>
<td>mult_566_277</td>
<td>-43.380</td>
<td>3.069</td>
</tr>
<tr>
<td>20</td>
<td>V_Counter[12]</td>
<td>8.479</td>
<td>2.379</td>
</tr>
<tr>
<td>20</td>
<td>mult_566_299</td>
<td>-40.911</td>
<td>2.712</td>
</tr>
<tr>
<td>20</td>
<td>mult_567_299</td>
<td>-42.219</td>
<td>2.871</td>
</tr>
<tr>
<td>18</td>
<td>mult_566_319</td>
<td>-37.296</td>
<td>2.706</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C8</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
