vendor_name = ModelSim
source_file = 1, /home2/users/alumnes/1177952/LAB1/FUNCIONAL/CODIGO/s1bit.vhd
source_file = 1, /home2/users/alumnes/1177952/LAB1/FUNCIONAL/QUARTUS/db/s1bit.cbx.xml
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = s1bit
instance = comp, \s~output\, s~output, s1bit, 1
instance = comp, \csal~output\, csal~output, s1bit, 1
instance = comp, \x~input\, x~input, s1bit, 1
instance = comp, \y~input\, y~input, s1bit, 1
instance = comp, \cen~input\, cen~input, s1bit, 1
instance = comp, \s~0\, s~0, s1bit, 1
instance = comp, \csal~0\, csal~0, s1bit, 1
