module pipeline #(
    parameter WIDTH = 32
)(
    input  logic              clk,
    input  logic              rst_n,

    // Input interface
    input  logic [WIDTH-1:0]  in_data,
    input  logic              in_valid,
    output logic              in_ready,

    // Output interface
    output logic [WIDTH-1:0]  out_data,
    output logic              out_valid,
    input  logic              out_ready
);
    always_ff @(posedge clk or negedge rst_n) begin
        if(!rst_n) begin
            out_valid <= 1'b0;
            out_data  <= '0;
        end
        else begin
            // Case 1: Input transfer occurs
           if(in_valid && in_ready) begin
                out_data  <= in_data;
                out_valid <= 1'b1;
            end
            // Case 2: Output transfer without replacement
         else if (out_valid && out_ready) begin
                out_valid <= 1'b0;
            end
        end
    end

endmodule
