/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for IPA_CONTROL
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_IPA_CONTROL.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for IPA_CONTROL
 *
 * CMSIS Peripheral Access Layer for IPA_CONTROL
 */

#if !defined(PERI_IPA_CONTROL_H_)
#define PERI_IPA_CONTROL_H_                      /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- IPA_CONTROL Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup IPA_CONTROL_Peripheral_Access_Layer IPA_CONTROL Peripheral Access Layer
 * @{
 */

/** IPA_CONTROL - Register Layout Typedef */
typedef struct {
  __IO uint32_t COMMAND;                           /**< COMMAND, offset: 0x0 */
  __I  uint32_t STATUS;                            /**< STATUS, offset: 0x4 */
  __IO uint32_t TIMER;                             /**< TIMER, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __IO uint32_t SELECT_CSHW_LO;                    /**< SELECT_CSHW_LO, offset: 0x10 */
  __IO uint32_t SELECT_CSHW_HI;                    /**< SELECT_CSHW_HI, offset: 0x14 */
  __IO uint32_t SELECT_MEMSYS_LO;                  /**< SELECT_MEMSYS_LO, offset: 0x18 */
  __IO uint32_t SELECT_MEMSYS_HI;                  /**< SELECT_MEMSYS_HI, offset: 0x1C */
  __IO uint32_t SELECT_TILER_LO;                   /**< SELECT_TILER_LO, offset: 0x20 */
  __IO uint32_t SELECT_TILER_HI;                   /**< SELECT_TILER_HI, offset: 0x24 */
  __IO uint32_t SELECT_SHADER_LO;                  /**< SELECT_SHADER_LO, offset: 0x28 */
  __IO uint32_t SELECT_SHADER_HI;                  /**< SELECT_SHADER_HI, offset: 0x2C */
       uint8_t RESERVED_1[208];
  __I  uint32_t VALUE_CSHW_N_LO_0;                 /**< VALUE_CSHW_N_LO_0, offset: 0x100 */
  __I  uint32_t VALUE_CSHW_N_HI_0;                 /**< VALUE_CSHW_N_HI_0, offset: 0x104 */
  __I  uint32_t VALUE_CSHW_N_LO_1;                 /**< VALUE_CSHW_N_LO_1, offset: 0x108 */
  __I  uint32_t VALUE_CSHW_N_HI_1;                 /**< VALUE_CSHW_N_HI_1, offset: 0x10C */
  __I  uint32_t VALUE_CSHW_N_LO_2;                 /**< VALUE_CSHW_N_LO_2, offset: 0x110 */
  __I  uint32_t VALUE_CSHW_N_HI_2;                 /**< VALUE_CSHW_N_HI_2, offset: 0x114 */
  __I  uint32_t VALUE_CSHW_N_LO_3;                 /**< VALUE_CSHW_N_LO_3, offset: 0x118 */
  __I  uint32_t VALUE_CSHW_N_HI_3;                 /**< VALUE_CSHW_N_HI_3, offset: 0x11C */
  __I  uint32_t VALUE_CSHW_N_LO_4;                 /**< VALUE_CSHW_N_LO_4, offset: 0x120 */
  __I  uint32_t VALUE_CSHW_N_HI_4;                 /**< VALUE_CSHW_N_HI_4, offset: 0x124 */
  __I  uint32_t VALUE_CSHW_N_LO_5;                 /**< VALUE_CSHW_N_LO_5, offset: 0x128 */
  __I  uint32_t VALUE_CSHW_N_HI_5;                 /**< VALUE_CSHW_N_HI_5, offset: 0x12C */
  __I  uint32_t VALUE_CSHW_N_LO_6;                 /**< VALUE_CSHW_N_LO_6, offset: 0x130 */
  __I  uint32_t VALUE_CSHW_N_HI_6;                 /**< VALUE_CSHW_N_HI_6, offset: 0x134 */
  __I  uint32_t VALUE_CSHW_N_LO_7;                 /**< VALUE_CSHW_N_LO_7, offset: 0x138 */
  __I  uint32_t VALUE_CSHW_N_HI_7;                 /**< VALUE_CSHW_N_HI_7, offset: 0x13C */
  __I  uint32_t VALUE_MEMSYS_N_LO_0;               /**< VALUE_MEMSYS_N_LO_0, offset: 0x140 */
  __I  uint32_t VALUE_MEMSYS_N_HI_0;               /**< VALUE_MEMSYS_N_HI_0, offset: 0x144 */
  __I  uint32_t VALUE_MEMSYS_N_LO_1;               /**< VALUE_MEMSYS_N_LO_1, offset: 0x148 */
  __I  uint32_t VALUE_MEMSYS_N_HI_1;               /**< VALUE_MEMSYS_N_HI_1, offset: 0x14C */
  __I  uint32_t VALUE_MEMSYS_N_LO_2;               /**< VALUE_MEMSYS_N_LO_2, offset: 0x150 */
  __I  uint32_t VALUE_MEMSYS_N_HI_2;               /**< VALUE_MEMSYS_N_HI_2, offset: 0x154 */
  __I  uint32_t VALUE_MEMSYS_N_LO_3;               /**< VALUE_MEMSYS_N_LO_3, offset: 0x158 */
  __I  uint32_t VALUE_MEMSYS_N_HI_3;               /**< VALUE_MEMSYS_N_HI_3, offset: 0x15C */
  __I  uint32_t VALUE_MEMSYS_N_LO_4;               /**< VALUE_MEMSYS_N_LO_4, offset: 0x160 */
  __I  uint32_t VALUE_MEMSYS_N_HI_4;               /**< VALUE_MEMSYS_N_HI_4, offset: 0x164 */
  __I  uint32_t VALUE_MEMSYS_N_LO_5;               /**< VALUE_MEMSYS_N_LO_5, offset: 0x168 */
  __I  uint32_t VALUE_MEMSYS_N_HI_5;               /**< VALUE_MEMSYS_N_HI_5, offset: 0x16C */
  __I  uint32_t VALUE_MEMSYS_N_LO_6;               /**< VALUE_MEMSYS_N_LO_6, offset: 0x170 */
  __I  uint32_t VALUE_MEMSYS_N_HI_6;               /**< VALUE_MEMSYS_N_HI_6, offset: 0x174 */
  __I  uint32_t VALUE_MEMSYS_N_LO_7;               /**< VALUE_MEMSYS_N_LO_7, offset: 0x178 */
  __I  uint32_t VALUE_MEMSYS_N_HI_7;               /**< VALUE_MEMSYS_N_HI_7, offset: 0x17C */
  __I  uint32_t VALUE_TILER_N_LO_0;                /**< VALUE_TILER_N_LO_0, offset: 0x180 */
  __I  uint32_t VALUE_TILER_N_HI_0;                /**< VALUE_TILER_N_HI_0, offset: 0x184 */
  __I  uint32_t VALUE_TILER_N_LO_1;                /**< VALUE_TILER_N_LO_1, offset: 0x188 */
  __I  uint32_t VALUE_TILER_N_HI_1;                /**< VALUE_TILER_N_HI_1, offset: 0x18C */
  __I  uint32_t VALUE_TILER_N_LO_2;                /**< VALUE_TILER_N_LO_2, offset: 0x190 */
  __I  uint32_t VALUE_TILER_N_HI_2;                /**< VALUE_TILER_N_HI_2, offset: 0x194 */
  __I  uint32_t VALUE_TILER_N_LO_3;                /**< VALUE_TILER_N_LO_3, offset: 0x198 */
  __I  uint32_t VALUE_TILER_N_HI_3;                /**< VALUE_TILER_N_HI_3, offset: 0x19C */
  __I  uint32_t VALUE_TILER_N_LO_4;                /**< VALUE_TILER_N_LO_4, offset: 0x1A0 */
  __I  uint32_t VALUE_TILER_N_HI_4;                /**< VALUE_TILER_N_HI_4, offset: 0x1A4 */
  __I  uint32_t VALUE_TILER_N_LO_5;                /**< VALUE_TILER_N_LO_5, offset: 0x1A8 */
  __I  uint32_t VALUE_TILER_N_HI_5;                /**< VALUE_TILER_N_HI_5, offset: 0x1AC */
  __I  uint32_t VALUE_TILER_N_LO_6;                /**< VALUE_TILER_N_LO_6, offset: 0x1B0 */
  __I  uint32_t VALUE_TILER_N_HI_6;                /**< VALUE_TILER_N_HI_6, offset: 0x1B4 */
  __I  uint32_t VALUE_TILER_N_LO_7;                /**< VALUE_TILER_N_LO_7, offset: 0x1B8 */
  __I  uint32_t VALUE_TILER_N_HI_7;                /**< VALUE_TILER_N_HI_7, offset: 0x1BC */
  __I  uint32_t VALUE_SHADER_N_LO_0;               /**< VALUE_SHADER_N_LO_0, offset: 0x1C0 */
  __I  uint32_t VALUE_SHADER_N_HI_0;               /**< VALUE_SHADER_N_HI_0, offset: 0x1C4 */
  __I  uint32_t VALUE_SHADER_N_LO_1;               /**< VALUE_SHADER_N_LO_1, offset: 0x1C8 */
  __I  uint32_t VALUE_SHADER_N_HI_1;               /**< VALUE_SHADER_N_HI_1, offset: 0x1CC */
  __I  uint32_t VALUE_SHADER_N_LO_2;               /**< VALUE_SHADER_N_LO_2, offset: 0x1D0 */
  __I  uint32_t VALUE_SHADER_N_HI_2;               /**< VALUE_SHADER_N_HI_2, offset: 0x1D4 */
  __I  uint32_t VALUE_SHADER_N_LO_3;               /**< VALUE_SHADER_N_LO_3, offset: 0x1D8 */
  __I  uint32_t VALUE_SHADER_N_HI_3;               /**< VALUE_SHADER_N_HI_3, offset: 0x1DC */
  __I  uint32_t VALUE_SHADER_N_LO_4;               /**< VALUE_SHADER_N_LO_4, offset: 0x1E0 */
  __I  uint32_t VALUE_SHADER_N_HI_4;               /**< VALUE_SHADER_N_HI_4, offset: 0x1E4 */
  __I  uint32_t VALUE_SHADER_N_LO_5;               /**< VALUE_SHADER_N_LO_5, offset: 0x1E8 */
  __I  uint32_t VALUE_SHADER_N_HI_5;               /**< VALUE_SHADER_N_HI_5, offset: 0x1EC */
  __I  uint32_t VALUE_SHADER_N_LO_6;               /**< VALUE_SHADER_N_LO_6, offset: 0x1F0 */
  __I  uint32_t VALUE_SHADER_N_HI_6;               /**< VALUE_SHADER_N_HI_6, offset: 0x1F4 */
  __I  uint32_t VALUE_SHADER_N_LO_7;               /**< VALUE_SHADER_N_LO_7, offset: 0x1F8 */
  __I  uint32_t VALUE_SHADER_N_HI_7;               /**< VALUE_SHADER_N_HI_7, offset: 0x1FC */
} IPA_CONTROL_Type;

/* ----------------------------------------------------------------------------
   -- IPA_CONTROL Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup IPA_CONTROL_Register_Masks IPA_CONTROL Register Masks
 * @{
 */

/*! @name COMMAND - COMMAND */
/*! @{ */

#define IPA_CONTROL_COMMAND_command_MASK         (0xFFU)
#define IPA_CONTROL_COMMAND_command_SHIFT        (0U)
/*! command - command
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 */
#define IPA_CONTROL_COMMAND_command(x)           (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_COMMAND_command_SHIFT)) & IPA_CONTROL_COMMAND_command_MASK)

#define IPA_CONTROL_COMMAND_reserved_word0_bit8_width24_MASK (0xFFFFFF00U)
#define IPA_CONTROL_COMMAND_reserved_word0_bit8_width24_SHIFT (8U)
/*! reserved_word0_bit8_width24 - reserved_word0_bit8_width24 */
#define IPA_CONTROL_COMMAND_reserved_word0_bit8_width24(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_COMMAND_reserved_word0_bit8_width24_SHIFT)) & IPA_CONTROL_COMMAND_reserved_word0_bit8_width24_MASK)
/*! @} */

/*! @name STATUS - STATUS */
/*! @{ */

#define IPA_CONTROL_STATUS_command_active_MASK   (0x1U)
#define IPA_CONTROL_STATUS_command_active_SHIFT  (0U)
/*! command_active - command_active */
#define IPA_CONTROL_STATUS_command_active(x)     (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_STATUS_command_active_SHIFT)) & IPA_CONTROL_STATUS_command_active_MASK)

#define IPA_CONTROL_STATUS_timer_active_MASK     (0x2U)
#define IPA_CONTROL_STATUS_timer_active_SHIFT    (1U)
/*! timer_active - timer_active */
#define IPA_CONTROL_STATUS_timer_active(x)       (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_STATUS_timer_active_SHIFT)) & IPA_CONTROL_STATUS_timer_active_MASK)

#define IPA_CONTROL_STATUS_auto_active_MASK      (0x4U)
#define IPA_CONTROL_STATUS_auto_active_SHIFT     (2U)
/*! auto_active - auto_active */
#define IPA_CONTROL_STATUS_auto_active(x)        (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_STATUS_auto_active_SHIFT)) & IPA_CONTROL_STATUS_auto_active_MASK)

#define IPA_CONTROL_STATUS_reserved_word0_bit3_width5_MASK (0xF8U)
#define IPA_CONTROL_STATUS_reserved_word0_bit3_width5_SHIFT (3U)
/*! reserved_word0_bit3_width5 - reserved_word0_bit3_width5 */
#define IPA_CONTROL_STATUS_reserved_word0_bit3_width5(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_STATUS_reserved_word0_bit3_width5_SHIFT)) & IPA_CONTROL_STATUS_reserved_word0_bit3_width5_MASK)

#define IPA_CONTROL_STATUS_protected_mode_MASK   (0x100U)
#define IPA_CONTROL_STATUS_protected_mode_SHIFT  (8U)
/*! protected_mode - protected_mode */
#define IPA_CONTROL_STATUS_protected_mode(x)     (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_STATUS_protected_mode_SHIFT)) & IPA_CONTROL_STATUS_protected_mode_MASK)

#define IPA_CONTROL_STATUS_reset_MASK            (0x200U)
#define IPA_CONTROL_STATUS_reset_SHIFT           (9U)
/*! reset - reset */
#define IPA_CONTROL_STATUS_reset(x)              (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_STATUS_reset_SHIFT)) & IPA_CONTROL_STATUS_reset_MASK)

#define IPA_CONTROL_STATUS_reserved_word0_bit10_width21_MASK (0x7FFFFC00U)
#define IPA_CONTROL_STATUS_reserved_word0_bit10_width21_SHIFT (10U)
/*! reserved_word0_bit10_width21 - reserved_word0_bit10_width21 */
#define IPA_CONTROL_STATUS_reserved_word0_bit10_width21(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_STATUS_reserved_word0_bit10_width21_SHIFT)) & IPA_CONTROL_STATUS_reserved_word0_bit10_width21_MASK)

#define IPA_CONTROL_STATUS_timer_enabled_MASK    (0x80000000U)
#define IPA_CONTROL_STATUS_timer_enabled_SHIFT   (31U)
/*! timer_enabled - timer_enabled */
#define IPA_CONTROL_STATUS_timer_enabled(x)      (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_STATUS_timer_enabled_SHIFT)) & IPA_CONTROL_STATUS_timer_enabled_MASK)
/*! @} */

/*! @name TIMER - TIMER */
/*! @{ */

#define IPA_CONTROL_TIMER_timeout_MASK           (0xFFFFFFFFU)
#define IPA_CONTROL_TIMER_timeout_SHIFT          (0U)
/*! timeout - timeout */
#define IPA_CONTROL_TIMER_timeout(x)             (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_TIMER_timeout_SHIFT)) & IPA_CONTROL_TIMER_timeout_MASK)
/*! @} */

/*! @name SELECT_CSHW_LO - SELECT_CSHW_LO */
/*! @{ */

#define IPA_CONTROL_SELECT_CSHW_LO_select0_MASK  (0xFFU)
#define IPA_CONTROL_SELECT_CSHW_LO_select0_SHIFT (0U)
/*! select0 - select0 */
#define IPA_CONTROL_SELECT_CSHW_LO_select0(x)    (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_CSHW_LO_select0_SHIFT)) & IPA_CONTROL_SELECT_CSHW_LO_select0_MASK)

#define IPA_CONTROL_SELECT_CSHW_LO_select1_MASK  (0xFF00U)
#define IPA_CONTROL_SELECT_CSHW_LO_select1_SHIFT (8U)
/*! select1 - select1 */
#define IPA_CONTROL_SELECT_CSHW_LO_select1(x)    (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_CSHW_LO_select1_SHIFT)) & IPA_CONTROL_SELECT_CSHW_LO_select1_MASK)

#define IPA_CONTROL_SELECT_CSHW_LO_select2_MASK  (0xFF0000U)
#define IPA_CONTROL_SELECT_CSHW_LO_select2_SHIFT (16U)
/*! select2 - select2 */
#define IPA_CONTROL_SELECT_CSHW_LO_select2(x)    (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_CSHW_LO_select2_SHIFT)) & IPA_CONTROL_SELECT_CSHW_LO_select2_MASK)

#define IPA_CONTROL_SELECT_CSHW_LO_select3_MASK  (0xFF000000U)
#define IPA_CONTROL_SELECT_CSHW_LO_select3_SHIFT (24U)
/*! select3 - select3 */
#define IPA_CONTROL_SELECT_CSHW_LO_select3(x)    (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_CSHW_LO_select3_SHIFT)) & IPA_CONTROL_SELECT_CSHW_LO_select3_MASK)
/*! @} */

/*! @name SELECT_CSHW_HI - SELECT_CSHW_HI */
/*! @{ */

#define IPA_CONTROL_SELECT_CSHW_HI_select4_MASK  (0xFFU)
#define IPA_CONTROL_SELECT_CSHW_HI_select4_SHIFT (0U)
/*! select4 - select4 */
#define IPA_CONTROL_SELECT_CSHW_HI_select4(x)    (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_CSHW_HI_select4_SHIFT)) & IPA_CONTROL_SELECT_CSHW_HI_select4_MASK)

#define IPA_CONTROL_SELECT_CSHW_HI_select5_MASK  (0xFF00U)
#define IPA_CONTROL_SELECT_CSHW_HI_select5_SHIFT (8U)
/*! select5 - select5 */
#define IPA_CONTROL_SELECT_CSHW_HI_select5(x)    (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_CSHW_HI_select5_SHIFT)) & IPA_CONTROL_SELECT_CSHW_HI_select5_MASK)

#define IPA_CONTROL_SELECT_CSHW_HI_select6_MASK  (0xFF0000U)
#define IPA_CONTROL_SELECT_CSHW_HI_select6_SHIFT (16U)
/*! select6 - select6 */
#define IPA_CONTROL_SELECT_CSHW_HI_select6(x)    (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_CSHW_HI_select6_SHIFT)) & IPA_CONTROL_SELECT_CSHW_HI_select6_MASK)

#define IPA_CONTROL_SELECT_CSHW_HI_select7_MASK  (0xFF000000U)
#define IPA_CONTROL_SELECT_CSHW_HI_select7_SHIFT (24U)
/*! select7 - select7 */
#define IPA_CONTROL_SELECT_CSHW_HI_select7(x)    (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_CSHW_HI_select7_SHIFT)) & IPA_CONTROL_SELECT_CSHW_HI_select7_MASK)
/*! @} */

/*! @name SELECT_MEMSYS_LO - SELECT_MEMSYS_LO */
/*! @{ */

#define IPA_CONTROL_SELECT_MEMSYS_LO_select0_MASK (0xFFU)
#define IPA_CONTROL_SELECT_MEMSYS_LO_select0_SHIFT (0U)
/*! select0 - select0 */
#define IPA_CONTROL_SELECT_MEMSYS_LO_select0(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_MEMSYS_LO_select0_SHIFT)) & IPA_CONTROL_SELECT_MEMSYS_LO_select0_MASK)

#define IPA_CONTROL_SELECT_MEMSYS_LO_select1_MASK (0xFF00U)
#define IPA_CONTROL_SELECT_MEMSYS_LO_select1_SHIFT (8U)
/*! select1 - select1 */
#define IPA_CONTROL_SELECT_MEMSYS_LO_select1(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_MEMSYS_LO_select1_SHIFT)) & IPA_CONTROL_SELECT_MEMSYS_LO_select1_MASK)

#define IPA_CONTROL_SELECT_MEMSYS_LO_select2_MASK (0xFF0000U)
#define IPA_CONTROL_SELECT_MEMSYS_LO_select2_SHIFT (16U)
/*! select2 - select2 */
#define IPA_CONTROL_SELECT_MEMSYS_LO_select2(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_MEMSYS_LO_select2_SHIFT)) & IPA_CONTROL_SELECT_MEMSYS_LO_select2_MASK)

#define IPA_CONTROL_SELECT_MEMSYS_LO_select3_MASK (0xFF000000U)
#define IPA_CONTROL_SELECT_MEMSYS_LO_select3_SHIFT (24U)
/*! select3 - select3 */
#define IPA_CONTROL_SELECT_MEMSYS_LO_select3(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_MEMSYS_LO_select3_SHIFT)) & IPA_CONTROL_SELECT_MEMSYS_LO_select3_MASK)
/*! @} */

/*! @name SELECT_MEMSYS_HI - SELECT_MEMSYS_HI */
/*! @{ */

#define IPA_CONTROL_SELECT_MEMSYS_HI_select4_MASK (0xFFU)
#define IPA_CONTROL_SELECT_MEMSYS_HI_select4_SHIFT (0U)
/*! select4 - select4 */
#define IPA_CONTROL_SELECT_MEMSYS_HI_select4(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_MEMSYS_HI_select4_SHIFT)) & IPA_CONTROL_SELECT_MEMSYS_HI_select4_MASK)

#define IPA_CONTROL_SELECT_MEMSYS_HI_select5_MASK (0xFF00U)
#define IPA_CONTROL_SELECT_MEMSYS_HI_select5_SHIFT (8U)
/*! select5 - select5 */
#define IPA_CONTROL_SELECT_MEMSYS_HI_select5(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_MEMSYS_HI_select5_SHIFT)) & IPA_CONTROL_SELECT_MEMSYS_HI_select5_MASK)

#define IPA_CONTROL_SELECT_MEMSYS_HI_select6_MASK (0xFF0000U)
#define IPA_CONTROL_SELECT_MEMSYS_HI_select6_SHIFT (16U)
/*! select6 - select6 */
#define IPA_CONTROL_SELECT_MEMSYS_HI_select6(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_MEMSYS_HI_select6_SHIFT)) & IPA_CONTROL_SELECT_MEMSYS_HI_select6_MASK)

#define IPA_CONTROL_SELECT_MEMSYS_HI_select7_MASK (0xFF000000U)
#define IPA_CONTROL_SELECT_MEMSYS_HI_select7_SHIFT (24U)
/*! select7 - select7 */
#define IPA_CONTROL_SELECT_MEMSYS_HI_select7(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_MEMSYS_HI_select7_SHIFT)) & IPA_CONTROL_SELECT_MEMSYS_HI_select7_MASK)
/*! @} */

/*! @name SELECT_TILER_LO - SELECT_TILER_LO */
/*! @{ */

#define IPA_CONTROL_SELECT_TILER_LO_select0_MASK (0xFFU)
#define IPA_CONTROL_SELECT_TILER_LO_select0_SHIFT (0U)
/*! select0 - select0 */
#define IPA_CONTROL_SELECT_TILER_LO_select0(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_TILER_LO_select0_SHIFT)) & IPA_CONTROL_SELECT_TILER_LO_select0_MASK)

#define IPA_CONTROL_SELECT_TILER_LO_select1_MASK (0xFF00U)
#define IPA_CONTROL_SELECT_TILER_LO_select1_SHIFT (8U)
/*! select1 - select1 */
#define IPA_CONTROL_SELECT_TILER_LO_select1(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_TILER_LO_select1_SHIFT)) & IPA_CONTROL_SELECT_TILER_LO_select1_MASK)

#define IPA_CONTROL_SELECT_TILER_LO_select2_MASK (0xFF0000U)
#define IPA_CONTROL_SELECT_TILER_LO_select2_SHIFT (16U)
/*! select2 - select2 */
#define IPA_CONTROL_SELECT_TILER_LO_select2(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_TILER_LO_select2_SHIFT)) & IPA_CONTROL_SELECT_TILER_LO_select2_MASK)

#define IPA_CONTROL_SELECT_TILER_LO_select3_MASK (0xFF000000U)
#define IPA_CONTROL_SELECT_TILER_LO_select3_SHIFT (24U)
/*! select3 - select3 */
#define IPA_CONTROL_SELECT_TILER_LO_select3(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_TILER_LO_select3_SHIFT)) & IPA_CONTROL_SELECT_TILER_LO_select3_MASK)
/*! @} */

/*! @name SELECT_TILER_HI - SELECT_TILER_HI */
/*! @{ */

#define IPA_CONTROL_SELECT_TILER_HI_select4_MASK (0xFFU)
#define IPA_CONTROL_SELECT_TILER_HI_select4_SHIFT (0U)
/*! select4 - select4 */
#define IPA_CONTROL_SELECT_TILER_HI_select4(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_TILER_HI_select4_SHIFT)) & IPA_CONTROL_SELECT_TILER_HI_select4_MASK)

#define IPA_CONTROL_SELECT_TILER_HI_select5_MASK (0xFF00U)
#define IPA_CONTROL_SELECT_TILER_HI_select5_SHIFT (8U)
/*! select5 - select5 */
#define IPA_CONTROL_SELECT_TILER_HI_select5(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_TILER_HI_select5_SHIFT)) & IPA_CONTROL_SELECT_TILER_HI_select5_MASK)

#define IPA_CONTROL_SELECT_TILER_HI_select6_MASK (0xFF0000U)
#define IPA_CONTROL_SELECT_TILER_HI_select6_SHIFT (16U)
/*! select6 - select6 */
#define IPA_CONTROL_SELECT_TILER_HI_select6(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_TILER_HI_select6_SHIFT)) & IPA_CONTROL_SELECT_TILER_HI_select6_MASK)

#define IPA_CONTROL_SELECT_TILER_HI_select7_MASK (0xFF000000U)
#define IPA_CONTROL_SELECT_TILER_HI_select7_SHIFT (24U)
/*! select7 - select7 */
#define IPA_CONTROL_SELECT_TILER_HI_select7(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_TILER_HI_select7_SHIFT)) & IPA_CONTROL_SELECT_TILER_HI_select7_MASK)
/*! @} */

/*! @name SELECT_SHADER_LO - SELECT_SHADER_LO */
/*! @{ */

#define IPA_CONTROL_SELECT_SHADER_LO_select0_MASK (0xFFU)
#define IPA_CONTROL_SELECT_SHADER_LO_select0_SHIFT (0U)
/*! select0 - select0 */
#define IPA_CONTROL_SELECT_SHADER_LO_select0(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_SHADER_LO_select0_SHIFT)) & IPA_CONTROL_SELECT_SHADER_LO_select0_MASK)

#define IPA_CONTROL_SELECT_SHADER_LO_select1_MASK (0xFF00U)
#define IPA_CONTROL_SELECT_SHADER_LO_select1_SHIFT (8U)
/*! select1 - select1 */
#define IPA_CONTROL_SELECT_SHADER_LO_select1(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_SHADER_LO_select1_SHIFT)) & IPA_CONTROL_SELECT_SHADER_LO_select1_MASK)

#define IPA_CONTROL_SELECT_SHADER_LO_select2_MASK (0xFF0000U)
#define IPA_CONTROL_SELECT_SHADER_LO_select2_SHIFT (16U)
/*! select2 - select2 */
#define IPA_CONTROL_SELECT_SHADER_LO_select2(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_SHADER_LO_select2_SHIFT)) & IPA_CONTROL_SELECT_SHADER_LO_select2_MASK)

#define IPA_CONTROL_SELECT_SHADER_LO_select3_MASK (0xFF000000U)
#define IPA_CONTROL_SELECT_SHADER_LO_select3_SHIFT (24U)
/*! select3 - select3 */
#define IPA_CONTROL_SELECT_SHADER_LO_select3(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_SHADER_LO_select3_SHIFT)) & IPA_CONTROL_SELECT_SHADER_LO_select3_MASK)
/*! @} */

/*! @name SELECT_SHADER_HI - SELECT_SHADER_HI */
/*! @{ */

#define IPA_CONTROL_SELECT_SHADER_HI_select4_MASK (0xFFU)
#define IPA_CONTROL_SELECT_SHADER_HI_select4_SHIFT (0U)
/*! select4 - select4 */
#define IPA_CONTROL_SELECT_SHADER_HI_select4(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_SHADER_HI_select4_SHIFT)) & IPA_CONTROL_SELECT_SHADER_HI_select4_MASK)

#define IPA_CONTROL_SELECT_SHADER_HI_select5_MASK (0xFF00U)
#define IPA_CONTROL_SELECT_SHADER_HI_select5_SHIFT (8U)
/*! select5 - select5 */
#define IPA_CONTROL_SELECT_SHADER_HI_select5(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_SHADER_HI_select5_SHIFT)) & IPA_CONTROL_SELECT_SHADER_HI_select5_MASK)

#define IPA_CONTROL_SELECT_SHADER_HI_select6_MASK (0xFF0000U)
#define IPA_CONTROL_SELECT_SHADER_HI_select6_SHIFT (16U)
/*! select6 - select6 */
#define IPA_CONTROL_SELECT_SHADER_HI_select6(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_SHADER_HI_select6_SHIFT)) & IPA_CONTROL_SELECT_SHADER_HI_select6_MASK)

#define IPA_CONTROL_SELECT_SHADER_HI_select7_MASK (0xFF000000U)
#define IPA_CONTROL_SELECT_SHADER_HI_select7_SHIFT (24U)
/*! select7 - select7 */
#define IPA_CONTROL_SELECT_SHADER_HI_select7(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_SELECT_SHADER_HI_select7_SHIFT)) & IPA_CONTROL_SELECT_SHADER_HI_select7_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_LO_0 - VALUE_CSHW_N_LO_0 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_LO_0_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_LO_0_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_LO_0_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_LO_0_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_LO_0_value_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_HI_0 - VALUE_CSHW_N_HI_0 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_HI_0_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_HI_0_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_HI_0_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_HI_0_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_HI_0_value_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_LO_1 - VALUE_CSHW_N_LO_1 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_LO_1_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_LO_1_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_LO_1_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_LO_1_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_LO_1_value_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_HI_1 - VALUE_CSHW_N_HI_1 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_HI_1_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_HI_1_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_HI_1_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_HI_1_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_HI_1_value_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_LO_2 - VALUE_CSHW_N_LO_2 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_LO_2_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_LO_2_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_LO_2_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_LO_2_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_LO_2_value_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_HI_2 - VALUE_CSHW_N_HI_2 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_HI_2_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_HI_2_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_HI_2_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_HI_2_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_HI_2_value_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_LO_3 - VALUE_CSHW_N_LO_3 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_LO_3_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_LO_3_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_LO_3_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_LO_3_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_LO_3_value_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_HI_3 - VALUE_CSHW_N_HI_3 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_HI_3_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_HI_3_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_HI_3_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_HI_3_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_HI_3_value_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_LO_4 - VALUE_CSHW_N_LO_4 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_LO_4_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_LO_4_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_LO_4_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_LO_4_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_LO_4_value_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_HI_4 - VALUE_CSHW_N_HI_4 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_HI_4_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_HI_4_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_HI_4_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_HI_4_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_HI_4_value_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_LO_5 - VALUE_CSHW_N_LO_5 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_LO_5_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_LO_5_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_LO_5_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_LO_5_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_LO_5_value_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_HI_5 - VALUE_CSHW_N_HI_5 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_HI_5_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_HI_5_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_HI_5_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_HI_5_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_HI_5_value_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_LO_6 - VALUE_CSHW_N_LO_6 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_LO_6_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_LO_6_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_LO_6_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_LO_6_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_LO_6_value_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_HI_6 - VALUE_CSHW_N_HI_6 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_HI_6_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_HI_6_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_HI_6_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_HI_6_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_HI_6_value_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_LO_7 - VALUE_CSHW_N_LO_7 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_LO_7_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_LO_7_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_LO_7_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_LO_7_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_LO_7_value_MASK)
/*! @} */

/*! @name VALUE_CSHW_N_HI_7 - VALUE_CSHW_N_HI_7 */
/*! @{ */

#define IPA_CONTROL_VALUE_CSHW_N_HI_7_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_CSHW_N_HI_7_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_CSHW_N_HI_7_value(x)   (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_CSHW_N_HI_7_value_SHIFT)) & IPA_CONTROL_VALUE_CSHW_N_HI_7_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_LO_0 - VALUE_MEMSYS_N_LO_0 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_LO_0_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_0_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_0_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_LO_0_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_LO_0_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_HI_0 - VALUE_MEMSYS_N_HI_0 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_HI_0_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_0_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_0_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_HI_0_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_HI_0_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_LO_1 - VALUE_MEMSYS_N_LO_1 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_LO_1_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_1_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_1_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_LO_1_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_LO_1_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_HI_1 - VALUE_MEMSYS_N_HI_1 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_HI_1_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_1_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_1_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_HI_1_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_HI_1_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_LO_2 - VALUE_MEMSYS_N_LO_2 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_LO_2_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_2_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_2_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_LO_2_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_LO_2_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_HI_2 - VALUE_MEMSYS_N_HI_2 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_HI_2_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_2_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_2_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_HI_2_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_HI_2_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_LO_3 - VALUE_MEMSYS_N_LO_3 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_LO_3_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_3_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_3_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_LO_3_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_LO_3_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_HI_3 - VALUE_MEMSYS_N_HI_3 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_HI_3_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_3_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_3_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_HI_3_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_HI_3_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_LO_4 - VALUE_MEMSYS_N_LO_4 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_LO_4_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_4_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_4_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_LO_4_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_LO_4_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_HI_4 - VALUE_MEMSYS_N_HI_4 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_HI_4_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_4_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_4_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_HI_4_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_HI_4_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_LO_5 - VALUE_MEMSYS_N_LO_5 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_LO_5_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_5_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_5_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_LO_5_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_LO_5_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_HI_5 - VALUE_MEMSYS_N_HI_5 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_HI_5_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_5_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_5_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_HI_5_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_HI_5_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_LO_6 - VALUE_MEMSYS_N_LO_6 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_LO_6_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_6_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_6_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_LO_6_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_LO_6_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_HI_6 - VALUE_MEMSYS_N_HI_6 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_HI_6_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_6_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_6_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_HI_6_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_HI_6_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_LO_7 - VALUE_MEMSYS_N_LO_7 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_LO_7_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_7_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_LO_7_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_LO_7_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_LO_7_value_MASK)
/*! @} */

/*! @name VALUE_MEMSYS_N_HI_7 - VALUE_MEMSYS_N_HI_7 */
/*! @{ */

#define IPA_CONTROL_VALUE_MEMSYS_N_HI_7_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_7_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_MEMSYS_N_HI_7_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_MEMSYS_N_HI_7_value_SHIFT)) & IPA_CONTROL_VALUE_MEMSYS_N_HI_7_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_LO_0 - VALUE_TILER_N_LO_0 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_LO_0_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_LO_0_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_LO_0_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_LO_0_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_LO_0_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_HI_0 - VALUE_TILER_N_HI_0 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_HI_0_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_HI_0_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_HI_0_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_HI_0_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_HI_0_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_LO_1 - VALUE_TILER_N_LO_1 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_LO_1_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_LO_1_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_LO_1_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_LO_1_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_LO_1_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_HI_1 - VALUE_TILER_N_HI_1 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_HI_1_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_HI_1_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_HI_1_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_HI_1_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_HI_1_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_LO_2 - VALUE_TILER_N_LO_2 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_LO_2_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_LO_2_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_LO_2_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_LO_2_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_LO_2_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_HI_2 - VALUE_TILER_N_HI_2 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_HI_2_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_HI_2_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_HI_2_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_HI_2_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_HI_2_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_LO_3 - VALUE_TILER_N_LO_3 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_LO_3_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_LO_3_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_LO_3_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_LO_3_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_LO_3_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_HI_3 - VALUE_TILER_N_HI_3 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_HI_3_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_HI_3_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_HI_3_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_HI_3_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_HI_3_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_LO_4 - VALUE_TILER_N_LO_4 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_LO_4_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_LO_4_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_LO_4_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_LO_4_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_LO_4_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_HI_4 - VALUE_TILER_N_HI_4 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_HI_4_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_HI_4_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_HI_4_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_HI_4_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_HI_4_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_LO_5 - VALUE_TILER_N_LO_5 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_LO_5_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_LO_5_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_LO_5_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_LO_5_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_LO_5_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_HI_5 - VALUE_TILER_N_HI_5 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_HI_5_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_HI_5_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_HI_5_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_HI_5_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_HI_5_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_LO_6 - VALUE_TILER_N_LO_6 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_LO_6_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_LO_6_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_LO_6_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_LO_6_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_LO_6_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_HI_6 - VALUE_TILER_N_HI_6 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_HI_6_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_HI_6_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_HI_6_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_HI_6_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_HI_6_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_LO_7 - VALUE_TILER_N_LO_7 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_LO_7_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_LO_7_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_LO_7_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_LO_7_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_LO_7_value_MASK)
/*! @} */

/*! @name VALUE_TILER_N_HI_7 - VALUE_TILER_N_HI_7 */
/*! @{ */

#define IPA_CONTROL_VALUE_TILER_N_HI_7_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_TILER_N_HI_7_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_TILER_N_HI_7_value(x)  (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_TILER_N_HI_7_value_SHIFT)) & IPA_CONTROL_VALUE_TILER_N_HI_7_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_LO_0 - VALUE_SHADER_N_LO_0 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_LO_0_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_LO_0_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_LO_0_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_LO_0_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_LO_0_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_HI_0 - VALUE_SHADER_N_HI_0 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_HI_0_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_HI_0_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_HI_0_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_HI_0_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_HI_0_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_LO_1 - VALUE_SHADER_N_LO_1 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_LO_1_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_LO_1_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_LO_1_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_LO_1_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_LO_1_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_HI_1 - VALUE_SHADER_N_HI_1 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_HI_1_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_HI_1_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_HI_1_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_HI_1_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_HI_1_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_LO_2 - VALUE_SHADER_N_LO_2 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_LO_2_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_LO_2_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_LO_2_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_LO_2_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_LO_2_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_HI_2 - VALUE_SHADER_N_HI_2 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_HI_2_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_HI_2_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_HI_2_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_HI_2_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_HI_2_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_LO_3 - VALUE_SHADER_N_LO_3 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_LO_3_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_LO_3_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_LO_3_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_LO_3_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_LO_3_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_HI_3 - VALUE_SHADER_N_HI_3 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_HI_3_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_HI_3_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_HI_3_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_HI_3_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_HI_3_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_LO_4 - VALUE_SHADER_N_LO_4 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_LO_4_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_LO_4_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_LO_4_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_LO_4_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_LO_4_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_HI_4 - VALUE_SHADER_N_HI_4 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_HI_4_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_HI_4_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_HI_4_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_HI_4_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_HI_4_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_LO_5 - VALUE_SHADER_N_LO_5 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_LO_5_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_LO_5_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_LO_5_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_LO_5_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_LO_5_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_HI_5 - VALUE_SHADER_N_HI_5 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_HI_5_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_HI_5_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_HI_5_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_HI_5_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_HI_5_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_LO_6 - VALUE_SHADER_N_LO_6 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_LO_6_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_LO_6_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_LO_6_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_LO_6_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_LO_6_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_HI_6 - VALUE_SHADER_N_HI_6 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_HI_6_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_HI_6_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_HI_6_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_HI_6_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_HI_6_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_LO_7 - VALUE_SHADER_N_LO_7 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_LO_7_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_LO_7_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_LO_7_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_LO_7_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_LO_7_value_MASK)
/*! @} */

/*! @name VALUE_SHADER_N_HI_7 - VALUE_SHADER_N_HI_7 */
/*! @{ */

#define IPA_CONTROL_VALUE_SHADER_N_HI_7_value_MASK (0xFFFFFFFFU)
#define IPA_CONTROL_VALUE_SHADER_N_HI_7_value_SHIFT (0U)
/*! value - value */
#define IPA_CONTROL_VALUE_SHADER_N_HI_7_value(x) (((uint32_t)(((uint32_t)(x)) << IPA_CONTROL_VALUE_SHADER_N_HI_7_value_SHIFT)) & IPA_CONTROL_VALUE_SHADER_N_HI_7_value_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group IPA_CONTROL_Register_Masks */


/*!
 * @}
 */ /* end of group IPA_CONTROL_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_IPA_CONTROL_H_ */

