// Seed: 391429455
module module_0 (
    input tri id_0,
    input supply1 id_1
);
  wire id_3;
  assign id_3 = id_3;
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    input  uwire id_2,
    output uwire id_3
);
  logic id_5, id_6;
  assign id_5 = 1;
  logic [7:0] id_7;
  always @(-1 & 1 & {id_5, id_6, id_2, (1)} & id_5++or posedge 1) id_7[1] <= -1 - id_7;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
