 ```verilog
always @* begin
    out_and = in[99] & in[98] & ... & in[1] & in[0];
end

always @* begin
    out_or = in[99] | in[98] | ... | in[1] | in[0];
end

always @* begin
    out_xor = in[99] ^ in[98] ^ ... ^ in[1] ^ in[0];
end
endmodule
```