// Seed: 887588535
module module_0;
  always @(posedge id_1 or negedge 1'b0) begin
    begin
      id_1 += 1;
    end
  end
  wire id_2;
  assign id_1 = id_1;
  assign id_2 = 1 == (id_1);
  id_3(
      .id_0(1), .id_1(1), .id_2(1), .id_3(~id_4), .id_4()
  );
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output wire id_2
);
  wire id_4;
  module_0();
  assign id_2 = 1;
  assign id_2 = 1;
endmodule
