

================================================================
== Vitis HLS Report for 'SubBytes401'
================================================================
* Date:           Wed Dec 29 21:49:58 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        aes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_61 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15" [AES.cpp:43]   --->   Operation 3 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_62 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14" [AES.cpp:43]   --->   Operation 4 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_63 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13" [AES.cpp:43]   --->   Operation 5 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_64 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12" [AES.cpp:43]   --->   Operation 6 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_65 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11" [AES.cpp:43]   --->   Operation 7 'read' 'p_read_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_66 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10" [AES.cpp:43]   --->   Operation 8 'read' 'p_read_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_67 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9" [AES.cpp:43]   --->   Operation 9 'read' 'p_read_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_68 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8" [AES.cpp:43]   --->   Operation 10 'read' 'p_read_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_69 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7" [AES.cpp:43]   --->   Operation 11 'read' 'p_read_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_70 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6" [AES.cpp:43]   --->   Operation 12 'read' 'p_read_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_71 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5" [AES.cpp:43]   --->   Operation 13 'read' 'p_read_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_72 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4" [AES.cpp:43]   --->   Operation 14 'read' 'p_read_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_73 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3" [AES.cpp:43]   --->   Operation 15 'read' 'p_read_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_74 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2" [AES.cpp:43]   --->   Operation 16 'read' 'p_read_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_75 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1" [AES.cpp:43]   --->   Operation 17 'read' 'p_read_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read93 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read" [AES.cpp:43]   --->   Operation 18 'read' 'p_read93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %p_read93" [AES.cpp:43]   --->   Operation 19 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%S_Box425_addr = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43" [AES.cpp:43]   --->   Operation 20 'getelementptr' 'S_Box425_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%S_Box425_load = load i8 %S_Box425_addr" [AES.cpp:43]   --->   Operation 21 'load' 'S_Box425_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln43_61 = zext i8 %p_read_75" [AES.cpp:43]   --->   Operation 22 'zext' 'zext_ln43_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%S_Box425_addr_1 = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43_61" [AES.cpp:43]   --->   Operation 23 'getelementptr' 'S_Box425_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%S_Box425_load_1 = load i8 %S_Box425_addr_1" [AES.cpp:43]   --->   Operation 24 'load' 'S_Box425_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln43_62 = zext i8 %p_read_74" [AES.cpp:43]   --->   Operation 25 'zext' 'zext_ln43_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%S_Box425_addr_2 = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43_62" [AES.cpp:43]   --->   Operation 26 'getelementptr' 'S_Box425_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%S_Box425_load_2 = load i8 %S_Box425_addr_2" [AES.cpp:43]   --->   Operation 27 'load' 'S_Box425_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln43_63 = zext i8 %p_read_73" [AES.cpp:43]   --->   Operation 28 'zext' 'zext_ln43_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%S_Box425_addr_3 = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43_63" [AES.cpp:43]   --->   Operation 29 'getelementptr' 'S_Box425_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%S_Box425_load_3 = load i8 %S_Box425_addr_3" [AES.cpp:43]   --->   Operation 30 'load' 'S_Box425_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln43_64 = zext i8 %p_read_72" [AES.cpp:43]   --->   Operation 31 'zext' 'zext_ln43_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%S_Box425_addr_4 = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43_64" [AES.cpp:43]   --->   Operation 32 'getelementptr' 'S_Box425_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%S_Box425_load_4 = load i8 %S_Box425_addr_4" [AES.cpp:43]   --->   Operation 33 'load' 'S_Box425_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln43_65 = zext i8 %p_read_71" [AES.cpp:43]   --->   Operation 34 'zext' 'zext_ln43_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%S_Box425_addr_5 = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43_65" [AES.cpp:43]   --->   Operation 35 'getelementptr' 'S_Box425_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%S_Box425_load_5 = load i8 %S_Box425_addr_5" [AES.cpp:43]   --->   Operation 36 'load' 'S_Box425_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln43_66 = zext i8 %p_read_70" [AES.cpp:43]   --->   Operation 37 'zext' 'zext_ln43_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%S_Box425_addr_6 = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43_66" [AES.cpp:43]   --->   Operation 38 'getelementptr' 'S_Box425_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%S_Box425_load_6 = load i8 %S_Box425_addr_6" [AES.cpp:43]   --->   Operation 39 'load' 'S_Box425_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln43_67 = zext i8 %p_read_69" [AES.cpp:43]   --->   Operation 40 'zext' 'zext_ln43_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%S_Box425_addr_7 = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43_67" [AES.cpp:43]   --->   Operation 41 'getelementptr' 'S_Box425_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%S_Box425_load_7 = load i8 %S_Box425_addr_7" [AES.cpp:43]   --->   Operation 42 'load' 'S_Box425_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln43_68 = zext i8 %p_read_68" [AES.cpp:43]   --->   Operation 43 'zext' 'zext_ln43_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%S_Box425_addr_8 = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43_68" [AES.cpp:43]   --->   Operation 44 'getelementptr' 'S_Box425_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%S_Box425_load_8 = load i8 %S_Box425_addr_8" [AES.cpp:43]   --->   Operation 45 'load' 'S_Box425_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln43_69 = zext i8 %p_read_67" [AES.cpp:43]   --->   Operation 46 'zext' 'zext_ln43_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%S_Box425_addr_9 = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43_69" [AES.cpp:43]   --->   Operation 47 'getelementptr' 'S_Box425_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%S_Box425_load_9 = load i8 %S_Box425_addr_9" [AES.cpp:43]   --->   Operation 48 'load' 'S_Box425_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln43_70 = zext i8 %p_read_66" [AES.cpp:43]   --->   Operation 49 'zext' 'zext_ln43_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%S_Box425_addr_10 = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43_70" [AES.cpp:43]   --->   Operation 50 'getelementptr' 'S_Box425_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%S_Box425_load_10 = load i8 %S_Box425_addr_10" [AES.cpp:43]   --->   Operation 51 'load' 'S_Box425_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln43_71 = zext i8 %p_read_65" [AES.cpp:43]   --->   Operation 52 'zext' 'zext_ln43_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%S_Box425_addr_11 = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43_71" [AES.cpp:43]   --->   Operation 53 'getelementptr' 'S_Box425_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%S_Box425_load_11 = load i8 %S_Box425_addr_11" [AES.cpp:43]   --->   Operation 54 'load' 'S_Box425_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln43_72 = zext i8 %p_read_64" [AES.cpp:43]   --->   Operation 55 'zext' 'zext_ln43_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%S_Box425_addr_12 = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43_72" [AES.cpp:43]   --->   Operation 56 'getelementptr' 'S_Box425_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%S_Box425_load_12 = load i8 %S_Box425_addr_12" [AES.cpp:43]   --->   Operation 57 'load' 'S_Box425_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln43_73 = zext i8 %p_read_63" [AES.cpp:43]   --->   Operation 58 'zext' 'zext_ln43_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%S_Box425_addr_13 = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43_73" [AES.cpp:43]   --->   Operation 59 'getelementptr' 'S_Box425_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (3.25ns)   --->   "%S_Box425_load_13 = load i8 %S_Box425_addr_13" [AES.cpp:43]   --->   Operation 60 'load' 'S_Box425_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln43_74 = zext i8 %p_read_62" [AES.cpp:43]   --->   Operation 61 'zext' 'zext_ln43_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%S_Box425_addr_14 = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43_74" [AES.cpp:43]   --->   Operation 62 'getelementptr' 'S_Box425_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%S_Box425_load_14 = load i8 %S_Box425_addr_14" [AES.cpp:43]   --->   Operation 63 'load' 'S_Box425_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln43_75 = zext i8 %p_read_61" [AES.cpp:43]   --->   Operation 64 'zext' 'zext_ln43_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%S_Box425_addr_15 = getelementptr i8 %S_Box425, i64 0, i64 %zext_ln43_75" [AES.cpp:43]   --->   Operation 65 'getelementptr' 'S_Box425_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%S_Box425_load_15 = load i8 %S_Box425_addr_15" [AES.cpp:43]   --->   Operation 66 'load' 'S_Box425_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 67 [1/2] (3.25ns)   --->   "%S_Box425_load = load i8 %S_Box425_addr" [AES.cpp:43]   --->   Operation 67 'load' 'S_Box425_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 68 [1/2] (3.25ns)   --->   "%S_Box425_load_1 = load i8 %S_Box425_addr_1" [AES.cpp:43]   --->   Operation 68 'load' 'S_Box425_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 69 [1/2] (3.25ns)   --->   "%S_Box425_load_2 = load i8 %S_Box425_addr_2" [AES.cpp:43]   --->   Operation 69 'load' 'S_Box425_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 70 [1/2] (3.25ns)   --->   "%S_Box425_load_3 = load i8 %S_Box425_addr_3" [AES.cpp:43]   --->   Operation 70 'load' 'S_Box425_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%S_Box425_load_4 = load i8 %S_Box425_addr_4" [AES.cpp:43]   --->   Operation 71 'load' 'S_Box425_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 72 [1/2] (3.25ns)   --->   "%S_Box425_load_5 = load i8 %S_Box425_addr_5" [AES.cpp:43]   --->   Operation 72 'load' 'S_Box425_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%S_Box425_load_6 = load i8 %S_Box425_addr_6" [AES.cpp:43]   --->   Operation 73 'load' 'S_Box425_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 74 [1/2] (3.25ns)   --->   "%S_Box425_load_7 = load i8 %S_Box425_addr_7" [AES.cpp:43]   --->   Operation 74 'load' 'S_Box425_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%S_Box425_load_8 = load i8 %S_Box425_addr_8" [AES.cpp:43]   --->   Operation 75 'load' 'S_Box425_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 76 [1/2] (3.25ns)   --->   "%S_Box425_load_9 = load i8 %S_Box425_addr_9" [AES.cpp:43]   --->   Operation 76 'load' 'S_Box425_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 77 [1/2] (3.25ns)   --->   "%S_Box425_load_10 = load i8 %S_Box425_addr_10" [AES.cpp:43]   --->   Operation 77 'load' 'S_Box425_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 78 [1/2] (3.25ns)   --->   "%S_Box425_load_11 = load i8 %S_Box425_addr_11" [AES.cpp:43]   --->   Operation 78 'load' 'S_Box425_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 79 [1/2] (3.25ns)   --->   "%S_Box425_load_12 = load i8 %S_Box425_addr_12" [AES.cpp:43]   --->   Operation 79 'load' 'S_Box425_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 80 [1/2] (3.25ns)   --->   "%S_Box425_load_13 = load i8 %S_Box425_addr_13" [AES.cpp:43]   --->   Operation 80 'load' 'S_Box425_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%S_Box425_load_14 = load i8 %S_Box425_addr_14" [AES.cpp:43]   --->   Operation 81 'load' 'S_Box425_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 82 [1/2] (3.25ns)   --->   "%S_Box425_load_15 = load i8 %S_Box425_addr_15" [AES.cpp:43]   --->   Operation 82 'load' 'S_Box425_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i8 %S_Box425_load" [AES.cpp:44]   --->   Operation 83 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i8 %S_Box425_load_1" [AES.cpp:44]   --->   Operation 84 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i8 %S_Box425_load_2" [AES.cpp:44]   --->   Operation 85 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i8 %S_Box425_load_3" [AES.cpp:44]   --->   Operation 86 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i128 %mrv_3, i8 %S_Box425_load_4" [AES.cpp:44]   --->   Operation 87 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i128 %mrv_4, i8 %S_Box425_load_5" [AES.cpp:44]   --->   Operation 88 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i128 %mrv_5, i8 %S_Box425_load_6" [AES.cpp:44]   --->   Operation 89 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i128 %mrv_6, i8 %S_Box425_load_7" [AES.cpp:44]   --->   Operation 90 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i128 %mrv_7, i8 %S_Box425_load_8" [AES.cpp:44]   --->   Operation 91 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i128 %mrv_8, i8 %S_Box425_load_9" [AES.cpp:44]   --->   Operation 92 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i128 %mrv_9, i8 %S_Box425_load_10" [AES.cpp:44]   --->   Operation 93 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i128 %mrv_10, i8 %S_Box425_load_11" [AES.cpp:44]   --->   Operation 94 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i128 %mrv_11, i8 %S_Box425_load_12" [AES.cpp:44]   --->   Operation 95 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i128 %mrv_12, i8 %S_Box425_load_13" [AES.cpp:44]   --->   Operation 96 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i128 %mrv_13, i8 %S_Box425_load_14" [AES.cpp:44]   --->   Operation 97 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i128 %mrv_14, i8 %S_Box425_load_15" [AES.cpp:44]   --->   Operation 98 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln44 = ret i128 %mrv_s" [AES.cpp:44]   --->   Operation 99 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	wire read on port 'p_read' (AES.cpp:43) [34]  (0 ns)
	'getelementptr' operation ('S_Box425_addr', AES.cpp:43) [36]  (0 ns)
	'load' operation ('S_Box425_load', AES.cpp:43) on array 'S_Box425' [37]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('S_Box425_load', AES.cpp:43) on array 'S_Box425' [37]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
