{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538092065611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538092065616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 20:47:45 2018 " "Processing started: Thu Sep 27 20:47:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538092065616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092065616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_TEST -c FPGA_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_TEST -c FPGA_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092065616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538092066274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538092066274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "registrador.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/registrador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079884 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092079884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDados-simples " "Found design unit 1: fluxoDados-simples" {  } { { "fluxoDados.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/fluxoDados.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079888 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDados " "Found entity 1: fluxoDados" {  } { { "fluxoDados.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/fluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092079888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079892 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092079892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc05.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acc05.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acc05-acc " "Found design unit 1: acc05-acc" {  } { { "acc05.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/acc05.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079896 ""} { "Info" "ISGN_ENTITY_NAME" "1 acc05 " "Found entity 1: acc05" {  } { { "acc05.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/acc05.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092079896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/conversorHex7Seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079900 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/conversorHex7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092079900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorsegundo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorsegundo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorSegundo-divide " "Found design unit 1: divisorSegundo-divide" {  } { { "divisorSegundo.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/divisorSegundo.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079904 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorSegundo " "Found entity 1: divisorSegundo" {  } { { "divisorSegundo.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/divisorSegundo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092079904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsosegundo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsosegundo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulsoSegundo-pulsosec " "Found design unit 1: pulsoSegundo-pulsosec" {  } { { "pulsoSegundo.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/pulsoSegundo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079909 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulsoSegundo " "Found entity 1: pulsoSegundo" {  } { { "pulsoSegundo.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/pulsoSegundo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092079909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc09.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acc09.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acc09-acc " "Found design unit 1: acc09-acc" {  } { { "acc09.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/acc09.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079913 ""} { "Info" "ISGN_ENTITY_NAME" "1 acc09 " "Found entity 1: acc09" {  } { { "acc09.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/acc09.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092079913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-main " "Found design unit 1: Relogio-main" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079917 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Found entity 1: Relogio" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538092079917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092079917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pulsoSegundo " "Elaborating entity \"pulsoSegundo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538092080016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:B0 " "Elaborating entity \"ULA\" for hierarchy \"ULA:B0\"" {  } { { "pulsoSegundo.vhd" "B0" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/pulsoSegundo.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538092080046 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c ULA.vhd(32) " "VHDL Process Statement warning at ULA.vhd(32): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538092080047 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d ULA.vhd(32) " "VHDL Process Statement warning at ULA.vhd(32): inferring latch(es) for signal or variable \"d\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538092080047 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "d\[31..1\] ULA.vhd(13) " "Using initial value X (don't care) for net \"d\[31..1\]\" at ULA.vhd(13)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080047 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] ULA.vhd(32) " "Inferred latch for \"d\[0\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080047 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] ULA.vhd(32) " "Inferred latch for \"c\[0\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080047 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] ULA.vhd(32) " "Inferred latch for \"c\[1\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] ULA.vhd(32) " "Inferred latch for \"c\[2\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] ULA.vhd(32) " "Inferred latch for \"c\[3\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] ULA.vhd(32) " "Inferred latch for \"c\[4\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] ULA.vhd(32) " "Inferred latch for \"c\[5\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] ULA.vhd(32) " "Inferred latch for \"c\[6\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] ULA.vhd(32) " "Inferred latch for \"c\[7\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] ULA.vhd(32) " "Inferred latch for \"c\[8\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] ULA.vhd(32) " "Inferred latch for \"c\[9\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] ULA.vhd(32) " "Inferred latch for \"c\[10\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] ULA.vhd(32) " "Inferred latch for \"c\[11\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] ULA.vhd(32) " "Inferred latch for \"c\[12\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] ULA.vhd(32) " "Inferred latch for \"c\[13\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] ULA.vhd(32) " "Inferred latch for \"c\[14\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] ULA.vhd(32) " "Inferred latch for \"c\[15\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] ULA.vhd(32) " "Inferred latch for \"c\[16\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] ULA.vhd(32) " "Inferred latch for \"c\[17\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] ULA.vhd(32) " "Inferred latch for \"c\[18\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] ULA.vhd(32) " "Inferred latch for \"c\[19\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] ULA.vhd(32) " "Inferred latch for \"c\[20\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] ULA.vhd(32) " "Inferred latch for \"c\[21\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] ULA.vhd(32) " "Inferred latch for \"c\[22\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] ULA.vhd(32) " "Inferred latch for \"c\[23\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] ULA.vhd(32) " "Inferred latch for \"c\[24\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] ULA.vhd(32) " "Inferred latch for \"c\[25\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080048 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] ULA.vhd(32) " "Inferred latch for \"c\[26\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080049 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] ULA.vhd(32) " "Inferred latch for \"c\[27\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080049 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] ULA.vhd(32) " "Inferred latch for \"c\[28\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080049 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] ULA.vhd(32) " "Inferred latch for \"c\[29\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080049 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] ULA.vhd(32) " "Inferred latch for \"c\[30\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080049 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] ULA.vhd(32) " "Inferred latch for \"c\[31\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092080049 "|pulsoSegundo|fluxoDados:B0|ULA:ULA"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|d\[0\] " "LATCH primitive \"ULA:B0\|d\[0\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[0\] " "LATCH primitive \"ULA:B0\|c\[0\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[1\] " "LATCH primitive \"ULA:B0\|c\[1\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[2\] " "LATCH primitive \"ULA:B0\|c\[2\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[3\] " "LATCH primitive \"ULA:B0\|c\[3\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[4\] " "LATCH primitive \"ULA:B0\|c\[4\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[5\] " "LATCH primitive \"ULA:B0\|c\[5\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[6\] " "LATCH primitive \"ULA:B0\|c\[6\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[7\] " "LATCH primitive \"ULA:B0\|c\[7\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[8\] " "LATCH primitive \"ULA:B0\|c\[8\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[9\] " "LATCH primitive \"ULA:B0\|c\[9\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[10\] " "LATCH primitive \"ULA:B0\|c\[10\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[11\] " "LATCH primitive \"ULA:B0\|c\[11\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[12\] " "LATCH primitive \"ULA:B0\|c\[12\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[13\] " "LATCH primitive \"ULA:B0\|c\[13\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[14\] " "LATCH primitive \"ULA:B0\|c\[14\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[15\] " "LATCH primitive \"ULA:B0\|c\[15\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[16\] " "LATCH primitive \"ULA:B0\|c\[16\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[17\] " "LATCH primitive \"ULA:B0\|c\[17\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[18\] " "LATCH primitive \"ULA:B0\|c\[18\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[19\] " "LATCH primitive \"ULA:B0\|c\[19\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[20\] " "LATCH primitive \"ULA:B0\|c\[20\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[21\] " "LATCH primitive \"ULA:B0\|c\[21\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[22\] " "LATCH primitive \"ULA:B0\|c\[22\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[23\] " "LATCH primitive \"ULA:B0\|c\[23\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[24\] " "LATCH primitive \"ULA:B0\|c\[24\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[25\] " "LATCH primitive \"ULA:B0\|c\[25\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[26\] " "LATCH primitive \"ULA:B0\|c\[26\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[27\] " "LATCH primitive \"ULA:B0\|c\[27\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[28\] " "LATCH primitive \"ULA:B0\|c\[28\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[29\] " "LATCH primitive \"ULA:B0\|c\[29\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[30\] " "LATCH primitive \"ULA:B0\|c\[30\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:B0\|c\[31\] " "LATCH primitive \"ULA:B0\|c\[31\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538092080152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538092080667 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538092081362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538092081362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538092081427 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538092081427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538092081427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538092081427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538092081469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 20:48:01 2018 " "Processing ended: Thu Sep 27 20:48:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538092081469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538092081469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538092081469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538092081469 ""}
