{
  "Top": "orcaPLGate",
  "RtlTop": "orcaPLGate",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "orcaPLGate",
    "Version": "1.0",
    "DisplayName": "Orcaplgate",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/orcaPLGate.cpp"],
    "Vhdl": ["impl\/vhdl\/orcaPLGate.vhd"],
    "Verilog": ["impl\/verilog\/orcaPLGate.v"],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "PS_V": {
      "type": "data",
      "dir": "in",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "2"
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "pulse_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "pulse_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "PS_V": {
      "dir": "in",
      "width": "2"
    }
  },
  "CPorts": {
    "ap_return": {
      "interfaceRef": "ap_return",
      "dir": "out",
      "dataWidth": "1"
    },
    "pulse_V": {
      "interfaceRef": "pulse_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "PS_V": {
      "interfaceRef": "PS_V",
      "dir": "in",
      "dataWidth": "2",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "orcaPLGate"},
    "Metrics": {"orcaPLGate": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.769"
        },
        "Area": {
          "FF": "5",
          "LUT": "33",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-02-16 13:41:14 PST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
