Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sat Jul  7 13:33:57 2018
| Host         : A00134636 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file dc_motor_encoder_timing_summary_routed.rpt -warn_on_violation -rpx dc_motor_encoder_timing_summary_routed.rpx
| Design       : dc_motor_encoder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clock_1khz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.142        0.000                      0                  401        0.132        0.000                      0                  401        4.500        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.142        0.000                      0                  401        0.132        0.000                      0                  401        4.500        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 sayac_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_adim_lcd_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 3.304ns (43.572%)  route 4.279ns (56.428%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.603     5.124    USER_CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  sayac_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  sayac_reg[0]/Q
                         net (fo=7, routed)           0.984     6.564    sayac_reg_n_0_[0]
    SLICE_X10Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.159 r  sayac_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.159    sayac_reg[4]_i_4_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  sayac_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.276    sayac_reg[8]_i_4_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  sayac_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.393    sayac_reg[12]_i_4_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  sayac_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.510    sayac_reg[16]_i_4_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.627 r  sayac_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.636    sayac_reg[20]_i_4_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.875 f  sayac_reg[24]_i_4/O[2]
                         net (fo=5, routed)           0.779     8.654    sayac_reg[24]_i_4_n_5
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.301     8.955 r  sayac[25]_i_13/O
                         net (fo=1, routed)           0.000     8.955    sayac[25]_i_13_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.331 r  sayac_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.009     9.340    sayac_reg[25]_i_10_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.594 r  sayac_reg[25]_i_8/CO[0]
                         net (fo=27, routed)          0.816    10.410    sayac_reg[25]_i_8_n_3
    SLICE_X4Y73          LUT6 (Prop_lut6_I1_O)        0.367    10.777 r  FSM_sequential_adim_lcd[4]_i_7/O
                         net (fo=1, routed)           0.798    11.575    FSM_sequential_adim_lcd[4]_i_7_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.699 r  FSM_sequential_adim_lcd[4]_i_4/O
                         net (fo=1, routed)           0.291    11.990    FSM_sequential_adim_lcd[4]_i_4_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  FSM_sequential_adim_lcd[4]_i_1/O
                         net (fo=5, routed)           0.592    12.707    adim_lcd
    SLICE_X5Y74          FDRE                                         r  FSM_sequential_adim_lcd_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.490    14.831    USER_CLK_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  FSM_sequential_adim_lcd_reg[2]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X5Y74          FDRE (Setup_fdre_C_CE)      -0.205    14.849    FSM_sequential_adim_lcd_reg[2]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 sayac_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_adim_lcd_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 3.304ns (43.995%)  route 4.206ns (56.005%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.603     5.124    USER_CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  sayac_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  sayac_reg[0]/Q
                         net (fo=7, routed)           0.984     6.564    sayac_reg_n_0_[0]
    SLICE_X10Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.159 r  sayac_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.159    sayac_reg[4]_i_4_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  sayac_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.276    sayac_reg[8]_i_4_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  sayac_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.393    sayac_reg[12]_i_4_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  sayac_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.510    sayac_reg[16]_i_4_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.627 r  sayac_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.636    sayac_reg[20]_i_4_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.875 f  sayac_reg[24]_i_4/O[2]
                         net (fo=5, routed)           0.779     8.654    sayac_reg[24]_i_4_n_5
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.301     8.955 r  sayac[25]_i_13/O
                         net (fo=1, routed)           0.000     8.955    sayac[25]_i_13_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.331 r  sayac_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.009     9.340    sayac_reg[25]_i_10_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.594 r  sayac_reg[25]_i_8/CO[0]
                         net (fo=27, routed)          0.816    10.410    sayac_reg[25]_i_8_n_3
    SLICE_X4Y73          LUT6 (Prop_lut6_I1_O)        0.367    10.777 r  FSM_sequential_adim_lcd[4]_i_7/O
                         net (fo=1, routed)           0.798    11.575    FSM_sequential_adim_lcd[4]_i_7_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.699 r  FSM_sequential_adim_lcd[4]_i_4/O
                         net (fo=1, routed)           0.291    11.990    FSM_sequential_adim_lcd[4]_i_4_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  FSM_sequential_adim_lcd[4]_i_1/O
                         net (fo=5, routed)           0.519    12.634    adim_lcd
    SLICE_X4Y75          FDRE                                         r  FSM_sequential_adim_lcd_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.490    14.831    USER_CLK_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  FSM_sequential_adim_lcd_reg[0]/C
                         clock pessimism              0.271    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X4Y75          FDRE (Setup_fdre_C_CE)      -0.205    14.862    FSM_sequential_adim_lcd_reg[0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 sayac_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_adim_lcd_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 3.304ns (43.995%)  route 4.206ns (56.005%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.603     5.124    USER_CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  sayac_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  sayac_reg[0]/Q
                         net (fo=7, routed)           0.984     6.564    sayac_reg_n_0_[0]
    SLICE_X10Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.159 r  sayac_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.159    sayac_reg[4]_i_4_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  sayac_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.276    sayac_reg[8]_i_4_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  sayac_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.393    sayac_reg[12]_i_4_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  sayac_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.510    sayac_reg[16]_i_4_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.627 r  sayac_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.636    sayac_reg[20]_i_4_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.875 f  sayac_reg[24]_i_4/O[2]
                         net (fo=5, routed)           0.779     8.654    sayac_reg[24]_i_4_n_5
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.301     8.955 r  sayac[25]_i_13/O
                         net (fo=1, routed)           0.000     8.955    sayac[25]_i_13_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.331 r  sayac_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.009     9.340    sayac_reg[25]_i_10_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.594 r  sayac_reg[25]_i_8/CO[0]
                         net (fo=27, routed)          0.816    10.410    sayac_reg[25]_i_8_n_3
    SLICE_X4Y73          LUT6 (Prop_lut6_I1_O)        0.367    10.777 r  FSM_sequential_adim_lcd[4]_i_7/O
                         net (fo=1, routed)           0.798    11.575    FSM_sequential_adim_lcd[4]_i_7_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.699 r  FSM_sequential_adim_lcd[4]_i_4/O
                         net (fo=1, routed)           0.291    11.990    FSM_sequential_adim_lcd[4]_i_4_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  FSM_sequential_adim_lcd[4]_i_1/O
                         net (fo=5, routed)           0.519    12.634    adim_lcd
    SLICE_X4Y75          FDRE                                         r  FSM_sequential_adim_lcd_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.490    14.831    USER_CLK_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  FSM_sequential_adim_lcd_reg[3]/C
                         clock pessimism              0.271    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X4Y75          FDRE (Setup_fdre_C_CE)      -0.205    14.862    FSM_sequential_adim_lcd_reg[3]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 sayac_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_adim_lcd_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 3.304ns (43.995%)  route 4.206ns (56.005%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.603     5.124    USER_CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  sayac_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  sayac_reg[0]/Q
                         net (fo=7, routed)           0.984     6.564    sayac_reg_n_0_[0]
    SLICE_X10Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.159 r  sayac_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.159    sayac_reg[4]_i_4_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  sayac_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.276    sayac_reg[8]_i_4_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  sayac_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.393    sayac_reg[12]_i_4_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  sayac_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.510    sayac_reg[16]_i_4_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.627 r  sayac_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.636    sayac_reg[20]_i_4_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.875 f  sayac_reg[24]_i_4/O[2]
                         net (fo=5, routed)           0.779     8.654    sayac_reg[24]_i_4_n_5
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.301     8.955 r  sayac[25]_i_13/O
                         net (fo=1, routed)           0.000     8.955    sayac[25]_i_13_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.331 r  sayac_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.009     9.340    sayac_reg[25]_i_10_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.594 r  sayac_reg[25]_i_8/CO[0]
                         net (fo=27, routed)          0.816    10.410    sayac_reg[25]_i_8_n_3
    SLICE_X4Y73          LUT6 (Prop_lut6_I1_O)        0.367    10.777 r  FSM_sequential_adim_lcd[4]_i_7/O
                         net (fo=1, routed)           0.798    11.575    FSM_sequential_adim_lcd[4]_i_7_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.699 r  FSM_sequential_adim_lcd[4]_i_4/O
                         net (fo=1, routed)           0.291    11.990    FSM_sequential_adim_lcd[4]_i_4_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  FSM_sequential_adim_lcd[4]_i_1/O
                         net (fo=5, routed)           0.519    12.634    adim_lcd
    SLICE_X4Y75          FDRE                                         r  FSM_sequential_adim_lcd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.490    14.831    USER_CLK_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  FSM_sequential_adim_lcd_reg[4]/C
                         clock pessimism              0.271    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X4Y75          FDRE (Setup_fdre_C_CE)      -0.205    14.862    FSM_sequential_adim_lcd_reg[4]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 sayac_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_adim_lcd_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 3.304ns (44.815%)  route 4.068ns (55.185%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.603     5.124    USER_CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  sayac_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  sayac_reg[0]/Q
                         net (fo=7, routed)           0.984     6.564    sayac_reg_n_0_[0]
    SLICE_X10Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.159 r  sayac_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.159    sayac_reg[4]_i_4_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  sayac_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.276    sayac_reg[8]_i_4_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  sayac_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.393    sayac_reg[12]_i_4_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  sayac_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.510    sayac_reg[16]_i_4_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.627 r  sayac_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.636    sayac_reg[20]_i_4_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.875 f  sayac_reg[24]_i_4/O[2]
                         net (fo=5, routed)           0.779     8.654    sayac_reg[24]_i_4_n_5
    SLICE_X8Y74          LUT3 (Prop_lut3_I0_O)        0.301     8.955 r  sayac[25]_i_13/O
                         net (fo=1, routed)           0.000     8.955    sayac[25]_i_13_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.331 r  sayac_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.009     9.340    sayac_reg[25]_i_10_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.594 r  sayac_reg[25]_i_8/CO[0]
                         net (fo=27, routed)          0.816    10.410    sayac_reg[25]_i_8_n_3
    SLICE_X4Y73          LUT6 (Prop_lut6_I1_O)        0.367    10.777 r  FSM_sequential_adim_lcd[4]_i_7/O
                         net (fo=1, routed)           0.798    11.575    FSM_sequential_adim_lcd[4]_i_7_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.699 r  FSM_sequential_adim_lcd[4]_i_4/O
                         net (fo=1, routed)           0.291    11.990    FSM_sequential_adim_lcd[4]_i_4_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  FSM_sequential_adim_lcd[4]_i_1/O
                         net (fo=5, routed)           0.382    12.496    adim_lcd
    SLICE_X5Y75          FDRE                                         r  FSM_sequential_adim_lcd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.490    14.831    USER_CLK_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  FSM_sequential_adim_lcd_reg[1]/C
                         clock pessimism              0.271    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X5Y75          FDRE (Setup_fdre_C_CE)      -0.205    14.862    FSM_sequential_adim_lcd_reg[1]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -12.496    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 counter4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter5_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 2.572ns (36.134%)  route 4.546ns (63.866%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.612     5.133    USER_CLK_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  counter4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  counter4_reg[0]/Q
                         net (fo=3, routed)           0.671     6.260    counter4_reg_n_0_[0]
    SLICE_X3Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.840 r  counter4_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.840    counter4_reg[4]_i_2_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  counter4_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.954    counter4_reg[8]_i_2_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  counter4_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.068    counter4_reg[12]_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  counter4_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.182    counter4_reg[16]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.495 r  counter4_reg[20]_i_2/O[3]
                         net (fo=2, routed)           1.035     8.530    p_1_in[20]
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.306     8.836 r  counter4[26]_i_6/O
                         net (fo=1, routed)           0.564     9.400    counter4[26]_i_6_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.524 r  counter4[26]_i_4/O
                         net (fo=31, routed)          0.819    10.344    counter4[26]_i_4_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I1_O)        0.119    10.463 r  FSM_onehot_i[3]_i_4/O
                         net (fo=19, routed)          1.098    11.561    i
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.332    11.893 r  counter5[15]_i_2/O
                         net (fo=16, routed)          0.358    12.251    counter5
    SLICE_X5Y79          FDRE                                         r  counter5_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.496    14.837    USER_CLK_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  counter5_reg[0]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X5Y79          FDRE (Setup_fdre_C_CE)      -0.205    14.855    counter5_reg[0]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 counter4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter5_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 2.572ns (36.134%)  route 4.546ns (63.866%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.612     5.133    USER_CLK_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  counter4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  counter4_reg[0]/Q
                         net (fo=3, routed)           0.671     6.260    counter4_reg_n_0_[0]
    SLICE_X3Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.840 r  counter4_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.840    counter4_reg[4]_i_2_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  counter4_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.954    counter4_reg[8]_i_2_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  counter4_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.068    counter4_reg[12]_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  counter4_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.182    counter4_reg[16]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.495 r  counter4_reg[20]_i_2/O[3]
                         net (fo=2, routed)           1.035     8.530    p_1_in[20]
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.306     8.836 r  counter4[26]_i_6/O
                         net (fo=1, routed)           0.564     9.400    counter4[26]_i_6_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.524 r  counter4[26]_i_4/O
                         net (fo=31, routed)          0.819    10.344    counter4[26]_i_4_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I1_O)        0.119    10.463 r  FSM_onehot_i[3]_i_4/O
                         net (fo=19, routed)          1.098    11.561    i
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.332    11.893 r  counter5[15]_i_2/O
                         net (fo=16, routed)          0.358    12.251    counter5
    SLICE_X5Y79          FDRE                                         r  counter5_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.496    14.837    USER_CLK_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  counter5_reg[1]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X5Y79          FDRE (Setup_fdre_C_CE)      -0.205    14.855    counter5_reg[1]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 counter4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter5_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 2.572ns (36.134%)  route 4.546ns (63.866%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.612     5.133    USER_CLK_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  counter4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  counter4_reg[0]/Q
                         net (fo=3, routed)           0.671     6.260    counter4_reg_n_0_[0]
    SLICE_X3Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.840 r  counter4_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.840    counter4_reg[4]_i_2_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  counter4_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.954    counter4_reg[8]_i_2_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  counter4_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.068    counter4_reg[12]_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  counter4_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.182    counter4_reg[16]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.495 r  counter4_reg[20]_i_2/O[3]
                         net (fo=2, routed)           1.035     8.530    p_1_in[20]
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.306     8.836 r  counter4[26]_i_6/O
                         net (fo=1, routed)           0.564     9.400    counter4[26]_i_6_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.524 r  counter4[26]_i_4/O
                         net (fo=31, routed)          0.819    10.344    counter4[26]_i_4_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I1_O)        0.119    10.463 r  FSM_onehot_i[3]_i_4/O
                         net (fo=19, routed)          1.098    11.561    i
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.332    11.893 r  counter5[15]_i_2/O
                         net (fo=16, routed)          0.358    12.251    counter5
    SLICE_X5Y79          FDRE                                         r  counter5_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.496    14.837    USER_CLK_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  counter5_reg[3]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X5Y79          FDRE (Setup_fdre_C_CE)      -0.205    14.855    counter5_reg[3]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 counter4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter5_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 2.572ns (36.134%)  route 4.546ns (63.866%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.612     5.133    USER_CLK_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  counter4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  counter4_reg[0]/Q
                         net (fo=3, routed)           0.671     6.260    counter4_reg_n_0_[0]
    SLICE_X3Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.840 r  counter4_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.840    counter4_reg[4]_i_2_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  counter4_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.954    counter4_reg[8]_i_2_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  counter4_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.068    counter4_reg[12]_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  counter4_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.182    counter4_reg[16]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.495 r  counter4_reg[20]_i_2/O[3]
                         net (fo=2, routed)           1.035     8.530    p_1_in[20]
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.306     8.836 r  counter4[26]_i_6/O
                         net (fo=1, routed)           0.564     9.400    counter4[26]_i_6_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.524 r  counter4[26]_i_4/O
                         net (fo=31, routed)          0.819    10.344    counter4[26]_i_4_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I1_O)        0.119    10.463 r  FSM_onehot_i[3]_i_4/O
                         net (fo=19, routed)          1.098    11.561    i
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.332    11.893 r  counter5[15]_i_2/O
                         net (fo=16, routed)          0.358    12.251    counter5
    SLICE_X5Y79          FDRE                                         r  counter5_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.496    14.837    USER_CLK_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  counter5_reg[5]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X5Y79          FDRE (Setup_fdre_C_CE)      -0.205    14.855    counter5_reg[5]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 counter4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 2.572ns (36.321%)  route 4.509ns (63.679%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.612     5.133    USER_CLK_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  counter4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  counter4_reg[0]/Q
                         net (fo=3, routed)           0.671     6.260    counter4_reg_n_0_[0]
    SLICE_X3Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.840 r  counter4_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.840    counter4_reg[4]_i_2_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  counter4_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.954    counter4_reg[8]_i_2_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  counter4_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.068    counter4_reg[12]_i_2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  counter4_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.182    counter4_reg[16]_i_2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.495 r  counter4_reg[20]_i_2/O[3]
                         net (fo=2, routed)           1.035     8.530    p_1_in[20]
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.306     8.836 r  counter4[26]_i_6/O
                         net (fo=1, routed)           0.564     9.400    counter4[26]_i_6_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.524 r  counter4[26]_i_4/O
                         net (fo=31, routed)          0.819    10.344    counter4[26]_i_4_n_0
    SLICE_X4Y70          LUT4 (Prop_lut4_I1_O)        0.119    10.463 r  FSM_onehot_i[3]_i_4/O
                         net (fo=19, routed)          0.910    11.373    i
    SLICE_X2Y79          LUT2 (Prop_lut2_I1_O)        0.332    11.705 r  D[15]_i_1/O
                         net (fo=16, routed)          0.509    12.214    D
    SLICE_X4Y80          FDRE                                         r  D_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.496    14.837    USER_CLK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  D_reg[6]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.205    14.855    D_reg[6]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  2.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 D_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butun_vector_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.585     1.468    USER_CLK_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  D_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  D_reg[14]/Q
                         net (fo=1, routed)           0.051     1.660    p_0_in[14]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.045     1.705 r  butun_vector[14]_i_1/O
                         net (fo=1, routed)           0.000     1.705    butun_vector[14]_i_1_n_0
    SLICE_X1Y80          FDSE                                         r  butun_vector_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.853     1.981    USER_CLK_IBUF_BUFG
    SLICE_X1Y80          FDSE                                         r  butun_vector_reg[14]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X1Y80          FDSE (Hold_fdse_C_D)         0.092     1.573    butun_vector_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butun_vector_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.583     1.466    USER_CLK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  D_reg[7]/Q
                         net (fo=1, routed)           0.051     1.658    p_0_in[7]
    SLICE_X5Y80          LUT4 (Prop_lut4_I0_O)        0.045     1.703 r  butun_vector[7]_i_1/O
                         net (fo=1, routed)           0.000     1.703    butun_vector[7]_i_1_n_0
    SLICE_X5Y80          FDSE                                         r  butun_vector_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.851     1.979    USER_CLK_IBUF_BUFG
    SLICE_X5Y80          FDSE                                         r  butun_vector_reg[7]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X5Y80          FDSE (Hold_fdse_C_D)         0.092     1.571    butun_vector_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 butun_vector_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butun_vector_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.581     1.464    USER_CLK_IBUF_BUFG
    SLICE_X4Y78          FDSE                                         r  butun_vector_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDSE (Prop_fdse_C_Q)         0.141     1.605 r  butun_vector_reg[3]/Q
                         net (fo=1, routed)           0.054     1.659    butun_vector_reg_n_0_[3]
    SLICE_X5Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.704 r  butun_vector[4]_i_1/O
                         net (fo=1, routed)           0.000     1.704    butun_vector[4]_i_1_n_0
    SLICE_X5Y78          FDSE                                         r  butun_vector_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.850     1.977    USER_CLK_IBUF_BUFG
    SLICE_X5Y78          FDSE                                         r  butun_vector_reg[4]/C
                         clock pessimism             -0.500     1.477    
    SLICE_X5Y78          FDSE (Hold_fdse_C_D)         0.091     1.568    butun_vector_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 D_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butun_vector_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.585     1.468    USER_CLK_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  D_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  D_reg[12]/Q
                         net (fo=1, routed)           0.086     1.695    p_0_in[12]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.045     1.740 r  butun_vector[12]_i_1/O
                         net (fo=1, routed)           0.000     1.740    butun_vector[12]_i_1_n_0
    SLICE_X1Y80          FDSE                                         r  butun_vector_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.853     1.981    USER_CLK_IBUF_BUFG
    SLICE_X1Y80          FDSE                                         r  butun_vector_reg[12]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X1Y80          FDSE (Hold_fdse_C_D)         0.091     1.572    butun_vector_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butun_vector_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.583     1.466    USER_CLK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  D_reg[6]/Q
                         net (fo=1, routed)           0.087     1.694    p_0_in[6]
    SLICE_X5Y80          LUT4 (Prop_lut4_I0_O)        0.045     1.739 r  butun_vector[6]_i_1/O
                         net (fo=1, routed)           0.000     1.739    butun_vector[6]_i_1_n_0
    SLICE_X5Y80          FDSE                                         r  butun_vector_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.851     1.979    USER_CLK_IBUF_BUFG
    SLICE_X5Y80          FDSE                                         r  butun_vector_reg[6]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X5Y80          FDSE (Hold_fdse_C_D)         0.092     1.571    butun_vector_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 counter5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.762%)  route 0.093ns (36.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.585     1.468    USER_CLK_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  counter5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  counter5_reg[10]/Q
                         net (fo=2, routed)           0.093     1.725    counter5_reg_n_0_[10]
    SLICE_X3Y80          FDRE                                         r  D_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.853     1.981    USER_CLK_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  D_reg[10]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.057     1.538    D_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 counter5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.780%)  route 0.131ns (48.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.582     1.465    USER_CLK_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  counter5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter5_reg[3]/Q
                         net (fo=2, routed)           0.131     1.738    counter5_reg_n_0_[3]
    SLICE_X4Y79          FDRE                                         r  D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.850     1.978    USER_CLK_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  D_reg[3]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.072     1.550    D_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 counter5_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.693%)  route 0.125ns (43.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.584     1.467    USER_CLK_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  counter5_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.631 r  counter5_reg[7]/Q
                         net (fo=2, routed)           0.125     1.757    counter5_reg_n_0_[7]
    SLICE_X4Y80          FDRE                                         r  D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.851     1.979    USER_CLK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  D_reg[7]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.066     1.567    D_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 counter5_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.880%)  route 0.110ns (40.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.585     1.468    USER_CLK_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  counter5_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  counter5_reg[15]/Q
                         net (fo=2, routed)           0.110     1.742    counter5_reg_n_0_[15]
    SLICE_X0Y80          FDRE                                         r  D_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.853     1.981    USER_CLK_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  D_reg[15]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.070     1.552    D_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 butun_vector_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butun_vector_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.260%)  route 0.108ns (36.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.584     1.467    USER_CLK_IBUF_BUFG
    SLICE_X4Y81          FDSE                                         r  butun_vector_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDSE (Prop_fdse_C_Q)         0.141     1.608 r  butun_vector_reg[10]/Q
                         net (fo=1, routed)           0.108     1.716    butun_vector_reg_n_0_[10]
    SLICE_X5Y80          LUT4 (Prop_lut4_I2_O)        0.045     1.761 r  butun_vector[11]_i_1/O
                         net (fo=1, routed)           0.000     1.761    butun_vector[11]_i_1_n_0
    SLICE_X5Y80          FDSE                                         r  butun_vector_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.851     1.979    USER_CLK_IBUF_BUFG
    SLICE_X5Y80          FDSE                                         r  butun_vector_reg[11]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y80          FDSE (Hold_fdse_C_D)         0.091     1.571    butun_vector_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { USER_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  USER_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79    D_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80    D_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80    D_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80    D_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80    D_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80    D_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80    D_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79    D_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79    D_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81    butun_vector_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81    butun_vector_reg[8]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81    butun_vector_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    counter3_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y68    counter4_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y68    counter4_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y68    counter4_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    counter4_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    counter4_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    counter4_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80    D_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80    D_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80    D_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80    D_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80    D_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80    D_reg[15]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81    butun_vector_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80    butun_vector_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80    butun_vector_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80    butun_vector_reg[14]/C



