============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 02 2025  06:47:20 am
  Module:                 serv_synth_wrapper
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-5810 ps) Setup Check with Pin cpu_state_gen_csr.misalign_trap_sync_r_reg/CK->D
          Group: CLK
     Startpoint: (R) cpu_state_o_cnt_reg[3]/CK
          Clock: (R) CLK
       Endpoint: (F) cpu_state_gen_csr.misalign_trap_sync_r_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    6200          200     
                                              
             Setup:-     742                  
       Uncertainty:-     300                  
     Required Time:=    5158                  
      Launch Clock:-     200                  
         Data Path:-   10768                  
             Slack:=   -5810                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  cpu_state_o_cnt_reg[3]/CK                    -       -     R     (arrival)    182     -     0     0     200    (-,-) 
  cpu_state_o_cnt_reg[3]/Q                     -       CK->Q F     DFFX1          1  35.7   571  2626    2826    (-,-) 
  g33738/Y                                     -       A->Y  R     INVX1          2 111.6   435   923    3749    (-,-) 
  g34869/Y                                     -       A->Y  F     NOR2X2         2 112.8   243   478    4227    (-,-) 
  g34871/Y                                     -       B->Y  R     NAND2X3        2 116.2   219   475    4702    (-,-) 
  g34870/Y                                     -       B->Y  F     NOR2X3         2 109.0   154   320    5022    (-,-) 
  g33690/Y                                     -       A->Y  R     NAND2X2        1  82.2   203   416    5438    (-,-) 
  g33689/Y                                     -       B->Y  F     NAND2X3        4 198.9   333   530    5968    (-,-) 
  g33610/Y                                     -       B->Y  R     NOR2X2         2  90.4   392   706    6674    (-,-) 
  g30837/Y                                     -       A->Y  F     NAND2X1        1  78.1   422   644    7319    (-,-) 
  g33744/Y                                     -       A->Y  R     NAND2X3        2 115.5   232   644    7963    (-,-) 
  g24/Y                                        -       B->Y  F     NOR2X3         3 146.6   176   368    8332    (-,-) 
  g34101/Y                                     -       A->Y  R     AOI21X1        1  35.0   462   695    9027    (-,-) 
  g128/Y                                       -       A->Y  F     NAND3X1        1  55.8   507   780    9807    (-,-) 
  g77/Y                                        -       B->Y  R     NOR2X2         2  70.4   334   739   10546    (-,-) 
  g31658/Y                                     -       B->Y  F     OAI21X1        1  30.6   289   423   10968    (-,-) 
  cpu_state_gen_csr.misalign_trap_sync_r_reg/D <<<     -     F     DFFX1          1     -     -     0   10968    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

