// Seed: 3159238584
module module_0;
  logic id_1;
  ;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout reg id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always begin : LABEL_0
    #1 id_4 <= module_1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd60
) (
    input  supply1 _id_0,
    output logic   id_1
);
  assign id_1 = -1'b0;
  initial begin : LABEL_0
    if (1) $clog2(70);
    ;
    id_1 = 1;
    id_1 = id_0;
  end
  assign id_1 = id_0;
  module_0 modCall_1 ();
  struct packed {
    logic id_3;
    logic id_4;
    logic id_5;
    logic [-1 : -1 'b0] id_6[id_0 : id_0] = -1'b0;
  } id_7;
  wire id_8 = id_7.id_5;
  always $clog2(67);
  ;
endmodule
