Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/riege/gpgit/RISC-Vhdl/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to C:/Users/riege/gpgit/RISC-Vhdl/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_parameters_0.vhd" in Library work.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dm_iob.vhd" in Library work.
Architecture arc of Entity u_ddr_s3_dm_iob is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dqs_iob.vhd" in Library work.
Architecture arc of Entity u_ddr_s3_dqs_iob is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dq_iob.vhd" in Library work.
Architecture arc of Entity u_ddr_s3_dq_iob is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd" in Library work.
Architecture arc_dqs_delay of Entity u_ddr_dqs_delay is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_0_wr_en_0.vhd" in Library work.
Architecture arc of Entity u_ddr_fifo_0_wr_en_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_1_wr_en_0.vhd" in Library work.
Architecture arc of Entity u_ddr_fifo_1_wr_en_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd" in Library work.
Architecture arc of Entity u_ddr_wr_gray_cntr is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd" in Library work.
Architecture arc of Entity u_ddr_rd_gray_cntr is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_ram8d_0.vhd" in Library work.
Architecture arc of Entity u_ddr_ram8d_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_ctl.vhd" in Library work.
Architecture arc_cal_ctl of Entity u_ddr_cal_ctl is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_tap_dly.vhd" in Library work.
Architecture arc_tap_dly of Entity u_ddr_tap_dly is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_iobs_0.vhd" in Library work.
Architecture arc of Entity u_ddr_infrastructure_iobs_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_iobs_0.vhd" in Library work.
Architecture arc of Entity u_ddr_controller_iobs_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_iobs_0.vhd" in Library work.
Architecture arc of Entity u_ddr_data_path_iobs_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_0.vhd" in Library work.
Architecture arc of Entity u_ddr_data_read_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_controller_0.vhd" in Library work.
Architecture arc of Entity u_ddr_data_read_controller_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_write_0.vhd" in Library work.
Architecture arc of Entity u_ddr_data_write_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_clk_dcm.vhd" in Library work.
Architecture arc of Entity u_ddr_clk_dcm is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_top.vhd" in Library work.
Architecture arc of Entity u_ddr_cal_top is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd" in Library work.
Architecture arc of Entity u_ddr_controller_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_0.vhd" in Library work.
Architecture arc of Entity u_ddr_data_path_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure.vhd" in Library work.
Architecture arc of Entity u_ddr_infrastructure is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_iobs_0.vhd" in Library work.
Architecture arc of Entity u_ddr_iobs_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_top_0.vhd" in Library work.
Architecture arc of Entity u_ddr_top_0 is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_top.vhd" in Library work.
Architecture arc of Entity u_ddr_infrastructure_top is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd" in Library work.
Architecture arc_mem_interface_top of Entity u_ddr is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" in Library work.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 269. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 270. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 271. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 274. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 279. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 286. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 289. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 291. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 329. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 330. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 331. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 334. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 339. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 346. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 349. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd" Line 351. Choice to_unsigned is not a locally static expression.
Architecture behavioral of Entity ramunit is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/leitwerk_v2.vhd" in Library work.
Architecture leitwerk_1 of Entity leitwerk is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/MMU.vhd" in Library work.
Architecture a1 of Entity ram is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/ClockDivider.vhd" in Library work.
Architecture behavioral of Entity clockdivider is up to date.
Compiling vhdl file "C:/Users/riege/gpgit/RISC-Vhdl/CPU.vhd" in Library work.
Entity <cpu> compiled.
Entity <cpu> (Architecture <behavioral>) compiled.


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.92 secs
 
--> 

Total memory usage is 243376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    0 (   0 filtered)

