

================================================================
== Vitis HLS Report for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12'
================================================================
* Date:           Wed Jan 17 08:24:15 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.018 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_518_12  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%allocated_tiles_shapes_values_load_2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %allocated_tiles_shapes_values_load_2"   --->   Operation 6 'read' 'allocated_tiles_shapes_values_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%existLen_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %existLen_1"   --->   Operation 7 'read' 'existLen_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph46"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_6 = load i7 %j" [DynMap/DynMap_4HLS.cpp:518]   --->   Operation 10 'load' 'j_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.06ns)   --->   "%icmp_ln518 = icmp_ult  i7 %j_6, i7 %existLen_1_read" [DynMap/DynMap_4HLS.cpp:518]   --->   Operation 12 'icmp' 'icmp_ln518' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.31ns)   --->   "%j_7 = add i7 %j_6, i7 1" [DynMap/DynMap_4HLS.cpp:518]   --->   Operation 13 'add' 'j_7' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%br_ln518 = br i1 %icmp_ln518, void %.critedge104.loopexit.exitStub, void %.split9" [DynMap/DynMap_4HLS.cpp:518]   --->   Operation 14 'br' 'br_ln518' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln519 = zext i7 %j_6" [DynMap/DynMap_4HLS.cpp:519]   --->   Operation 15 'zext' 'zext_ln519' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%intersection_addr = getelementptr i4 %intersection, i64 0, i64 %zext_ln519" [DynMap/DynMap_4HLS.cpp:519]   --->   Operation 16 'getelementptr' 'intersection_addr' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.75ns)   --->   "%intersection_load = load i4 %intersection_addr" [DynMap/DynMap_4HLS.cpp:519]   --->   Operation 17 'load' 'intersection_load' <Predicate = (icmp_ln518)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln516 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [DynMap/DynMap_4HLS.cpp:516]   --->   Operation 18 'specloopname' 'specloopname_ln516' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (1.75ns)   --->   "%intersection_load = load i4 %intersection_addr" [DynMap/DynMap_4HLS.cpp:519]   --->   Operation 19 'load' 'intersection_load' <Predicate = (icmp_ln518)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (0.96ns)   --->   "%icmp_ln519 = icmp_eq  i4 %allocated_tiles_shapes_values_load_2_read, i4 %intersection_load" [DynMap/DynMap_4HLS.cpp:519]   --->   Operation 20 'icmp' 'icmp_ln519' <Predicate = (icmp_ln518)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.29ns)   --->   "%br_ln519 = br i1 %icmp_ln519, void, void %.critedge104.loopexit.exitStub" [DynMap/DynMap_4HLS.cpp:519]   --->   Operation 21 'br' 'br_ln519' <Predicate = (icmp_ln518)> <Delay = 1.29>
ST_2 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln518 = store i7 %j_7, i7 %j" [DynMap/DynMap_4HLS.cpp:518]   --->   Operation 22 'store' 'store_ln518' <Predicate = (icmp_ln518 & !icmp_ln519)> <Delay = 1.29>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph46"   --->   Operation 23 'br' 'br_ln0' <Predicate = (icmp_ln518 & !icmp_ln519)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %.lr.ph46, i1 0, void %.split9"   --->   Operation 24 'phi' 'merge' <Predicate = (icmp_ln519) | (!icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln519) | (!icmp_ln518)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ existLen_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ intersection]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ allocated_tiles_shapes_values_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                         (alloca       ) [ 011]
allocated_tiles_shapes_values_load_2_read (read         ) [ 001]
existLen_1_read                           (read         ) [ 000]
store_ln0                                 (store        ) [ 000]
br_ln0                                    (br           ) [ 000]
j_6                                       (load         ) [ 000]
specpipeline_ln0                          (specpipeline ) [ 000]
icmp_ln518                                (icmp         ) [ 011]
j_7                                       (add          ) [ 001]
br_ln518                                  (br           ) [ 011]
zext_ln519                                (zext         ) [ 000]
intersection_addr                         (getelementptr) [ 001]
specloopname_ln516                        (specloopname ) [ 000]
intersection_load                         (load         ) [ 000]
icmp_ln519                                (icmp         ) [ 001]
br_ln519                                  (br           ) [ 000]
store_ln518                               (store        ) [ 000]
br_ln0                                    (br           ) [ 000]
merge                                     (phi          ) [ 001]
ret_ln0                                   (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="existLen_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="existLen_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="intersection">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="intersection"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="allocated_tiles_shapes_values_load_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allocated_tiles_shapes_values_load_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="j_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="allocated_tiles_shapes_values_load_2_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="4" slack="0"/>
<pin id="40" dir="0" index="1" bw="4" slack="0"/>
<pin id="41" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="allocated_tiles_shapes_values_load_2_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="existLen_1_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="7" slack="0"/>
<pin id="46" dir="0" index="1" bw="7" slack="0"/>
<pin id="47" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="existLen_1_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="intersection_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="intersection_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="4" slack="0"/>
<pin id="59" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="intersection_load/1 "/>
</bind>
</comp>

<comp id="63" class="1005" name="merge_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="1"/>
<pin id="65" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="merge (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="merge_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="1" slack="0"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="merge/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln0_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="7" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="j_6_load_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_6/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="icmp_ln518_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="7" slack="0"/>
<pin id="85" dir="0" index="1" bw="7" slack="0"/>
<pin id="86" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln518/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="j_7_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="7" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_ln519_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="0"/>
<pin id="97" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln519/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln519_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="1"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln519/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln518_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="1"/>
<pin id="107" dir="0" index="1" bw="7" slack="1"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="j_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="116" class="1005" name="allocated_tiles_shapes_values_load_2_read_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="1"/>
<pin id="118" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="allocated_tiles_shapes_values_load_2_read "/>
</bind>
</comp>

<comp id="121" class="1005" name="icmp_ln518_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln518 "/>
</bind>
</comp>

<comp id="125" class="1005" name="j_7_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="1"/>
<pin id="127" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="130" class="1005" name="intersection_addr_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="1"/>
<pin id="132" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="intersection_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="63" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="87"><net_src comp="80" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="44" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="80" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="80" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="104"><net_src comp="57" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="34" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="114"><net_src comp="109" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="115"><net_src comp="109" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="119"><net_src comp="38" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="124"><net_src comp="83" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="89" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="133"><net_src comp="50" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="57" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 : existLen_1 | {1 }
	Port: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 : intersection | {1 2 }
	Port: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 : allocated_tiles_shapes_values_load_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_6 : 1
		icmp_ln518 : 2
		j_7 : 2
		br_ln518 : 3
		zext_ln519 : 2
		intersection_addr : 3
		intersection_load : 4
	State 2
		icmp_ln519 : 1
		br_ln519 : 2
		merge : 3
		ret_ln0 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|
| Operation|                    Functional Unit                   |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|
|    add   |                       j_7_fu_89                      |    0    |    7    |
|----------|------------------------------------------------------|---------|---------|
|   icmp   |                   icmp_ln518_fu_83                   |    0    |    3    |
|          |                   icmp_ln519_fu_100                  |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|
|   read   | allocated_tiles_shapes_values_load_2_read_read_fu_38 |    0    |    0    |
|          |              existLen_1_read_read_fu_44              |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   zext   |                   zext_ln519_fu_95                   |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   Total  |                                                      |    0    |    12   |
|----------|------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|allocated_tiles_shapes_values_load_2_read_reg_116|    4   |
|                icmp_ln518_reg_121               |    1   |
|            intersection_addr_reg_130            |    4   |
|                   j_7_reg_125                   |    7   |
|                    j_reg_109                    |    7   |
|                   merge_reg_63                  |    1   |
+-------------------------------------------------+--------+
|                      Total                      |   24   |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.298  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   12   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   24   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   24   |   21   |
+-----------+--------+--------+--------+
