INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/shudianzuoye/erweishubijiao/erweishubijiao.srcs/sources_1/new/zy1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zy1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/shudianzuoye/erweishubijiao/erweishubijiao.srcs/sim_1/new/zy1si.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zy1si
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/shudianzuoye/erweishubijiao/erweishubijiao.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
