// Seed: 315569975
module module_0;
  logic id_1;
  ;
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    output tri1 id_4,
    input wor id_5,
    output tri id_6
);
  supply1 id_8 = id_3 * 1 + id_2;
  bufif1 primCall (id_4, id_5, id_8);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6 = id_5;
endmodule
