// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module hdmi_tx_bd_v_tpg_0_0_tpgBackground (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        height_val,
        width_val,
        patternId_val,
        ZplateHorContStart_val,
        ZplateHorContDelta_val,
        ZplateVerContStart_val,
        ZplateVerContDelta_val,
        dpDynamicRange_val,
        dpYUVCoef_val,
        motionSpeed_val,
        colorFormat_val,
        bckgndYUV_din,
        bckgndYUV_full_n,
        bckgndYUV_write,
        bckgndYUV_num_data_valid,
        bckgndYUV_fifo_cap,
        s
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] height_val;
input  [15:0] width_val;
input  [7:0] patternId_val;
input  [15:0] ZplateHorContStart_val;
input  [15:0] ZplateHorContDelta_val;
input  [15:0] ZplateVerContStart_val;
input  [15:0] ZplateVerContDelta_val;
input  [7:0] dpDynamicRange_val;
input  [7:0] dpYUVCoef_val;
input  [7:0] motionSpeed_val;
input  [7:0] colorFormat_val;
output  [95:0] bckgndYUV_din;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
input  [4:0] bckgndYUV_num_data_valid;
input  [4:0] bckgndYUV_fifo_cap;
input  [31:0] s;

reg ap_done;
reg ap_idle;
reg start_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [7:0] rampStart;
wire   [1:0] redYuv_address0;
wire   [7:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
wire   [7:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
wire   [7:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
wire   [7:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
wire   [7:0] whiYuv_q0;
wire   [1:0] whiYuv_1_address0;
wire   [7:0] whiYuv_1_q0;
wire   [1:0] blkYuv_1_address0;
wire   [7:0] blkYuv_1_q0;
reg   [15:0] rampVal_1;
reg   [7:0] rampVal;
reg   [7:0] tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel;
reg   [7:0] tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_22;
reg   [7:0] tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_23;
reg   [7:0] tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_24;
reg   [15:0] zonePlateVAddr;
reg   [2:0] vBarSel;
reg   [2:0] tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_7;
reg   [2:0] tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_6;
reg   [2:0] tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_5;
reg   [2:0] tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4;
reg   [15:0] hdata;
reg   [7:0] vBarSel_2;
reg   [2:0] tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_7;
reg   [2:0] tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_6;
reg   [2:0] tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_5;
reg   [2:0] tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4;
reg   [15:0] rampVal_2;
reg   [0:0] vBarSel_1;
reg   [2:0] tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_7;
reg   [2:0] tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_6;
reg   [2:0] tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_5;
reg   [2:0] tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4;
reg   [7:0] colorFormat_val_read_reg_1625;
reg    ap_block_state1;
reg   [6:0] tmp_reg_1674;
reg   [7:0] motionSpeed_val_read_reg_1690;
wire    ap_CS_fsm_state2;
reg   [7:0] dpYUVCoef_val_read_reg_1695;
reg   [7:0] dpDynamicRange_val_read_reg_1700;
reg   [15:0] ZplateVerContDelta_val_read_reg_1705;
reg   [15:0] ZplateVerContStart_val_read_reg_1710;
reg   [15:0] ZplateHorContDelta_val_read_reg_1715;
reg   [15:0] ZplateHorContStart_val_read_reg_1720;
reg   [7:0] patternId_val_read_reg_1725;
reg   [15:0] width_val_read_reg_1730;
reg   [15:0] height_val_read_reg_1735;
wire   [15:0] shl_ln1351_fu_1138_p2;
reg   [15:0] shl_ln1351_reg_1740;
wire   [15:0] sub_ln563_fu_1150_p2;
reg   [15:0] sub_ln563_reg_1745;
reg   [7:0] rampStart_load_reg_1750;
wire   [7:0] select_ln1122_fu_1176_p3;
reg   [7:0] select_ln1122_reg_1756;
reg   [10:0] barWidth_reg_1761;
wire   [7:0] trunc_ln1247_fu_1204_p1;
reg   [7:0] trunc_ln1247_reg_1766;
wire   [9:0] add_ln1373_1_fu_1224_p2;
reg   [9:0] add_ln1373_1_reg_1771;
wire   [15:0] shl_ln1_fu_1236_p3;
reg   [15:0] shl_ln1_reg_1776;
wire   [10:0] add_ln1386_fu_1258_p2;
reg   [10:0] add_ln1386_reg_1781;
wire   [16:0] add_ln1473_fu_1264_p2;
reg   [16:0] add_ln1473_reg_1786;
wire   [7:0] select_ln1506_fu_1270_p3;
reg   [7:0] select_ln1506_reg_1791;
wire   [7:0] select_ln1521_fu_1278_p3;
reg   [7:0] select_ln1521_reg_1796;
wire   [16:0] add_ln1449_fu_1286_p2;
reg   [16:0] add_ln1449_reg_1801;
reg   [7:0] redYuv_load_reg_1806;
reg   [7:0] grnYuv_load_reg_1811;
reg   [7:0] bluYuv_load_reg_1816;
reg   [7:0] blkYuv_load_reg_1821;
reg   [7:0] whiYuv_load_reg_1826;
reg   [7:0] whiYuv_1_load_reg_1831;
reg   [7:0] blkYuv_1_load_reg_1836;
reg   [15:0] y_3_reg_1841;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln1337_fu_1311_p2;
reg   [0:0] icmp_ln1337_reg_1849;
wire   [0:0] icmp_ln1449_1_fu_1318_p2;
reg   [0:0] icmp_ln1449_1_reg_1854;
wire   [7:0] add_ln1533_fu_1328_p2;
reg   [7:0] add_ln1533_reg_1859;
reg   [1:0] Sel_reg_1864;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_start;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_done;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_idle;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_ready;
wire   [95:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_bckgndYUV_din;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_bckgndYUV_write;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_loc_1_out_o_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_6_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_6_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_7_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_7_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_8_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_8_out_o_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_zonePlateVAddr_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_zonePlateVAddr_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_16_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_16_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_17_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_17_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_18_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_18_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_19_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_19_out_o_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_2_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_2_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_16_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_16_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_17_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_17_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_18_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_18_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_19_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_19_out_o_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_3_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_3_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_16_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_16_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_17_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_17_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_18_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_18_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_19_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_19_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_11_0_0_0_load558_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_11_0_0_0_load558_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_10_0_0_0_load556_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_10_0_0_0_load556_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_9_0_0_0_load554_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_9_0_0_0_load554_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_8_0_0_0_load552_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_8_0_0_0_load552_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_7_0_0_0_load550_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_7_0_0_0_load550_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_6_0_0_0_load548_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_6_0_0_0_load548_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_5_0_0_0_load546_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_5_0_0_0_load546_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_4_0_0_0_load544_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_4_0_0_0_load544_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_3_0_0_0_load542_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_3_0_0_0_load542_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_2_0_0_0_load540_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_2_0_0_0_load540_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_1_0_0_0_load538_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_1_0_0_0_load538_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_0_0_0_0_load536_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_0_0_0_0_load536_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_24;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_24_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_23;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_23_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_22;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_22_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_zonePlateVAddr;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_zonePlateVAddr_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_5;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_5_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_6;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_6_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_7;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_7_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_5;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_5_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_6;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_6_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_7;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_7_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_2;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_2_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_5;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_5_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_6;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_6_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_7;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_7_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_1;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_1_ap_vld;
wire   [0:0] ap_phi_mux_rampVal_3_flag_0_phi_fu_583_p4;
reg   [0:0] rampVal_3_flag_0_reg_579;
wire    ap_CS_fsm_state5;
wire   [0:0] ap_phi_mux_hdata_flag_0_phi_fu_595_p4;
reg   [0:0] hdata_flag_0_reg_591;
wire   [0:0] ap_phi_mux_rampVal_2_flag_0_phi_fu_607_p4;
reg   [0:0] rampVal_2_flag_0_reg_603;
reg    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_start_reg;
wire   [0:0] icmp_ln563_fu_1296_p2;
wire    ap_CS_fsm_state4;
reg   [15:0] rampVal_3_new_0_fu_406;
reg   [15:0] rampVal_3_loc_0_fu_402;
reg   [15:0] rampVal_loc_0_fu_398;
reg   [7:0] tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_1_fu_394;
reg   [7:0] tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_3_fu_390;
reg   [7:0] tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_4_fu_386;
reg   [7:0] tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_5_fu_382;
reg   [15:0] zonePlateVAddr_loc_0_fu_378;
reg   [7:0] vBarSel_loc_0_fu_374;
reg   [7:0] tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_12_fu_370;
reg   [7:0] tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_13_fu_366;
reg   [7:0] tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_14_fu_362;
reg   [7:0] tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_15_fu_358;
reg   [15:0] hdata_new_0_fu_354;
reg   [15:0] hdata_loc_0_fu_350;
reg   [7:0] vBarSel_2_loc_0_fu_346;
reg   [7:0] tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_12_fu_342;
reg   [7:0] tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_13_fu_338;
reg   [7:0] tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_14_fu_334;
reg   [7:0] tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_15_fu_330;
reg   [15:0] rampVal_2_new_0_fu_326;
reg   [15:0] rampVal_2_loc_0_fu_322;
reg   [7:0] vBarSel_3_loc_0_fu_318;
reg   [7:0] tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_12_fu_314;
reg   [7:0] tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_13_fu_310;
reg   [7:0] tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_14_fu_306;
reg   [7:0] tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_15_fu_302;
reg   [7:0] outpix_0_11_0_0_0_load559_lcssa595_fu_294;
reg   [7:0] outpix_0_10_0_0_0_load557_lcssa592_fu_290;
reg   [7:0] outpix_0_9_0_0_0_load555_lcssa589_fu_286;
reg   [7:0] outpix_0_8_0_0_0_load553_lcssa586_fu_282;
reg   [7:0] outpix_0_7_0_0_0_load551_lcssa583_fu_278;
reg   [7:0] outpix_0_6_0_0_0_load549_lcssa580_fu_274;
reg   [7:0] outpix_0_5_0_0_0_load547_lcssa577_fu_270;
reg   [7:0] outpix_0_4_0_0_0_load545_lcssa574_fu_266;
reg   [7:0] outpix_0_3_0_0_0_load543_lcssa571_fu_262;
reg   [7:0] outpix_0_2_0_0_0_load541_lcssa568_fu_258;
reg   [7:0] outpix_0_1_0_0_0_load539_lcssa565_fu_254;
reg   [7:0] outpix_0_0_0_0_0_load537_lcssa562_fu_250;
wire   [63:0] select_ln1144_fu_827_p3;
wire   [7:0] add_ln750_fu_1350_p2;
reg   [15:0] y_fu_298;
wire   [15:0] add_ln563_fu_1301_p2;
wire   [7:0] zext_ln563_1_fu_1004_p1;
wire   [7:0] zext_ln1775_3_fu_996_p1;
wire   [7:0] zext_ln1775_2_fu_988_p1;
wire   [7:0] zext_ln1775_1_fu_980_p1;
wire   [7:0] zext_ln1775_fu_972_p1;
wire   [7:0] zext_ln1664_fu_960_p1;
wire   [7:0] zext_ln1593_2_fu_952_p1;
wire   [7:0] zext_ln1593_1_fu_944_p1;
wire   [7:0] zext_ln1593_fu_936_p1;
wire   [7:0] zext_ln1545_fu_920_p1;
wire   [7:0] zext_ln1412_3_fu_912_p1;
wire   [7:0] zext_ln1412_2_fu_904_p1;
wire   [7:0] zext_ln1412_1_fu_896_p1;
wire   [7:0] zext_ln1412_fu_888_p1;
wire   [15:0] zext_ln1257_fu_860_p1;
reg    redYuv_ce0_local;
reg    grnYuv_ce0_local;
reg    bluYuv_ce0_local;
reg    blkYuv_ce0_local;
reg    whiYuv_ce0_local;
reg    whiYuv_1_ce0_local;
reg    blkYuv_1_ce0_local;
wire   [0:0] icmp_ln1144_fu_821_p2;
wire   [15:0] shl_ln563_fu_1144_p2;
wire   [0:0] icmp_ln1122_fu_1133_p2;
wire   [13:0] trunc_ln563_fu_1160_p1;
wire   [13:0] add_ln1241_fu_1188_p2;
wire   [13:0] add_ln1373_fu_1208_p2;
wire   [9:0] trunc_ln7_fu_1214_p4;
wire   [13:0] trunc_ln1120_fu_1168_p1;
wire   [13:0] add_ln1374_fu_1230_p2;
wire   [9:0] tmp_117_fu_1244_p4;
wire   [10:0] zext_ln1386_fu_1254_p1;
wire   [16:0] zext_ln563_fu_1156_p1;
wire   [16:0] zext_ln1120_fu_1164_p1;
wire   [16:0] zext_ln563_2_fu_1307_p1;
wire   [7:0] trunc_ln1533_fu_1324_p1;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 rampStart = 8'd0;
#0 rampVal_1 = 16'd0;
#0 rampVal = 8'd0;
#0 tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel = 8'd0;
#0 tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_22 = 8'd0;
#0 tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_23 = 8'd0;
#0 tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_24 = 8'd0;
#0 zonePlateVAddr = 16'd0;
#0 vBarSel = 3'd0;
#0 tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_7 = 3'd0;
#0 tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_6 = 3'd0;
#0 tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_5 = 3'd0;
#0 tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4 = 3'd0;
#0 hdata = 16'd0;
#0 vBarSel_2 = 8'd0;
#0 tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_7 = 3'd0;
#0 tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_6 = 3'd0;
#0 tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_5 = 3'd0;
#0 tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4 = 3'd0;
#0 rampVal_2 = 16'd0;
#0 vBarSel_1 = 1'd0;
#0 tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_7 = 3'd0;
#0 tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_6 = 3'd0;
#0 tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_5 = 3'd0;
#0 tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4 = 3'd0;
#0 grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_start_reg = 1'b0;
#0 rampVal_3_loc_0_fu_402 = 16'd0;
#0 rampVal_loc_0_fu_398 = 16'd0;
#0 tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_1_fu_394 = 8'd0;
#0 tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_3_fu_390 = 8'd0;
#0 tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_4_fu_386 = 8'd0;
#0 tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_5_fu_382 = 8'd0;
#0 zonePlateVAddr_loc_0_fu_378 = 16'd0;
#0 vBarSel_loc_0_fu_374 = 8'd0;
#0 tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_12_fu_370 = 8'd0;
#0 tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_13_fu_366 = 8'd0;
#0 tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_14_fu_362 = 8'd0;
#0 tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_15_fu_358 = 8'd0;
#0 hdata_loc_0_fu_350 = 16'd0;
#0 vBarSel_2_loc_0_fu_346 = 8'd0;
#0 tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_12_fu_342 = 8'd0;
#0 tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_13_fu_338 = 8'd0;
#0 tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_14_fu_334 = 8'd0;
#0 tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_15_fu_330 = 8'd0;
#0 rampVal_2_loc_0_fu_322 = 16'd0;
#0 vBarSel_3_loc_0_fu_318 = 8'd0;
#0 tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_12_fu_314 = 8'd0;
#0 tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_13_fu_310 = 8'd0;
#0 tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_14_fu_306 = 8'd0;
#0 tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_15_fu_302 = 8'd0;
#0 y_fu_298 = 16'd0;
end

hdmi_tx_bd_v_tpg_0_0_tpgBackground_redYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0_local),
    .q0(redYuv_q0)
);

hdmi_tx_bd_v_tpg_0_0_tpgBackground_grnYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0_local),
    .q0(grnYuv_q0)
);

hdmi_tx_bd_v_tpg_0_0_tpgBackground_bluYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0_local),
    .q0(bluYuv_q0)
);

hdmi_tx_bd_v_tpg_0_0_tpgBackground_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0_local),
    .q0(blkYuv_q0)
);

hdmi_tx_bd_v_tpg_0_0_tpgBackground_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0_local),
    .q0(whiYuv_q0)
);

hdmi_tx_bd_v_tpg_0_0_tpgBackground_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_1_address0),
    .ce0(whiYuv_1_ce0_local),
    .q0(whiYuv_1_q0)
);

hdmi_tx_bd_v_tpg_0_0_tpgBackground_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_1_address0),
    .ce0(blkYuv_1_ce0_local),
    .q0(blkYuv_1_q0)
);

hdmi_tx_bd_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_start),
    .ap_done(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_done),
    .ap_idle(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_idle),
    .ap_ready(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_ready),
    .bckgndYUV_din(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_bckgndYUV_din),
    .bckgndYUV_full_n(bckgndYUV_full_n),
    .bckgndYUV_write(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_bckgndYUV_write),
    .bckgndYUV_num_data_valid(5'd0),
    .bckgndYUV_fifo_cap(5'd0),
    .rampVal_3_flag_0(rampVal_3_flag_0_reg_579),
    .hdata_flag_0(hdata_flag_0_reg_591),
    .rampVal_2_flag_0(rampVal_2_flag_0_reg_603),
    .dpDynamicRange_val(dpDynamicRange_val_read_reg_1700),
    .colorFormat_val(colorFormat_val_read_reg_1625),
    .dpYUVCoef_val(dpYUVCoef_val_read_reg_1695),
    .empty_36(tmp_reg_1674),
    .Sel(Sel_reg_1864),
    .empty_37(tmp_reg_1674),
    .y(y_3_reg_1841),
    .barWidth(barWidth_reg_1761),
    .width_val(width_val_read_reg_1730),
    .select_ln1122(select_ln1122_reg_1756),
    .select_ln1521(select_ln1521_reg_1796),
    .select_ln1506(select_ln1506_reg_1791),
    .rampStart_1(rampStart_load_reg_1750),
    .patternId_val(patternId_val_read_reg_1725),
    .zext_ln1120_1(rampStart_load_reg_1750),
    .redYuv_load(redYuv_load_reg_1806),
    .grnYuv_load(grnYuv_load_reg_1811),
    .bluYuv_load(bluYuv_load_reg_1816),
    .blkYuv_load(blkYuv_load_reg_1821),
    .whiYuv_load(whiYuv_load_reg_1826),
    .empty_38(trunc_ln1247_reg_1766),
    .shl_ln1(shl_ln1_reg_1776),
    .ZplateHorContStart_val(ZplateHorContStart_val_read_reg_1720),
    .ZplateHorContDelta_val(ZplateHorContDelta_val_read_reg_1715),
    .empty(shl_ln1351_reg_1740),
    .mul_ln563(sub_ln563_reg_1745),
    .ZplateVerContStart_val(ZplateVerContStart_val_read_reg_1710),
    .icmp_ln1337(icmp_ln1337_reg_1849),
    .ZplateVerContDelta_val(ZplateVerContDelta_val_read_reg_1705),
    .barWidthMinSamples(add_ln1373_1_reg_1771),
    .add_ln1386(add_ln1386_reg_1781),
    .add_ln1473(add_ln1473_reg_1786),
    .whiYuv_3_load(whiYuv_1_load_reg_1831),
    .blkYuv_1_load(blkYuv_1_load_reg_1836),
    .icmp_ln1449_1(icmp_ln1449_1_reg_1854),
    .add_ln1533(add_ln1533_reg_1859),
    .rampVal_3_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_flag_1_out),
    .rampVal_3_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_flag_1_out_ap_vld),
    .rampVal_3_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_new_1_out),
    .rampVal_3_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_new_1_out_ap_vld),
    .rampVal_3_loc_1_out_i(rampVal_3_loc_0_fu_402),
    .rampVal_3_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_loc_1_out_o),
    .rampVal_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_loc_1_out_o_ap_vld),
    .rampVal_loc_1_out_i(rampVal_loc_0_fu_398),
    .rampVal_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_loc_1_out_o),
    .rampVal_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_loc_1_out_o_ap_vld),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_i(tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_1_fu_394),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o_ap_vld),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_6_out_i(tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_3_fu_390),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_6_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_6_out_o),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_6_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_6_out_o_ap_vld),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_7_out_i(tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_4_fu_386),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_7_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_7_out_o),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_7_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_7_out_o_ap_vld),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_8_out_i(tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_5_fu_382),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_8_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_8_out_o),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_8_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_8_out_o_ap_vld),
    .zonePlateVAddr_loc_1_out_i(zonePlateVAddr_loc_0_fu_378),
    .zonePlateVAddr_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_zonePlateVAddr_loc_1_out_o),
    .zonePlateVAddr_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_zonePlateVAddr_loc_1_out_o_ap_vld),
    .vBarSel_loc_1_out_i(vBarSel_loc_0_fu_374),
    .vBarSel_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_loc_1_out_o),
    .vBarSel_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_loc_1_out_o_ap_vld),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_16_out_i(tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_12_fu_370),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_16_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_16_out_o),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_16_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_16_out_o_ap_vld),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_17_out_i(tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_13_fu_366),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_17_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_17_out_o),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_17_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_17_out_o_ap_vld),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_18_out_i(tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_14_fu_362),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_18_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_18_out_o),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_18_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_18_out_o_ap_vld),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_19_out_i(tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_15_fu_358),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_19_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_19_out_o),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_19_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_19_out_o_ap_vld),
    .hdata_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_flag_1_out),
    .hdata_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_flag_1_out_ap_vld),
    .hdata_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_new_1_out),
    .hdata_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_new_1_out_ap_vld),
    .hdata_loc_1_out_i(hdata_loc_0_fu_350),
    .hdata_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_loc_1_out_o),
    .hdata_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_loc_1_out_o_ap_vld),
    .vBarSel_2_loc_1_out_i(vBarSel_2_loc_0_fu_346),
    .vBarSel_2_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_2_loc_1_out_o),
    .vBarSel_2_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_2_loc_1_out_o_ap_vld),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_16_out_i(tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_12_fu_342),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_16_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_16_out_o),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_16_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_16_out_o_ap_vld),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_17_out_i(tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_13_fu_338),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_17_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_17_out_o),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_17_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_17_out_o_ap_vld),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_18_out_i(tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_14_fu_334),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_18_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_18_out_o),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_18_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_18_out_o_ap_vld),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_19_out_i(tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_15_fu_330),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_19_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_19_out_o),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_19_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_19_out_o_ap_vld),
    .rampVal_2_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_flag_1_out),
    .rampVal_2_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_flag_1_out_ap_vld),
    .rampVal_2_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_new_1_out),
    .rampVal_2_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_new_1_out_ap_vld),
    .rampVal_2_loc_1_out_i(rampVal_2_loc_0_fu_322),
    .rampVal_2_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_loc_1_out_o),
    .rampVal_2_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_loc_1_out_o_ap_vld),
    .vBarSel_3_loc_1_out_i(vBarSel_3_loc_0_fu_318),
    .vBarSel_3_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_3_loc_1_out_o),
    .vBarSel_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_3_loc_1_out_o_ap_vld),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_16_out_i(tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_12_fu_314),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_16_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_16_out_o),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_16_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_16_out_o_ap_vld),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_17_out_i(tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_13_fu_310),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_17_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_17_out_o),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_17_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_17_out_o_ap_vld),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_18_out_i(tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_14_fu_306),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_18_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_18_out_o),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_18_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_18_out_o_ap_vld),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_19_out_i(tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_15_fu_302),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_19_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_19_out_o),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_19_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_19_out_o_ap_vld),
    .outpix_0_11_0_0_0_load558_out_i(outpix_0_11_0_0_0_load559_lcssa595_fu_294),
    .outpix_0_11_0_0_0_load558_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_11_0_0_0_load558_out_o),
    .outpix_0_11_0_0_0_load558_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_11_0_0_0_load558_out_o_ap_vld),
    .outpix_0_10_0_0_0_load556_out_i(outpix_0_10_0_0_0_load557_lcssa592_fu_290),
    .outpix_0_10_0_0_0_load556_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_10_0_0_0_load556_out_o),
    .outpix_0_10_0_0_0_load556_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_10_0_0_0_load556_out_o_ap_vld),
    .outpix_0_9_0_0_0_load554_out_i(outpix_0_9_0_0_0_load555_lcssa589_fu_286),
    .outpix_0_9_0_0_0_load554_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_9_0_0_0_load554_out_o),
    .outpix_0_9_0_0_0_load554_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_9_0_0_0_load554_out_o_ap_vld),
    .outpix_0_8_0_0_0_load552_out_i(outpix_0_8_0_0_0_load553_lcssa586_fu_282),
    .outpix_0_8_0_0_0_load552_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_8_0_0_0_load552_out_o),
    .outpix_0_8_0_0_0_load552_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_8_0_0_0_load552_out_o_ap_vld),
    .outpix_0_7_0_0_0_load550_out_i(outpix_0_7_0_0_0_load551_lcssa583_fu_278),
    .outpix_0_7_0_0_0_load550_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_7_0_0_0_load550_out_o),
    .outpix_0_7_0_0_0_load550_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_7_0_0_0_load550_out_o_ap_vld),
    .outpix_0_6_0_0_0_load548_out_i(outpix_0_6_0_0_0_load549_lcssa580_fu_274),
    .outpix_0_6_0_0_0_load548_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_6_0_0_0_load548_out_o),
    .outpix_0_6_0_0_0_load548_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_6_0_0_0_load548_out_o_ap_vld),
    .outpix_0_5_0_0_0_load546_out_i(outpix_0_5_0_0_0_load547_lcssa577_fu_270),
    .outpix_0_5_0_0_0_load546_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_5_0_0_0_load546_out_o),
    .outpix_0_5_0_0_0_load546_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_5_0_0_0_load546_out_o_ap_vld),
    .outpix_0_4_0_0_0_load544_out_i(outpix_0_4_0_0_0_load545_lcssa574_fu_266),
    .outpix_0_4_0_0_0_load544_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_4_0_0_0_load544_out_o),
    .outpix_0_4_0_0_0_load544_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_4_0_0_0_load544_out_o_ap_vld),
    .outpix_0_3_0_0_0_load542_out_i(outpix_0_3_0_0_0_load543_lcssa571_fu_262),
    .outpix_0_3_0_0_0_load542_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_3_0_0_0_load542_out_o),
    .outpix_0_3_0_0_0_load542_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_3_0_0_0_load542_out_o_ap_vld),
    .outpix_0_2_0_0_0_load540_out_i(outpix_0_2_0_0_0_load541_lcssa568_fu_258),
    .outpix_0_2_0_0_0_load540_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_2_0_0_0_load540_out_o),
    .outpix_0_2_0_0_0_load540_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_2_0_0_0_load540_out_o_ap_vld),
    .outpix_0_1_0_0_0_load538_out_i(outpix_0_1_0_0_0_load539_lcssa565_fu_254),
    .outpix_0_1_0_0_0_load538_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_1_0_0_0_load538_out_o),
    .outpix_0_1_0_0_0_load538_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_1_0_0_0_load538_out_o_ap_vld),
    .outpix_0_0_0_0_0_load536_out_i(outpix_0_0_0_0_0_load537_lcssa562_fu_250),
    .outpix_0_0_0_0_0_load536_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_0_0_0_0_load536_out_o),
    .outpix_0_0_0_0_0_load536_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_0_0_0_0_load536_out_o_ap_vld),
    .rampVal(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal),
    .rampVal_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_ap_vld),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_24(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_24),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_24_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_24_ap_vld),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_23(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_23),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_23_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_23_ap_vld),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_22(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_22),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_22_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_22_ap_vld),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel),
    .tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_ap_vld),
    .zonePlateVAddr(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_zonePlateVAddr),
    .zonePlateVAddr_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_zonePlateVAddr_ap_vld),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_ap_vld),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_5),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_5_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_5_ap_vld),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_6(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_6),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_6_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_6_ap_vld),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_7(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_7),
    .tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_7_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_7_ap_vld),
    .vBarSel(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel),
    .vBarSel_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_ap_vld),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_ap_vld),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_5),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_5_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_5_ap_vld),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_6(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_6),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_6_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_6_ap_vld),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_7(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_7),
    .tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_7_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_7_ap_vld),
    .vBarSel_2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_2),
    .vBarSel_2_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_2_ap_vld),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_ap_vld),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_5),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_5_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_5_ap_vld),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_6(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_6),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_6_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_6_ap_vld),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_7(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_7),
    .tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_7_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_7_ap_vld),
    .vBarSel_1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_1),
    .vBarSel_1_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_1_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln563_fu_1296_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln563_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_start_reg <= 1'b1;
        end else if ((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_ready == 1'b1)) begin
            grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        hdata_flag_0_reg_591 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_flag_1_out;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hdata_flag_0_reg_591 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        hdata_loc_0_fu_350 <= hdata;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hdata_loc_0_fu_350 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        rampVal_2_flag_0_reg_603 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_flag_1_out;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rampVal_2_flag_0_reg_603 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        rampVal_2_loc_0_fu_322 <= rampVal_2;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_2_loc_0_fu_322 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        rampVal_3_flag_0_reg_579 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_flag_1_out;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rampVal_3_flag_0_reg_579 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        rampVal_3_loc_0_fu_402 <= rampVal_1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_3_loc_0_fu_402 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        rampVal_loc_0_fu_398 <= zext_ln1257_fu_860_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_loc_0_fu_398 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_12_fu_342 <= zext_ln1593_fu_936_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_16_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_12_fu_342 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_16_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_13_fu_338 <= zext_ln1593_1_fu_944_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_17_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_13_fu_338 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_17_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_14_fu_334 <= zext_ln1593_2_fu_952_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_18_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_14_fu_334 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_18_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_15_fu_330 <= zext_ln1664_fu_960_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_19_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_15_fu_330 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_19_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_3_fu_390 <= tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_22;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_6_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_3_fu_390 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_6_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_4_fu_386 <= tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_23;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_7_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_4_fu_386 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_7_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_5_fu_382 <= tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_24;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_8_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_5_fu_382 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_2_8_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_1_fu_394 <= tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_1_fu_394 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_l_2_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_12_fu_314 <= zext_ln1775_1_fu_980_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_16_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_12_fu_314 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_16_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_13_fu_310 <= zext_ln1775_2_fu_988_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_17_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_13_fu_310 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_17_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_14_fu_306 <= zext_ln1775_3_fu_996_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_18_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_14_fu_306 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_18_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_15_fu_302 <= zext_ln563_1_fu_1004_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_19_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_15_fu_302 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_19_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_12_fu_370 <= zext_ln1412_1_fu_896_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_16_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_12_fu_370 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_16_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_13_fu_366 <= zext_ln1412_2_fu_904_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_17_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_13_fu_366 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_17_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_14_fu_362 <= zext_ln1412_3_fu_912_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_18_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_14_fu_362 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_18_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_15_fu_358 <= zext_ln1545_fu_920_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_19_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_15_fu_358 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_19_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        vBarSel_2_loc_0_fu_346 <= vBarSel_2;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_2_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_2_loc_0_fu_346 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_2_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        vBarSel_3_loc_0_fu_318 <= zext_ln1775_fu_972_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_3_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_3_loc_0_fu_318 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_3_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        vBarSel_loc_0_fu_374 <= zext_ln1412_fu_888_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_loc_0_fu_374 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        y_fu_298 <= 16'd0;
    end else if (((icmp_ln563_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        y_fu_298 <= add_ln563_fu_1301_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        zonePlateVAddr_loc_0_fu_378 <= zonePlateVAddr;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_zonePlateVAddr_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        zonePlateVAddr_loc_0_fu_378 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_zonePlateVAddr_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Sel_reg_1864 <= {{y_fu_298[7:6]}};
        add_ln1533_reg_1859 <= add_ln1533_fu_1328_p2;
        icmp_ln1337_reg_1849 <= icmp_ln1337_fu_1311_p2;
        icmp_ln1449_1_reg_1854 <= icmp_ln1449_1_fu_1318_p2;
        y_3_reg_1841 <= y_fu_298;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ZplateHorContDelta_val_read_reg_1715 <= ZplateHorContDelta_val;
        ZplateHorContStart_val_read_reg_1720 <= ZplateHorContStart_val;
        ZplateVerContDelta_val_read_reg_1705 <= ZplateVerContDelta_val;
        ZplateVerContStart_val_read_reg_1710 <= ZplateVerContStart_val;
        add_ln1373_1_reg_1771 <= add_ln1373_1_fu_1224_p2;
        add_ln1386_reg_1781 <= add_ln1386_fu_1258_p2;
        add_ln1449_reg_1801 <= add_ln1449_fu_1286_p2;
        add_ln1473_reg_1786 <= add_ln1473_fu_1264_p2;
        barWidth_reg_1761 <= {{add_ln1241_fu_1188_p2[13:3]}};
        blkYuv_1_load_reg_1836 <= blkYuv_1_q0;
        blkYuv_load_reg_1821 <= blkYuv_q0;
        bluYuv_load_reg_1816 <= bluYuv_q0;
        dpDynamicRange_val_read_reg_1700 <= dpDynamicRange_val;
        dpYUVCoef_val_read_reg_1695 <= dpYUVCoef_val;
        grnYuv_load_reg_1811 <= grnYuv_q0;
        height_val_read_reg_1735 <= height_val;
        motionSpeed_val_read_reg_1690 <= motionSpeed_val;
        patternId_val_read_reg_1725 <= patternId_val;
        rampStart_load_reg_1750 <= rampStart;
        redYuv_load_reg_1806 <= redYuv_q0;
        select_ln1122_reg_1756 <= select_ln1122_fu_1176_p3;
        select_ln1506_reg_1791[6 : 0] <= select_ln1506_fu_1270_p3[6 : 0];
        select_ln1521_reg_1796[7] <= select_ln1521_fu_1278_p3[7];
        shl_ln1351_reg_1740 <= shl_ln1351_fu_1138_p2;
        shl_ln1_reg_1776[15 : 8] <= shl_ln1_fu_1236_p3[15 : 8];
        sub_ln563_reg_1745 <= sub_ln563_fu_1150_p2;
        trunc_ln1247_reg_1766 <= trunc_ln1247_fu_1204_p1;
        whiYuv_1_load_reg_1831 <= whiYuv_1_q0;
        whiYuv_load_reg_1826 <= whiYuv_q0;
        width_val_read_reg_1730 <= width_val;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        colorFormat_val_read_reg_1625 <= colorFormat_val;
        tmp_reg_1674 <= {{colorFormat_val[7:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_1296_p2 == 1'd1) & (ap_phi_mux_hdata_flag_0_phi_fu_595_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        hdata <= hdata_new_0_fu_354;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_new_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hdata_new_0_fu_354 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_hdata_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_0_0_0_0_load536_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_0_0_0_0_0_load537_lcssa562_fu_250 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_0_0_0_0_load536_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_10_0_0_0_load556_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_0_10_0_0_0_load557_lcssa592_fu_290 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_10_0_0_0_load556_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_11_0_0_0_load558_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_0_11_0_0_0_load559_lcssa595_fu_294 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_11_0_0_0_load558_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_1_0_0_0_load538_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_0_1_0_0_0_load539_lcssa565_fu_254 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_1_0_0_0_load538_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_2_0_0_0_load540_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_0_2_0_0_0_load541_lcssa568_fu_258 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_2_0_0_0_load540_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_3_0_0_0_load542_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_0_3_0_0_0_load543_lcssa571_fu_262 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_3_0_0_0_load542_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_4_0_0_0_load544_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_0_4_0_0_0_load545_lcssa574_fu_266 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_4_0_0_0_load544_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_5_0_0_0_load546_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_0_5_0_0_0_load547_lcssa577_fu_270 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_5_0_0_0_load546_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_6_0_0_0_load548_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_0_6_0_0_0_load549_lcssa580_fu_274 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_6_0_0_0_load548_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_7_0_0_0_load550_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_0_7_0_0_0_load551_lcssa583_fu_278 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_7_0_0_0_load550_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_8_0_0_0_load552_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_0_8_0_0_0_load553_lcssa586_fu_282 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_8_0_0_0_load552_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_9_0_0_0_load554_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_0_9_0_0_0_load555_lcssa589_fu_286 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_outpix_0_9_0_0_0_load554_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_1296_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rampStart <= add_ln750_fu_1350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_1296_p2 == 1'd1) & (ap_phi_mux_rampVal_3_flag_0_phi_fu_583_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rampVal_1 <= rampVal_3_new_0_fu_406;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_1296_p2 == 1'd1) & (ap_phi_mux_rampVal_2_flag_0_phi_fu_607_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rampVal_2 <= rampVal_2_new_0_fu_326;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_new_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_2_new_0_fu_326 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_2_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_new_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_3_new_0_fu_406 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_rampVal_3_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_5 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_5;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_6 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_6;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_7 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_7;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_22_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_22 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_22;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_23_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_23 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_23;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_24_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_24 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_char_int_hBarSel_24;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_5 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_5;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_6 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_6;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_7 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_7;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_5 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_5;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_6 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_6;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_7 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_7;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_1 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_2 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_vBarSel_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_zonePlateVAddr_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        zonePlateVAddr <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_zonePlateVAddr;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln563_fu_1296_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        blkYuv_1_ce0_local = 1'b1;
    end else begin
        blkYuv_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        blkYuv_ce0_local = 1'b1;
    end else begin
        blkYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        bluYuv_ce0_local = 1'b1;
    end else begin
        bluYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        grnYuv_ce0_local = 1'b1;
    end else begin
        grnYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln563_fu_1296_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        redYuv_ce0_local = 1'b1;
    end else begin
        redYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        whiYuv_1_ce0_local = 1'b1;
    end else begin
        whiYuv_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        whiYuv_ce0_local = 1'b1;
    end else begin
        whiYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln563_fu_1296_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1241_fu_1188_p2 = (trunc_ln563_fu_1160_p1 + 14'd7);

assign add_ln1373_1_fu_1224_p2 = ($signed(trunc_ln7_fu_1214_p4) + $signed(10'd1020));

assign add_ln1373_fu_1208_p2 = (trunc_ln563_fu_1160_p1 + 14'd15);

assign add_ln1374_fu_1230_p2 = (trunc_ln1120_fu_1168_p1 + 14'd15);

assign add_ln1386_fu_1258_p2 = ($signed(zext_ln1386_fu_1254_p1) + $signed(11'd2047));

assign add_ln1449_fu_1286_p2 = ($signed(zext_ln1120_fu_1164_p1) + $signed(17'd131071));

assign add_ln1473_fu_1264_p2 = ($signed(zext_ln563_fu_1156_p1) + $signed(17'd131071));

assign add_ln1533_fu_1328_p2 = (rampStart + trunc_ln1533_fu_1324_p1);

assign add_ln563_fu_1301_p2 = (y_fu_298 + 16'd1);

assign add_ln750_fu_1350_p2 = (rampStart + motionSpeed_val_read_reg_1690);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_phi_mux_hdata_flag_0_phi_fu_595_p4 = hdata_flag_0_reg_591;

assign ap_phi_mux_rampVal_2_flag_0_phi_fu_607_p4 = rampVal_2_flag_0_reg_603;

assign ap_phi_mux_rampVal_3_flag_0_phi_fu_583_p4 = rampVal_3_flag_0_reg_579;

assign ap_ready = internal_ap_ready;

assign bckgndYUV_din = grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_bckgndYUV_din;

assign bckgndYUV_write = grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_bckgndYUV_write;

assign blkYuv_1_address0 = select_ln1144_fu_827_p3;

assign blkYuv_address0 = select_ln1144_fu_827_p3;

assign bluYuv_address0 = select_ln1144_fu_827_p3;

assign grnYuv_address0 = select_ln1144_fu_827_p3;

assign grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_start = grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_615_ap_start_reg;

assign icmp_ln1122_fu_1133_p2 = ((colorFormat_val_read_reg_1625 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1144_fu_821_p2 = ((colorFormat_val == 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln1337_fu_1311_p2 = ((y_fu_298 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1449_1_fu_1318_p2 = ((add_ln1449_reg_1801 == zext_ln563_2_fu_1307_p1) ? 1'b1 : 1'b0);

assign icmp_ln563_fu_1296_p2 = ((y_fu_298 == height_val_read_reg_1735) ? 1'b1 : 1'b0);

assign redYuv_address0 = select_ln1144_fu_827_p3;

assign select_ln1122_fu_1176_p3 = ((icmp_ln1122_fu_1133_p2[0:0] == 1'b1) ? rampStart : 8'd128);

assign select_ln1144_fu_827_p3 = ((icmp_ln1144_fu_821_p2[0:0] == 1'b1) ? 64'd1 : 64'd2);

assign select_ln1506_fu_1270_p3 = ((icmp_ln1122_fu_1133_p2[0:0] == 1'b1) ? 8'd255 : 8'd128);

assign select_ln1521_fu_1278_p3 = ((icmp_ln1122_fu_1133_p2[0:0] == 1'b1) ? 8'd0 : 8'd128);

assign shl_ln1351_fu_1138_p2 = ZplateHorContStart_val << 16'd1;

assign shl_ln1_fu_1236_p3 = {{rampStart}, {8'd0}};

assign shl_ln563_fu_1144_p2 = ZplateHorContStart_val << 16'd2;

assign start_out = real_start;

assign sub_ln563_fu_1150_p2 = (shl_ln563_fu_1144_p2 - ZplateHorContStart_val);

assign tmp_117_fu_1244_p4 = {{add_ln1374_fu_1230_p2[13:4]}};

assign trunc_ln1120_fu_1168_p1 = height_val[13:0];

assign trunc_ln1247_fu_1204_p1 = s[7:0];

assign trunc_ln1533_fu_1324_p1 = y_fu_298[7:0];

assign trunc_ln563_fu_1160_p1 = width_val[13:0];

assign trunc_ln7_fu_1214_p4 = {{add_ln1373_fu_1208_p2[13:4]}};

assign whiYuv_1_address0 = select_ln1144_fu_827_p3;

assign whiYuv_address0 = select_ln1144_fu_827_p3;

assign zext_ln1120_fu_1164_p1 = height_val;

assign zext_ln1257_fu_860_p1 = rampVal;

assign zext_ln1386_fu_1254_p1 = tmp_117_fu_1244_p4;

assign zext_ln1412_1_fu_896_p1 = tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_7;

assign zext_ln1412_2_fu_904_p1 = tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_6;

assign zext_ln1412_3_fu_912_p1 = tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_5;

assign zext_ln1412_fu_888_p1 = vBarSel;

assign zext_ln1545_fu_920_p1 = tpgPatternTartanColorBars_unsigned_short_unsigned_short_unsigned_short_unsign_4;

assign zext_ln1593_1_fu_944_p1 = tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_6;

assign zext_ln1593_2_fu_952_p1 = tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_5;

assign zext_ln1593_fu_936_p1 = tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_7;

assign zext_ln1664_fu_960_p1 = tpgPatternCheckerBoard_unsigned_short_unsigned_short_unsigned_short_unsigned_4;

assign zext_ln1775_1_fu_980_p1 = tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_7;

assign zext_ln1775_2_fu_988_p1 = tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_6;

assign zext_ln1775_3_fu_996_p1 = tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_5;

assign zext_ln1775_fu_972_p1 = vBarSel_1;

assign zext_ln563_1_fu_1004_p1 = tpgPatternDPColorSquare_unsigned_short_unsigned_short_unsigned_char_unsigned_4;

assign zext_ln563_2_fu_1307_p1 = y_fu_298;

assign zext_ln563_fu_1156_p1 = width_val;

always @ (posedge ap_clk) begin
    shl_ln1_reg_1776[7:0] <= 8'b00000000;
    select_ln1506_reg_1791[7] <= 1'b1;
    select_ln1521_reg_1796[6:0] <= 7'b0000000;
end

endmodule //hdmi_tx_bd_v_tpg_0_0_tpgBackground
