---
id: IEEEP1500/D1.3,May2021
title:
- type: title-main
  content: IEEE Draft Standard Testability Method for Embedded Core-based Integrated
    Circuits
  format: text/plain
- type: main
  content: IEEE Draft Standard Testability Method for Embedded Core-based Integrated
    Circuits
  format: text/plain
link:
  content: https://ieeexplore.ieee.org/document/9446734
  type: src
type: standard
docid:
- id: IEEE P1500/D1.3, May 2021
  type: IEEE
- id: 978-1-5044-7665-2
  type: ISBN
docnumber: P1500/D1.3, May 2021
date:
- type: created
  value: '2021'
- type: published
  value: '2021-06-03'
- type: issued
  value: '2021'
contributor:
  organization:
    name: Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
    contact:
      city: New York
      country: USA
  role: publisher
revdate: '2021-06-03'
language: en
script: Latn
abstract:
  content: This standard defines a mechanism for the test of core designs within a
    system on chip (SoC). This mechanism constitutes a hardware architecture and leverages
    the core test language (CTL) to facilitate communication between core designers
    and core integrators.
  language: en
  script: Latn
  format: text/plain
copyright:
  owner:
    name: Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
  from: '2021'
relation:
  type: updates
  bibitem:
    formattedref:
      content: IEEE Std 1500-2005
      format: text/plain
  description:
    content: revises
    language: en
    script: Latn
    format: text/plain
keyword:
- IEEE Standards
- Embedded systems
- Integrated circuits
- Testing
- System-on-chip
- core test
- embedded core test
- IP test
- test reuse
ics:
  code: '31.200'
  text: Integrated circuits. Microelectronics
