/*
 * Copyright (C) 2016 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 */

#include "mtk_cpufreq_config.h"

#define NR_FREQ		16
#define ARRAY_COL_SIZE	4

static unsigned int fyTbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_COL_SIZE] = {
	/* Freq, Vproc, post_div, clk_div */
	{ 2351, 96, 1, 1 },	/* L */
	{ 2316, 89, 1, 1 },
	{ 2286, 83, 1, 1 },
	{ 2223, 77, 1, 1 },
	{ 2153, 72, 1, 1 },
	{ 2069, 66, 1, 1 },
	{ 2000, 61, 1, 1 },
	{ 1906, 55, 1, 1 },
	{ 1828, 50, 1, 1 },
	{ 1750, 45, 1, 1 },
	{ 1600, 39, 1, 1 },
	{ 1475, 34, 2, 1 },
	{ 1350, 29, 2, 1 },
	{ 1181, 23, 2, 1 },
	{ 1040, 18, 2, 1 },
	{  900, 13, 2, 1 },

	{ 1701, 96, 1, 1 },	/* LL */
	{ 1673, 89, 1, 1 },
	{ 1649, 83, 1, 1 },
	{ 1585, 77, 1, 1 },
	{ 1512, 72, 1, 1 },
	{ 1423, 66, 2, 1 },
	{ 1350, 61, 2, 1 },
	{ 1237, 55, 2, 1 },
	{ 1143, 50, 2, 1 },
	{ 1050, 45, 2, 1 },
	{  937, 39, 2, 1 },
	{  843, 34, 2, 1 },
	{  749, 29, 4, 1 },
	{  618, 23, 4, 1 },
	{  509, 18, 4, 1 },
	{  400, 13, 4, 2 },

	{ 1051, 96, 2, 1 },	/* CCI */
	{ 1027, 89, 2, 1 },
	{ 1007, 83, 2, 1 },
	{  976, 77, 2, 1 },
	{  944, 72, 2, 1 },
	{  906, 66, 2, 1 },
	{  874, 61, 2, 1 },
	{  818, 55, 2, 1 },
	{  771, 50, 2, 1 },
	{  724, 45, 4, 1 },
	{  649, 39, 4, 1 },
	{  587, 34, 4, 1 },
	{  524, 29, 4, 1 },
	{  440, 23, 4, 2 },
	{  370, 18, 4, 2 },
	{  300, 13, 4, 2 },
};

static unsigned int sbTbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_COL_SIZE] = {
	/* Freq, Vproc, post_div, clk_div */
	{ 2501, 96, 1, 1 },	/* L */
	{ 2397, 89, 1, 1 },
	{ 2309, 83, 1, 1 },
	{ 2223, 77, 1, 1 },
	{ 2153, 72, 1, 1 },
	{ 2069, 66, 1, 1 },
	{ 2000, 61, 1, 1 },
	{ 1906, 55, 1, 1 },
	{ 1828, 50, 1, 1 },
	{ 1750, 45, 1, 1 },
	{ 1600, 39, 1, 1 },
	{ 1475, 34, 2, 1 },
	{ 1350, 29, 2, 1 },
	{ 1181, 23, 2, 1 },
	{ 1040, 18, 2, 1 },
	{  900, 13, 2, 1 },

	{ 1901, 96, 1, 1 },	/* LL */
	{ 1782, 89, 1, 1 },
	{ 1679, 83, 1, 1 },
	{ 1585, 77, 1, 1 },
	{ 1512, 72, 1, 1 },
	{ 1423, 66, 2, 1 },
	{ 1350, 61, 2, 1 },
	{ 1237, 55, 2, 1 },
	{ 1143, 50, 2, 1 },
	{ 1050, 45, 2, 1 },
	{  937, 39, 2, 1 },
	{  843, 34, 2, 1 },
	{  749, 29, 4, 1 },
	{  618, 23, 4, 1 },
	{  509, 18, 4, 1 },
	{  400, 13, 4, 2 },

	{ 1101, 96, 2, 1 },	/* CCI */
	{ 1055, 89, 2, 1 },
	{ 1015, 83, 2, 1 },
	{  976, 77, 2, 1 },
	{  944, 72, 2, 1 },
	{  906, 66, 2, 1 },
	{  874, 61, 2, 1 },
	{  818, 55, 2, 1 },
	{  771, 50, 2, 1 },
	{  724, 45, 4, 1 },
	{  649, 39, 4, 1 },
	{  587, 34, 4, 1 },
	{  524, 29, 4, 1 },
	{  440, 23, 4, 2 },
	{  370, 18, 4, 2 },
	{  300, 13, 4, 2 },
};

static unsigned int c65tTbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_COL_SIZE] = {
	/* Freq, Vproc, post_div, clk_div */
	{ 2501, 96, 1, 1 },	/* L */
	{ 2412, 90, 1, 1 },
	{ 2323, 84, 1, 1 },
	{ 2237, 78, 1, 1 },
	{ 2153, 72, 1, 1 },
	{ 2069, 66, 1, 1 },
	{ 1984, 60, 1, 1 },
	{ 1890, 54, 1, 1 },
	{ 1796, 48, 1, 1 },
	{ 1700, 43, 1, 1 },
	{ 1575, 38, 1, 1 },
	{ 1450, 33, 2, 1 },
	{ 1321, 28, 2, 1 },
	{ 1181, 23, 2, 1 },
	{ 1040, 18, 2, 1 },
	{  900, 13, 2, 1 },

	{ 1800, 91, 1, 1 },	/* LL */
	{ 1707, 85, 1, 1 },
	{ 1615, 79, 1, 1 },
	{ 1526, 73, 1, 1 },
	{ 1453, 68, 2, 1 },
	{ 1379, 63, 2, 1 },
	{ 1293, 58, 2, 1 },
	{ 1200, 53, 2, 1 },
	{ 1106, 48, 2, 1 },
	{ 1012, 43, 2, 1 },
	{  918, 38, 2, 1 },
	{  824, 33, 2, 1 },
	{  728, 28, 4, 1 },
	{  618, 23, 4, 1 },
	{  509, 18, 4, 1 },
	{  400, 13, 4, 2 },

	{ 1101, 96, 2, 1 },	/* CCI */
	{ 1061, 90, 2, 1 },
	{ 1022, 84, 2, 1 },
	{  982, 78, 2, 1 },
	{  944, 72, 2, 1 },
	{  906, 66, 2, 1 },
	{  865, 60, 2, 1 },
	{  809, 54, 2, 1 },
	{  753, 48, 2, 1 },
	{  699, 43, 4, 1 },
	{  637, 38, 4, 1 },
	{  574, 33, 4, 1 },
	{  510, 28, 4, 1 },
	{  440, 23, 4, 2 },
	{  370, 18, 4, 2 },
	{  300, 13, 4, 2 },
};

static unsigned int c65Tbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_COL_SIZE] = {
	/* Freq, Vproc, post_div, clk_div */
	{ 2301, 86, 1, 1 },	/* L */
	{ 2276, 81, 1, 1 },
	{ 2209, 76, 1, 1 },
	{ 2139, 71, 1, 1 },
	{ 2069, 66, 1, 1 },
	{ 2000, 61, 1, 1 },
	{ 1921, 56, 1, 1 },
	{ 1843, 51, 1, 1 },
	{ 1765, 46, 1, 1 },
	{ 1650, 41, 1, 1 },
	{ 1525, 36, 1, 1 },
	{ 1400, 31, 2, 1 },
	{ 1265, 26, 2, 1 },
	{ 1125, 21, 2, 1 },
	{ 1012, 17, 2, 1 },
	{  900, 13, 2, 1 },

	{ 1800, 91, 1, 1 },	/* LL */
	{ 1707, 85, 1, 1 },
	{ 1615, 79, 1, 1 },
	{ 1526, 73, 1, 1 },
	{ 1453, 68, 2, 1 },
	{ 1379, 63, 2, 1 },
	{ 1293, 58, 2, 1 },
	{ 1200, 53, 2, 1 },
	{ 1106, 48, 2, 1 },
	{ 1012, 43, 2, 1 },
	{  918, 38, 2, 1 },
	{  824, 33, 2, 1 },
	{  728, 28, 4, 1 },
	{  618, 23, 4, 1 },
	{  509, 18, 4, 1 },
	{  400, 13, 4, 2 },

	{ 1027, 91, 2, 1 },	/* CCI */
	{ 1001, 85, 2, 1 },
	{  988, 79, 2, 1 },
	{  949, 73, 2, 1 },
	{  910, 68, 2, 1 },
	{  884, 63, 2, 1 },
	{  845, 58, 2, 1 },
	{  793, 53, 2, 1 },
	{  741, 48, 4, 1 },
	{  689, 43, 4, 1 },
	{  637, 38, 4, 1 },
	{  572, 33, 4, 1 },
	{  507, 28, 4, 1 },
	{  429, 23, 4, 2 },
	{  364, 18, 4, 2 },
	{  299, 13, 4, 2 },
};

static unsigned int c62Tbl[NR_FREQ * NR_MT_CPU_DVFS][ARRAY_COL_SIZE] = {
	/* Freq, Vproc, post_div, clk_div */
	{ 2001, 61, 1, 1 },	/* L */
	{ 1938, 57, 1, 1 },
	{ 1875, 53, 1, 1 },
	{ 1812, 49, 1, 1 },
	{ 1765, 46, 1, 1 },
	{ 1700, 43, 1, 1 },
	{ 1625, 40, 1, 1 },
	{ 1550, 37, 1, 1 },
	{ 1475, 34, 2, 1 },
	{ 1400, 31, 2, 1 },
	{ 1321, 28, 2, 1 },
	{ 1237, 25, 2, 1 },
	{ 1153, 22, 2, 1 },
	{ 1068, 19, 2, 1 },
	{  984, 16, 2, 1 },
	{  900, 13, 2, 1 },

	{ 1500, 72, 2, 1 },	/* LL */
	{ 1446, 68, 2, 1 },
	{ 1391, 64, 2, 1 },
	{ 1331, 60, 2, 1 },
	{ 1256, 56, 2, 1 },
	{ 1181, 52, 2, 1 },
	{ 1106, 48, 2, 1 },
	{ 1031, 44, 2, 1 },
	{  956, 40, 2, 1 },
	{  881, 36, 2, 1 },
	{  806, 32, 2, 1 },
	{  728, 28, 4, 1 },
	{  640, 24, 4, 1 },
	{  553, 20, 4, 1 },
	{  465, 16, 4, 2 },
	{  400, 13, 4, 2 },

	{ 944, 72, 2, 1 },	/* CCI */
	{ 919, 68, 2, 1 },
	{ 894, 64, 2, 1 },
	{ 865, 60, 2, 1 },
	{ 828, 56, 2, 1 },
	{ 790, 52, 2, 1 },
	{ 753, 48, 2, 1 },
	{ 712, 44, 4, 1 },
	{ 662, 40, 4, 1 },
	{ 612, 36, 4, 1 },
	{ 562, 32, 4, 1 },
	{ 510, 28, 4, 1 },
	{ 454, 24, 4, 2 },
	{ 398, 20, 4, 2 },
	{ 342, 16, 4, 2 },
	{ 300, 13, 4, 2 },
};

unsigned int *xrecordTbl[NUM_CPU_LEVEL] = {	/* v0.7 */
	[CPU_LEVEL_0] = &fyTbl[0][0],
	[CPU_LEVEL_1] = &sbTbl[0][0],
	[CPU_LEVEL_2] = &c65tTbl[0][0],
	[CPU_LEVEL_3] = &c65Tbl[0][0],
	[CPU_LEVEL_4] = &c62Tbl[0][0],
};
