Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  9 16:17:36 2025
| Host         : RHIT-R912GAAZ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file caravel_control_sets_placed.rpt
| Design       : caravel
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   337 |
|    Minimum number of control sets                        |   337 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   477 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   337 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    68 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |   105 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     3 |
| >= 16              |   138 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             619 |          239 |
| No           | No                    | Yes                    |             520 |          151 |
| No           | Yes                   | No                     |             619 |          232 |
| Yes          | No                    | No                     |            1160 |          392 |
| Yes          | No                    | Yes                    |             882 |          334 |
| Yes          | Yes                   | No                     |           11115 |         3895 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                                               Enable Signal                                               |                                  Set/Reset Signal                                  | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+
| ~mprj_io_IBUF_BUFG[4]  |                                                                                                           | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                2 |              2 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/_zz_iBus_rsp_valid                                                            | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/AR[0]                           |                1 |              3 |
| ~clk_fix/inst/clk_out1 |                                                                                                           | chip_core/housekeeping/hkspi/reset_reg_reg                                         |                1 |              3 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spirxdatai/o_addr[7]_i_1_n_0                                                   |                                                                                    |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spirxdatai/crc_fill01_out                                                      | chip_core/mprj/TopLevel/SD/spirxdatai/crc_fill0                                    |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/litespi_grant_reg_2[0]                                 | chip_core/soc/core/int_rst                                                         |                3 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_rx_fifo_rdport_re                                                                 | chip_core/soc/core/int_rst                                                         |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_tx_fifo_syncfifo_re                                                               | chip_core/soc/core/int_rst                                                         |                1 |              4 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_1[0]                                                          | chip_core/por_fpga/por                                                             |                4 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/r_lgblklen                                                                     |                                                                                    |                1 |              4 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[2]     |                2 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_phy_rx_tick                                                                       | chip_core/soc/core/p_27_in                                                         |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spitxdatai/fill[3]_i_1_n_0                                                     |                                                                                    |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spitxdatai/p_0_in1_in                                                          |                                                                                    |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_rx_fifo_wrport_we                                                                 | chip_core/soc/core/int_rst                                                         |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[3]                             | chip_core/soc/core/int_rst                                                         |                2 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/lowlevel/r_state                                                               | chip_core/mprj/TopLevel/SD/lowlevel/r_state[3]_i_1_n_0                             |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespisdrphycore_count_reg[3]_0[0]                                            | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SS[0]                           |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_phy_tx_tick_reg_0[0]                                                              | chip_core/soc/core/p_23_in                                                         |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_tx_tick_reg_0[0]                                                              | chip_core/soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                   |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_rx_tick                                                                       | chip_core/soc/core/p_42_in                                                         |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/hkspi/FSM_sequential_wbbd_state_reg[2][0]                                          | chip_core/clock_ctrl/Q[0]                                                          |                1 |              4 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/xfer_count[3]_i_1_n_0                                                              | chip_core/por_fpga/por                                                             |                1 |              4 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_8[1]                                                        | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_3[0]                                                          | chip_core/por_fpga/por                                                             |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_30[1]                                                          | chip_core/por_fpga/por                                                             |                2 |              5 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spitxdatai/crc_fill0                                                           | chip_core/mprj/TopLevel/SD/spitxdatai/o_rxvalid_i_1_n_0                            |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_11[1]                                                          | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_9[1]                                                           | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_12[1]                                                          | chip_core/por_fpga/por                                                             |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0][1]                                                          | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_7[1]                                                        | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_1[1]                                                           | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_7[1]                                                           | chip_core/por_fpga/por                                                             |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_27[1]                                                          | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_3[1]                                                        | chip_core/por_fpga/por                                                             |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_5[1]                                                        | chip_core/por_fpga/por                                                             |                2 |              5 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spirxdatai/o_addr[7]_i_1_n_0                                                   | chip_core/mprj/TopLevel/SD/spirxdatai/p_1_in                                       |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_9[1]                                                        | chip_core/por_fpga/por                                                             |                1 |              5 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1390                                   |                                                                                    |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_10[1]                                                          | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_0[1]                                                           | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_13[1]                                                          | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_2[1]                                                           | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_23[1]                                                          | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_0[1]                                                        | chip_core/por_fpga/por                                                             |                4 |              5 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_rx_fifo_level0[4]_i_1_n_0                                                         | chip_core/soc/core/int_rst                                                         |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_1[1]                                                        | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_2[1]                                                        | chip_core/por_fpga/por                                                             |                1 |              5 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/lowlevel/o_stb_reg_2[0]                                                        | chip_core/mprj/TopLevel/SD/spirxdatai/received_token0                              |                2 |              5 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_readable_reg[0]                           | chip_core/soc/core/int_rst                                                         |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg[1]                                                             | chip_core/por_fpga/por                                                             |                4 |              5 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/lowlevel/E[0]                                                                  | chip_core/mprj/TopLevel/SD/spicmdi/i_ll_stb1                                       |                1 |              5 |
|  mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_1_n_0                                                  | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_28[1]                                                          | chip_core/por_fpga/por                                                             |                3 |              5 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spitxdatai/o_addr[5]_i_1__0_n_0                                                | chip_core/mprj/TopLevel/SD/spitxdatai/p_0_in1_in                                   |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_26[1]                                                          | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_29[1]                                                          | chip_core/por_fpga/por                                                             |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_34[1]                                                          | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_31[1]                                                          | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_35[1]                                                          | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_5[1]                                                           | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_24[1]                                                          | chip_core/por_fpga/por                                                             |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_6[1]                                                           | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/E[1]                                                                         | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_32[1]                                                          | chip_core/por_fpga/por                                                             |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_25[1]                                                          | chip_core/por_fpga/por                                                             |                3 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_4[1]                                                           | chip_core/por_fpga/por                                                             |                1 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_3[1]                                                           | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_4[1]                                                        | chip_core/por_fpga/por                                                             |                2 |              5 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_8[1]                                                           | chip_core/por_fpga/por                                                             |                2 |              5 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/por_fpga/por                                                             |                3 |              6 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_4[0]                                                          | chip_core/por_fpga/por                                                             |                2 |              6 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[1]_3[0]                           | chip_core/clock_ctrl/Q[0]                                                          |                5 |              6 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/mprj/TopLevel/SD/spirxdatai/received_token0                              |                3 |              6 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/mprj/TopLevel/DMA/u_mm2s/p_2_in                                          |                3 |              6 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[4]                                                          | chip_core/por_fpga/por                                                             |                3 |              6 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wrstb_reg_1                                                                  | chip_core/por_fpga/por                                                             |                1 |              6 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[1]_2[0]                           | chip_core/clock_ctrl/Q[0]                                                          |                3 |              6 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_phy_tx_data1_in0                                                                  |                                                                                    |                1 |              7 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wbbd_addr[6]_i_1_n_0                                                               | chip_core/clock_ctrl/Q[0]                                                          |                3 |              7 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_mm2s/o_rd_addr_reg[2]_1[0]                                                  | chip_core/mprj/TopLevel/DMA/u_mm2s/SR[0]                                           |                2 |              7 |
|  mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/predata[6]_i_1_n_0                                                           | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                1 |              7 |
|  mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/addr[7]_i_1_n_0                                                              | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                3 |              8 |
| ~mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/ldata                                                                        | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_rx_data                                                                       |                                                                                    |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_tx_data0                                                                      | chip_core/soc/core/int_rst                                                         |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce                              |                                                                                    |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/spi_master_clk_rise                                                                    | chip_core/soc/core/int_rst                                                         |                1 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/spi_master_miso_latch                                                                  | chip_core/soc/core/int_rst                                                         |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_6                                                           | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[3]                                                             | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_33                                                             | chip_core/por_fpga/por                                                             |                4 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/E[0]                                                                         | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_8[0]                                                        | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_0[0]                                                           | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_1[0]                                                           | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_10[0]                                                          | chip_core/por_fpga/por                                                             |                4 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_11[0]                                                          | chip_core/por_fpga/por                                                             |                5 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_12[0]                                                          | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_7[0]                                                        | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_2[0]                                                        | chip_core/por_fpga/por                                                             |                4 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_3[0]                                                        | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_9[0]                                                        | chip_core/por_fpga/por                                                             |                5 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_13[0]                                                          | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_1[0]                                                        | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_5[0]                                                        | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_2[0]                                                           | chip_core/por_fpga/por                                                             |                4 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg[0]                                                             | chip_core/por_fpga/por                                                             |                8 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_23[0]                                                          | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_24[0]                                                          | chip_core/por_fpga/por                                                             |                4 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0][0]                                                          | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_0[0]                                                        | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_4[0]                                                        | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[1]                                                          | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_9[0]                                                           | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_28[0]                                                          | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_26[0]                                                          | chip_core/por_fpga/por                                                             |                4 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_30[0]                                                          | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg[0]                                                            | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_34[0]                                                          | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_29[0]                                                          | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg[2]                                                            | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg[1]                                                            | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_8[0]                                                           | chip_core/por_fpga/por                                                             |                6 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_25[0]                                                          | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_31[0]                                                          | chip_core/por_fpga/por                                                             |                6 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_6[0]                                                           | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_35[0]                                                          | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_5[0]                                                           | chip_core/por_fpga/por                                                             |                4 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/spi_master_mosi_latch                                                                  | chip_core/soc/core/int_rst                                                         |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[3]                                                          | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_32[0]                                                          | chip_core/por_fpga/por                                                             |                4 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_3[0]                                                           | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[2]                                                          | chip_core/por_fpga/por                                                             |                3 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_27[0]                                                          | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[0]                                                          | chip_core/por_fpga/por                                                             |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_4[0]                                                           | chip_core/por_fpga/por                                                             |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_phy_rx_data                                                                       |                                                                                    |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/lowlevel/r_byte_0                                                              | chip_core/clock_ctrl/Q[0]                                                          |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/lowlevel/o_byte[7]_i_1_n_0                                                     |                                                                                    |                2 |              8 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[9]_1       |                6 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/lowlevel/E[0]                                                                  |                                                                                    |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/lowlevel/o_stb_reg_1[1]                                                        | chip_core/mprj/TopLevel/SD/spicmdi/i_ll_stb1                                       |                1 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/lowlevel/o_stb_reg_3[0]                                                        |                                                                                    |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/lowlevel/r_ireg0                                                               |                                                                                    |                2 |              8 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]_2[0] |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spicmdi/E[0]                                                                   |                                                                                    |                1 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spitxdatai/gearbox[31]_i_1_n_0                                                 | chip_core/mprj/TopLevel/SD/spitxdatai/gearbox[7]_i_1_n_0                           |                1 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spitxdatai/gearbox[39]_i_1_n_0                                                 | chip_core/mprj/TopLevel/SD/spitxdatai/p_0_in1_in                                   |                2 |              8 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0                        |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/r_sdspi_clk                                                                    | chip_core/mprj/TopLevel/SD/r_sdspi_clk[7]_i_1_n_0                                  |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_s2mm/o_busy_reg_2[0]                                                        | chip_core/mprj/TopLevel/DMA/u_s2mm/o_busy_reg_1                                    |                1 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wb_dat_o[23]_i_1_n_0                                                               |                                                                                    |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wb_dat_o[31]_i_1_n_0                                                               |                                                                                    |                1 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wb_dat_o[15]_i_1_n_0                                                               |                                                                                    |                5 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wb_dat_o[7]_i_1_n_0                                                                |                                                                                    |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wbbd_data[7]_i_1_n_0                                                               | chip_core/clock_ctrl/Q[0]                                                          |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/csrbank9_mosi0_re                                      | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg                       |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l339                             | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l352      |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[0]_1[0]                       | chip_core/clock_ctrl/Q[0]                                                          |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[0]_1[1]                       | chip_core/clock_ctrl/Q[0]                                                          |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[0]_2[2]                       | chip_core/clock_ctrl/Q[0]                                                          |                6 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[0]_1[3]                       | chip_core/clock_ctrl/Q[0]                                                          |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[0]_1[2]                       | chip_core/clock_ctrl/Q[0]                                                          |                5 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[0]_2[1]                       | chip_core/clock_ctrl/Q[0]                                                          |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[0]_2[0]                       | chip_core/clock_ctrl/Q[0]                                                          |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[0]_2[3]                       | chip_core/clock_ctrl/Q[0]                                                          |                2 |              8 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_7[0]                                                           | chip_core/por_fpga/por                                                             |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_1_0[0]                 | chip_core/soc/core/int_rst                                                         |                1 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]_4[0]                        | chip_core/soc/core/int_rst                                                         |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_rep__0_2[1]                             | chip_core/clock_ctrl/Q[0]                                                          |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_rep__0_1[1]                             | chip_core/clock_ctrl/Q[0]                                                          |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_rep__0_1[2]                             | chip_core/clock_ctrl/Q[0]                                                          |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_rep__0_1[0]                             | chip_core/clock_ctrl/Q[0]                                                          |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_rep__0_1[3]                             | chip_core/clock_ctrl/Q[0]                                                          |                5 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_rep__0_2[3]                             | chip_core/clock_ctrl/Q[0]                                                          |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_rep__0_2[2]                             | chip_core/clock_ctrl/Q[0]                                                          |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_rep__0_2[0]                             | chip_core/clock_ctrl/Q[0]                                                          |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[0][0]                     | chip_core/soc/core/int_rst                                                         |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_rx_fifo_rdport_re                                                                 |                                                                                    |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_tx_fifo_syncfifo_re                                                               |                                                                                    |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_cmd_uartwishbonebridge_next_value_ce2                                         | chip_core/soc/core/int_rst                                                         |                2 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_length_uartwishbonebridge_next_value_ce3                                      |                                                                                    |                3 |              8 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_rxgears/E[0]                                                                | chip_core/clock_ctrl/reset_delay_reg[0]_0                                          |                3 |              9 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespimmap_burst_cs_litespi_next_value01                                      | chip_core/soc/core/mgmtsoc_litespimmap_count[8]_i_1_n_0                            |                3 |              9 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_txgears/m_valid_reg_0                                                       | chip_core/clock_ctrl/reset_delay_reg[0]_0                                          |                4 |              9 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/lowlevel/r_clk_counter[7]_i_1_n_0                                              |                                                                                    |                3 |              9 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/GEN_CARD_DETECT.card_detect_counter[9]_i_2_n_0                                 | chip_core/clock_ctrl/SR[0]                                                         |                4 |             10 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/mprj/TopLevel/SD/spitxdatai/o_rxvalid_i_1_n_0                            |                5 |             11 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_rep__0                                  | chip_core/clock_ctrl/Q[0]                                                          |                6 |             11 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_dma_fsm/r_transferlen[10]_i_2_n_0                                           | chip_core/mprj/TopLevel/DMA/u_s2mm/o_dma_busy0                                     |                3 |             11 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_mm2s/sel                                                                    | chip_core/mprj/TopLevel/DMA/u_mm2s/wb_outstanding0                                 |                4 |             11 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/pad_count_1[4]_i_1_n_0                                                             | chip_core/por_fpga/por                                                             |                3 |             11 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_s2mm/sel                                                                    | chip_core/mprj/TopLevel/DMA/u_s2mm/wb_pipeline_full_i_1_n_0                        |                4 |             11 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spicmdi/crc_busy                                                               | chip_core/mprj/TopLevel/SD/spicmdi/i_ll_stb1                                       |                2 |             12 |
|  housekeeping/csclk    |                                                                                                           | chip_core/por_fpga/por                                                             |               10 |             14 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_arbiter/E[0]                                                                |                                                                                    |                5 |             14 |
|  mprj_io_IBUF_BUFG[4]  |                                                                                                           | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                5 |             15 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/spi_master_clk_divider1[0]_i_1_n_0                              |                4 |             16 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[1]_2[0]                       | chip_core/soc/core/int_rst                                                         |                3 |             16 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[3]                             |                                                                                    |                2 |             16 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface9_bank_bus_dat_r[16]_i_1_0[0]                 | chip_core/soc/core/int_rst                                                         |                6 |             16 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_rx_fifo_wrport_we                                                                 |                                                                                    |                2 |             16 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spitxdatai/crc_active_reg_n_0                                                  | chip_core/mprj/TopLevel/SD/spitxdatai/p_0_in1_in                                   |                3 |             16 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spirxdatai/crc_active_reg_0                                                    | chip_core/mprj/TopLevel/SD/spirxdatai/p_1_in                                       |                4 |             16 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_0                     |                8 |             17 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                   |                8 |             17 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[1]_0[0]                           | chip_core/soc/core/int_rst                                                         |                5 |             17 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/sel                                                                                    | chip_core/soc/core/dbg_uart_count[0]_i_1_n_0                                       |                5 |             20 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/count_reg_13_sn_1                                      | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg                     |                5 |             20 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/clock_ctrl/Q[0]                                                          |               13 |             23 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/lowlevel/i_ll_stb0                                                             |                                                                                    |                5 |             24 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spitxdatai/gearbox[31]_i_1_n_0                                                 |                                                                                    |                7 |             24 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_rxgears/sreg[63]_i_2_n_0                                                    | chip_core/mprj/TopLevel/DMA/u_rxgears/sreg[31]_i_1__1_n_0                          |               12 |             24 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/E[0]                                                   | chip_core/soc/core/int_rst                                                         |                4 |             24 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/serial_data_staging_1[12]_i_1_n_0                                                  | chip_core/por_fpga/por                                                             |                9 |             26 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/sel                                                                            | chip_core/mprj/TopLevel/SD/p_5_in                                                  |                7 |             26 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/clock_ctrl/reset_delay_reg[0]_0                                          |               13 |             26 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                         |                                                                                    |                7 |             27 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/p_23_in                                                         |                7 |             28 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/p_27_in                                                         |                7 |             28 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1                                   |                                                                                    |               10 |             30 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/when_Pipeline_l124_2                                                          |                                                                                    |                6 |             30 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready |                                                                                    |                8 |             30 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[0]_1[0]                   | chip_core/soc/core/int_rst                                                         |               11 |             30 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_Fetcher_l160                                      | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/AR[0]                           |                8 |             30 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/dbg_uart_rx_phase[30]_i_1_n_0                                   |                9 |             31 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_s2mm/o_busy_reg_2[0]                                                        |                                                                                    |                9 |             31 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_dma_fsm/r_length[31]_i_1_n_0                                                | chip_core/mprj/TopLevel/DMA/u_s2mm/o_dma_busy0                                     |               11 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_mm2s/m_valid06_out                                                          | chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[31]_i_1__0_n_0                             |                9 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_s2mm/o_wr_addr[29]_i_1_n_0                                                  | chip_core/clock_ctrl/reset_delay_reg[0]_0                                          |               16 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_rxgears/sreg[63]_i_2_n_0                                                    | chip_core/mprj/TopLevel/DMA/u_rxgears/sreg[63]_i_1_n_0                             |               16 |             32 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[10]        |               13 |             32 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[9]         |               13 |             32 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]_0    |               21 |             32 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_2                     |               14 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_csr_833_reg[0]                       |                                                                                    |               18 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4]_0[2]                           | chip_core/soc/core/int_rst                                                         |               11 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[0]_i_1_0[3]                  | chip_core/soc/core/int_rst                                                         |                7 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4]_0[3]                           | chip_core/soc/core/int_rst                                                         |                7 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[0]_i_1_0[1]                  | chip_core/soc/core/int_rst                                                         |               10 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface10_bank_bus_dat_r[31]_i_1_0[0]                | chip_core/soc/core/int_rst                                                         |                7 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_DivPlugin_rs1[0]                                | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_MulDivIterativePlugin_l162 |                6 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface10_bank_bus_dat_r[31]_i_1_1[0]                | chip_core/soc/core/int_rst                                                         |                7 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_bus_errors                                                                     | chip_core/soc/core/int_rst                                                         |                8 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in                                                        |                                                                                    |               10 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[0]_i_1_0[0]                  | chip_core/soc/core/int_rst                                                         |               10 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0                                           |                                                                                    |               19 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_update_value_re                                                                | chip_core/soc/core/int_rst                                                         |                5 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface0_bank_bus_dat_r[31]_i_1_0[0]                 | chip_core/soc/core/int_rst                                                         |                6 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/wbs_ack_o_reg_0[0]                                     | chip_core/clock_ctrl/Q[0]                                                          |                9 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[31]_i_1_n_0                   |                                                                                    |               14 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4]_0[1]                           | chip_core/soc/core/int_rst                                                         |                9 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4]_0[0]                           | chip_core/soc/core/int_rst                                                         |               11 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[1][3]                             | chip_core/soc/core/int_rst                                                         |                6 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[1][2]                             | chip_core/soc/core/int_rst                                                         |                7 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg[31]_i_1_n_0                                               | chip_core/clock_ctrl/Q[0]                                                          |               16 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[31]_i_1_n_0                                                  | chip_core/clock_ctrl/Q[0]                                                          |               11 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[1][1]                             | chip_core/soc/core/int_rst                                                         |                9 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_valid_reg                | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg_0[0]                |                5 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/wbs_ack_o_reg[0]                                       | chip_core/clock_ctrl/Q[0]                                                          |               15 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[0]_0[0]                   | chip_core/soc/core/int_rst                                                         |               12 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/CsrPlugin_hadException                                                        |                                                                                    |                8 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[1][0]                             | chip_core/soc/core/int_rst                                                         |                9 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_reg[6]_0[0]                   |                                                                                    |               13 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg[31]_i_1_n_0                                        |                                                                                    |               11 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_csr_3008_reg[0]                      | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/AR[0]                           |               19 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/lowlevel/o_stb_reg_1[0]                                                        | chip_core/mprj/TopLevel/SD/spicmdi/i_ll_stb1                                       |                4 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/memory_DivPlugin_div_result[31]_i_1_n_0                                       |                                                                                    |                8 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spirxdatai/o_write15_out                                                       |                                                                                    |                6 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_controller/o_dma_request_reg_1                                              | chip_core/mprj/TopLevel/DMA/u_s2mm/o_dma_busy0                                     |                8 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[0]_i_1_0[2]                  | chip_core/soc/core/int_rst                                                         |                9 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spitxdatai/E[0]                                                                |                                                                                    |                9 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/execute_to_memory_MEMORY_STORE_reg[0]                  |                                                                                    |                8 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_dma_fsm/o_s2mm_addr[0]_i_1_n_0                                              | chip_core/mprj/TopLevel/DMA/u_s2mm/o_dma_busy0                                     |                8 |             32 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_rep__0_3[0]                             | chip_core/clock_ctrl/Q[0]                                                          |               15 |             33 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_s2mm/E[0]                                                                   | chip_core/clock_ctrl/reset_delay_reg[0]_0                                          |               16 |             35 |
| ~mprj_io_loader_clock  |                                                                                                           | chip_core/shift_register[12]_i_2_n_0                                               |               15 |             36 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_vexriscv_transfer_complete_reg_0               | chip_core/soc/core/int_rst                                                         |                8 |             38 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spicmdi/crc_shift_reg[39]_i_1_n_0                                              |                                                                                    |                6 |             40 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/E[0]                                                                                   | chip_core/soc/core/int_rst                                                         |               14 |             43 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/AR[0]                           |               24 |             44 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/address_reg[15]_i_1_n_0                                               | chip_core/clock_ctrl/Q[0]                                                          |               30 |             46 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/Mem/mem_arb/address_reg[11]_i_1__0_n_0                                            | chip_core/clock_ctrl/Q[0]                                                          |               25 |             47 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_192_255_0_2_i_1_n_0                                           |                                                                                    |               12 |             48 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_64_127_0_2_i_1_n_0                                            |                                                                                    |               12 |             48 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2_i_1_n_0                                              |                                                                                    |               12 |             48 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_128_191_0_2_i_1_n_0                                           |                                                                                    |               12 |             48 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_mm2s/rdstb_size[2]_i_2_n_0                                                  | chip_core/clock_ctrl/reset_delay_reg[0]_0                                          |               15 |             54 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_s2mm/o_wr_data0                                                             | chip_core/mprj/TopLevel/DMA/u_s2mm/r_inc1                                          |               20 |             63 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dBus_cmd_ready                                                                |                                                                                    |               30 |             67 |
|  mprj_io_loader_clock  |                                                                                                           |                                                                                    |               12 |             76 |
|  clk_fix/inst/clk_out1 |                                                                                                           | FPGA_rst_IBUF                                                                      |               18 |             81 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[15][31]_i_2_0[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               48 |            128 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_3_2[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               51 |            128 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_4_2[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               57 |            128 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_7[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               56 |            128 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_3_1[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               43 |            128 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1259_1                                 |                                                                                    |               59 |            153 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/E[0]                                                                  | chip_core/clock_ctrl/Q[0]                                                          |               64 |            160 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_0[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               63 |            160 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_6_6[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               61 |            160 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_1[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               61 |            160 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_11[0]                                              | chip_core/clock_ctrl/Q[0]                                                          |               58 |            160 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_MulDivIterativePlugin_l162                        |                                                                                    |               71 |            181 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/int_rst                                                         |               67 |            185 |
|  mprj_io_loader_strobe |                                                                                                           | chip_core/shift_register[12]_i_2_n_0                                               |               42 |            190 |
|  mprj_io_loader_clock  |                                                                                                           | chip_core/shift_register[12]_i_2_n_0                                               |               42 |            198 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_5[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |              114 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_4[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               99 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_6[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |              104 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_6_0[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               89 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_6_2[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |              102 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_8[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               97 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_5[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               89 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_6_3[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               96 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_4_3[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               95 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_10[0]                                              | chip_core/clock_ctrl/Q[0]                                                          |              114 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_0[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               99 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_2[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |              102 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_3[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |              103 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_6[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |              116 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_2[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |              105 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_3[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |              100 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_4_4[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               94 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_4[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |              107 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_1[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |              103 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_7[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |              132 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_4_1[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |              128 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_6_4[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               87 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_3_0[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               87 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_4_0[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               95 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_6_1[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |              104 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_9[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               99 |            288 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_6_5[0]                                               | chip_core/clock_ctrl/Q[0]                                                          |               84 |            288 |
|  clk_fix/inst/clk_out1 |                                                                                                           |                                                                                    |              227 |            583 |
+------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+


