$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 1 % pc_src_sel $end
  $var wire 32 & branch_pc [31:0] $end
  $var wire 32 ' pc [31:0] $end
  $var wire 32 ( pc_plus_4 [31:0] $end
  $scope module PC $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 1 % pc_src_sel $end
   $var wire 32 & branch_pc [31:0] $end
   $var wire 32 ' pc [31:0] $end
   $var wire 32 ( pc_plus_4 [31:0] $end
   $var wire 32 ) next_pc [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b11011110101011011011111011101111 &
b00000000000000000000000000000000 '
b00000000000000000000000000000100 (
b00000000000000000000000000000100 )
#1
1#
#2
0#
1$
#3
1#
b00000000000000000000000000000100 '
b00000000000000000000000000001000 (
b00000000000000000000000000001000 )
#4
0#
#5
1#
b00000000000000000000000000001000 '
b00000000000000000000000000001100 (
b00000000000000000000000000001100 )
#6
0#
1%
b11011110101011011011111011101111 )
#7
1#
b11011110101011011011111011101111 '
b11011110101011011011111011110011 (
#8
0#
#9
1#
#10
0#
0$
#11
1#
b00000000000000000000000000000000 '
b00000000000000000000000000000100 (
