# Implement
- [x] PythonModel
- [x] HLSModel-Simulation
- [ ] HLSModel-Implementation

# Algorithm Optimize
- [ ] Reward Scaling
- [ ] LR Decay
- [ ] LDPPS
- [ ] DPPS

# Other Optimize
- [x] Store logprob in memory when generating
- [ ] Interrupts
- [x] Customized fifo with support for not-power-of-two size
- [ ] Tests
- [ ] Python driver for simulation
- [ ] Python driver for hardware
- [ ] Accept MEM_SIZE in bram mux
- [ ] Merge param & grad reset logic in system tcl generation

# Future plan
- [ ] Add cache_range in Cache.consumers to support (A, B)-Cat-C type cache share
