Analysis & Synthesis report for ac_test
Wed Aug 02 15:38:26 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |ac_test|pres_state
  9. State Machine - |ac_test|rs232_tx:tx0|pres_state
 10. State Machine - |ac_test|rs232_rx:rx0|pres_state
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for rs232_rx:rx0|counter:sample_counter
 14. Source assignments for rs232_tx:tx0|counter:bit_counter
 15. Source assignments for rs232_tx:tx0|fifo:data_buffer
 16. Source assignments for rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated
 17. Source assignments for counter:tx_char_counter
 18. Source assignments for ac_dac_ctrl_test:ac_dac_fix
 19. Source assignments for ac_dac_ramp:ac_dac_ramp1
 20. Parameter Settings for User Entity Instance: ac_test_pll:clk0|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: rs232_rx:rx0|counter:sample_counter
 22. Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_sample
 23. Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_buffer
 24. Parameter Settings for User Entity Instance: rs232_rx:rx0|reg:data_buffer
 25. Parameter Settings for User Entity Instance: rs232_tx:tx0|counter:bit_counter
 26. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer
 27. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage
 28. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer
 29. Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer
 30. Parameter Settings for User Entity Instance: rs232_tx:tx0|shift_reg:tx_buffer
 31. Parameter Settings for User Entity Instance: reg:cmdchar1
 32. Parameter Settings for User Entity Instance: reg:cmdchar2
 33. Parameter Settings for User Entity Instance: counter:tx_char_counter
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Aug 02 15:38:26 2006         ;
; Quartus II Version          ; 6.0 Build 202 06/20/2006 SP 1 SJ Full Version ;
; Revision Name               ; ac_test                                       ;
; Top-level Entity Name       ; ac_test                                       ;
; Family                      ; Stratix                                       ;
; Total logic elements        ; 493                                           ;
; Total pins                  ; 199                                           ;
; Total virtual pins          ; 0                                             ;
; Total memory bits           ; 512                                           ;
; DSP block 9-bit elements    ; 0                                             ;
; Total PLLs                  ; 1                                             ;
; Total DLLs                  ; 0                                             ;
+-----------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EP1S10F780C5       ;                    ;
; Top-level entity name                                              ; ac_test            ; ac_test            ;
; Family name                                                        ; Stratix            ; Stratix            ;
; Use smart compilation                                              ; Off                ; Off                ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; DSP Block Balancing                                                ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                            ; Unlimited          ; Unlimited          ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- Stratix/Stratix GX                       ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Remove Duplicate Logic                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto DSP Block Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM Block Balancing                                           ; On                 ; On                 ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Maximum Number of M512 Memory Blocks                               ; Unlimited          ; Unlimited          ;
; Maximum Number of M4K Memory Blocks                                ; Unlimited          ; Unlimited          ;
; Maximum Number of M-RAM Memory Blocks                              ; Unlimited          ; Unlimited          ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
+--------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ;
+-----------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; ../../../library/sys_param/source/rtl/data_types_pack.vhd ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/sys_param/source/rtl/data_types_pack.vhd ;
; ../../../library/components/source/rtl/component_pack.vhd ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/component_pack.vhd ;
; ../../../library/components/source/rtl/counter.vhd        ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd        ;
; ../../../library/components/source/rtl/reg.vhd            ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/reg.vhd            ;
; ../../../library/components/source/rtl/shift_reg.vhd      ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/shift_reg.vhd      ;
; ../../../library/components/source/rtl/fifo.vhd           ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/library/components/source/rtl/fifo.vhd           ;
; ../../../all_cards/async/source/rtl/ascii_pack.vhd        ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/ascii_pack.vhd        ;
; ../../../all_cards/async/source/rtl/rs232_rx.vhd          ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_rx.vhd          ;
; ../../../all_cards/async/source/rtl/rs232_tx.vhd          ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_tx.vhd          ;
; ../source/ac_dac_ctrl_test.vhd                            ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ctrl_test.vhd       ;
; ../source/ac_dac_ramp.vhd                                 ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ramp.vhd            ;
; ../source/ac_test_pll.vhd                                 ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/addr_card/test/source/ac_test_pll.vhd            ;
; ../source/ac_test.vhd                                     ; yes             ; User VHDL File               ; C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd                ;
; altpll.tdf                                                ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/altpll.tdf                      ;
; aglobal60.inc                                             ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/aglobal60.inc                   ;
; stratix_pll.inc                                           ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/stratix_pll.inc                 ;
; stratixii_pll.inc                                         ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/stratixii_pll.inc               ;
; cycloneii_pll.inc                                         ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/cycloneii_pll.inc               ;
; altsyncram.tdf                                            ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf                  ;
; stratix_ram_block.inc                                     ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/stratix_ram_block.inc           ;
; lpm_mux.inc                                               ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_mux.inc                     ;
; lpm_decode.inc                                            ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_decode.inc                  ;
; altsyncram.inc                                            ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altsyncram.inc                  ;
; a_rdenreg.inc                                             ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/a_rdenreg.inc                   ;
; altrom.inc                                                ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altrom.inc                      ;
; altram.inc                                                ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altram.inc                      ;
; altdpram.inc                                              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altdpram.inc                    ;
; altqpram.inc                                              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altqpram.inc                    ;
; db/altsyncram_7nb1.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/addr_card/test/synth/db/altsyncram_7nb1.tdf      ;
; lpm_counter.tdf                                           ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/lpm_counter.tdf                 ;
; lpm_constant.inc                                          ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_constant.inc                ;
; lpm_add_sub.inc                                           ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.inc                 ;
; cmpconst.inc                                              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/cmpconst.inc                    ;
; lpm_compare.inc                                           ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_compare.inc                 ;
; lpm_counter.inc                                           ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_counter.inc                 ;
; dffeea.inc                                                ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/dffeea.inc                      ;
; alt_synch_counter.inc                                     ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_synch_counter.inc           ;
; alt_synch_counter_f.inc                                   ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_synch_counter_f.inc         ;
; alt_counter_f10ke.inc                                     ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.inc           ;
; alt_counter_stratix.inc                                   ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_counter_stratix.inc         ;
; db/cntr_g1g.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/scuba2_repository/cards/addr_card/test/synth/db/cntr_g1g.tdf             ;
+-----------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Total logic elements                        ; 493                                            ;
;     -- Combinational with no register       ; 377                                            ;
;     -- Register only                        ; 12                                             ;
;     -- Combinational with a register        ; 104                                            ;
;                                             ;                                                ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 299                                            ;
;     -- 3 input functions                    ; 72                                             ;
;     -- 2 input functions                    ; 103                                            ;
;     -- 1 input functions                    ; 5                                              ;
;     -- 0 input functions                    ; 2                                              ;
;         -- Combinational cells for routing  ; 0                                              ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 441                                            ;
;     -- arithmetic mode                      ; 52                                             ;
;     -- qfbk mode                            ; 0                                              ;
;     -- register cascade mode                ; 0                                              ;
;     -- synchronous clear/load mode          ; 34                                             ;
;     -- asynchronous clear/load mode         ; 114                                            ;
;                                             ;                                                ;
; Total registers                             ; 116                                            ;
; Total logic cells in carry chains           ; 58                                             ;
; I/O pins                                    ; 199                                            ;
; Total memory bits                           ; 512                                            ;
; Total PLLs                                  ; 1                                              ;
; Maximum fan-out node                        ; ac_test_pll:clk0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 124                                            ;
; Total fan-out                               ; 2325                                           ;
; Average fan-out                             ; 3.32                                           ;
+---------------------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------+-------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                   ; Logic Cells ; LC Registers ; Memory Bits ; M512s ; M4Ks ; M-RAMs ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                           ;
+----------------------------------------------+-------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------+
; |ac_test                                     ; 493 (129)   ; 116          ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 199  ; 0            ; 377 (119)    ; 12 (0)            ; 104 (10)         ; 58 (0)          ; 0 (0)      ; |ac_test                                                                                      ;
;    |ac_dac_ctrl_test:ac_dac_fix|             ; 16 (16)     ; 6            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |ac_test|ac_dac_ctrl_test:ac_dac_fix                                                          ;
;    |ac_dac_ramp:ac_dac_ramp1|                ; 16 (16)     ; 16           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 15 (15)          ; 13 (13)         ; 0 (0)      ; |ac_test|ac_dac_ramp:ac_dac_ramp1                                                             ;
;    |ac_test_pll:clk0|                        ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ac_test|ac_test_pll:clk0                                                                     ;
;       |altpll:altpll_component|              ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ac_test|ac_test_pll:clk0|altpll:altpll_component                                             ;
;    |counter:tx_char_counter|                 ; 9 (9)       ; 7            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |ac_test|counter:tx_char_counter                                                              ;
;    |rs232_rx:rx0|                            ; 242 (158)   ; 37           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 205 (154)    ; 9 (1)             ; 28 (3)           ; 13 (0)          ; 0 (0)      ; |ac_test|rs232_rx:rx0                                                                         ;
;       |counter:sample_counter|               ; 18 (18)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |ac_test|rs232_rx:rx0|counter:sample_counter                                                  ;
;       |reg:data_buffer|                      ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ac_test|rs232_rx:rx0|reg:data_buffer                                                         ;
;       |shift_reg:rx_buffer|                  ; 9 (9)       ; 9            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |ac_test|rs232_rx:rx0|shift_reg:rx_buffer                                                     ;
;       |shift_reg:rx_sample|                  ; 49 (49)     ; 3            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |ac_test|rs232_rx:rx0|shift_reg:rx_sample                                                     ;
;    |rs232_tx:tx0|                            ; 81 (34)     ; 40           ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 41 (30)      ; 1 (1)             ; 39 (3)           ; 25 (0)          ; 0 (0)      ; |ac_test|rs232_tx:tx0                                                                         ;
;       |counter:bit_counter|                  ; 17 (17)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |ac_test|rs232_tx:tx0|counter:bit_counter                                                     ;
;       |fifo:data_buffer|                     ; 20 (8)      ; 13           ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 13 (1)           ; 12 (0)          ; 0 (0)      ; |ac_test|rs232_tx:tx0|fifo:data_buffer                                                        ;
;          |altsyncram:fifo_storage|           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ac_test|rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage                                ;
;             |altsyncram_7nb1:auto_generated| ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |ac_test|rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated ;
;          |lpm_counter:read_pointer|          ; 6 (0)       ; 6            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |ac_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer                               ;
;             |cntr_g1g:auto_generated|        ; 6 (6)       ; 6            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |ac_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer|cntr_g1g:auto_generated       ;
;          |lpm_counter:write_pointer|         ; 6 (0)       ; 6            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; 0 (0)      ; |ac_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer                              ;
;             |cntr_g1g:auto_generated|        ; 6 (6)       ; 6            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; 0 (0)      ; |ac_test|rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer|cntr_g1g:auto_generated      ;
;       |shift_reg:tx_buffer|                  ; 10 (10)     ; 10           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 0 (0)           ; 0 (0)      ; |ac_test|rs232_tx:tx0|shift_reg:tx_buffer                                                     ;
+----------------------------------------------+-------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ac_test|pres_state                                                                                                                                                                                                                                 ;
+---------------------------+--------------------------+--------------------------+-------------------------+---------------------------+--------------------+--------------------+---------------------+--------------------+---------------------+------------------+
; Name                      ; pres_state.wait_dac_done ; pres_state.ramp_dac_test ; pres_state.ramp_off_msg ; pres_state.fixed_dac_test ; pres_state.rx_cmd2 ; pres_state.rx_cmd1 ; pres_state.tx_error ; pres_state.tx_idle ; pres_state.tx_reset ; pres_state.reset ;
+---------------------------+--------------------------+--------------------------+-------------------------+---------------------------+--------------------+--------------------+---------------------+--------------------+---------------------+------------------+
; pres_state.reset          ; 0                        ; 0                        ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 0                ;
; pres_state.tx_reset       ; 0                        ; 0                        ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 0                  ; 1                   ; 1                ;
; pres_state.tx_idle        ; 0                        ; 0                        ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ; 0                   ; 1                ;
; pres_state.tx_error       ; 0                        ; 0                        ; 0                       ; 0                         ; 0                  ; 0                  ; 1                   ; 0                  ; 0                   ; 1                ;
; pres_state.rx_cmd1        ; 0                        ; 0                        ; 0                       ; 0                         ; 0                  ; 1                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.rx_cmd2        ; 0                        ; 0                        ; 0                       ; 0                         ; 1                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.fixed_dac_test ; 0                        ; 0                        ; 0                       ; 1                         ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.ramp_off_msg   ; 0                        ; 0                        ; 1                       ; 0                         ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.ramp_dac_test  ; 0                        ; 1                        ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
; pres_state.wait_dac_done  ; 1                        ; 0                        ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 0                  ; 0                   ; 1                ;
+---------------------------+--------------------------+--------------------------+-------------------------+---------------------------+--------------------+--------------------+---------------------+--------------------+---------------------+------------------+


+-------------------------------------------------------------------------------------------+
; State Machine - |ac_test|rs232_tx:tx0|pres_state                                          ;
+------------------+-----------------+-----------------+------------------+-----------------+
; Name             ; pres_state.done ; pres_state.send ; pres_state.setup ; pres_state.idle ;
+------------------+-----------------+-----------------+------------------+-----------------+
; pres_state.idle  ; 0               ; 0               ; 0                ; 0               ;
; pres_state.setup ; 0               ; 0               ; 1                ; 1               ;
; pres_state.send  ; 0               ; 1               ; 0                ; 1               ;
; pres_state.done  ; 1               ; 0               ; 0                ; 1               ;
+------------------+-----------------+-----------------+------------------+-----------------+


+-------------------------------------------------------------------------+
; State Machine - |ac_test|rs232_rx:rx0|pres_state                        ;
+------------------+------------------+-----------------+-----------------+
; Name             ; pres_state.ready ; pres_state.recv ; pres_state.idle ;
+------------------+------------------+-----------------+-----------------+
; pres_state.idle  ; 0                ; 0               ; 0               ;
; pres_state.recv  ; 0                ; 1               ; 1               ;
; pres_state.ready ; 1                ; 0               ; 1               ;
+------------------+------------------+-----------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 116   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 114   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 76    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ac_test|rs232_tx:tx0|shift_reg:tx_buffer|reg[7]       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ac_test|rs232_rx:rx0|shift_reg:rx_buffer|reg[9]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ac_test|rs232_rx:rx0|shift_reg:rx_sample|reg[1]       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |ac_test|rs232_tx:tx0|counter:bit_counter|count[1]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |ac_test|rs232_rx:rx0|counter:sample_counter|count[12] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ac_test|counter:tx_char_counter|count[5]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ac_test|next_state.ramp_dac_test                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |ac_test|Selector15                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for rs232_rx:rx0|counter:sample_counter ;
+----------------+-------+------+----------------------------+
; Assignment     ; Value ; From ; To                         ;
+----------------+-------+------+----------------------------+
; POWER_UP_LEVEL ; Low   ; -    ; count[0]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[1]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[2]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[3]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[4]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[5]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[6]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[7]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[8]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[9]                   ;
; POWER_UP_LEVEL ; Low   ; -    ; count[10]                  ;
; POWER_UP_LEVEL ; Low   ; -    ; count[11]                  ;
; POWER_UP_LEVEL ; Low   ; -    ; count[12]                  ;
+----------------+-------+------+----------------------------+


+---------------------------------------------------------+
; Source assignments for rs232_tx:tx0|counter:bit_counter ;
+----------------+-------+------+-------------------------+
; Assignment     ; Value ; From ; To                      ;
+----------------+-------+------+-------------------------+
; POWER_UP_LEVEL ; Low   ; -    ; count[0]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[1]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[2]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[3]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[4]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[5]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[6]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[7]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[8]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[9]                ;
; POWER_UP_LEVEL ; Low   ; -    ; count[10]               ;
; POWER_UP_LEVEL ; Low   ; -    ; count[11]               ;
; POWER_UP_LEVEL ; Low   ; -    ; count[12]               ;
+----------------+-------+------+-------------------------+


+------------------------------------------------------+
; Source assignments for rs232_tx:tx0|fifo:data_buffer ;
+----------------+-------+------+----------------------+
; Assignment     ; Value ; From ; To                   ;
+----------------+-------+------+----------------------+
; POWER_UP_LEVEL ; High  ; -    ; items[0]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[1]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[2]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[3]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[4]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[5]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[6]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[7]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[8]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[9]             ;
; POWER_UP_LEVEL ; Low   ; -    ; items[10]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[11]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[12]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[13]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[14]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[15]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[16]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[17]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[18]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[19]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[20]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[21]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[22]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[23]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[24]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[25]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[26]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[27]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[28]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[29]            ;
; POWER_UP_LEVEL ; Low   ; -    ; items[30]            ;
; POWER_UP_LEVEL ; High  ; -    ; items[31]            ;
+----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------+
; Source assignments for counter:tx_char_counter ;
+----------------+-------+------+----------------+
; Assignment     ; Value ; From ; To             ;
+----------------+-------+------+----------------+
; POWER_UP_LEVEL ; Low   ; -    ; count[0]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[1]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[2]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[3]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[4]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[5]       ;
; POWER_UP_LEVEL ; Low   ; -    ; count[6]       ;
+----------------+-------+------+----------------+


+----------------------------------------------------+
; Source assignments for ac_dac_ctrl_test:ac_dac_fix ;
+----------------+-------+------+--------------------+
; Assignment     ; Value ; From ; To                 ;
+----------------+-------+------+--------------------+
; POWER_UP_LEVEL ; Low   ; -    ; idat[0]            ;
; POWER_UP_LEVEL ; Low   ; -    ; idat[1]            ;
; POWER_UP_LEVEL ; Low   ; -    ; idat[2]            ;
; POWER_UP_LEVEL ; Low   ; -    ; idat[3]            ;
+----------------+-------+------+--------------------+


+-------------------------------------------------+
; Source assignments for ac_dac_ramp:ac_dac_ramp1 ;
+----------------+-------+------+-----------------+
; Assignment     ; Value ; From ; To              ;
+----------------+-------+------+-----------------+
; POWER_UP_LEVEL ; Low   ; -    ; ramp            ;
+----------------+-------+------+-----------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ac_test_pll:clk0|altpll:altpll_component ;
+-------------------------------+-------------+-----------------------------------------+
; Parameter Name                ; Value       ; Type                                    ;
+-------------------------------+-------------+-----------------------------------------+
; OPERATION_MODE                ; NORMAL      ; Untyped                                 ;
; PLL_TYPE                      ; AUTO        ; Untyped                                 ;
; QUALIFY_CONF_DONE             ; OFF         ; Untyped                                 ;
; COMPENSATE_CLOCK              ; CLK0        ; Untyped                                 ;
; SCAN_CHAIN                    ; LONG        ; Untyped                                 ;
; PRIMARY_CLOCK                 ; INCLK0      ; Untyped                                 ;
; INCLK0_INPUT_FREQUENCY        ; 40000       ; Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0           ; Untyped                                 ;
; GATE_LOCK_SIGNAL              ; NO          ; Untyped                                 ;
; GATE_LOCK_COUNTER             ; 0           ; Untyped                                 ;
; LOCK_HIGH                     ; 1           ; Untyped                                 ;
; LOCK_LOW                      ; 1           ; Untyped                                 ;
; VALID_LOCK_MULTIPLIER         ; 1           ; Untyped                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5           ; Untyped                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF         ; Untyped                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF         ; Untyped                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF         ; Untyped                                 ;
; SKIP_VCO                      ; OFF         ; Untyped                                 ;
; SWITCH_OVER_COUNTER           ; 0           ; Untyped                                 ;
; SWITCH_OVER_TYPE              ; AUTO        ; Untyped                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0     ; Untyped                                 ;
; BANDWIDTH                     ; 0           ; Untyped                                 ;
; BANDWIDTH_TYPE                ; AUTO        ; Untyped                                 ;
; SPREAD_FREQUENCY              ; 0           ; Integer                                 ;
; DOWN_SPREAD                   ; 0           ; Untyped                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF         ; Untyped                                 ;
; CLK5_MULTIPLY_BY              ; 1           ; Untyped                                 ;
; CLK4_MULTIPLY_BY              ; 1           ; Untyped                                 ;
; CLK3_MULTIPLY_BY              ; 1           ; Untyped                                 ;
; CLK2_MULTIPLY_BY              ; 1           ; Untyped                                 ;
; CLK1_MULTIPLY_BY              ; 1           ; Integer                                 ;
; CLK0_MULTIPLY_BY              ; 2           ; Integer                                 ;
; CLK5_DIVIDE_BY                ; 1           ; Untyped                                 ;
; CLK4_DIVIDE_BY                ; 1           ; Untyped                                 ;
; CLK3_DIVIDE_BY                ; 1           ; Untyped                                 ;
; CLK2_DIVIDE_BY                ; 1           ; Untyped                                 ;
; CLK1_DIVIDE_BY                ; 2           ; Integer                                 ;
; CLK0_DIVIDE_BY                ; 1           ; Integer                                 ;
; CLK5_PHASE_SHIFT              ; 0           ; Untyped                                 ;
; CLK4_PHASE_SHIFT              ; 0           ; Untyped                                 ;
; CLK3_PHASE_SHIFT              ; 0           ; Untyped                                 ;
; CLK2_PHASE_SHIFT              ; 0           ; Untyped                                 ;
; CLK1_PHASE_SHIFT              ; 0           ; Untyped                                 ;
; CLK0_PHASE_SHIFT              ; 0           ; Untyped                                 ;
; CLK5_TIME_DELAY               ; 0           ; Untyped                                 ;
; CLK4_TIME_DELAY               ; 0           ; Untyped                                 ;
; CLK3_TIME_DELAY               ; 0           ; Untyped                                 ;
; CLK2_TIME_DELAY               ; 0           ; Untyped                                 ;
; CLK1_TIME_DELAY               ; 0           ; Untyped                                 ;
; CLK0_TIME_DELAY               ; 0           ; Untyped                                 ;
; CLK5_DUTY_CYCLE               ; 50          ; Untyped                                 ;
; CLK4_DUTY_CYCLE               ; 50          ; Untyped                                 ;
; CLK3_DUTY_CYCLE               ; 50          ; Untyped                                 ;
; CLK2_DUTY_CYCLE               ; 50          ; Untyped                                 ;
; CLK1_DUTY_CYCLE               ; 50          ; Integer                                 ;
; CLK0_DUTY_CYCLE               ; 50          ; Integer                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1           ; Untyped                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1           ; Untyped                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1           ; Untyped                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1           ; Untyped                                 ;
; EXTCLK3_DIVIDE_BY             ; 1           ; Untyped                                 ;
; EXTCLK2_DIVIDE_BY             ; 1           ; Untyped                                 ;
; EXTCLK1_DIVIDE_BY             ; 1           ; Untyped                                 ;
; EXTCLK0_DIVIDE_BY             ; 1           ; Untyped                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0           ; Untyped                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0           ; Untyped                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0           ; Untyped                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0           ; Untyped                                 ;
; EXTCLK3_TIME_DELAY            ; 0           ; Untyped                                 ;
; EXTCLK2_TIME_DELAY            ; 0           ; Untyped                                 ;
; EXTCLK1_TIME_DELAY            ; 0           ; Untyped                                 ;
; EXTCLK0_TIME_DELAY            ; 0           ; Untyped                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50          ; Untyped                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50          ; Untyped                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50          ; Untyped                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50          ; Untyped                                 ;
; VCO_MULTIPLY_BY               ; 0           ; Untyped                                 ;
; VCO_DIVIDE_BY                 ; 0           ; Untyped                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0           ; Untyped                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0           ; Untyped                                 ;
; VCO_MIN                       ; 0           ; Untyped                                 ;
; VCO_MAX                       ; 0           ; Untyped                                 ;
; VCO_CENTER                    ; 0           ; Untyped                                 ;
; PFD_MIN                       ; 0           ; Untyped                                 ;
; PFD_MAX                       ; 0           ; Untyped                                 ;
; M_INITIAL                     ; 0           ; Untyped                                 ;
; M                             ; 0           ; Untyped                                 ;
; N                             ; 1           ; Untyped                                 ;
; M2                            ; 1           ; Untyped                                 ;
; N2                            ; 1           ; Untyped                                 ;
; SS                            ; 1           ; Untyped                                 ;
; C0_HIGH                       ; 0           ; Untyped                                 ;
; C1_HIGH                       ; 0           ; Untyped                                 ;
; C2_HIGH                       ; 0           ; Untyped                                 ;
; C3_HIGH                       ; 0           ; Untyped                                 ;
; C4_HIGH                       ; 0           ; Untyped                                 ;
; C5_HIGH                       ; 0           ; Untyped                                 ;
; C0_LOW                        ; 0           ; Untyped                                 ;
; C1_LOW                        ; 0           ; Untyped                                 ;
; C2_LOW                        ; 0           ; Untyped                                 ;
; C3_LOW                        ; 0           ; Untyped                                 ;
; C4_LOW                        ; 0           ; Untyped                                 ;
; C5_LOW                        ; 0           ; Untyped                                 ;
; C0_INITIAL                    ; 0           ; Untyped                                 ;
; C1_INITIAL                    ; 0           ; Untyped                                 ;
; C2_INITIAL                    ; 0           ; Untyped                                 ;
; C3_INITIAL                    ; 0           ; Untyped                                 ;
; C4_INITIAL                    ; 0           ; Untyped                                 ;
; C5_INITIAL                    ; 0           ; Untyped                                 ;
; C0_MODE                       ; BYPASS      ; Untyped                                 ;
; C1_MODE                       ; BYPASS      ; Untyped                                 ;
; C2_MODE                       ; BYPASS      ; Untyped                                 ;
; C3_MODE                       ; BYPASS      ; Untyped                                 ;
; C4_MODE                       ; BYPASS      ; Untyped                                 ;
; C5_MODE                       ; BYPASS      ; Untyped                                 ;
; C0_PH                         ; 0           ; Untyped                                 ;
; C1_PH                         ; 0           ; Untyped                                 ;
; C2_PH                         ; 0           ; Untyped                                 ;
; C3_PH                         ; 0           ; Untyped                                 ;
; C4_PH                         ; 0           ; Untyped                                 ;
; C5_PH                         ; 0           ; Untyped                                 ;
; L0_HIGH                       ; 1           ; Untyped                                 ;
; L1_HIGH                       ; 1           ; Untyped                                 ;
; G0_HIGH                       ; 1           ; Untyped                                 ;
; G1_HIGH                       ; 1           ; Untyped                                 ;
; G2_HIGH                       ; 1           ; Untyped                                 ;
; G3_HIGH                       ; 1           ; Untyped                                 ;
; E0_HIGH                       ; 1           ; Untyped                                 ;
; E1_HIGH                       ; 1           ; Untyped                                 ;
; E2_HIGH                       ; 1           ; Untyped                                 ;
; E3_HIGH                       ; 1           ; Untyped                                 ;
; L0_LOW                        ; 1           ; Untyped                                 ;
; L1_LOW                        ; 1           ; Untyped                                 ;
; G0_LOW                        ; 1           ; Untyped                                 ;
; G1_LOW                        ; 1           ; Untyped                                 ;
; G2_LOW                        ; 1           ; Untyped                                 ;
; G3_LOW                        ; 1           ; Untyped                                 ;
; E0_LOW                        ; 1           ; Untyped                                 ;
; E1_LOW                        ; 1           ; Untyped                                 ;
; E2_LOW                        ; 1           ; Untyped                                 ;
; E3_LOW                        ; 1           ; Untyped                                 ;
; L0_INITIAL                    ; 1           ; Untyped                                 ;
; L1_INITIAL                    ; 1           ; Untyped                                 ;
; G0_INITIAL                    ; 1           ; Untyped                                 ;
; G1_INITIAL                    ; 1           ; Untyped                                 ;
; G2_INITIAL                    ; 1           ; Untyped                                 ;
; G3_INITIAL                    ; 1           ; Untyped                                 ;
; E0_INITIAL                    ; 1           ; Untyped                                 ;
; E1_INITIAL                    ; 1           ; Untyped                                 ;
; E2_INITIAL                    ; 1           ; Untyped                                 ;
; E3_INITIAL                    ; 1           ; Untyped                                 ;
; L0_MODE                       ; BYPASS      ; Untyped                                 ;
; L1_MODE                       ; BYPASS      ; Untyped                                 ;
; G0_MODE                       ; BYPASS      ; Untyped                                 ;
; G1_MODE                       ; BYPASS      ; Untyped                                 ;
; G2_MODE                       ; BYPASS      ; Untyped                                 ;
; G3_MODE                       ; BYPASS      ; Untyped                                 ;
; E0_MODE                       ; BYPASS      ; Untyped                                 ;
; E1_MODE                       ; BYPASS      ; Untyped                                 ;
; E2_MODE                       ; BYPASS      ; Untyped                                 ;
; E3_MODE                       ; BYPASS      ; Untyped                                 ;
; L0_PH                         ; 0           ; Untyped                                 ;
; L1_PH                         ; 0           ; Untyped                                 ;
; G0_PH                         ; 0           ; Untyped                                 ;
; G1_PH                         ; 0           ; Untyped                                 ;
; G2_PH                         ; 0           ; Untyped                                 ;
; G3_PH                         ; 0           ; Untyped                                 ;
; E0_PH                         ; 0           ; Untyped                                 ;
; E1_PH                         ; 0           ; Untyped                                 ;
; E2_PH                         ; 0           ; Untyped                                 ;
; E3_PH                         ; 0           ; Untyped                                 ;
; M_PH                          ; 0           ; Untyped                                 ;
; C1_USE_CASC_IN                ; 0           ; Untyped                                 ;
; C2_USE_CASC_IN                ; 0           ; Untyped                                 ;
; C3_USE_CASC_IN                ; 0           ; Untyped                                 ;
; C4_USE_CASC_IN                ; 0           ; Untyped                                 ;
; C5_USE_CASC_IN                ; 0           ; Untyped                                 ;
; CLK0_COUNTER                  ; G0          ; Untyped                                 ;
; CLK1_COUNTER                  ; G0          ; Untyped                                 ;
; CLK2_COUNTER                  ; G0          ; Untyped                                 ;
; CLK3_COUNTER                  ; G0          ; Untyped                                 ;
; CLK4_COUNTER                  ; G0          ; Untyped                                 ;
; CLK5_COUNTER                  ; G0          ; Untyped                                 ;
; L0_TIME_DELAY                 ; 0           ; Untyped                                 ;
; L1_TIME_DELAY                 ; 0           ; Untyped                                 ;
; G0_TIME_DELAY                 ; 0           ; Untyped                                 ;
; G1_TIME_DELAY                 ; 0           ; Untyped                                 ;
; G2_TIME_DELAY                 ; 0           ; Untyped                                 ;
; G3_TIME_DELAY                 ; 0           ; Untyped                                 ;
; E0_TIME_DELAY                 ; 0           ; Untyped                                 ;
; E1_TIME_DELAY                 ; 0           ; Untyped                                 ;
; E2_TIME_DELAY                 ; 0           ; Untyped                                 ;
; E3_TIME_DELAY                 ; 0           ; Untyped                                 ;
; M_TIME_DELAY                  ; 0           ; Untyped                                 ;
; N_TIME_DELAY                  ; 0           ; Untyped                                 ;
; EXTCLK3_COUNTER               ; E3          ; Untyped                                 ;
; EXTCLK2_COUNTER               ; E2          ; Untyped                                 ;
; EXTCLK1_COUNTER               ; E1          ; Untyped                                 ;
; EXTCLK0_COUNTER               ; E0          ; Untyped                                 ;
; ENABLE0_COUNTER               ; L0          ; Untyped                                 ;
; ENABLE1_COUNTER               ; L0          ; Untyped                                 ;
; CHARGE_PUMP_CURRENT           ; 2           ; Untyped                                 ;
; LOOP_FILTER_R                 ;  1.000000   ; Untyped                                 ;
; LOOP_FILTER_C                 ; 5           ; Untyped                                 ;
; VCO_POST_SCALE                ; 0           ; Untyped                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0           ; Untyped                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0           ; Untyped                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0           ; Untyped                                 ;
; INTENDED_DEVICE_FAMILY        ; Stratix     ; Untyped                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_EXTCLKENA0               ; PORT_UNUSED ; Untyped                                 ;
; PORT_EXTCLKENA1               ; PORT_UNUSED ; Untyped                                 ;
; PORT_EXTCLKENA2               ; PORT_UNUSED ; Untyped                                 ;
; PORT_EXTCLKENA3               ; PORT_UNUSED ; Untyped                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_CLK0                     ; PORT_USED   ; Untyped                                 ;
; PORT_CLK1                     ; PORT_USED   ; Untyped                                 ;
; PORT_CLK2                     ; PORT_UNUSED ; Untyped                                 ;
; PORT_CLK3                     ; PORT_UNUSED ; Untyped                                 ;
; PORT_CLK4                     ; PORT_UNUSED ; Untyped                                 ;
; PORT_CLK5                     ; PORT_UNUSED ; Untyped                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED ; Untyped                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED ; Untyped                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED ; Untyped                                 ;
; PORT_SCLKOUT1                 ; PORT_UNUSED ; Untyped                                 ;
; PORT_SCLKOUT0                 ; PORT_UNUSED ; Untyped                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED ; Untyped                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_INCLK1                   ; PORT_UNUSED ; Untyped                                 ;
; PORT_INCLK0                   ; PORT_USED   ; Untyped                                 ;
; PORT_FBIN                     ; PORT_UNUSED ; Untyped                                 ;
; PORT_PLLENA                   ; PORT_UNUSED ; Untyped                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED ; Untyped                                 ;
; PORT_ARESET                   ; PORT_UNUSED ; Untyped                                 ;
; PORT_PFDENA                   ; PORT_UNUSED ; Untyped                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED ; Untyped                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED ; Untyped                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED ; Untyped                                 ;
; PORT_ENABLE0                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_ENABLE1                  ; PORT_UNUSED ; Untyped                                 ;
; PORT_LOCKED                   ; PORT_UNUSED ; Untyped                                 ;
; M_TEST_SOURCE                 ; 5           ; Untyped                                 ;
; C0_TEST_SOURCE                ; 5           ; Untyped                                 ;
; C1_TEST_SOURCE                ; 5           ; Untyped                                 ;
; C2_TEST_SOURCE                ; 5           ; Untyped                                 ;
; C3_TEST_SOURCE                ; 5           ; Untyped                                 ;
; C4_TEST_SOURCE                ; 5           ; Untyped                                 ;
; C5_TEST_SOURCE                ; 5           ; Untyped                                 ;
; DEVICE_FAMILY                 ; Stratix     ; Untyped                                 ;
; AUTO_CARRY_CHAINS             ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS          ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS           ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF         ; IGNORE_CASCADE                          ;
+-------------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|counter:sample_counter ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; max            ; 4339  ; Integer                                                 ;
; step_size      ; 1     ; Integer                                                 ;
; wrap_around    ; '0'   ; Enumerated                                              ;
; up_counter     ; '1'   ; Enumerated                                              ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_sample ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 3     ; Integer                                              ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|shift_reg:rx_buffer ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 10    ; Integer                                              ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_rx:rx0|reg:data_buffer ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 8     ; Integer                                          ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|counter:bit_counter ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; max            ; 4339  ; Integer                                              ;
; step_size      ; 1     ; Integer                                              ;
; wrap_around    ; '0'   ; Enumerated                                           ;
; up_counter     ; '1'   ; Enumerated                                           ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_width     ; 8     ; Integer                                           ;
; addr_width     ; 6     ; Integer                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage ;
+------------------------------------+-----------------+---------------------------------------------+
; Parameter Name                     ; Value           ; Type                                        ;
+------------------------------------+-----------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                              ;
; OPERATION_MODE                     ; DUAL_PORT       ; Untyped                                     ;
; WIDTH_A                            ; 8               ; Integer                                     ;
; WIDTHAD_A                          ; 6               ; Integer                                     ;
; NUMWORDS_A                         ; 1               ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                     ;
; WIDTH_B                            ; 8               ; Integer                                     ;
; WIDTHAD_B                          ; 6               ; Integer                                     ;
; NUMWORDS_B                         ; 1               ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1          ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1               ; Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1               ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                     ;
; BYTE_SIZE                          ; 8               ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                     ;
; INIT_FILE                          ; UNUSED          ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL          ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL          ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL          ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL          ; Untyped                                     ;
; DEVICE_FAMILY                      ; Stratix         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_7nb1 ; Untyped                                     ;
+------------------------------------+-----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer ;
+------------------------+-------------------+---------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                    ;
+------------------------+-------------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                          ;
; LPM_WIDTH              ; 6                 ; Integer                                                 ;
; LPM_DIRECTION          ; UP                ; Untyped                                                 ;
; LPM_MODULUS            ; 0                 ; Untyped                                                 ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                 ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                 ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                 ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                 ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                      ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                      ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                 ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                 ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                 ;
; CBXI_PARAMETER         ; cntr_g1g          ; Untyped                                                 ;
+------------------------+-------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|fifo:data_buffer|lpm_counter:read_pointer ;
+------------------------+-------------------+--------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                   ;
+------------------------+-------------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                         ;
; LPM_WIDTH              ; 6                 ; Integer                                                ;
; LPM_DIRECTION          ; UP                ; Untyped                                                ;
; LPM_MODULUS            ; 0                 ; Untyped                                                ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                ;
; DEVICE_FAMILY          ; Stratix           ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                     ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                     ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                ;
; CBXI_PARAMETER         ; cntr_g1g          ; Untyped                                                ;
+------------------------+-------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_tx:tx0|shift_reg:tx_buffer ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 10    ; Integer                                              ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:cmdchar1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 8     ; Integer                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:cmdchar2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 8     ; Integer                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:tx_char_counter ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; max            ; 70    ; Integer                                     ;
; step_size      ; 1     ; Integer                                     ;
; wrap_around    ; '0'   ; Enumerated                                  ;
; up_counter     ; '1'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Aug 02 15:38:15 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ac_test -c ac_test
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/command_pack.vhd
    Info: Found design unit 1: command_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/general_pack.vhd
    Info: Found design unit 1: general_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/wishbone_pack.vhd
    Info: Found design unit 1: wishbone_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/data_types_pack.vhd
    Info: Found design unit 1: data_types_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/components/source/rtl/component_pack.vhd
    Info: Found design unit 1: component_pack
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter.vhd
    Info: Found design unit 1: counter-behav
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/reg.vhd
    Info: Found design unit 1: reg-behav
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/shift_reg.vhd
    Info: Found design unit 1: shift_reg-behav
    Info: Found entity 1: shift_reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/fifo.vhd
    Info: Found design unit 1: fifo-rtl
    Info: Found entity 1: fifo
Info: Found 2 design units, including 0 entities, in source file ../../../all_cards/async/source/rtl/ascii_pack.vhd
    Info: Found design unit 1: ascii_pack
    Info: Found design unit 2: ascii_pack-body
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/rs232_rx.vhd
    Info: Found design unit 1: rs232_rx-rtl
    Info: Found entity 1: rs232_rx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/rs232_tx.vhd
    Info: Found design unit 1: rs232_tx-rtl
    Info: Found entity 1: rs232_tx
Info: Found 2 design units, including 1 entities, in source file ../source/ac_dac_ctrl_test.vhd
    Info: Found design unit 1: ac_dac_ctrl_test-rtl
    Info: Found entity 1: ac_dac_ctrl_test
Info: Found 2 design units, including 1 entities, in source file ../source/ac_dac_ramp.vhd
    Info: Found design unit 1: ac_dac_ramp-rtl
    Info: Found entity 1: ac_dac_ramp
Info: Found 2 design units, including 1 entities, in source file ../source/ac_test_pll.vhd
    Info: Found design unit 1: ac_test_pll-SYN
    Info: Found entity 1: ac_test_pll
Info: Found 2 design units, including 1 entities, in source file ../source/ac_test.vhd
    Info: Found design unit 1: ac_test-rtl
    Info: Found entity 1: ac_test
Info: Elaborating entity "ac_test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ac_test.vhd(149): object "cmd1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ac_test.vhd(150): object "cmd2" assigned a value but never read
Warning (10492): VHDL Process Statement warning at ac_test.vhd(410): signal "ramp_enabled" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at ac_test.vhd(501): signal "ramp_msg" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Info: Elaborating entity "ac_test_pll" for hierarchy "ac_test_pll:clk0"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "ac_test_pll:clk0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "ac_test_pll:clk0|altpll:altpll_component"
Info: Elaborating entity "rs232_rx" for hierarchy "rs232_rx:rx0"
Info: Elaborating entity "counter" for hierarchy "rs232_rx:rx0|counter:sample_counter"
Info: Elaborating entity "shift_reg" for hierarchy "rs232_rx:rx0|shift_reg:rx_sample"
Info: Elaborating entity "shift_reg" for hierarchy "rs232_rx:rx0|shift_reg:rx_buffer"
Info: Elaborating entity "reg" for hierarchy "rs232_rx:rx0|reg:data_buffer"
Info: Elaborating entity "rs232_tx" for hierarchy "rs232_tx:tx0"
Info: Elaborating entity "fifo" for hierarchy "rs232_tx:tx0|fifo:data_buffer"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage"
Info: Elaborated megafunction instantiation "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7nb1.tdf
    Info: Found entity 1: altsyncram_7nb1
Info: Elaborating entity "altsyncram_7nb1" for hierarchy "rs232_tx:tx0|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_7nb1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus60/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Elaborating entity "lpm_counter" for hierarchy "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer"
Info: Elaborated megafunction instantiation "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer"
Info: Found 1 design units, including 1 entities, in source file db/cntr_g1g.tdf
    Info: Found entity 1: cntr_g1g
Info: Elaborating entity "cntr_g1g" for hierarchy "rs232_tx:tx0|fifo:data_buffer|lpm_counter:write_pointer|cntr_g1g:auto_generated"
Info: Elaborating entity "counter" for hierarchy "counter:tx_char_counter"
Info: Elaborating entity "ac_dac_ctrl_test" for hierarchy "ac_dac_ctrl_test:ac_dac_fix"
Info: Elaborating entity "ac_dac_ramp" for hierarchy "ac_dac_ramp:ac_dac_ramp1"
Info: State machine "|ac_test|pres_state" contains 10 states
Info: State machine "|ac_test|rs232_tx:tx0|pres_state" contains 4 states
Info: State machine "|ac_test|rs232_rx:rx0|pres_state" contains 3 states
Info: Selected Auto state machine encoding method for state machine "|ac_test|pres_state"
Info: Encoding result for state machine "|ac_test|pres_state"
    Info: Completed encoding using 10 state bits
        Info: Encoded state bit "pres_state.wait_dac_done"
        Info: Encoded state bit "pres_state.ramp_dac_test"
        Info: Encoded state bit "pres_state.ramp_off_msg"
        Info: Encoded state bit "pres_state.fixed_dac_test"
        Info: Encoded state bit "pres_state.rx_cmd2"
        Info: Encoded state bit "pres_state.rx_cmd1"
        Info: Encoded state bit "pres_state.tx_error"
        Info: Encoded state bit "pres_state.tx_idle"
        Info: Encoded state bit "pres_state.tx_reset"
        Info: Encoded state bit "pres_state.reset"
    Info: State "|ac_test|pres_state.reset" uses code string "0000000000"
    Info: State "|ac_test|pres_state.tx_reset" uses code string "0000000011"
    Info: State "|ac_test|pres_state.tx_idle" uses code string "0000000101"
    Info: State "|ac_test|pres_state.tx_error" uses code string "0000001001"
    Info: State "|ac_test|pres_state.rx_cmd1" uses code string "0000010001"
    Info: State "|ac_test|pres_state.rx_cmd2" uses code string "0000100001"
    Info: State "|ac_test|pres_state.fixed_dac_test" uses code string "0001000001"
    Info: State "|ac_test|pres_state.ramp_off_msg" uses code string "0010000001"
    Info: State "|ac_test|pres_state.ramp_dac_test" uses code string "0100000001"
    Info: State "|ac_test|pres_state.wait_dac_done" uses code string "1000000001"
Info: Selected Auto state machine encoding method for state machine "|ac_test|rs232_tx:tx0|pres_state"
Info: Encoding result for state machine "|ac_test|rs232_tx:tx0|pres_state"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "rs232_tx:tx0|pres_state.done"
        Info: Encoded state bit "rs232_tx:tx0|pres_state.send"
        Info: Encoded state bit "rs232_tx:tx0|pres_state.setup"
        Info: Encoded state bit "rs232_tx:tx0|pres_state.idle"
    Info: State "|ac_test|rs232_tx:tx0|pres_state.idle" uses code string "0000"
    Info: State "|ac_test|rs232_tx:tx0|pres_state.setup" uses code string "0011"
    Info: State "|ac_test|rs232_tx:tx0|pres_state.send" uses code string "0101"
    Info: State "|ac_test|rs232_tx:tx0|pres_state.done" uses code string "1001"
Info: Selected Auto state machine encoding method for state machine "|ac_test|rs232_rx:rx0|pres_state"
Info: Encoding result for state machine "|ac_test|rs232_rx:rx0|pres_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "rs232_rx:rx0|pres_state.ready"
        Info: Encoded state bit "rs232_rx:rx0|pres_state.recv"
        Info: Encoded state bit "rs232_rx:rx0|pres_state.idle"
    Info: State "|ac_test|rs232_rx:rx0|pres_state.idle" uses code string "000"
    Info: State "|ac_test|rs232_rx:rx0|pres_state.recv" uses code string "011"
    Info: State "|ac_test|rs232_rx:rx0|pres_state.ready" uses code string "101"
Info: Implemented 701 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 196 output pins
    Info: Implemented 493 logic cells
    Info: Implemented 8 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Processing ended: Wed Aug 02 15:38:26 2006
    Info: Elapsed time: 00:00:12


