/*
 * s2lp_reg.h
 *
 *  Created on: 28 apr. 2020
 *      Author: Ludo
 */

#ifndef S2LP_REG_H
#define S2LP_REG_H

/*** S2LP commands list ***/

typedef enum {
	S2LP_CMD_TX = 0x60,
	S2LP_CMD_RX,
	S2LP_CMD_READY,
	S2LP_CMD_STANDBY,
	S2LP_CMD_SLEEP,
	S2LP_CMD_LOCKRX,
	S2LP_CMD_LOCKTX,
	S2LP_CMD_SABORT,
	S2LP_CMD_LDC_RELOAD,
	S2LP_CMD_SRES,
	S2LP_CMD_FLUSHRXFIFO,
	S2LP_CMD_FLUSHTXFIFO,
	S2LP_CMD_SEQUENCE_UPDATE
} S2LP_command_t;

/*** S2LP registers definition ***/

#define S2LP_REG_GPIO0_CONF			0x00
#define S2LP_REG_GPIO1_CONF			0x01
#define S2LP_REG_GPIO2_CONF			0x02
#define S2LP_REG_GPIO3_CONF			0x03
#define S2LP_REG_SYNT3				0x05
#define S2LP_REG_SYNT2				0x06
#define S2LP_REG_SYNT1				0x07
#define S2LP_REG_SYNT0				0x08
#define S2LP_REG_IF_OFFSET_ANA		0x09
#define S2LP_REG_IF_OFFSET_DIG		0x0A
#define S2LP_REG_CHSPACE			0x0C
#define S2LP_REG_CHNUM				0x0D
#define S2LP_REG_MOD4				0x0E
#define S2LP_REG_MOD3				0x0F
#define S2LP_REG_MOD2				0x10
#define S2LP_REG_MOD1				0x11
#define S2LP_REG_MOD0				0x12
#define S2LP_REG_CHFLT				0x13
#define S2LP_REG_AFC2				0x14
#define S2LP_REG_AFC1				0x15
#define S2LP_REG_AFC0				0x16
#define S2LP_REG_RSSI_FLT			0x17
#define S2LP_REG_RSSI_TH			0x18
#define S2LP_REG_AGCCTRL4			0x1A
#define S2LP_REG_AGCCTRL3			0x1B
#define S2LP_REG_AGCCTRL2			0x1C
#define S2LP_REG_AGCCTRL1			0x1D
#define S2LP_REG_AGCCTRL0			0x1E
#define S2LP_REG_ANT_SELECT_CONF	0x1F
#define S2LP_REG_CLOCKREC2			0x20
#define S2LP_REG_CLOCKREC1			0x21
#define S2LP_REG_PCKTCTRL6			0x2B
#define S2LP_REG_PCKTCTRL5			0x2C
#define S2LP_REG_PCKTCTRL4			0x2D
#define S2LP_REG_PCKTCTRL3			0x2E
#define S2LP_REG_PCKTCTRL2			0x2F
#define S2LP_REG_PCKTCTRL1			0x30
#define S2LP_REG_PCKTLEN1			0x31
#define S2LP_REG_PCKTLEN0			0x32
#define S2LP_REG_SYNC3				0x33
#define S2LP_REG_SYNC2				0x34
#define S2LP_REG_SYNC1				0x35
#define S2LP_REG_SYNC0				0x36
#define S2LP_REG_QI					0x37
#define S2LP_REG_PCKT_PSTMLB		0x38
#define S2LP_REG_PROTOCOL2			0x39
#define S2LP_REG_PROTOCOL1			0x3A
#define S2LP_REG_PROTOCOL0			0x3B
#define S2LP_REG_FIFO_CONFIG3		0x3C
#define S2LP_REG_FIFO_CONFIG2		0x3D
#define S2LP_REG_FIFO_CONFIG1		0x3E
#define S2LP_REG_FIFO_CONFIG0		0x3F
#define S2LP_REG_PCKT_FLT_OPTIONS	0x40
#define S2LP_REG_PCKT_FLT_GOALS4	0x41
#define S2LP_REG_PCKT_FLT_GOALS3	0x42
#define S2LP_REG_PCKT_FLT_GOALS2	0x43
#define S2LP_REG_PCKT_FLT_GOALS1	0x44
#define S2LP_REG_PCKT_FLT_GOALS0	0x45
#define S2LP_REG_TIMERS5			0x46
#define S2LP_REG_TIMERS4			0x47
#define S2LP_REG_TIMERS3			0x48
#define S2LP_REG_TIMERS2			0x49
#define S2LP_REG_TIMERS1			0x4A
#define S2LP_REG_TIMERS0			0x4B
#define S2LP_REG_CSMA_CONF3			0x4C
#define S2LP_REG_CSMA_CONF2			0x4D
#define S2LP_REG_CSMA_CONF1			0x4E
#define S2LP_REG_CSMA_CONF0			0x4F
#define S2LP_REG_IRQ_MASK3			0x50
#define S2LP_REG_IRQ_MASK2			0x51
#define S2LP_REG_IRQ_MASK1			0x52
#define S2LP_REG_IRQ_MASK0			0x53
#define S2LP_REG_FAST_RX_TIMER		0x54
#define S2LP_REG_PA_POWER8			0x5A
#define S2LP_REG_PA_POWER7			0x5B
#define S2LP_REG_PA_POWER6			0x5C
#define S2LP_REG_PA_POWER5			0x5D
#define S2LP_REG_PA_POWER4			0x5E
#define S2LP_REG_PA_POWER3			0x5F
#define S2LP_REG_PA_POWER2			0x60
#define S2LP_REG_PA_POWER1			0x61
#define S2LP_REG_PA_POWER0			0x62
#define S2LP_REG_PA_CONFIG1			0x63
#define S2LP_REG_PA_CONFIG0			0x64
#define S2LP_REG_SYNTH_CONFIG2		0x65
#define S2LP_REG_VCO_CONFIG			0x68
#define S2LP_REG_VCO_CALIBR_IN2		0x69
#define S2LP_REG_VCO_CALIBR_IN1		0x6A
#define S2LP_REG_VCO_CALIBR_IN0		0x6B
#define S2LP_REG_XO_RCO_CONF1		0x6C
#define S2LP_REG_XO_RCO_CONF0		0x6D
#define S2LP_REG_RCO_CALIBR_CONF3	0x6E
#define S2LP_REG_RCO_CALIBR_CONF2	0x6F
#define S2LP_REG_PM_CONF4			0x75
#define S2LP_REG_PM_CONF3			0x76
#define S2LP_REG_PM_CONF2			0x77
#define S2LP_REG_PM_CONF1			0x78
#define S2LP_REG_PM_CONF0			0x79
#define S2LP_REG_MC_STATE1			0x8D
#define S2LP_REG_MC_STATE0			0x8E
#define S2LP_REG_TX_FIFO_STATUS		0x8F
#define S2LP_REG_RX_FIFO_STATUS		0x90
#define S2LP_REG_RCO_CALIBR_OUT4	0x94
#define S2LP_REG_RCO_CALIBR_OUT3	0x95
#define S2LP_REG_VCO_CALIBR_OUT1	0x99
#define S2LP_REG_VCO_CALIBR_OUT0	0x9A
#define S2LP_REG_TX_PCKT_INFO		0x9C
#define S2LP_REG_RX_PCKT_INFO		0x9D
#define S2LP_REG_AFC_CORR			0x9E
#define S2LP_REG_LINK_QUALIF2		0x9F
#define S2LP_REG_LINK_QUALIF1		0xA0
#define S2LP_REG_RSSI_LEVEL			0xA2
#define S2LP_REG_RX_PCKT_LEN1		0xA4
#define S2LP_REG_RX_PCKT_LEN0		0xA5
#define S2LP_REG_CRC_FIELD3			0xA6
#define S2LP_REG_CRC_FIELD2			0xA7
#define S2LP_REG_CRC_FIELD1			0xA8
#define S2LP_REG_CRC_FIELD0			0xA9
#define S2LP_REG_RX_ADDRE_FIELD1	0xAA
#define S2LP_REG_RX_ADDRE_FIELD0	0xAB
#define S2LP_REG_RSSI_LEVEL_RUN		0xEF
#define S2LP_REG_DEVICE_INFO1		0xF0
#define S2LP_REG_DEVICE_INFO0		0xF1
#define S2LP_REG_IRQ_STATUS3		0xFA
#define S2LP_REG_IRQ_STATUS2		0xFB
#define S2LP_REG_IRQ_STATUS1		0xFC
#define S2LP_REG_IRQ_STATUS0		0xFD
#define S2LP_REG_FIFO				0xFF

#endif /* REGISTERS_S2LP_REG_H_ */
