#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 16 20:35:10 2024
# Process ID: 22408
# Current directory: C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.runs/synth_1
# Command line: vivado.exe -log Pipelined_Multiplier.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pipelined_Multiplier.tcl
# Log file: C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.runs/synth_1/Pipelined_Multiplier.vds
# Journal file: C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Pipelined_Multiplier.tcl -notrace
Command: synth_design -top Pipelined_Multiplier -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20320 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 454.949 ; gain = 95.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pipelined_Multiplier' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:21]
INFO: [Synth 8-3491] module 'synch_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/synch_FA.vhd:13' bound to instance 'FA0' of component 'synch_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:68]
INFO: [Synth 8-638] synthesizing module 'synch_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/synch_FA.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'synch_FA' (1#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/synch_FA.vhd:23]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'regZ0' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:73]
INFO: [Synth 8-638] synthesizing module 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'depth_reg' (2#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'regZ1' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:77]
INFO: [Synth 8-638] synthesizing module 'depth_reg__parameterized1' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'depth_reg__parameterized1' (2#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'reg0' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:84]
INFO: [Synth 8-638] synthesizing module 'depth_reg__parameterized3' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
	Parameter N bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'depth_reg__parameterized3' (2#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'custom_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:7' bound to instance 'FA1' of component 'custom_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:88]
INFO: [Synth 8-638] synthesizing module 'custom_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:21]
	Parameter N bound to: 0 - type: integer 
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'reg0' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:49]
INFO: [Synth 8-3491] module 'synch_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/synch_FA.vhd:13' bound to instance 'FA' of component 'synch_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'custom_FA' (3#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:21]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'reg1' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:97]
INFO: [Synth 8-638] synthesizing module 'depth_reg__parameterized5' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'depth_reg__parameterized5' (3#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'custom_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:7' bound to instance 'FA2' of component 'custom_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:101]
INFO: [Synth 8-638] synthesizing module 'custom_FA__parameterized1' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:21]
	Parameter N bound to: 1 - type: integer 
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'reg0' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:49]
INFO: [Synth 8-3491] module 'synch_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/synch_FA.vhd:13' bound to instance 'FA' of component 'synch_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'custom_FA__parameterized1' (3#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:21]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'custom_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:7' bound to instance 'FA3' of component 'custom_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:106]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'regZ2' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:111]
INFO: [Synth 8-638] synthesizing module 'depth_reg__parameterized7' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'depth_reg__parameterized7' (3#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'custom_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:7' bound to instance 'FA4' of component 'custom_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:116]
INFO: [Synth 8-638] synthesizing module 'custom_FA__parameterized3' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:21]
	Parameter N bound to: 2 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'reg0' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:49]
INFO: [Synth 8-638] synthesizing module 'depth_reg__parameterized9' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'depth_reg__parameterized9' (3#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
INFO: [Synth 8-3491] module 'synch_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/synch_FA.vhd:13' bound to instance 'FA' of component 'synch_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'custom_FA__parameterized3' (3#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:21]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'custom_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:7' bound to instance 'FA5' of component 'custom_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:121]
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'reg2' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:127]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'custom_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:7' bound to instance 'FA6' of component 'custom_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:132]
INFO: [Synth 8-638] synthesizing module 'custom_FA__parameterized5' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:21]
	Parameter N bound to: 3 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'reg0' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:49]
INFO: [Synth 8-638] synthesizing module 'depth_reg__parameterized11' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'depth_reg__parameterized11' (3#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
INFO: [Synth 8-3491] module 'synch_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/synch_FA.vhd:13' bound to instance 'FA' of component 'synch_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'custom_FA__parameterized5' (3#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:21]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'custom_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:7' bound to instance 'FA7' of component 'custom_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:137]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'regZ3' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:143]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'custom_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:7' bound to instance 'FA8' of component 'custom_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:147]
INFO: [Synth 8-638] synthesizing module 'custom_FA__parameterized7' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:21]
	Parameter N bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'reg0' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:49]
INFO: [Synth 8-3491] module 'synch_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/synch_FA.vhd:13' bound to instance 'FA' of component 'synch_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'custom_FA__parameterized7' (3#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:21]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'custom_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:7' bound to instance 'FA9' of component 'custom_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:152]
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'reg3' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:158]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'regZ4' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:163]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'custom_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:7' bound to instance 'FA10' of component 'custom_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:168]
INFO: [Synth 8-638] synthesizing module 'custom_FA__parameterized9' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:21]
	Parameter N bound to: 5 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'reg0' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:49]
INFO: [Synth 8-638] synthesizing module 'depth_reg__parameterized13' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'depth_reg__parameterized13' (3#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:23]
INFO: [Synth 8-3491] module 'synch_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/synch_FA.vhd:13' bound to instance 'FA' of component 'synch_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'custom_FA__parameterized9' (3#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:21]
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'regZ5' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:174]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'custom_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:7' bound to instance 'FA11' of component 'custom_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:178]
INFO: [Synth 8-638] synthesizing module 'custom_FA__parameterized11' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:21]
	Parameter N bound to: 6 - type: integer 
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'depth_reg' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/depth_reg.vhd:13' bound to instance 'reg0' of component 'depth_reg' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:49]
INFO: [Synth 8-3491] module 'synch_FA' declared at 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/synch_FA.vhd:13' bound to instance 'FA' of component 'synch_FA' [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'custom_FA__parameterized11' (3#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/custom_FA.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Pipelined_Multiplier' (4#1) [C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.srcs/sources_1/new/Pipelined_Multiplier.vhd:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 511.449 ; gain = 152.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 511.449 ; gain = 152.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 511.449 ; gain = 152.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 511.449 ; gain = 152.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 49    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module synch_FA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module depth_reg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module depth_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module depth_reg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module depth_reg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module depth_reg__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module depth_reg__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module depth_reg__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module depth_reg__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 643.098 ; gain = 283.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 643.098 ; gain = 283.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 644.645 ; gain = 285.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 644.645 ; gain = 285.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 644.645 ; gain = 285.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 644.645 ; gain = 285.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 644.645 ; gain = 285.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 644.645 ; gain = 285.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 644.645 ; gain = 285.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Pipelined_Multiplier | regZ0/Dout_reg     | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Pipelined_Multiplier | regZ1/Dout_reg     | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Pipelined_Multiplier | regZ2/Dout_reg     | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Pipelined_Multiplier | regZ3/Dout_reg     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Pipelined_Multiplier | FA6/reg0/Dout_reg  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Pipelined_Multiplier | FA7/reg0/Dout_reg  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Pipelined_Multiplier | FA8/reg0/Dout_reg  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Pipelined_Multiplier | FA9/reg0/Dout_reg  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Pipelined_Multiplier | FA10/reg0/Dout_reg | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Pipelined_Multiplier | FA11/reg0/Dout_reg | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT2   |    30|
|3     |LUT3   |    16|
|4     |LUT4   |     2|
|5     |SRL16E |    10|
|6     |FDCE   |    57|
|7     |FDRE   |    10|
|8     |IBUF   |    10|
|9     |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------------------+------+
|      |Instance |Module                        |Cells |
+------+---------+------------------------------+------+
|1     |top      |                              |   144|
|2     |  FA0    |synch_FA                      |     4|
|3     |  FA1    |custom_FA                     |     7|
|4     |    FA   |synch_FA_26                   |     5|
|5     |    reg0 |depth_reg__parameterized3_27  |     2|
|6     |  FA10   |custom_FA__parameterized9     |     9|
|7     |    FA   |synch_FA_25                   |     4|
|8     |    reg0 |depth_reg__parameterized13    |     5|
|9     |  FA11   |custom_FA__parameterized11    |     7|
|10    |    FA   |synch_FA_23                   |     2|
|11    |    reg0 |depth_reg__parameterized1_24  |     5|
|12    |  FA2    |custom_FA__parameterized1     |     7|
|13    |    FA   |synch_FA_21                   |     4|
|14    |    reg0 |depth_reg__parameterized5_22  |     3|
|15    |  FA3    |custom_FA__parameterized1_0   |     7|
|16    |    FA   |synch_FA_19                   |     3|
|17    |    reg0 |depth_reg__parameterized5_20  |     4|
|18    |  FA4    |custom_FA__parameterized3     |     6|
|19    |    FA   |synch_FA_17                   |     2|
|20    |    reg0 |depth_reg__parameterized9_18  |     4|
|21    |  FA5    |custom_FA__parameterized3_1   |     9|
|22    |    FA   |synch_FA_15                   |     5|
|23    |    reg0 |depth_reg__parameterized9_16  |     4|
|24    |  FA6    |custom_FA__parameterized5     |     9|
|25    |    FA   |synch_FA_13                   |     4|
|26    |    reg0 |depth_reg__parameterized11_14 |     5|
|27    |  FA7    |custom_FA__parameterized5_2   |     9|
|28    |    FA   |synch_FA_12                   |     3|
|29    |    reg0 |depth_reg__parameterized11    |     6|
|30    |  FA8    |custom_FA__parameterized7     |     7|
|31    |    FA   |synch_FA_10                   |     2|
|32    |    reg0 |depth_reg__parameterized7_11  |     5|
|33    |  FA9    |custom_FA__parameterized7_3   |     9|
|34    |    FA   |synch_FA_8                    |     4|
|35    |    reg0 |depth_reg__parameterized7_9   |     5|
|36    |  reg0   |depth_reg__parameterized3     |     2|
|37    |  reg1   |depth_reg__parameterized5     |     3|
|38    |  reg2   |depth_reg__parameterized3_4   |     1|
|39    |  reg3   |depth_reg__parameterized3_5   |     1|
|40    |  regZ0  |depth_reg                     |    12|
|41    |  regZ1  |depth_reg__parameterized1     |     5|
|42    |  regZ2  |depth_reg__parameterized7     |     4|
|43    |  regZ3  |depth_reg__parameterized9     |     4|
|44    |  regZ4  |depth_reg__parameterized5_6   |     2|
|45    |  regZ5  |depth_reg__parameterized3_7   |     1|
+------+---------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 644.645 ; gain = 285.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 644.645 ; gain = 285.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 644.645 ; gain = 285.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 759.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 759.223 ; gain = 412.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 759.223 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/giorg/.Xilinx/Projects/Pipeline_Technique/Pipeline_Technique/Pipeline_Technique.runs/synth_1/Pipelined_Multiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pipelined_Multiplier_utilization_synth.rpt -pb Pipelined_Multiplier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 20:35:31 2024...
