Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Oct 19 22:29:05 2024
| Host         : DESKTOP-946HOG3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: reset_in (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_in (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut2/stop_flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.445        0.000                      0                  158        0.169        0.000                      0                  158        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.445        0.000                      0                  158        0.169        0.000                      0                  158        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 uut2/FSM_sequential_data_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.053ns (24.878%)  route 3.180ns (75.122%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.555     5.077    uut2/clock_in_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  uut2/FSM_sequential_data_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.478     5.555 f  uut2/FSM_sequential_data_counter_reg[2]/Q
                         net (fo=12, routed)          0.890     6.445    uut2/data_counter__0[2]
    SLICE_X9Y28          LUT3 (Prop_lut3_I2_O)        0.301     6.746 r  uut2/tx_data[6]_i_4/O
                         net (fo=9, routed)           0.859     7.605    uut2/tx_data[6]_i_4_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.729 r  uut2/tx_data[3]_i_2/O
                         net (fo=1, routed)           0.830     8.559    uut2/tx_data[3]_i_2_n_0
    SLICE_X8Y29          LUT4 (Prop_lut4_I3_O)        0.150     8.709 r  uut2/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.600     9.309    uut2/tx_data[3]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  uut2/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.439    14.782    uut2/clock_in_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  uut2/tx_data_reg[3]/C
                         clock pessimism              0.259    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y30          FDRE (Setup_fdre_C_D)       -0.251    14.754    uut2/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 uut2/mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/index_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.257ns (30.587%)  route 2.853ns (69.413%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.556     5.078    uut2/clock_in_IBUF_BUFG
    SLICE_X12Y29         FDRE                                         r  uut2/mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  uut2/mem_addr_reg[2]/Q
                         net (fo=4, routed)           0.982     6.537    uut2/mem_addr[2]
    SLICE_X10Y29         LUT4 (Prop_lut4_I0_O)        0.295     6.832 f  uut2/FSM_sequential_data_counter[3]_i_5/O
                         net (fo=2, routed)           0.825     7.658    uut2/FSM_sequential_data_counter[3]_i_5_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.152     7.810 r  uut2/index_counter[3]_i_4/O
                         net (fo=3, routed)           0.526     8.335    uut2/index_counter[3]_i_4_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.332     8.667 r  uut2/index_counter[3]_i_1/O
                         net (fo=4, routed)           0.520     9.187    uut2/index_counter0
    SLICE_X9Y27          FDRE                                         r  uut2/index_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.436    14.779    uut2/clock_in_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  uut2/index_counter_reg[0]/C
                         clock pessimism              0.259    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.797    uut2/index_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 uut2/mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/index_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.257ns (30.587%)  route 2.853ns (69.413%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.556     5.078    uut2/clock_in_IBUF_BUFG
    SLICE_X12Y29         FDRE                                         r  uut2/mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  uut2/mem_addr_reg[2]/Q
                         net (fo=4, routed)           0.982     6.537    uut2/mem_addr[2]
    SLICE_X10Y29         LUT4 (Prop_lut4_I0_O)        0.295     6.832 f  uut2/FSM_sequential_data_counter[3]_i_5/O
                         net (fo=2, routed)           0.825     7.658    uut2/FSM_sequential_data_counter[3]_i_5_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.152     7.810 r  uut2/index_counter[3]_i_4/O
                         net (fo=3, routed)           0.526     8.335    uut2/index_counter[3]_i_4_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.332     8.667 r  uut2/index_counter[3]_i_1/O
                         net (fo=4, routed)           0.520     9.187    uut2/index_counter0
    SLICE_X9Y27          FDRE                                         r  uut2/index_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.436    14.779    uut2/clock_in_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  uut2/index_counter_reg[3]/C
                         clock pessimism              0.259    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.797    uut2/index_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 uut2/baud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/baud_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.828ns (22.225%)  route 2.898ns (77.775%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.615     5.137    uut2/clock_in_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  uut2/baud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     5.593 f  uut2/baud_counter_reg[4]/Q
                         net (fo=2, routed)           0.821     6.414    uut2/baud_counter[4]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.124     6.538 f  uut2/baud_counter[31]_i_7/O
                         net (fo=1, routed)           0.402     6.940    uut2/baud_counter[31]_i_7_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124     7.064 f  uut2/baud_counter[31]_i_3/O
                         net (fo=2, routed)           0.634     7.698    uut2/baud_counter[31]_i_3_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124     7.822 r  uut2/baud_counter[31]_i_1/O
                         net (fo=31, routed)          1.040     8.862    uut2/baud_counter[31]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  uut2/baud_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.852    uut2/clock_in_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  uut2/baud_counter_reg[29]/C
                         clock pessimism              0.272    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    14.659    uut2/baud_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 uut2/baud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/baud_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.828ns (22.225%)  route 2.898ns (77.775%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.615     5.137    uut2/clock_in_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  uut2/baud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     5.593 f  uut2/baud_counter_reg[4]/Q
                         net (fo=2, routed)           0.821     6.414    uut2/baud_counter[4]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.124     6.538 f  uut2/baud_counter[31]_i_7/O
                         net (fo=1, routed)           0.402     6.940    uut2/baud_counter[31]_i_7_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124     7.064 f  uut2/baud_counter[31]_i_3/O
                         net (fo=2, routed)           0.634     7.698    uut2/baud_counter[31]_i_3_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124     7.822 r  uut2/baud_counter[31]_i_1/O
                         net (fo=31, routed)          1.040     8.862    uut2/baud_counter[31]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  uut2/baud_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.852    uut2/clock_in_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  uut2/baud_counter_reg[30]/C
                         clock pessimism              0.272    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    14.659    uut2/baud_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 uut2/baud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/baud_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.828ns (22.225%)  route 2.898ns (77.775%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.615     5.137    uut2/clock_in_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  uut2/baud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     5.593 f  uut2/baud_counter_reg[4]/Q
                         net (fo=2, routed)           0.821     6.414    uut2/baud_counter[4]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.124     6.538 f  uut2/baud_counter[31]_i_7/O
                         net (fo=1, routed)           0.402     6.940    uut2/baud_counter[31]_i_7_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.124     7.064 f  uut2/baud_counter[31]_i_3/O
                         net (fo=2, routed)           0.634     7.698    uut2/baud_counter[31]_i_3_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.124     7.822 r  uut2/baud_counter[31]_i_1/O
                         net (fo=31, routed)          1.040     8.862    uut2/baud_counter[31]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  uut2/baud_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509    14.852    uut2/clock_in_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  uut2/baud_counter_reg[31]/C
                         clock pessimism              0.272    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    14.659    uut2/baud_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 uut2/mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/index_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.257ns (32.064%)  route 2.663ns (67.936%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.556     5.078    uut2/clock_in_IBUF_BUFG
    SLICE_X12Y29         FDRE                                         r  uut2/mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  uut2/mem_addr_reg[2]/Q
                         net (fo=4, routed)           0.982     6.537    uut2/mem_addr[2]
    SLICE_X10Y29         LUT4 (Prop_lut4_I0_O)        0.295     6.832 f  uut2/FSM_sequential_data_counter[3]_i_5/O
                         net (fo=2, routed)           0.825     7.658    uut2/FSM_sequential_data_counter[3]_i_5_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.152     7.810 r  uut2/index_counter[3]_i_4/O
                         net (fo=3, routed)           0.526     8.335    uut2/index_counter[3]_i_4_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.332     8.667 r  uut2/index_counter[3]_i_1/O
                         net (fo=4, routed)           0.331     8.998    uut2/index_counter0
    SLICE_X8Y27          FDRE                                         r  uut2/index_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.436    14.779    uut2/clock_in_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  uut2/index_counter_reg[1]/C
                         clock pessimism              0.259    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y27          FDRE (Setup_fdre_C_CE)      -0.169    14.833    uut2/index_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 uut2/mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/index_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.257ns (32.064%)  route 2.663ns (67.936%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.556     5.078    uut2/clock_in_IBUF_BUFG
    SLICE_X12Y29         FDRE                                         r  uut2/mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  uut2/mem_addr_reg[2]/Q
                         net (fo=4, routed)           0.982     6.537    uut2/mem_addr[2]
    SLICE_X10Y29         LUT4 (Prop_lut4_I0_O)        0.295     6.832 f  uut2/FSM_sequential_data_counter[3]_i_5/O
                         net (fo=2, routed)           0.825     7.658    uut2/FSM_sequential_data_counter[3]_i_5_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.152     7.810 r  uut2/index_counter[3]_i_4/O
                         net (fo=3, routed)           0.526     8.335    uut2/index_counter[3]_i_4_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.332     8.667 r  uut2/index_counter[3]_i_1/O
                         net (fo=4, routed)           0.331     8.998    uut2/index_counter0
    SLICE_X8Y27          FDRE                                         r  uut2/index_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.436    14.779    uut2/clock_in_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  uut2/index_counter_reg[2]/C
                         clock pessimism              0.259    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y27          FDRE (Setup_fdre_C_CE)      -0.169    14.833    uut2/index_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 uut2/baud_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/FSM_sequential_data_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 1.123ns (29.370%)  route 2.701ns (70.630%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.621     5.143    uut2/clock_in_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  uut2/baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  uut2/baud_tick_reg/Q
                         net (fo=6, routed)           1.041     6.701    uut2/baud_tick_reg_n_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.154     6.855 r  uut2/FSM_sequential_data_counter[3]_i_4/O
                         net (fo=2, routed)           0.815     7.670    uut2/FSM_sequential_data_counter[3]_i_4_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.327     7.997 f  uut2/FSM_sequential_data_counter[3]_i_3/O
                         net (fo=1, routed)           0.466     8.463    uut2/FSM_sequential_data_counter[3]_i_3_n_0
    SLICE_X10Y28         LUT4 (Prop_lut4_I3_O)        0.124     8.587 r  uut2/FSM_sequential_data_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.966    uut2/data_counter0
    SLICE_X10Y28         FDRE                                         r  uut2/FSM_sequential_data_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.439    14.782    uut2/clock_in_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  uut2/FSM_sequential_data_counter_reg[0]/C
                         clock pessimism              0.259    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y28         FDRE (Setup_fdre_C_CE)      -0.169    14.836    uut2/FSM_sequential_data_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 uut2/baud_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/FSM_sequential_data_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 1.123ns (29.370%)  route 2.701ns (70.630%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.621     5.143    uut2/clock_in_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  uut2/baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  uut2/baud_tick_reg/Q
                         net (fo=6, routed)           1.041     6.701    uut2/baud_tick_reg_n_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.154     6.855 r  uut2/FSM_sequential_data_counter[3]_i_4/O
                         net (fo=2, routed)           0.815     7.670    uut2/FSM_sequential_data_counter[3]_i_4_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.327     7.997 f  uut2/FSM_sequential_data_counter[3]_i_3/O
                         net (fo=1, routed)           0.466     8.463    uut2/FSM_sequential_data_counter[3]_i_3_n_0
    SLICE_X10Y28         LUT4 (Prop_lut4_I3_O)        0.124     8.587 r  uut2/FSM_sequential_data_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.966    uut2/data_counter0
    SLICE_X10Y28         FDRE                                         r  uut2/FSM_sequential_data_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.252    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.343 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.439    14.782    uut2/clock_in_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  uut2/FSM_sequential_data_counter_reg[1]/C
                         clock pessimism              0.259    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y28         FDRE (Setup_fdre_C_CE)      -0.169    14.836    uut2/FSM_sequential_data_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uut2/tx_shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/tx_shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.237%)  route 0.108ns (36.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.557     1.439    uut2/clock_in_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  uut2/tx_shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  uut2/tx_shift_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.688    uut2/in8[8]
    SLICE_X11Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.733 r  uut2/tx_shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.733    uut2/tx_shift_reg[8]_i_1_n_0
    SLICE_X11Y29         FDRE                                         r  uut2/tx_shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.825     1.952    uut2/clock_in_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  uut2/tx_shift_reg_reg[8]/C
                         clock pessimism             -0.479     1.473    
    SLICE_X11Y29         FDRE (Hold_fdre_C_D)         0.091     1.564    uut2/tx_shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uut2/index_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/index_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.438    uut2/clock_in_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  uut2/index_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.579 r  uut2/index_counter_reg[3]/Q
                         net (fo=18, routed)          0.122     1.700    uut2/index_counter_reg_n_0_[3]
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.745 r  uut2/index_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.745    uut2/index_counter[1]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  uut2/index_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.823     1.950    uut2/clock_in_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  uut2/index_counter_reg[1]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.120     1.571    uut2/index_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uut2/index_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/index_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.438    uut2/clock_in_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  uut2/index_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.579 r  uut2/index_counter_reg[3]/Q
                         net (fo=18, routed)          0.126     1.704    uut2/index_counter_reg_n_0_[3]
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.045     1.749 r  uut2/index_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.749    uut2/index_counter[2]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  uut2/index_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.823     1.950    uut2/clock_in_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  uut2/index_counter_reg[2]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.121     1.572    uut2/index_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uut2/mem_addr_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.945%)  route 0.280ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.557     1.439    uut2/clock_in_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  uut2/mem_addr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  uut2/mem_addr_out_reg[2]/Q
                         net (fo=2, routed)           0.280     1.883    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y12         RAMB18E1                                     r  uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.871     1.998    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.519    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.702    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uut2/mem_addr_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.076%)  route 0.278ns (62.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.557     1.439    uut2/clock_in_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  uut2/mem_addr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  uut2/mem_addr_out_reg[2]/Q
                         net (fo=2, routed)           0.278     1.881    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y12         RAMB18E1                                     r  uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.869     1.996    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.517    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.700    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uut2/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/tx_shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.558     1.440    uut2/clock_in_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  uut2/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  uut2/tx_data_reg[5]/Q
                         net (fo=1, routed)           0.103     1.684    uut2/in7[6]
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.729 r  uut2/tx_shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.729    uut2/tx_shift_reg[6]_i_1_n_0
    SLICE_X9Y29          FDRE                                         r  uut2/tx_shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.825     1.952    uut2/clock_in_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  uut2/tx_shift_reg_reg[6]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.092     1.545    uut2/tx_shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uut2/mem_addr_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.034%)  route 0.291ns (63.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.558     1.440    uut2/clock_in_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  uut2/mem_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  uut2/mem_addr_out_reg[1]/Q
                         net (fo=2, routed)           0.291     1.895    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y12         RAMB18E1                                     r  uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.871     1.998    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.519    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.702    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uut2/mem_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.911%)  route 0.293ns (64.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.558     1.440    uut2/clock_in_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  uut2/mem_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  uut2/mem_addr_out_reg[0]/Q
                         net (fo=2, routed)           0.293     1.896    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y12         RAMB18E1                                     r  uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.871     1.998    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.519    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.702    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uut2/mem_addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.911%)  route 0.293ns (64.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.558     1.440    uut2/clock_in_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  uut2/mem_addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  uut2/mem_addr_out_reg[3]/Q
                         net (fo=2, routed)           0.293     1.896    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y12         RAMB18E1                                     r  uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.871     1.998    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.519    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.702    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uut2/mem_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.034%)  route 0.291ns (63.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.856    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.558     1.440    uut2/clock_in_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  uut2/mem_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  uut2/mem_addr_out_reg[0]/Q
                         net (fo=2, routed)           0.291     1.895    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y12         RAMB18E1                                     r  uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    P15                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.098    clock_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.127 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.869     1.996    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.517    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.700    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y31    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y28   uut2/FSM_sequential_data_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y28   uut2/FSM_sequential_data_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y28   uut2/FSM_sequential_data_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y28   uut2/FSM_sequential_data_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y27    uut2/baud_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y28    uut2/baud_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y27    uut2/index_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y27    uut2/index_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y27    uut2/index_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y27    uut2/index_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y27   uut2/next_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y31    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y28   uut2/FSM_sequential_data_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y28   uut2/FSM_sequential_data_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y28   uut2/FSM_sequential_data_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y28   uut2/FSM_sequential_data_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y31    uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y28    uut2/baud_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y28    uut2/baud_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y28    uut2/baud_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y28    uut2/baud_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y28    uut2/baud_tick_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y25    uut2/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y31    uut2/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y31    uut2/tx_data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y31    uut2/tx_data_reg[6]/C



