# picorv32 OpenLane Physical Design (SKY130)

## ğŸ“– Project Overview

This project demonstrates the complete RTL-to-GDSII physical design flow of the **picorv32 RISC-V core** using the OpenLane automated ASIC flow with the SKY130 PDK.

The design flow includes synthesis, floorplanning, placement, clock tree synthesis (CTS), routing, signoff checks (DRC/LVS), and final GDSII generation.

This project was implemented to understand the full ASIC physical design flow and OpenLane toolchain in a practical environment.

---

## ğŸ›  Tools & Technology Used

- OpenLane Flow
- OpenROAD
- Yosys (Synthesis)
- Magic (DRC & Layout View)
- KLayout (GDSII Viewer)
- SKY130 PDK
- Ubuntu (WSL Environment)

---

## ğŸš€ Design Flow Stages

1. RTL Synthesis  
2. Floorplanning  
3. Placement  
4. Clock Tree Synthesis (CTS)  
5. Routing  
6. Signoff (DRC/LVS)  
7. GDSII Generation  

---

## ğŸ“‚ Project Structure
picorv32-openlane-physical-design/
â”‚
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ picorv32.v                 # RTL source file
â”‚
â”œâ”€â”€ gds/
â”‚   â”œâ”€â”€ picorv32.klayout.gds       # Final GDSII layout
â”‚   â”œâ”€â”€ picorv32.sdf               # Post-layout timing file
â”‚   â”œâ”€â”€ picorv32.lib               # Timing library file
â”‚   â””â”€â”€ picorv32.lyp               # KLayout layer properties
â”‚
â”œâ”€â”€ reports/
â”‚   â””â”€â”€ timing_summary.txt         # Extracted timing report summary
â”‚
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ 01_synthesis_floorplan_placement.png
â”‚   â”œâ”€â”€ 02_routing_stage.png
â”‚   â””â”€â”€ 03_final_gds_layout.png
â”‚
â”œâ”€â”€ config.json                    # OpenLane configuration file
â”‚
â””â”€â”€ README.md                      # Project documentation
---

## ğŸ“Š Flow Stage Results

### 1ï¸âƒ£ Synthesis, Floorplan & Placement
![Synthesis Floorplan Placement](docs/01_synthesis_floorplan_placement.png)

---

### 2ï¸âƒ£ Routing Stage
![Routing Stage](docs/02_routing_stage.png)

---

### 3ï¸âƒ£ Final GDSII Layout
![Final GDS Layout](docs/03_final_gds_layout.png)

---

## âœ… Signoff Summary

- Synthesis: Completed Successfully  
- Floorplanning: Completed Successfully  
- Placement: Completed Successfully  
- CTS: Completed Successfully  
- Routing: Completed Successfully  
- DRC: Clean  
- LVS: Clean  
- Final GDSII: Generated Successfully  

---

## ğŸ¯ Learning Outcomes

- Understood complete RTL-to-GDSII ASIC flow
- Learned OpenLane automation flow
- Analyzed synthesis, timing, and routing reports
- Generated final GDSII layout using SKY130 PDK
- Performed signoff verification checks

---

## ğŸ“Œ Conclusion

This project demonstrates a full ASIC physical design implementation of a RISC-V core using open-source tools and PDK. It provides hands-on exposure to real physical design stages used in the semiconductor industry.

---

## ğŸ‘©â€ğŸ’» Author

Rajyalakshmi  
VLSI Physical Design Enthusiast
