## Hi welcome to my git....<*_*>.....!!!
### **About Me**
<div align="center">
<pre>
<span style="color:#00FF99;">/*------------------------------------------------------------------------------------</span>
<span style="color:#00FFFF;">    Engineer   :</span> <span style="color:#FFD700;">SANTHOSH R</span>
<span style="color:#00FFFF;">    Role       :</span> <span style="color:#FFD700;">Design & Verification Engineer</span>
<span style="color:#00FFFF;">    Company    :</span> <span style="color:#FFD700;">Silicon Craft</span>
<span style="color:#00FFFF;">    Description:</span> <span style="color:#FFD700;">Exploring the art of logic design & verification</span>
<span style="color:#00FFFF;">    Tools Used :</span> <span style="color:#FFD700;">Icarus Verilog | QuestaSim | Vivado | GTKWave | EDA Playground</span>
<span style="color:#00FFFF;">    Languages  :</span> <span style="color:#FFD700;">Verilog | SystemVerilog | UVM</span>
<span style="color:#00FF99;">------------------------------------------------------------------------------------*/</span>
</pre>
</div>



### **Connect With Me**
<a href="mailto:ravisanthosh0662@gmail.com" target="_blank"> <img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" /> </a> <a href="https://www.linkedin.com/in/santhosh-r-918923209/" target="_blank"> <img src="https://img.shields.io/badge/LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white" /> </a>



`=>` Hey there! I’m **SANTHOSH R**, a passionate **Design & Verification Engineer** at *Silicon Craft*.  
    I love turning digital logic into real hardware through **RTL Design**, **Verification**, and **FPGA              implementation**.  

`=>` My core interests revolve around **Digital Electronics**, **SystemVerilog**, and **UVM-based Verification**,  
`=>` where I enjoy building robust testbenches, debugging simulations, and improving functional coverage.  

`=>` I believe in the process of **learning by building**, and every failed simulation is just another step            toward success.  

`=>` I’m continuously exploring new verification methodologies and EDA tools to push the limits of my designs.  

`=>` Beyond work, I enjoy creating structured notes, maintaining GitHub repositories,  
    and helping others learn **VLSI concepts** in a practical way.


---

### **Core Skills**

`=>` Digital Logic Design  
`<=` Verilog HDL  
`&&` Protocols  
`||` SystemVerilog  
`::` Universal Verification Methodology  
`==` Functional & Assertion-Based Verification  
`->` RTL Coding and Simulation  
`!` Constrained Random Verification  
`#` FPGA / ASIC Design Flow  

---

### **Tools I Use**

`|->` Icarus Verilog  
`~^` GTKWave  
`>>` Vivado_2019  
`<<` QuestaSim  
`::` EDA Playground  

---

[![My Awesome Stats](https://awesome-github-stats.azurewebsites.net/user-stats/ravisaanthosh?cardType=level&theme=midnight-purple&preferLogin=false)](https://git.io/awesome-stats-card)
 
---

### **Quote I Follow**

`//` Trust your own process; it takes time, but trust it — every failed simulation brings you one step closer to success.  
`//` Time is the silent engineer — it validates what you cannot see immediately.

---

  ```verilog
  module SANTHOSH_R (
    input  logic digital_electronics,
    input  logic verilog_HDL,
    input  logic debugging_skills,
    input  logic patience_and_learning,
    input  logic systemverilog,
    input  logic uvm,
    output logic Design_verification_engineer );

    always_comb begin
        if (digital_electronics && verilog_HDL && debugging_skills && patience_and_learning && systemverilog && uvm)
            Design_verification_engineer = 1'b1; // Goal Achieved!
        else
             Design_verification_engineer = 1'b0; // Keep Learning!
     end
  endmodule
```
---

### **Repositories**

[![Verilog HDL](https://img.shields.io/badge/Verilog_HDL-blue?style=for-the-badge&logo=github)](https://github.com/ravisaanthosh/VERILOG)
[![Protocols](https://img.shields.io/badge/Protocols-green?style=for-the-badge&logo=github)](https://github.com/ravisaanthosh/PROTOCOLS)
[![SystemVerilog](https://img.shields.io/badge/SystemVerilog-red?style=for-the-badge&logo=github)](https://github.com/ravisaanthosh/SYSTEM-VERILOG)
[![FPGA Implementation](https://img.shields.io/badge/FPGA_Implementation-orange?style=for-the-badge&logo=github)](https://github.com/ravisaanthosh/FPGA-IMPLEMENTATION)


[![Ashutosh's github activity graph](https://github-readme-activity-graph.vercel.app/graph?username=ravisaanthosh&bg_color=0d1117&color=eff2f5&line=a31eeb&point=f4f5f6&area=true&hide_border=true)](https://github.com/ashutosh00710/github-readme-activity-graph)




