-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_ap_vld : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (175 downto 0);
    y_0_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.365000,HLS_SYN_LAT=14,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=74,HLS_SYN_FF=9219,HLS_SYN_LUT=33865,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv176_lc_1 : STD_LOGIC_VECTOR (175 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_9A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011010";
    constant ap_const_lv32_A4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100100";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_A5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100101";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_320 : STD_LOGIC_VECTOR (15 downto 0) := "0000001100100000";
    constant ap_const_lv11_7F3 : STD_LOGIC_VECTOR (10 downto 0) := "11111110011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv13_16 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv16_180 : STD_LOGIC_VECTOR (15 downto 0) := "0000000110000000";
    constant ap_const_lv11_9 : STD_LOGIC_VECTOR (10 downto 0) := "00000001001";
    constant ap_const_lv11_7FE : STD_LOGIC_VECTOR (10 downto 0) := "11111111110";
    constant ap_const_lv13_11 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010001";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_67 : STD_LOGIC_VECTOR (11 downto 0) := "000001100111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv13_1B20 : STD_LOGIC_VECTOR (12 downto 0) := "1101100100000";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv21_D400 : STD_LOGIC_VECTOR (20 downto 0) := "000001101010000000000";
    constant ap_const_lv51_7E10000000000 : STD_LOGIC_VECTOR (50 downto 0) := "111111000010000000000000000000000000000000000000000";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv46_3F0000000000 : STD_LOGIC_VECTOR (45 downto 0) := "1111110000000000000000000000000000000000000000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv41_1F900000000 : STD_LOGIC_VECTOR (40 downto 0) := "11111100100000000000000000000000000000000";
    constant ap_const_lv16_FFEA : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101010";
    constant ap_const_lv16_9C : STD_LOGIC_VECTOR (15 downto 0) := "0000000010011100";
    constant ap_const_lv16_16 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010110";
    constant ap_const_lv16_4B : STD_LOGIC_VECTOR (15 downto 0) := "0000000001001011";
    constant ap_const_lv16_360 : STD_LOGIC_VECTOR (15 downto 0) := "0000001101100000";
    constant ap_const_lv18_4B : STD_LOGIC_VECTOR (17 downto 0) := "000000000001001011";
    constant ap_const_lv18_11A0 : STD_LOGIC_VECTOR (17 downto 0) := "000001000110100000";
    constant ap_const_lv16_5B : STD_LOGIC_VECTOR (15 downto 0) := "0000000001011011";
    constant ap_const_lv16_A0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010100000";
    constant ap_const_lv16_FFEB : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101011";
    constant ap_const_lv21_1FFFEB : STD_LOGIC_VECTOR (20 downto 0) := "111111111111111101011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_preg : STD_LOGIC_VECTOR (175 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (175 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_12_fu_310_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_12_reg_1489 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_12_reg_1489_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_12_reg_1489_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_12_reg_1489_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_12_reg_1489_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_12_reg_1489_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_12_reg_1489_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_12_reg_1489_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_12_reg_1489_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_fu_324_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1500 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1500_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1500_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1500_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1500_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1500_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1500_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1500_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_reg_1500_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_fu_334_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1509 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1509_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1509_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1509_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1509_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1509_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1509_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1509_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_1509_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_reg_1521 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_reg_1521_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_reg_1521_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_reg_1521_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_reg_1521_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_reg_1521_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_reg_1521_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_reg_1521_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_reg_1521_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln728_fu_355_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_reg_1531 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_reg_1531_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_reg_1531_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_reg_1531_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_reg_1531_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_reg_1531_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_reg_1531_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_reg_1531_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_1_fu_1331_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_1_reg_1536 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_23_fu_371_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_23_reg_1551 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_23_reg_1551_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_23_reg_1551_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_23_reg_1551_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_23_reg_1551_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_23_reg_1551_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_23_reg_1551_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_23_reg_1551_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_9_reg_1563 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln_reg_1568 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_6_fu_433_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_6_reg_1578 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_3_fu_465_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_3_reg_1588 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_3_reg_1588_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_3_reg_1588_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_3_reg_1588_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_3_reg_1588_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_3_reg_1588_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_3_reg_1588_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_4_reg_1593 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_6_reg_1598 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1372_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_21_reg_1603 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_s_reg_1608 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_46_fu_528_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_46_reg_1613 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_46_reg_1613_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_46_reg_1613_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_46_reg_1613_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_46_reg_1613_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_46_reg_1613_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_46_reg_1613_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_7_reg_1623 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_10_reg_1628 : STD_LOGIC_VECTOR (10 downto 0);
    signal outsin_V_reg_1643 : STD_LOGIC_VECTOR (6 downto 0);
    signal outcos_V_9_reg_1649 : STD_LOGIC_VECTOR (6 downto 0);
    signal outcos_V_2_reg_1654 : STD_LOGIC_VECTOR (6 downto 0);
    signal outcos_V_10_reg_1659 : STD_LOGIC_VECTOR (6 downto 0);
    signal outcos_V_4_reg_1665 : STD_LOGIC_VECTOR (6 downto 0);
    signal outcos_V_4_reg_1665_pp0_iter9_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal outcos_V_4_reg_1665_pp0_iter10_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal outcos_V_4_reg_1665_pp0_iter11_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal outcos_V_4_reg_1665_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_21_fu_1398_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_21_reg_1671 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_23_fu_1404_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_23_reg_1676 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln728_fu_1410_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln728_reg_1681 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_17_fu_691_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_17_reg_1686 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_29_fu_745_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_29_reg_1691 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_29_reg_1691_pp0_iter10_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_30_fu_765_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_30_reg_1696 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1415_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_7_reg_1701 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_52_fu_829_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_52_reg_1706 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_53_fu_838_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_53_reg_1711 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_17_fu_1431_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_17_reg_1717 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1437_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_10_reg_1722 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1423_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal sub_ln700_2_reg_1727 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln700_2_fu_877_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln700_2_reg_1732 : STD_LOGIC_VECTOR (40 downto 0);
    signal r_V_25_fu_886_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_25_reg_1737 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1445_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_40_reg_1742 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_24_fu_915_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_24_reg_1747 : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_9_reg_1752 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1192_fu_946_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1192_reg_1757 : STD_LOGIC_VECTOR (12 downto 0);
    signal outsin_V_1_reg_1762 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_14_fu_1453_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_14_reg_1767 : STD_LOGIC_VECTOR (31 downto 0);
    signal outsin_V_5_reg_1772 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln708_5_reg_1777 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_5_reg_1777_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_5_reg_1777_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_5_reg_1777_pp0_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_27_fu_1468_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_27_reg_1782 : STD_LOGIC_VECTOR (34 downto 0);
    signal outcos_V_5_reg_1787 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_36_fu_1474_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_36_reg_1792 : STD_LOGIC_VECTOR (29 downto 0);
    signal outcos_V_7_reg_1797 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln708_1_reg_1802 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_1_reg_1802_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_1_reg_1802_pp0_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_15_fu_1159_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal r_V_15_reg_1807 : STD_LOGIC_VECTOR (38 downto 0);
    signal outsin_V_6_reg_1812 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_30_fu_1185_p2 : STD_LOGIC_VECTOR (44 downto 0);
    signal r_V_30_reg_1817 : STD_LOGIC_VECTOR (44 downto 0);
    signal r_V_32_fu_1199_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_32_reg_1822 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_39_fu_1221_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal r_V_39_reg_1827 : STD_LOGIC_VECTOR (43 downto 0);
    signal r_V_43_fu_1235_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_43_reg_1832 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_2_fu_1247_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1192_2_reg_1837 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1192_5_fu_1259_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal mul_ln1192_5_reg_1842 : STD_LOGIC_VECTOR (50 downto 0);
    signal mul_ln1192_7_fu_1271_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1192_7_reg_1847 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1192_3_fu_1280_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1192_3_reg_1852 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln708_8_reg_1857 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_11_reg_1862 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_225_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_225_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_225_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_225_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call30 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call30 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call30 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call30 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call30 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call30 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call30 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call30 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call30 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call30 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call30 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call30 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call30 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call30 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call30 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp22 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_230_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_230_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_230_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_230_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call74 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call74 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call74 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call74 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call74 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call74 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call74 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call74 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call74 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call74 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call74 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call74 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call74 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call74 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call74 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp26 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_235_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_235_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_235_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_235_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call80 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call80 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call80 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call80 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call80 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call80 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call80 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call80 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call80 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call80 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call80 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call80 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call80 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call80 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call80 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp28 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_240_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_240_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_240_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_240_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call102 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call102 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call102 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call102 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call102 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call102 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call102 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call102 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call102 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call102 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call102 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call102 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call102 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call102 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call102 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp30 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_245_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_245_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_245_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_245_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call86 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call86 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call86 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call86 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call86 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call86 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call86 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call86 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call86 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call86 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call86 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call86 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call86 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call86 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call86 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp45 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_250_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_250_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_250_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_250_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call97 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call97 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call97 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call97 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call97 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call97 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call97 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call97 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call97 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call97 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call97 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call97 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call97 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call97 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call97 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp52 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_255_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_255_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_255_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call231 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call231 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call231 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call231 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call231 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call231 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call231 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call231 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call231 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call231 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call231 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call231 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call231 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call231 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call231 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp70 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_260_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_260_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_260_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_260_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call37 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call37 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call37 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call37 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call37 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call37 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call37 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call37 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call37 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call37 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call37 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call37 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call37 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call37 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call37 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp78 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_265_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_265_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_265_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call51 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call51 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call51 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call51 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call51 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call51 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call51 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call51 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call51 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call51 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call51 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call51 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call51 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call51 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call51 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp79 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_270_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_270_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_270_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call112 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call112 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call112 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call112 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call112 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call112 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call112 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call112 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call112 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call112 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call112 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call112 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call112 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call112 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call112 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp85 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_275_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_275_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_275_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call173 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call173 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call173 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call173 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call173 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call173 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call173 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call173 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call173 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call173 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call173 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call173 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call173 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call173 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call173 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp86 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_280_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_280_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_280_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call198 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call198 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call198 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call198 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call198 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call198 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call198 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call198 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call198 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call198 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call198 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call198 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call198 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call198 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call198 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp87 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_285_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_285_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_285_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call241 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call241 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call241 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call241 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call241 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call241 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call241 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call241 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call241 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call241 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call241 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call241 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call241 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call241 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call241 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp95 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_290_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_290_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_290_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_290_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call62 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call62 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call62 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call62 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call62 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call62 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call62 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call62 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call62 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call62 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call62 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call62 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call62 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call62 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call62 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp110 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_295_in_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_generic_sincos_11_6_s_fu_295_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_295_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_295_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call118 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call118 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call118 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call118 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call118 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call118 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call118 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call118 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call118 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call118 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call118 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call118 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call118 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call118 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call118 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp118 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_300_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_300_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_300_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call213 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call213 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call213 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call213 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call213 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call213 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call213 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call213 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call213 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call213 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call213 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call213 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call213 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call213 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call213 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp121 : BOOLEAN;
    signal grp_generic_sincos_11_6_s_fu_305_ap_return_0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_305_ap_return_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_11_6_s_fu_305_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call257 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call257 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call257 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call257 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call257 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call257 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call257 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call257 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call257 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call257 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call257 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call257 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call257 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call257 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call257 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp124 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_1337_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1346_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_32_fu_405_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_32_fu_405_p2 : signal is "no";
    signal shl_ln1118_5_fu_426_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln1118_6_fu_437_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_7_fu_444_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_51_fu_448_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal rhs_V_4_fu_468_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_37_fu_471_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_5_fu_477_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_14_fu_481_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1354_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1363_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1380_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1389_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln1118_4_fu_535_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1118_7_fu_571_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln1118_8_fu_582_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_18_fu_578_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_19_fu_589_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_55_fu_566_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_56_fu_593_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_21_fu_599_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_46_fu_605_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln703_fu_621_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal rhs_V_3_fu_661_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_36_fu_664_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_4_fu_669_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_12_fu_673_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln703_16_fu_687_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_700_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_1_fu_707_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_fu_697_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1118_1_fu_720_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_3_fu_727_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_2_fu_717_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_44_fu_711_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_45_fu_731_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln703_1_fu_737_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_2_fu_741_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_47_fu_751_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln703_3_fu_758_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln703_4_fu_761_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_7_fu_774_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_50_fu_777_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_7_fu_783_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_34_fu_786_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_fu_792_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal rhs_V_1_fu_809_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_10_fu_825_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_53_fu_838_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_12_fu_835_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_53_fu_838_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal rhs_V_8_fu_850_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln700_2_fu_877_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln700_2_fu_877_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_25_fu_886_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_24_fu_883_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_25_fu_886_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_26_fu_895_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1116_6_fu_892_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_26_fu_895_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_26_fu_895_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_18_fu_912_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_48_fu_929_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln703_5_fu_937_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_31_fu_941_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_1_fu_956_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln728_3_fu_963_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_8_fu_967_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln700_3_fu_999_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1459_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal shl_ln700_1_fu_1004_p3 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln700_3_fu_999_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal rhs_V_5_fu_1021_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal sext_ln728_5_fu_1029_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln700_1_fu_1011_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal ret_V_39_fu_1033_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal ret_V_19_fu_1049_p2 : STD_LOGIC_VECTOR (20 downto 0);
    attribute use_dsp48 of ret_V_19_fu_1049_p2 : signal is "no";
    signal r_V_33_fu_1068_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1116_11_fu_1065_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_33_fu_1068_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_35_fu_1077_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_34_fu_1074_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_35_fu_1077_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_33_fu_1068_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_35_fu_1077_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal lhs_V_fu_1101_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_49_fu_1120_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_fu_1116_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_49_fu_1120_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_49_fu_1120_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal rhs_V_fu_1126_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln728_1_fu_1134_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1480_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_33_fu_1138_p2 : STD_LOGIC_VECTOR (20 downto 0);
    attribute use_dsp48 of ret_V_33_fu_1138_p2 : signal is "no";
    signal r_V_15_fu_1159_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_fu_1159_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_29_fu_1172_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_28_fu_1169_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_29_fu_1172_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_29_fu_1172_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_30_fu_1185_p0 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_30_fu_1185_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_32_fu_1199_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_31_fu_1195_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_32_fu_1199_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_38_fu_1208_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_37_fu_1205_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_38_fu_1208_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_38_fu_1208_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_39_fu_1221_p0 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_39_fu_1221_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_43_fu_1235_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_42_fu_1231_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_43_fu_1235_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1192_2_fu_1247_p0 : STD_LOGIC_VECTOR (38 downto 0);
    signal mul_ln1192_2_fu_1247_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1192_5_fu_1259_p0 : STD_LOGIC_VECTOR (44 downto 0);
    signal mul_ln1192_5_fu_1259_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_7_fu_1271_p0 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln1192_7_fu_1271_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_3_fu_1280_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ret_V_43_fu_1285_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal ret_V_47_fu_1300_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_35_fu_1315_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1192_1_fu_1331_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1337_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1337_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1346_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1354_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_12_fu_487_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1354_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1354_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1363_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1363_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_14_fu_507_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1363_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1372_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1372_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1380_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1380_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1380_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1389_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_21_fu_1398_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_20_fu_658_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_21_fu_1398_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_23_fu_1404_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_22_fu_679_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_23_fu_1404_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln728_fu_1410_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln728_fu_1410_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_17_fu_1431_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_16_fu_771_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_17_fu_1431_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1445_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1445_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1459_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to13 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component generic_sincos_11_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_V : IN STD_LOGIC_VECTOR (10 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_mul_mul_6s_11s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_9ns_11s_16ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_6ns_11s_16s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_mulsub_13s_13s_16ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_8ns_11s_11ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_8ns_11s_14ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_8ns_11s_9ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_18s_11s_21ns_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_mul_mul_11s_11s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mul_mul_13s_13s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mac_mul_sub_12s_7s_12s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_mulsub_11s_11s_16s_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_mac_muladd_11s_7s_16s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_6s_16s_21ns_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_mul_mul_18s_14s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_mac_mulsub_22s_18s_31ns_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (21 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (30 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component myproject_mul_mul_21s_14s_35_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (20 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (34 downto 0) );
    end component;


    component myproject_mul_mul_16s_14s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component myproject_mac_muladd_13s_7s_20s_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;



begin
    grp_generic_sincos_11_6_s_fu_225 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_225_in_V,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_225_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_225_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_225_ap_ce);

    grp_generic_sincos_11_6_s_fu_230 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_230_in_V,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_230_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_230_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_230_ap_ce);

    grp_generic_sincos_11_6_s_fu_235 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_235_in_V,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_235_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_235_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_235_ap_ce);

    grp_generic_sincos_11_6_s_fu_240 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_240_in_V,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_240_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_240_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_240_ap_ce);

    grp_generic_sincos_11_6_s_fu_245 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_245_in_V,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_245_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_245_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_245_ap_ce);

    grp_generic_sincos_11_6_s_fu_250 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_250_in_V,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_250_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_250_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_250_ap_ce);

    grp_generic_sincos_11_6_s_fu_255 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_9_reg_1563,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_255_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_255_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_255_ap_ce);

    grp_generic_sincos_11_6_s_fu_260 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_260_in_V,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_260_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_260_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_260_ap_ce);

    grp_generic_sincos_11_6_s_fu_265 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln_reg_1568,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_265_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_265_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_265_ap_ce);

    grp_generic_sincos_11_6_s_fu_270 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_12_reg_1489_pp0_iter1_reg,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_270_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_270_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_270_ap_ce);

    grp_generic_sincos_11_6_s_fu_275 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_4_reg_1593,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_275_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_275_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_275_ap_ce);

    grp_generic_sincos_11_6_s_fu_280 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_6_reg_1598,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_280_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_280_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_280_ap_ce);

    grp_generic_sincos_11_6_s_fu_285 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_s_reg_1608,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_285_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_285_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_285_ap_ce);

    grp_generic_sincos_11_6_s_fu_290 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_290_in_V,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_290_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_290_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_290_ap_ce);

    grp_generic_sincos_11_6_s_fu_295 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_11_6_s_fu_295_in_V,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_295_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_295_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_295_ap_ce);

    grp_generic_sincos_11_6_s_fu_300 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_7_reg_1623,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_300_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_300_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_300_ap_ce);

    grp_generic_sincos_11_6_s_fu_305 : component generic_sincos_11_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_10_reg_1628,
        ap_return_0 => grp_generic_sincos_11_6_s_fu_305_ap_return_0,
        ap_return_1 => grp_generic_sincos_11_6_s_fu_305_ap_return_1,
        ap_ce => grp_generic_sincos_11_6_s_fu_305_ap_ce);

    myproject_mul_mul_6s_11s_16_1_1_U7 : component myproject_mul_mul_6s_11s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 11,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln1192_1_fu_1331_p0,
        din1 => p_Val2_4_fu_334_p4,
        dout => mul_ln1192_1_fu_1331_p2);

    myproject_mac_muladd_9ns_11s_16ns_16_1_1_U8 : component myproject_mac_muladd_9ns_11s_16ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1337_p0,
        din1 => p_Val2_12_fu_310_p4,
        din2 => grp_fu_1337_p2,
        dout => grp_fu_1337_p3);

    myproject_mac_muladd_6ns_11s_16s_16_1_1_U9 : component myproject_mac_muladd_6ns_11s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 11,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1346_p0,
        din1 => p_Val2_2_reg_1521,
        din2 => mul_ln1192_1_reg_1536,
        dout => grp_fu_1346_p3);

    myproject_mac_mulsub_13s_13s_16ns_16_1_1_U10 : component myproject_mac_mulsub_13s_13s_16ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1354_p0,
        din1 => grp_fu_1354_p1,
        din2 => grp_fu_1354_p2,
        dout => grp_fu_1354_p3);

    myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11 : component myproject_mac_muladd_8ns_11s_11ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 11,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1363_p0,
        din1 => grp_fu_1363_p1,
        din2 => grp_fu_1363_p2,
        dout => grp_fu_1363_p3);

    myproject_mac_muladd_8ns_11s_14ns_18_1_1_U12 : component myproject_mac_muladd_8ns_11s_14ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 14,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1372_p0,
        din1 => p_Val2_12_reg_1489,
        din2 => grp_fu_1372_p2,
        dout => grp_fu_1372_p3);

    myproject_mac_muladd_8ns_11s_9ns_16_1_1_U13 : component myproject_mac_muladd_8ns_11s_9ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 9,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1380_p0,
        din1 => grp_fu_1380_p1,
        din2 => grp_fu_1380_p2,
        dout => grp_fu_1380_p3);

    myproject_mac_muladd_18s_11s_21ns_21_1_1_U14 : component myproject_mac_muladd_18s_11s_21ns_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => ret_V_21_reg_1603,
        din1 => p_Val2_12_reg_1489_pp0_iter1_reg,
        din2 => grp_fu_1389_p2,
        dout => grp_fu_1389_p3);

    myproject_mul_mul_11s_11s_22_1_1_U15 : component myproject_mul_mul_11s_11s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 22)
    port map (
        din0 => r_V_21_fu_1398_p0,
        din1 => r_V_21_fu_1398_p1,
        dout => r_V_21_fu_1398_p2);

    myproject_mul_mul_13s_13s_26_1_1_U16 : component myproject_mul_mul_13s_13s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 26)
    port map (
        din0 => r_V_23_fu_1404_p0,
        din1 => r_V_23_fu_1404_p1,
        dout => r_V_23_fu_1404_p2);

    myproject_mul_mul_6s_11s_16_1_1_U17 : component myproject_mul_mul_6s_11s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 11,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln728_fu_1410_p0,
        din1 => mul_ln728_fu_1410_p1,
        dout => mul_ln728_fu_1410_p2);

    myproject_mac_mul_sub_12s_7s_12s_18_1_1_U18 : component myproject_mac_mul_sub_12s_7s_12s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        din2_WIDTH => 12,
        dout_WIDTH => 18)
    port map (
        din0 => ret_V_fu_792_p2,
        din1 => outcos_V_2_reg_1654,
        din2 => rhs_V_1_fu_809_p3,
        dout => grp_fu_1415_p3);

    myproject_mac_mulsub_11s_11s_16s_21_1_1_U19 : component myproject_mac_mulsub_11s_11s_16s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 16,
        dout_WIDTH => 21)
    port map (
        din0 => p_Val2_4_reg_1509_pp0_iter8_reg,
        din1 => p_Val2_4_reg_1509_pp0_iter8_reg,
        din2 => rhs_V_8_fu_850_p3,
        dout => grp_fu_1423_p3);

    myproject_mul_mul_11s_11s_22_1_1_U20 : component myproject_mul_mul_11s_11s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 22)
    port map (
        din0 => r_V_17_fu_1431_p0,
        din1 => r_V_17_fu_1431_p1,
        dout => r_V_17_fu_1431_p2);

    myproject_mac_muladd_11s_7s_16s_18_1_1_U21 : component myproject_mac_muladd_11s_7s_16s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 7,
        din2_WIDTH => 16,
        dout_WIDTH => 18)
    port map (
        din0 => p_Val2_5_reg_1500_pp0_iter8_reg,
        din1 => outcos_V_4_reg_1665,
        din2 => rhs_V_8_fu_850_p3,
        dout => grp_fu_1437_p3);

    myproject_mac_muladd_6s_16s_21ns_21_1_1_U22 : component myproject_mac_muladd_6s_16s_21ns_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 16,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_1445_p0,
        din1 => r_V_26_fu_895_p2,
        din2 => grp_fu_1445_p2,
        dout => grp_fu_1445_p3);

    myproject_mul_mul_18s_14s_32_1_1_U23 : component myproject_mul_mul_18s_14s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 14,
        dout_WIDTH => 32)
    port map (
        din0 => ret_V_7_reg_1701,
        din1 => ret_V_8_fu_967_p2,
        dout => r_V_14_fu_1453_p2);

    myproject_mac_mulsub_22s_18s_31ns_31_1_1_U24 : component myproject_mac_mulsub_22s_18s_31ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 18,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        din0 => r_V_17_reg_1717,
        din1 => ret_V_10_reg_1722,
        din2 => grp_fu_1459_p2,
        dout => grp_fu_1459_p3);

    myproject_mul_mul_21s_14s_35_1_1_U25 : component myproject_mul_mul_21s_14s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 21,
        din1_WIDTH => 14,
        dout_WIDTH => 35)
    port map (
        din0 => ret_V_19_fu_1049_p2,
        din1 => r_V_53_reg_1711,
        dout => r_V_27_fu_1468_p2);

    myproject_mul_mul_16s_14s_30_1_1_U26 : component myproject_mul_mul_16s_14s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => r_V_33_fu_1068_p2,
        din1 => r_V_35_fu_1077_p2,
        dout => r_V_36_fu_1474_p2);

    myproject_mac_muladd_13s_7s_20s_21_1_1_U27 : component myproject_mac_muladd_13s_7s_20s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 7,
        din2_WIDTH => 20,
        dout_WIDTH => 21)
    port map (
        din0 => add_ln1192_reg_1757,
        din1 => outsin_V_1_reg_1762,
        din2 => lhs_V_fu_1101_p3,
        dout => grp_fu_1480_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv176_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                    add_ln1192_reg_1757(12 downto 1) <= add_ln1192_fu_946_p2(12 downto 1);
                lhs_V_3_reg_1588_pp0_iter2_reg <= lhs_V_3_reg_1588;
                lhs_V_3_reg_1588_pp0_iter3_reg <= lhs_V_3_reg_1588_pp0_iter2_reg;
                lhs_V_3_reg_1588_pp0_iter4_reg <= lhs_V_3_reg_1588_pp0_iter3_reg;
                lhs_V_3_reg_1588_pp0_iter5_reg <= lhs_V_3_reg_1588_pp0_iter4_reg;
                lhs_V_3_reg_1588_pp0_iter6_reg <= lhs_V_3_reg_1588_pp0_iter5_reg;
                lhs_V_3_reg_1588_pp0_iter7_reg <= lhs_V_3_reg_1588_pp0_iter6_reg;
                mul_ln1192_2_reg_1837 <= mul_ln1192_2_fu_1247_p2;
                mul_ln1192_3_reg_1852 <= mul_ln1192_3_fu_1280_p2;
                mul_ln1192_5_reg_1842 <= mul_ln1192_5_fu_1259_p2;
                mul_ln1192_7_reg_1847 <= mul_ln1192_7_fu_1271_p2;
                mul_ln700_2_reg_1732 <= mul_ln700_2_fu_877_p2;
                mul_ln728_reg_1681 <= mul_ln728_fu_1410_p2;
                outcos_V_10_reg_1659 <= grp_generic_sincos_11_6_s_fu_240_ap_return_1;
                outcos_V_2_reg_1654 <= grp_generic_sincos_11_6_s_fu_235_ap_return_1;
                outcos_V_4_reg_1665 <= grp_generic_sincos_11_6_s_fu_225_ap_return_1;
                outcos_V_4_reg_1665_pp0_iter10_reg <= outcos_V_4_reg_1665_pp0_iter9_reg;
                outcos_V_4_reg_1665_pp0_iter11_reg <= outcos_V_4_reg_1665_pp0_iter10_reg;
                outcos_V_4_reg_1665_pp0_iter12_reg <= outcos_V_4_reg_1665_pp0_iter11_reg;
                outcos_V_4_reg_1665_pp0_iter9_reg <= outcos_V_4_reg_1665;
                outcos_V_5_reg_1787 <= grp_generic_sincos_11_6_s_fu_280_ap_return_1;
                outcos_V_7_reg_1797 <= grp_generic_sincos_11_6_s_fu_285_ap_return_1;
                outcos_V_9_reg_1649 <= grp_generic_sincos_11_6_s_fu_230_ap_return_1;
                outsin_V_1_reg_1762 <= grp_generic_sincos_11_6_s_fu_265_ap_return_0;
                outsin_V_5_reg_1772 <= grp_generic_sincos_11_6_s_fu_270_ap_return_0;
                outsin_V_6_reg_1812 <= grp_generic_sincos_11_6_s_fu_295_ap_return_0;
                outsin_V_9_reg_1752 <= grp_generic_sincos_11_6_s_fu_255_ap_return_0;
                outsin_V_reg_1643 <= grp_generic_sincos_11_6_s_fu_225_ap_return_0;
                p_Val2_12_reg_1489_pp0_iter2_reg <= p_Val2_12_reg_1489_pp0_iter1_reg;
                p_Val2_12_reg_1489_pp0_iter3_reg <= p_Val2_12_reg_1489_pp0_iter2_reg;
                p_Val2_12_reg_1489_pp0_iter4_reg <= p_Val2_12_reg_1489_pp0_iter3_reg;
                p_Val2_12_reg_1489_pp0_iter5_reg <= p_Val2_12_reg_1489_pp0_iter4_reg;
                p_Val2_12_reg_1489_pp0_iter6_reg <= p_Val2_12_reg_1489_pp0_iter5_reg;
                p_Val2_12_reg_1489_pp0_iter7_reg <= p_Val2_12_reg_1489_pp0_iter6_reg;
                p_Val2_12_reg_1489_pp0_iter8_reg <= p_Val2_12_reg_1489_pp0_iter7_reg;
                p_Val2_23_reg_1551_pp0_iter2_reg <= p_Val2_23_reg_1551_pp0_iter1_reg;
                p_Val2_23_reg_1551_pp0_iter3_reg <= p_Val2_23_reg_1551_pp0_iter2_reg;
                p_Val2_23_reg_1551_pp0_iter4_reg <= p_Val2_23_reg_1551_pp0_iter3_reg;
                p_Val2_23_reg_1551_pp0_iter5_reg <= p_Val2_23_reg_1551_pp0_iter4_reg;
                p_Val2_23_reg_1551_pp0_iter6_reg <= p_Val2_23_reg_1551_pp0_iter5_reg;
                p_Val2_23_reg_1551_pp0_iter7_reg <= p_Val2_23_reg_1551_pp0_iter6_reg;
                p_Val2_2_reg_1521_pp0_iter2_reg <= p_Val2_2_reg_1521_pp0_iter1_reg;
                p_Val2_2_reg_1521_pp0_iter3_reg <= p_Val2_2_reg_1521_pp0_iter2_reg;
                p_Val2_2_reg_1521_pp0_iter4_reg <= p_Val2_2_reg_1521_pp0_iter3_reg;
                p_Val2_2_reg_1521_pp0_iter5_reg <= p_Val2_2_reg_1521_pp0_iter4_reg;
                p_Val2_2_reg_1521_pp0_iter6_reg <= p_Val2_2_reg_1521_pp0_iter5_reg;
                p_Val2_2_reg_1521_pp0_iter7_reg <= p_Val2_2_reg_1521_pp0_iter6_reg;
                p_Val2_2_reg_1521_pp0_iter8_reg <= p_Val2_2_reg_1521_pp0_iter7_reg;
                p_Val2_4_reg_1509_pp0_iter2_reg <= p_Val2_4_reg_1509_pp0_iter1_reg;
                p_Val2_4_reg_1509_pp0_iter3_reg <= p_Val2_4_reg_1509_pp0_iter2_reg;
                p_Val2_4_reg_1509_pp0_iter4_reg <= p_Val2_4_reg_1509_pp0_iter3_reg;
                p_Val2_4_reg_1509_pp0_iter5_reg <= p_Val2_4_reg_1509_pp0_iter4_reg;
                p_Val2_4_reg_1509_pp0_iter6_reg <= p_Val2_4_reg_1509_pp0_iter5_reg;
                p_Val2_4_reg_1509_pp0_iter7_reg <= p_Val2_4_reg_1509_pp0_iter6_reg;
                p_Val2_4_reg_1509_pp0_iter8_reg <= p_Val2_4_reg_1509_pp0_iter7_reg;
                p_Val2_5_reg_1500_pp0_iter2_reg <= p_Val2_5_reg_1500_pp0_iter1_reg;
                p_Val2_5_reg_1500_pp0_iter3_reg <= p_Val2_5_reg_1500_pp0_iter2_reg;
                p_Val2_5_reg_1500_pp0_iter4_reg <= p_Val2_5_reg_1500_pp0_iter3_reg;
                p_Val2_5_reg_1500_pp0_iter5_reg <= p_Val2_5_reg_1500_pp0_iter4_reg;
                p_Val2_5_reg_1500_pp0_iter6_reg <= p_Val2_5_reg_1500_pp0_iter5_reg;
                p_Val2_5_reg_1500_pp0_iter7_reg <= p_Val2_5_reg_1500_pp0_iter6_reg;
                p_Val2_5_reg_1500_pp0_iter8_reg <= p_Val2_5_reg_1500_pp0_iter7_reg;
                r_V_14_reg_1767 <= r_V_14_fu_1453_p2;
                r_V_15_reg_1807 <= r_V_15_fu_1159_p2;
                r_V_17_reg_1717 <= r_V_17_fu_1431_p2;
                r_V_21_reg_1671 <= r_V_21_fu_1398_p2;
                r_V_23_reg_1676 <= r_V_23_fu_1404_p2;
                r_V_25_reg_1737 <= r_V_25_fu_886_p2;
                r_V_27_reg_1782 <= r_V_27_fu_1468_p2;
                r_V_30_reg_1817 <= r_V_30_fu_1185_p2;
                r_V_32_reg_1822 <= r_V_32_fu_1199_p2;
                r_V_36_reg_1792 <= r_V_36_fu_1474_p2;
                r_V_39_reg_1827 <= r_V_39_fu_1221_p2;
                r_V_43_reg_1832 <= r_V_43_fu_1235_p2;
                    r_V_46_reg_1613(11 downto 1) <= r_V_46_fu_528_p3(11 downto 1);
                    r_V_46_reg_1613_pp0_iter3_reg(11 downto 1) <= r_V_46_reg_1613(11 downto 1);
                    r_V_46_reg_1613_pp0_iter4_reg(11 downto 1) <= r_V_46_reg_1613_pp0_iter3_reg(11 downto 1);
                    r_V_46_reg_1613_pp0_iter5_reg(11 downto 1) <= r_V_46_reg_1613_pp0_iter4_reg(11 downto 1);
                    r_V_46_reg_1613_pp0_iter6_reg(11 downto 1) <= r_V_46_reg_1613_pp0_iter5_reg(11 downto 1);
                    r_V_46_reg_1613_pp0_iter7_reg(11 downto 1) <= r_V_46_reg_1613_pp0_iter6_reg(11 downto 1);
                    r_V_46_reg_1613_pp0_iter8_reg(11 downto 1) <= r_V_46_reg_1613_pp0_iter7_reg(11 downto 1);
                r_V_52_reg_1706 <= r_V_52_fu_829_p2;
                r_V_53_reg_1711 <= r_V_53_fu_838_p2;
                ret_V_17_reg_1686 <= ret_V_17_fu_691_p2;
                ret_V_24_reg_1747 <= ret_V_24_fu_915_p2;
                ret_V_29_reg_1691 <= ret_V_29_fu_745_p2;
                ret_V_29_reg_1691_pp0_iter10_reg <= ret_V_29_reg_1691;
                    ret_V_30_reg_1696(12 downto 1) <= ret_V_30_fu_765_p2(12 downto 1);
                sext_ln728_reg_1531_pp0_iter2_reg <= sext_ln728_reg_1531_pp0_iter1_reg;
                sext_ln728_reg_1531_pp0_iter3_reg <= sext_ln728_reg_1531_pp0_iter2_reg;
                sext_ln728_reg_1531_pp0_iter4_reg <= sext_ln728_reg_1531_pp0_iter3_reg;
                sext_ln728_reg_1531_pp0_iter5_reg <= sext_ln728_reg_1531_pp0_iter4_reg;
                sext_ln728_reg_1531_pp0_iter6_reg <= sext_ln728_reg_1531_pp0_iter5_reg;
                sext_ln728_reg_1531_pp0_iter7_reg <= sext_ln728_reg_1531_pp0_iter6_reg;
                trunc_ln708_10_reg_1628 <= ret_V_46_fu_605_p2(15 downto 5);
                trunc_ln708_11_reg_1862 <= ret_V_47_fu_1300_p2(45 downto 35);
                trunc_ln708_1_reg_1802 <= ret_V_33_fu_1138_p2(20 downto 10);
                trunc_ln708_1_reg_1802_pp0_iter12_reg <= trunc_ln708_1_reg_1802;
                trunc_ln708_1_reg_1802_pp0_iter13_reg <= trunc_ln708_1_reg_1802_pp0_iter12_reg;
                trunc_ln708_5_reg_1777 <= ret_V_39_fu_1033_p2(40 downto 30);
                trunc_ln708_5_reg_1777_pp0_iter11_reg <= trunc_ln708_5_reg_1777;
                trunc_ln708_5_reg_1777_pp0_iter12_reg <= trunc_ln708_5_reg_1777_pp0_iter11_reg;
                trunc_ln708_5_reg_1777_pp0_iter13_reg <= trunc_ln708_5_reg_1777_pp0_iter12_reg;
                trunc_ln708_7_reg_1623 <= grp_fu_1389_p3(20 downto 10);
                trunc_ln708_8_reg_1857 <= ret_V_43_fu_1285_p2(50 downto 40);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lhs_V_3_reg_1588 <= lhs_V_3_fu_465_p1;
                mul_ln1192_1_reg_1536 <= mul_ln1192_1_fu_1331_p2;
                p_Val2_12_reg_1489 <= x_V_in_sig(164 downto 154);
                p_Val2_12_reg_1489_pp0_iter1_reg <= p_Val2_12_reg_1489;
                p_Val2_23_reg_1551 <= x_V_in_sig(43 downto 33);
                p_Val2_23_reg_1551_pp0_iter1_reg <= p_Val2_23_reg_1551;
                p_Val2_2_reg_1521 <= x_V_in_sig(32 downto 22);
                p_Val2_2_reg_1521_pp0_iter1_reg <= p_Val2_2_reg_1521;
                p_Val2_4_reg_1509 <= x_V_in_sig(175 downto 165);
                p_Val2_4_reg_1509_pp0_iter1_reg <= p_Val2_4_reg_1509;
                p_Val2_5_reg_1500 <= x_V_in_sig(54 downto 44);
                p_Val2_5_reg_1500_pp0_iter1_reg <= p_Val2_5_reg_1500;
                    sext_ln1118_6_reg_1578(15 downto 4) <= sext_ln1118_6_fu_433_p1(15 downto 4);
                sext_ln728_reg_1531 <= sext_ln728_fu_355_p1;
                sext_ln728_reg_1531_pp0_iter1_reg <= sext_ln728_reg_1531;
                trunc_ln708_4_reg_1593 <= grp_fu_1354_p3(15 downto 5);
                trunc_ln708_6_reg_1598 <= grp_fu_1363_p3(15 downto 5);
                trunc_ln708_9_reg_1563 <= grp_fu_1337_p3(15 downto 5);
                trunc_ln708_s_reg_1608 <= grp_fu_1380_p3(15 downto 5);
                trunc_ln_reg_1568 <= ret_V_32_fu_405_p2(15 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then
                ret_V_10_reg_1722 <= grp_fu_1437_p3;
                ret_V_40_reg_1742 <= grp_fu_1445_p3;
                ret_V_7_reg_1701 <= grp_fu_1415_p3;
                sub_ln700_2_reg_1727 <= grp_fu_1423_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ret_V_21_reg_1603 <= grp_fu_1372_p3;
            end if;
        end if;
    end process;
    sext_ln1118_6_reg_1578(3 downto 0) <= "0000";
    r_V_46_reg_1613(0) <= '0';
    r_V_46_reg_1613_pp0_iter3_reg(0) <= '0';
    r_V_46_reg_1613_pp0_iter4_reg(0) <= '0';
    r_V_46_reg_1613_pp0_iter5_reg(0) <= '0';
    r_V_46_reg_1613_pp0_iter6_reg(0) <= '0';
    r_V_46_reg_1613_pp0_iter7_reg(0) <= '0';
    r_V_46_reg_1613_pp0_iter8_reg(0) <= '0';
    ret_V_30_reg_1696(0) <= '0';
    add_ln1192_reg_1757(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1192_21_fu_599_p2 <= std_logic_vector(unsigned(r_V_55_fu_566_p2) + unsigned(r_V_56_fu_593_p2));
    add_ln1192_fu_946_p2 <= std_logic_vector(signed(ap_const_lv13_1B20) + signed(ret_V_31_fu_941_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp110_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp110 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp118_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp118 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp121_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp121 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp124_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp124 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp22_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp22 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp26_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp26 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp28_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp28 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp30_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp30 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp45_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp45 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp52_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp52 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp70_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp70 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp78_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp78 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp79_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp79 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp85_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp85 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp86_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp86 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp87_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp87 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp95_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp95 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call173 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call198 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call213 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call173 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call198 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call213 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call173 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call198 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call213 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call173 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call198 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call213 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call173 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call198 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call213 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call173 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call198 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call213 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call102_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call102 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call112_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call112 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call118_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call118 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call173_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call173 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call198_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call198 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call213_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call213 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call231_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call231 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call241_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call241 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call257_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call257 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call30_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call30 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call37_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call37 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call51_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call51 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call62_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call62 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call74_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call74 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call80_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call80 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call86_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call86 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call97_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call97 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call173 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call198 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call213 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call173 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call198 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call213 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call173 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call198 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call213 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call173 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call198 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call213 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call173 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call198 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call213 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call173 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call198 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call213 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call173 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call198 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call213 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call173 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call198 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call213 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call97 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to13_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to13 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to13)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to13 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1337_p0 <= ap_const_lv16_9C(9 - 1 downto 0);
    grp_fu_1337_p2 <= (p_Val2_23_fu_371_p4 & ap_const_lv5_0);
    grp_fu_1346_p0 <= ap_const_lv16_16(6 - 1 downto 0);
    grp_fu_1354_p0 <= sext_ln1118_12_fu_487_p1(13 - 1 downto 0);
    grp_fu_1354_p1 <= sext_ln1118_12_fu_487_p1(13 - 1 downto 0);
    grp_fu_1354_p2 <= (p_Val2_2_reg_1521 & ap_const_lv5_0);
    grp_fu_1363_p0 <= ap_const_lv16_4B(8 - 1 downto 0);
    grp_fu_1363_p1 <= sext_ln1118_14_fu_507_p1(11 - 1 downto 0);
    grp_fu_1363_p2 <= ap_const_lv16_360(11 - 1 downto 0);
    grp_fu_1372_p0 <= ap_const_lv18_4B(8 - 1 downto 0);
    grp_fu_1372_p2 <= ap_const_lv18_11A0(14 - 1 downto 0);
    grp_fu_1380_p0 <= ap_const_lv16_5B(8 - 1 downto 0);
    grp_fu_1380_p1 <= sext_ln1118_14_fu_507_p1(11 - 1 downto 0);
    grp_fu_1380_p2 <= ap_const_lv16_A0(9 - 1 downto 0);
    grp_fu_1389_p2 <= (p_Val2_23_reg_1551_pp0_iter1_reg & ap_const_lv10_0);
    grp_fu_1445_p0 <= ap_const_lv21_1FFFEB(6 - 1 downto 0);
    grp_fu_1445_p2 <= (mul_ln728_reg_1681 & ap_const_lv5_0);
    grp_fu_1459_p2 <= (sub_ln700_2_reg_1727 & ap_const_lv10_0);

    grp_generic_sincos_11_6_s_fu_225_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp22)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp22) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_225_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_225_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_11_6_s_fu_225_in_V <= x_V_in_sig(32 downto 22);

    grp_generic_sincos_11_6_s_fu_230_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp26)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp26) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_230_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_230_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_11_6_s_fu_230_in_V <= x_V_in_sig(11 - 1 downto 0);

    grp_generic_sincos_11_6_s_fu_235_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp28) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_235_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_235_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_11_6_s_fu_235_in_V <= std_logic_vector(signed(p_Val2_12_fu_310_p4) - signed(p_Val2_5_fu_324_p4));

    grp_generic_sincos_11_6_s_fu_240_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp30)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp30) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_240_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_240_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_11_6_s_fu_240_in_V <= x_V_in_sig(43 downto 33);

    grp_generic_sincos_11_6_s_fu_245_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp45)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_245_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_245_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_11_6_s_fu_245_in_V <= std_logic_vector(signed(ap_const_lv11_7F3) + signed(p_Val2_2_reg_1521));

    grp_generic_sincos_11_6_s_fu_250_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp52)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_250_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_250_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_11_6_s_fu_250_in_V <= r_V_51_fu_448_p2(15 downto 5);

    grp_generic_sincos_11_6_s_fu_255_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp70)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp70) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_255_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_255_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_260_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp78)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp78) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_260_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_260_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_11_6_s_fu_260_in_V <= std_logic_vector(signed(p_Val2_4_reg_1509_pp0_iter1_reg) + signed(p_Val2_5_reg_1500_pp0_iter1_reg));

    grp_generic_sincos_11_6_s_fu_265_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp79)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp79) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_265_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_265_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_270_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp85)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp85) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_270_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_270_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_275_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp86)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp86) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_275_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_275_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_280_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp87)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp87) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_280_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_280_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_285_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp95)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp95) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_285_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_285_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_290_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp110)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp110) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_290_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_290_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_11_6_s_fu_290_in_V <= std_logic_vector(unsigned(ap_const_lv11_9) + unsigned(sub_ln703_fu_621_p2));

    grp_generic_sincos_11_6_s_fu_295_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp118)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp118) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_295_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_295_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_11_6_s_fu_295_in_V <= std_logic_vector(signed(ap_const_lv11_7FE) + signed(p_Val2_23_reg_1551_pp0_iter2_reg));

    grp_generic_sincos_11_6_s_fu_300_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp121)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp121) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_300_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_300_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_11_6_s_fu_305_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp124)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp124) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_11_6_s_fu_305_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_11_6_s_fu_305_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_1_fu_956_p3 <= (r_V_52_reg_1706 & ap_const_lv5_0);
        lhs_V_3_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_12_reg_1489),12));

        lhs_V_4_fu_669_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_36_fu_664_p2),13));

        lhs_V_5_fu_477_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_37_fu_471_p2),13));

    lhs_V_fu_1101_p3 <= (ret_V_29_reg_1691_pp0_iter10_reg & ap_const_lv5_0);
    mul_ln1192_1_fu_1331_p0 <= ap_const_lv16_FFEA(6 - 1 downto 0);
    mul_ln1192_2_fu_1247_p0 <= r_V_15_reg_1807;
    mul_ln1192_2_fu_1247_p1 <= outsin_V_6_reg_1812;
    mul_ln1192_2_fu_1247_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_2_fu_1247_p0) * signed(mul_ln1192_2_fu_1247_p1))), 41));
    mul_ln1192_3_fu_1280_p1 <= outcos_V_4_reg_1665_pp0_iter12_reg;
    mul_ln1192_3_fu_1280_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_2_reg_1837) * signed(mul_ln1192_3_fu_1280_p1))), 41));
    mul_ln1192_5_fu_1259_p0 <= r_V_30_reg_1817;
    mul_ln1192_5_fu_1259_p1 <= r_V_32_reg_1822;
    mul_ln1192_5_fu_1259_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_5_fu_1259_p0) * signed(mul_ln1192_5_fu_1259_p1))), 51));
    mul_ln1192_7_fu_1271_p0 <= r_V_39_reg_1827;
    mul_ln1192_7_fu_1271_p1 <= r_V_43_reg_1832;
    mul_ln1192_7_fu_1271_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_7_fu_1271_p0) * signed(mul_ln1192_7_fu_1271_p1))), 46));
    mul_ln700_2_fu_877_p0 <= r_V_23_reg_1676;
    mul_ln700_2_fu_877_p1 <= r_V_21_reg_1671;
    mul_ln700_2_fu_877_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_2_fu_877_p0) * signed(mul_ln700_2_fu_877_p1))), 41));
    mul_ln700_3_fu_999_p1 <= r_V_25_reg_1737;
    mul_ln700_3_fu_999_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_2_reg_1732) * signed(mul_ln700_3_fu_999_p1))), 41));
    mul_ln728_fu_1410_p0 <= ap_const_lv16_FFEB(6 - 1 downto 0);
    mul_ln728_fu_1410_p1 <= sext_ln728_reg_1531_pp0_iter7_reg(11 - 1 downto 0);
    p_Val2_12_fu_310_p4 <= x_V_in_sig(164 downto 154);
    p_Val2_23_fu_371_p4 <= x_V_in_sig(43 downto 33);
    p_Val2_4_fu_334_p4 <= x_V_in_sig(175 downto 165);
    p_Val2_5_fu_324_p4 <= x_V_in_sig(54 downto 44);
        r_V_10_fu_825_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_11_6_s_fu_250_ap_return_0),8));

        r_V_12_fu_835_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_10_reg_1659),14));

    r_V_15_fu_1159_p0 <= r_V_14_reg_1767;
    r_V_15_fu_1159_p1 <= outsin_V_5_reg_1772;
    r_V_15_fu_1159_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_15_fu_1159_p0) * signed(r_V_15_fu_1159_p1))), 39));
        r_V_16_fu_771_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_reg_1521_pp0_iter8_reg),22));

    r_V_17_fu_1431_p0 <= r_V_16_fu_771_p1(11 - 1 downto 0);
    r_V_17_fu_1431_p1 <= r_V_16_fu_771_p1(11 - 1 downto 0);
        r_V_20_fu_658_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_23_reg_1551_pp0_iter7_reg),22));

    r_V_21_fu_1398_p0 <= r_V_20_fu_658_p1(11 - 1 downto 0);
    r_V_21_fu_1398_p1 <= r_V_20_fu_658_p1(11 - 1 downto 0);
        r_V_22_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_12_fu_673_p2),26));

    r_V_23_fu_1404_p0 <= r_V_22_fu_679_p1(13 - 1 downto 0);
    r_V_23_fu_1404_p1 <= r_V_22_fu_679_p1(13 - 1 downto 0);
        r_V_24_fu_883_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_reg_1643),14));

    r_V_25_fu_886_p0 <= r_V_24_fu_883_p1(7 - 1 downto 0);
    r_V_25_fu_886_p1 <= r_V_24_fu_883_p1(7 - 1 downto 0);
    r_V_25_fu_886_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_25_fu_886_p0) * signed(r_V_25_fu_886_p1))), 14));
    r_V_26_fu_895_p0 <= sext_ln1116_6_fu_892_p1(8 - 1 downto 0);
    r_V_26_fu_895_p1 <= sext_ln1116_6_fu_892_p1(8 - 1 downto 0);
    r_V_26_fu_895_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_26_fu_895_p0) * signed(r_V_26_fu_895_p1))), 16));
        r_V_28_fu_1169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_5_reg_1787),14));

    r_V_29_fu_1172_p0 <= r_V_28_fu_1169_p1(7 - 1 downto 0);
    r_V_29_fu_1172_p1 <= r_V_28_fu_1169_p1(7 - 1 downto 0);
    r_V_29_fu_1172_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_29_fu_1172_p0) * signed(r_V_29_fu_1172_p1))), 14));
    r_V_30_fu_1185_p0 <= r_V_27_reg_1782;
    r_V_30_fu_1185_p1 <= r_V_29_fu_1172_p2;
    r_V_30_fu_1185_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_30_fu_1185_p0) * signed(r_V_30_fu_1185_p1))), 45));
        r_V_31_fu_1195_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_11_6_s_fu_300_ap_return_1),14));

    r_V_32_fu_1199_p0 <= r_V_31_fu_1195_p1(7 - 1 downto 0);
    r_V_32_fu_1199_p1 <= r_V_31_fu_1195_p1(7 - 1 downto 0);
    r_V_32_fu_1199_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_32_fu_1199_p0) * signed(r_V_32_fu_1199_p1))), 14));
    r_V_33_fu_1068_p0 <= sext_ln1116_11_fu_1065_p1(8 - 1 downto 0);
    r_V_33_fu_1068_p1 <= sext_ln1116_11_fu_1065_p1(8 - 1 downto 0);
    r_V_33_fu_1068_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_33_fu_1068_p0) * signed(r_V_33_fu_1068_p1))), 16));
        r_V_34_fu_1074_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_9_reg_1752),14));

    r_V_35_fu_1077_p0 <= r_V_34_fu_1074_p1(7 - 1 downto 0);
    r_V_35_fu_1077_p1 <= r_V_34_fu_1074_p1(7 - 1 downto 0);
    r_V_35_fu_1077_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_35_fu_1077_p0) * signed(r_V_35_fu_1077_p1))), 14));
        r_V_37_fu_1205_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_7_reg_1797),14));

    r_V_38_fu_1208_p0 <= r_V_37_fu_1205_p1(7 - 1 downto 0);
    r_V_38_fu_1208_p1 <= r_V_37_fu_1205_p1(7 - 1 downto 0);
    r_V_38_fu_1208_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_38_fu_1208_p0) * signed(r_V_38_fu_1208_p1))), 14));
    r_V_39_fu_1221_p0 <= r_V_36_reg_1792;
    r_V_39_fu_1221_p1 <= r_V_38_fu_1208_p2;
    r_V_39_fu_1221_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_39_fu_1221_p0) * signed(r_V_39_fu_1221_p1))), 44));
        r_V_42_fu_1231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_11_6_s_fu_305_ap_return_1),14));

    r_V_43_fu_1235_p0 <= r_V_42_fu_1231_p1(7 - 1 downto 0);
    r_V_43_fu_1235_p1 <= r_V_42_fu_1231_p1(7 - 1 downto 0);
    r_V_43_fu_1235_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_43_fu_1235_p0) * signed(r_V_43_fu_1235_p1))), 14));
    r_V_44_fu_711_p2 <= std_logic_vector(signed(sext_ln1118_1_fu_707_p1) + signed(sext_ln1118_fu_697_p1));
    r_V_45_fu_731_p2 <= std_logic_vector(signed(sext_ln1118_3_fu_727_p1) + signed(sext_ln1118_2_fu_717_p1));
    r_V_46_fu_528_p3 <= (p_Val2_4_reg_1509_pp0_iter1_reg & ap_const_lv1_0);
    r_V_47_fu_751_p3 <= (outsin_V_reg_1643 & ap_const_lv1_0);
    r_V_48_fu_929_p3 <= (grp_generic_sincos_11_6_s_fu_260_ap_return_1 & ap_const_lv1_0);
    r_V_49_fu_1120_p0 <= r_V_fu_1116_p1(7 - 1 downto 0);
    r_V_49_fu_1120_p1 <= r_V_fu_1116_p1(7 - 1 downto 0);
    r_V_49_fu_1120_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_49_fu_1120_p0) * signed(r_V_49_fu_1120_p1))), 14));
    r_V_50_fu_777_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(r_V_7_fu_774_p1));
    r_V_51_fu_448_p2 <= std_logic_vector(signed(sext_ln1118_6_fu_433_p1) - signed(sext_ln1118_7_fu_444_p1));
    r_V_52_fu_829_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(r_V_10_fu_825_p1));
    r_V_53_fu_838_p0 <= r_V_12_fu_835_p1(7 - 1 downto 0);
    r_V_53_fu_838_p1 <= r_V_12_fu_835_p1(7 - 1 downto 0);
    r_V_53_fu_838_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_53_fu_838_p0) * signed(r_V_53_fu_838_p1))), 14));
    r_V_55_fu_566_p2 <= std_logic_vector(signed(sext_ln1118_6_reg_1578) - signed(sext_ln1118_4_fu_535_p1));
    r_V_56_fu_593_p2 <= std_logic_vector(signed(sext_ln1118_18_fu_578_p1) - signed(sext_ln1118_19_fu_589_p1));
        r_V_7_fu_774_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1509_pp0_iter8_reg),12));

        r_V_fu_1116_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_11_6_s_fu_290_ap_return_0),14));

    ret_V_12_fu_673_p2 <= std_logic_vector(unsigned(ap_const_lv13_11) + unsigned(lhs_V_4_fu_669_p1));
    ret_V_14_fu_481_p2 <= std_logic_vector(unsigned(ap_const_lv13_16) + unsigned(lhs_V_5_fu_477_p1));
    ret_V_17_fu_691_p2 <= std_logic_vector(unsigned(ap_const_lv8_D) + unsigned(sext_ln703_16_fu_687_p1));
    ret_V_19_fu_1049_p2 <= std_logic_vector(unsigned(ap_const_lv21_D400) + unsigned(ret_V_40_reg_1742));
    ret_V_24_fu_915_p2 <= std_logic_vector(unsigned(ap_const_lv8_F) + unsigned(sext_ln703_18_fu_912_p1));
    ret_V_29_fu_745_p2 <= std_logic_vector(signed(sext_ln703_1_fu_737_p1) - signed(sext_ln703_2_fu_741_p1));
    ret_V_30_fu_765_p2 <= std_logic_vector(signed(sext_ln703_3_fu_758_p1) + signed(sext_ln703_4_fu_761_p1));
    ret_V_31_fu_941_p2 <= std_logic_vector(unsigned(ret_V_30_reg_1696) - unsigned(sext_ln703_5_fu_937_p1));
    ret_V_32_fu_405_p2 <= std_logic_vector(unsigned(ap_const_lv16_320) + unsigned(grp_fu_1346_p3));
    ret_V_33_fu_1138_p2 <= std_logic_vector(signed(sext_ln728_1_fu_1134_p1) + signed(grp_fu_1480_p3));
    ret_V_34_fu_786_p2 <= std_logic_vector(unsigned(r_V_50_fu_777_p2) - unsigned(sext_ln703_7_fu_783_p1));
    ret_V_35_fu_1315_p2 <= std_logic_vector(signed(ap_const_lv41_1F900000000) + signed(mul_ln1192_3_reg_1852));
    ret_V_36_fu_664_p2 <= std_logic_vector(signed(lhs_V_3_reg_1588_pp0_iter7_reg) - signed(rhs_V_3_fu_661_p1));
    ret_V_37_fu_471_p2 <= std_logic_vector(signed(lhs_V_3_fu_465_p1) - signed(rhs_V_4_fu_468_p1));
    ret_V_39_fu_1033_p2 <= std_logic_vector(signed(sext_ln728_5_fu_1029_p1) + signed(sub_ln700_1_fu_1011_p2));
    ret_V_43_fu_1285_p2 <= std_logic_vector(signed(ap_const_lv51_7E10000000000) + signed(mul_ln1192_5_reg_1842));
    ret_V_46_fu_605_p2 <= std_logic_vector(unsigned(ap_const_lv16_180) + unsigned(add_ln1192_21_fu_599_p2));
    ret_V_47_fu_1300_p2 <= std_logic_vector(signed(ap_const_lv46_3F0000000000) + signed(mul_ln1192_7_reg_1847));
    ret_V_8_fu_967_p2 <= std_logic_vector(signed(sext_ln728_3_fu_963_p1) + signed(r_V_53_reg_1711));
    ret_V_fu_792_p2 <= std_logic_vector(unsigned(ap_const_lv12_67) + unsigned(ret_V_34_fu_786_p2));
    rhs_V_1_fu_809_p3 <= (grp_generic_sincos_11_6_s_fu_245_ap_return_0 & ap_const_lv5_0);
        rhs_V_3_fu_661_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_5_reg_1500_pp0_iter7_reg),12));

        rhs_V_4_fu_468_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_23_reg_1551),12));

    rhs_V_5_fu_1021_p3 <= (grp_generic_sincos_11_6_s_fu_275_ap_return_0 & ap_const_lv30_0);
    rhs_V_8_fu_850_p3 <= (p_Val2_4_reg_1509_pp0_iter8_reg & ap_const_lv5_0);
    rhs_V_fu_1126_p3 <= (r_V_49_fu_1120_p2 & ap_const_lv5_0);
        sext_ln1116_11_fu_1065_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_24_reg_1747),16));

        sext_ln1116_6_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_17_reg_1686),16));

        sext_ln1118_12_fu_487_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_14_fu_481_p2),16));

        sext_ln1118_14_fu_507_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_23_reg_1551),16));

        sext_ln1118_18_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_7_fu_571_p3),16));

        sext_ln1118_19_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_8_fu_582_p3),16));

        sext_ln1118_1_fu_707_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_700_p3),14));

        sext_ln1118_2_fu_717_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_5_reg_1500_pp0_iter8_reg),14));

        sext_ln1118_3_fu_727_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_720_p3),14));

        sext_ln1118_4_fu_535_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_46_fu_528_p3),16));

        sext_ln1118_6_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_5_fu_426_p3),16));

        sext_ln1118_7_fu_444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_6_fu_437_p3),16));

        sext_ln1118_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_12_reg_1489_pp0_iter8_reg),14));

        sext_ln703_16_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_11_6_s_fu_240_ap_return_0),8));

        sext_ln703_18_fu_912_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_10_reg_1659),8));

        sext_ln703_1_fu_737_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_44_fu_711_p2),15));

        sext_ln703_2_fu_741_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_45_fu_731_p2),15));

        sext_ln703_3_fu_758_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_46_reg_1613_pp0_iter8_reg),13));

        sext_ln703_4_fu_761_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_47_fu_751_p3),13));

        sext_ln703_5_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_48_fu_929_p3),13));

        sext_ln703_7_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_9_reg_1649),12));

        sext_ln728_1_fu_1134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_1126_p3),21));

        sext_ln728_3_fu_963_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_1_fu_956_p3),14));

        sext_ln728_5_fu_1029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_5_fu_1021_p3),41));

        sext_ln728_fu_355_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_fu_334_p4),16));

    shl_ln1118_1_fu_720_p3 <= (p_Val2_5_reg_1500_pp0_iter8_reg & ap_const_lv2_0);
    shl_ln1118_5_fu_426_p3 <= (p_Val2_4_reg_1509 & ap_const_lv4_0);
    shl_ln1118_6_fu_437_p3 <= (p_Val2_4_reg_1509 & ap_const_lv2_0);
    shl_ln1118_7_fu_571_p3 <= (p_Val2_23_reg_1551_pp0_iter1_reg & ap_const_lv4_0);
    shl_ln1118_8_fu_582_p3 <= (p_Val2_23_reg_1551_pp0_iter1_reg & ap_const_lv1_0);
    shl_ln700_1_fu_1004_p3 <= (grp_fu_1459_p3 & ap_const_lv10_0);
    shl_ln_fu_700_p3 <= (p_Val2_12_reg_1489_pp0_iter8_reg & ap_const_lv2_0);
    sub_ln700_1_fu_1011_p2 <= std_logic_vector(unsigned(shl_ln700_1_fu_1004_p3) - unsigned(mul_ln700_3_fu_999_p2));
    sub_ln703_fu_621_p2 <= std_logic_vector(signed(p_Val2_12_reg_1489_pp0_iter2_reg) - signed(p_Val2_2_reg_1521_pp0_iter2_reg));

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V_ap_vld, x_V, x_V_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

    y_0_V <= trunc_ln708_1_reg_1802_pp0_iter13_reg;

    y_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_1_V <= ret_V_35_fu_1315_p2(40 downto 30);

    y_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_2_V <= trunc_ln708_5_reg_1777_pp0_iter13_reg;

    y_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= trunc_ln708_8_reg_1857;

    y_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= trunc_ln708_11_reg_1862;

    y_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
