<stg><name>network</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="7" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_V_data_V), !map !121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_keep_V), !map !125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_strb_V), !map !129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !145

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_V_data_V), !map !149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_keep_V), !map !153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_strb_V), !map !157

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !165

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !169

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !173

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !177

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
:16  %MemBank_B = alloca [14400 x i16], align 16

]]></Node>
<StgValue><ssdm name="MemBank_B"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
:17  %MemBank_Out = alloca [784 x i16], align 16

]]></Node>
<StgValue><ssdm name="MemBank_Out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str27, [1 x i8]* @p_str27, [1 x i8]* @p_str27, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str27, [1 x i8]* @p_str27) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str27, [1 x i8]* @p_str27, [1 x i8]* @p_str27, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str27, [1 x i8]* @p_str27) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str27, [1 x i8]* @p_str27, [1 x i8]* @p_str27, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str27, [1 x i8]* @p_str27) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i1 = phi i10 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond = icmp eq i10 %i1, -240

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i = add i10 %i1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %.preheader87.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:0  %empty_3 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="24">
<![CDATA[
:1  %tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_3, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_1 = zext i10 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %MemBank_B_addr = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="MemBank_B_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:4  store i16 %tmp_data_V, i16* %MemBank_B_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader87.preheader:0  br label %.preheader87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader87:0  %i2 = phi i10 [ %i_1, %3 ], [ 0, %.preheader87.preheader ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader87:1  %tmp_3 = icmp eq i10 %i2, -240

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader87:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader87:3  %i_1 = add i10 %i2, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader87:4  br i1 %tmp_3, label %.preheader.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_4 = zext i10 %i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %MemBank_B_addr_1 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="MemBank_B_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="14">
<![CDATA[
:2  %MemBank_B_load = load i16* %MemBank_B_addr_1, align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="14">
<![CDATA[
:2  %MemBank_B_load = load i16* %MemBank_B_addr_1, align 2

]]></Node>
<StgValue><ssdm name="MemBank_B_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %MemBank_Out_addr = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="MemBank_Out_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:4  store i16 %MemBank_B_load, i16* %MemBank_Out_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %i3 = phi i10 [ %i_2, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
.preheader:1  %i3_cast1 = zext i10 %i3 to i64

]]></Node>
<StgValue><ssdm name="i3_cast1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:2  %tmp_6 = icmp eq i10 %i3, -240

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:4  %i_2 = add i10 %i3, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %tmp_6, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_user_V = icmp eq i10 %i3, 0

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %tmp_last_V = icmp eq i10 %i3, -241

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %MemBank_Out_addr_1 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %i3_cast1

]]></Node>
<StgValue><ssdm name="MemBank_Out_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="10">
<![CDATA[
:3  %tmp_data_V_1 = load i16* %MemBank_Out_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="10">
<![CDATA[
:3  %tmp_data_V_1 = load i16* %MemBank_Out_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="16" op_9_bw="2" op_10_bw="2" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="16" op_9_bw="2" op_10_bw="2" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="71" st_id="8" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="85" name="input_data_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_data_V_data_V"/></StgValue>
</port>
<port id="86" name="input_data_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_data_V_keep_V"/></StgValue>
</port>
<port id="87" name="input_data_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_data_V_strb_V"/></StgValue>
</port>
<port id="88" name="input_data_V_user_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_data_V_user_V"/></StgValue>
</port>
<port id="89" name="input_data_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_data_V_last_V"/></StgValue>
</port>
<port id="90" name="input_data_V_id_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_data_V_id_V"/></StgValue>
</port>
<port id="91" name="input_data_V_dest_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_data_V_dest_V"/></StgValue>
</port>
<port id="92" name="output_data_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_data_V_data_V"/></StgValue>
</port>
<port id="93" name="output_data_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_data_V_keep_V"/></StgValue>
</port>
<port id="94" name="output_data_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_data_V_strb_V"/></StgValue>
</port>
<port id="95" name="output_data_V_user_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_data_V_user_V"/></StgValue>
</port>
<port id="96" name="output_data_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_data_V_last_V"/></StgValue>
</port>
<port id="97" name="output_data_V_id_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_data_V_id_V"/></StgValue>
</port>
<port id="98" name="output_data_V_dest_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_data_V_dest_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="100" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="99" toId="9">
</dataflow>
<dataflow id="101" from="input_data_V_data_V" to="StgValue_9" fromId="85" toId="9">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="99" toId="10">
</dataflow>
<dataflow id="103" from="input_data_V_keep_V" to="StgValue_10" fromId="86" toId="10">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecBitsMap" to="StgValue_11" fromId="99" toId="11">
</dataflow>
<dataflow id="105" from="input_data_V_strb_V" to="StgValue_11" fromId="87" toId="11">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecBitsMap" to="StgValue_12" fromId="99" toId="12">
</dataflow>
<dataflow id="107" from="input_data_V_user_V" to="StgValue_12" fromId="88" toId="12">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecBitsMap" to="StgValue_13" fromId="99" toId="13">
</dataflow>
<dataflow id="109" from="input_data_V_last_V" to="StgValue_13" fromId="89" toId="13">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecBitsMap" to="StgValue_14" fromId="99" toId="14">
</dataflow>
<dataflow id="111" from="input_data_V_id_V" to="StgValue_14" fromId="90" toId="14">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecBitsMap" to="StgValue_15" fromId="99" toId="15">
</dataflow>
<dataflow id="113" from="input_data_V_dest_V" to="StgValue_15" fromId="91" toId="15">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecBitsMap" to="StgValue_16" fromId="99" toId="16">
</dataflow>
<dataflow id="115" from="output_data_V_data_V" to="StgValue_16" fromId="92" toId="16">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecBitsMap" to="StgValue_17" fromId="99" toId="17">
</dataflow>
<dataflow id="117" from="output_data_V_keep_V" to="StgValue_17" fromId="93" toId="17">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecBitsMap" to="StgValue_18" fromId="99" toId="18">
</dataflow>
<dataflow id="119" from="output_data_V_strb_V" to="StgValue_18" fromId="94" toId="18">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecBitsMap" to="StgValue_19" fromId="99" toId="19">
</dataflow>
<dataflow id="121" from="output_data_V_user_V" to="StgValue_19" fromId="95" toId="19">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecBitsMap" to="StgValue_20" fromId="99" toId="20">
</dataflow>
<dataflow id="123" from="output_data_V_last_V" to="StgValue_20" fromId="96" toId="20">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecBitsMap" to="StgValue_21" fromId="99" toId="21">
</dataflow>
<dataflow id="125" from="output_data_V_id_V" to="StgValue_21" fromId="97" toId="21">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecBitsMap" to="StgValue_22" fromId="99" toId="22">
</dataflow>
<dataflow id="127" from="output_data_V_dest_V" to="StgValue_22" fromId="98" toId="22">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecBitsMap" to="StgValue_23" fromId="99" toId="23">
</dataflow>
<dataflow id="130" from="StgValue_129" to="StgValue_23" fromId="129" toId="23">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecTopModule" to="StgValue_24" fromId="131" toId="24">
</dataflow>
<dataflow id="134" from="network_str" to="StgValue_24" fromId="133" toId="24">
</dataflow>
<dataflow id="136" from="StgValue_135" to="MemBank_B" fromId="135" toId="25">
</dataflow>
<dataflow id="137" from="StgValue_135" to="MemBank_Out" fromId="135" toId="26">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecInterface" to="StgValue_27" fromId="138" toId="27">
</dataflow>
<dataflow id="140" from="input_data_V_data_V" to="StgValue_27" fromId="85" toId="27">
</dataflow>
<dataflow id="141" from="input_data_V_keep_V" to="StgValue_27" fromId="86" toId="27">
</dataflow>
<dataflow id="142" from="input_data_V_strb_V" to="StgValue_27" fromId="87" toId="27">
</dataflow>
<dataflow id="143" from="input_data_V_user_V" to="StgValue_27" fromId="88" toId="27">
</dataflow>
<dataflow id="144" from="input_data_V_last_V" to="StgValue_27" fromId="89" toId="27">
</dataflow>
<dataflow id="145" from="input_data_V_id_V" to="StgValue_27" fromId="90" toId="27">
</dataflow>
<dataflow id="146" from="input_data_V_dest_V" to="StgValue_27" fromId="91" toId="27">
</dataflow>
<dataflow id="148" from="p_str5" to="StgValue_27" fromId="147" toId="27">
</dataflow>
<dataflow id="150" from="StgValue_149" to="StgValue_27" fromId="149" toId="27">
</dataflow>
<dataflow id="151" from="StgValue_149" to="StgValue_27" fromId="149" toId="27">
</dataflow>
<dataflow id="153" from="p_str16" to="StgValue_27" fromId="152" toId="27">
</dataflow>
<dataflow id="154" from="StgValue_129" to="StgValue_27" fromId="129" toId="27">
</dataflow>
<dataflow id="155" from="StgValue_129" to="StgValue_27" fromId="129" toId="27">
</dataflow>
<dataflow id="157" from="p_str27" to="StgValue_27" fromId="156" toId="27">
</dataflow>
<dataflow id="158" from="p_str27" to="StgValue_27" fromId="156" toId="27">
</dataflow>
<dataflow id="159" from="p_str27" to="StgValue_27" fromId="156" toId="27">
</dataflow>
<dataflow id="160" from="StgValue_129" to="StgValue_27" fromId="129" toId="27">
</dataflow>
<dataflow id="161" from="StgValue_129" to="StgValue_27" fromId="129" toId="27">
</dataflow>
<dataflow id="162" from="StgValue_129" to="StgValue_27" fromId="129" toId="27">
</dataflow>
<dataflow id="163" from="StgValue_129" to="StgValue_27" fromId="129" toId="27">
</dataflow>
<dataflow id="164" from="p_str27" to="StgValue_27" fromId="156" toId="27">
</dataflow>
<dataflow id="165" from="p_str27" to="StgValue_27" fromId="156" toId="27">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecInterface" to="StgValue_28" fromId="138" toId="28">
</dataflow>
<dataflow id="167" from="output_data_V_data_V" to="StgValue_28" fromId="92" toId="28">
</dataflow>
<dataflow id="168" from="output_data_V_keep_V" to="StgValue_28" fromId="93" toId="28">
</dataflow>
<dataflow id="169" from="output_data_V_strb_V" to="StgValue_28" fromId="94" toId="28">
</dataflow>
<dataflow id="170" from="output_data_V_user_V" to="StgValue_28" fromId="95" toId="28">
</dataflow>
<dataflow id="171" from="output_data_V_last_V" to="StgValue_28" fromId="96" toId="28">
</dataflow>
<dataflow id="172" from="output_data_V_id_V" to="StgValue_28" fromId="97" toId="28">
</dataflow>
<dataflow id="173" from="output_data_V_dest_V" to="StgValue_28" fromId="98" toId="28">
</dataflow>
<dataflow id="174" from="p_str5" to="StgValue_28" fromId="147" toId="28">
</dataflow>
<dataflow id="175" from="StgValue_149" to="StgValue_28" fromId="149" toId="28">
</dataflow>
<dataflow id="176" from="StgValue_149" to="StgValue_28" fromId="149" toId="28">
</dataflow>
<dataflow id="177" from="p_str16" to="StgValue_28" fromId="152" toId="28">
</dataflow>
<dataflow id="178" from="StgValue_129" to="StgValue_28" fromId="129" toId="28">
</dataflow>
<dataflow id="179" from="StgValue_129" to="StgValue_28" fromId="129" toId="28">
</dataflow>
<dataflow id="180" from="p_str27" to="StgValue_28" fromId="156" toId="28">
</dataflow>
<dataflow id="181" from="p_str27" to="StgValue_28" fromId="156" toId="28">
</dataflow>
<dataflow id="182" from="p_str27" to="StgValue_28" fromId="156" toId="28">
</dataflow>
<dataflow id="183" from="StgValue_129" to="StgValue_28" fromId="129" toId="28">
</dataflow>
<dataflow id="184" from="StgValue_129" to="StgValue_28" fromId="129" toId="28">
</dataflow>
<dataflow id="185" from="StgValue_129" to="StgValue_28" fromId="129" toId="28">
</dataflow>
<dataflow id="186" from="StgValue_129" to="StgValue_28" fromId="129" toId="28">
</dataflow>
<dataflow id="187" from="p_str27" to="StgValue_28" fromId="156" toId="28">
</dataflow>
<dataflow id="188" from="p_str27" to="StgValue_28" fromId="156" toId="28">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecInterface" to="StgValue_29" fromId="138" toId="29">
</dataflow>
<dataflow id="190" from="StgValue_129" to="StgValue_29" fromId="129" toId="29">
</dataflow>
<dataflow id="192" from="p_str3" to="StgValue_29" fromId="191" toId="29">
</dataflow>
<dataflow id="193" from="StgValue_149" to="StgValue_29" fromId="149" toId="29">
</dataflow>
<dataflow id="194" from="StgValue_149" to="StgValue_29" fromId="149" toId="29">
</dataflow>
<dataflow id="195" from="p_str27" to="StgValue_29" fromId="156" toId="29">
</dataflow>
<dataflow id="196" from="StgValue_129" to="StgValue_29" fromId="129" toId="29">
</dataflow>
<dataflow id="197" from="StgValue_129" to="StgValue_29" fromId="129" toId="29">
</dataflow>
<dataflow id="198" from="p_str27" to="StgValue_29" fromId="156" toId="29">
</dataflow>
<dataflow id="199" from="p_str27" to="StgValue_29" fromId="156" toId="29">
</dataflow>
<dataflow id="200" from="p_str27" to="StgValue_29" fromId="156" toId="29">
</dataflow>
<dataflow id="201" from="StgValue_129" to="StgValue_29" fromId="129" toId="29">
</dataflow>
<dataflow id="202" from="StgValue_129" to="StgValue_29" fromId="129" toId="29">
</dataflow>
<dataflow id="203" from="StgValue_129" to="StgValue_29" fromId="129" toId="29">
</dataflow>
<dataflow id="204" from="StgValue_129" to="StgValue_29" fromId="129" toId="29">
</dataflow>
<dataflow id="205" from="p_str27" to="StgValue_29" fromId="156" toId="29">
</dataflow>
<dataflow id="206" from="p_str27" to="StgValue_29" fromId="156" toId="29">
</dataflow>
<dataflow id="208" from="StgValue_207" to="i1" fromId="207" toId="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="209" from="StgValue_30" to="i1" fromId="30" toId="31">
</dataflow>
<dataflow id="210" from="i" to="i1" fromId="34" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="StgValue_41" to="i1" fromId="41" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="212" from="i1" to="exitcond" fromId="31" toId="32">
</dataflow>
<dataflow id="214" from="StgValue_213" to="exitcond" fromId="213" toId="32">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="215" toId="33">
</dataflow>
<dataflow id="218" from="StgValue_217" to="empty" fromId="217" toId="33">
</dataflow>
<dataflow id="219" from="StgValue_217" to="empty" fromId="217" toId="33">
</dataflow>
<dataflow id="220" from="StgValue_217" to="empty" fromId="217" toId="33">
</dataflow>
<dataflow id="221" from="i1" to="i" fromId="31" toId="34">
</dataflow>
<dataflow id="223" from="StgValue_222" to="i" fromId="222" toId="34">
</dataflow>
<dataflow id="224" from="exitcond" to="StgValue_35" fromId="32" toId="35">
</dataflow>
<dataflow id="226" from="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P" to="empty_3" fromId="225" toId="36">
</dataflow>
<dataflow id="227" from="input_data_V_data_V" to="empty_3" fromId="85" toId="36">
</dataflow>
<dataflow id="228" from="input_data_V_keep_V" to="empty_3" fromId="86" toId="36">
</dataflow>
<dataflow id="229" from="input_data_V_strb_V" to="empty_3" fromId="87" toId="36">
</dataflow>
<dataflow id="230" from="input_data_V_user_V" to="empty_3" fromId="88" toId="36">
</dataflow>
<dataflow id="231" from="input_data_V_last_V" to="empty_3" fromId="89" toId="36">
</dataflow>
<dataflow id="232" from="input_data_V_id_V" to="empty_3" fromId="90" toId="36">
</dataflow>
<dataflow id="233" from="input_data_V_dest_V" to="empty_3" fromId="91" toId="36">
</dataflow>
<dataflow id="234" from="empty_3" to="tmp_data_V" fromId="36" toId="37">
</dataflow>
<dataflow id="235" from="i1" to="tmp_1" fromId="31" toId="38">
</dataflow>
<dataflow id="236" from="MemBank_B" to="MemBank_B_addr" fromId="25" toId="39">
</dataflow>
<dataflow id="238" from="StgValue_237" to="MemBank_B_addr" fromId="237" toId="39">
</dataflow>
<dataflow id="239" from="tmp_1" to="MemBank_B_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="240" from="tmp_data_V" to="StgValue_40" fromId="37" toId="40">
</dataflow>
<dataflow id="241" from="MemBank_B_addr" to="StgValue_40" fromId="39" toId="40">
</dataflow>
<dataflow id="242" from="i_1" to="i2" fromId="46" toId="43">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="243" from="StgValue_55" to="i2" fromId="55" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="244" from="StgValue_207" to="i2" fromId="207" toId="43">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="245" from="StgValue_42" to="i2" fromId="42" toId="43">
</dataflow>
<dataflow id="246" from="i2" to="tmp_3" fromId="43" toId="44">
</dataflow>
<dataflow id="247" from="StgValue_213" to="tmp_3" fromId="213" toId="44">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="215" toId="45">
</dataflow>
<dataflow id="249" from="StgValue_217" to="empty_4" fromId="217" toId="45">
</dataflow>
<dataflow id="250" from="StgValue_217" to="empty_4" fromId="217" toId="45">
</dataflow>
<dataflow id="251" from="StgValue_217" to="empty_4" fromId="217" toId="45">
</dataflow>
<dataflow id="252" from="i2" to="i_1" fromId="43" toId="46">
</dataflow>
<dataflow id="253" from="StgValue_222" to="i_1" fromId="222" toId="46">
</dataflow>
<dataflow id="254" from="tmp_3" to="StgValue_47" fromId="44" toId="47">
</dataflow>
<dataflow id="255" from="i2" to="tmp_4" fromId="43" toId="48">
</dataflow>
<dataflow id="256" from="MemBank_B" to="MemBank_B_addr_1" fromId="25" toId="49">
</dataflow>
<dataflow id="257" from="StgValue_237" to="MemBank_B_addr_1" fromId="237" toId="49">
</dataflow>
<dataflow id="258" from="tmp_4" to="MemBank_B_addr_1" fromId="48" toId="49">
</dataflow>
<dataflow id="259" from="MemBank_B_addr_1" to="MemBank_B_load" fromId="49" toId="50">
</dataflow>
<dataflow id="260" from="MemBank_B_addr_1" to="MemBank_B_load" fromId="49" toId="52">
</dataflow>
<dataflow id="261" from="MemBank_Out" to="MemBank_Out_addr" fromId="26" toId="53">
</dataflow>
<dataflow id="262" from="StgValue_237" to="MemBank_Out_addr" fromId="237" toId="53">
</dataflow>
<dataflow id="263" from="tmp_4" to="MemBank_Out_addr" fromId="48" toId="53">
</dataflow>
<dataflow id="264" from="MemBank_B_load" to="StgValue_54" fromId="52" toId="54">
</dataflow>
<dataflow id="265" from="MemBank_Out_addr" to="StgValue_54" fromId="53" toId="54">
</dataflow>
<dataflow id="266" from="i_2" to="i3" fromId="60" toId="56">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="267" from="StgValue_70" to="i3" fromId="70" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="268" from="StgValue_207" to="i3" fromId="207" toId="56">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="269" from="StgValue_51" to="i3" fromId="51" toId="56">
</dataflow>
<dataflow id="270" from="i3" to="i3_cast1" fromId="56" toId="57">
</dataflow>
<dataflow id="271" from="i3" to="tmp_6" fromId="56" toId="58">
</dataflow>
<dataflow id="272" from="StgValue_213" to="tmp_6" fromId="213" toId="58">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="215" toId="59">
</dataflow>
<dataflow id="274" from="StgValue_217" to="empty_5" fromId="217" toId="59">
</dataflow>
<dataflow id="275" from="StgValue_217" to="empty_5" fromId="217" toId="59">
</dataflow>
<dataflow id="276" from="StgValue_217" to="empty_5" fromId="217" toId="59">
</dataflow>
<dataflow id="277" from="i3" to="i_2" fromId="56" toId="60">
</dataflow>
<dataflow id="278" from="StgValue_222" to="i_2" fromId="222" toId="60">
</dataflow>
<dataflow id="279" from="tmp_6" to="StgValue_61" fromId="58" toId="61">
</dataflow>
<dataflow id="280" from="i3" to="tmp_user_V" fromId="56" toId="62">
</dataflow>
<dataflow id="281" from="StgValue_207" to="tmp_user_V" fromId="207" toId="62">
</dataflow>
<dataflow id="282" from="i3" to="tmp_last_V" fromId="56" toId="63">
</dataflow>
<dataflow id="284" from="StgValue_283" to="tmp_last_V" fromId="283" toId="63">
</dataflow>
<dataflow id="285" from="MemBank_Out" to="MemBank_Out_addr_1" fromId="26" toId="64">
</dataflow>
<dataflow id="286" from="StgValue_237" to="MemBank_Out_addr_1" fromId="237" toId="64">
</dataflow>
<dataflow id="287" from="i3_cast1" to="MemBank_Out_addr_1" fromId="57" toId="64">
</dataflow>
<dataflow id="288" from="MemBank_Out_addr_1" to="tmp_data_V_1" fromId="64" toId="65">
</dataflow>
<dataflow id="289" from="StgValue_129" to="StgValue_66" fromId="129" toId="66">
</dataflow>
<dataflow id="290" from="MemBank_Out_addr_1" to="tmp_data_V_1" fromId="64" toId="67">
</dataflow>
<dataflow id="292" from="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P" to="StgValue_68" fromId="291" toId="68">
</dataflow>
<dataflow id="293" from="output_data_V_data_V" to="StgValue_68" fromId="92" toId="68">
</dataflow>
<dataflow id="294" from="output_data_V_keep_V" to="StgValue_68" fromId="93" toId="68">
</dataflow>
<dataflow id="295" from="output_data_V_strb_V" to="StgValue_68" fromId="94" toId="68">
</dataflow>
<dataflow id="296" from="output_data_V_user_V" to="StgValue_68" fromId="95" toId="68">
</dataflow>
<dataflow id="297" from="output_data_V_last_V" to="StgValue_68" fromId="96" toId="68">
</dataflow>
<dataflow id="298" from="output_data_V_id_V" to="StgValue_68" fromId="97" toId="68">
</dataflow>
<dataflow id="299" from="output_data_V_dest_V" to="StgValue_68" fromId="98" toId="68">
</dataflow>
<dataflow id="300" from="tmp_data_V_1" to="StgValue_68" fromId="67" toId="68">
</dataflow>
<dataflow id="302" from="StgValue_301" to="StgValue_68" fromId="301" toId="68">
</dataflow>
<dataflow id="303" from="StgValue_301" to="StgValue_68" fromId="301" toId="68">
</dataflow>
<dataflow id="304" from="tmp_user_V" to="StgValue_68" fromId="62" toId="68">
</dataflow>
<dataflow id="305" from="tmp_last_V" to="StgValue_68" fromId="63" toId="68">
</dataflow>
<dataflow id="307" from="StgValue_306" to="StgValue_68" fromId="306" toId="68">
</dataflow>
<dataflow id="308" from="StgValue_306" to="StgValue_68" fromId="306" toId="68">
</dataflow>
<dataflow id="309" from="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P" to="StgValue_69" fromId="291" toId="69">
</dataflow>
<dataflow id="310" from="output_data_V_data_V" to="StgValue_69" fromId="92" toId="69">
</dataflow>
<dataflow id="311" from="output_data_V_keep_V" to="StgValue_69" fromId="93" toId="69">
</dataflow>
<dataflow id="312" from="output_data_V_strb_V" to="StgValue_69" fromId="94" toId="69">
</dataflow>
<dataflow id="313" from="output_data_V_user_V" to="StgValue_69" fromId="95" toId="69">
</dataflow>
<dataflow id="314" from="output_data_V_last_V" to="StgValue_69" fromId="96" toId="69">
</dataflow>
<dataflow id="315" from="output_data_V_id_V" to="StgValue_69" fromId="97" toId="69">
</dataflow>
<dataflow id="316" from="output_data_V_dest_V" to="StgValue_69" fromId="98" toId="69">
</dataflow>
<dataflow id="317" from="tmp_data_V_1" to="StgValue_69" fromId="67" toId="69">
</dataflow>
<dataflow id="318" from="StgValue_301" to="StgValue_69" fromId="301" toId="69">
</dataflow>
<dataflow id="319" from="StgValue_301" to="StgValue_69" fromId="301" toId="69">
</dataflow>
<dataflow id="320" from="tmp_user_V" to="StgValue_69" fromId="62" toId="69">
</dataflow>
<dataflow id="321" from="tmp_last_V" to="StgValue_69" fromId="63" toId="69">
</dataflow>
<dataflow id="322" from="StgValue_306" to="StgValue_69" fromId="306" toId="69">
</dataflow>
<dataflow id="323" from="StgValue_306" to="StgValue_69" fromId="306" toId="69">
</dataflow>
<dataflow id="324" from="StgValue_129" to="StgValue_71" fromId="129" toId="71">
</dataflow>
<dataflow id="325" from="exitcond" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="326" from="tmp_3" to="StgValue_3" fromId="44" toId="3">
</dataflow>
<dataflow id="327" from="tmp_6" to="StgValue_5" fromId="58" toId="5">
</dataflow>
</dataflows>


</stg>
