// Seed: 365013328
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  genvar id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output wand id_2,
    input supply1 id_3,
    input supply0 id_4
    , id_10,
    input wor id_5,
    output wire id_6,
    output supply1 id_7,
    input tri id_8
);
  assign id_1 = ~id_10;
  module_0(
      id_10, id_10, id_10, id_10
  );
  assign id_7 = 1;
endmodule
