Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\sc_lut.v" into library work
Parsing module <sc_lut>.
Parsing verilog file "sc_lut_init.v" included at line 32.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\sine.v" into library work
Parsing module <sine>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\clkgen.v" into library work
Parsing module <clkgen>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\SHIFT_III.v" into library work
Parsing module <SHIFT_III>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\i2s_out.v" into library work
Parsing module <i2s_out>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\audiogen.v" into library work
Parsing module <audiogen>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\SEVEN_SEG.v" into library work
Parsing module <SEVEN_SEG>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\RAM.v" into library work
Parsing module <RAM>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\i2s_tst.v" into library work
Parsing module <i2s_tst>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\CLOCK_50MHz.v" into library work
Parsing module <CLOCK_50MHz>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\Clock_25MHz.v" into library work
Parsing module <Clock_25MHz>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\BIN_TO_BCD.v" into library work
Parsing module <BIN_TO_BCD>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\WRITE_NOTE.v" into library work
Parsing module <WRITE_NOTE>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\VIDEO.v" into library work
Parsing module <VIDEO>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\VgaAdapter.v" into library work
Parsing module <VgaAdapter>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ScanXY.v" into library work
Parsing module <ScanXY>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\READ_NOTE.v" into library work
Parsing module <READ_NOTE>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\Pentagrama.v" into library work
Parsing module <Pentagrama>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" into library work
Parsing module <ObjetoNotas>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoBorde.v" into library work
Parsing module <ObjetoBorde>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\MuxObjetos.v" into library work
Parsing module <MuxObjetos>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\memory_track2.v" into library work
Parsing module <memory_track2>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\LIMITE_CANCION.v" into library work
Parsing module <LIMITE_CANCION>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\FSM_CONTROL.v" into library work
Parsing module <FSM_CONTROL>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\FSMVGA.v" into library work
Parsing module <FSMVGA>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\FSMMovimientoNotas.v" into library work
Parsing module <FSMMovimientoNotas>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\DivisorReloj50MHz.v" into library work
Parsing module <DivisorReloj50MHz>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\DivisorReloj1s.v" into library work
Parsing module <DivisorReloj1s>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\DecodificadorNotasVideo.v" into library work
Parsing module <DecodificadorNotasVideo>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\DEBOUNCE.v" into library work
Parsing module <DEBOUNCE>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\Clock_Divisor_VGA.v" into library work
Parsing module <Clock_Divisor_VGA>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\CLOCK_DIVISOR.v" into library work
Parsing module <CLOCK_DIVISOR>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\AUDIO.v" into library work
Parsing module <AUDIO>.
Analyzing Verilog file "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v" into library work
Parsing module <TOP>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v" Line 373: Port reset is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v" Line 412: Port reset is not connected to this instance

Elaborating module <TOP>.

Elaborating module <DEBOUNCE>.

Elaborating module <FSM_CONTROL>.

Elaborating module <WRITE_NOTE>.

Elaborating module <CLOCK_DIVISOR>.

Elaborating module <READ_NOTE>.
WARNING:HDLCompiler:1127 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v" Line 257: Assignment to DataDisplay ignored, since the identifier is never used

Elaborating module <memory_track2>.

Elaborating module <LIMITE_CANCION>.

Elaborating module <AUDIO>.

Elaborating module <i2s_tst>.

Elaborating module <audiogen>.

Elaborating module <sine>.

Elaborating module <sc_lut(asz=10,dsz=14)>.

Elaborating module
<RAMB16_S18(INIT_00=256'b0110000101100000010110110001100001010100110100000100111010001000010010000100000001000001111110000011101110110000001101010110100000101111001000000010100011011000001000101001000000011100010010000001011000000000000011111011100000001001011100000000001100101,INIT_01=256'b01100010111011000101111111001000010111001010010001011001100000000101011001100000010100110011110001010000000110000100110011110100010010011101000001000110101011000100001110001000010000000110010000111101010000000011101000011100001101101111100000110011110101,INIT_02=256'b010010101000110001001000111110100100011101101010010001011101100001000100010010000100001010110110010000010010010000111111100101000011111000000010001111000111000000111010111000000011100101001110001101111011110000110110001010100011010010011010001100110000100,INIT_03=256'b011000111001011001100010000001100110000001110110010111101110011001011101010101000101101111000100010110100011010001011000101001000101011100010010010101011000001001010011111100100101001001100000010
100001101000001001111001111100100110110101110010011000001110,INIT_04=256'b011111001001001001111011000000100111100101110100011101111110010001110110010101000111010011000100011100110011011001110001101001100111000000010110011011101000011001101100111101100110101101100110011010011101011001101000010001100110011010110110011001010010011,INIT_05=256'b0100101010111101010010011111011001001001001011110100100001101000010001111010000101000110110110100100011000010010010001010100101101000100100001000100001110111101010000101111010101000010001011100100000101100111010000001001111100111111110110000011111100010000,INIT_06=256'b0101011100100101010101100101111101010101100110010101010011010010010101000000110001010011010001100101001001111111010100011011100101010000111100100101000000101100010011110110010101001110100111110100110111011000010011010001000101001100010010100100101110000100,INIT_07=256'b011000111000000001100010101110110110000111110110011000010011000001100000011010110101111110100101010111101110000001011110000110100101110101010
1000101110010001111010110111100100101011011000000110101101000111101010110010111011101011000101100010101011111101011,INIT_08=256'b0110111111001100011011110000011101101110010000110110110101111111011011001011101001101011111101100110101100110001011010100110110101101001101010000110100011100011011010000001111001100111010110010110011010010101011001011100111101100101000010100110010001000101,INIT_09=256'b0111110000000110011110110100001101111010100000000111100110111101011110001111100101111000001101100111011101110010011101101010111101110101111010110111010100101000011101000110010001110011101000000111001011011100011100100001100001110001010101000111000010010000,INIT_0A=256'b1000100000101101100001110110110010000110101010101000010111101000100001010010010110000100011000111000001110100001100000101101111110000010000111001000000101011010100000001001011101111111110101010111111100010010011111100100111101111101100011000111110011001001,INIT_0B=256'b1001010001000000100100110111111110010010101111111001000111111110100100010011110110010
000011111001000111110111011100011101111101010001110001110011000110101111000100011001011011110001011111101011000101100110100100010100111001010001001101100011000100011101111,INIT_0C=256'b1010000000111011100111110111110010011110101111011001110111111110100111010011111110011100011111111001101111000000100110110000000010011010010000001001100110000001100110001100000110011000000000011001011101000001100101101000000110010101110000001001010100000000,INIT_0D=256'b1010110000011110101010110110000010101010101000111010100111100101101010010010100010101000011010101010011110101100101001101110111010100110001100001010010101110001101001001011001110100011111101011010001100110110101000100111100010100001101110011010000011111010,INIT_0E=256'b1011011111100110101101110010101010110110011011101011010110110011101101001111011110110100001110101011001101111110101100101100001010110010000001011011000101001001101100001000110010101111110011111010111100010010101011100101010110101101100110001010110011011011,INIT_0F=256'b11000011100100101100001011011
00011000010000111101100000101100100110000001010101010111111111011111011111100110101101111100111101010111101110000001011110100000101101111000100101010111011100011111011101011010100101110100001100010111001010111011011100010100010,INIT_10=256'b1100111100011111110011100110100011001101101011111100110011110111110011000011111111001011100001111100101011001110110010100001010111001001010111011100100010100100110001111110101111000111001100011100011001111000110001011011111111000101000001011100010001001100,INIT_11=256'b1101101010001101110110011101011111011001001000011101100001101011110101111011010111010110111111101101011001001000110101011001000111010100110110101101010000100011110100110110110011010010101101011101000111111110110100010100011111010000100011111100111111010111,INIT_12=256'b111001011101100111100101001001011110010001110010111000111011111011100011000010011110001001010101111000011010000111100000111011001110000000111000110111111000001111011110110011101101111000011001110111010110001111011100101011101101101111111001110
1101101000011,INIT_13=256'b1111000100000010111100000101000011101111100111111110111011101101111011100011101111101101100010011110110011010111111011000010010011101011011100101110101010111111111010100000110111101001010110101110100010100111111001111111010011100111010000001110011010001101,INIT_14=256'b1111110000000101111110110101011011111010101001111111100111110111111110010100100011111000100110001111011111101000111101110011100011110110100010001111010111011000111101010010011111110100011101111111001111000110111100110001010111110010011001001111000110110011,INIT_15=256'b011011100010000001100011010100000101100010000000010011011011000001000010111000000011100000010000001011010100000000100010011000000001011110000000000011001011000000000001110111111111011011101111111011000000111111100001001011111101011000111111110010110100,INIT_16=256'b01000110010110000100001110110000010000010000010000111110010111000011101110110100001110010000100000110110010111000011001110110000001100010000010000101110010110000010101110101000001010001111100
000100110010011000010001110011100001000001110100000011110001110,INIT_17=256'b01110000100000000110110111100000011010110100010001101000101001000110011000000100011000110110010001100000110001000101111000100100010110111000000001011000110111000101011000111000010100111001010001010000111100000100111001001100010010111010010001001001000000,INIT_18=256'b010011001111110001001011101100100100101001101000010010010001111001000111110101000100011010001010010001010100000001000011111101000100001010101000010000010101110001000000000100000011111011000100001111010111011000111100001010100011101011011100001110011000111,INIT_19=256'b011000010101110001100000000110000101111011010110010111011001001001011100010011000101101100001000010110011100001001011000011111100101011100111000010101011111000001010100101010100101001101100100010100100001110001010000110101000100111110001100010011100100010,INIT_1A=256'b011101010110000001110100001000100111001011100100011100011010011001110000011010000110111100101000011011011110101001101100101010100110101101101
010011010100010101001101000111010000110011110101000011001100110011001100101001001000110001111100010011000101010000,INIT_1B=256'b0100010010000001010000111110010101000011010010010100001010101101010000100001000101000001011101010100000011011000010000000011101100111111100111100011111100000001001111100110010000111101110001100011110100101001001111001000101100111011111011010011101101001110,INIT_1C=256'b0100111000100000010011011000011101001100111011110100110001010110010010111011110101001011001001000100101010001010010010011111000101001001010101110100100010111101010010000010001001000111100010000100011011101101010001100101001101000101101101110100010100011100,INIT_1D=256'b0101011110001011010101101111011001010110011000010101010111001011010101010011010101010100100111110101010000001001010100110111001101010010110111000101001001000101010100011010111001010001000101110101000010000000010011111110100001001111010100000100111010111000,INIT_1E=256'b01100000110000100110000000110000010111111001111001011111000011000101111001111001010111
01111001110101110101010100010111001100000101011100001011010101101110011010010110110000011001011010011100100101100111011110010110010100101001011000101101010101100000100000,INIT_1F=256'b0110100111000010011010010011010001101000101001010110100000010110011001111000011101100110111110000110011001101000011001011101100101100101010010010110010010111001011001000010100001100011100110000110001100000111011000100111011001100001111001010110000101010100,INIT_20=256'b0111001010001010011100100000000001110001011101000111000011101001011100000101111001101111110100100110111101000110011011101011101001101110001011010110110110100001011011010001010001101100100001110110101111111001011010110110110001101010110111100110101001010000,INIT_21=256'b0111101100011010011110101001001001111010000010110111100110000011011110001111101101111000011100110111011111101011011101110110001001110110110110010111011001010000011101011100011101110101001111010111010010110100011101000010101001110011100111110111001100010101,INIT_22=256'b100000110110111010000010111010
1110000010011001111000000111100011100000010101111110000000110110101000000001010110011111111101000101111111010010110111111011000110011111100100000001111101101110100111110100110100011111001010111001111100001001110111101110100001,INIT_23=256'b1000101110000111100010110000100010001010100010001000101000000111100010011000011110001001000001101000100010000101100010000000010010000111100000101000011100000001100001100111111110000101111111011000010101111010100001001111100010000100011101011000001111110010,INIT_24=256'b1001001101100011100100101110100010010010011010111001000111101111100100010111001010010000111101011001000001111000100011111111101110001111011111011000111011111111100011101000000110001110000000111000110110000100100011010000010110001100100001101000110000000111,INIT_25=256'b1001101100000001100110101000100110011010000100011001100110011000100110010010000010011000101001111001100000101101100101111011010010010111001110101001011011000000100101100100011010010101110011001001010101010001100101001101011010010100010110111001
001111011111,INIT_26=256'b1010001001100000101000011110110010100001011101111010000100000011101000001000111010100000000110011001111110100100100111110010111010011110101110011001111001000010100111011100110010011101010101101001110011011111100111000110100010011011111100011001101101111001,INIT_27=256'b1010100101111110101010010000111010101000100111011010100000101101101001111011110010100111010010111010011011011010101001100110100110100101111101111010010110000101101001010001001110100100101000001010010000101101101000111011101010100011010001111010001011010100,INIT_28=256'b1011000001011010101011111110111010101111100000101010111100010110101011101010100110101110001111001010110111001111101011010110001010101100111101001010110010000110101011000001100010101011101010101010101100111011101010101100110010101010010111011010100111101101,INIT_29=256'b10110110111101001011011010001100101101100010010010110101101111001011010101010100101101001110101110110100100000101011010000011001101100111010111110110011010001011011001011011011101100100111
00011011001000000111101100011001110010110001001100011011000011000110,INIT_2A=256'b1011110101001010101111001110011010111100100000111011110000011111101110111011101010111011010101101011101011110001101110101000110010111010001001111011100111000010101110010101110010111000111101101011100010010000101110000010100110110111110000101011011101011011,INIT_2B=256'b1100001101011011110000101111110011000010100111011100001000111101110000011101110111000001011111011100000100011101110000001011110011000000010110111011111111111010101111111001100010111111001101101011111011010100101111100111001010111110000100001011110110101101,INIT_2C=256'b1100100100100111110010001100110011001000011100011100100000010110110001111011101011000111010111101100011100000010110001101010011011000110010010011100010111101101110001011000111111000101001100101100010011010100110001000111011011000100000110001100001110111010,INIT_2D=256'b110011101010110011001110010101101100110111111111110011011010100011001101010100011100110011111010110011001010001011001100010010101100
1011111100101100101110011010110010110100000111001010111010001100101010001111110010100011010111001001110110111100100110000001,INIT_2E=256'b1101001111101010110100111001100011010011010001101101001011110011110100101010000111010010010011101101000111111011110100011010011111010001010101001101000100000000110100001010101111010000010101111101000000000010110011111010110111001111010101111100111100000010,INIT_2F=256'b1101100011011111110110001001001011011000010001011101011111110111110101111010100111010111010110101101011100001100110101101011110111010110011011101101011000011110110101011100111011010101011111101101010100101110110101001101110111010100100011001101010000111011,INIT_30=256'b1101110110001100110111010100001111011100111110101101110010110001110111000110100011011100000111101101101111010100110110111000101011011011001111111101101011110100110110101010100111011010010111011101101000010001110110011100010111011001011110011101100100101100,INIT_31=256'b1110000111101111111000011010101111100001011001111110000100100010111000001101
110111100000100110001110000001010011111000000000110111011111110001111101111110000001110111110011101011011110111100111101111010101100110111100110010011011110000111011101110111010100,INIT_32=256'b1110011000001000111001011100100111100101100010011110010101001001111001010000100111100100110010001110010010000111111001000100011011100100000001011110001111000011111000111000000111100011001111111110001011111100111000101011101011100010011101101110001000110011,INIT_33=256'b1110100111010110111010011001101111101001011000001110100100100101111010001110100111101000101011101110100001110010111010000011010111100111111110001110011110111011111001110111111011100111010000001110011100000011111001101100010011100110100001101110011001000111,INIT_34=256'b1110110101011000111011010010001011101100111011001110110010110110111011000111111111101100010010001110110000010000111010111101100111101011101000011110101101101000111010110011000011101010111101111110101010111110111010101000010011101010010010101110101000010000,INIT_35=256'b11110000100011111111
00000101110111110000001011001110111111111010111011111100100011101111100101101110111101100011111011110011000011101110111111011110111011001001111011101001011011101110011000011110111000101101111011011111100011101101110000111110110110001110,INIT_36=256'b1111001101111000111100110100110011110011000111111111001011110010111100101100010111110010100101111111001001101010111100100011101111110010000011011111000111011110111100011010111111110001100000001111000101010000111100010010000011110000111100001111000010111111,INIT_37=256'b1111011000010101111101011110110111110101110001101111010110011101111101010111010111110101010011001111010100100011111101001111101011110100110100001111010010100110111101000111110011110100010100011111010000100111111100111111101111110011110100001111001110100100,INIT_38=256'b111110000110010011111000010000011111100000011110111101111111101111110111110110001111011110110100111101111000111111110111011010111111011101000110111101110010000111110110111111001111011011010110111101101011000011110110100010101111011001
1000111111011000111100,INIT_39=256'b1111101001100110111110100100100011111010001010101111101000001011111110011110110111111001110011011111100110101110111110011000111111111001011011111111100101001110111110010010111011111001000011011111100011101100111110001100101011111000101010011111100010000110,INIT_3A=256'b1111110000011001111111000000000011111011111001111111101111001101111110111011001111111011100110011111101101111111111110110110010011111011010010011111101100101110111110110001001011111010111101101111101011011010111110101011110111111010101000001111101010000011,INIT_3B=256'b1111110101111110111111010110101011111101010101101111110101000001111111010010110011111101000101111111110100000001111111001110101111111100110101011111110010111111111111001010100011111100100100011111110001111010111111000110001011111100010010101111110000110010,INIT_3C=256'b1111111010010100111111101000010111111110011101101111111001100110111111100101011011111110010001101111111000110101111111100010010011111110000100111111111000000001111111011111000011
111101110111011111110111001011111111011011100011111101101001011111110110010010,INIT_3D=256'b1111111101011100111111110101001011111111010001111111111100111101111111110011001011111111001001101111111100011010111111110000111011111111000000101111111011110101111111101110100111111110110110111111111011001110111111101100000011111110101100101111111010100011,INIT_3E=256'b1111111111010101111111111101000011111111110010101111111111000100111111111011111011111111101110001111111110110001111111111010101011111111101000101111111110011011111111111001001111111111100010101111111110000010111111110111100111111111011100001111111101100110,INIT_3F=256'b1111111111111111111111111111111111111111111111101111111111111101111111111111110011111111111110101111111111111000111111111111011011111111111101001111111111110001111111111110111011111111111010111111111111100111111111111110001111111111110111111111111111011010,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b01010101010101010101010101010101010101010101010101010101010101010101010101010101010101000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INITP_03=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_04=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_05=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_06=256'b01010101010101010101010101010
10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_07=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101>.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\sine.v" Line 53: Result of 15-bit expression is truncated to fit in 14-bit target.

Elaborating module <i2s_out>.

Elaborating module <clkgen>.

Elaborating module <CLOCK_50MHz>.

Elaborating module <VIDEO>.

Elaborating module <BIN_TO_BCD>.

Elaborating module <SHIFT_III>.

Elaborating module <SEVEN_SEG>.
WARNING:HDLCompiler:189 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v" Line 318: Size mismatch in connection of port <entry>. Formal port size is 11-bit while actual signal size is 10-bit.

Elaborating module <FSMMovimientoNotas>.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\FSMMovimientoNotas.v" Line 37: Signal <state> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\FSMMovimientoNotas.v" Line 39: Signal <notaActual> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\FSMMovimientoNotas.v" Line 41: Signal <notaActual> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <DecodificadorNotasVideo>.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\DecodificadorNotasVideo.v" Line 33: Signal <reset> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\DecodificadorNotasVideo.v" Line 37: Signal <leyendo> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:189 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v" Line 366: Size mismatch in connection of port <leyendo>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <ObjetoNotas>.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 236: Signal <reset> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 329: Signal <cuente> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 331: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 335: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 336: Signal <nota1YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 336: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 339: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 343: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 344: Signal <nota2YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 344: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 346: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 350: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 351: Signal <nota3YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 351: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 353: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 357: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 358: Signal <nota4YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 358: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 360: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 364: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 365: Signal <nota5YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 365: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 367: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 371: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 372: Signal <nota6YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 372: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 374: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 378: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 379: Signal <nota7YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 379: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 381: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 385: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 386: Signal <nota8YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 386: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 388: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 392: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 393: Signal <nota9YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 393: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 395: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 399: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 400: Signal <nota10YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 400: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 402: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 406: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 407: Signal <nota11YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 407: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 409: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 413: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 414: Signal <nota12YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 414: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 416: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 420: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 421: Signal <nota13YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 421: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 423: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 427: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 428: Signal <nota14YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 428: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 430: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 434: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 435: Signal <nota15YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 435: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 437: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 441: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 442: Signal <nota16YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 442: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 444: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 448: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 449: Signal <nota17YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 449: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 451: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 455: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 456: Signal <nota18YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 456: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 458: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 462: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 463: Signal <nota19YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 463: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 465: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 469: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 470: Signal <nota20YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 470: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 472: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 476: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 477: Signal <nota21YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 477: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 479: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 483: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 484: Signal <nota22YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 484: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 486: Signal <numeroNota> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 490: Signal <posicionYNotaCancion1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 491: Signal <nota23YInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 491: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 494: Signal <movimientoIzquierda> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 496: Signal <nota1XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 496: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 497: Signal <nota1XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 497: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 498: Signal <nota2XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 498: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 499: Signal <nota2XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 499: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 500: Signal <nota3XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 500: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 501: Signal <nota3XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 501: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 502: Signal <nota4XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 502: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 503: Signal <nota4XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 503: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 504: Signal <nota5XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 504: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 505: Signal <nota5XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 505: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 506: Signal <nota6XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 506: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 507: Signal <nota6XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 507: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 508: Signal <nota7XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 508: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 509: Signal <nota7XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 509: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 510: Signal <nota8XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 510: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 511: Signal <nota8XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 511: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 512: Signal <nota9XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 512: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 513: Signal <nota9XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 513: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 514: Signal <nota10XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 514: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 515: Signal <nota10XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 515: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 516: Signal <nota11XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 516: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 517: Signal <nota11XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 517: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 518: Signal <nota12XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 518: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 519: Signal <nota12XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 519: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 520: Signal <nota13XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 520: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 521: Signal <nota13XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 521: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 522: Signal <nota14XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 522: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 523: Signal <nota14XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 523: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 524: Signal <nota15XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 524: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 525: Signal <nota15XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 525: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 526: Signal <nota16XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 526: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 527: Signal <nota16XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 527: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 528: Signal <nota17XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 528: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 529: Signal <nota17XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 529: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 530: Signal <nota18XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 530: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 531: Signal <nota18XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 531: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 532: Signal <nota19XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 532: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 533: Signal <nota19XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 533: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 534: Signal <nota20XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 534: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 535: Signal <nota20XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 535: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 536: Signal <nota21XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 536: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 537: Signal <nota21XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 537: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 538: Signal <nota22XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 538: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 539: Signal <nota22XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 539: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 540: Signal <nota23XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 540: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 541: Signal <nota23XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 541: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 543: Signal <movimientoDerecha> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 545: Signal <nota1XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 545: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 546: Signal <nota1XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 546: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 547: Signal <nota2XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 547: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 548: Signal <nota2XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 548: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 549: Signal <nota3XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 549: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 550: Signal <nota3XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 550: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 551: Signal <nota4XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 551: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 552: Signal <nota4XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 552: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 553: Signal <nota5XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 553: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 554: Signal <nota5XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 554: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 555: Signal <nota6XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 555: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 556: Signal <nota6XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 556: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 557: Signal <nota7XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 557: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 558: Signal <nota7XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 558: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 559: Signal <nota8XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 559: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 560: Signal <nota8XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 560: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 561: Signal <nota9XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 561: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 562: Signal <nota9XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 562: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 563: Signal <nota10XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 563: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 564: Signal <nota10XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 564: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 565: Signal <nota11XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 565: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 566: Signal <nota11XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 566: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 567: Signal <nota12XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 567: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 568: Signal <nota12XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 568: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 569: Signal <nota13XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 569: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 570: Signal <nota13XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 570: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 571: Signal <nota14XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 571: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 572: Signal <nota14XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 572: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 573: Signal <nota15XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 573: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 574: Signal <nota15XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 574: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 575: Signal <nota16XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 575: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 576: Signal <nota16XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 576: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 577: Signal <nota17XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 577: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 578: Signal <nota17XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 578: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 579: Signal <nota18XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 579: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 580: Signal <nota18XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 580: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 581: Signal <nota19XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 581: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 582: Signal <nota19XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 582: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 583: Signal <nota20XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 583: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 584: Signal <nota20XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 584: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 585: Signal <nota21XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 585: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 586: Signal <nota21XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 586: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 587: Signal <nota22XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 587: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 588: Signal <nota22XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 588: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 589: Signal <nota23XInicio> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 589: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 590: Signal <nota23XFin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 590: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v" Line 592: Signal <reset> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:189 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v" Line 380: Size mismatch in connection of port <cuente>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v" Line 405: Size mismatch in connection of port <leyendo>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v" Line 419: Size mismatch in connection of port <cuente>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <DivisorReloj50MHz>.

Elaborating module <DivisorReloj1s>.
WARNING:HDLCompiler:1127 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v" Line 437: Assignment to clock_1S ignored, since the identifier is never used

Elaborating module <Clock_Divisor_VGA>.

Elaborating module <ScanXY>.

Elaborating module <FSMVGA>.

Elaborating module <VgaAdapter>.

Elaborating module <Clock_25MHz>.

Elaborating module <RAM>.

Elaborating module <Pentagrama>.

Elaborating module <MuxObjetos>.

Elaborating module <ObjetoBorde>.
WARNING:HDLCompiler:552 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v" Line 373: Input port reset is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v" Line 412: Input port reset is not connected on this instance
WARNING:Xst:2972 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v" line 434. All outputs of instance <divisorReloj1s> of block <DivisorReloj1s> are unconnected in block <TOP>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v".
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'objetoNotas', is tied to GND.
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'objetoNotasCancion2', is tied to GND.
WARNING:Xst:2898 - Port 'movimientoIzquierda', unconnected in block instance 'objetoNotasCancion2', is tied to GND.
WARNING:Xst:2898 - Port 'movimientoDerecha', unconnected in block instance 'objetoNotasCancion2', is tied to GND.
INFO:Xst:3210 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v" line 434: Output port <clock_1S> of the instance <divisorReloj1s> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\TOP.v" line 470: Output port <VGA_SYNC> of the instance <vga> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <CS_track2>.
    Found 1-bit register for signal <CS_activated>.
    Found 1-bit register for signal <CS_track1>.
    Found 7-bit adder for signal <n0050> created at line 206.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <TOP> synthesized.

Synthesizing Unit <DEBOUNCE>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\DEBOUNCE.v".
    Found 3-bit register for signal <aux>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <DEBOUNCE> synthesized.

Synthesizing Unit <FSM_CONTROL>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\FSM_CONTROL.v".
        INICIO = 0
        GRABAR = 1
        ESCRIBA = 2
        ESCUCHAR = 3
        SIGUIENTE = 4
        CS_TRACK1 = 5
        CS_TRACK2 = 6
        MIX_TRACKS = 7
        TRANSITION = 9
        ERASE = 10
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 23                                             |
    | Inputs             | 9                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM_CONTROL> synthesized.

Synthesizing Unit <WRITE_NOTE>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\WRITE_NOTE.v".
    Found 6-bit register for signal <writeDirection>.
    Found 1-bit register for signal <WE>.
    Found 6-bit register for signal <writeDirectionTemporal>.
    Found 1-bit register for signal <cuenteAux>.
    Found 6-bit adder for signal <writeDirectionTemporal[5]_GND_4_o_add_1_OUT> created at line 54.
    Found 6-bit adder for signal <writeDirection[5]_GND_4_o_add_2_OUT> created at line 55.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <WRITE_NOTE> synthesized.

Synthesizing Unit <CLOCK_DIVISOR>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\CLOCK_DIVISOR.v".
        count_50M = 12500000
    Found 24-bit register for signal <counter_50M>.
    Found 1-bit register for signal <clock_Salida>.
    Found 24-bit adder for signal <counter_50M[23]_GND_5_o_add_1_OUT> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CLOCK_DIVISOR> synthesized.

Synthesizing Unit <READ_NOTE>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\READ_NOTE.v".
    Found 6-bit register for signal <readDirection>.
    Found 1-bit register for signal <finish>.
    Found 6-bit adder for signal <readDirection[5]_GND_6_o_add_4_OUT> created at line 87.
    Found 6-bit comparator lessequal for signal <n0001> created at line 66
    Found 7-bit comparator lessequal for signal <n0004> created at line 79
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <READ_NOTE> synthesized.

Synthesizing Unit <memory_track2>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\memory_track2.v".
        Width = 8
        Depth = 65
WARNING:Xst:3015 - Contents of array <mem> may be accessed with an index that does not cover the full array size or with a negative index. The RAM size is reduced to the index upper access or for only positive index values.
    Found 64x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <DataOut>.
    Found 6-bit register for signal <ReadAddressp>.
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <memory_track2> synthesized.

Synthesizing Unit <LIMITE_CANCION>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\LIMITE_CANCION.v".
    Found 6-bit register for signal <limitDirection>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <LIMITE_CANCION> synthesized.

Synthesizing Unit <AUDIO>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\AUDIO.v".
    Found 1-bit register for signal <clk2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <AUDIO> synthesized.

Synthesizing Unit <i2s_tst>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\i2s_tst.v".
    Found 24-bit adder for signal <l_data_track1[23]_l_data_track2[23]_add_0_OUT> created at line 36.
    Found 24-bit adder for signal <r_data_track1[23]_r_data_track2[23]_add_3_OUT> created at line 37.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <i2s_tst> synthesized.

Synthesizing Unit <audiogen>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\audiogen.v".
        FREQ = 45318599
    Found 32-bit register for signal <phase>.
    Found 24-bit register for signal <l_data>.
    Found 24-bit register for signal <r_data>.
    Found 27-bit register for signal <freq>.
    Found 32-bit adder for signal <phase[31]_GND_11_o_add_14_OUT> created at line 74.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 107 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <audiogen> synthesized.

Synthesizing Unit <sine>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\sine.v".
        psz = 12
        osz = 14
    Found 1-bit register for signal <sdid1>.
    Found 14-bit register for signal <sin>.
    Found 1-bit register for signal <sdid0>.
    Found 15-bit adder for signal <n0012> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <sine> synthesized.

Synthesizing Unit <sc_lut>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\sc_lut.v".
        asz = 10
        dsz = 14
    Found 10-bit register for signal <ADDR>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <sc_lut> synthesized.

Synthesizing Unit <i2s_out>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\i2s_out.v".
    Found 1-bit register for signal <p_sclk>.
    Found 48-bit register for signal <sreg>.
    Found 1-bit register for signal <sdout>.
    Found 5-bit register for signal <lrcnt>.
    Found 1-bit register for signal <lrclk>.
    Found 1-bit register for signal <sclk_p0>.
    Found 1-bit register for signal <sclk>.
    Found 3-bit register for signal <scnt>.
    Found 3-bit adder for signal <scnt[2]_GND_15_o_add_1_OUT> created at line 40.
    Found 5-bit adder for signal <lrcnt[4]_GND_15_o_add_14_OUT> created at line 89.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <i2s_out> synthesized.

Synthesizing Unit <clkgen>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\clkgen.v".
    Found 1-bit register for signal <rate>.
    Found 9-bit register for signal <cnt>.
    Found 9-bit subtractor for signal <cnt[8]_GND_16_o_sub_2_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clkgen> synthesized.

Synthesizing Unit <CLOCK_50MHz>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\CLOCK_50MHz.v".
    Found 1-bit register for signal <clock_50Mhz>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <CLOCK_50MHz> synthesized.

Synthesizing Unit <VIDEO>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\VIDEO.v".
    Summary:
	no macro.
Unit <VIDEO> synthesized.

Synthesizing Unit <BIN_TO_BCD>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\BIN_TO_BCD.v".
    Summary:
	no macro.
Unit <BIN_TO_BCD> synthesized.

Synthesizing Unit <SHIFT_III>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\SHIFT_III.v".
    Found 4-bit adder for signal <in[22]_GND_20_o_add_1_OUT> created at line 39.
    Found 4-bit adder for signal <in[18]_GND_20_o_add_3_OUT> created at line 42.
    Found 4-bit adder for signal <in[14]_GND_20_o_add_5_OUT> created at line 45.
    Found 4-bit comparator greater for signal <GND_20_o_in[22]_LessThan_1_o> created at line 38
    Found 4-bit comparator greater for signal <GND_20_o_in[18]_LessThan_3_o> created at line 41
    Found 4-bit comparator greater for signal <GND_20_o_in[14]_LessThan_5_o> created at line 44
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <SHIFT_III> synthesized.

Synthesizing Unit <SEVEN_SEG>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\SEVEN_SEG.v".
    Found 18-bit register for signal <count>.
    Found 18-bit adder for signal <count[17]_GND_21_o_add_0_OUT> created at line 74.
    Found 4x4-bit Read Only RAM for signal <an_temp>
    Found 5-bit 4-to-1 multiplexer for signal <sseg> created at line 81.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SEVEN_SEG> synthesized.

Synthesizing Unit <FSMMovimientoNotas>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\FSMMovimientoNotas.v".
        inicio = 1
        moverIzquierda = 0
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <ultimaNotaUtilizada<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ultimaNotaUtilizada<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ultimaNotaUtilizada<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ultimaNotaUtilizada<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ultimaNotaUtilizada<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ultimaNotaUtilizada<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 6-bit comparator greater for signal <GND_22_o_notaActual[5]_LessThan_1_o> created at line 39
    Found 6-bit comparator not equal for signal <n0001> created at line 39
    Summary:
	inferred   6 Latch(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <FSMMovimientoNotas> synthesized.

Synthesizing Unit <DecodificadorNotasVideo>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\DecodificadorNotasVideo.v".
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <posicionYNotaCancion1<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posicionYNotaCancion1<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posicionYNotaCancion1<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posicionYNotaCancion1<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posicionYNotaCancion1<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posicionYNotaCancion1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posicionYNotaCancion1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posicionYNotaCancion1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posicionYNotaCancion1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <posicionYNotaCancion1<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  10 Latch(s).
	inferred  60 Multiplexer(s).
Unit <DecodificadorNotasVideo> synthesized.

Synthesizing Unit <ObjetoNotas>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoNotas.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit adder for signal <nota1YInicio[9]_GND_40_o_add_94_OUT> created at line 336.
    Found 10-bit adder for signal <nota2YInicio[9]_GND_40_o_add_96_OUT> created at line 344.
    Found 10-bit adder for signal <nota3YInicio[9]_GND_40_o_add_98_OUT> created at line 351.
    Found 10-bit adder for signal <nota4YInicio[9]_GND_40_o_add_100_OUT> created at line 358.
    Found 10-bit adder for signal <nota5YInicio[9]_GND_40_o_add_102_OUT> created at line 365.
    Found 10-bit adder for signal <nota6YInicio[9]_GND_40_o_add_104_OUT> created at line 372.
    Found 10-bit adder for signal <nota7YInicio[9]_GND_40_o_add_106_OUT> created at line 379.
    Found 10-bit adder for signal <nota8YInicio[9]_GND_40_o_add_108_OUT> created at line 386.
    Found 10-bit adder for signal <nota9YInicio[9]_GND_40_o_add_110_OUT> created at line 393.
    Found 10-bit adder for signal <nota10YInicio[9]_GND_40_o_add_112_OUT> created at line 400.
    Found 10-bit adder for signal <nota11YInicio[9]_GND_40_o_add_114_OUT> created at line 407.
    Found 10-bit adder for signal <nota12YInicio[9]_GND_40_o_add_116_OUT> created at line 414.
    Found 10-bit adder for signal <nota13YInicio[9]_GND_40_o_add_118_OUT> created at line 421.
    Found 10-bit adder for signal <nota14YInicio[9]_GND_40_o_add_120_OUT> created at line 428.
    Found 10-bit adder for signal <nota15YInicio[9]_GND_40_o_add_122_OUT> created at line 435.
    Found 10-bit adder for signal <nota16YInicio[9]_GND_40_o_add_124_OUT> created at line 442.
    Found 10-bit adder for signal <nota17YInicio[9]_GND_40_o_add_126_OUT> created at line 449.
    Found 10-bit adder for signal <nota18YInicio[9]_GND_40_o_add_128_OUT> created at line 456.
    Found 10-bit adder for signal <nota19YInicio[9]_GND_40_o_add_130_OUT> created at line 463.
    Found 10-bit adder for signal <nota20YInicio[9]_GND_40_o_add_132_OUT> created at line 470.
    Found 10-bit adder for signal <nota21YInicio[9]_GND_40_o_add_134_OUT> created at line 477.
    Found 10-bit adder for signal <nota22YInicio[9]_GND_40_o_add_136_OUT> created at line 484.
    Found 10-bit adder for signal <nota23YInicio[9]_GND_40_o_add_138_OUT> created at line 491.
    Found 10-bit adder for signal <nota1XInicio[9]_GND_40_o_add_1289_OUT> created at line 545.
    Found 10-bit adder for signal <nota1XFin[9]_GND_40_o_add_1290_OUT> created at line 546.
    Found 10-bit adder for signal <nota2XInicio[9]_GND_40_o_add_1291_OUT> created at line 547.
    Found 10-bit adder for signal <nota2XFin[9]_GND_40_o_add_1292_OUT> created at line 548.
    Found 10-bit adder for signal <nota3XInicio[9]_GND_40_o_add_1293_OUT> created at line 549.
    Found 10-bit adder for signal <nota3XFin[9]_GND_40_o_add_1294_OUT> created at line 550.
    Found 10-bit adder for signal <nota4XInicio[9]_GND_40_o_add_1295_OUT> created at line 551.
    Found 10-bit adder for signal <nota4XFin[9]_GND_40_o_add_1296_OUT> created at line 552.
    Found 10-bit adder for signal <nota5XInicio[9]_GND_40_o_add_1297_OUT> created at line 553.
    Found 10-bit adder for signal <nota5XFin[9]_GND_40_o_add_1298_OUT> created at line 554.
    Found 10-bit adder for signal <nota6XInicio[9]_GND_40_o_add_1299_OUT> created at line 555.
    Found 10-bit adder for signal <nota6XFin[9]_GND_40_o_add_1300_OUT> created at line 556.
    Found 10-bit adder for signal <nota7XInicio[9]_GND_40_o_add_1301_OUT> created at line 557.
    Found 10-bit adder for signal <nota7XFin[9]_GND_40_o_add_1302_OUT> created at line 558.
    Found 10-bit adder for signal <nota8XInicio[9]_GND_40_o_add_1303_OUT> created at line 559.
    Found 10-bit adder for signal <nota8XFin[9]_GND_40_o_add_1304_OUT> created at line 560.
    Found 10-bit adder for signal <nota9XInicio[9]_GND_40_o_add_1305_OUT> created at line 561.
    Found 10-bit adder for signal <nota9XFin[9]_GND_40_o_add_1306_OUT> created at line 562.
    Found 10-bit adder for signal <nota10XInicio[9]_GND_40_o_add_1307_OUT> created at line 563.
    Found 10-bit adder for signal <nota10XFin[9]_GND_40_o_add_1308_OUT> created at line 564.
    Found 10-bit adder for signal <nota11XInicio[9]_GND_40_o_add_1309_OUT> created at line 565.
    Found 10-bit adder for signal <nota11XFin[9]_GND_40_o_add_1310_OUT> created at line 566.
    Found 10-bit adder for signal <nota12XInicio[9]_GND_40_o_add_1311_OUT> created at line 567.
    Found 10-bit adder for signal <nota12XFin[9]_GND_40_o_add_1312_OUT> created at line 568.
    Found 10-bit adder for signal <nota13XInicio[9]_GND_40_o_add_1313_OUT> created at line 569.
    Found 10-bit adder for signal <nota13XFin[9]_GND_40_o_add_1314_OUT> created at line 570.
    Found 10-bit adder for signal <nota14XInicio[9]_GND_40_o_add_1315_OUT> created at line 571.
    Found 10-bit adder for signal <nota14XFin[9]_GND_40_o_add_1316_OUT> created at line 572.
    Found 10-bit adder for signal <nota15XInicio[9]_GND_40_o_add_1317_OUT> created at line 573.
    Found 10-bit adder for signal <nota15XFin[9]_GND_40_o_add_1318_OUT> created at line 574.
    Found 10-bit adder for signal <nota16XInicio[9]_GND_40_o_add_1319_OUT> created at line 575.
    Found 10-bit adder for signal <nota16XFin[9]_GND_40_o_add_1320_OUT> created at line 576.
    Found 10-bit adder for signal <nota17XInicio[9]_GND_40_o_add_1321_OUT> created at line 577.
    Found 10-bit adder for signal <nota17XFin[9]_GND_40_o_add_1322_OUT> created at line 578.
    Found 10-bit adder for signal <nota18XInicio[9]_GND_40_o_add_1323_OUT> created at line 579.
    Found 10-bit adder for signal <nota18XFin[9]_GND_40_o_add_1324_OUT> created at line 580.
    Found 10-bit adder for signal <nota19XInicio[9]_GND_40_o_add_1325_OUT> created at line 581.
    Found 10-bit adder for signal <nota19XFin[9]_GND_40_o_add_1326_OUT> created at line 582.
    Found 10-bit adder for signal <nota20XInicio[9]_GND_40_o_add_1327_OUT> created at line 583.
    Found 10-bit adder for signal <nota20XFin[9]_GND_40_o_add_1328_OUT> created at line 584.
    Found 10-bit adder for signal <nota21XInicio[9]_GND_40_o_add_1329_OUT> created at line 585.
    Found 10-bit adder for signal <nota21XFin[9]_GND_40_o_add_1330_OUT> created at line 586.
    Found 10-bit adder for signal <nota22XInicio[9]_GND_40_o_add_1331_OUT> created at line 587.
    Found 10-bit adder for signal <nota22XFin[9]_GND_40_o_add_1332_OUT> created at line 588.
    Found 10-bit adder for signal <nota23XInicio[9]_GND_40_o_add_1333_OUT> created at line 589.
    Found 10-bit adder for signal <nota23XFin[9]_GND_40_o_add_1334_OUT> created at line 590.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1244_OUT<9:0>> created at line 496.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1245_OUT<9:0>> created at line 497.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1246_OUT<9:0>> created at line 498.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1247_OUT<9:0>> created at line 499.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1248_OUT<9:0>> created at line 500.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1249_OUT<9:0>> created at line 501.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1250_OUT<9:0>> created at line 502.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1251_OUT<9:0>> created at line 503.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1252_OUT<9:0>> created at line 504.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1253_OUT<9:0>> created at line 505.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1254_OUT<9:0>> created at line 506.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1255_OUT<9:0>> created at line 507.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1256_OUT<9:0>> created at line 508.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1257_OUT<9:0>> created at line 509.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1258_OUT<9:0>> created at line 510.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1259_OUT<9:0>> created at line 511.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1260_OUT<9:0>> created at line 512.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1261_OUT<9:0>> created at line 513.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1262_OUT<9:0>> created at line 514.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1263_OUT<9:0>> created at line 515.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1264_OUT<9:0>> created at line 516.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1265_OUT<9:0>> created at line 517.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1266_OUT<9:0>> created at line 518.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1267_OUT<9:0>> created at line 519.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1268_OUT<9:0>> created at line 520.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1269_OUT<9:0>> created at line 521.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1270_OUT<9:0>> created at line 522.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1271_OUT<9:0>> created at line 523.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1272_OUT<9:0>> created at line 524.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1273_OUT<9:0>> created at line 525.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1274_OUT<9:0>> created at line 526.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1275_OUT<9:0>> created at line 527.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1276_OUT<9:0>> created at line 528.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1277_OUT<9:0>> created at line 529.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1278_OUT<9:0>> created at line 530.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1279_OUT<9:0>> created at line 531.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1280_OUT<9:0>> created at line 532.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1281_OUT<9:0>> created at line 533.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1282_OUT<9:0>> created at line 534.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1283_OUT<9:0>> created at line 535.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1284_OUT<9:0>> created at line 536.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1285_OUT<9:0>> created at line 537.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1286_OUT<9:0>> created at line 538.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1287_OUT<9:0>> created at line 539.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1288_OUT<9:0>> created at line 540.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_1289_OUT<9:0>> created at line 541.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota2YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota3YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota4YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota5YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota6YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota7YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota8YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota9YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota12YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota13YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota14YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota15YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota16YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota17YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota18YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota19YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota20YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota21YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota22YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota23YFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XFin<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XFin<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XFin<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XFin<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XFin<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XFin<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XFin<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XFin<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XFin<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota10XFin<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XInicio<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XInicio<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XInicio<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XInicio<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XInicio<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XInicio<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XInicio<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XInicio<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota11XInicio<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nota1XInicio<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <n0000> created at line 198
    Found 10-bit comparator lessequal for signal <n0002> created at line 198
    Found 10-bit comparator lessequal for signal <n0005> created at line 198
    Found 10-bit comparator lessequal for signal <n0007> created at line 198
    Found 10-bit comparator lessequal for signal <n0011> created at line 199
    Found 10-bit comparator lessequal for signal <n0013> created at line 199
    Found 10-bit comparator lessequal for signal <n0016> created at line 199
    Found 10-bit comparator lessequal for signal <n0018> created at line 199
    Found 10-bit comparator lessequal for signal <n0022> created at line 200
    Found 10-bit comparator lessequal for signal <n0024> created at line 200
    Found 10-bit comparator lessequal for signal <n0027> created at line 200
    Found 10-bit comparator lessequal for signal <n0029> created at line 200
    Found 10-bit comparator lessequal for signal <n0033> created at line 201
    Found 10-bit comparator lessequal for signal <n0035> created at line 201
    Found 10-bit comparator lessequal for signal <n0038> created at line 201
    Found 10-bit comparator lessequal for signal <n0040> created at line 201
    Found 10-bit comparator lessequal for signal <n0044> created at line 202
    Found 10-bit comparator lessequal for signal <n0046> created at line 202
    Found 10-bit comparator lessequal for signal <n0049> created at line 202
    Found 10-bit comparator lessequal for signal <n0051> created at line 202
    Found 10-bit comparator lessequal for signal <n0055> created at line 203
    Found 10-bit comparator lessequal for signal <n0057> created at line 203
    Found 10-bit comparator lessequal for signal <n0060> created at line 203
    Found 10-bit comparator lessequal for signal <n0062> created at line 203
    Found 10-bit comparator lessequal for signal <n0066> created at line 204
    Found 10-bit comparator lessequal for signal <n0068> created at line 204
    Found 10-bit comparator lessequal for signal <n0071> created at line 204
    Found 10-bit comparator lessequal for signal <n0073> created at line 204
    Found 10-bit comparator lessequal for signal <n0077> created at line 205
    Found 10-bit comparator lessequal for signal <n0079> created at line 205
    Found 10-bit comparator lessequal for signal <n0082> created at line 205
    Found 10-bit comparator lessequal for signal <n0084> created at line 205
    Found 10-bit comparator lessequal for signal <n0088> created at line 206
    Found 10-bit comparator lessequal for signal <n0090> created at line 206
    Found 10-bit comparator lessequal for signal <n0093> created at line 206
    Found 10-bit comparator lessequal for signal <n0095> created at line 206
    Found 10-bit comparator lessequal for signal <n0099> created at line 207
    Found 10-bit comparator lessequal for signal <n0101> created at line 207
    Found 10-bit comparator lessequal for signal <n0104> created at line 207
    Found 10-bit comparator lessequal for signal <n0106> created at line 207
    Found 10-bit comparator lessequal for signal <n0110> created at line 208
    Found 10-bit comparator lessequal for signal <n0112> created at line 208
    Found 10-bit comparator lessequal for signal <n0115> created at line 208
    Found 10-bit comparator lessequal for signal <n0117> created at line 208
    Found 10-bit comparator lessequal for signal <n0121> created at line 209
    Found 10-bit comparator lessequal for signal <n0123> created at line 209
    Found 10-bit comparator lessequal for signal <n0126> created at line 209
    Found 10-bit comparator lessequal for signal <n0128> created at line 209
    Found 10-bit comparator lessequal for signal <n0132> created at line 210
    Found 10-bit comparator lessequal for signal <n0134> created at line 210
    Found 10-bit comparator lessequal for signal <n0137> created at line 210
    Found 10-bit comparator lessequal for signal <n0139> created at line 210
    Found 10-bit comparator lessequal for signal <n0143> created at line 211
    Found 10-bit comparator lessequal for signal <n0145> created at line 211
    Found 10-bit comparator lessequal for signal <n0148> created at line 211
    Found 10-bit comparator lessequal for signal <n0150> created at line 211
    Found 10-bit comparator lessequal for signal <n0154> created at line 212
    Found 10-bit comparator lessequal for signal <n0156> created at line 212
    Found 10-bit comparator lessequal for signal <n0159> created at line 212
    Found 10-bit comparator lessequal for signal <n0161> created at line 212
    Found 10-bit comparator lessequal for signal <n0165> created at line 213
    Found 10-bit comparator lessequal for signal <n0167> created at line 213
    Found 10-bit comparator lessequal for signal <n0170> created at line 213
    Found 10-bit comparator lessequal for signal <n0172> created at line 213
    Found 10-bit comparator lessequal for signal <n0176> created at line 214
    Found 10-bit comparator lessequal for signal <n0178> created at line 214
    Found 10-bit comparator lessequal for signal <n0181> created at line 214
    Found 10-bit comparator lessequal for signal <n0183> created at line 214
    Found 10-bit comparator lessequal for signal <n0187> created at line 215
    Found 10-bit comparator lessequal for signal <n0189> created at line 215
    Found 10-bit comparator lessequal for signal <n0192> created at line 215
    Found 10-bit comparator lessequal for signal <n0194> created at line 215
    Found 10-bit comparator lessequal for signal <n0198> created at line 216
    Found 10-bit comparator lessequal for signal <n0200> created at line 216
    Found 10-bit comparator lessequal for signal <n0203> created at line 216
    Found 10-bit comparator lessequal for signal <n0205> created at line 216
    Found 10-bit comparator lessequal for signal <n0209> created at line 217
    Found 10-bit comparator lessequal for signal <n0211> created at line 217
    Found 10-bit comparator lessequal for signal <n0214> created at line 217
    Found 10-bit comparator lessequal for signal <n0216> created at line 217
    Found 10-bit comparator lessequal for signal <n0220> created at line 218
    Found 10-bit comparator lessequal for signal <n0222> created at line 218
    Found 10-bit comparator lessequal for signal <n0225> created at line 218
    Found 10-bit comparator lessequal for signal <n0227> created at line 218
    Found 10-bit comparator lessequal for signal <n0231> created at line 219
    Found 10-bit comparator lessequal for signal <n0233> created at line 219
    Found 10-bit comparator lessequal for signal <n0236> created at line 219
    Found 10-bit comparator lessequal for signal <n0238> created at line 219
    Found 10-bit comparator lessequal for signal <n0242> created at line 220
    Found 10-bit comparator lessequal for signal <n0244> created at line 220
    Found 10-bit comparator lessequal for signal <n0247> created at line 220
    Found 10-bit comparator lessequal for signal <n0249> created at line 220
    Summary:
	inferred  69 Adder/Subtractor(s).
	inferred 920 Latch(s).
	inferred  92 Comparator(s).
	inferred 665 Multiplexer(s).
Unit <ObjetoNotas> synthesized.

Synthesizing Unit <DivisorReloj50MHz>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\DivisorReloj50MHz.v".
    Found 1-bit register for signal <clock_50mhz>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DivisorReloj50MHz> synthesized.

Synthesizing Unit <Clock_Divisor_VGA>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\Clock_Divisor_VGA.v".
        count_50M = 300000
    Found 1-bit register for signal <clock_1S>.
    Found 19-bit register for signal <counter_50M>.
    Found 19-bit adder for signal <counter_50M[18]_GND_964_o_add_1_OUT> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Clock_Divisor_VGA> synthesized.

Synthesizing Unit <ScanXY>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ScanXY.v".
    Found 7-bit register for signal <y>.
    Found 8-bit register for signal <x>.
    Found 8-bit adder for signal <x[7]_GND_966_o_add_2_OUT> created at line 62.
    Found 7-bit adder for signal <y[6]_GND_966_o_add_5_OUT> created at line 76.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ScanXY> synthesized.

Synthesizing Unit <FSMVGA>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\FSMVGA.v".
        box = 2
        readBox = 3
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 010                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSMVGA> synthesized.

Synthesizing Unit <VgaAdapter>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\VgaAdapter.v".
        COLOR_CHANNEL_DEPTH = 1
        C_VERT_NUM_PIXELS = 10'b0111100000
        C_VERT_SYNC_START = 10'b0111101101
        C_VERT_SYNC_END = 10'b0111101110
        C_VERT_TOTAL_COUNT = 10'b1000001101
        C_HORZ_NUM_PIXELS = 10'b1010000000
        C_HORZ_SYNC_START = 10'b1010010011
        C_HORZ_SYNC_END = 10'b1011110010
        C_HORZ_TOTAL_COUNT = 10'b1100100000
    Found 10-bit register for signal <yCounter>.
    Found 10-bit register for signal <xCounter>.
    Found 1-bit register for signal <VGA_HS1>.
    Found 1-bit register for signal <VGA_VS1>.
    Found 1-bit register for signal <VGA_HS>.
    Found 1-bit register for signal <VGA_VS>.
    Found 10-bit adder for signal <xCounter[9]_GND_968_o_add_1_OUT> created at line 113.
    Found 10-bit adder for signal <yCounter[9]_GND_968_o_add_5_OUT> created at line 131.
    Found 10-bit comparator lessequal for signal <n0015> created at line 176
    Found 10-bit comparator lessequal for signal <n0017> created at line 176
    Found 10-bit comparator lessequal for signal <n0020> created at line 177
    Found 10-bit comparator lessequal for signal <n0022> created at line 177
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <VgaAdapter> synthesized.

Synthesizing Unit <Clock_25MHz>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\Clock_25MHz.v".
    Found 1-bit register for signal <clock_25mhz>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Clock_25MHz> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\RAM.v".
        Width = 3
        Depth = 32768
        SynchronousRead = 1
    Found 32768x3-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 15-bit register for signal <ReadAddressp>.
    Summary:
	inferred   1 RAM(s).
	inferred  15 D-type flip-flop(s).
Unit <RAM> synthesized.

Synthesizing Unit <Pentagrama>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\Pentagrama.v".
        Linea1InicioX = 0
        Linea1FinalX = 300
        Linea1InicioY = 40
        Linea1FinalY = 41
        Linea2InicioX = 0
        Linea2FinalX = 300
        Linea2InicioY = 50
        Linea2FinalY = 51
        Linea3InicioX = 0
        Linea3FinalX = 300
        Linea3InicioY = 60
        Linea3FinalY = 61
        Linea4InicioX = 0
        Linea4FinalX = 300
        Linea4InicioY = 70
        Linea4FinalY = 71
        Linea5InicioX = 0
        Linea5FinalX = 300
        Linea5InicioY = 80
        Linea5FinalY = 81
WARNING:Xst:647 - Input <x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator lessequal for signal <n0000> created at line 63
    Found 7-bit comparator lessequal for signal <n0002> created at line 63
    Found 7-bit comparator lessequal for signal <n0005> created at line 64
    Found 7-bit comparator lessequal for signal <n0007> created at line 64
    Found 7-bit comparator lessequal for signal <n0010> created at line 65
    Found 7-bit comparator lessequal for signal <n0012> created at line 65
    Found 7-bit comparator lessequal for signal <n0015> created at line 66
    Found 7-bit comparator lessequal for signal <n0017> created at line 66
    Found 7-bit comparator lessequal for signal <n0020> created at line 67
    Found 7-bit comparator lessequal for signal <n0022> created at line 67
    Summary:
	inferred  10 Comparator(s).
Unit <Pentagrama> synthesized.

Synthesizing Unit <MuxObjetos>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\MuxObjetos.v".
WARNING:Xst:647 - Input <colorNotas> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <colorNotas2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <colorBorde> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   5 Multiplexer(s).
Unit <MuxObjetos> synthesized.

Synthesizing Unit <ObjetoBorde>.
    Related source file is "C:\Users\Edward\Desktop\FPGA-Musician--master\X_PROJECT v2\ObjetoBorde.v".
        LineaInicioX = 0
        LineaFinalX = 300
        LineaInicioY = 0
        LineaFinalY = 20
WARNING:Xst:647 - Input <x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator lessequal for signal <n0000> created at line 36
    Summary:
	inferred   1 Comparator(s).
Unit <ObjetoBorde> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 32768x3-bit dual-port RAM                             : 1
 4x4-bit single-port Read Only RAM                     : 1
 64x8-bit dual-port RAM                                : 4
# Adders/Subtractors                                   : 184
 10-bit adder                                          : 48
 10-bit addsub                                         : 92
 15-bit adder                                          : 2
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 24-bit adder                                          : 3
 3-bit adder                                           : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 24
 5-bit adder                                           : 1
 6-bit adder                                           : 5
 7-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 71
 1-bit register                                        : 28
 10-bit register                                       : 4
 14-bit register                                       : 2
 15-bit register                                       : 1
 18-bit register                                       : 1
 19-bit register                                       : 1
 24-bit register                                       : 5
 27-bit register                                       : 2
 3-bit register                                        : 5
 32-bit register                                       : 2
 48-bit register                                       : 1
 5-bit register                                        : 1
 6-bit register                                        : 11
 7-bit register                                        : 1
 8-bit register                                        : 5
 9-bit register                                        : 1
# Latches                                              : 1866
 1-bit latch                                           : 1866
# Comparators                                          : 227
 10-bit comparator lessequal                           : 188
 4-bit comparator greater                              : 24
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 6-bit comparator not equal                            : 1
 7-bit comparator lessequal                            : 12
# Multiplexers                                         : 1598
 1-bit 2-to-1 multiplexer                              : 1189
 10-bit 2-to-1 multiplexer                             : 366
 19-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 5
 27-bit 2-to-1 multiplexer                             : 18
 3-bit 2-to-1 multiplexer                              : 7
 48-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 4
 10-bit xor2                                           : 2
 15-bit xor2                                           : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <r_data_0> in Unit <gen_track1> is equivalent to the following 9 FFs/Latches, which will be removed : <r_data_1> <r_data_2> <r_data_3> <r_data_4> <r_data_5> <r_data_6> <r_data_7> <r_data_8> <r_data_9> 
INFO:Xst:2261 - The FF/Latch <r_data_0> in Unit <gen_track2> is equivalent to the following 9 FFs/Latches, which will be removed : <r_data_1> <r_data_2> <r_data_3> <r_data_4> <r_data_5> <r_data_6> <r_data_7> <r_data_8> <r_data_9> 
WARNING:Xst:1710 - FF/Latch <r_data_0> (without init value) has a constant value of 0 in block <gen_track1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_data_0> (without init value) has a constant value of 0 in block <gen_track2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <nota10XFin_8> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota10XFin_7> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota10XFin_6> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota10XFin_5> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota10XFin_4> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota10XFin_1> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota10XFin_3> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota10XFin_2> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota10XFin_0> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota11XInicio_8> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota11XInicio_7> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota11XInicio_4> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota11XInicio_6> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota11XInicio_5> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota11XInicio_3> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota11XInicio_2> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota11XInicio_1> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota11XInicio_0> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota10XFin_9> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota11XInicio_9> is equivalent to a wire in block <objetoNotas>.
WARNING:Xst:1294 - Latch <nota10XFin_8> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota10XFin_7> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota10XFin_6> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota10XFin_5> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota10XFin_4> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota10XFin_1> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota10XFin_3> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota10XFin_2> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota10XFin_0> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota11XInicio_8> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota11XInicio_7> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota11XInicio_4> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota11XInicio_6> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota11XInicio_5> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota11XInicio_3> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota11XInicio_2> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota11XInicio_1> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota11XInicio_0> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota10XFin_9> is equivalent to a wire in block <objetoNotasCancion2>.
WARNING:Xst:1294 - Latch <nota11XInicio_9> is equivalent to a wire in block <objetoNotasCancion2>.

Synthesizing (advanced) Unit <CLOCK_DIVISOR>.
The following registers are absorbed into counter <counter_50M>: 1 register on signal <counter_50M>.
Unit <CLOCK_DIVISOR> synthesized (advanced).

Synthesizing (advanced) Unit <Clock_Divisor_VGA>.
The following registers are absorbed into counter <counter_50M>: 1 register on signal <counter_50M>.
Unit <Clock_Divisor_VGA> synthesized (advanced).

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ReadAddressp>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 3-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clock_50>      | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <WAddress>      |          |
    |     diA            | connected to signal <DataIn>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 3-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Clock_25>      | rise     |
    |     addrB          | connected to signal <RAddress>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <SEVEN_SEG>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an_temp> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an_temp>       |          |
    -----------------------------------------------------------------------
Unit <SEVEN_SEG> synthesized (advanced).

Synthesizing (advanced) Unit <ScanXY>.
The following registers are absorbed into counter <x>: 1 register on signal <x>.
The following registers are absorbed into counter <y>: 1 register on signal <y>.
Unit <ScanXY> synthesized (advanced).

Synthesizing (advanced) Unit <VgaAdapter>.
The following registers are absorbed into counter <xCounter>: 1 register on signal <xCounter>.
The following registers are absorbed into counter <yCounter>: 1 register on signal <yCounter>.
Unit <VgaAdapter> synthesized (advanced).

Synthesizing (advanced) Unit <WRITE_NOTE>.
The following registers are absorbed into counter <writeDirection>: 1 register on signal <writeDirection>.
The following registers are absorbed into counter <writeDirectionTemporal>: 1 register on signal <writeDirectionTemporal>.
Unit <WRITE_NOTE> synthesized (advanced).

Synthesizing (advanced) Unit <audiogen>.
The following registers are absorbed into accumulator <phase>: 1 register on signal <phase>.
Unit <audiogen> synthesized (advanced).

Synthesizing (advanced) Unit <clkgen>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clkgen> synthesized (advanced).

Synthesizing (advanced) Unit <i2s_out>.
The following registers are absorbed into counter <scnt>: 1 register on signal <scnt>.
The following registers are absorbed into counter <lrcnt>: 1 register on signal <lrcnt>.
Unit <i2s_out> synthesized (advanced).

Synthesizing (advanced) Unit <memory_track2>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <WAddress>      |          |
    |     diA            | connected to signal <DataIn>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     addrB          | connected to signal <ReadAddressp>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <memory_track2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 32768x3-bit dual-port block RAM                       : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 64x8-bit dual-port distributed RAM                    : 4
# Adders/Subtractors                                   : 168
 10-bit adder                                          : 46
 10-bit addsub                                         : 92
 14-bit adder                                          : 2
 24-bit adder                                          : 2
 4-bit adder                                           : 24
 6-bit adder                                           : 1
 7-bit adder                                           : 1
# Counters                                             : 14
 10-bit up counter                                     : 2
 18-bit up counter                                     : 1
 19-bit up counter                                     : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 4
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
 9-bit down counter                                    : 1
# Accumulators                                         : 2
 32-bit up accumulator                                 : 2
# Registers                                            : 360
 Flip-Flops                                            : 360
# Comparators                                          : 227
 10-bit comparator lessequal                           : 188
 4-bit comparator greater                              : 24
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 6-bit comparator not equal                            : 1
 7-bit comparator lessequal                            : 12
# Multiplexers                                         : 1587
 1-bit 2-to-1 multiplexer                              : 1187
 10-bit 2-to-1 multiplexer                             : 364
 24-bit 2-to-1 multiplexer                             : 4
 27-bit 2-to-1 multiplexer                             : 18
 3-bit 2-to-1 multiplexer                              : 6
 48-bit 2-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 4
 10-bit xor2                                           : 2
 15-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <r_data_0> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_1> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_2> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_3> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_4> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_5> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_6> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_7> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_8> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_9> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 010   | 01
 011   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 1010  | 0000000010
 0111  | 0000000100
 0110  | 0000001000
 0101  | 0000010000
 0011  | 0000100000
 0001  | 0001000000
 0010  | 0010000000
 0100  | 0100000000
 1001  | 1000000000
---------------------
WARNING:Xst:1710 - FF/Latch <freq_10> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <posicionYNotaCancion1_8> (without init value) has a constant value of 0 in block <DecodificadorNotasVideo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <posicionYNotaCancion1_7> (without init value) has a constant value of 0 in block <DecodificadorNotasVideo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <posicionYNotaCancion1_9> (without init value) has a constant value of 0 in block <DecodificadorNotasVideo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance RAMB16_inst in unit sc_lut of type RAMB16_S18 has been replaced by RAMB16BWER
WARNING:Xst:2170 - Unit FSMMovimientoNotas : the following signal(s) form a combinatorial loop: state<0>.

Optimizing unit <sc_lut> ...

Optimizing unit <BIN_TO_BCD> ...

Optimizing unit <TOP> ...

Optimizing unit <memory_track2> ...

Optimizing unit <WRITE_NOTE> ...

Optimizing unit <i2s_tst> ...

Optimizing unit <audiogen> ...

Optimizing unit <sine> ...

Optimizing unit <i2s_out> ...

Optimizing unit <SEVEN_SEG> ...

Optimizing unit <FSMMovimientoNotas> ...

Optimizing unit <DecodificadorNotasVideo> ...

Optimizing unit <ObjetoNotas> ...

Optimizing unit <READ_NOTE> ...

Optimizing unit <VgaAdapter> ...
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota10XFin_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota10XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota10XFin_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota10XFin_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota10XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota10XInicio_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota10XInicio_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota7XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota7XFin_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota7XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota7XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota7XInicio_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota20XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota20XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota20XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota20XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota20XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota20XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota20XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota21XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota21XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota21XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota21XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota21XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota21XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota21XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota3XFin_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota3XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota3XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota3XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota3XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota13XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota13XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota13XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota13XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota22XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota22XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota22XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota22XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota22XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota22XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota22XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota5XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota5XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota5XFin_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota5XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota5XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota5XInicio_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota12XFin_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota12XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota12XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota12XFin_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota12XFin_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota12XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota12XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota12XInicio_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota12XInicio_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota18XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota18XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota18XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota18XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota18XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota18XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota18XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota14XFin_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota14XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota14XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota14XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota14XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota14XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota14XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota15XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota15XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota15XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota15XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota15XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota15XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota15XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota16XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota16XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota16XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota16XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota16XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota16XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota16XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota17XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota17XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota17XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota17XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota17XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota17XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota17XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota19XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota19XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota19XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota19XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota19XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota19XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota19XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota1XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota1XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota1XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota1XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota23XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota23XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota23XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota23XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota23XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota23XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota23XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota2XFin_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota2XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota2XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota2XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota2XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota4XFin_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota4XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota4XFin_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota4XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota4XInicio_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota6XFin_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota6XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota6XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota6XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota6XFin_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota6XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota6XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota6XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota6XInicio_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota8XFin_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota8XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota8XFin_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota8XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota8XInicio_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota9XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota9XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota9XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota9XFin_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota9XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota9XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota9XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota9XInicio_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota11XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota11XFin_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota11XFin_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota11XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota11XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota11XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota11XInicio_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotasCancion2/nota11XInicio_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota10XFin_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota10XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota10XFin_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota10XFin_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota10XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota10XInicio_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota10XInicio_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota7XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota7XFin_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota7XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota7XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota7XInicio_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota20XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota20XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota20XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota20XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota20XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota20XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota20XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota21XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota21XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota21XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota21XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota21XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota21XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota21XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota3XFin_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota3XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota3XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota3XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota3XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota13XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota13XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota13XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota13XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota22XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota22XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota22XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota22XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota22XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota22XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota22XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota5XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota5XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota5XFin_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota5XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota5XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota5XInicio_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota12XFin_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota12XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota12XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota12XFin_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota12XFin_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota12XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota12XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota12XInicio_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota12XInicio_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota18XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota18XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota18XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota18XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota18XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota18XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota18XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota14XFin_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota14XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota14XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota14XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota14XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota14XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota14XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota15XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota15XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota15XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota15XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota15XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota15XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota15XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota16XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota16XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota16XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota16XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota16XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota16XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota16XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota17XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota17XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota17XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota17XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota17XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota17XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota17XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota19XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota19XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota19XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota19XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota19XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota19XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota19XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota1XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota1XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota1XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota1XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota23XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota23XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota23XFin_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota23XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota23XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota23XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota23XInicio_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota2XFin_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota2XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota2XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota2XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota2XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota4XFin_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota4XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota4XFin_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota4XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota4XInicio_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota6XFin_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota6XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota6XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota6XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota6XFin_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota6XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota6XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota6XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota6XInicio_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota8XFin_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota8XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota8XFin_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota8XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota8XInicio_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota9XFin_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota9XFin_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota9XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota9XFin_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota9XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota9XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota9XInicio_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota9XInicio_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota11XFin_4 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota11XFin_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota11XFin_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota11XInicio_1 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota11XInicio_2 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota11XInicio_3 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota11XInicio_5 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch objetoNotas/nota11XInicio_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14XFin_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14XInicio_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14XInicio_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11XInicio_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10XFin_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10XFin_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XFin_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XInicio_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XInicio_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota23YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota22YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota21YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota20YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota19YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3XFin_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3XFin_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2XFin_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2XInicio_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota2YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota1YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota18YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota17YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota16YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota15YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11XFin_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10XInicio_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10XInicio_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota10XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9XInicio_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota9XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8XFin_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota14XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XFin_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XFin_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XInicio_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XInicio_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota13XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12XInicio_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12XInicio_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota12XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota11XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5XFin_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5XInicio_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota5XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4XFin_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4XInicio_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4XInicio_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4XInicio_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota4XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota3XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8XInicio_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8XInicio_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota8XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7XFin_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7XInicio_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota7XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6XInicio_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotas/nota6XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10XFin_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10XFin_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14XFin_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_9> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_8> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_7> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_6> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_5> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_4> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_3> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_2> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_1> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_0> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11XInicio_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12YFin_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11YFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XFin_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XInicio_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XInicio_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota1XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota23YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota22YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota21YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4XInicio_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3XFin_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3XFin_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2XFin_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2XInicio_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota3YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota2YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota20YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota19YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota18YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota17YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota16YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota15YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12YInicio_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12YInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11YInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12XInicio_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11XFin_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota11XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10XInicio_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10XInicio_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota10XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9XInicio_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota9XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14XInicio_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14XInicio_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota14XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XFin_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XFin_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XInicio_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XInicio_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota13XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota12XInicio_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6XInicio_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5XFin_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5XInicio_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota5XInicio_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4XFin_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4XInicio_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4XInicio_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota4XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8XFin_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8XInicio_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8XInicio_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota8XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7XFin_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7XFin_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7XFin_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7XFin_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7XInicio_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7XFin_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7XInicio_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7XInicio_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7XInicio_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7XInicio_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota7XInicio_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6XFin_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6XFin_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <objetoNotasCancion2/nota6XFin_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <objetoNotasCancion2/nota11XInicio_1> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotasCancion2/nota11XInicio_2> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotasCancion2/nota11XInicio_3> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotasCancion2/nota11XInicio_5> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotasCancion2/nota11XInicio_6> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotasCancion2/nota10XFin_2> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotasCancion2/nota10XFin_1> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotasCancion2/nota10XFin_5> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotasCancion2/nota10XFin_6> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotas/nota11XInicio_1> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotas/nota11XInicio_2> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotas/nota11XInicio_3> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotas/nota11XInicio_5> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotas/nota11XInicio_6> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotas/nota10XFin_2> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotas/nota10XFin_1> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotas/nota10XFin_5> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <objetoNotas/nota10XFin_6> is equivalent to a wire in block <TOP>.
INFO:Xst:2261 - The FF/Latch <clock50MHZZ/clock_50mhz> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <audio/clock_50MHz/clock_50Mhz> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota13XFin_2> in Unit <TOP> is equivalent to the following 3 FFs/Latches, which will be removed : <objetoNotas/nota13XFin_7> <objetoNotas/nota13XInicio_1> <objetoNotas/nota13XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota12XFin_1> in Unit <TOP> is equivalent to the following 8 FFs/Latches, which will be removed : <objetoNotas/nota12XFin_4> <objetoNotas/nota12XFin_5> <objetoNotas/nota12XFin_3> <objetoNotas/nota12XFin_6> <objetoNotas/nota12XInicio_4> <objetoNotas/nota12XInicio_5> <objetoNotas/nota12XInicio_3> <objetoNotas/nota12XInicio_6> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota16XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotas/nota16XFin_4> <objetoNotas/nota16XFin_7> <objetoNotas/nota16XInicio_2> <objetoNotas/nota16XInicio_1> <objetoNotas/nota16XInicio_4> <objetoNotas/nota16XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota14XFin_1> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotasCancion2/nota14XFin_2> <objetoNotasCancion2/nota14XFin_3> <objetoNotasCancion2/nota14XFin_7> <objetoNotasCancion2/nota14XInicio_3> <objetoNotasCancion2/nota14XInicio_2> <objetoNotasCancion2/nota14XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota19XFin_4> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotasCancion2/nota19XFin_3> <objetoNotasCancion2/nota19XFin_7> <objetoNotasCancion2/nota19XInicio_1> <objetoNotasCancion2/nota19XInicio_2> <objetoNotasCancion2/nota19XInicio_4> <objetoNotasCancion2/nota19XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota6XFin_1> in Unit <TOP> is equivalent to the following 8 FFs/Latches, which will be removed : <objetoNotas/nota6XFin_3> <objetoNotas/nota6XFin_4> <objetoNotas/nota6XFin_2> <objetoNotas/nota6XFin_5> <objetoNotas/nota6XInicio_3> <objetoNotas/nota6XInicio_4> <objetoNotas/nota6XInicio_2> <objetoNotas/nota6XInicio_5> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota15XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotas/nota15XFin_4> <objetoNotas/nota15XFin_7> <objetoNotas/nota15XInicio_2> <objetoNotas/nota15XInicio_1> <objetoNotas/nota15XInicio_4> <objetoNotas/nota15XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota8XFin_1> in Unit <TOP> is equivalent to the following 4 FFs/Latches, which will be removed : <objetoNotas/nota8XFin_4> <objetoNotas/nota8XFin_6> <objetoNotas/nota8XInicio_6> <objetoNotas/nota8XInicio_4> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota6XFin_1> in Unit <TOP> is equivalent to the following 8 FFs/Latches, which will be removed : <objetoNotasCancion2/nota6XFin_3> <objetoNotasCancion2/nota6XFin_4> <objetoNotasCancion2/nota6XFin_2> <objetoNotasCancion2/nota6XFin_5> <objetoNotasCancion2/nota6XInicio_3> <objetoNotasCancion2/nota6XInicio_4> <objetoNotasCancion2/nota6XInicio_2> <objetoNotasCancion2/nota6XInicio_5> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota8XFin_1> in Unit <TOP> is equivalent to the following 4 FFs/Latches, which will be removed : <objetoNotasCancion2/nota8XFin_4> <objetoNotasCancion2/nota8XFin_6> <objetoNotasCancion2/nota8XInicio_6> <objetoNotasCancion2/nota8XInicio_4> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota21XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotasCancion2/nota21XFin_4> <objetoNotasCancion2/nota21XFin_7> <objetoNotasCancion2/nota21XInicio_1> <objetoNotasCancion2/nota21XInicio_2> <objetoNotasCancion2/nota21XInicio_4> <objetoNotasCancion2/nota21XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota17XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotas/nota17XFin_4> <objetoNotas/nota17XFin_7> <objetoNotas/nota17XInicio_2> <objetoNotas/nota17XInicio_1> <objetoNotas/nota17XInicio_4> <objetoNotas/nota17XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota2XFin_1> in Unit <TOP> is equivalent to the following 4 FFs/Latches, which will be removed : <objetoNotas/nota2XFin_2> <objetoNotas/nota2XFin_4> <objetoNotas/nota2XInicio_2> <objetoNotas/nota2XInicio_4> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota13XFin_2> in Unit <TOP> is equivalent to the following 3 FFs/Latches, which will be removed : <objetoNotasCancion2/nota13XFin_7> <objetoNotasCancion2/nota13XInicio_1> <objetoNotasCancion2/nota13XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota12XFin_1> in Unit <TOP> is equivalent to the following 8 FFs/Latches, which will be removed : <objetoNotasCancion2/nota12XFin_4> <objetoNotasCancion2/nota12XFin_5> <objetoNotasCancion2/nota12XFin_3> <objetoNotasCancion2/nota12XFin_6> <objetoNotasCancion2/nota12XInicio_4> <objetoNotasCancion2/nota12XInicio_5> <objetoNotasCancion2/nota12XInicio_3> <objetoNotasCancion2/nota12XInicio_6> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota16XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotasCancion2/nota16XFin_4> <objetoNotasCancion2/nota16XFin_7> <objetoNotasCancion2/nota16XInicio_2> <objetoNotasCancion2/nota16XInicio_1> <objetoNotasCancion2/nota16XInicio_4> <objetoNotasCancion2/nota16XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota10XInicio_2> in Unit <TOP> is equivalent to the following 2 FFs/Latches, which will be removed : <objetoNotas/nota10XInicio_5> <objetoNotas/nota10XInicio_6> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota2XFin_1> in Unit <TOP> is equivalent to the following 4 FFs/Latches, which will be removed : <objetoNotasCancion2/nota2XFin_2> <objetoNotasCancion2/nota2XFin_4> <objetoNotasCancion2/nota2XInicio_2> <objetoNotasCancion2/nota2XInicio_4> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota15XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotasCancion2/nota15XFin_4> <objetoNotasCancion2/nota15XFin_7> <objetoNotasCancion2/nota15XInicio_2> <objetoNotasCancion2/nota15XInicio_1> <objetoNotasCancion2/nota15XInicio_4> <objetoNotasCancion2/nota15XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota10XInicio_2> in Unit <TOP> is equivalent to the following 2 FFs/Latches, which will be removed : <objetoNotasCancion2/nota10XInicio_5> <objetoNotasCancion2/nota10XInicio_6> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota23XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotas/nota23XFin_4> <objetoNotas/nota23XFin_7> <objetoNotas/nota23XInicio_1> <objetoNotas/nota23XInicio_2> <objetoNotas/nota23XInicio_4> <objetoNotas/nota23XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota9XFin_2> in Unit <TOP> is equivalent to the following 7 FFs/Latches, which will be removed : <objetoNotas/nota9XFin_3> <objetoNotas/nota9XFin_4> <objetoNotas/nota9XFin_6> <objetoNotas/nota9XInicio_1> <objetoNotas/nota9XInicio_3> <objetoNotas/nota9XInicio_6> <objetoNotas/nota9XInicio_4> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota3XFin_5> in Unit <TOP> is equivalent to the following 4 FFs/Latches, which will be removed : <objetoNotas/nota3XInicio_1> <objetoNotas/nota3XInicio_2> <objetoNotas/nota3XInicio_3> <objetoNotas/nota3XInicio_4> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota9XFin_2> in Unit <TOP> is equivalent to the following 7 FFs/Latches, which will be removed : <objetoNotasCancion2/nota9XFin_3> <objetoNotasCancion2/nota9XFin_4> <objetoNotasCancion2/nota9XFin_6> <objetoNotasCancion2/nota9XInicio_1> <objetoNotasCancion2/nota9XInicio_3> <objetoNotasCancion2/nota9XInicio_6> <objetoNotasCancion2/nota9XInicio_4> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota7XFin_3> in Unit <TOP> is equivalent to the following 4 FFs/Latches, which will be removed : <objetoNotas/nota7XFin_6> <objetoNotas/nota7XInicio_1> <objetoNotas/nota7XInicio_2> <objetoNotas/nota7XInicio_6> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota20XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotas/nota20XFin_4> <objetoNotas/nota20XFin_7> <objetoNotas/nota20XInicio_1> <objetoNotas/nota20XInicio_2> <objetoNotas/nota20XInicio_4> <objetoNotas/nota20XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota3XFin_5> in Unit <TOP> is equivalent to the following 4 FFs/Latches, which will be removed : <objetoNotasCancion2/nota3XInicio_1> <objetoNotasCancion2/nota3XInicio_2> <objetoNotasCancion2/nota3XInicio_3> <objetoNotasCancion2/nota3XInicio_4> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota17XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotasCancion2/nota17XFin_4> <objetoNotasCancion2/nota17XFin_7> <objetoNotasCancion2/nota17XInicio_2> <objetoNotasCancion2/nota17XInicio_1> <objetoNotasCancion2/nota17XInicio_4> <objetoNotasCancion2/nota17XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota7XFin_3> in Unit <TOP> is equivalent to the following 4 FFs/Latches, which will be removed : <objetoNotasCancion2/nota7XFin_6> <objetoNotasCancion2/nota7XInicio_1> <objetoNotasCancion2/nota7XInicio_2> <objetoNotasCancion2/nota7XInicio_6> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota22XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotas/nota22XFin_4> <objetoNotas/nota22XFin_7> <objetoNotas/nota22XInicio_1> <objetoNotas/nota22XInicio_4> <objetoNotas/nota22XInicio_2> <objetoNotas/nota22XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota1XFin_2> in Unit <TOP> is equivalent to the following 3 FFs/Latches, which will be removed : <objetoNotas/nota1XFin_3> <objetoNotas/nota1XInicio_1> <objetoNotas/nota1XInicio_3> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota18XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotas/nota18XFin_4> <objetoNotas/nota18XFin_7> <objetoNotas/nota18XInicio_2> <objetoNotas/nota18XInicio_1> <objetoNotas/nota18XInicio_4> <objetoNotas/nota18XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota11XFin_4> in Unit <TOP> is equivalent to the following 2 FFs/Latches, which will be removed : <objetoNotas/nota11XFin_5> <objetoNotas/nota11XFin_6> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota23XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotasCancion2/nota23XFin_4> <objetoNotasCancion2/nota23XFin_7> <objetoNotasCancion2/nota23XInicio_1> <objetoNotasCancion2/nota23XInicio_2> <objetoNotasCancion2/nota23XInicio_4> <objetoNotasCancion2/nota23XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota11XFin_4> in Unit <TOP> is equivalent to the following 2 FFs/Latches, which will be removed : <objetoNotasCancion2/nota11XFin_5> <objetoNotasCancion2/nota11XFin_6> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota14XFin_1> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotas/nota14XFin_2> <objetoNotas/nota14XFin_3> <objetoNotas/nota14XFin_7> <objetoNotas/nota14XInicio_3> <objetoNotas/nota14XInicio_2> <objetoNotas/nota14XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota20XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotasCancion2/nota20XFin_4> <objetoNotasCancion2/nota20XFin_7> <objetoNotasCancion2/nota20XInicio_1> <objetoNotasCancion2/nota20XInicio_2> <objetoNotasCancion2/nota20XInicio_4> <objetoNotasCancion2/nota20XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota19XFin_4> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotas/nota19XFin_3> <objetoNotas/nota19XFin_7> <objetoNotas/nota19XInicio_1> <objetoNotas/nota19XInicio_2> <objetoNotas/nota19XInicio_4> <objetoNotas/nota19XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota4XFin_1> in Unit <TOP> is equivalent to the following 4 FFs/Latches, which will be removed : <objetoNotas/nota4XFin_5> <objetoNotas/nota4XFin_3> <objetoNotas/nota4XInicio_3> <objetoNotas/nota4XInicio_5> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota4XFin_1> in Unit <TOP> is equivalent to the following 4 FFs/Latches, which will be removed : <objetoNotasCancion2/nota4XFin_5> <objetoNotasCancion2/nota4XFin_3> <objetoNotasCancion2/nota4XInicio_3> <objetoNotasCancion2/nota4XInicio_5> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota22XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotasCancion2/nota22XFin_4> <objetoNotasCancion2/nota22XFin_7> <objetoNotasCancion2/nota22XInicio_1> <objetoNotasCancion2/nota22XInicio_4> <objetoNotasCancion2/nota22XInicio_2> <objetoNotasCancion2/nota22XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota5XFin_4> in Unit <TOP> is equivalent to the following 5 FFs/Latches, which will be removed : <objetoNotas/nota5XFin_2> <objetoNotas/nota5XFin_5> <objetoNotas/nota5XInicio_1> <objetoNotas/nota5XInicio_4> <objetoNotas/nota5XInicio_5> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota1XFin_2> in Unit <TOP> is equivalent to the following 3 FFs/Latches, which will be removed : <objetoNotasCancion2/nota1XFin_3> <objetoNotasCancion2/nota1XInicio_1> <objetoNotasCancion2/nota1XInicio_3> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota18XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotasCancion2/nota18XFin_4> <objetoNotasCancion2/nota18XFin_7> <objetoNotasCancion2/nota18XInicio_2> <objetoNotasCancion2/nota18XInicio_1> <objetoNotasCancion2/nota18XInicio_4> <objetoNotasCancion2/nota18XInicio_7> 
INFO:Xst:2261 - The FF/Latch <objetoNotasCancion2/nota5XFin_4> in Unit <TOP> is equivalent to the following 5 FFs/Latches, which will be removed : <objetoNotasCancion2/nota5XFin_2> <objetoNotasCancion2/nota5XFin_5> <objetoNotasCancion2/nota5XInicio_1> <objetoNotasCancion2/nota5XInicio_4> <objetoNotasCancion2/nota5XInicio_5> 
INFO:Xst:2261 - The FF/Latch <objetoNotas/nota21XFin_3> in Unit <TOP> is equivalent to the following 6 FFs/Latches, which will be removed : <objetoNotas/nota21XFin_4> <objetoNotas/nota21XFin_7> <objetoNotas/nota21XInicio_1> <objetoNotas/nota21XInicio_2> <objetoNotas/nota21XInicio_4> <objetoNotas/nota21XInicio_7> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 39.
FlipFlop scan/x_0 has been replicated 9 time(s)
FlipFlop scan/x_1 has been replicated 9 time(s)
FlipFlop scan/x_2 has been replicated 9 time(s)
FlipFlop scan/x_3 has been replicated 11 time(s)
FlipFlop scan/x_4 has been replicated 10 time(s)
FlipFlop scan/x_5 has been replicated 10 time(s)
FlipFlop scan/x_6 has been replicated 9 time(s)
FlipFlop scan/x_7 has been replicated 9 time(s)
FlipFlop scan/y_0 has been replicated 5 time(s)
FlipFlop scan/y_1 has been replicated 3 time(s)
FlipFlop scan/y_2 has been replicated 3 time(s)
FlipFlop scan/y_3 has been replicated 8 time(s)
FlipFlop scan/y_4 has been replicated 11 time(s)
FlipFlop scan/y_5 has been replicated 12 time(s)
FlipFlop scan/y_6 has been replicated 10 time(s)

Final Macro Processing ...

Processing Unit <TOP> :
	Found 2-bit shift register for signal <audio/audio_i2s/gen_track1/usine/sdid1>.
	Found 2-bit shift register for signal <audio/audio_i2s/gen_track2/usine/sdid1>.
	Found 2-bit shift register for signal <audio/audio_i2s/ui2s/sclk>.
Unit <TOP> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 662
 Flip-Flops                                            : 662
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3683
#      GND                         : 1
#      INV                         : 67
#      LUT1                        : 81
#      LUT2                        : 410
#      LUT3                        : 327
#      LUT4                        : 806
#      LUT5                        : 213
#      LUT6                        : 815
#      MUXCY                       : 681
#      MUXF7                       : 47
#      VCC                         : 1
#      XORCY                       : 234
# FlipFlops/Latches                : 1421
#      FD                          : 62
#      FDC                         : 157
#      FDCE                        : 77
#      FDE                         : 170
#      FDPE                        : 1
#      FDR                         : 88
#      FDRE                        : 108
#      FDS                         : 2
#      LD                          : 6
#      LDC                         : 46
#      LDCE                        : 704
# RAMS                             : 24
#      RAM64M                      : 8
#      RAM64X1D                    : 8
#      RAMB16BWER                  : 8
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 46
#      IBUF                        : 13
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1421  out of  18224     7%  
 Number of Slice LUTs:                 2770  out of   9112    30%  
    Number used as Logic:              2719  out of   9112    29%  
    Number used as Memory:               51  out of   2176     2%  
       Number used as RAM:               48
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3274
   Number with an unused Flip Flop:    1853  out of   3274    56%  
   Number with an unused LUT:           504  out of   3274    15%  
   Number of fully used LUT-FF pairs:   917  out of   3274    28%  
   Number of unique control sets:       135

IO Utilization: 
 Number of IOs:                          47
 Number of bonded IOBs:                  47  out of    232    20%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of     32    25%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------+
Clock Signal                                                                                            | Clock buffer(FF name)                                        | Load  |
--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------+
clock                                                                                                   | BUFGP                                                        | 181   |
clock50MHZZ/clock_50mhz                                                                                 | BUFG                                                         | 171   |
audio/clk2                                                                                              | BUFG                                                         | 307   |
FSMMovimientoNotas/_n0026(FSMMovimientoNotas/Mmux__n00261:O)                                            | NONE(*)(FSMMovimientoNotas/ultimaNotaUtilizada_0)            | 6     |
g_OBUF                                                                                                  | NONE(decodificadorNotasVideoCancion2/posicionYNotaCancion1_0)| 704   |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_4587_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_4587_o1:O)   | NONE(*)(objetoNotasCancion2/nota23XFin_3)                    | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_4166_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_4166_o1:O)   | NONE(*)(objetoNotasCancion2/nota22XFin_3)                    | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_3765_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_3765_o1:O)   | NONE(*)(objetoNotasCancion2/nota21XFin_3)                    | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_3384_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_3384_o1:O)   | NONE(*)(objetoNotasCancion2/nota20XFin_3)                    | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_3023_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_3023_o1:O)   | NONE(*)(objetoNotasCancion2/nota19XFin_4)                    | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_2682_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_2682_o1:O)   | NONE(*)(objetoNotasCancion2/nota18XFin_3)                    | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_2361_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_2361_o1:O)   | NONE(*)(objetoNotasCancion2/nota17XFin_3)                    | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_2060_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_2060_o1:O)   | NONE(*)(objetoNotasCancion2/nota16XFin_3)                    | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_1779_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_1779_o1:O)   | NONE(*)(objetoNotasCancion2/nota15XFin_3)                    | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_1518_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_1518_o1:O)   | NONE(*)(objetoNotasCancion2/nota14XFin_1)                    | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_1277_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_1277_o1:O)   | NONE(*)(objetoNotasCancion2/nota13XFin_2)                    | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_1056_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_1056_o1:O)   | NONE(*)(objetoNotasCancion2/nota12XFin_1)                    | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_955_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_955_o1:O)     | NONE(*)(objetoNotasCancion2/nota11XFin_4)                    | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_864_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_864_o1:O)     | NONE(*)(objetoNotasCancion2/nota10XInicio_2)                 | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_703_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_703_o1:O)     | NONE(*)(objetoNotasCancion2/nota9XFin_2)                     | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_562_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_562_o1:O)     | NONE(*)(objetoNotasCancion2/nota8XFin_1)                     | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_441_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_441_o1:O)     | NONE(*)(objetoNotasCancion2/nota7XFin_3)                     | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_340_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_340_o1:O)     | NONE(*)(objetoNotasCancion2/nota6XFin_1)                     | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_259_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_259_o1:O)     | NONE(*)(objetoNotasCancion2/nota5XFin_4)                     | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_198_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_198_o1:O)     | NONE(*)(objetoNotasCancion2/nota4XFin_1)                     | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_157_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_157_o1:O)     | NONE(*)(objetoNotasCancion2/nota3XFin_5)                     | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_136_o(objetoNotasCancion2/GND_40_o_GND_40_o_AND_136_o1:O)     | NONE(*)(objetoNotasCancion2/nota2XFin_1)                     | 1     |
objetoNotasCancion2/GND_40_o_GND_40_o_equal_94_o(objetoNotasCancion2/GND_40_o_GND_40_o_equal_94_o<5>1:O)| NONE(*)(objetoNotasCancion2/nota1XFin_2)                     | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_4587_o(objetoNotas/GND_40_o_GND_40_o_AND_4587_o1:O)                   | NONE(*)(objetoNotas/nota23XFin_3)                            | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_4166_o(objetoNotas/GND_40_o_GND_40_o_AND_4166_o1:O)                   | NONE(*)(objetoNotas/nota22XFin_3)                            | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_3765_o(objetoNotas/GND_40_o_GND_40_o_AND_3765_o1:O)                   | NONE(*)(objetoNotas/nota21XFin_3)                            | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_3384_o(objetoNotas/GND_40_o_GND_40_o_AND_3384_o1:O)                   | NONE(*)(objetoNotas/nota20XFin_3)                            | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_3023_o(objetoNotas/GND_40_o_GND_40_o_AND_3023_o1:O)                   | NONE(*)(objetoNotas/nota19XFin_4)                            | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_2682_o(objetoNotas/GND_40_o_GND_40_o_AND_2682_o1:O)                   | NONE(*)(objetoNotas/nota18XFin_3)                            | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_2361_o(objetoNotas/GND_40_o_GND_40_o_AND_2361_o1:O)                   | NONE(*)(objetoNotas/nota17XFin_3)                            | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_2060_o(objetoNotas/GND_40_o_GND_40_o_AND_2060_o1:O)                   | NONE(*)(objetoNotas/nota16XFin_3)                            | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_1779_o(objetoNotas/GND_40_o_GND_40_o_AND_1779_o1:O)                   | NONE(*)(objetoNotas/nota15XFin_3)                            | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_1518_o(objetoNotas/GND_40_o_GND_40_o_AND_1518_o1:O)                   | NONE(*)(objetoNotas/nota14XFin_1)                            | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_1277_o(objetoNotas/GND_40_o_GND_40_o_AND_1277_o1:O)                   | NONE(*)(objetoNotas/nota13XFin_2)                            | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_1056_o(objetoNotas/GND_40_o_GND_40_o_AND_1056_o1:O)                   | NONE(*)(objetoNotas/nota12XFin_1)                            | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_955_o(objetoNotas/GND_40_o_GND_40_o_AND_955_o1:O)                     | NONE(*)(objetoNotas/nota11XFin_4)                            | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_864_o(objetoNotas/GND_40_o_GND_40_o_AND_864_o1:O)                     | NONE(*)(objetoNotas/nota10XInicio_2)                         | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_703_o(objetoNotas/GND_40_o_GND_40_o_AND_703_o1:O)                     | NONE(*)(objetoNotas/nota9XFin_2)                             | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_562_o(objetoNotas/GND_40_o_GND_40_o_AND_562_o1:O)                     | NONE(*)(objetoNotas/nota8XFin_1)                             | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_441_o(objetoNotas/GND_40_o_GND_40_o_AND_441_o1:O)                     | NONE(*)(objetoNotas/nota7XFin_3)                             | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_340_o(objetoNotas/GND_40_o_GND_40_o_AND_340_o1:O)                     | NONE(*)(objetoNotas/nota6XFin_1)                             | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_259_o(objetoNotas/GND_40_o_GND_40_o_AND_259_o1:O)                     | NONE(*)(objetoNotas/nota5XFin_4)                             | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_198_o(objetoNotas/GND_40_o_GND_40_o_AND_198_o1:O)                     | NONE(*)(objetoNotas/nota4XFin_1)                             | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_157_o(objetoNotas/GND_40_o_GND_40_o_AND_157_o1:O)                     | NONE(*)(objetoNotas/nota3XFin_5)                             | 1     |
objetoNotas/GND_40_o_GND_40_o_AND_136_o(objetoNotas/GND_40_o_GND_40_o_AND_136_o1:O)                     | NONE(*)(objetoNotas/nota2XFin_1)                             | 1     |
objetoNotas/GND_40_o_GND_40_o_equal_94_o(objetoNotas/GND_40_o_GND_40_o_equal_94_o<5>1:O)                | NONE(*)(objetoNotas/nota1XFin_2)                             | 1     |
clock_read/clock_Salida                                                                                 | NONE(read_note/finish)                                       | 7     |
vga/clock25/clock_25mhz                                                                                 | BUFG                                                         | 31    |
clockMaquinas/clock_1S                                                                                  | NONE(FSMVGA/state_FSM_FFd2)                                  | 1     |
--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------+
(*) These 47 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.741ns (Maximum Frequency: 102.655MHz)
   Minimum input arrival time before clock: 5.491ns
   Maximum output required time after clock: 8.223ns
   Maximum combinational path delay: 4.622ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.994ns (frequency: 200.240MHz)
  Total number of paths / destination ports: 1723 / 448
-------------------------------------------------------------------------
Delay:               4.994ns (Levels of Logic = 4)
  Source:            db2/aux_0 (FF)
  Destination:       fsm_control/state_FSM_FFd10 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: db2/aux_0 to fsm_control/state_FSM_FFd10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  db2/aux_0 (db2/aux_0)
     LUT3:I0->O            3   0.205   1.015  db2/btnSalida<0>1 (executeDB)
     LUT6:I0->O            3   0.203   0.755  fsm_control/state_FSM_FFd10-In11 (fsm_control/state_FSM_FFd10-In1)
     LUT3:I1->O            2   0.203   0.981  fsm_control/state_FSM_FFd10-In21 (fsm_control/state_FSM_FFd10-In2)
     LUT6:I0->O            1   0.203   0.000  fsm_control/state_FSM_FFd10-In (fsm_control/state_FSM_FFd10-In)
     FDS:D                     0.102          fsm_control/state_FSM_FFd10
    ----------------------------------------
    Total                      4.994ns (1.363ns logic, 3.631ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock50MHZZ/clock_50mhz'
  Clock period: 9.741ns (frequency: 102.655MHz)
  Total number of paths / destination ports: 119858 / 339
-------------------------------------------------------------------------
Delay:               9.741ns (Levels of Logic = 9)
  Source:            scan/y_4_2 (FF)
  Destination:       vga/FrameBufferRam/Mram_mem6 (RAM)
  Source Clock:      clock50MHZZ/clock_50mhz rising
  Destination Clock: clock50MHZZ/clock_50mhz rising

  Data Path: scan/y_4_2 to vga/FrameBufferRam/Mram_mem6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.447   1.137  scan/y_4_2 (scan/y_4_2)
     LUT6:I3->O            5   0.205   0.715  objetoNotasCancion2/notaActiva181 (objetoNotasCancion2/notaActiva18)
     LUT6:I5->O            1   0.205   0.684  objetoNotasCancion2/notaActiva89 (objetoNotasCancion2/notaActiva127)
     LUT6:I4->O            1   0.203   0.684  objetoNotasCancion2/notaActiva90_SW0 (N606)
     LUT6:I4->O            1   0.203   0.580  objetoNotasCancion2/notaActiva95_SW0 (N624)
     LUT5:I4->O            1   0.205   0.827  objetoNotasCancion2/notaActiva95 (objetoNotasCancion2/notaActiva132)
     LUT6:I2->O            1   0.203   0.580  objetoNotasCancion2/notaActiva125 (objetoNotasCancion2/notaActiva205)
     LUT6:I5->O            1   0.205   0.580  objetoNotasCancion2/notaActiva145 (objetoNotasCancion2/notaActiva223)
     LUT6:I5->O            3   0.205   0.755  objetoNotasCancion2/notaActiva163 (objetoNotasOn2)
     LUT4:I2->O            2   0.203   0.616  muxObjetos/Mmux_color11 (color<0>)
     RAMB16BWER:DIA0           0.300          vga/FrameBufferRam/Mram_mem2
    ----------------------------------------
    Total                      9.741ns (2.584ns logic, 7.157ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'audio/clk2'
  Clock period: 4.582ns (frequency: 218.263MHz)
  Total number of paths / destination ports: 5322 / 516
-------------------------------------------------------------------------
Delay:               4.582ns (Levels of Logic = 1)
  Source:            audio/audio_i2s/ui2s/uclk/rate (FF)
  Destination:       audio/audio_i2s/gen_track2/freq_26 (FF)
  Source Clock:      audio/clk2 rising
  Destination Clock: audio/clk2 rising

  Data Path: audio/audio_i2s/ui2s/uclk/rate to audio/audio_i2s/gen_track2/freq_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             193   0.447   2.047  audio/audio_i2s/ui2s/uclk/rate (audio/audio_i2s/ui2s/uclk/rate)
     LUT2:I1->O           52   0.205   1.560  audio/audio_i2s/gen_track2/_n0075_inv1 (audio/audio_i2s/gen_track2/_n0075_inv)
     FDE:CE                    0.322          audio/audio_i2s/gen_track2/freq_0
    ----------------------------------------
    Total                      4.582ns (0.974ns logic, 3.608ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_read/clock_Salida'
  Clock period: 5.002ns (frequency: 199.920MHz)
  Total number of paths / destination ports: 105 / 7
-------------------------------------------------------------------------
Delay:               5.002ns (Levels of Logic = 5)
  Source:            read_note/readDirection_2 (FF)
  Destination:       read_note/readDirection_3 (FF)
  Source Clock:      clock_read/clock_Salida rising
  Destination Clock: clock_read/clock_Salida rising

  Data Path: read_note/readDirection_2 to read_note/readDirection_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   1.118  read_note/readDirection_2 (read_note/readDirection_2)
     LUT6:I1->O            1   0.203   0.684  read_note/limit_mix[6]_GND_6_o_LessThan_4_o1 (read_note/limit_mix[6]_GND_6_o_LessThan_4_o1)
     LUT3:I1->O            1   0.203   0.580  read_note/Mmux_readDirection[5]_GND_6_o_mux_8_OUT111 (read_note/Mmux_readDirection[5]_GND_6_o_mux_8_OUT111)
     LUT6:I5->O            1   0.205   0.000  read_note/Mmux_readDirection[5]_GND_6_o_mux_8_OUT115_G (N641)
     MUXF7:I1->O           7   0.140   1.118  read_note/Mmux_readDirection[5]_GND_6_o_mux_8_OUT115 (read_note/Mmux_readDirection[5]_GND_6_o_mux_8_OUT11)
     LUT6:I1->O            1   0.203   0.000  read_note/Mmux_readDirection[5]_GND_6_o_mux_8_OUT41 (read_note/readDirection[5]_GND_6_o_mux_8_OUT<3>)
     FDCE:D                    0.102          read_note/readDirection_3
    ----------------------------------------
    Total                      5.002ns (1.503ns logic, 3.499ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga/clock25/clock_25mhz'
  Clock period: 5.889ns (frequency: 169.795MHz)
  Total number of paths / destination ports: 1184 / 121
-------------------------------------------------------------------------
Delay:               5.889ns (Levels of Logic = 4)
  Source:            vga/xCounter_6 (FF)
  Destination:       vga/yCounter_9 (FF)
  Source Clock:      vga/clock25/clock_25mhz rising
  Destination Clock: vga/clock25/clock_25mhz rising

  Data Path: vga/xCounter_6 to vga/yCounter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.201  vga/xCounter_6 (vga/xCounter_6)
     LUT5:I0->O            4   0.203   1.048  vga/xCounter_clear<9>_SW0 (N242)
     LUT6:I0->O           19   0.203   1.319  vga/xCounter_clear<9> (vga/xCounter_clear)
     LUT6:I2->O           10   0.203   0.961  vga/xCounter_clear_yCounter_clear_AND_10737_o (vga/xCounter_clear_yCounter_clear_AND_10737_o)
     LUT2:I0->O            1   0.203   0.000  vga/Mcount_yCounter_eqn_91 (vga/Mcount_yCounter_eqn_9)
     FDCE:D                    0.102          vga/yCounter_9
    ----------------------------------------
    Total                      5.889ns (1.361ns logic, 4.528ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockMaquinas/clock_1S'
  Clock period: 1.507ns (frequency: 663.460MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.507ns (Levels of Logic = 1)
  Source:            FSMVGA/state_FSM_FFd2 (FF)
  Destination:       FSMVGA/state_FSM_FFd2 (FF)
  Source Clock:      clockMaquinas/clock_1S rising
  Destination Clock: clockMaquinas/clock_1S rising

  Data Path: FSMVGA/state_FSM_FFd2 to FSMVGA/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.755  FSMVGA/state_FSM_FFd2 (FSMVGA/state_FSM_FFd2)
     LUT2:I0->O            1   0.203   0.000  FSMVGA/state_FSM_FFd2_glue_set (FSMVGA/state_FSM_FFd2_glue_set)
     FD:D                      0.102          FSMVGA/state_FSM_FFd2
    ----------------------------------------
    Total                      1.507ns (0.752ns logic, 0.755ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 186 / 151
-------------------------------------------------------------------------
Offset:              5.462ns (Levels of Logic = 5)
  Source:            sw_tones<2> (PAD)
  Destination:       fsm_control/state_FSM_FFd5 (FF)
  Destination Clock: clock rising

  Data Path: sw_tones<2> to fsm_control/state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.031  sw_tones_2_IBUF (LEDS_OUT_2_OBUF)
     LUT3:I0->O            1   0.205   0.580  fsm_control/n0006<7>_SW0 (N6)
     LUT6:I5->O            4   0.205   0.788  fsm_control/n0006<7> (fsm_control/n0006)
     LUT6:I4->O            1   0.203   0.924  fsm_control/state_FSM_FFd5-In3_SW0 (N638)
     LUT6:I1->O            1   0.203   0.000  fsm_control/state_FSM_FFd5-In3 (fsm_control/state_FSM_FFd5-In)
     FDR:D                     0.102          fsm_control/state_FSM_FFd5
    ----------------------------------------
    Total                      5.462ns (2.140ns logic, 3.322ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock50MHZZ/clock_50mhz'
  Total number of paths / destination ports: 164 / 164
-------------------------------------------------------------------------
Offset:              3.731ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       clockMaquinas/clock_1S (FF)
  Destination Clock: clock50MHZZ/clock_50mhz rising

  Data Path: reset to clockMaquinas/clock_1S
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           399   1.222   2.079  reset_IBUF (reset_IBUF)
     FDPE:PRE                  0.430          clockMaquinas/clock_1S
    ----------------------------------------
    Total                      3.731ns (1.652ns logic, 2.079ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'audio/clk2'
  Total number of paths / destination ports: 237 / 186
-------------------------------------------------------------------------
Offset:              5.491ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       audio/audio_i2s/gen_track2/freq_26 (FF)
  Destination Clock: audio/clk2 rising

  Data Path: reset to audio/audio_i2s/gen_track2/freq_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           399   1.222   2.184  reset_IBUF (reset_IBUF)
     LUT2:I0->O           52   0.203   1.560  audio/audio_i2s/gen_track2/_n0075_inv1 (audio/audio_i2s/gen_track2/_n0075_inv)
     FDE:CE                    0.322          audio/audio_i2s/gen_track2/freq_0
    ----------------------------------------
    Total                      5.491ns (1.747ns logic, 3.744ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_read/clock_Salida'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.731ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       read_note/finish (FF)
  Destination Clock: clock_read/clock_Salida rising

  Data Path: reset to read_note/finish
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           399   1.222   2.079  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.430          read_note/readDirection_0
    ----------------------------------------
    Total                      3.731ns (1.652ns logic, 2.079ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vga/clock25/clock_25mhz'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.731ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       vga/yCounter_9 (FF)
  Destination Clock: vga/clock25/clock_25mhz rising

  Data Path: reset to vga/yCounter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           399   1.222   2.079  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          vga/xCounter_0
    ----------------------------------------
    Total                      3.731ns (1.652ns logic, 2.079ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clockMaquinas/clock_1S'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.609ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       FSMVGA/state_FSM_FFd2 (FF)
  Destination Clock: clockMaquinas/clock_1S rising

  Data Path: reset to FSMVGA/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           399   1.222   2.080  reset_IBUF (reset_IBUF)
     LUT2:I1->O            1   0.205   0.000  FSMVGA/state_FSM_FFd2_glue_set (FSMVGA/state_FSM_FFd2_glue_set)
     FD:D                      0.102          FSMVGA/state_FSM_FFd2
    ----------------------------------------
    Total                      3.609ns (1.529ns logic, 2.080ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 66 / 7
-------------------------------------------------------------------------
Offset:              8.223ns (Levels of Logic = 5)
  Source:            cancion_uno/limitDirection_4 (FF)
  Destination:       a (PAD)
  Source Clock:      clock rising

  Data Path: cancion_uno/limitDirection_4 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            30   0.447   1.492  cancion_uno/limitDirection_4 (cancion_uno/limitDirection_4)
     LUT4:I1->O            1   0.205   0.944  FSMMovimientoNotas/ultimaNotaUtilizada[5]_notaActual[5]_not_equal_1_o2 (FSMMovimientoNotas/ultimaNotaUtilizada[5]_notaActual[5]_not_equal_1_o2)
     LUT6:I0->O            2   0.203   0.617  FSMMovimientoNotas/ultimaNotaUtilizada[5]_notaActual[5]_not_equal_1_o3 (FSMMovimientoNotas/ultimaNotaUtilizada[5]_notaActual[5]_not_equal_1_o)
     LUT6:I5->O            3   0.205   0.651  FSMMovimientoNotas/Mmux_state1 (FSMMovimientoNotas/state<0>)
     LUT3:I2->O            4   0.205   0.683  video/seven_seg/Mmux_sseg11 (e_OBUF)
     OBUF:I->O                 2.571          a_OBUF (a)
    ----------------------------------------
    Total                      8.223ns (3.836ns logic, 4.387ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'audio/clk2'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            audio/audio_i2s/ui2s/lrclk (FF)
  Destination:       JA<1> (PAD)
  Source Clock:      audio/clk2 rising

  Data Path: audio/audio_i2s/ui2s/lrclk to JA<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.616  audio/audio_i2s/ui2s/lrclk (audio/audio_i2s/ui2s/lrclk)
     OBUF:I->O                 2.571          JA_1_OBUF (JA<1>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock50MHZZ/clock_50mhz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            audio/clk2 (FF)
  Destination:       JA<0> (PAD)
  Source Clock:      clock50MHZZ/clock_50mhz rising

  Data Path: audio/clk2 to JA<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  audio/clk2 (audio/clk2)
     OBUF:I->O                 2.571          JA_0_OBUF (JA<0>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga/clock25/clock_25mhz'
  Total number of paths / destination ports: 26 / 10
-------------------------------------------------------------------------
Offset:              5.958ns (Levels of Logic = 2)
  Source:            vga/FrameBufferRam/Mram_mem5 (RAM)
  Destination:       RA<2> (PAD)
  Source Clock:      vga/clock25/clock_25mhz rising

  Data Path: vga/FrameBufferRam/Mram_mem5 to RA<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB0    1   1.850   0.684  vga/FrameBufferRam/Mram_mem5 (vga/N13)
     LUT3:I1->O            3   0.203   0.650  vga/inst_LPM_MUX211 (RA_0_OBUF)
     OBUF:I->O                 2.571          RA_2_OBUF (RA<2>)
    ----------------------------------------
    Total                      5.958ns (4.624ns logic, 1.334ns route)
                                       (77.6% logic, 22.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FSMMovimientoNotas/_n0026'
  Total number of paths / destination ports: 28 / 4
-------------------------------------------------------------------------
Offset:              7.607ns (Levels of Logic = 5)
  Source:            FSMMovimientoNotas/ultimaNotaUtilizada_4 (LATCH)
  Destination:       a (PAD)
  Source Clock:      FSMMovimientoNotas/_n0026 falling

  Data Path: FSMMovimientoNotas/ultimaNotaUtilizada_4 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.827  FSMMovimientoNotas/ultimaNotaUtilizada_4 (FSMMovimientoNotas/ultimaNotaUtilizada_4)
     LUT4:I0->O            1   0.203   0.944  FSMMovimientoNotas/ultimaNotaUtilizada[5]_notaActual[5]_not_equal_1_o2 (FSMMovimientoNotas/ultimaNotaUtilizada[5]_notaActual[5]_not_equal_1_o2)
     LUT6:I0->O            2   0.203   0.617  FSMMovimientoNotas/ultimaNotaUtilizada[5]_notaActual[5]_not_equal_1_o3 (FSMMovimientoNotas/ultimaNotaUtilizada[5]_notaActual[5]_not_equal_1_o)
     LUT6:I5->O            3   0.205   0.651  FSMMovimientoNotas/Mmux_state1 (FSMMovimientoNotas/state<0>)
     LUT3:I2->O            4   0.205   0.683  video/seven_seg/Mmux_sseg11 (e_OBUF)
     OBUF:I->O                 2.571          a_OBUF (a)
    ----------------------------------------
    Total                      7.607ns (3.885ns logic, 3.722ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               4.622ns (Levels of Logic = 2)
  Source:            sw_tones<1> (PAD)
  Destination:       LEDS_OUT<1> (PAD)

  Data Path: sw_tones<1> to LEDS_OUT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.829  sw_tones_1_IBUF (LEDS_OUT_1_OBUF)
     OBUF:I->O                 2.571          LEDS_OUT_1_OBUF (LEDS_OUT<1>)
    ----------------------------------------
    Total                      4.622ns (3.793ns logic, 0.829ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock FSMMovimientoNotas/_n0026
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.761|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock audio/clk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
audio/clk2     |    4.582|         |         |         |
clock          |    4.244|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clock                  |    4.994|         |         |         |
clock_read/clock_Salida|    2.156|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock50MHZZ/clock_50mhz
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clock50MHZZ/clock_50mhz                         |    9.741|         |         |         |
clockMaquinas/clock_1S                          |    2.511|         |         |         |
objetoNotas/GND_40_o_GND_40_o_AND_1056_o        |         |    9.236|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_1277_o        |         |    9.042|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_136_o         |         |    9.168|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_1518_o        |         |    9.330|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_157_o         |         |    9.160|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_1779_o        |         |    9.322|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_198_o         |         |    8.990|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_2060_o        |         |    9.181|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_2361_o        |         |    9.031|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_259_o         |         |    8.950|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_2682_o        |         |    9.263|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_3023_o        |         |    9.181|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_3384_o        |         |    9.346|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_340_o         |         |    9.233|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_3765_o        |         |    9.441|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_4166_o        |         |    9.096|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_441_o         |         |    9.008|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_4587_o        |         |    9.188|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_562_o         |         |    9.109|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_703_o         |         |    9.263|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_864_o         |         |    9.197|         |         |
objetoNotas/GND_40_o_GND_40_o_AND_955_o         |         |    9.008|         |         |
objetoNotas/GND_40_o_GND_40_o_equal_94_o        |         |    9.104|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_1056_o|         |    9.236|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_1277_o|         |    9.042|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_136_o |         |    9.176|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_1518_o|         |    9.330|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_157_o |         |    9.160|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_1779_o|         |    9.295|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_198_o |         |    8.990|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_2060_o|         |    9.181|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_2361_o|         |    9.031|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_259_o |         |    8.950|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_2682_o|         |    9.263|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_3023_o|         |    9.181|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_3384_o|         |    9.441|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_340_o |         |    9.233|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_3765_o|         |    9.319|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_4166_o|         |    9.096|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_441_o |         |    9.008|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_4587_o|         |    9.188|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_562_o |         |    9.109|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_703_o |         |    9.263|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_864_o |         |    9.197|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_AND_955_o |         |    9.008|         |         |
objetoNotasCancion2/GND_40_o_GND_40_o_equal_94_o|         |    9.104|         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clockMaquinas/clock_1S
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
clockMaquinas/clock_1S|    1.507|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_read/clock_Salida
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clock                  |    6.926|         |         |         |
clock_read/clock_Salida|    5.002|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga/clock25/clock_25mhz
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
vga/clock25/clock_25mhz|    5.889|         |         |         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 160.00 secs
Total CPU time to Xst completion: 160.17 secs
 
--> 

Total memory usage is 337600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2488 (   0 filtered)
Number of infos    :   57 (   0 filtered)

