# vsim simplecalc_tb -nowlflock -msgmode both 
# vsim simplecalc_tb -nowlflock -msgmode both 
# Start time: 16:55:11 on Dec 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim
# //  Version 2022.4 linux Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.simplecalc_tb(bench)#1
#  run -all
# ** Note: simulation start
#    Time: 0 ns  Iteration: 0  Instance: /simplecalc_tb
# ** Note: 8 + 6 = 14
#    Time: 140 ns  Iteration: 0  Instance: /simplecalc_tb
# ** Note: 16 - 12 = 4
#    Time: 220 ns  Iteration: 0  Instance: /simplecalc_tb
# ** Note: 32 + 24 = 56
#    Time: 300 ns  Iteration: 0  Instance: /simplecalc_tb
# ** Note: 64 - 48 = 16
#    Time: 380 ns  Iteration: 0  Instance: /simplecalc_tb
# ** Note: simulation end
#    Time: 380 ns  Iteration: 0  Instance: /simplecalc_tb
# quit
# End time: 16:55:12 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
