#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002021d581940 .scope module, "uart_tb" "uart_tb" 2 3;
 .timescale -9 -12;
L_000002021d599af0 .functor BUFZ 1, v000002021d5fac30_0, C4<0>, C4<0>, C4<0>;
v000002021d5fb6a0_0 .var "clk_50m", 0 0;
v000002021d5fcc80_0 .var "din", 7 0;
v000002021d5fcaa0_0 .net "dout", 7 0, v000002021d53ca40_0;  1 drivers
v000002021d5fb100_0 .net "rdy", 0 0, v000002021d5fa7d0_0;  1 drivers
v000002021d5fcdc0_0 .var "rdy_clr", 0 0;
v000002021d5fc280_0 .net "rx", 0 0, L_000002021d599af0;  1 drivers
v000002021d5fbc40_0 .net "tx", 0 0, v000002021d5fac30_0;  1 drivers
v000002021d5fc000_0 .net "tx_busy", 0 0, L_000002021d5fc320;  1 drivers
v000002021d5fc1e0_0 .var "wr_en", 0 0;
E_000002021d57f250 .event anyedge, v000002021d5fa7d0_0;
E_000002021d57e310 .event anyedge, v000002021d5facd0_0;
S_000002021d59f000 .scope module, "uut" "uart" 2 19, 3 3 0, S_000002021d581940;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "clk_50m";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /OUTPUT 1 "tx_busy";
    .port_info 5 /INPUT 1 "rx";
    .port_info 6 /OUTPUT 1 "rdy";
    .port_info 7 /INPUT 1 "rdy_clr";
    .port_info 8 /OUTPUT 8 "dout";
v000002021d5fad70_0 .net "clk_50m", 0 0, v000002021d5fb6a0_0;  1 drivers
v000002021d5fa730_0 .net "din", 7 0, v000002021d5fcc80_0;  1 drivers
v000002021d5fae10_0 .net "dout", 7 0, v000002021d53ca40_0;  alias, 1 drivers
v000002021d5fa550_0 .net "rdy", 0 0, v000002021d5fa7d0_0;  alias, 1 drivers
v000002021d5fa0f0_0 .net "rdy_clr", 0 0, v000002021d5fcdc0_0;  1 drivers
v000002021d5fa370_0 .net "rx", 0 0, L_000002021d599af0;  alias, 1 drivers
v000002021d5fa410_0 .net "rxclk_en", 0 0, v000002021d552ee0_0;  1 drivers
v000002021d5fa4b0_0 .net "tx", 0 0, v000002021d5fac30_0;  alias, 1 drivers
v000002021d5fa690_0 .net "tx_busy", 0 0, L_000002021d5fc320;  alias, 1 drivers
v000002021d5fb740_0 .net "txclk_en", 0 0, v000002021d5805f0_0;  1 drivers
v000002021d5fca00_0 .net "wr_en", 0 0, v000002021d5fc1e0_0;  1 drivers
S_000002021d59f190 .scope module, "uart_baud" "baud_rate_gen" 3 17, 4 3 0, S_000002021d59f000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_50m";
    .port_info 1 /OUTPUT 1 "rxclk_en";
    .port_info 2 /OUTPUT 1 "txclk_en";
P_000002021d581ad0 .param/l "BAUD_RATE" 0 4 10, +C4<00000000000000011100001000000000>;
P_000002021d581b08 .param/l "CLK_FREQ" 0 4 9, +C4<00000010111110101111000010000000>;
P_000002021d581b40 .param/l "RX_DIV" 0 4 12, +C4<0000000000000000000000000000000000000000000000000000000000011011>;
P_000002021d581b78 .param/l "TX_DIV" 0 4 11, +C4<00000000000000000000000110110010>;
v000002021d5802d0_0 .net "clk_50m", 0 0, v000002021d5fb6a0_0;  alias, 1 drivers
v000002021d552cc0_0 .var "rx_counter", 15 0;
v000002021d552ee0_0 .var "rxclk_en", 0 0;
v000002021d580550_0 .var "tx_counter", 15 0;
v000002021d5805f0_0 .var "txclk_en", 0 0;
E_000002021d57d750 .event posedge, v000002021d5802d0_0;
S_000002021d584610 .scope module, "uart_rx" "rx" 3 32, 5 3 0, S_000002021d59f000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rx";
    .port_info 1 /OUTPUT 1 "rdy";
    .port_info 2 /INPUT 1 "rdy_clr";
    .port_info 3 /INPUT 1 "clk_50m";
    .port_info 4 /INPUT 1 "clken";
    .port_info 5 /OUTPUT 8 "data";
P_000002021d5847a0 .param/l "RX_STATE_DATA" 0 5 18, C4<01>;
P_000002021d5847d8 .param/l "RX_STATE_START" 0 5 17, C4<00>;
P_000002021d584810 .param/l "RX_STATE_STOP" 0 5 19, C4<10>;
v000002021d584850_0 .var "bitpos", 3 0;
v000002021d59f320_0 .net "clk_50m", 0 0, v000002021d5fb6a0_0;  alias, 1 drivers
v000002021d59f3c0_0 .net "clken", 0 0, v000002021d552ee0_0;  alias, 1 drivers
v000002021d53ca40_0 .var "data", 7 0;
v000002021d5fa7d0_0 .var "rdy", 0 0;
v000002021d5fa870_0 .net "rdy_clr", 0 0, v000002021d5fcdc0_0;  alias, 1 drivers
v000002021d5faff0_0 .net "rx", 0 0, L_000002021d599af0;  alias, 1 drivers
v000002021d5fa910_0 .var "sample", 3 0;
v000002021d5fa9b0_0 .var "scratch", 7 0;
v000002021d5faeb0_0 .var "state", 1 0;
S_000002021d53cae0 .scope module, "uart_tx" "tx" 3 23, 6 3 0, S_000002021d59f000;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "clk_50m";
    .port_info 3 /INPUT 1 "clken";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "tx_busy";
P_000002021d53cc70 .param/l "STATE_DATA" 0 6 18, C4<10>;
P_000002021d53cca8 .param/l "STATE_IDLE" 0 6 16, C4<00>;
P_000002021d53cce0 .param/l "STATE_START" 0 6 17, C4<01>;
P_000002021d53cd18 .param/l "STATE_STOP" 0 6 19, C4<11>;
L_000002021d640088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002021d5faa50_0 .net/2u *"_ivl_0", 1 0, L_000002021d640088;  1 drivers
v000002021d5faaf0_0 .var "bitpos", 2 0;
v000002021d5fa190_0 .net "clk_50m", 0 0, v000002021d5fb6a0_0;  alias, 1 drivers
v000002021d5fab90_0 .net "clken", 0 0, v000002021d5805f0_0;  alias, 1 drivers
v000002021d5faf50_0 .var "data", 7 0;
v000002021d5fa230_0 .net "din", 7 0, v000002021d5fcc80_0;  alias, 1 drivers
v000002021d5fa2d0_0 .var "state", 1 0;
v000002021d5fac30_0 .var "tx", 0 0;
v000002021d5facd0_0 .net "tx_busy", 0 0, L_000002021d5fc320;  alias, 1 drivers
v000002021d5fa5f0_0 .net "wr_en", 0 0, v000002021d5fc1e0_0;  alias, 1 drivers
L_000002021d5fc320 .cmp/ne 2, v000002021d5fa2d0_0, L_000002021d640088;
    .scope S_000002021d59f190;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002021d580550_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002021d552cc0_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_000002021d59f190;
T_1 ;
    %wait E_000002021d57d750;
    %load/vec4 v000002021d580550_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002021d5805f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002021d580550_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002021d5805f0_0, 0;
    %load/vec4 v000002021d580550_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002021d580550_0, 0;
T_1.1 ;
    %load/vec4 v000002021d552cc0_0;
    %pad/u 64;
    %cmpi/e 26, 0, 64;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002021d552ee0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002021d552cc0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002021d552ee0_0, 0;
    %load/vec4 v000002021d552cc0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002021d552cc0_0, 0;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002021d53cae0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002021d5faf50_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002021d5faaf0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002021d5fa2d0_0, 0, 2;
    %end;
    .thread T_2;
    .scope S_000002021d53cae0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002021d5fac30_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000002021d53cae0;
T_4 ;
    %wait E_000002021d57d750;
    %load/vec4 v000002021d5fa2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002021d5fac30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002021d5fa2d0_0, 0;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000002021d5fa5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002021d5fa2d0_0, 0;
    %load/vec4 v000002021d5fa230_0;
    %assign/vec4 v000002021d5faf50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002021d5faaf0_0, 0;
T_4.6 ;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000002021d5fab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002021d5fac30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002021d5fa2d0_0, 0;
T_4.8 ;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000002021d5fab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v000002021d5faaf0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002021d5fa2d0_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v000002021d5faaf0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002021d5faaf0_0, 0;
T_4.13 ;
    %load/vec4 v000002021d5faf50_0;
    %load/vec4 v000002021d5faaf0_0;
    %part/u 1;
    %assign/vec4 v000002021d5fac30_0, 0;
T_4.10 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000002021d5fab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002021d5fac30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002021d5fa2d0_0, 0;
T_4.14 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000002021d584610;
T_5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002021d5faeb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002021d5fa910_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002021d584850_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002021d5fa9b0_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_000002021d584610;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002021d5fa7d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002021d53ca40_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_000002021d584610;
T_7 ;
    %wait E_000002021d57d750;
    %load/vec4 v000002021d5fa870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002021d5fa7d0_0, 0;
T_7.0 ;
    %load/vec4 v000002021d59f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002021d5faeb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002021d5faeb0_0, 0;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v000002021d5faff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_7.11, 8;
    %load/vec4 v000002021d5fa910_0;
    %cmpi/ne 0, 0, 4;
    %flag_or 8, 4;
T_7.11;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v000002021d5fa910_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002021d5fa910_0, 0;
T_7.9 ;
    %load/vec4 v000002021d5fa910_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002021d5faeb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002021d584850_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002021d5fa910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002021d5fa9b0_0, 0;
T_7.12 ;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v000002021d5fa910_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002021d5fa910_0, 0;
    %load/vec4 v000002021d5fa910_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v000002021d5faff0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000002021d584850_0;
    %parti/s 3, 0, 2;
    %ix/vec4 4;
    %assign/vec4/off/d v000002021d5fa9b0_0, 4, 5;
    %load/vec4 v000002021d584850_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002021d5faeb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002021d584850_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v000002021d584850_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002021d584850_0, 0;
T_7.17 ;
T_7.14 ;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v000002021d5fa910_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002021d5fa910_0, 0;
    %load/vec4 v000002021d5fa910_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.18, 4;
    %load/vec4 v000002021d5faff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %load/vec4 v000002021d5fa9b0_0;
    %assign/vec4 v000002021d53ca40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002021d5fa7d0_0, 0;
T_7.20 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002021d5faeb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002021d5fa910_0, 0;
T_7.18 ;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002021d581940;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002021d5fb6a0_0, 0, 1;
T_8.0 ;
    %delay 10000, 0;
    %load/vec4 v000002021d5fb6a0_0;
    %inv;
    %store/vec4 v000002021d5fb6a0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000002021d581940;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002021d5fcc80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002021d5fc1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002021d5fcdc0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 48 "$display", "Test 1: Sending 0xA5" {0 0 0};
    %pushi/vec4 165, 0, 8;
    %store/vec4 v000002021d5fcc80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002021d5fc1e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002021d5fc1e0_0, 0, 1;
T_9.0 ;
    %load/vec4 v000002021d5fc000_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.1, 6;
    %wait E_000002021d57e310;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call 2 56 "$display", "Transmission complete" {0 0 0};
T_9.2 ;
    %load/vec4 v000002021d5fb100_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.3, 6;
    %wait E_000002021d57f250;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call 2 60 "$display", "Received data: 0x%h", v000002021d5fcaa0_0 {0 0 0};
    %load/vec4 v000002021d5fcaa0_0;
    %cmpi/e 165, 0, 8;
    %jmp/0xz  T_9.4, 4;
    %vpi_call 2 62 "$display", "Test 1 PASSED" {0 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call 2 64 "$display", "Test 1 FAILED" {0 0 0};
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002021d5fcdc0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002021d5fcdc0_0, 0, 1;
    %delay 1410065408, 2;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000002021d581940;
T_10 ;
    %vpi_call 2 78 "$dumpfile", "uart_tb.vcd" {0 0 0};
    %vpi_call 2 79 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002021d581940 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "uart.v";
    "baud_rate_gen.v";
    "rx.v";
    "tx.v";
