#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 18 17:37:50 2019
# Process ID: 24408
# Current directory: /home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.runs/synth_1
# Command line: vivado -log Adder4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adder4.tcl
# Log file: /home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.runs/synth_1/Adder4.vds
# Journal file: /home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Adder4.tcl -notrace
Command: synth_design -top Adder4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24469 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1378.824 ; gain = 26.809 ; free physical = 2952 ; free virtual = 12964
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Adder4' [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/sources_1/new/Adder4.vhd:30]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Adder1' declared at '/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/sources_1/imports/CMPS375Lab1/Adder1.vhd:14' bound to instance 'ls_cell' of component 'Adder1' [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/sources_1/new/Adder4.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Adder1' [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/sources_1/imports/CMPS375Lab1/Adder1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Adder1' (1#1) [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/sources_1/imports/CMPS375Lab1/Adder1.vhd:22]
INFO: [Synth 8-3491] module 'Adder1' declared at '/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/sources_1/imports/CMPS375Lab1/Adder1.vhd:14' bound to instance 'mid_cell' of component 'Adder1' [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/sources_1/new/Adder4.vhd:49]
INFO: [Synth 8-3491] module 'Adder1' declared at '/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/sources_1/imports/CMPS375Lab1/Adder1.vhd:14' bound to instance 'mid_cell' of component 'Adder1' [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/sources_1/new/Adder4.vhd:49]
INFO: [Synth 8-3491] module 'Adder1' declared at '/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/sources_1/imports/CMPS375Lab1/Adder1.vhd:14' bound to instance 'ms_cell' of component 'Adder1' [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/sources_1/new/Adder4.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Adder4' (2#1) [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/sources_1/new/Adder4.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1423.574 ; gain = 71.559 ; free physical = 2963 ; free virtual = 12975
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1423.574 ; gain = 71.559 ; free physical = 2962 ; free virtual = 12975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1423.574 ; gain = 71.559 ; free physical = 2962 ; free virtual = 12975
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/constrs_1/imports/CMPS375Lab1/Adder1.xdc]
WARNING: [Vivado 12-584] No ports matched 'b'. [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/constrs_1/imports/CMPS375Lab1/Adder1.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/constrs_1/imports/CMPS375Lab1/Adder1.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a'. [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/constrs_1/imports/CMPS375Lab1/Adder1.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/constrs_1/imports/CMPS375Lab1/Adder1.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum'. [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/constrs_1/imports/CMPS375Lab1/Adder1.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/constrs_1/imports/CMPS375Lab1/Adder1.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/constrs_1/imports/CMPS375Lab1/Adder1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.srcs/constrs_1/imports/CMPS375Lab1/Adder1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Adder4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Adder4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1726.449 ; gain = 0.000 ; free physical = 2712 ; free virtual = 12719
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1726.449 ; gain = 0.000 ; free physical = 2713 ; free virtual = 12720
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1726.449 ; gain = 0.000 ; free physical = 2713 ; free virtual = 12720
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1726.449 ; gain = 0.000 ; free physical = 2713 ; free virtual = 12720
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1726.449 ; gain = 374.434 ; free physical = 2780 ; free virtual = 12788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1726.449 ; gain = 374.434 ; free physical = 2780 ; free virtual = 12787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1726.449 ; gain = 374.434 ; free physical = 2782 ; free virtual = 12790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1726.449 ; gain = 374.434 ; free physical = 2781 ; free virtual = 12789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Adder1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1726.449 ; gain = 374.434 ; free physical = 2769 ; free virtual = 12778
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1726.449 ; gain = 374.434 ; free physical = 2645 ; free virtual = 12654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1726.449 ; gain = 374.434 ; free physical = 2645 ; free virtual = 12654
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1734.457 ; gain = 382.441 ; free physical = 2643 ; free virtual = 12652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.457 ; gain = 382.441 ; free physical = 2643 ; free virtual = 12652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.457 ; gain = 382.441 ; free physical = 2643 ; free virtual = 12652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.457 ; gain = 382.441 ; free physical = 2643 ; free virtual = 12652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.457 ; gain = 382.441 ; free physical = 2643 ; free virtual = 12652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.457 ; gain = 382.441 ; free physical = 2643 ; free virtual = 12652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.457 ; gain = 382.441 ; free physical = 2643 ; free virtual = 12652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT5 |     4|
|3     |IBUF |     9|
|4     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.457 ; gain = 382.441 ; free physical = 2643 ; free virtual = 12652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1734.457 ; gain = 79.566 ; free physical = 2698 ; free virtual = 12707
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.465 ; gain = 382.441 ; free physical = 2698 ; free virtual = 12707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.457 ; gain = 0.000 ; free physical = 2640 ; free virtual = 12649
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1736.457 ; gain = 384.633 ; free physical = 2688 ; free virtual = 12698
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.457 ; gain = 0.000 ; free physical = 2688 ; free virtual = 12698
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/phantom/projects/cmps375-labs/DispAdder4/DispAdder4.runs/synth_1/Adder4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Adder4_utilization_synth.rpt -pb Adder4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 18 17:38:34 2019...
