Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Xilinx/Projects/Lab6/datapath_tester_isim_beh.exe -prj C:/Xilinx/Projects/Lab6/datapath_tester_beh.prj work.datapath_tester work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/../Lab2/HalfAdder.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/../Lab2/FullAdder.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/../Lab2/RCA8.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/../Lab4/Subtracter_32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/../Lab4/SetLessThan_32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/../Lab4/OR_32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/../Lab4/Mux8to1_32bit.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/../Lab4/AND_32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/../Lab4/Adder_32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/signext.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/s12.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/mux2_5.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/mux2_32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/flopr.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/../Lab5/regfile.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/../Lab4/ALU.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/datapath.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/Lab6/datapath_tester.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module flopr
Compiling module HalfAdder
Compiling module FullAdder
Compiling module RCA8
Compiling module Adder_32
Compiling module sl2
Compiling module mux2_32
Compiling module regfile
Compiling module mux2_5
Compiling module signext
Compiling module AND_32
Compiling module OR_32
Compiling module Subtracter_32
Compiling module SetLessThan_32
Compiling module Mux8to1_32bit
Compiling module ALU
Compiling module datapath
Compiling module datapath_tester
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 19 Verilog Units
Built simulation executable C:/Xilinx/Projects/Lab6/datapath_tester_isim_beh.exe
Fuse Memory Usage: 29136 KB
Fuse CPU Usage: 562 ms
