; ModuleID = '69e2ee6w4et29cdire51jq1me'
source_filename = "69e2ee6w4et29cdire51jq1me"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@alloc_0ed0763d8bf93ac79247e07858374e35 = private unnamed_addr constant [210 x i8] c"unsafe precondition(s) violated: ptr::offset requires the address calculation to not overflow\0A\0AThis indicates a bug in the program. This Undefined Behavior check is optional, and cannot be relied on for safety.", align 1
@alloc_bf87fefe32a6d4e6f8eb81c8bf7327e2 = private unnamed_addr constant [6 x i8] c"n > 1\00", align 1
@alloc_59f72a6331050407518c25be7de9f807 = private unnamed_addr constant [14 x i8] c"program_008.c\00", align 1
@alloc_b801388f2f85f9bf840e0cc12be98abb = private unnamed_addr constant [20 x i8] c"Range int_fact(int)\00", align 1
@alloc_f5ffd2fd1476bab43ad89fb40c72d0c5 = private unnamed_addr constant [10 x i8] c"src/lib.rs", align 1
@alloc_4a2b31b1b9d0222e924c01f24fee9f26 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00b\00\00\00\0B\00\00\00" }>, align 8
@alloc_71ffd02a7e301b782824a236319d9c55 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00c\00\00\00\09\00\00\00" }>, align 8
@alloc_6142d5ac17e158aac58f671d4ea5aedf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00k\00\00\00\0D\00\00\00" }>, align 8
@alloc_88d35e2688e20d58b2364e2e9f502ca3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00e\00\00\00\0D\00\00\00" }>, align 8
@alloc_9b3efb0ac0fcae4b8e0bff7891c4f8e6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\8E\00\00\00\0D\00\00\00" }>, align 8
@alloc_2b2567ee47e5af2a32cd25b892bc51cd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\88\00\00\00\0D\00\00\00" }>, align 8
@alloc_01c95c7c3a6b673fa4cc39adaecb058e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\95\00\00\00\05\00\00\00" }>, align 8
@alloc_c2060865273d9b869f07d91e807a15b7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\96\00\00\00\05\00\00\00" }>, align 8
@alloc_872f2ed2172707fd0fdbecad4c6c4950 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00t\00\00\00\0F\00\00\00" }>, align 8
@alloc_0882f91a599619b9fd464d5e2869844d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00u\00\00\00\0D\00\00\00" }>, align 8
@alloc_d5a395d0d0959014b6120fa2ebd14178 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00}\00\00\00\11\00\00\00" }>, align 8
@alloc_d5da31a785ca6e0998d389145461f61c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00w\00\00\00\11\00\00\00" }>, align 8
@alloc_abec1c4331ff94675846213a11dbbbe5 = private unnamed_addr constant [5 x i8] c"pstr\00", align 1
@alloc_2db27611757f9becc8bc4640bfedadc1 = private unnamed_addr constant [6 x i8] c"range\00", align 1
@alloc_f3588b28b94f0809fcc8d717033d3e48 = private unnamed_addr constant [2 x i8] c"\0A\00", align 1
@alloc_814e20762cc496c880ec767ac7429cf2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\A9\00\00\00\0F\00\00\00" }>, align 8
@alloc_3a31753a0b113451bf74f615363720ce = private unnamed_addr constant [3 x i8] c"%d\00", align 1
@alloc_b91c8134a1d035f37be503cb7c7a4e3a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\AD\00\00\00\12\00\00\00" }>, align 8
@alloc_a29b89d211f33c7583ce029dada7987a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\AD\00\00\00\11\00\00\00" }>, align 8
@alloc_dd908f97e4d0b7ce0a98f5a206232d80 = private unnamed_addr constant [4 x i8] c"-%d\00", align 1
@alloc_d3fdb98b9da8741541b2838054410396 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\B2\00\00\00\12\00\00\00" }>, align 8
@alloc_cbea45295cd04667ba212820a0b5b111 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\B2\00\00\00\11\00\00\00" }>, align 8
@alloc_3f699ce5652604a25bf2c880d6df5f74 = private unnamed_addr constant [5 x i8] c"pStr\00", align 1
@alloc_5e5b2d463398ba517bfe6ec6a172274b = private unnamed_addr constant [22 x i8] c"void print_arr(Range)\00", align 1
@alloc_64d26a3507ebd400e96f475b82b00907 = private unnamed_addr constant [4 x i8] c"tmp\00", align 1
@alloc_662fbacaef7720416caeb5e79b5664a0 = private unnamed_addr constant [26 x i8] c"int *increase(int *, int)\00", align 1
@alloc_628419987dfdb9c9e9c55f54d359ff1a = private unnamed_addr constant [4 x i8] c"arr\00", align 1
@alloc_3227506a865ce1b22e3b70f32baaee82 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\E0\00\00\00\0A\00\00\00" }>, align 8

; core::intrinsics::cold_path
; Function Attrs: cold nounwind nonlazybind
define internal void @_ZN4core10intrinsics9cold_path17hcd5caf9f753b9053E() unnamed_addr #0 {
start:
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
; Function Attrs: inlinehint nounwind nonlazybind
define internal void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hdda071153691e75cE"(ptr %this, i64 %count, i64 %size) unnamed_addr #1 {
start:
  %0 = call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %count, i64 %size)
  %_10.0 = extractvalue { i64, i1 } %0, 0
  %_10.1 = extractvalue { i64, i1 } %0, 1
  br i1 %_10.1, label %bb3, label %bb5

bb5:                                              ; preds = %start
  %self = ptrtoint ptr %this to i64
  %1 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %_10.0)
  %_19.0 = extractvalue { i64, i1 } %1, 0
  %_19.1 = extractvalue { i64, i1 } %1, 1
  %_17 = icmp slt i64 %_10.0, 0
  %overflow = xor i1 %_19.1, %_17
  %_4 = xor i1 %overflow, true
  br i1 %_4, label %bb1, label %bb2

bb3:                                              ; preds = %start
  br label %bb2

bb2:                                              ; preds = %bb3, %bb5
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1 @alloc_0ed0763d8bf93ac79247e07858374e35, i64 210) #7
  unreachable

bb1:                                              ; preds = %bb5
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h7f235b6535d43eccE"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hfe3cf0455351488bE"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; Function Attrs: nounwind nonlazybind
define ptr @int_fact(i32 %0) unnamed_addr #2 {
start:
  %j = alloca [4 x i8], align 4
  %range = alloca [8 x i8], align 8
  %i = alloca [4 x i8], align 4
  %count = alloca [4 x i8], align 4
  %len = alloca [4 x i8], align 4
  %n = alloca [4 x i8], align 4
  store i32 %0, ptr %n, align 4
  %_3 = load i32, ptr %n, align 4
  %_2 = icmp sgt i32 %_3, 1
  br i1 %_2, label %bb1, label %bb2

bb2:                                              ; preds = %start
  call void @__assert_fail(ptr @alloc_bf87fefe32a6d4e6f8eb81c8bf7327e2, ptr @alloc_59f72a6331050407518c25be7de9f807, i32 62, ptr @alloc_b801388f2f85f9bf840e0cc12be98abb) #7
  unreachable

bb1:                                              ; preds = %start
  store i32 10, ptr %len, align 4
  store i32 0, ptr %count, align 4
  store i32 0, ptr %i, align 4
  %_27 = load i32, ptr %len, align 4
  %_26 = sext i32 %_27 to i64
  %_0.i = mul i64 4, %_26
  %_22 = call ptr @malloc(i64 %_0.i) #8
  store ptr %_22, ptr %range, align 8
  %_29 = load ptr, ptr %range, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_28 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h7f235b6535d43eccE"(ptr %_29) #8
  br i1 %_28, label %bb8, label %bb9

bb9:                                              ; preds = %bb1
  %_44 = call ptr @malloc(i64 8) #8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_47 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hfe3cf0455351488bE"(ptr %_44) #8
  br i1 %_47, label %bb14, label %bb16

bb8:                                              ; preds = %bb1
  call void @__assert_fail(ptr @alloc_2db27611757f9becc8bc4640bfedadc1, ptr @alloc_59f72a6331050407518c25be7de9f807, i32 68, ptr @alloc_b801388f2f85f9bf840e0cc12be98abb) #7
  unreachable

bb16:                                             ; preds = %bb27, %bb9
  %_63 = load i32, ptr %n, align 4
  %_67 = icmp eq i32 %_63, -2147483648
  %_68 = and i1 false, %_67
  br i1 %_68, label %panic, label %bb18

bb14:                                             ; preds = %bb9
  call void @__assert_fail(ptr @alloc_abec1c4331ff94675846213a11dbbbe5, ptr @alloc_59f72a6331050407518c25be7de9f807, i32 70, ptr @alloc_b801388f2f85f9bf840e0cc12be98abb) #7
  unreachable

bb18:                                             ; preds = %bb16
  %_62 = srem i32 %_63, 2
  %1 = icmp eq i32 %_62, 0
  br i1 %1, label %bb19, label %bb28

panic:                                            ; preds = %bb16
; call core::panicking::panic_const::panic_const_rem_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_rem_overflow17h799fde26ff2294a6E(ptr align 8 @alloc_4a2b31b1b9d0222e924c01f24fee9f26) #7
  unreachable

bb19:                                             ; preds = %bb18
  %2 = load i32, ptr %n, align 4
  %_72 = icmp eq i32 %2, -2147483648
  %_73 = and i1 false, %_72
  br i1 %_73, label %panic1, label %bb21

bb28:                                             ; preds = %bb18
  store i32 3, ptr %j, align 4
  br label %bb29

bb21:                                             ; preds = %bb19
  %3 = load i32, ptr %n, align 4
  %4 = sdiv i32 %3, 2
  store i32 %4, ptr %n, align 4
  %_75 = load i32, ptr %i, align 4
  %_76 = load i32, ptr %len, align 4
  %_74 = icmp slt i32 %_75, %_76
  br i1 %_74, label %bb22, label %bb24

panic1:                                           ; preds = %bb19
; call core::panicking::panic_const::panic_const_div_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8 @alloc_71ffd02a7e301b782824a236319d9c55) #7
  unreachable

bb24:                                             ; preds = %bb21
  %_82 = load ptr, ptr %range, align 8
  %_83 = load i32, ptr %len, align 4
  %_81 = call ptr @increase(ptr %_82, i32 %_83) #8
  store ptr %_81, ptr %range, align 8
  %5 = load i32, ptr %len, align 4
  %6 = add i32 %5, 5
  store i32 %6, ptr %len, align 4
  %_85 = load ptr, ptr %range, align 8
  %_87 = load i32, ptr %i, align 4
  %_86 = sext i32 %_87 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hdda071153691e75cE"(ptr %_85, i64 %_86, i64 4) #8
  %_0.i27 = getelementptr inbounds i32, ptr %_85, i64 %_86
  %_179 = ptrtoint ptr %_0.i27 to i64
  %_182 = and i64 %_179, 3
  %_183 = icmp eq i64 %_182, 0
  br i1 %_183, label %bb58, label %panic2

bb22:                                             ; preds = %bb21
  %_78 = load ptr, ptr %range, align 8
  %_80 = load i32, ptr %i, align 4
  %_79 = sext i32 %_80 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hdda071153691e75cE"(ptr %_78, i64 %_79, i64 4) #8
  %_0.i26 = getelementptr inbounds i32, ptr %_78, i64 %_79
  %_185 = ptrtoint ptr %_0.i26 to i64
  %_188 = and i64 %_185, 3
  %_189 = icmp eq i64 %_188, 0
  br i1 %_189, label %bb59, label %panic4

bb58:                                             ; preds = %bb24
  %_198 = ptrtoint ptr %_0.i27 to i64
  %_201 = icmp eq i64 %_198, 0
  %_202 = and i1 %_201, true
  %_203 = xor i1 %_202, true
  br i1 %_203, label %bb61, label %panic3

panic2:                                           ; preds = %bb24
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_179, ptr align 8 @alloc_6142d5ac17e158aac58f671d4ea5aedf) #7
  unreachable

bb61:                                             ; preds = %bb58
  store i32 2, ptr %_0.i27, align 4
  %7 = load i32, ptr %i, align 4
  %8 = add i32 %7, 1
  store i32 %8, ptr %i, align 4
  br label %bb27

panic3:                                           ; preds = %bb58
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_6142d5ac17e158aac58f671d4ea5aedf) #7
  unreachable

bb27:                                             ; preds = %bb60, %bb61
  %9 = load i32, ptr %count, align 4
  %10 = add i32 %9, 1
  store i32 %10, ptr %count, align 4
  br label %bb16

bb59:                                             ; preds = %bb22
  %_191 = ptrtoint ptr %_0.i26 to i64
  %_194 = icmp eq i64 %_191, 0
  %_195 = and i1 %_194, true
  %_196 = xor i1 %_195, true
  br i1 %_196, label %bb60, label %panic5

panic4:                                           ; preds = %bb22
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_185, ptr align 8 @alloc_88d35e2688e20d58b2364e2e9f502ca3) #7
  unreachable

bb60:                                             ; preds = %bb59
  store i32 2, ptr %_0.i26, align 4
  %11 = load i32, ptr %i, align 4
  %12 = add i32 %11, 1
  store i32 %12, ptr %i, align 4
  br label %bb27

panic5:                                           ; preds = %bb59
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_88d35e2688e20d58b2364e2e9f502ca3) #7
  unreachable

bb29:                                             ; preds = %bb42, %bb28
  %_91 = load i32, ptr %j, align 4
  %_92 = load i32, ptr %j, align 4
  %_90 = mul i32 %_91, %_92
  %_93 = load i32, ptr %n, align 4
  %_89 = icmp sle i32 %_90, %_93
  br i1 %_89, label %bb30, label %bb43

bb43:                                             ; preds = %bb29
  %_123 = load i32, ptr %n, align 4
  %_122 = icmp sgt i32 %_123, 1
  br i1 %_122, label %bb44, label %bb51

bb30:                                             ; preds = %bb41, %bb29
  %_95 = load i32, ptr %n, align 4
  %_96 = load i32, ptr %j, align 4
  %_97 = icmp eq i32 %_96, 0
  br i1 %_97, label %panic14, label %bb31

bb51:                                             ; preds = %bb50, %bb43
  %_140 = load ptr, ptr %range, align 8
  %_149 = ptrtoint ptr %_44 to i64
  %_152 = and i64 %_149, 7
  %_153 = icmp eq i64 %_152, 0
  br i1 %_153, label %bb53, label %panic10

bb44:                                             ; preds = %bb43
  %_125 = load i32, ptr %i, align 4
  %_126 = load i32, ptr %len, align 4
  %_124 = icmp slt i32 %_125, %_126
  br i1 %_124, label %bb45, label %bb47

bb47:                                             ; preds = %bb44
  %_133 = load ptr, ptr %range, align 8
  %_134 = load i32, ptr %len, align 4
  %_132 = call ptr @increase(ptr %_133, i32 %_134) #8
  store ptr %_132, ptr %range, align 8
  %13 = load i32, ptr %len, align 4
  %14 = add i32 %13, 5
  store i32 %14, ptr %len, align 4
  %_135 = load i32, ptr %n, align 4
  %_137 = load ptr, ptr %range, align 8
  %_139 = load i32, ptr %i, align 4
  %_138 = sext i32 %_139 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hdda071153691e75cE"(ptr %_137, i64 %_138, i64 4) #8
  %_0.i25 = getelementptr inbounds i32, ptr %_137, i64 %_138
  %_155 = ptrtoint ptr %_0.i25 to i64
  %_158 = and i64 %_155, 3
  %_159 = icmp eq i64 %_158, 0
  br i1 %_159, label %bb54, label %panic6

bb45:                                             ; preds = %bb44
  %_127 = load i32, ptr %n, align 4
  %_129 = load ptr, ptr %range, align 8
  %_131 = load i32, ptr %i, align 4
  %_130 = sext i32 %_131 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hdda071153691e75cE"(ptr %_129, i64 %_130, i64 4) #8
  %_0.i24 = getelementptr inbounds i32, ptr %_129, i64 %_130
  %_161 = ptrtoint ptr %_0.i24 to i64
  %_164 = and i64 %_161, 3
  %_165 = icmp eq i64 %_164, 0
  br i1 %_165, label %bb55, label %panic8

bb54:                                             ; preds = %bb47
  %_226 = ptrtoint ptr %_0.i25 to i64
  %_229 = icmp eq i64 %_226, 0
  %_230 = and i1 %_229, true
  %_231 = xor i1 %_230, true
  br i1 %_231, label %bb65, label %panic7

panic6:                                           ; preds = %bb47
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_155, ptr align 8 @alloc_9b3efb0ac0fcae4b8e0bff7891c4f8e6) #7
  unreachable

bb65:                                             ; preds = %bb54
  store i32 %_135, ptr %_0.i25, align 4
  %15 = load i32, ptr %i, align 4
  %16 = add i32 %15, 1
  store i32 %16, ptr %i, align 4
  br label %bb50

panic7:                                           ; preds = %bb54
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9b3efb0ac0fcae4b8e0bff7891c4f8e6) #7
  unreachable

bb50:                                             ; preds = %bb64, %bb65
  %17 = load i32, ptr %count, align 4
  %18 = add i32 %17, 1
  store i32 %18, ptr %count, align 4
  br label %bb51

bb55:                                             ; preds = %bb45
  %_219 = ptrtoint ptr %_0.i24 to i64
  %_222 = icmp eq i64 %_219, 0
  %_223 = and i1 %_222, true
  %_224 = xor i1 %_223, true
  br i1 %_224, label %bb64, label %panic9

panic8:                                           ; preds = %bb45
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_161, ptr align 8 @alloc_2b2567ee47e5af2a32cd25b892bc51cd) #7
  unreachable

bb64:                                             ; preds = %bb55
  store i32 %_127, ptr %_0.i24, align 4
  %19 = load i32, ptr %i, align 4
  %20 = add i32 %19, 1
  store i32 %20, ptr %i, align 4
  br label %bb50

panic9:                                           ; preds = %bb55
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_2b2567ee47e5af2a32cd25b892bc51cd) #7
  unreachable

bb53:                                             ; preds = %bb51
  %_233 = ptrtoint ptr %_44 to i64
  %_236 = icmp eq i64 %_233, 0
  %_237 = and i1 %_236, true
  %_238 = xor i1 %_237, true
  br i1 %_238, label %bb66, label %panic11

panic10:                                          ; preds = %bb51
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_149, ptr align 8 @alloc_01c95c7c3a6b673fa4cc39adaecb058e) #7
  unreachable

bb66:                                             ; preds = %bb53
  store ptr %_140, ptr %_44, align 8
  %_141 = load i32, ptr %count, align 4
  %_143 = ptrtoint ptr %_44 to i64
  %_146 = and i64 %_143, 7
  %_147 = icmp eq i64 %_146, 0
  br i1 %_147, label %bb52, label %panic12

panic11:                                          ; preds = %bb53
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_01c95c7c3a6b673fa4cc39adaecb058e) #7
  unreachable

bb52:                                             ; preds = %bb66
  %_240 = ptrtoint ptr %_44 to i64
  %_243 = icmp eq i64 %_240, 0
  %_244 = and i1 %_243, true
  %_245 = xor i1 %_244, true
  br i1 %_245, label %bb67, label %panic13

panic12:                                          ; preds = %bb66
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_143, ptr align 8 @alloc_c2060865273d9b869f07d91e807a15b7) #7
  unreachable

bb67:                                             ; preds = %bb52
  %21 = getelementptr inbounds i8, ptr %_44, i64 8
  store i32 %_141, ptr %21, align 8
  ret ptr %_44

panic13:                                          ; preds = %bb52
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c2060865273d9b869f07d91e807a15b7) #7
  unreachable

bb31:                                             ; preds = %bb30
  %_98 = icmp eq i32 %_96, -1
  %_99 = icmp eq i32 %_95, -2147483648
  %_100 = and i1 %_98, %_99
  br i1 %_100, label %panic15, label %bb32

panic14:                                          ; preds = %bb30
; call core::panicking::panic_const::panic_const_rem_by_zero
  call void @_ZN4core9panicking11panic_const23panic_const_rem_by_zero17h8cc4f221597e73ceE(ptr align 8 @alloc_872f2ed2172707fd0fdbecad4c6c4950) #7
  unreachable

bb32:                                             ; preds = %bb31
  %_94 = srem i32 %_95, %_96
  %22 = icmp eq i32 %_94, 0
  br i1 %22, label %bb33, label %bb42

panic15:                                          ; preds = %bb31
; call core::panicking::panic_const::panic_const_rem_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_rem_overflow17h799fde26ff2294a6E(ptr align 8 @alloc_872f2ed2172707fd0fdbecad4c6c4950) #7
  unreachable

bb33:                                             ; preds = %bb32
  %_101 = load i32, ptr %j, align 4
  %_102 = icmp eq i32 %_101, 0
  br i1 %_102, label %panic16, label %bb34

bb42:                                             ; preds = %bb32
  %23 = load i32, ptr %j, align 4
  %24 = add i32 %23, 2
  store i32 %24, ptr %j, align 4
  br label %bb29

bb34:                                             ; preds = %bb33
  %_103 = icmp eq i32 %_101, -1
  %25 = load i32, ptr %n, align 4
  %_104 = icmp eq i32 %25, -2147483648
  %_105 = and i1 %_103, %_104
  br i1 %_105, label %panic17, label %bb35

panic16:                                          ; preds = %bb33
; call core::panicking::panic_const::panic_const_div_by_zero
  call void @_ZN4core9panicking11panic_const23panic_const_div_by_zero17h167d329a5f43243cE(ptr align 8 @alloc_0882f91a599619b9fd464d5e2869844d) #7
  unreachable

bb35:                                             ; preds = %bb34
  %26 = load i32, ptr %n, align 4
  %27 = sdiv i32 %26, %_101
  store i32 %27, ptr %n, align 4
  %_107 = load i32, ptr %i, align 4
  %_108 = load i32, ptr %len, align 4
  %_106 = icmp slt i32 %_107, %_108
  br i1 %_106, label %bb36, label %bb38

panic17:                                          ; preds = %bb34
; call core::panicking::panic_const::panic_const_div_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8 @alloc_0882f91a599619b9fd464d5e2869844d) #7
  unreachable

bb38:                                             ; preds = %bb35
  %_115 = load ptr, ptr %range, align 8
  %_116 = load i32, ptr %len, align 4
  %_114 = call ptr @increase(ptr %_115, i32 %_116) #8
  store ptr %_114, ptr %range, align 8
  %28 = load i32, ptr %len, align 4
  %29 = add i32 %28, 5
  store i32 %29, ptr %len, align 4
  %_117 = load i32, ptr %j, align 4
  %_119 = load ptr, ptr %range, align 8
  %_121 = load i32, ptr %i, align 4
  %_120 = sext i32 %_121 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hdda071153691e75cE"(ptr %_119, i64 %_120, i64 4) #8
  %_0.i23 = getelementptr inbounds i32, ptr %_119, i64 %_120
  %_167 = ptrtoint ptr %_0.i23 to i64
  %_170 = and i64 %_167, 3
  %_171 = icmp eq i64 %_170, 0
  br i1 %_171, label %bb56, label %panic18

bb36:                                             ; preds = %bb35
  %_109 = load i32, ptr %j, align 4
  %_111 = load ptr, ptr %range, align 8
  %_113 = load i32, ptr %i, align 4
  %_112 = sext i32 %_113 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hdda071153691e75cE"(ptr %_111, i64 %_112, i64 4) #8
  %_0.i22 = getelementptr inbounds i32, ptr %_111, i64 %_112
  %_173 = ptrtoint ptr %_0.i22 to i64
  %_176 = and i64 %_173, 3
  %_177 = icmp eq i64 %_176, 0
  br i1 %_177, label %bb57, label %panic20

bb56:                                             ; preds = %bb38
  %_212 = ptrtoint ptr %_0.i23 to i64
  %_215 = icmp eq i64 %_212, 0
  %_216 = and i1 %_215, true
  %_217 = xor i1 %_216, true
  br i1 %_217, label %bb63, label %panic19

panic18:                                          ; preds = %bb38
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_167, ptr align 8 @alloc_d5a395d0d0959014b6120fa2ebd14178) #7
  unreachable

bb63:                                             ; preds = %bb56
  store i32 %_117, ptr %_0.i23, align 4
  %30 = load i32, ptr %i, align 4
  %31 = add i32 %30, 1
  store i32 %31, ptr %i, align 4
  br label %bb41

panic19:                                          ; preds = %bb56
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d5a395d0d0959014b6120fa2ebd14178) #7
  unreachable

bb41:                                             ; preds = %bb62, %bb63
  %32 = load i32, ptr %count, align 4
  %33 = add i32 %32, 1
  store i32 %33, ptr %count, align 4
  br label %bb30

bb57:                                             ; preds = %bb36
  %_205 = ptrtoint ptr %_0.i22 to i64
  %_208 = icmp eq i64 %_205, 0
  %_209 = and i1 %_208, true
  %_210 = xor i1 %_209, true
  br i1 %_210, label %bb62, label %panic21

panic20:                                          ; preds = %bb36
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_173, ptr align 8 @alloc_d5da31a785ca6e0998d389145461f61c) #7
  unreachable

bb62:                                             ; preds = %bb57
  store i32 %_109, ptr %_0.i22, align 4
  %34 = load i32, ptr %i, align 4
  %35 = add i32 %34, 1
  store i32 %35, ptr %i, align 4
  br label %bb41

panic21:                                          ; preds = %bb57
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d5da31a785ca6e0998d389145461f61c) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @print_arr(ptr %pStr) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_2 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hfe3cf0455351488bE"(ptr %pStr) #8
  br i1 %_2, label %bb2, label %bb3

bb3:                                              ; preds = %start
  store i32 0, ptr %i, align 4
  %_18 = call i32 (ptr, ...) @printf(ptr @alloc_f3588b28b94f0809fcc8d717033d3e48) #8
  br label %bb5

bb2:                                              ; preds = %start
  call void @__assert_fail(ptr @alloc_3f699ce5652604a25bf2c880d6df5f74, ptr @alloc_59f72a6331050407518c25be7de9f807, i32 138, ptr @alloc_5e5b2d463398ba517bfe6ec6a172274b) #7
  unreachable

bb5:                                              ; preds = %bb11, %bb3
  %_24 = load i32, ptr %i, align 4
  %_76 = ptrtoint ptr %pStr to i64
  %_79 = and i64 %_76, 7
  %_80 = icmp eq i64 %_79, 0
  br i1 %_80, label %bb18, label %panic

bb18:                                             ; preds = %bb5
  %_82 = ptrtoint ptr %pStr to i64
  %_85 = icmp eq i64 %_82, 0
  %_86 = and i1 %_85, true
  %_87 = xor i1 %_86, true
  br i1 %_87, label %bb19, label %panic1

panic:                                            ; preds = %bb5
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_76, ptr align 8 @alloc_814e20762cc496c880ec767ac7429cf2) #7
  unreachable

bb19:                                             ; preds = %bb18
  %0 = getelementptr inbounds i8, ptr %pStr, i64 8
  %_25 = load i32, ptr %0, align 8
  %_23 = icmp slt i32 %_24, %_25
  br i1 %_23, label %bb6, label %bb12

panic1:                                           ; preds = %bb18
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_814e20762cc496c880ec767ac7429cf2) #7
  unreachable

bb12:                                             ; preds = %bb19
  %_46 = call i32 (ptr, ...) @printf(ptr @alloc_f3588b28b94f0809fcc8d717033d3e48) #8
  ret void

bb6:                                              ; preds = %bb19
  %_26 = load i32, ptr %i, align 4
  %1 = icmp eq i32 %_26, 0
  br i1 %1, label %bb7, label %bb9

bb7:                                              ; preds = %bb6
  %_70 = ptrtoint ptr %pStr to i64
  %_73 = and i64 %_70, 7
  %_74 = icmp eq i64 %_73, 0
  br i1 %_74, label %bb17, label %panic2

bb9:                                              ; preds = %bb6
  %_58 = ptrtoint ptr %pStr to i64
  %_61 = and i64 %_58, 7
  %_62 = icmp eq i64 %_61, 0
  br i1 %_62, label %bb15, label %panic6

bb17:                                             ; preds = %bb7
  %_89 = ptrtoint ptr %pStr to i64
  %_92 = icmp eq i64 %_89, 0
  %_93 = and i1 %_92, true
  %_94 = xor i1 %_93, true
  br i1 %_94, label %bb20, label %panic3

panic2:                                           ; preds = %bb7
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_70, ptr align 8 @alloc_b91c8134a1d035f37be503cb7c7a4e3a) #7
  unreachable

bb20:                                             ; preds = %bb17
  %_34 = load ptr, ptr %pStr, align 8
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hdda071153691e75cE"(ptr %_34, i64 0, i64 4) #8
  %_64 = ptrtoint ptr %_34 to i64
  %_67 = and i64 %_64, 3
  %_68 = icmp eq i64 %_67, 0
  br i1 %_68, label %bb16, label %panic4

panic3:                                           ; preds = %bb17
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b91c8134a1d035f37be503cb7c7a4e3a) #7
  unreachable

bb16:                                             ; preds = %bb20
  %_96 = ptrtoint ptr %_34 to i64
  %_99 = icmp eq i64 %_96, 0
  %_100 = and i1 %_99, true
  %_101 = xor i1 %_100, true
  br i1 %_101, label %bb21, label %panic5

panic4:                                           ; preds = %bb20
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_64, ptr align 8 @alloc_a29b89d211f33c7583ce029dada7987a) #7
  unreachable

bb21:                                             ; preds = %bb16
  %_32 = load i32, ptr %_34, align 4
  %_27 = call i32 (ptr, ...) @printf(ptr @alloc_3a31753a0b113451bf74f615363720ce, i32 %_32) #8
  br label %bb11

panic5:                                           ; preds = %bb16
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_a29b89d211f33c7583ce029dada7987a) #7
  unreachable

bb11:                                             ; preds = %bb23, %bb21
  %2 = load i32, ptr %i, align 4
  %3 = add i32 %2, 1
  store i32 %3, ptr %i, align 4
  br label %bb5

bb15:                                             ; preds = %bb9
  %_103 = ptrtoint ptr %pStr to i64
  %_106 = icmp eq i64 %_103, 0
  %_107 = and i1 %_106, true
  %_108 = xor i1 %_107, true
  br i1 %_108, label %bb22, label %panic7

panic6:                                           ; preds = %bb9
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_58, ptr align 8 @alloc_d3fdb98b9da8741541b2838054410396) #7
  unreachable

bb22:                                             ; preds = %bb15
  %_43 = load ptr, ptr %pStr, align 8
  %_45 = load i32, ptr %i, align 4
  %_44 = sext i32 %_45 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17hdda071153691e75cE"(ptr %_43, i64 %_44, i64 4) #8
  %_0.i = getelementptr inbounds i32, ptr %_43, i64 %_44
  %_52 = ptrtoint ptr %_0.i to i64
  %_55 = and i64 %_52, 3
  %_56 = icmp eq i64 %_55, 0
  br i1 %_56, label %bb14, label %panic8

panic7:                                           ; preds = %bb15
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d3fdb98b9da8741541b2838054410396) #7
  unreachable

bb14:                                             ; preds = %bb22
  %_110 = ptrtoint ptr %_0.i to i64
  %_113 = icmp eq i64 %_110, 0
  %_114 = and i1 %_113, true
  %_115 = xor i1 %_114, true
  br i1 %_115, label %bb23, label %panic9

panic8:                                           ; preds = %bb22
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_52, ptr align 8 @alloc_cbea45295cd04667ba212820a0b5b111) #7
  unreachable

bb23:                                             ; preds = %bb14
  %_41 = load i32, ptr %_0.i, align 4
  %_36 = call i32 (ptr, ...) @printf(ptr @alloc_dd908f97e4d0b7ce0a98f5a206232d80, i32 %_41) #8
  br label %bb11

panic9:                                           ; preds = %bb14
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_cbea45295cd04667ba212820a0b5b111) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define ptr @increase(ptr %arr, i32 %len) unnamed_addr #2 {
start:
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h7f235b6535d43eccE"(ptr %arr) #8
  br i1 %_3, label %bb2, label %bb3

bb3:                                              ; preds = %start
  %_24 = add i32 %len, 5
  %_23 = sext i32 %_24 to i64
  %_0.i = mul i64 4, %_23
  %_18 = call ptr @realloc(ptr %arr, i64 %_0.i) #8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_25 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h7f235b6535d43eccE"(ptr %_18) #8
  br i1 %_25, label %bb9, label %bb10

bb2:                                              ; preds = %start
  call void @__assert_fail(ptr @alloc_628419987dfdb9c9e9c55f54d359ff1a, ptr @alloc_59f72a6331050407518c25be7de9f807, i32 153, ptr @alloc_662fbacaef7720416caeb5e79b5664a0) #7
  unreachable

bb10:                                             ; preds = %bb3
  ret ptr %_18

bb9:                                              ; preds = %bb3
  call void @__assert_fail(ptr @alloc_64d26a3507ebd400e96f475b82b00907, ptr @alloc_59f72a6331050407518c25be7de9f807, i32 155, ptr @alloc_662fbacaef7720416caeb5e79b5664a0) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @destroy(ptr %r) unnamed_addr #2 {
start:
  %_8 = ptrtoint ptr %r to i64
  %_11 = and i64 %_8, 7
  %_12 = icmp eq i64 %_11, 0
  br i1 %_12, label %bb3, label %panic

bb3:                                              ; preds = %start
  %_14 = ptrtoint ptr %r to i64
  %_17 = icmp eq i64 %_14, 0
  %_18 = and i1 %_17, true
  %_19 = xor i1 %_18, true
  br i1 %_19, label %bb4, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_8, ptr align 8 @alloc_3227506a865ce1b22e3b70f32baaee82) #7
  unreachable

bb4:                                              ; preds = %bb3
  %_4 = load ptr, ptr %r, align 8
  call void @free(ptr %_4) #8
  call void @free(ptr %r) #8
  ret void

panic1:                                           ; preds = %bb3
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_3227506a865ce1b22e3b70f32baaee82) #7
  unreachable
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.smul.with.overflow.i64(i64, i64) #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #3

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1, i64) unnamed_addr #4

; Function Attrs: noreturn nounwind nonlazybind
declare void @__assert_fail(ptr, ptr, i32, ptr) unnamed_addr #5

; Function Attrs: nounwind nonlazybind
declare ptr @malloc(i64) unnamed_addr #2

; core::panicking::panic_const::panic_const_rem_overflow
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking11panic_const24panic_const_rem_overflow17h799fde26ff2294a6E(ptr align 8) unnamed_addr #4

; core::panicking::panic_const::panic_const_div_overflow
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8) unnamed_addr #4

; core::panicking::panic_misaligned_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64, i64, ptr align 8) unnamed_addr #6

; core::panicking::panic_null_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8) unnamed_addr #6

; core::panicking::panic_const::panic_const_rem_by_zero
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking11panic_const23panic_const_rem_by_zero17h8cc4f221597e73ceE(ptr align 8) unnamed_addr #4

; core::panicking::panic_const::panic_const_div_by_zero
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking11panic_const23panic_const_div_by_zero17h167d329a5f43243cE(ptr align 8) unnamed_addr #4

; Function Attrs: nounwind nonlazybind
declare i32 @printf(ptr, ...) unnamed_addr #2

; Function Attrs: nounwind nonlazybind
declare ptr @realloc(ptr, i64) unnamed_addr #2

; Function Attrs: nounwind nonlazybind
declare void @free(ptr) unnamed_addr #2

attributes #0 = { cold nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #1 = { inlinehint nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #2 = { nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #3 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #4 = { cold noinline noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #5 = { noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #6 = { cold minsize noinline noreturn nounwind nonlazybind optsize "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #7 = { noreturn nounwind }
attributes #8 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.ident = !{!2}

!0 = !{i32 8, !"PIC Level", i32 2}
!1 = !{i32 2, !"RtLibUseGOT", i32 1}
!2 = !{!"rustc version 1.88.0-nightly (0b45675cf 2025-03-31)"}
