#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Sep 24 17:45:21 2025
# Process ID: 17692
# Current directory: C:/ssssssssssssssssssss/0924_VGA_OV7670_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11900 C:\ssssssssssssssssssss\0924_VGA_OV7670_final\0910_VGA_OV7670.xpr
# Log file: C:/ssssssssssssssssssss/0924_VGA_OV7670_final/vivado.log
# Journal file: C:/ssssssssssssssssssss/0924_VGA_OV7670_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.xpr
INFO: [Project 1-313] Project file moved from 'C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.gen/sources_1', nor could it be found using path 'C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: VGA_Camera_Display
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1490.152 ; gain = 213.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:60]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:304]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:92]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:107]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:122]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:138]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:152]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:168]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:194]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_decoder' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:229]
INFO: [Synth 8-6155] done synthesizing module 'uart_decoder' (31#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:229]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (32#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (33#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1574.762 ; gain = 297.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1574.762 ; gain = 297.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1574.762 ; gain = 297.629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1574.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1705.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1860.945 ; gain = 583.812
88 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1860.945 ; gain = 756.031
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1882.465 ; gain = 13.223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:60]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:304]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:92]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:107]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:122]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:138]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:152]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:168]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:194]
INFO: [Synth 8-155] case statement is not full and has no default [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_decoder' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:229]
INFO: [Synth 8-6155] done synthesizing module 'uart_decoder' (31#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:229]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (32#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (33#1) [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.922 ; gain = 85.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1978.828 ; gain = 109.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1978.828 ; gain = 109.586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1995.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'start'. [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1995.746 ; gain = 126.504
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 17:49:24 2025] Launched synth_1...
Run output will be captured here: C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 17:49:24 2025] Launched impl_1...
Run output will be captured here: C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2015.590 ; gain = 19.844
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9AA5CA
set_property PROGRAM.FILE {C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3233f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ssssssssssssssssssss/0924_VGA_OV7670_final/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 25 09:18:12 2025...
