Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan 18 17:47:51 2024
| Host         : LAPTOP-CJ972H0K running 64-bit major release  (build 9200)
| Command      : report_drc -file TL_drc_routed.rpt -pb TL_drc_routed.pb -rpx TL_drc_routed.rpx
| Design       : TL
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 2          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 2          |
| ZPS7-1      | Warning  | PS7 block required                                          | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net comp1/SIPO[8].SIPO_reg/en_i is a gated clock net sourced by a combinational pin comp1/SIPO[8].SIPO_reg/Q_o_i_1__8/O, cell comp1/SIPO[8].SIPO_reg/Q_o_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net comp3/shift_s_reg_0 is a gated clock net sourced by a combinational pin comp3/Q_o_i_1__7/O, cell comp3/Q_o_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT comp1/SIPO[8].SIPO_reg/Q_o_i_1__8 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
comp1/SIPO[1].SIPO_reg/Q_o_reg, comp1/SIPO[2].SIPO_reg/Q_o_reg,
comp1/SIPO[3].SIPO_reg/Q_o_reg, comp1/SIPO[4].SIPO_reg/Q_o_reg,
comp1/SIPO[5].SIPO_reg/Q_o_reg, comp1/SIPO[6].SIPO_reg/Q_o_reg,
comp1/SIPO[7].SIPO_reg/Q_o_reg, comp1/SIPO[8].SIPO_reg/Q_o_reg
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT comp3/Q_o_i_1__7 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
comp1/SIPO[1].memory_reg/Q_o_reg, comp1/SIPO[2].memory_reg/Q_o_reg,
comp1/SIPO[3].memory_reg/Q_o_reg, comp1/SIPO[4].memory_reg/Q_o_reg,
comp1/SIPO[5].memory_reg/Q_o_reg, comp1/SIPO[6].memory_reg/Q_o_reg,
comp1/SIPO[7].memory_reg/Q_o_reg, comp1/SIPO[8].memory_reg/Q_o_reg
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


