v 20130925 2
C 58100 44400 1 0 0 EMBEDDEDAT90S2313.sym
[
T 60400 48400 8 10 0 1 0 6 1
refdes=U?
T 58400 48550 5 10 0 0 0 0 1
device=AT90S2313
T 58400 48750 5 10 0 0 0 0 1
footprint=DIP20
T 58400 48950 5 10 0 0 0 0 1
net=GND:10
T 58400 49150 5 10 0 0 0 0 1
net=Vcc:20
P 60000 44400 60000 44600 1 0 0
{
T 60050 44500 5 8 1 1 0 0 1
pinnumber=1
T 60050 44500 5 8 0 1 0 2 1
pinseq=1
T 60000 44750 9 8 1 1 0 3 1
pinlabel=\_Reset\_
T 60000 44900 5 8 0 1 0 3 1
pintype=in
}
V 60000 44650 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 59400 44400 59400 44700 1 0 0
{
T 59450 44500 5 8 1 1 0 0 1
pinnumber=4
T 59450 44500 5 8 0 1 0 2 1
pinseq=2
T 59400 44750 9 8 1 1 0 3 1
pinlabel=XTAL2
T 59400 44900 5 8 0 1 0 3 1
pintype=out
}
P 58800 44400 58800 44700 1 0 0
{
T 58850 44500 5 8 1 1 0 0 1
pinnumber=5
T 58850 44500 5 8 0 1 0 2 1
pinseq=3
T 58800 44750 9 8 1 1 0 3 1
pinlabel=XTAL1
T 58800 44900 5 8 0 1 0 3 1
pintype=in
}
P 58100 45500 58400 45500 1 0 0
{
T 58300 45550 5 8 1 1 0 6 1
pinnumber=11
T 58300 45450 5 8 0 1 0 8 1
pinseq=4
T 58450 45500 9 8 1 1 0 0 1
pinlabel=PD6 (ICP)
T 58450 45500 5 8 0 1 0 2 1
pintype=io
}
P 58100 45900 58400 45900 1 0 0
{
T 58300 45950 5 8 1 1 0 6 1
pinnumber=9
T 58300 45850 5 8 0 1 0 8 1
pinseq=5
T 58450 45900 9 8 1 1 0 0 1
pinlabel=PD5 (T1)
T 58450 45900 5 8 0 1 0 2 1
pintype=io
}
P 58100 46300 58400 46300 1 0 0
{
T 58300 46350 5 8 1 1 0 6 1
pinnumber=8
T 58300 46250 5 8 0 1 0 8 1
pinseq=6
T 58450 46300 9 8 1 1 0 0 1
pinlabel=PD4 (T0)
T 58450 46300 5 8 0 1 0 2 1
pintype=io
}
P 58100 46700 58400 46700 1 0 0
{
T 58300 46750 5 8 1 1 0 6 1
pinnumber=7
T 58300 46650 5 8 0 1 0 8 1
pinseq=7
T 58450 46700 9 8 1 1 0 0 1
pinlabel=PD3 (INT1)
T 58450 46700 5 8 0 1 0 2 1
pintype=io
}
P 58100 47100 58400 47100 1 0 0
{
T 58300 47150 5 8 1 1 0 6 1
pinnumber=6
T 58300 47050 5 8 0 1 0 8 1
pinseq=8
T 58450 47100 9 8 1 1 0 0 1
pinlabel=PD2 (INT0)
T 58450 47100 5 8 0 1 0 2 1
pintype=io
}
P 58100 47500 58400 47500 1 0 0
{
T 58300 47550 5 8 1 1 0 6 1
pinnumber=3
T 58300 47450 5 8 0 1 0 8 1
pinseq=9
T 58450 47500 9 8 1 1 0 0 1
pinlabel=PD1 (TXD)
T 58450 47500 5 8 0 1 0 2 1
pintype=io
}
P 58100 47900 58400 47900 1 0 0
{
T 58300 47950 5 8 1 1 0 6 1
pinnumber=2
T 58300 47850 5 8 0 1 0 8 1
pinseq=10
T 58450 47900 9 8 1 1 0 0 1
pinlabel=PD0 (RXD)
T 58450 47900 5 8 0 1 0 2 1
pintype=io
}
P 60700 45100 60400 45100 1 0 0
{
T 60500 45150 5 8 1 1 0 0 1
pinnumber=19
T 60500 45050 5 8 0 1 0 2 1
pinseq=11
T 60350 45100 9 8 1 1 0 6 1
pinlabel=(SCK) PB7
T 60350 45100 5 8 0 1 0 8 1
pintype=io
}
P 60700 45500 60400 45500 1 0 0
{
T 60500 45550 5 8 1 1 0 0 1
pinnumber=18
T 60500 45450 5 8 0 1 0 2 1
pinseq=12
T 60350 45500 9 8 1 1 0 6 1
pinlabel=(MISO) PB6
T 60350 45500 5 8 0 1 0 8 1
pintype=io
}
P 60700 45900 60400 45900 1 0 0
{
T 60500 45950 5 8 1 1 0 0 1
pinnumber=17
T 60500 45850 5 8 0 1 0 2 1
pinseq=13
T 60350 45900 9 8 1 1 0 6 1
pinlabel=(MOSI) PB5
T 60350 45900 5 8 0 1 0 8 1
pintype=io
}
P 60700 46300 60400 46300 1 0 0
{
T 60500 46350 5 8 1 1 0 0 1
pinnumber=16
T 60500 46250 5 8 0 1 0 2 1
pinseq=14
T 60350 46300 9 8 1 1 0 6 1
pinlabel=PB4
T 60350 46300 5 8 0 1 0 8 1
pintype=io
}
P 60700 46700 60400 46700 1 0 0
{
T 60500 46750 5 8 1 1 0 0 1
pinnumber=15
T 60500 46650 5 8 0 1 0 2 1
pinseq=15
T 60350 46700 9 8 1 1 0 6 1
pinlabel=(OC1) PB3
T 60350 46700 5 8 0 1 0 8 1
pintype=io
}
P 60700 47100 60400 47100 1 0 0
{
T 60500 47150 5 8 1 1 0 0 1
pinnumber=14
T 60500 47050 5 8 0 1 0 2 1
pinseq=16
T 60350 47100 9 8 1 1 0 6 1
pinlabel=PB2
T 60350 47100 5 8 0 1 0 8 1
pintype=io
}
P 60700 47500 60400 47500 1 0 0
{
T 60500 47550 5 8 1 1 0 0 1
pinnumber=13
T 60500 47450 5 8 0 1 0 2 1
pinseq=17
T 60350 47500 9 8 1 1 0 6 1
pinlabel=(AIN1) PB1
T 60350 47500 5 8 0 1 0 8 1
pintype=io
}
P 60700 47900 60400 47900 1 0 0
{
T 60500 47950 5 8 1 1 0 0 1
pinnumber=12
T 60500 47850 5 8 0 1 0 2 1
pinseq=18
T 60350 47900 9 8 1 1 0 6 1
pinlabel=(AIN0) PB0
T 60350 47900 5 8 0 1 0 8 1
pintype=io
}
B 58400 44700 2000 3600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 58400 49350 5 10 0 0 0 0 1
description=8-bit RISC micro controller (Atmel)
T 58400 49550 5 10 0 0 0 0 1
numslots=0
T 58400 49750 5 10 0 0 0 0 1
author=Werner Hoch <werner.hoATgmx.de>
T 58400 48350 9 10 1 0 0 0 1
AT90S2313
]
{
T 60400 48400 5 10 1 1 0 6 1
refdes=U1
T 58100 44400 5 10 0 0 0 0 1
footprint=DIP20
}
N 60700 47900 67000 47900 4
N 60700 47500 67000 47500 4
N 60700 47100 67000 47100 4
N 60700 46700 67000 46700 4
N 60700 46300 64800 46300 4
T 61600 45900 9 10 1 0 90 0 1
---- wyswietlacz -----
N 60700 45500 62500 45500 4
T 61000 45300 9 10 1 0 0 0 2
termometry (data)

T 62000 47900 9 10 1 0 0 0 1
D4
T 62000 47500 9 10 1 0 0 0 1
D5
T 62000 47100 9 10 1 0 0 0 1
D6
T 62000 46700 9 10 1 0 0 0 1
D7
T 62000 46300 9 10 1 0 0 0 1
RS
T 62000 45900 9 10 1 0 0 0 1
E
C 58600 43300 1 0 0 EMBEDDEDcrystal-1.sym
[
P 58600 43400 58800 43400 1 0 0
{
T 58750 43450 5 8 0 1 0 6 1
pinnumber=1
T 58750 43350 5 8 0 1 0 8 1
pinseq=1
T 58850 43400 9 8 0 1 0 0 1
pinlabel=1
T 58850 43400 5 8 0 1 0 2 1
pintype=pas
}
P 59100 43400 59300 43400 1 0 1
{
T 59150 43450 5 8 0 1 0 0 1
pinnumber=2
T 59150 43350 5 8 0 1 0 2 1
pinseq=2
T 59050 43400 9 8 0 1 0 6 1
pinlabel=2
T 59050 43400 5 8 0 1 0 8 1
pintype=pas
}
B 58850 43300 200 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 58800 43800 5 10 0 0 0 0 1
device=CRYSTAL
L 58800 43540 58800 43260 3 0 0 0 -1 -1
L 59100 43540 59100 43260 3 0 0 0 -1 -1
T 58800 43600 8 10 0 1 0 0 1
refdes=U?
T 58800 44400 5 10 0 0 0 0 1
description=crystal
T 58800 44200 5 10 0 0 0 0 1
numslots=0
T 58800 44000 5 10 0 0 0 0 1
symversion=0.1
]
{
T 58800 43600 5 10 1 1 0 0 1
refdes=Q1
T 58400 43100 5 10 1 1 0 0 1
value=7.3728MHz
T 58600 43300 5 10 0 0 0 0 1
footprint=HC49
}
C 58600 42100 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 58400 42100 58400 42300 1 0 0
{
T 58350 42250 5 8 0 1 90 6 1
pinnumber=1
T 58450 42250 5 8 0 1 90 8 1
pinseq=1
T 58400 42300 9 8 0 1 90 0 1
pinlabel=1
T 58400 42300 5 8 0 1 90 2 1
pintype=pas
}
P 58400 43000 58400 42800 1 0 0
{
T 58350 42850 5 8 0 1 90 0 1
pinnumber=2
T 58450 42850 5 8 0 1 90 2 1
pinseq=2
T 58400 42800 9 8 0 1 90 6 1
pinlabel=2
T 58400 42800 5 8 0 1 90 8 1
pintype=pas
}
L 58200 42500 58600 42500 3 0 0 0 -1 -1
L 58200 42600 58600 42600 3 0 0 0 -1 -1
L 58400 42800 58400 42600 3 0 0 0 -1 -1
L 58400 42500 58400 42300 3 0 0 0 -1 -1
T 57900 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 58100 42300 8 10 0 1 90 0 1
refdes=C?
T 57300 42300 5 10 0 0 90 0 1
description=capacitor
T 57500 42300 5 10 0 0 90 0 1
numslots=0
T 57700 42300 5 10 0 0 90 0 1
symversion=0.1
]
{
T 58100 42300 5 10 1 1 90 0 1
refdes=C1
T 58400 42100 5 10 1 1 0 0 1
value=27p
T 58600 42100 5 10 0 0 0 0 1
footprint=C100
}
C 59600 42100 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 59400 42100 59400 42300 1 0 0
{
T 59350 42250 5 8 0 1 90 6 1
pinnumber=1
T 59450 42250 5 8 0 1 90 8 1
pinseq=1
T 59400 42300 9 8 0 1 90 0 1
pinlabel=1
T 59400 42300 5 8 0 1 90 2 1
pintype=pas
}
P 59400 43000 59400 42800 1 0 0
{
T 59350 42850 5 8 0 1 90 0 1
pinnumber=2
T 59450 42850 5 8 0 1 90 2 1
pinseq=2
T 59400 42800 9 8 0 1 90 6 1
pinlabel=2
T 59400 42800 5 8 0 1 90 8 1
pintype=pas
}
L 59200 42500 59600 42500 3 0 0 0 -1 -1
L 59200 42600 59600 42600 3 0 0 0 -1 -1
L 59400 42800 59400 42600 3 0 0 0 -1 -1
L 59400 42500 59400 42300 3 0 0 0 -1 -1
T 58900 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 59100 42300 8 10 0 1 90 0 1
refdes=C?
T 58300 42300 5 10 0 0 90 0 1
description=capacitor
T 58500 42300 5 10 0 0 90 0 1
numslots=0
T 58700 42300 5 10 0 0 90 0 1
symversion=0.1
]
{
T 59100 42300 5 10 1 1 90 0 1
refdes=C2
T 59400 42100 5 10 1 1 0 0 1
value=27p
T 59600 42100 5 10 0 0 0 0 1
footprint=C100
}
C 58300 41800 1 0 0 EMBEDDEDgnd-1.sym
[
P 58400 41900 58400 42100 1 0 1
{
T 58458 41961 5 4 0 1 0 0 1
pinnumber=1
T 58458 41961 5 4 0 0 0 0 1
pinseq=1
T 58458 41961 5 4 0 1 0 0 1
pinlabel=1
T 58458 41961 5 4 0 1 0 0 1
pintype=pwr
}
L 58300 41900 58500 41900 3 0 0 0 -1 -1
L 58355 41850 58445 41850 3 0 0 0 -1 -1
L 58380 41810 58420 41810 3 0 0 0 -1 -1
T 58600 41850 8 10 0 0 0 0 1
net=GND:1
]
C 59300 41800 1 0 0 EMBEDDEDgnd-1.sym
[
P 59400 41900 59400 42100 1 0 1
{
T 59458 41961 5 4 0 1 0 0 1
pinnumber=1
T 59458 41961 5 4 0 0 0 0 1
pinseq=1
T 59458 41961 5 4 0 1 0 0 1
pinlabel=1
T 59458 41961 5 4 0 1 0 0 1
pintype=pwr
}
L 59300 41900 59500 41900 3 0 0 0 -1 -1
L 59355 41850 59445 41850 3 0 0 0 -1 -1
L 59380 41810 59420 41810 3 0 0 0 -1 -1
T 59600 41850 8 10 0 0 0 0 1
net=GND:1
]
C 61000 42700 1 180 0 EMBEDDEDvcc-1.sym
[
P 60800 42700 60800 42500 1 0 0
{
T 60750 42650 5 6 0 1 180 0 1
pinnumber=1
T 60750 42650 5 6 0 0 180 0 1
pinseq=1
T 60750 42650 5 6 0 1 180 0 1
pinlabel=1
T 60750 42650 5 6 0 1 180 0 1
pintype=pwr
}
L 60950 42500 60650 42500 3 0 0 0 -1 -1
T 60925 42450 9 8 1 0 180 0 1
Vcc
T 60550 42500 8 10 0 0 180 0 1
net=Vcc:1
]
C 60900 42700 1 90 0 EMBEDDEDresistor-2.sym
[
P 60800 43600 60800 43450 1 0 0
{
T 60750 43500 5 8 0 1 90 0 1
pinnumber=2
T 60750 43500 5 8 0 0 90 0 1
pinseq=2
T 60750 43500 5 8 0 1 90 0 1
pinlabel=2
T 60750 43500 5 8 0 1 90 0 1
pintype=pas
}
P 60800 42700 60800 42850 1 0 0
{
T 60750 42800 5 8 0 1 90 0 1
pinnumber=1
T 60750 42800 5 8 0 0 90 0 1
pinseq=1
T 60750 42800 5 8 0 1 90 0 1
pinlabel=1
T 60750 42800 5 8 0 1 90 0 1
pintype=pas
}
B 60700 42850 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 60550 43100 5 10 0 0 90 0 1
device=RESISTOR
T 60600 42900 8 10 0 1 90 0 1
refdes=R?
]
{
T 60600 42900 5 10 1 1 90 0 1
refdes=R1
T 60900 42700 5 10 1 1 0 0 1
value=5k
T 60900 42700 5 10 0 0 0 0 1
footprint=R025
}
N 59400 43000 59400 44400 4
N 58800 44400 58800 44200 4
N 58800 44200 58400 44200 4
N 58400 44200 58400 43000 4
N 58600 43400 58400 43400 4
N 59300 43400 59400 43400 4
C 48700 46800 1 0 0 EMBEDDEDmax232-2.sym
[
P 50400 49900 50700 49900 1 0 1
{
T 50500 49950 5 8 1 1 0 0 1
pinnumber=2
T 50500 49850 5 8 0 1 0 2 1
pinseq=2
T 50350 49900 9 8 1 1 0 6 1
pinlabel=V+
T 50350 49900 5 8 0 1 0 8 1
pintype=pwr
}
P 49000 49500 48700 49500 1 0 1
{
T 48900 49550 5 8 1 1 0 6 1
pinnumber=3
T 48900 49450 5 8 0 1 0 8 1
pinseq=3
T 49050 49500 9 8 1 1 0 0 1
pinlabel=C1-
T 49050 49500 5 8 0 1 0 2 1
pintype=pas
}
P 49000 49100 48700 49100 1 0 1
{
T 48900 49150 5 8 1 1 0 6 1
pinnumber=4
T 48900 49050 5 8 0 1 0 8 1
pinseq=4
T 49050 49100 9 8 1 1 0 0 1
pinlabel=C2+
T 49050 49100 5 8 0 1 0 2 1
pintype=pas
}
P 49000 48700 48700 48700 1 0 1
{
T 48900 48750 5 8 1 1 0 6 1
pinnumber=5
T 48900 48650 5 8 0 1 0 8 1
pinseq=5
T 49050 48700 9 8 1 1 0 0 1
pinlabel=C2-
T 49050 48700 5 8 0 1 0 2 1
pintype=pas
}
P 50400 49100 50700 49100 1 0 1
{
T 50500 49150 5 8 1 1 0 0 1
pinnumber=6
T 50500 49050 5 8 0 1 0 2 1
pinseq=6
T 50350 49100 9 8 1 1 0 6 1
pinlabel=V-
T 50350 49100 5 8 0 1 0 8 1
pintype=pwr
}
P 49000 47500 48700 47500 1 0 1
{
T 48900 47550 5 8 1 1 0 6 1
pinnumber=7
T 48900 47450 5 8 0 1 0 8 1
pinseq=7
T 49050 47500 9 8 1 1 0 0 1
pinlabel=Tx2 Out
T 49050 47500 5 8 0 1 0 2 1
pintype=out
}
P 49000 47100 48700 47100 1 0 1
{
T 48900 47150 5 8 1 1 0 6 1
pinnumber=8
T 48900 47050 5 8 0 1 0 8 1
pinseq=8
T 49050 47100 9 8 1 1 0 0 1
pinlabel=Rx2 In
T 49050 47100 5 8 0 1 0 2 1
pintype=in
}
P 50400 47100 50700 47100 1 0 1
{
T 50500 47150 5 8 1 1 0 0 1
pinnumber=9
T 50500 47050 5 8 0 1 0 2 1
pinseq=9
T 50350 47100 9 8 1 1 0 6 1
pinlabel=Rx2 Out
T 50350 47100 5 8 0 1 0 8 1
pintype=out
}
P 50400 47500 50700 47500 1 0 1
{
T 50500 47550 5 8 1 1 0 0 1
pinnumber=10
T 50500 47450 5 8 0 1 0 2 1
pinseq=10
T 50350 47500 9 8 1 1 0 6 1
pinlabel=Tx2 In
T 50350 47500 5 8 0 1 0 8 1
pintype=in
}
P 50400 48300 50700 48300 1 0 1
{
T 50500 48350 5 8 1 1 0 0 1
pinnumber=11
T 50500 48250 5 8 0 1 0 2 1
pinseq=11
T 50350 48300 9 8 1 1 0 6 1
pinlabel=Tx1 In
T 50350 48300 5 8 0 1 0 8 1
pintype=in
}
P 50400 47900 50700 47900 1 0 1
{
T 50500 47950 5 8 1 1 0 0 1
pinnumber=12
T 50500 47850 5 8 0 1 0 2 1
pinseq=12
T 50350 47900 9 8 1 1 0 6 1
pinlabel=Rx1 Out
T 50350 47900 5 8 0 1 0 8 1
pintype=out
}
P 49000 47900 48700 47900 1 0 1
{
T 48900 47950 5 8 1 1 0 6 1
pinnumber=13
T 48900 47850 5 8 0 1 0 8 1
pinseq=13
T 49050 47900 9 8 1 1 0 0 1
pinlabel=Rx1 In
T 49050 47900 5 8 0 1 0 2 1
pintype=in
}
T 49000 50450 5 10 0 0 0 0 1
device=MAX232
P 49000 48300 48700 48300 1 0 1
{
T 48900 48350 5 8 1 1 0 6 1
pinnumber=14
T 48900 48250 5 8 0 1 0 8 1
pinseq=14
T 49050 48300 9 8 1 1 0 0 1
pinlabel=Tx1 Out
T 49050 48300 5 8 0 1 0 2 1
pintype=out
}
P 49000 49900 48700 49900 1 0 1
{
T 48900 49950 5 8 1 1 0 6 1
pinnumber=1
T 48900 49850 5 8 0 1 0 8 1
pinseq=1
T 49050 49900 9 8 1 1 0 0 1
pinlabel=C1+
T 49050 49900 5 8 0 1 0 2 1
pintype=pas
}
B 49000 46800 1400 3400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 50400 50300 8 10 0 1 0 6 1
refdes=U?
T 49000 50650 5 10 0 0 0 0 1
footprint=DIP16
T 49000 50850 5 10 0 0 0 0 1
description=5V-powered dual RS-232 driver/receiver
T 49000 51450 5 10 0 0 0 0 1
numslots=0
T 49000 51050 5 10 0 0 0 0 1
net=Vcc:16
T 49000 51250 5 10 0 0 0 0 1
net=GND:15
T 49000 50250 9 10 1 0 0 0 1
MAX232
L 49000 48500 50400 48500 3 0 0 2 50 50
L 49000 47700 50400 47700 3 0 0 2 50 50
T 49000 51650 5 10 0 0 0 0 1
documentation=http://pdfserv.maxim-ic.com/en/ds/MAX220-MAX249.pdf
]
{
T 50400 50300 5 10 1 1 0 6 1
refdes=U2
T 48700 46800 5 10 0 0 0 0 1
footprint=DIP16
}
C 51000 49700 1 0 0 EMBEDDEDcapacitor-1.sym
[
P 51000 49900 51200 49900 1 0 0
{
T 51150 49950 5 8 0 1 0 6 1
pinnumber=1
T 51150 49850 5 8 0 1 0 8 1
pinseq=1
T 51200 49900 9 8 0 1 0 0 1
pinlabel=1
T 51200 49900 5 8 0 1 0 2 1
pintype=pas
}
P 51900 49900 51700 49900 1 0 0
{
T 51750 49950 5 8 0 1 0 0 1
pinnumber=2
T 51750 49850 5 8 0 1 0 2 1
pinseq=2
T 51700 49900 9 8 0 1 0 6 1
pinlabel=2
T 51700 49900 5 8 0 1 0 8 1
pintype=pas
}
L 51400 50100 51400 49700 3 0 0 0 -1 -1
L 51500 50100 51500 49700 3 0 0 0 -1 -1
L 51700 49900 51500 49900 3 0 0 0 -1 -1
L 51400 49900 51200 49900 3 0 0 0 -1 -1
T 51200 50400 5 10 0 0 0 0 1
device=CAPACITOR
T 51200 50200 8 10 0 1 0 0 1
refdes=C?
T 51200 51000 5 10 0 0 0 0 1
description=capacitor
T 51200 50800 5 10 0 0 0 0 1
numslots=0
T 51200 50600 5 10 0 0 0 0 1
symversion=0.1
]
{
T 51200 50200 5 10 1 1 0 0 1
refdes=C3
T 51000 49700 5 10 1 1 0 0 1
value=100n
T 51000 49700 5 10 0 0 0 0 1
footprint=C100
}
C 51000 48900 1 0 0 EMBEDDEDcapacitor-1.sym
[
P 51000 49100 51200 49100 1 0 0
{
T 51150 49150 5 8 0 1 0 6 1
pinnumber=1
T 51150 49050 5 8 0 1 0 8 1
pinseq=1
T 51200 49100 9 8 0 1 0 0 1
pinlabel=1
T 51200 49100 5 8 0 1 0 2 1
pintype=pas
}
P 51900 49100 51700 49100 1 0 0
{
T 51750 49150 5 8 0 1 0 0 1
pinnumber=2
T 51750 49050 5 8 0 1 0 2 1
pinseq=2
T 51700 49100 9 8 0 1 0 6 1
pinlabel=2
T 51700 49100 5 8 0 1 0 8 1
pintype=pas
}
L 51400 49300 51400 48900 3 0 0 0 -1 -1
L 51500 49300 51500 48900 3 0 0 0 -1 -1
L 51700 49100 51500 49100 3 0 0 0 -1 -1
L 51400 49100 51200 49100 3 0 0 0 -1 -1
T 51200 49600 5 10 0 0 0 0 1
device=CAPACITOR
T 51200 49400 8 10 0 1 0 0 1
refdes=C?
T 51200 50200 5 10 0 0 0 0 1
description=capacitor
T 51200 50000 5 10 0 0 0 0 1
numslots=0
T 51200 49800 5 10 0 0 0 0 1
symversion=0.1
]
{
T 51200 49400 5 10 1 1 0 0 1
refdes=C4
T 51000 48900 5 10 1 1 0 0 1
value=100n
T 51000 48900 5 10 0 0 0 0 1
footprint=C100
}
N 50700 49900 51000 49900 4
N 50700 49100 51000 49100 4
C 52200 49000 1 90 0 EMBEDDEDgnd-1.sym
[
P 52100 49100 51900 49100 1 0 1
{
T 52039 49158 5 4 0 1 90 0 1
pinnumber=1
T 52039 49158 5 4 0 0 90 0 1
pinseq=1
T 52039 49158 5 4 0 1 90 0 1
pinlabel=1
T 52039 49158 5 4 0 1 90 0 1
pintype=pwr
}
L 52100 49000 52100 49200 3 0 0 0 -1 -1
L 52150 49055 52150 49145 3 0 0 0 -1 -1
L 52190 49080 52190 49120 3 0 0 0 -1 -1
T 52150 49300 8 10 0 0 90 0 1
net=GND:1
]
C 51900 50100 1 270 0 EMBEDDEDvcc-1.sym
[
P 51900 49900 52100 49900 1 0 0
{
T 51950 49850 5 6 0 1 270 0 1
pinnumber=1
T 51950 49850 5 6 0 0 270 0 1
pinseq=1
T 51950 49850 5 6 0 1 270 0 1
pinlabel=1
T 51950 49850 5 6 0 1 270 0 1
pintype=pwr
}
L 52100 50050 52100 49750 3 0 0 0 -1 -1
T 52150 50025 9 8 1 0 270 0 1
Vcc
T 52100 49650 8 10 0 0 270 0 1
net=Vcc:1
]
C 51000 47400 1 90 0 EMBEDDEDgnd-1.sym
[
P 50900 47500 50700 47500 1 0 1
{
T 50839 47558 5 4 0 1 90 0 1
pinnumber=1
T 50839 47558 5 4 0 0 90 0 1
pinseq=1
T 50839 47558 5 4 0 1 90 0 1
pinlabel=1
T 50839 47558 5 4 0 1 90 0 1
pintype=pwr
}
L 50900 47400 50900 47600 3 0 0 0 -1 -1
L 50950 47455 50950 47545 3 0 0 0 -1 -1
L 50990 47480 50990 47520 3 0 0 0 -1 -1
T 50950 47700 8 10 0 0 90 0 1
net=GND:1
]
C 48400 47200 1 270 0 EMBEDDEDgnd-1.sym
[
P 48500 47100 48700 47100 1 0 1
{
T 48561 47042 5 4 0 1 270 0 1
pinnumber=1
T 48561 47042 5 4 0 0 270 0 1
pinseq=1
T 48561 47042 5 4 0 1 270 0 1
pinlabel=1
T 48561 47042 5 4 0 1 270 0 1
pintype=pwr
}
L 48500 47200 48500 47000 3 0 0 0 -1 -1
L 48450 47145 48450 47055 3 0 0 0 -1 -1
L 48410 47120 48410 47080 3 0 0 0 -1 -1
T 48450 46900 8 10 0 0 270 0 1
net=GND:1
]
N 50700 48300 56500 48300 4
N 56500 48300 56500 47500 4
N 56500 47500 58100 47500 4
N 50700 47900 58100 47900 4
C 47800 48900 1 0 0 EMBEDDEDcapacitor-1.sym
[
P 47800 49100 48000 49100 1 0 0
{
T 47950 49150 5 8 0 1 0 6 1
pinnumber=1
T 47950 49050 5 8 0 1 0 8 1
pinseq=1
T 48000 49100 9 8 0 1 0 0 1
pinlabel=1
T 48000 49100 5 8 0 1 0 2 1
pintype=pas
}
P 48700 49100 48500 49100 1 0 0
{
T 48550 49150 5 8 0 1 0 0 1
pinnumber=2
T 48550 49050 5 8 0 1 0 2 1
pinseq=2
T 48500 49100 9 8 0 1 0 6 1
pinlabel=2
T 48500 49100 5 8 0 1 0 8 1
pintype=pas
}
L 48200 49300 48200 48900 3 0 0 0 -1 -1
L 48300 49300 48300 48900 3 0 0 0 -1 -1
L 48500 49100 48300 49100 3 0 0 0 -1 -1
L 48200 49100 48000 49100 3 0 0 0 -1 -1
T 48000 49600 5 10 0 0 0 0 1
device=CAPACITOR
T 48000 49400 8 10 0 1 0 0 1
refdes=C?
T 48000 50200 5 10 0 0 0 0 1
description=capacitor
T 48000 50000 5 10 0 0 0 0 1
numslots=0
T 48000 49800 5 10 0 0 0 0 1
symversion=0.1
]
{
T 48000 49400 5 10 1 1 0 0 1
refdes=C6
T 47800 48900 5 10 1 1 0 0 1
value=100n
T 47800 48900 5 10 0 2 0 0 1
footprint=C100
}
C 47800 49700 1 0 0 EMBEDDEDcapacitor-1.sym
[
P 47800 49900 48000 49900 1 0 0
{
T 47950 49950 5 8 0 1 0 6 1
pinnumber=1
T 47950 49850 5 8 0 1 0 8 1
pinseq=1
T 48000 49900 9 8 0 1 0 0 1
pinlabel=1
T 48000 49900 5 8 0 1 0 2 1
pintype=pas
}
P 48700 49900 48500 49900 1 0 0
{
T 48550 49950 5 8 0 1 0 0 1
pinnumber=2
T 48550 49850 5 8 0 1 0 2 1
pinseq=2
T 48500 49900 9 8 0 1 0 6 1
pinlabel=2
T 48500 49900 5 8 0 1 0 8 1
pintype=pas
}
L 48200 50100 48200 49700 3 0 0 0 -1 -1
L 48300 50100 48300 49700 3 0 0 0 -1 -1
L 48500 49900 48300 49900 3 0 0 0 -1 -1
L 48200 49900 48000 49900 3 0 0 0 -1 -1
T 48000 50400 5 10 0 0 0 0 1
device=CAPACITOR
T 48000 50200 8 10 0 1 0 0 1
refdes=C?
T 48000 51000 5 10 0 0 0 0 1
description=capacitor
T 48000 50800 5 10 0 0 0 0 1
numslots=0
T 48000 50600 5 10 0 0 0 0 1
symversion=0.1
]
{
T 48000 50200 5 10 1 1 0 0 1
refdes=C5
T 47800 49700 5 10 1 1 0 0 1
value=100n
T 47800 49700 5 10 0 1 0 0 1
footprint=C100
}
N 48700 49500 47600 49500 4
N 47600 49500 47600 49900 4
N 47600 49900 47800 49900 4
N 48700 48700 47600 48700 4
N 47600 48700 47600 49100 4
N 47600 49100 47800 49100 4
N 47800 48300 48700 48300 4
C 67100 43600 1 0 1 EMBEDDEDgnd-1.sym
[
P 67000 43700 67000 43900 1 0 1
{
T 66942 43761 5 4 0 1 0 6 1
pinnumber=1
T 66942 43761 5 4 0 0 0 6 1
pinseq=1
T 66942 43761 5 4 0 1 0 6 1
pinlabel=1
T 66942 43761 5 4 0 1 0 6 1
pintype=pwr
}
L 67100 43700 66900 43700 3 0 0 0 -1 -1
L 67045 43650 66955 43650 3 0 0 0 -1 -1
L 67020 43610 66980 43610 3 0 0 0 -1 -1
T 66800 43650 8 10 0 0 0 6 1
net=GND:1
]
N 63600 44700 62500 44700 4
N 63600 44100 63300 44100 4
C 63000 44200 1 270 0 EMBEDDEDgnd-1.sym
[
P 63100 44100 63300 44100 1 0 1
{
T 63161 44042 5 4 0 1 270 0 1
pinnumber=1
T 63161 44042 5 4 0 0 270 0 1
pinseq=1
T 63161 44042 5 4 0 1 270 0 1
pinlabel=1
T 63161 44042 5 4 0 1 270 0 1
pintype=pwr
}
L 63100 44200 63100 44000 3 0 0 0 -1 -1
L 63050 44145 63050 44055 3 0 0 0 -1 -1
L 63010 44120 63010 44080 3 0 0 0 -1 -1
T 63050 43900 8 10 0 0 270 0 1
net=GND:1
]
C 63100 43300 1 90 0 EMBEDDEDvcc-1.sym
[
P 63100 43500 62900 43500 1 0 0
{
T 63050 43550 5 6 0 1 90 0 1
pinnumber=1
T 63050 43550 5 6 0 0 90 0 1
pinseq=1
T 63050 43550 5 6 0 1 90 0 1
pinlabel=1
T 63050 43550 5 6 0 1 90 0 1
pintype=pwr
}
L 62900 43350 62900 43650 3 0 0 0 -1 -1
T 62850 43375 9 8 1 0 90 0 1
Vcc
T 62900 43750 8 10 0 0 90 0 1
net=Vcc:1
]
N 63100 43500 63600 43500 4
N 63600 43900 63600 44300 4
N 63600 41700 63300 41700 4
C 63000 41800 1 270 0 EMBEDDEDgnd-1.sym
[
P 63100 41700 63300 41700 1 0 1
{
T 63161 41642 5 4 0 1 270 0 1
pinnumber=1
T 63161 41642 5 4 0 0 270 0 1
pinseq=1
T 63161 41642 5 4 0 1 270 0 1
pinlabel=1
T 63161 41642 5 4 0 1 270 0 1
pintype=pwr
}
L 63100 41800 63100 41600 3 0 0 0 -1 -1
L 63050 41745 63050 41655 3 0 0 0 -1 -1
L 63010 41720 63010 41680 3 0 0 0 -1 -1
T 63050 41500 8 10 0 0 270 0 1
net=GND:1
]
N 63200 41100 63600 41100 4
N 63600 41500 63600 41900 4
C 63200 40900 1 90 0 EMBEDDEDvcc-1.sym
[
P 63200 41100 63000 41100 1 0 0
{
T 63150 41150 5 6 0 1 90 0 1
pinnumber=1
T 63150 41150 5 6 0 0 90 0 1
pinseq=1
T 63150 41150 5 6 0 1 90 0 1
pinlabel=1
T 63150 41150 5 6 0 1 90 0 1
pintype=pwr
}
L 63000 40950 63000 41250 3 0 0 0 -1 -1
T 62950 40975 9 8 1 0 90 0 1
Vcc
T 63000 41350 8 10 0 0 90 0 1
net=Vcc:1
]
N 63600 42300 62500 42300 4
N 62500 42300 62500 45500 4
N 58100 47100 53900 47100 4
N 53900 47100 53900 43700 4
N 58100 46300 54700 46300 4
N 54700 46300 54700 43700 4
N 55700 46700 58100 46700 4
N 55700 46700 55700 45400 4
N 56500 45400 56500 45900 4
N 56500 45900 58100 45900 4
C 53400 43800 1 270 0 EMBEDDEDconnector_1x5.sym
[
P 55500 43700 55500 43400 1 0 0
{
T 55500 43350 5 8 1 1 270 0 1
pinnumber=1
T 55500 43350 5 8 0 1 270 2 1
pintype=io
T 55450 43500 5 8 0 1 270 8 1
pinseq=1
}
P 55100 43700 55100 43400 1 0 0
{
T 55100 43350 5 8 1 1 270 0 1
pinnumber=2
T 55100 43350 5 8 0 1 270 2 1
pintype=io
T 55050 43500 5 8 0 1 270 8 1
pinseq=2
}
P 54700 43700 54700 43400 1 0 0
{
T 54700 43350 5 8 1 1 270 0 1
pinnumber=3
T 54700 43350 5 8 0 1 270 2 1
pintype=io
T 54650 43500 5 8 0 1 270 8 1
pinseq=3
}
P 54300 43700 54300 43400 1 0 0
{
T 54300 43350 5 8 1 1 270 0 1
pinnumber=4
T 54300 43350 5 8 0 1 270 2 1
pintype=io
T 54250 43500 5 8 0 1 270 8 1
pinseq=4
}
P 53900 43700 53900 43400 1 0 0
{
T 53900 43350 5 8 1 1 270 0 1
pinnumber=5
T 53900 43350 5 8 0 1 270 2 1
pintype=io
T 53850 43500 5 8 0 1 270 8 1
pinseq=5
}
B 53500 43000 2400 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 56000 43000 8 10 0 1 270 0 1
refdes=CONN?
T 56200 43400 5 10 0 0 270 0 1
footprint=CONNECTOR 5 1
T 56400 43400 5 10 0 0 270 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 56600 43400 5 10 0 0 270 0 1
dist-license=dual X11 or GPL
T 56800 43400 5 10 0 0 270 0 1
use-license=free/unlimited
T 57000 43400 5 10 0 0 270 0 1
numslots=0
]
{
T 55900 43100 5 10 1 1 270 6 1
refdes=CONN5
T 53400 43800 5 10 0 0 0 0 1
footprint=JUMPER5
}
N 60700 45100 60700 44500 4
N 55500 44500 60700 44500 4
N 55500 44500 55500 43700 4
C 55200 45500 1 270 0 EMBEDDEDconnector_1x4.sym
[
P 56900 45400 56900 45100 1 0 0
{
T 56900 45050 5 8 1 1 270 0 1
pinnumber=1
T 56900 45050 5 8 0 1 270 2 1
pintype=io
T 56850 45200 5 8 0 1 270 8 1
pinseq=1
}
P 56500 45400 56500 45100 1 0 0
{
T 56500 45050 5 8 1 1 270 0 1
pinnumber=2
T 56500 45050 5 8 0 1 270 2 1
pintype=io
T 56450 45200 5 8 0 1 270 8 1
pinseq=2
}
P 56100 45400 56100 45100 1 0 0
{
T 56100 45050 5 8 1 1 270 0 1
pinnumber=3
T 56100 45050 5 8 0 1 270 2 1
pintype=io
T 56050 45200 5 8 0 1 270 8 1
pinseq=3
}
P 55700 45400 55700 45100 1 0 0
{
T 55700 45050 5 8 1 1 270 0 1
pinnumber=4
T 55700 45050 5 8 0 1 270 2 1
pintype=io
T 55650 45200 5 8 0 1 270 8 1
pinseq=4
}
B 55300 44700 2000 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 57400 44700 8 10 0 1 270 0 1
refdes=CONN?
T 57600 45100 5 10 0 0 270 0 1
footprint=CONNECTOR 4 1
T 57800 45100 5 10 0 0 270 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 58000 45100 5 10 0 0 270 0 1
dist-license=dual X11 or GPL
T 58200 45100 5 10 0 0 270 0 1
use-license=free/unlimited
T 58400 45100 5 10 0 0 270 0 1
numslots=0
]
{
T 57300 44800 5 10 1 1 270 6 1
refdes=CONN4
T 55200 45500 5 10 0 0 0 0 1
footprint=JUMPER4
}
N 56900 45400 56900 45500 4
N 56900 45500 58100 45500 4
N 56100 45400 56100 45600 4
N 54300 43700 54300 44500 4
C 52600 46100 1 180 0 EMBEDDEDtransistor-npn-1.sym
[
T 52200 44200 5 10 0 0 180 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 52200 44000 5 10 0 0 180 0 1
dist-license=dual X11 or GPL
T 52200 43800 5 10 0 0 180 0 1
use-license=free/unlimited
T 52200 44400 8 10 0 0 180 0 1
numslots=1
T 52205 44605 8 10 0 0 180 0 1
slot=1
T 52221 44821 8 10 0 0 180 0 1
slotdef=1:B,C,E
T 52250 45350 5 10 0 1 180 6 1
refdes=Q?
P 52600 45600 52350 45600 1 0 0
{
T 52600 45600 5 6 0 0 90 0 1
pintype=in
T 52500 45550 5 6 1 1 180 6 1
pinnumber=B
T 52600 45600 5 6 0 0 90 0 1
pinseq=1
}
P 52000 45100 52000 45350 1 0 0
{
T 52000 45100 5 6 0 0 0 0 1
pintype=pas
T 52045 45150 5 6 1 1 0 0 1
pinnumber=C
T 52000 45100 5 6 0 0 0 0 1
pinseq=2
}
P 52000 46100 52000 45850 1 0 0
{
T 52000 46100 5 6 0 0 180 0 1
pintype=pas
T 52045 45950 5 6 1 1 0 0 1
pinnumber=E
T 52000 46100 5 6 0 0 180 0 1
pinseq=3
}
V 52084 45600 298 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 52350 45600 52175 45600 3 0 0 0 -1 -1
L 52175 45400 52175 45800 3 0 0 0 -1 -1
L 52000 45350 52000 45425 3 0 0 0 -1 -1
L 52000 45425 52175 45600 3 0 0 0 -1 -1
L 52175 45600 52000 45775 3 0 0 0 -1 -1
L 52000 45775 52000 45850 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 52000,45775
L 52084,45741
L 52058,45717
L 52038,45689
z
]
{
T 51700 45600 5 10 1 1 180 0 1
refdes=T2
T 52600 46100 5 10 1 1 0 0 1
value=BC547
T 52600 46100 5 10 0 0 0 0 1
footprint=TO-92
}
C 51500 45000 1 180 0 EMBEDDEDtransistor-npn-1.sym
[
T 51100 43100 5 10 0 0 180 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 51100 42900 5 10 0 0 180 0 1
dist-license=dual X11 or GPL
T 51100 42700 5 10 0 0 180 0 1
use-license=free/unlimited
T 51100 43300 8 10 0 0 180 0 1
numslots=1
T 51105 43505 8 10 0 0 180 0 1
slot=1
T 51121 43721 8 10 0 0 180 0 1
slotdef=1:B,C,E
T 51150 44250 5 10 0 1 180 6 1
refdes=Q?
P 51500 44500 51250 44500 1 0 0
{
T 51500 44500 5 6 0 0 90 0 1
pintype=in
T 51400 44450 5 6 1 1 180 6 1
pinnumber=B
T 51500 44500 5 6 0 0 90 0 1
pinseq=1
}
P 50900 44000 50900 44250 1 0 0
{
T 50900 44000 5 6 0 0 0 0 1
pintype=pas
T 50945 44050 5 6 1 1 0 0 1
pinnumber=C
T 50900 44000 5 6 0 0 0 0 1
pinseq=2
}
P 50900 45000 50900 44750 1 0 0
{
T 50900 45000 5 6 0 0 180 0 1
pintype=pas
T 50945 44850 5 6 1 1 0 0 1
pinnumber=E
T 50900 45000 5 6 0 0 180 0 1
pinseq=3
}
V 50984 44500 298 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 51250 44500 51075 44500 3 0 0 0 -1 -1
L 51075 44300 51075 44700 3 0 0 0 -1 -1
L 50900 44250 50900 44325 3 0 0 0 -1 -1
L 50900 44325 51075 44500 3 0 0 0 -1 -1
L 51075 44500 50900 44675 3 0 0 0 -1 -1
L 50900 44675 50900 44750 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 50900,44675
L 50984,44641
L 50958,44617
L 50938,44589
z
]
{
T 50600 44500 5 10 1 1 180 0 1
refdes=T3
T 51500 45000 5 10 1 1 0 0 1
value=BC547
T 51500 45000 5 10 0 0 0 0 1
footprint=TO-92
}
N 52000 45100 52000 43800 4
N 52000 43800 50900 43800 4
N 50900 43800 50900 44000 4
C 51700 43800 1 180 0 EMBEDDEDvcc-1.sym
[
P 51500 43800 51500 43600 1 0 0
{
T 51450 43750 5 6 0 1 180 0 1
pinnumber=1
T 51450 43750 5 6 0 0 180 0 1
pinseq=1
T 51450 43750 5 6 0 1 180 0 1
pinlabel=1
T 51450 43750 5 6 0 1 180 0 1
pintype=pwr
}
L 51650 43600 51350 43600 3 0 0 0 -1 -1
T 51625 43550 9 8 1 0 180 0 1
Vcc
T 51250 43600 8 10 0 0 180 0 1
net=Vcc:1
]
N 55100 44600 55100 48600 4
T 60600 49300 9 10 1 0 0 0 1
linia alarmowa
C 57400 48600 1 90 0 EMBEDDEDtransistor-npn-1.sym
[
T 55500 49000 5 10 0 0 90 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 55300 49000 5 10 0 0 90 0 1
dist-license=dual X11 or GPL
T 55100 49000 5 10 0 0 90 0 1
use-license=free/unlimited
T 55700 49000 8 10 0 0 90 0 1
numslots=1
T 55905 48995 8 10 0 0 90 0 1
slot=1
T 56121 48979 8 10 0 0 90 0 1
slotdef=1:B,C,E
T 56650 48950 5 10 0 1 90 6 1
refdes=Q?
P 56900 48600 56900 48850 1 0 0
{
T 56900 48600 5 6 0 0 0 0 1
pintype=in
T 56850 48700 5 6 1 1 90 6 1
pinnumber=B
T 56900 48600 5 6 0 0 0 0 1
pinseq=1
}
P 56400 49200 56650 49200 1 0 0
{
T 56400 49200 5 6 0 0 270 0 1
pintype=pas
T 56450 49155 5 6 1 1 270 0 1
pinnumber=C
T 56400 49200 5 6 0 0 270 0 1
pinseq=2
}
P 57400 49200 57150 49200 1 0 0
{
T 57400 49200 5 6 0 0 90 0 1
pintype=pas
T 57250 49155 5 6 1 1 270 0 1
pinnumber=E
T 57400 49200 5 6 0 0 90 0 1
pinseq=3
}
V 56900 49116 298 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 56900 48850 56900 49025 3 0 0 0 -1 -1
L 56700 49025 57100 49025 3 0 0 0 -1 -1
L 56650 49200 56725 49200 3 0 0 0 -1 -1
L 56725 49200 56900 49025 3 0 0 0 -1 -1
L 56900 49025 57075 49200 3 0 0 0 -1 -1
L 57075 49200 57150 49200 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 57075,49200
L 57041,49116
L 57017,49142
L 56989,49162
z
]
{
T 56900 49500 5 10 1 1 90 0 1
refdes=T1
T 57400 48600 5 10 1 1 0 0 1
value=BC547
T 57400 48600 5 10 0 0 0 0 1
footprint=TO-92
}
N 55100 48600 56900 48600 4
C 56400 49000 1 90 0 EMBEDDEDvcc-1.sym
[
P 56400 49200 56200 49200 1 0 0
{
T 56350 49250 5 6 0 1 90 0 1
pinnumber=1
T 56350 49250 5 6 0 0 90 0 1
pinseq=1
T 56350 49250 5 6 0 1 90 0 1
pinlabel=1
T 56350 49250 5 6 0 1 90 0 1
pintype=pwr
}
L 56200 49050 56200 49350 3 0 0 0 -1 -1
T 56150 49075 9 8 1 0 90 0 1
Vcc
T 56200 49450 8 10 0 0 90 0 1
net=Vcc:1
]
C 50100 40600 1 0 0 EMBEDDEDpwrjack-1.sym
[
T 50200 41100 5 10 0 0 0 0 1
device=PWRJACK
P 50700 40700 51000 40700 1 0 1
{
T 50150 40650 5 8 1 1 0 0 1
pinnumber=1
T 50150 40650 5 8 0 0 0 0 1
pinseq=1
T 50150 40650 5 8 0 1 0 0 1
pinlabel=1
T 50150 40650 5 8 0 1 0 0 1
pintype=pas
}
P 50700 40900 51000 40900 1 0 1
{
T 50150 40850 5 8 1 1 0 0 1
pinnumber=2
T 50150 40850 5 8 0 0 0 0 1
pinseq=2
T 50150 40850 5 8 0 1 0 0 1
pinlabel=2
T 50150 40850 5 8 0 1 0 0 1
pintype=pas
}
L 50500 40700 50400 40800 3 0 0 0 -1 -1
L 50400 40800 50300 40700 3 0 0 0 -1 -1
L 50500 40700 50700 40700 3 0 0 0 -1 -1
L 50300 40900 50700 40900 3 0 0 0 -1 -1
B 50100 40600 600 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 50100 41100 8 10 0 1 0 0 1
refdes=CONN?
]
{
T 50100 41100 5 10 1 1 0 0 1
refdes=CONN6
T 50100 40600 5 10 0 0 0 0 1
footprint=Power_Jack
}
C 53900 40300 1 0 0 EMBEDDEDlm7805-1.sym
[
T 54300 40900 9 8 1 0 0 0 1
IN
T 54848 40900 9 8 1 0 0 0 1
OUT
T 54800 40400 9 8 1 0 0 0 1
7805
B 54200 40600 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 55500 41600 5 10 0 0 0 0 1
device=7805
T 54556 40701 9 8 1 0 0 0 1
GND
P 54200 40900 53900 40900 1 0 1
{
T 54000 40950 5 8 1 1 0 0 1
pinnumber=1
T 54000 40950 5 8 0 0 0 0 1
pinseq=1
}
P 54700 40300 54700 40600 1 0 0
{
T 54600 40400 5 8 1 1 0 0 1
pinnumber=2
T 54600 40400 5 8 0 0 0 0 1
pinseq=2
}
P 55200 40900 55500 40900 1 0 1
{
T 55330 40950 5 8 1 1 0 0 1
pinnumber=3
T 55330 40950 5 8 0 0 0 0 1
pinseq=3
}
T 55300 41300 8 10 0 1 0 6 1
refdes=U?
T 55500 41400 5 10 0 0 0 0 1
pins=3
T 55500 41200 5 10 0 0 0 0 1
net=GND:2
]
{
T 55300 41300 5 10 1 1 0 6 1
refdes=U3
T 53900 40300 5 10 0 0 0 0 1
footprint=TO220
}
N 52400 40900 53900 40900 4
N 51000 40900 51500 40900 4
C 57200 41100 1 270 0 EMBEDDEDvcc-1.sym
[
P 57200 40900 57400 40900 1 0 0
{
T 57250 40850 5 6 0 1 270 0 1
pinnumber=1
T 57250 40850 5 6 0 0 270 0 1
pinseq=1
T 57250 40850 5 6 0 1 270 0 1
pinlabel=1
T 57250 40850 5 6 0 1 270 0 1
pintype=pwr
}
L 57400 41050 57400 40750 3 0 0 0 -1 -1
T 57450 41025 9 8 1 0 270 0 1
Vcc
T 57400 40650 8 10 0 0 270 0 1
net=Vcc:1
]
N 57200 40900 55500 40900 4
C 52500 40900 1 270 0 EMBEDDEDcapacitor-4.sym
[
P 52700 40900 52700 40700 1 0 0
{
T 52750 40750 5 8 1 1 270 6 1
pinnumber=1
T 52650 40750 5 8 0 1 270 8 1
pinseq=1
T 52700 40700 9 8 0 1 270 0 1
pinlabel=+
T 52700 40700 5 8 0 1 270 2 1
pintype=pas
}
P 52700 40000 52700 40200 1 0 0
{
T 52750 40150 5 8 1 1 270 0 1
pinnumber=2
T 52650 40150 5 8 0 1 270 2 1
pinseq=2
T 52700 40200 9 8 0 1 270 6 1
pinlabel=-
T 52700 40200 5 8 0 1 270 8 1
pintype=pas
}
L 52900 40350 52500 40350 3 0 0 0 -1 -1
L 52700 40200 52700 40350 3 0 0 0 -1 -1
L 52700 40550 52700 40700 3 0 0 0 -1 -1
T 53600 40700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
L 52900 40661 52800 40661 3 0 0 0 -1 -1
L 52849 40610 52849 40710 3 0 0 0 -1 -1
T 53000 40700 8 10 0 1 270 0 1
refdes=C?
B 52500 40450 400 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53800 40700 5 10 0 0 270 0 1
description=polarized capacitor
T 53400 40700 5 10 0 0 270 0 1
numslots=0
T 53200 40700 5 10 0 0 270 0 1
symversion=0.1
]
{
T 53000 40700 5 10 1 1 270 0 1
refdes=C7
T 52500 40900 5 10 1 1 0 0 1
value=470u
T 52500 40900 5 10 0 0 0 0 1
footprint=CR100
}
C 53400 40900 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 53600 40900 53600 40700 1 0 0
{
T 53650 40750 5 8 0 1 270 6 1
pinnumber=1
T 53550 40750 5 8 0 1 270 8 1
pinseq=1
T 53600 40700 9 8 0 1 270 0 1
pinlabel=1
T 53600 40700 5 8 0 1 270 2 1
pintype=pas
}
P 53600 40000 53600 40200 1 0 0
{
T 53650 40150 5 8 0 1 270 0 1
pinnumber=2
T 53550 40150 5 8 0 1 270 2 1
pinseq=2
T 53600 40200 9 8 0 1 270 6 1
pinlabel=2
T 53600 40200 5 8 0 1 270 8 1
pintype=pas
}
L 53800 40500 53400 40500 3 0 0 0 -1 -1
L 53800 40400 53400 40400 3 0 0 0 -1 -1
L 53600 40200 53600 40400 3 0 0 0 -1 -1
L 53600 40500 53600 40700 3 0 0 0 -1 -1
T 54100 40700 5 10 0 0 270 0 1
device=CAPACITOR
T 53900 40700 8 10 0 1 270 0 1
refdes=C?
T 54700 40700 5 10 0 0 270 0 1
description=capacitor
T 54500 40700 5 10 0 0 270 0 1
numslots=0
T 54300 40700 5 10 0 0 270 0 1
symversion=0.1
]
{
T 53900 40700 5 10 1 1 270 0 1
refdes=C8
T 53400 40900 5 10 1 1 0 0 1
value=100n
T 53400 40900 5 10 0 0 0 0 1
footprint=C100
}
C 56400 40900 1 270 0 EMBEDDEDcapacitor-1.sym
[
P 56600 40900 56600 40700 1 0 0
{
T 56650 40750 5 8 0 1 270 6 1
pinnumber=1
T 56550 40750 5 8 0 1 270 8 1
pinseq=1
T 56600 40700 9 8 0 1 270 0 1
pinlabel=1
T 56600 40700 5 8 0 1 270 2 1
pintype=pas
}
P 56600 40000 56600 40200 1 0 0
{
T 56650 40150 5 8 0 1 270 0 1
pinnumber=2
T 56550 40150 5 8 0 1 270 2 1
pinseq=2
T 56600 40200 9 8 0 1 270 6 1
pinlabel=2
T 56600 40200 5 8 0 1 270 8 1
pintype=pas
}
L 56800 40500 56400 40500 3 0 0 0 -1 -1
L 56800 40400 56400 40400 3 0 0 0 -1 -1
L 56600 40200 56600 40400 3 0 0 0 -1 -1
L 56600 40500 56600 40700 3 0 0 0 -1 -1
T 57100 40700 5 10 0 0 270 0 1
device=CAPACITOR
T 56900 40700 8 10 0 1 270 0 1
refdes=C?
T 57700 40700 5 10 0 0 270 0 1
description=capacitor
T 57500 40700 5 10 0 0 270 0 1
numslots=0
T 57300 40700 5 10 0 0 270 0 1
symversion=0.1
]
{
T 56900 40700 5 10 1 1 270 0 1
refdes=C10
T 56400 40900 5 10 1 1 0 0 1
value=100n
T 56400 40900 5 10 0 0 0 0 1
footprint=C100
}
C 55500 40900 1 270 0 EMBEDDEDcapacitor-4.sym
[
P 55700 40900 55700 40700 1 0 0
{
T 55750 40750 5 8 1 1 270 6 1
pinnumber=1
T 55650 40750 5 8 0 1 270 8 1
pinseq=1
T 55700 40700 9 8 0 1 270 0 1
pinlabel=+
T 55700 40700 5 8 0 1 270 2 1
pintype=pas
}
P 55700 40000 55700 40200 1 0 0
{
T 55750 40150 5 8 1 1 270 0 1
pinnumber=2
T 55650 40150 5 8 0 1 270 2 1
pinseq=2
T 55700 40200 9 8 0 1 270 6 1
pinlabel=-
T 55700 40200 5 8 0 1 270 8 1
pintype=pas
}
L 55900 40350 55500 40350 3 0 0 0 -1 -1
L 55700 40200 55700 40350 3 0 0 0 -1 -1
L 55700 40550 55700 40700 3 0 0 0 -1 -1
T 56600 40700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
L 55900 40661 55800 40661 3 0 0 0 -1 -1
L 55849 40610 55849 40710 3 0 0 0 -1 -1
T 56000 40700 8 10 0 1 270 0 1
refdes=C?
B 55500 40450 400 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 56800 40700 5 10 0 0 270 0 1
description=polarized capacitor
T 56400 40700 5 10 0 0 270 0 1
numslots=0
T 56200 40700 5 10 0 0 270 0 1
symversion=0.1
]
{
T 56000 40700 5 10 1 1 270 0 1
refdes=C9
T 55500 40900 5 10 1 1 0 0 1
value=470u
T 55500 40900 5 10 0 0 0 0 1
footprint=CR100
}
C 57400 39900 1 90 0 EMBEDDEDgnd-1.sym
[
P 57300 40000 57100 40000 1 0 1
{
T 57239 40058 5 4 0 1 90 0 1
pinnumber=1
T 57239 40058 5 4 0 0 90 0 1
pinseq=1
T 57239 40058 5 4 0 1 90 0 1
pinlabel=1
T 57239 40058 5 4 0 1 90 0 1
pintype=pwr
}
L 57300 39900 57300 40100 3 0 0 0 -1 -1
L 57350 39955 57350 40045 3 0 0 0 -1 -1
L 57390 39980 57390 40020 3 0 0 0 -1 -1
T 57350 40200 8 10 0 0 90 0 1
net=GND:1
]
N 51400 40000 57100 40000 4
N 51400 40000 51400 40700 4
N 51400 40700 51000 40700 4
N 54700 40300 54700 40000 4
C 53500 45700 1 180 0 EMBEDDEDresistor-2.sym
[
P 52600 45600 52750 45600 1 0 0
{
T 52700 45550 5 8 0 1 180 0 1
pinnumber=2
T 52700 45550 5 8 0 0 180 0 1
pinseq=2
T 52700 45550 5 8 0 1 180 0 1
pinlabel=2
T 52700 45550 5 8 0 1 180 0 1
pintype=pas
}
P 53500 45600 53350 45600 1 0 0
{
T 53400 45550 5 8 0 1 180 0 1
pinnumber=1
T 53400 45550 5 8 0 0 180 0 1
pinseq=1
T 53400 45550 5 8 0 1 180 0 1
pinlabel=1
T 53400 45550 5 8 0 1 180 0 1
pintype=pas
}
B 52750 45500 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53100 45350 5 10 0 0 180 0 1
device=RESISTOR
T 53300 45400 8 10 0 1 180 0 1
refdes=R?
]
{
T 53300 45400 5 10 1 1 180 0 1
refdes=R2
T 53500 45700 5 10 1 1 90 0 1
value=1k
T 53500 45700 5 10 0 0 0 0 1
footprint=R025
}
C 53500 44600 1 180 0 EMBEDDEDresistor-2.sym
[
P 52600 44500 52750 44500 1 0 0
{
T 52700 44450 5 8 0 1 180 0 1
pinnumber=2
T 52700 44450 5 8 0 0 180 0 1
pinseq=2
T 52700 44450 5 8 0 1 180 0 1
pinlabel=2
T 52700 44450 5 8 0 1 180 0 1
pintype=pas
}
P 53500 44500 53350 44500 1 0 0
{
T 53400 44450 5 8 0 1 180 0 1
pinnumber=1
T 53400 44450 5 8 0 0 180 0 1
pinseq=1
T 53400 44450 5 8 0 1 180 0 1
pinlabel=1
T 53400 44450 5 8 0 1 180 0 1
pintype=pas
}
B 52750 44400 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53100 44250 5 10 0 0 180 0 1
device=RESISTOR
T 53300 44300 8 10 0 1 180 0 1
refdes=R?
]
{
T 53300 44300 5 10 1 1 180 0 1
refdes=R3
T 53500 44600 5 10 1 1 90 0 1
value=1k
T 53500 44600 5 10 0 0 0 0 1
footprint=R025
}
N 53500 45600 56100 45600 4
N 54300 44500 53500 44500 4
N 52600 44500 51500 44500 4
C 62000 40500 1 90 1 EMBEDDEDtransistor-npn-1.sym
[
T 60100 40100 5 10 0 0 90 6 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 59900 40100 5 10 0 0 90 6 1
dist-license=dual X11 or GPL
T 59700 40100 5 10 0 0 90 6 1
use-license=free/unlimited
T 60300 40100 8 10 0 0 90 6 1
numslots=1
T 60505 40105 8 10 0 0 90 6 1
slot=1
T 60721 40121 8 10 0 0 90 6 1
slotdef=1:B,C,E
T 61250 40150 5 10 0 1 90 0 1
refdes=Q?
P 61500 40500 61500 40250 1 0 0
{
T 61500 40500 5 6 0 0 0 2 1
pintype=in
T 61450 40400 5 6 1 1 90 0 1
pinnumber=B
T 61500 40500 5 6 0 0 0 2 1
pinseq=1
}
P 61000 39900 61250 39900 1 0 0
{
T 61000 39900 5 6 0 0 270 6 1
pintype=pas
T 61050 39945 5 6 1 1 270 6 1
pinnumber=C
T 61000 39900 5 6 0 0 270 6 1
pinseq=2
}
P 62000 39900 61750 39900 1 0 0
{
T 62000 39900 5 6 0 0 90 6 1
pintype=pas
T 61850 39945 5 6 1 1 270 6 1
pinnumber=E
T 62000 39900 5 6 0 0 90 6 1
pinseq=3
}
V 61500 39984 298 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 61500 40250 61500 40075 3 0 0 0 -1 -1
L 61300 40075 61700 40075 3 0 0 0 -1 -1
L 61250 39900 61325 39900 3 0 0 0 -1 -1
L 61325 39900 61500 40075 3 0 0 0 -1 -1
L 61500 40075 61675 39900 3 0 0 0 -1 -1
L 61675 39900 61750 39900 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 61675,39900
L 61641,39984
L 61617,39958
L 61589,39938
z
]
{
T 61500 39600 5 10 1 1 270 2 1
refdes=T4
T 62000 40500 5 10 1 1 90 2 1
value=BC547
T 62000 40500 5 10 0 0 0 0 1
footprint=TO92
}
N 61500 40500 61500 43600 4
N 62000 39900 65600 39900 4
C 60800 40600 1 0 0 EMBEDDEDvcc-1.sym
[
P 61000 40600 61000 40800 1 0 0
{
T 61050 40650 5 6 0 1 0 0 1
pinnumber=1
T 61050 40650 5 6 0 0 0 0 1
pinseq=1
T 61050 40650 5 6 0 1 0 0 1
pinlabel=1
T 61050 40650 5 6 0 1 0 0 1
pintype=pwr
}
L 60850 40800 61150 40800 3 0 0 0 -1 -1
T 60875 40850 9 8 1 0 0 0 1
Vcc
T 61250 40800 8 10 0 0 0 0 1
net=Vcc:1
]
T 63600 39700 9 10 1 0 0 0 1
zasilanie wyswietlacza
N 67000 45100 66000 45100 4
N 66000 39300 66000 45100 4
N 66000 39300 60000 39300 4
N 60000 39300 60000 44400 4
N 61000 40600 61000 39900 4
N 60000 43600 61500 43600 4
C 66900 43400 1 0 0 EMBEDDEDconnector_1x26.sym
[
P 67000 53900 67300 53900 1 0 0
{
T 67350 53900 5 8 1 1 0 0 1
pinnumber=1
T 67350 53900 5 8 0 1 0 2 1
pintype=io
T 67200 53850 5 8 0 1 0 8 1
pinseq=1
}
P 67000 53500 67300 53500 1 0 0
{
T 67350 53500 5 8 1 1 0 0 1
pinnumber=2
T 67350 53500 5 8 0 1 0 2 1
pintype=io
T 67200 53450 5 8 0 1 0 8 1
pinseq=2
}
P 67000 53100 67300 53100 1 0 0
{
T 67350 53100 5 8 1 1 0 0 1
pinnumber=3
T 67350 53100 5 8 0 1 0 2 1
pintype=io
T 67200 53050 5 8 0 1 0 8 1
pinseq=3
}
P 67000 52700 67300 52700 1 0 0
{
T 67350 52700 5 8 1 1 0 0 1
pinnumber=4
T 67350 52700 5 8 0 1 0 2 1
pintype=io
T 67200 52650 5 8 0 1 0 8 1
pinseq=4
}
P 67000 52300 67300 52300 1 0 0
{
T 67350 52300 5 8 1 1 0 0 1
pinnumber=5
T 67350 52300 5 8 0 1 0 2 1
pintype=io
T 67200 52250 5 8 0 1 0 8 1
pinseq=5
}
P 67000 51900 67300 51900 1 0 0
{
T 67350 51900 5 8 1 1 0 0 1
pinnumber=6
T 67350 51900 5 8 0 1 0 2 1
pintype=io
T 67200 51850 5 8 0 1 0 8 1
pinseq=6
}
P 67000 51500 67300 51500 1 0 0
{
T 67350 51500 5 8 1 1 0 0 1
pinnumber=7
T 67350 51500 5 8 0 1 0 2 1
pintype=io
T 67200 51450 5 8 0 1 0 8 1
pinseq=7
}
P 67000 51100 67300 51100 1 0 0
{
T 67350 51100 5 8 1 1 0 0 1
pinnumber=8
T 67350 51100 5 8 0 1 0 2 1
pintype=io
T 67200 51050 5 8 0 1 0 8 1
pinseq=8
}
P 67000 50700 67300 50700 1 0 0
{
T 67350 50700 5 8 1 1 0 0 1
pinnumber=9
T 67350 50700 5 8 0 1 0 2 1
pintype=io
T 67200 50650 5 8 0 1 0 8 1
pinseq=9
}
P 67000 50300 67300 50300 1 0 0
{
T 67350 50300 5 8 1 1 0 0 1
pinnumber=10
T 67350 50300 5 8 0 1 0 2 1
pintype=io
T 67200 50250 5 8 0 1 0 8 1
pinseq=10
}
P 67000 49900 67300 49900 1 0 0
{
T 67350 49900 5 8 1 1 0 0 1
pinnumber=11
T 67350 49900 5 8 0 1 0 2 1
pintype=io
T 67200 49850 5 8 0 1 0 8 1
pinseq=11
}
P 67000 49500 67300 49500 1 0 0
{
T 67350 49500 5 8 1 1 0 0 1
pinnumber=12
T 67350 49500 5 8 0 1 0 2 1
pintype=io
T 67200 49450 5 8 0 1 0 8 1
pinseq=12
}
P 67000 49100 67300 49100 1 0 0
{
T 67350 49100 5 8 1 1 0 0 1
pinnumber=13
T 67350 49100 5 8 0 1 0 2 1
pintype=io
T 67200 49050 5 8 0 1 0 8 1
pinseq=13
}
P 67000 48700 67300 48700 1 0 0
{
T 67350 48700 5 8 1 1 0 0 1
pinnumber=14
T 67350 48700 5 8 0 1 0 2 1
pintype=io
T 67200 48650 5 8 0 1 0 8 1
pinseq=14
}
P 67000 48300 67300 48300 1 0 0
{
T 67350 48300 5 8 1 1 0 0 1
pinnumber=15
T 67350 48300 5 8 0 1 0 2 1
pintype=io
T 67200 48250 5 8 0 1 0 8 1
pinseq=15
}
P 67000 47900 67300 47900 1 0 0
{
T 67350 47900 5 8 1 1 0 0 1
pinnumber=16
T 67350 47900 5 8 0 1 0 2 1
pintype=io
T 67200 47850 5 8 0 1 0 8 1
pinseq=16
}
P 67000 47500 67300 47500 1 0 0
{
T 67350 47500 5 8 1 1 0 0 1
pinnumber=17
T 67350 47500 5 8 0 1 0 2 1
pintype=io
T 67200 47450 5 8 0 1 0 8 1
pinseq=17
}
P 67000 47100 67300 47100 1 0 0
{
T 67350 47100 5 8 1 1 0 0 1
pinnumber=18
T 67350 47100 5 8 0 1 0 2 1
pintype=io
T 67200 47050 5 8 0 1 0 8 1
pinseq=18
}
P 67000 46700 67300 46700 1 0 0
{
T 67350 46700 5 8 1 1 0 0 1
pinnumber=19
T 67350 46700 5 8 0 1 0 2 1
pintype=io
T 67200 46650 5 8 0 1 0 8 1
pinseq=19
}
P 67000 46300 67300 46300 1 0 0
{
T 67350 46300 5 8 1 1 0 0 1
pinnumber=20
T 67350 46300 5 8 0 1 0 2 1
pintype=io
T 67200 46250 5 8 0 1 0 8 1
pinseq=20
}
P 67000 45900 67300 45900 1 0 0
{
T 67350 45900 5 8 1 1 0 0 1
pinnumber=21
T 67350 45900 5 8 0 1 0 2 1
pintype=io
T 67200 45850 5 8 0 1 0 8 1
pinseq=21
}
P 67000 45500 67300 45500 1 0 0
{
T 67350 45500 5 8 1 1 0 0 1
pinnumber=22
T 67350 45500 5 8 0 1 0 2 1
pintype=io
T 67200 45450 5 8 0 1 0 8 1
pinseq=22
}
P 67000 45100 67300 45100 1 0 0
{
T 67350 45100 5 8 1 1 0 0 1
pinnumber=23
T 67350 45100 5 8 0 1 0 2 1
pintype=io
T 67200 45050 5 8 0 1 0 8 1
pinseq=23
}
P 67000 44700 67300 44700 1 0 0
{
T 67350 44700 5 8 1 1 0 0 1
pinnumber=24
T 67350 44700 5 8 0 1 0 2 1
pintype=io
T 67200 44650 5 8 0 1 0 8 1
pinseq=24
}
P 67000 44300 67300 44300 1 0 0
{
T 67350 44300 5 8 1 1 0 0 1
pinnumber=25
T 67350 44300 5 8 0 1 0 2 1
pintype=io
T 67200 44250 5 8 0 1 0 8 1
pinseq=25
}
P 67000 43900 67300 43900 1 0 0
{
T 67350 43900 5 8 1 1 0 0 1
pinnumber=26
T 67350 43900 5 8 0 1 0 2 1
pintype=io
T 67200 43850 5 8 0 1 0 8 1
pinseq=26
}
B 67300 43500 400 10800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 67700 54400 8 10 0 1 0 0 1
refdes=CONN?
T 67300 54600 5 10 0 0 0 0 1
footprint=CONNECTOR 26 1
T 67300 54800 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 67300 55000 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 67300 55200 5 10 0 0 0 0 1
use-license=free/unlimited
T 67300 55400 5 10 0 0 0 0 1
numslots=0
]
{
T 67700 54400 5 10 1 1 0 6 1
refdes=CONN1
T 66900 43400 5 10 0 0 0 0 1
footprint=DIN41651_26S
}
N 67000 50700 64800 50700 4
N 64800 50700 64800 46300 4
N 60700 45900 65200 45900 4
N 65200 45900 65200 50300 4
N 65200 50300 67000 50300 4
C 66700 46400 1 270 0 EMBEDDEDgnd-1.sym
[
P 66800 46300 67000 46300 1 0 1
{
T 66861 46242 5 4 0 1 270 0 1
pinnumber=1
T 66861 46242 5 4 0 0 270 0 1
pinseq=1
T 66861 46242 5 4 0 1 270 0 1
pinlabel=1
T 66861 46242 5 4 0 1 270 0 1
pintype=pwr
}
L 66800 46400 66800 46200 3 0 0 0 -1 -1
L 66750 46345 66750 46255 3 0 0 0 -1 -1
L 66710 46320 66710 46280 3 0 0 0 -1 -1
T 66750 46100 8 10 0 0 270 0 1
net=GND:1
]
C 66700 52400 1 270 0 EMBEDDEDgnd-1.sym
[
P 66800 52300 67000 52300 1 0 1
{
T 66861 52242 5 4 0 1 270 0 1
pinnumber=1
T 66861 52242 5 4 0 0 270 0 1
pinseq=1
T 66861 52242 5 4 0 1 270 0 1
pinlabel=1
T 66861 52242 5 4 0 1 270 0 1
pintype=pwr
}
L 66800 52400 66800 52200 3 0 0 0 -1 -1
L 66750 52345 66750 52255 3 0 0 0 -1 -1
L 66710 52320 66710 52280 3 0 0 0 -1 -1
T 66750 52100 8 10 0 0 270 0 1
net=GND:1
]
C 66700 50000 1 270 0 EMBEDDEDgnd-1.sym
[
P 66800 49900 67000 49900 1 0 1
{
T 66861 49842 5 4 0 1 270 0 1
pinnumber=1
T 66861 49842 5 4 0 0 270 0 1
pinseq=1
T 66861 49842 5 4 0 1 270 0 1
pinlabel=1
T 66861 49842 5 4 0 1 270 0 1
pintype=pwr
}
L 66800 50000 66800 49800 3 0 0 0 -1 -1
L 66750 49945 66750 49855 3 0 0 0 -1 -1
L 66710 49920 66710 49880 3 0 0 0 -1 -1
T 66750 49700 8 10 0 0 270 0 1
net=GND:1
]
N 67000 51900 65600 51900 4
N 65600 39900 65600 51900 4
N 67000 51100 65600 51100 4
C 64100 51400 1 0 0 EMBEDDEDresistor-variable-2.sym
[
T 64650 51800 8 10 0 1 0 0 1
refdes=R?
T 64900 52300 8 10 0 1 0 0 1
device=VARIABLE_RESISTOR
P 64100 51500 64300 51500 1 0 0
{
T 64100 51500 5 10 0 1 0 0 1
pinnumber=1
T 64100 51500 5 10 0 0 0 0 1
pinseq=1
T 64100 51500 5 10 0 1 0 0 1
pinlabel=1
T 64100 51500 5 10 0 1 0 0 1
pintype=pas
}
P 64800 51500 65000 51500 1 0 1
{
T 64900 51500 5 10 0 1 0 0 1
pinnumber=2
T 64900 51500 5 10 0 0 0 0 1
pinseq=2
T 64900 51500 5 10 0 1 0 0 1
pinlabel=2
T 64900 51500 5 10 0 1 0 0 1
pintype=pas
}
P 64600 51800 64600 52000 1 0 1
{
T 64600 51900 5 10 0 1 90 0 1
pinnumber=3
T 64600 51900 5 10 0 0 90 0 1
pinseq=3
T 64600 51900 5 10 0 1 90 0 1
pinlabel=3
T 64600 51900 5 10 0 1 90 0 1
pintype=pas
}
B 64300 51400 500 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 64600 51800 64600 51600 3 0 0 0 -1 -1
L 64600 51600 64550 51700 3 0 0 0 -1 -1
L 64600 51600 64650 51700 3 0 0 0 -1 -1
]
{
T 64650 51800 5 10 1 1 0 0 1
refdes=R5
T 64500 51300 5 10 1 1 180 0 1
value=5k
T 64100 51400 5 10 0 0 0 0 1
footprint=R_AJ_V
}
N 57400 49200 66000 49200 4
N 66000 49200 66000 45500 4
N 66000 45500 67000 45500 4
C 66700 46000 1 270 0 EMBEDDEDgnd-1.sym
[
P 66800 45900 67000 45900 1 0 1
{
T 66861 45842 5 4 0 1 270 0 1
pinnumber=1
T 66861 45842 5 4 0 0 270 0 1
pinseq=1
T 66861 45842 5 4 0 1 270 0 1
pinlabel=1
T 66861 45842 5 4 0 1 270 0 1
pintype=pwr
}
L 66800 46000 66800 45800 3 0 0 0 -1 -1
L 66750 45945 66750 45855 3 0 0 0 -1 -1
L 66710 45920 66710 45880 3 0 0 0 -1 -1
T 66750 45700 8 10 0 0 270 0 1
net=GND:1
]
N 67000 51500 65000 51500 4
C 66700 54000 1 270 0 EMBEDDEDgnd-1.sym
[
P 66800 53900 67000 53900 1 0 1
{
T 66861 53842 5 4 0 1 270 0 1
pinnumber=1
T 66861 53842 5 4 0 0 270 0 1
pinseq=1
T 66861 53842 5 4 0 1 270 0 1
pinlabel=1
T 66861 53842 5 4 0 1 270 0 1
pintype=pwr
}
L 66800 54000 66800 53800 3 0 0 0 -1 -1
L 66750 53945 66750 53855 3 0 0 0 -1 -1
L 66710 53920 66710 53880 3 0 0 0 -1 -1
T 66750 53700 8 10 0 0 270 0 1
net=GND:1
]
C 66700 53200 1 270 0 EMBEDDEDgnd-1.sym
[
P 66800 53100 67000 53100 1 0 1
{
T 66861 53042 5 4 0 1 270 0 1
pinnumber=1
T 66861 53042 5 4 0 0 270 0 1
pinseq=1
T 66861 53042 5 4 0 1 270 0 1
pinlabel=1
T 66861 53042 5 4 0 1 270 0 1
pintype=pwr
}
L 66800 53200 66800 53000 3 0 0 0 -1 -1
L 66750 53145 66750 53055 3 0 0 0 -1 -1
L 66710 53120 66710 53080 3 0 0 0 -1 -1
T 66750 52900 8 10 0 0 270 0 1
net=GND:1
]
N 67000 53500 66400 53500 4
N 66400 53500 66400 52700 4
N 66400 52700 67000 52700 4
N 66400 53100 65600 53100 4
C 64700 53000 1 0 0 EMBEDDEDresistor-2.sym
[
P 65600 53100 65450 53100 1 0 0
{
T 65500 53150 5 8 0 1 0 0 1
pinnumber=2
T 65500 53150 5 8 0 0 0 0 1
pinseq=2
T 65500 53150 5 8 0 1 0 0 1
pinlabel=2
T 65500 53150 5 8 0 1 0 0 1
pintype=pas
}
P 64700 53100 64850 53100 1 0 0
{
T 64800 53150 5 8 0 1 0 0 1
pinnumber=1
T 64800 53150 5 8 0 0 0 0 1
pinseq=1
T 64800 53150 5 8 0 1 0 0 1
pinlabel=1
T 64800 53150 5 8 0 1 0 0 1
pintype=pas
}
B 64850 53000 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 65100 53350 5 10 0 0 0 0 1
device=RESISTOR
T 64900 53300 8 10 0 1 0 0 1
refdes=R?
]
{
T 64900 53300 5 10 1 1 0 0 1
refdes=R4
T 64900 52800 5 10 1 1 0 0 1
value=5
T 64700 53000 5 10 0 0 0 0 1
footprint=R025
}
C 64100 52900 1 90 0 EMBEDDEDvcc-1.sym
[
P 64100 53100 63900 53100 1 0 0
{
T 64050 53150 5 6 0 1 90 0 1
pinnumber=1
T 64050 53150 5 6 0 0 90 0 1
pinseq=1
T 64050 53150 5 6 0 1 90 0 1
pinlabel=1
T 64050 53150 5 6 0 1 90 0 1
pintype=pwr
}
L 63900 52950 63900 53250 3 0 0 0 -1 -1
T 63850 52975 9 8 1 0 90 0 1
Vcc
T 63900 53350 8 10 0 0 90 0 1
net=Vcc:1
]
C 64600 51800 1 90 0 EMBEDDEDvcc-1.sym
[
P 64600 52000 64400 52000 1 0 0
{
T 64550 52050 5 6 0 1 90 0 1
pinnumber=1
T 64550 52050 5 6 0 0 90 0 1
pinseq=1
T 64550 52050 5 6 0 1 90 0 1
pinlabel=1
T 64550 52050 5 6 0 1 90 0 1
pintype=pwr
}
L 64400 51850 64400 52150 3 0 0 0 -1 -1
T 64350 51875 9 8 1 0 90 0 1
Vcc
T 64400 52250 8 10 0 0 90 0 1
net=Vcc:1
]
N 64100 53100 64700 53100 4
N 48700 47900 48200 47900 4
N 48200 47900 48200 38900 4
N 48200 38900 66400 38900 4
N 67000 44700 66400 44700 4
N 66400 44700 66400 38900 4
N 67000 44300 66800 44300 4
N 66800 44300 66800 38600 4
N 66800 38600 47800 38600 4
N 47800 38600 47800 48300 4
C 55000 44600 1 270 0 EMBEDDEDresistor-2.sym
[
P 55100 43700 55100 43850 1 0 0
{
T 55150 43800 5 8 0 1 270 0 1
pinnumber=2
T 55150 43800 5 8 0 0 270 0 1
pinseq=2
T 55150 43800 5 8 0 1 270 0 1
pinlabel=2
T 55150 43800 5 8 0 1 270 0 1
pintype=pas
}
P 55100 44600 55100 44450 1 0 0
{
T 55150 44500 5 8 0 1 270 0 1
pinnumber=1
T 55150 44500 5 8 0 0 270 0 1
pinseq=1
T 55150 44500 5 8 0 1 270 0 1
pinlabel=1
T 55150 44500 5 8 0 1 270 0 1
pintype=pas
}
B 55000 43850 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 55350 44200 5 10 0 0 270 0 1
device=RESISTOR
T 55300 44400 8 10 0 1 270 0 1
refdes=R?
]
{
T 55300 44400 5 10 1 1 270 0 1
refdes=R6
T 55000 44600 5 10 1 1 180 0 1
value=1k
T 55000 44600 5 10 0 0 90 0 1
footprint=R025
}
C 51500 40700 1 0 0 EMBEDDEDdiode-generic-1.sym
[
T 51900 42600 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 51900 42800 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 51900 43000 5 10 0 0 0 0 1
use-license=free/unlimited
T 51900 42400 8 10 0 0 0 0 1
numslots=1
T 51895 42195 8 10 0 0 0 0 1
slot=1
T 51879 41979 8 10 0 0 0 0 1
slotdef=1:A,K
T 51700 41200 8 10 0 1 0 0 1
refdes=D?
P 51500 40900 51700 40900 1 0 0
{
T 51550 40900 5 6 1 1 0 0 1
pinnumber=A
T 51850 40900 5 8 0 1 0 2 1
pintype=pas
T 51700 40850 5 8 0 1 0 8 1
pinseq=1
}
P 52400 40900 52200 40900 1 0 0
{
T 52350 40900 5 6 1 1 0 6 1
pinnumber=K
T 52050 40900 5 8 0 1 0 8 1
pintype=pas
T 52200 40850 5 8 0 1 0 2 1
pinseq=2
}
L 51700 40900 51825 40900 3 0 0 0 -1 -1
L 52075 41075 52075 40725 3 0 0 0 -1 -1
L 52075 40900 52200 40900 3 0 0 0 -1 -1
L 51825 41050 52075 40900 3 0 0 0 -1 -1
L 51825 41050 51825 40750 3 0 0 0 -1 -1
L 52075 40900 51825 40750 3 0 0 0 -1 -1
]
{
T 51800 41200 5 10 1 1 0 0 1
refdes=D1
}
C 63500 43000 1 0 0 EMBEDDEDconnector_1x4.sym
[
P 63600 44700 63900 44700 1 0 0
{
T 63950 44700 5 8 1 1 0 0 1
pinnumber=1
T 63950 44700 5 8 0 1 0 2 1
pintype=io
T 63800 44650 5 8 0 1 0 8 1
pinseq=1
}
P 63600 44300 63900 44300 1 0 0
{
T 63950 44300 5 8 1 1 0 0 1
pinnumber=2
T 63950 44300 5 8 0 1 0 2 1
pintype=io
T 63800 44250 5 8 0 1 0 8 1
pinseq=2
}
P 63600 43900 63900 43900 1 0 0
{
T 63950 43900 5 8 1 1 0 0 1
pinnumber=3
T 63950 43900 5 8 0 1 0 2 1
pintype=io
T 63800 43850 5 8 0 1 0 8 1
pinseq=3
}
P 63600 43500 63900 43500 1 0 0
{
T 63950 43500 5 8 1 1 0 0 1
pinnumber=4
T 63950 43500 5 8 0 1 0 2 1
pintype=io
T 63800 43450 5 8 0 1 0 8 1
pinseq=4
}
B 63900 43100 400 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 64300 45200 8 10 0 1 0 0 1
refdes=CONN?
T 63900 45400 5 10 0 0 0 0 1
footprint=CONNECTOR 4 1
T 63900 45600 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 63900 45800 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 63900 46000 5 10 0 0 0 0 1
use-license=free/unlimited
T 63900 46200 5 10 0 0 0 0 1
numslots=0
]
{
T 64500 43500 5 10 1 1 90 0 1
refdes=CONN_RJ11_A
T 63900 45600 5 10 0 0 0 0 1
footprint=CONNECTOR 4 1
}
C 63500 40600 1 0 0 EMBEDDEDconnector_1x4.sym
[
P 63600 42300 63900 42300 1 0 0
{
T 63950 42300 5 8 1 1 0 0 1
pinnumber=1
T 63950 42300 5 8 0 1 0 2 1
pintype=io
T 63800 42250 5 8 0 1 0 8 1
pinseq=1
}
P 63600 41900 63900 41900 1 0 0
{
T 63950 41900 5 8 1 1 0 0 1
pinnumber=2
T 63950 41900 5 8 0 1 0 2 1
pintype=io
T 63800 41850 5 8 0 1 0 8 1
pinseq=2
}
P 63600 41500 63900 41500 1 0 0
{
T 63950 41500 5 8 1 1 0 0 1
pinnumber=3
T 63950 41500 5 8 0 1 0 2 1
pintype=io
T 63800 41450 5 8 0 1 0 8 1
pinseq=3
}
P 63600 41100 63900 41100 1 0 0
{
T 63950 41100 5 8 1 1 0 0 1
pinnumber=4
T 63950 41100 5 8 0 1 0 2 1
pintype=io
T 63800 41050 5 8 0 1 0 8 1
pinseq=4
}
B 63900 40700 400 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 64300 42800 8 10 0 1 0 0 1
refdes=CONN?
T 63900 43000 5 10 0 0 0 0 1
footprint=CONNECTOR 4 1
T 63900 43200 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 63900 43400 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 63900 43600 5 10 0 0 0 0 1
use-license=free/unlimited
T 63900 43800 5 10 0 0 0 0 1
numslots=0
]
{
T 64500 41100 5 10 1 1 90 0 1
refdes=CONN_RJ11_B
T 63900 43200 5 10 0 0 0 0 1
footprint=CONNECTOR 4 1
}
