
ubuntu-preinstalled/login:     file format elf32-littlearm


Disassembly of section .init:

00001934 <.init>:
    1934:	push	{r3, lr}
    1938:	bl	3a78 <tcgetattr@plt+0x1b74>
    193c:	pop	{r3, pc}

Disassembly of section .plt:

00001940 <calloc@plt-0x14>:
    1940:	push	{lr}		; (str lr, [sp, #-4]!)
    1944:	ldr	lr, [pc, #4]	; 1950 <calloc@plt-0x4>
    1948:	add	lr, pc, lr
    194c:	ldr	pc, [lr, #8]!
    1950:	andeq	r6, r1, r4, lsl #9

00001954 <calloc@plt>:
    1954:	add	ip, pc, #0, 12
    1958:	add	ip, ip, #90112	; 0x16000
    195c:	ldr	pc, [ip, #1156]!	; 0x484

00001960 <endgrent@plt>:
    1960:	add	ip, pc, #0, 12
    1964:	add	ip, ip, #90112	; 0x16000
    1968:	ldr	pc, [ip, #1148]!	; 0x47c

0000196c <getpwnam@plt>:
    196c:	add	ip, pc, #0, 12
    1970:	add	ip, ip, #90112	; 0x16000
    1974:	ldr	pc, [ip, #1140]!	; 0x474

00001978 <strcmp@plt>:
    1978:	add	ip, pc, #0, 12
    197c:	add	ip, ip, #90112	; 0x16000
    1980:	ldr	pc, [ip, #1132]!	; 0x46c

00001984 <pam_start@plt>:
    1984:	add	ip, pc, #0, 12
    1988:	add	ip, ip, #90112	; 0x16000
    198c:	ldr	pc, [ip, #1124]!	; 0x464

00001990 <__cxa_finalize@plt>:
    1990:	add	ip, pc, #0, 12
    1994:	add	ip, ip, #90112	; 0x16000
    1998:	ldr	pc, [ip, #1116]!	; 0x45c

0000199c <strtol@plt>:
    199c:	add	ip, pc, #0, 12
    19a0:	add	ip, ip, #90112	; 0x16000
    19a4:	ldr	pc, [ip, #1108]!	; 0x454

000019a8 <strcspn@plt>:
    19a8:	add	ip, pc, #0, 12
    19ac:	add	ip, ip, #90112	; 0x16000
    19b0:	ldr	pc, [ip, #1100]!	; 0x44c

000019b4 <pam_set_item@plt>:
    19b4:	add	ip, pc, #0, 12
    19b8:	add	ip, ip, #90112	; 0x16000
    19bc:	ldr	pc, [ip, #1092]!	; 0x444

000019c0 <read@plt>:
    19c0:	add	ip, pc, #0, 12
    19c4:	add	ip, ip, #90112	; 0x16000
    19c8:	ldr	pc, [ip, #1084]!	; 0x43c

000019cc <endutent@plt>:
    19cc:	add	ip, pc, #0, 12
    19d0:	add	ip, ip, #90112	; 0x16000
    19d4:	ldr	pc, [ip, #1076]!	; 0x434

000019d8 <getuid@plt>:
    19d8:	add	ip, pc, #0, 12
    19dc:	add	ip, ip, #90112	; 0x16000
    19e0:	ldr	pc, [ip, #1068]!	; 0x42c

000019e4 <free@plt>:
    19e4:			; <UNDEFINED> instruction: 0xe7fd4778
    19e8:	add	ip, pc, #0, 12
    19ec:	add	ip, ip, #90112	; 0x16000
    19f0:	ldr	pc, [ip, #1056]!	; 0x420

000019f4 <fgets@plt>:
    19f4:	add	ip, pc, #0, 12
    19f8:	add	ip, ip, #90112	; 0x16000
    19fc:	ldr	pc, [ip, #1048]!	; 0x418

00001a00 <pututline@plt>:
    1a00:	add	ip, pc, #0, 12
    1a04:	add	ip, ip, #90112	; 0x16000
    1a08:	ldr	pc, [ip, #1040]!	; 0x410

00001a0c <ferror@plt>:
    1a0c:	add	ip, pc, #0, 12
    1a10:	add	ip, ip, #90112	; 0x16000
    1a14:	ldr	pc, [ip, #1032]!	; 0x408

00001a18 <_exit@plt>:
    1a18:	add	ip, pc, #0, 12
    1a1c:	add	ip, ip, #90112	; 0x16000
    1a20:	ldr	pc, [ip, #1024]!	; 0x400

00001a24 <memcpy@plt>:
    1a24:	add	ip, pc, #0, 12
    1a28:	add	ip, ip, #90112	; 0x16000
    1a2c:	ldr	pc, [ip, #1016]!	; 0x3f8

00001a30 <signal@plt>:
    1a30:	add	ip, pc, #0, 12
    1a34:	add	ip, ip, #90112	; 0x16000
    1a38:	ldr	pc, [ip, #1008]!	; 0x3f0

00001a3c <time@plt>:
    1a3c:	add	ip, pc, #0, 12
    1a40:	add	ip, ip, #90112	; 0x16000
    1a44:	ldr	pc, [ip, #1000]!	; 0x3e8

00001a48 <stpcpy@plt>:
    1a48:	add	ip, pc, #0, 12
    1a4c:	add	ip, ip, #90112	; 0x16000
    1a50:	ldr	pc, [ip, #992]!	; 0x3e0

00001a54 <pam_chauthtok@plt>:
    1a54:	add	ip, pc, #0, 12
    1a58:	add	ip, ip, #90112	; 0x16000
    1a5c:	ldr	pc, [ip, #984]!	; 0x3d8

00001a60 <dcgettext@plt>:
    1a60:	add	ip, pc, #0, 12
    1a64:	add	ip, ip, #90112	; 0x16000
    1a68:	ldr	pc, [ip, #976]!	; 0x3d0

00001a6c <__strncpy_chk@plt>:
    1a6c:	add	ip, pc, #0, 12
    1a70:	add	ip, ip, #90112	; 0x16000
    1a74:	ldr	pc, [ip, #968]!	; 0x3c8

00001a78 <strdup@plt>:
    1a78:	add	ip, pc, #0, 12
    1a7c:	add	ip, ip, #90112	; 0x16000
    1a80:	ldr	pc, [ip, #960]!	; 0x3c0

00001a84 <pam_end@plt>:
    1a84:	add	ip, pc, #0, 12
    1a88:	add	ip, ip, #90112	; 0x16000
    1a8c:	ldr	pc, [ip, #952]!	; 0x3b8

00001a90 <__stack_chk_fail@plt>:
    1a90:	add	ip, pc, #0, 12
    1a94:	add	ip, ip, #90112	; 0x16000
    1a98:	ldr	pc, [ip, #944]!	; 0x3b0

00001a9c <rewind@plt>:
    1a9c:			; <UNDEFINED> instruction: 0xe7fd4778
    1aa0:	add	ip, pc, #0, 12
    1aa4:	add	ip, ip, #90112	; 0x16000
    1aa8:	ldr	pc, [ip, #932]!	; 0x3a4

00001aac <alarm@plt>:
    1aac:	add	ip, pc, #0, 12
    1ab0:	add	ip, ip, #90112	; 0x16000
    1ab4:	ldr	pc, [ip, #924]!	; 0x39c

00001ab8 <pam_strerror@plt>:
    1ab8:	add	ip, pc, #0, 12
    1abc:	add	ip, ip, #90112	; 0x16000
    1ac0:	ldr	pc, [ip, #916]!	; 0x394

00001ac4 <realloc@plt>:
    1ac4:	add	ip, pc, #0, 12
    1ac8:	add	ip, ip, #90112	; 0x16000
    1acc:	ldr	pc, [ip, #908]!	; 0x38c

00001ad0 <initgroups@plt>:
    1ad0:	add	ip, pc, #0, 12
    1ad4:	add	ip, ip, #90112	; 0x16000
    1ad8:	ldr	pc, [ip, #900]!	; 0x384

00001adc <audit_open@plt>:
    1adc:	add	ip, pc, #0, 12
    1ae0:	add	ip, ip, #90112	; 0x16000
    1ae4:	ldr	pc, [ip, #892]!	; 0x37c

00001ae8 <wait@plt>:
    1ae8:	add	ip, pc, #0, 12
    1aec:	add	ip, ip, #90112	; 0x16000
    1af0:	ldr	pc, [ip, #884]!	; 0x374

00001af4 <textdomain@plt>:
    1af4:	add	ip, pc, #0, 12
    1af8:	add	ip, ip, #90112	; 0x16000
    1afc:	ldr	pc, [ip, #876]!	; 0x36c

00001b00 <pam_getenvlist@plt>:
    1b00:	add	ip, pc, #0, 12
    1b04:	add	ip, ip, #90112	; 0x16000
    1b08:	ldr	pc, [ip, #868]!	; 0x364

00001b0c <chdir@plt>:
    1b0c:	add	ip, pc, #0, 12
    1b10:	add	ip, ip, #90112	; 0x16000
    1b14:	ldr	pc, [ip, #860]!	; 0x35c

00001b18 <strcasecmp@plt>:
    1b18:	add	ip, pc, #0, 12
    1b1c:	add	ip, ip, #90112	; 0x16000
    1b20:	ldr	pc, [ip, #852]!	; 0x354

00001b24 <geteuid@plt>:
    1b24:	add	ip, pc, #0, 12
    1b28:	add	ip, ip, #90112	; 0x16000
    1b2c:	ldr	pc, [ip, #844]!	; 0x34c

00001b30 <perror@plt>:
    1b30:	add	ip, pc, #0, 12
    1b34:	add	ip, ip, #90112	; 0x16000
    1b38:	ldr	pc, [ip, #836]!	; 0x344

00001b3c <ioctl@plt>:
    1b3c:	add	ip, pc, #0, 12
    1b40:	add	ip, ip, #90112	; 0x16000
    1b44:	ldr	pc, [ip, #828]!	; 0x33c

00001b48 <lseek64@plt>:
    1b48:	add	ip, pc, #0, 12
    1b4c:	add	ip, ip, #90112	; 0x16000
    1b50:	ldr	pc, [ip, #820]!	; 0x334

00001b54 <strtoll@plt>:
    1b54:	add	ip, pc, #0, 12
    1b58:	add	ip, ip, #90112	; 0x16000
    1b5c:	ldr	pc, [ip, #812]!	; 0x32c

00001b60 <tcsetattr@plt>:
    1b60:	add	ip, pc, #0, 12
    1b64:	add	ip, ip, #90112	; 0x16000
    1b68:	ldr	pc, [ip, #804]!	; 0x324

00001b6c <strcpy@plt>:
    1b6c:			; <UNDEFINED> instruction: 0xe7fd4778
    1b70:	add	ip, pc, #0, 12
    1b74:	add	ip, ip, #90112	; 0x16000
    1b78:	ldr	pc, [ip, #792]!	; 0x318

00001b7c <chroot@plt>:
    1b7c:	add	ip, pc, #0, 12
    1b80:	add	ip, ip, #90112	; 0x16000
    1b84:	ldr	pc, [ip, #784]!	; 0x310

00001b88 <gettimeofday@plt>:
    1b88:	add	ip, pc, #0, 12
    1b8c:	add	ip, ip, #90112	; 0x16000
    1b90:	ldr	pc, [ip, #776]!	; 0x308

00001b94 <gethostname@plt>:
    1b94:	add	ip, pc, #0, 12
    1b98:	add	ip, ip, #90112	; 0x16000
    1b9c:	ldr	pc, [ip, #768]!	; 0x300

00001ba0 <open64@plt>:
    1ba0:	add	ip, pc, #0, 12
    1ba4:	add	ip, ip, #90112	; 0x16000
    1ba8:	ldr	pc, [ip, #760]!	; 0x2f8

00001bac <getenv@plt>:
    1bac:	add	ip, pc, #0, 12
    1bb0:	add	ip, ip, #90112	; 0x16000
    1bb4:	ldr	pc, [ip, #752]!	; 0x2f0

00001bb8 <puts@plt>:
    1bb8:	add	ip, pc, #0, 12
    1bbc:	add	ip, ip, #90112	; 0x16000
    1bc0:	ldr	pc, [ip, #744]!	; 0x2e8

00001bc4 <setgid@plt>:
    1bc4:	add	ip, pc, #0, 12
    1bc8:	add	ip, ip, #90112	; 0x16000
    1bcc:	ldr	pc, [ip, #736]!	; 0x2e0

00001bd0 <malloc@plt>:
    1bd0:	add	ip, pc, #0, 12
    1bd4:	add	ip, ip, #90112	; 0x16000
    1bd8:	ldr	pc, [ip, #728]!	; 0x2d8

00001bdc <__libc_start_main@plt>:
    1bdc:	add	ip, pc, #0, 12
    1be0:	add	ip, ip, #90112	; 0x16000
    1be4:	ldr	pc, [ip, #720]!	; 0x2d0

00001be8 <strerror@plt>:
    1be8:	add	ip, pc, #0, 12
    1bec:	add	ip, ip, #90112	; 0x16000
    1bf0:	ldr	pc, [ip, #712]!	; 0x2c8

00001bf4 <strftime@plt>:
    1bf4:	add	ip, pc, #0, 12
    1bf8:	add	ip, ip, #90112	; 0x16000
    1bfc:	ldr	pc, [ip, #704]!	; 0x2c0

00001c00 <localtime@plt>:
    1c00:	add	ip, pc, #0, 12
    1c04:	add	ip, ip, #90112	; 0x16000
    1c08:	ldr	pc, [ip, #696]!	; 0x2b8

00001c0c <closelog@plt>:
    1c0c:	add	ip, pc, #0, 12
    1c10:	add	ip, ip, #90112	; 0x16000
    1c14:	ldr	pc, [ip, #688]!	; 0x2b0

00001c18 <__gmon_start__@plt>:
    1c18:	add	ip, pc, #0, 12
    1c1c:	add	ip, ip, #90112	; 0x16000
    1c20:	ldr	pc, [ip, #680]!	; 0x2a8

00001c24 <__ctype_b_loc@plt>:
    1c24:	add	ip, pc, #0, 12
    1c28:	add	ip, ip, #90112	; 0x16000
    1c2c:	ldr	pc, [ip, #672]!	; 0x2a0

00001c30 <getpid@plt>:
    1c30:	add	ip, pc, #0, 12
    1c34:	add	ip, ip, #90112	; 0x16000
    1c38:	ldr	pc, [ip, #664]!	; 0x298

00001c3c <exit@plt>:
    1c3c:	add	ip, pc, #0, 12
    1c40:	add	ip, ip, #90112	; 0x16000
    1c44:	ldr	pc, [ip, #656]!	; 0x290

00001c48 <feof@plt>:
    1c48:	add	ip, pc, #0, 12
    1c4c:	add	ip, ip, #90112	; 0x16000
    1c50:	ldr	pc, [ip, #648]!	; 0x288

00001c54 <strtoul@plt>:
    1c54:	add	ip, pc, #0, 12
    1c58:	add	ip, ip, #90112	; 0x16000
    1c5c:	ldr	pc, [ip, #640]!	; 0x280

00001c60 <ttyname@plt>:
    1c60:	add	ip, pc, #0, 12
    1c64:	add	ip, ip, #90112	; 0x16000
    1c68:	ldr	pc, [ip, #632]!	; 0x278

00001c6c <strlen@plt>:
    1c6c:	add	ip, pc, #0, 12
    1c70:	add	ip, ip, #90112	; 0x16000
    1c74:	ldr	pc, [ip, #624]!	; 0x270

00001c78 <setsid@plt>:
    1c78:	add	ip, pc, #0, 12
    1c7c:	add	ip, ip, #90112	; 0x16000
    1c80:	ldr	pc, [ip, #616]!	; 0x268

00001c84 <strchr@plt>:
    1c84:	add	ip, pc, #0, 12
    1c88:	add	ip, ip, #90112	; 0x16000
    1c8c:	ldr	pc, [ip, #608]!	; 0x260

00001c90 <fchown@plt>:
    1c90:	add	ip, pc, #0, 12
    1c94:	add	ip, ip, #90112	; 0x16000
    1c98:	ldr	pc, [ip, #600]!	; 0x258

00001c9c <getpwnam_r@plt>:
    1c9c:	add	ip, pc, #0, 12
    1ca0:	add	ip, ip, #90112	; 0x16000
    1ca4:	ldr	pc, [ip, #592]!	; 0x250

00001ca8 <getopt@plt>:
    1ca8:	add	ip, pc, #0, 12
    1cac:	add	ip, ip, #90112	; 0x16000
    1cb0:	ldr	pc, [ip, #584]!	; 0x248

00001cb4 <__open64_2@plt>:
    1cb4:	add	ip, pc, #0, 12
    1cb8:	add	ip, ip, #90112	; 0x16000
    1cbc:	ldr	pc, [ip, #576]!	; 0x240

00001cc0 <getgrnam_r@plt>:
    1cc0:	add	ip, pc, #0, 12
    1cc4:	add	ip, ip, #90112	; 0x16000
    1cc8:	ldr	pc, [ip, #568]!	; 0x238

00001ccc <__errno_location@plt>:
    1ccc:	add	ip, pc, #0, 12
    1cd0:	add	ip, ip, #90112	; 0x16000
    1cd4:	ldr	pc, [ip, #560]!	; 0x230

00001cd8 <__isoc99_sscanf@plt>:
    1cd8:	add	ip, pc, #0, 12
    1cdc:	add	ip, ip, #90112	; 0x16000
    1ce0:	ldr	pc, [ip, #552]!	; 0x228

00001ce4 <memset@plt>:
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #90112	; 0x16000
    1cec:	ldr	pc, [ip, #544]!	; 0x220

00001cf0 <pam_close_session@plt>:
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #90112	; 0x16000
    1cf8:	ldr	pc, [ip, #536]!	; 0x218

00001cfc <strncpy@plt>:
    1cfc:	add	ip, pc, #0, 12
    1d00:	add	ip, ip, #90112	; 0x16000
    1d04:	ldr	pc, [ip, #528]!	; 0x210

00001d08 <setutent@plt>:
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #90112	; 0x16000
    1d10:	ldr	pc, [ip, #520]!	; 0x208

00001d14 <getutent@plt>:
    1d14:	add	ip, pc, #0, 12
    1d18:	add	ip, ip, #90112	; 0x16000
    1d1c:	ldr	pc, [ip, #512]!	; 0x200

00001d20 <__printf_chk@plt>:
    1d20:	add	ip, pc, #0, 12
    1d24:	add	ip, ip, #90112	; 0x16000
    1d28:	ldr	pc, [ip, #504]!	; 0x1f8

00001d2c <write@plt>:
    1d2c:	add	ip, pc, #0, 12
    1d30:	add	ip, ip, #90112	; 0x16000
    1d34:	ldr	pc, [ip, #496]!	; 0x1f0

00001d38 <endspent@plt>:
    1d38:	add	ip, pc, #0, 12
    1d3c:	add	ip, ip, #90112	; 0x16000
    1d40:	ldr	pc, [ip, #488]!	; 0x1e8

00001d44 <getgrgid_r@plt>:
    1d44:	add	ip, pc, #0, 12
    1d48:	add	ip, ip, #90112	; 0x16000
    1d4c:	ldr	pc, [ip, #480]!	; 0x1e0

00001d50 <__fprintf_chk@plt>:
    1d50:	add	ip, pc, #0, 12
    1d54:	add	ip, ip, #90112	; 0x16000
    1d58:	ldr	pc, [ip, #472]!	; 0x1d8

00001d5c <access@plt>:
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #90112	; 0x16000
    1d64:	ldr	pc, [ip, #464]!	; 0x1d0

00001d68 <fclose@plt>:
    1d68:	add	ip, pc, #0, 12
    1d6c:	add	ip, ip, #90112	; 0x16000
    1d70:	ldr	pc, [ip, #456]!	; 0x1c8

00001d74 <getsid@plt>:
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #90112	; 0x16000
    1d7c:	ldr	pc, [ip, #448]!	; 0x1c0

00001d80 <__syslog_chk@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #90112	; 0x16000
    1d88:	ldr	pc, [ip, #440]!	; 0x1b8

00001d8c <setlocale@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #90112	; 0x16000
    1d94:	ldr	pc, [ip, #432]!	; 0x1b0

00001d98 <fork@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #90112	; 0x16000
    1da0:	ldr	pc, [ip, #424]!	; 0x1a8

00001da4 <execle@plt>:
    1da4:	add	ip, pc, #0, 12
    1da8:	add	ip, ip, #90112	; 0x16000
    1dac:	ldr	pc, [ip, #416]!	; 0x1a0

00001db0 <endpwent@plt>:
    1db0:	add	ip, pc, #0, 12
    1db4:	add	ip, ip, #90112	; 0x16000
    1db8:	ldr	pc, [ip, #408]!	; 0x198

00001dbc <strrchr@plt>:
    1dbc:	add	ip, pc, #0, 12
    1dc0:	add	ip, ip, #90112	; 0x16000
    1dc4:	ldr	pc, [ip, #400]!	; 0x190

00001dc8 <pam_get_item@plt>:
    1dc8:	add	ip, pc, #0, 12
    1dcc:	add	ip, ip, #90112	; 0x16000
    1dd0:	ldr	pc, [ip, #392]!	; 0x188

00001dd4 <setuid@plt>:
    1dd4:	add	ip, pc, #0, 12
    1dd8:	add	ip, ip, #90112	; 0x16000
    1ddc:	ldr	pc, [ip, #384]!	; 0x180

00001de0 <openlog@plt>:
    1de0:	add	ip, pc, #0, 12
    1de4:	add	ip, ip, #90112	; 0x16000
    1de8:	ldr	pc, [ip, #376]!	; 0x178

00001dec <putc@plt>:
    1dec:	add	ip, pc, #0, 12
    1df0:	add	ip, ip, #90112	; 0x16000
    1df4:	ldr	pc, [ip, #368]!	; 0x170

00001df8 <getppid@plt>:
    1df8:	add	ip, pc, #0, 12
    1dfc:	add	ip, ip, #90112	; 0x16000
    1e00:	ldr	pc, [ip, #360]!	; 0x168

00001e04 <fopen64@plt>:
    1e04:	add	ip, pc, #0, 12
    1e08:	add	ip, ip, #90112	; 0x16000
    1e0c:	ldr	pc, [ip, #352]!	; 0x160

00001e10 <pam_acct_mgmt@plt>:
    1e10:	add	ip, pc, #0, 12
    1e14:	add	ip, ip, #90112	; 0x16000
    1e18:	ldr	pc, [ip, #344]!	; 0x158

00001e1c <freeaddrinfo@plt>:
    1e1c:	add	ip, pc, #0, 12
    1e20:	add	ip, ip, #90112	; 0x16000
    1e24:	ldr	pc, [ip, #336]!	; 0x150

00001e28 <getaddrinfo@plt>:
    1e28:	add	ip, pc, #0, 12
    1e2c:	add	ip, ip, #90112	; 0x16000
    1e30:	ldr	pc, [ip, #328]!	; 0x148

00001e34 <bindtextdomain@plt>:
    1e34:	add	ip, pc, #0, 12
    1e38:	add	ip, ip, #90112	; 0x16000
    1e3c:	ldr	pc, [ip, #320]!	; 0x140

00001e40 <audit_log_user_message@plt>:
    1e40:	add	ip, pc, #0, 12
    1e44:	add	ip, ip, #90112	; 0x16000
    1e48:	ldr	pc, [ip, #312]!	; 0x138

00001e4c <audit_log_acct_message@plt>:
    1e4c:	add	ip, pc, #0, 12
    1e50:	add	ip, ip, #90112	; 0x16000
    1e54:	ldr	pc, [ip, #304]!	; 0x130

00001e58 <pam_setcred@plt>:
    1e58:	add	ip, pc, #0, 12
    1e5c:	add	ip, ip, #90112	; 0x16000
    1e60:	ldr	pc, [ip, #296]!	; 0x128

00001e64 <pam_authenticate@plt>:
    1e64:	add	ip, pc, #0, 12
    1e68:	add	ip, ip, #90112	; 0x16000
    1e6c:	ldr	pc, [ip, #288]!	; 0x120

00001e70 <isatty@plt>:
    1e70:	add	ip, pc, #0, 12
    1e74:	add	ip, ip, #90112	; 0x16000
    1e78:	ldr	pc, [ip, #280]!	; 0x118

00001e7c <pam_open_session@plt>:
    1e7c:	add	ip, pc, #0, 12
    1e80:	add	ip, ip, #90112	; 0x16000
    1e84:	ldr	pc, [ip, #272]!	; 0x110

00001e88 <ruserok@plt>:
    1e88:	add	ip, pc, #0, 12
    1e8c:	add	ip, ip, #90112	; 0x16000
    1e90:	ldr	pc, [ip, #264]!	; 0x108

00001e94 <fputs@plt>:
    1e94:	add	ip, pc, #0, 12
    1e98:	add	ip, ip, #90112	; 0x16000
    1e9c:	ldr	pc, [ip, #256]!	; 0x100

00001ea0 <strncmp@plt>:
    1ea0:	add	ip, pc, #0, 12
    1ea4:	add	ip, ip, #90112	; 0x16000
    1ea8:	ldr	pc, [ip, #248]!	; 0xf8

00001eac <abort@plt>:
    1eac:	add	ip, pc, #0, 12
    1eb0:	add	ip, ip, #90112	; 0x16000
    1eb4:	ldr	pc, [ip, #240]!	; 0xf0

00001eb8 <close@plt>:
    1eb8:			; <UNDEFINED> instruction: 0xe7fd4778
    1ebc:	add	ip, pc, #0, 12
    1ec0:	add	ip, ip, #90112	; 0x16000
    1ec4:	ldr	pc, [ip, #228]!	; 0xe4

00001ec8 <dcngettext@plt>:
    1ec8:	add	ip, pc, #0, 12
    1ecc:	add	ip, ip, #90112	; 0x16000
    1ed0:	ldr	pc, [ip, #220]!	; 0xdc

00001ed4 <__snprintf_chk@plt>:
    1ed4:	add	ip, pc, #0, 12
    1ed8:	add	ip, ip, #90112	; 0x16000
    1edc:	ldr	pc, [ip, #212]!	; 0xd4

00001ee0 <strspn@plt>:
    1ee0:	add	ip, pc, #0, 12
    1ee4:	add	ip, ip, #90112	; 0x16000
    1ee8:	ldr	pc, [ip, #204]!	; 0xcc

00001eec <__assert_fail@plt>:
    1eec:	add	ip, pc, #0, 12
    1ef0:	add	ip, ip, #90112	; 0x16000
    1ef4:	ldr	pc, [ip, #196]!	; 0xc4

00001ef8 <fchmod@plt>:
    1ef8:	add	ip, pc, #0, 12
    1efc:	add	ip, ip, #90112	; 0x16000
    1f00:	ldr	pc, [ip, #188]!	; 0xbc

00001f04 <tcgetattr@plt>:
    1f04:	add	ip, pc, #0, 12
    1f08:	add	ip, ip, #90112	; 0x16000
    1f0c:	ldr	pc, [ip, #180]!	; 0xb4

Disassembly of section .text:

00001f10 <setsgent@@Base-0x43b4>:
    1f10:	svcmi	0x00f0e92d
    1f14:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1f18:	blhi	13d3d4 <putsgent@@Base+0x136ea8>
    1f1c:			; <UNDEFINED> instruction: 0xf8df460d
    1f20:	strbmi	r7, [r9], -r0, lsl #27
    1f24:	ldclvs	8, cr15, [ip, #-892]!	; 0xfffffc84
    1f28:	ldrbtmi	r2, [pc], #-636	; 1f30 <tcgetattr@plt+0x2c>
    1f2c:			; <UNDEFINED> instruction: 0xf5ad4604
    1f30:			; <UNDEFINED> instruction: 0xf8df5d14
    1f34:	addlt	sl, r1, r4, ror sp
    1f38:			; <UNDEFINED> instruction: 0xf10d59be
    1f3c:			; <UNDEFINED> instruction: 0xf50d0880
    1f40:			; <UNDEFINED> instruction: 0xf8df5313
    1f44:	ldmdavs	r6!, {r3, r5, r6, r8, sl, fp, ip, sp, lr}
    1f48:			; <UNDEFINED> instruction: 0xf04f63de
    1f4c:	strbmi	r0, [r0], -r0, lsl #12
    1f50:			; <UNDEFINED> instruction: 0xf848333c
    1f54:			; <UNDEFINED> instruction: 0xf7ff9c04
    1f58:			; <UNDEFINED> instruction: 0xf8dfeec6
    1f5c:	ldrbtmi	r3, [pc], #-3412	; 1f64 <tcgetattr@plt+0x60>
    1f60:	andls	sl, r8, #16, 20	; 0x10000
    1f64:	ldmpl	fp!, {r1, r3, r4, r5, r6, r7, sl, lr}^
    1f68:	eorsls	pc, ip, sp, asr #17
    1f6c:	movwls	r6, #43038	; 0xa81e
    1f70:			; <UNDEFINED> instruction: 0xf934f002
    1f74:	ldcne	8, cr15, [ip, #-892]!	; 0xfffffc84
    1f78:	ldrbtmi	r2, [r9], #-6
    1f7c:	svc	0x0006f7ff
    1f80:	ldcne	8, cr15, [r4, #-892]!	; 0xfffffc84
    1f84:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    1f88:	svc	0x0054f7ff
    1f8c:			; <UNDEFINED> instruction: 0xf7ff4650
    1f90:			; <UNDEFINED> instruction: 0xf001edb2
    1f94:			; <UNDEFINED> instruction: 0xf7ffffc3
    1f98:			; <UNDEFINED> instruction: 0xf8dfed20
    1f9c:	ldrbtmi	r2, [sl], #-3360	; 0xfffff2e0
    1fa0:			; <UNDEFINED> instruction: 0xf380fab0
    1fa4:	ldmdbeq	fp, {r3, r5, fp, sp, lr}^
    1fa8:	smlabbcc	r0, r2, r8, pc	; <UNPREDICTABLE>
    1fac:			; <UNDEFINED> instruction: 0xff2af001
    1fb0:	stccc	8, cr15, [ip, #-892]	; 0xfffffc84
    1fb4:	movwls	r5, #55547	; 0xd8fb
    1fb8:			; <UNDEFINED> instruction: 0xf7ff6018
    1fbc:	stmdacs	r0, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    1fc0:	orrhi	pc, r6, r1, asr #32
    1fc4:	svclt	0x00c22c01
    1fc8:			; <UNDEFINED> instruction: 0xf04f46ab
    1fcc:	ldrtmi	r0, [r1], r1, lsl #20
    1fd0:	ands	sp, r8, ip, lsl #24
    1fd4:	blcs	b600a8 <putsgent@@Base+0xb59b7c>
    1fd8:	ldmdavc	r3!, {r2, r8, ip, lr, pc}^
    1fdc:	tstle	r1, sp, lsr #22
    1fe0:	ldrhlt	r7, [fp, #-131]!	; 0xffffff7d
    1fe4:	beq	7e414 <putsgent@@Base+0x77ee8>
    1fe8:	andle	r4, fp, r4, asr r5
    1fec:	svcvs	0x0004f85b
    1ff0:	blcs	b600c4 <putsgent@@Base+0xb59b98>
    1ff4:	ldrtmi	sp, [r0], -lr, ror #3
    1ff8:	mrc	7, 1, APSR_nzcv, cr8, cr15, {7}
    1ffc:	stmible	r9!, {r1, fp, sp}^
    2000:	ldc2	0, cr15, [r0, #4]!
    2004:			; <UNDEFINED> instruction: 0xf8df464e
    2008:			; <UNDEFINED> instruction: 0xf8dfbcbc
    200c:			; <UNDEFINED> instruction: 0xf8dfacbc
    2010:	ldrbtmi	r9, [fp], #3260	; 0xcbc
    2014:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    2018:			; <UNDEFINED> instruction: 0x4629465a
    201c:			; <UNDEFINED> instruction: 0xf7ff4620
    2020:	mcrrne	14, 4, lr, r3, cr4
    2024:	stmdacc	r4!, {r3, r4, r5, ip, lr, pc}^
    2028:	stmiale	r9!, {r1, r2, r3, fp, sp}^
    202c:			; <UNDEFINED> instruction: 0xf853a302
    2030:	ldrmi	r2, [r3], #-32	; 0xffffffe0
    2034:	svclt	0x00004718
    2038:			; <UNDEFINED> instruction: 0xffffffe1
    203c:			; <UNDEFINED> instruction: 0xffffffc9
    2040:	ldrdeq	r0, [r0], -r5
    2044:			; <UNDEFINED> instruction: 0xffffffc9
    2048:			; <UNDEFINED> instruction: 0x000002b7
    204c:			; <UNDEFINED> instruction: 0xffffffc9
    2050:			; <UNDEFINED> instruction: 0xffffffc9
    2054:			; <UNDEFINED> instruction: 0xffffffc9
    2058:			; <UNDEFINED> instruction: 0xffffffc9
    205c:			; <UNDEFINED> instruction: 0xffffffc9
    2060:			; <UNDEFINED> instruction: 0xffffffc9
    2064:			; <UNDEFINED> instruction: 0xffffffc9
    2068:	andeq	r0, r0, pc, lsr #5
    206c:			; <UNDEFINED> instruction: 0xffffffc9
    2070:	andeq	r0, r0, sp, lsr r0
    2074:	mrrccc	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    2078:			; <UNDEFINED> instruction: 0xf8892201
    207c:	strtmi	r2, [r9], -sl, lsl #2
    2080:	mrrccs	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    2084:	ldmpl	fp!, {r5, r9, sl, lr}^
    2088:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    208c:			; <UNDEFINED> instruction: 0x465a6013
    2090:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    2094:	bicle	r1, r6, r3, asr #24
    2098:	ldccc	8, cr15, [ip], #-892	; 0xfffffc84
    209c:			; <UNDEFINED> instruction: 0xf893447b
    20a0:	bcs	a4d0 <putsgent@@Base+0x3fa4>
    20a4:	teqhi	r9, r0	; <UNPREDICTABLE>
    20a8:			; <UNDEFINED> instruction: 0x2109f893
    20ac:			; <UNDEFINED> instruction: 0xd1a72a00
    20b0:			; <UNDEFINED> instruction: 0x3108f893
    20b4:			; <UNDEFINED> instruction: 0xd1a32b00
    20b8:	stccc	8, cr15, [r0], #-892	; 0xfffffc84
    20bc:			; <UNDEFINED> instruction: 0xf893447b
    20c0:	stmdacs	r0, {r8}
    20c4:	orrhi	pc, fp, #1
    20c8:	ldccc	8, cr15, [r4], {223}	; 0xdf
    20cc:	andlt	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    20d0:	ldrdcc	pc, [r0], -fp
    20d4:	lfmle	f4, 4, [pc, #-624]	; 1e6c <pam_authenticate@plt+0x8>
    20d8:	stcls	8, cr15, [r8], {223}	; 0xdf
    20dc:			; <UNDEFINED> instruction: 0xf8d944f9
    20e0:			; <UNDEFINED> instruction: 0xf1baa10c
    20e4:			; <UNDEFINED> instruction: 0xf0410f00
    20e8:			; <UNDEFINED> instruction: 0xf85580e6
    20ec:			; <UNDEFINED> instruction: 0xf0030023
    20f0:			; <UNDEFINED> instruction: 0xf8dbfc53
    20f4:			; <UNDEFINED> instruction: 0xf8c93000
    20f8:			; <UNDEFINED> instruction: 0xf855010c
    20fc:	strbmi	r9, [r8], -r3, lsr #32
    2100:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
    2104:			; <UNDEFINED> instruction: 0x46024651
    2108:			; <UNDEFINED> instruction: 0xf7ff4648
    210c:			; <UNDEFINED> instruction: 0xf8dbedec
    2110:	movwcc	r3, #4096	; 0x1000
    2114:	andcc	pc, r0, fp, asr #17
    2118:	blcc	ff34049c <putsgent@@Base+0xff339f70>
    211c:			; <UNDEFINED> instruction: 0xf893447b
    2120:	bcs	a550 <putsgent@@Base+0x4024>
    2124:	ldrhi	pc, [r3], #-0
    2128:	ldrdcs	pc, [ip, -r3]
    212c:			; <UNDEFINED> instruction: 0xf47f2a00
    2130:			; <UNDEFINED> instruction: 0xf893af67
    2134:	blcs	e55c <putsgent@@Base+0x8030>
    2138:	svcge	0x0062f47f
    213c:			; <UNDEFINED> instruction: 0xf7ff2000
    2140:	stmdacs	r0, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
    2144:	eorshi	pc, fp, r1
    2148:			; <UNDEFINED> instruction: 0xf7ff2001
    214c:	stmdacs	r0, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
    2150:	eorshi	pc, r5, r1
    2154:			; <UNDEFINED> instruction: 0xf7ff2002
    2158:	stmdacs	r0, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
    215c:	eorhi	pc, pc, r1
    2160:			; <UNDEFINED> instruction: 0xf83af003
    2164:	blcc	fe1404e8 <putsgent@@Base+0xfe139fbc>
    2168:			; <UNDEFINED> instruction: 0x4602447b
    216c:	beq	fe43d994 <putsgent@@Base+0xfe437468>
    2170:			; <UNDEFINED> instruction: 0x0100f893
    2174:	andeq	pc, r1, r0, lsl #1
    2178:	svclt	0x00142a00
    217c:			; <UNDEFINED> instruction: 0xf0002000
    2180:	stmdacs	r0, {r0}
    2184:	bichi	pc, sp, r1, asr #32
    2188:	stcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    218c:	stmdacs	r0, {r0, r9, sl, lr}
    2190:	strbhi	pc, [r7], #0	; <UNPREDICTABLE>
    2194:	bmi	fff3e9d0 <putsgent@@Base+0xfff384a4>
    2198:	rscsvc	pc, pc, #68157440	; 0x4100000
    219c:			; <UNDEFINED> instruction: 0xf7ff4650
    21a0:			; <UNDEFINED> instruction: 0xf8dfedae
    21a4:			; <UNDEFINED> instruction: 0xf6413b4c
    21a8:	strdcs	r7, [r0, -pc]
    21ac:			; <UNDEFINED> instruction: 0xf80a447b
    21b0:			; <UNDEFINED> instruction: 0xf8931002
    21b4:	ldmdblt	r2, {r1, r3, r8, sp}
    21b8:			; <UNDEFINED> instruction: 0x3109f893
    21bc:			; <UNDEFINED> instruction: 0xf8dfb353
    21c0:			; <UNDEFINED> instruction: 0xf8df3b34
    21c4:	ldrbtmi	r9, [fp], #-2868	; 0xfffff4cc
    21c8:	bleq	c4054c <putsgent@@Base+0xc3a020>
    21cc:	movwls	r4, #25849	; 0x64f9
    21d0:	ldrbtmi	r6, [r8], #-2073	; 0xfffff7e7
    21d4:	cdp2	0, 10, cr15, cr14, cr1, {0}
    21d8:			; <UNDEFINED> instruction: 0x310af899
    21dc:			; <UNDEFINED> instruction: 0xf8d9b1d3
    21e0:	blcs	e618 <putsgent@@Base+0x80ec>
    21e4:	teqhi	r7, #65	; 0x41	; <UNPREDICTABLE>
    21e8:	movwls	r2, #28705	; 0x7021
    21ec:	blx	fe9be202 <putsgent@@Base+0xfe9b7cd6>
    21f0:	eorcs	r9, r0, #6144	; 0x1800
    21f4:	ldmdavs	r8, {r0, r9, sl, lr}
    21f8:			; <UNDEFINED> instruction: 0xf8819b07
    21fc:	orrcs	r3, r0, #32
    2200:			; <UNDEFINED> instruction: 0xf1a89300
    2204:			; <UNDEFINED> instruction: 0xf8c90304
    2208:			; <UNDEFINED> instruction: 0xf002110c
    220c:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    2210:	strthi	pc, [r4], #0
    2214:	beq	ffa40598 <putsgent@@Base+0xffa3a06c>
    2218:	subscs	r2, r0, #1073741824	; 0x40000000
    221c:			; <UNDEFINED> instruction: 0xf7ff4478
    2220:	stmdbls	r8, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
    2224:			; <UNDEFINED> instruction: 0xf7ff2000
    2228:	stmdacs	r0, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    222c:	ldrthi	pc, [sl], #-0	; <UNPREDICTABLE>
    2230:	bcc	ff4405b4 <putsgent@@Base+0xff43a088>
    2234:			; <UNDEFINED> instruction: 0xf893447b
    2238:	blcs	e66c <putsgent@@Base+0x8140>
    223c:	orrshi	pc, r3, #0
    2240:	stmdacs	r0, {r4, r5, fp, sp, lr}
    2244:	strthi	pc, [r9], #0
    2248:			; <UNDEFINED> instruction: 0xf0012100
    224c:			; <UNDEFINED> instruction: 0xf856fe73
    2250:	stmdacs	r0, {r2, r8, r9, sl, fp}
    2254:			; <UNDEFINED> instruction: 0xf818d1f8
    2258:	blcs	11270 <putsgent@@Base+0xad44>
    225c:	orrhi	pc, r8, #64	; 0x40
    2260:	bcc	fe9405e4 <putsgent@@Base+0xfe93a0b8>
    2264:			; <UNDEFINED> instruction: 0xf893447b
    2268:	blcs	e69c <putsgent@@Base+0x8170>
    226c:	strbthi	pc, [r8], #-0	; <UNPREDICTABLE>
    2270:	bvs	fe6405f4 <putsgent@@Base+0xfe63a0c8>
    2274:			; <UNDEFINED> instruction: 0x4630447e
    2278:	ldc	7, cr15, [r8], {255}	; 0xff
    227c:	tstlt	r0, r1, lsl #12
    2280:			; <UNDEFINED> instruction: 0xf0014630
    2284:			; <UNDEFINED> instruction: 0xf8dffe57
    2288:	ldrbtmi	r6, [lr], #-2696	; 0xfffff578
    228c:			; <UNDEFINED> instruction: 0xf7ff4630
    2290:	strmi	lr, [r1], -lr, lsl #25
    2294:			; <UNDEFINED> instruction: 0x4630b110
    2298:	cdp2	0, 4, cr15, cr12, cr1, {0}
    229c:	bvs	1d40620 <putsgent@@Base+0x1d3a0f4>
    22a0:			; <UNDEFINED> instruction: 0x4630447e
    22a4:	stc	7, cr15, [r2], {255}	; 0xff
    22a8:	tstlt	r0, r1, lsl #12
    22ac:			; <UNDEFINED> instruction: 0xf0014630
    22b0:			; <UNDEFINED> instruction: 0xf8dbfe41
    22b4:	adcmi	r0, r0, #0
    22b8:	mvnhi	pc, #192, 4
    22bc:	bcc	1640640 <putsgent@@Base+0x163a114>
    22c0:			; <UNDEFINED> instruction: 0xf893447b
    22c4:	bcs	a6f4 <putsgent@@Base+0x41c8>
    22c8:	movwhi	pc, #20544	; 0x5040	; <UNPREDICTABLE>
    22cc:			; <UNDEFINED> instruction: 0x3109f893
    22d0:			; <UNDEFINED> instruction: 0xf0402b00
    22d4:	cdp	3, 1, cr8, cr8, cr0, {0}
    22d8:	orrslt	r2, r2, #144, 20	; 0x90000
    22dc:	umaalcc	pc, ip, r2, r8	; <UNPREDICTABLE>
    22e0:	subcc	fp, ip, #-335544319	; 0xec000001
    22e4:	movwcs	lr, #4859	; 0x12fb
    22e8:	smlabbcc	fp, sl, r8, pc	; <UNPREDICTABLE>
    22ec:			; <UNDEFINED> instruction: 0xf8dfe694
    22f0:	andcs	r0, r1, #44, 20	; 0x2c000
    22f4:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    22f8:			; <UNDEFINED> instruction: 0xf8804478
    22fc:	ldmpl	fp!, {r0, r3, r8, sp}^
    2300:	bcs	740684 <putsgent@@Base+0x73a158>
    2304:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
    2308:	pkhbt	r6, r5, r3
    230c:	bcc	540690 <putsgent@@Base+0x53a164>
    2310:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2314:	smlabbcs	r8, r3, r8, pc	; <UNPREDICTABLE>
    2318:			; <UNDEFINED> instruction: 0xf893e67e
    231c:	bcs	a744 <putsgent@@Base+0x4218>
    2320:	mcrge	4, 6, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    2324:			; <UNDEFINED> instruction: 0x3109f893
    2328:			; <UNDEFINED> instruction: 0xf47f2b00
    232c:			; <UNDEFINED> instruction: 0xf8dfaec5
    2330:			; <UNDEFINED> instruction: 0xf85739b0
    2334:			; <UNDEFINED> instruction: 0xf8dbb003
    2338:	addsmi	r3, ip, #0
    233c:	mrcge	7, 7, APSR_nzcv, cr14, cr15, {3}
    2340:	blge	feffbe70 <putsgent@@Base+0xfeff5944>
    2344:	stmibcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2348:	ldrmi	r9, [r8], -r7, lsl #6
    234c:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2350:			; <UNDEFINED> instruction: 0x4619447a
    2354:	andcs	r9, r1, #0, 4
    2358:	andge	pc, r4, sp, asr #17
    235c:	ldc	7, cr15, [sl, #1020]!	; 0x3fc
    2360:	stmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2364:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2368:	stmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    236c:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2370:			; <UNDEFINED> instruction: 0xf502447a
    2374:	ldmdapl	r9!, {r3, r7, r9, ip, sp, lr}^
    2378:			; <UNDEFINED> instruction: 0xf503447b
    237c:	cdp	3, 0, cr7, cr9, cr8, {4}
    2380:	movwls	r2, #51728	; 0xca10
    2384:			; <UNDEFINED> instruction: 0x464f463b
    2388:			; <UNDEFINED> instruction: 0x91094699
    238c:	stmibeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2390:	ldrbtmi	r2, [r8], #-316	; 0xfffffec4
    2394:	stc2	0, cr15, [sl, #12]
    2398:	stmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    239c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    23a0:	andcs	r4, r0, r4, lsl #12
    23a4:	bl	17403a8 <putsgent@@Base+0x1739e7c>
    23a8:	orrvc	pc, r0, #1325400064	; 0x4f000000
    23ac:	andcs	r4, r1, #26214400	; 0x1900000
    23b0:	streq	lr, [r0], #-2509	; 0xfffff633
    23b4:	stmibeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    23b8:			; <UNDEFINED> instruction: 0xf7ff4478
    23bc:			; <UNDEFINED> instruction: 0xf8dfed8c
    23c0:	andcs	r1, lr, r4, lsl #19
    23c4:			; <UNDEFINED> instruction: 0xf7ff4479
    23c8:			; <UNDEFINED> instruction: 0x2c00eb34
    23cc:	rsbshi	pc, pc, #64	; 0x40
    23d0:	tstcs	r3, r9, lsl #22
    23d4:			; <UNDEFINED> instruction: 0xf8df9a0a
    23d8:	ldmdavs	fp, {r4, r5, r6, r8, fp}
    23dc:			; <UNDEFINED> instruction: 0xf8df4478
    23e0:	andsvs	r4, r3, ip, ror #18
    23e4:	stc2l	0, cr15, [r2, #-12]!
    23e8:			; <UNDEFINED> instruction: 0xf8df447c
    23ec:			; <UNDEFINED> instruction: 0xf5042964
    23f0:			; <UNDEFINED> instruction: 0xf8d47382
    23f4:	ldrbtmi	r1, [sl], #-268	; 0xfffffef4
    23f8:			; <UNDEFINED> instruction: 0xf8df9006
    23fc:	ldrbtmi	r0, [r8], #-2392	; 0xfffff6a8
    2400:	b	ff040404 <putsgent@@Base+0xff039ed8>
    2404:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2408:	subhi	pc, fp, r1, asr #32
    240c:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2410:			; <UNDEFINED> instruction: 0xf8d42104
    2414:	ldrbtmi	r0, [fp], #-260	; 0xfffffefc
    2418:			; <UNDEFINED> instruction: 0xf7ff681a
    241c:	strmi	lr, [r5], -ip, asr #21
    2420:			; <UNDEFINED> instruction: 0xf0412800
    2424:			; <UNDEFINED> instruction: 0xf8d48178
    2428:	ldrbmi	r0, [r2], -r4, lsl #2
    242c:			; <UNDEFINED> instruction: 0xf7ff2103
    2430:	stmdacs	r0, {r1, r6, r7, r9, fp, sp, lr, pc}
    2434:	strhi	pc, [fp, r0, asr #32]!
    2438:			; <UNDEFINED> instruction: 0x5108f894
    243c:			; <UNDEFINED> instruction: 0xf0402d00
    2440:	ldfged	f0, [pc], #-796	; 212c <tcgetattr@plt+0x228>
    2444:	orrvc	pc, r0, pc, asr #8
    2448:			; <UNDEFINED> instruction: 0xf7ff4620
    244c:	stmdacs	r0, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    2450:	subshi	pc, r9, #64	; 0x40
    2454:	stmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2458:	lfmge	f2, 2, [pc, #-20]!	; 244c <tcgetattr@plt+0x548>
    245c:			; <UNDEFINED> instruction: 0xf7ff4479
    2460:			; <UNDEFINED> instruction: 0xf44feb00
    2464:	ldrmi	r7, [r9], -r0, lsl #7
    2468:	strls	r2, [r1], #-513	; 0xfffffdff
    246c:	strtmi	r9, [r8], -r0
    2470:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    2474:	stmiami	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2478:	tstcs	r9, sl, lsr #12
    247c:			; <UNDEFINED> instruction: 0xf8d4447c
    2480:			; <UNDEFINED> instruction: 0xf7ff0104
    2484:	stmdacs	r0, {r3, r4, r7, r9, fp, sp, lr, pc}
    2488:	sbcshi	pc, sl, r1, asr #32
    248c:	svcne	0x002e9d08
    2490:			; <UNDEFINED> instruction: 0xf0014630
    2494:			; <UNDEFINED> instruction: 0xf855fbab
    2498:	blcs	114b0 <putsgent@@Base+0xaf84>
    249c:	subhi	pc, r9, #0
    24a0:			; <UNDEFINED> instruction: 0xf8d4781d
    24a4:	stfcss	f0, [r0, #-16]
    24a8:	eorshi	pc, ip, #0
    24ac:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    24b0:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
    24b4:	bcc	43dcdc <putsgent@@Base+0x4377b0>
    24b8:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    24bc:	movwls	r4, #46203	; 0xb47b
    24c0:	ssatmi	r4, #27, r3, asr #12
    24c4:	adds	r4, sp, pc, lsl r6
    24c8:	andcs	r2, r6, r0, lsl #2
    24cc:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    24d0:			; <UNDEFINED> instruction: 0xf0002800
    24d4:			; <UNDEFINED> instruction: 0xf7ff812d
    24d8:	pkhtbmi	lr, r0, r0, asr #21
    24dc:			; <UNDEFINED> instruction: 0xf0002800
    24e0:			; <UNDEFINED> instruction: 0xf8df8127
    24e4:	andcs	r1, r6, r8, lsl #17
    24e8:			; <UNDEFINED> instruction: 0xf7ff4479
    24ec:			; <UNDEFINED> instruction: 0xf8dfec50
    24f0:	ldrbmi	r3, [r9], -r0, lsl #17
    24f4:			; <UNDEFINED> instruction: 0xf8d3447b
    24f8:			; <UNDEFINED> instruction: 0xf7ff0104
    24fc:	bls	1fd07c <putsgent@@Base+0x1f6b50>
    2500:	tstcs	r1, fp, lsr #12
    2504:	andls	r9, r0, #16777216	; 0x1000000
    2508:	stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    250c:	andls	r4, r2, sl, ror r4
    2510:			; <UNDEFINED> instruction: 0xf7ff2005
    2514:			; <UNDEFINED> instruction: 0x4641ec36
    2518:			; <UNDEFINED> instruction: 0xf7ff2006
    251c:			; <UNDEFINED> instruction: 0x4640ec38
    2520:	b	18c0524 <putsgent@@Base+0x18b9ff8>
    2524:	svceq	0x0000f1ba
    2528:	tsthi	sl, r0	; <UNPREDICTABLE>
    252c:	stmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2530:			; <UNDEFINED> instruction: 0xf0034478
    2534:	stmdacs	r0, {r0, r2, r3, r6, sl, fp, ip, sp, lr, pc}
    2538:	adchi	pc, r4, #64	; 0x40
    253c:	b	ff3c0540 <putsgent@@Base+0xff3ba014>
    2540:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2544:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2548:	bleq	3e68c <putsgent@@Base+0x38160>
    254c:			; <UNDEFINED> instruction: 0xf04f4479
    2550:			; <UNDEFINED> instruction: 0x465a3cff
    2554:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2558:			; <UNDEFINED> instruction: 0xf8df6809
    255c:			; <UNDEFINED> instruction: 0xf8cd3828
    2560:	ldrbtmi	ip, [fp], #-4
    2564:	strls	r9, [r4, -r2, lsl #2]
    2568:	orrvs	pc, fp, pc, asr #8
    256c:			; <UNDEFINED> instruction: 0xf8cd9400
    2570:			; <UNDEFINED> instruction: 0xf8cdb014
    2574:			; <UNDEFINED> instruction: 0xf8c8b00c
    2578:			; <UNDEFINED> instruction: 0xf7ff0000
    257c:			; <UNDEFINED> instruction: 0xf8d8ec68
    2580:			; <UNDEFINED> instruction: 0xf7ff0000
    2584:			; <UNDEFINED> instruction: 0xf8dfec9c
    2588:	ldrbtmi	r0, [r8], #-2048	; 0xfffff800
    258c:	bl	540590 <putsgent@@Base+0x53a064>
    2590:	ubfxne	pc, pc, #17, #25
    2594:	ldrbmi	r2, [r8], -r5, lsl #4
    2598:			; <UNDEFINED> instruction: 0xf7ff4479
    259c:			; <UNDEFINED> instruction: 0xf7ffea62
    25a0:	vnmls.f64	d14, d8, d12
    25a4:			; <UNDEFINED> instruction: 0xf0030a10
    25a8:	stmdacs	r0, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
    25ac:	adcshi	pc, r8, r0, asr #32
    25b0:			; <UNDEFINED> instruction: 0x07dcf8df
    25b4:			; <UNDEFINED> instruction: 0xf0034478
    25b8:	strdlt	pc, [r8, r7]
    25bc:			; <UNDEFINED> instruction: 0x27d4f8df
    25c0:	mrc	6, 0, r4, cr8, cr9, {1}
    25c4:			; <UNDEFINED> instruction: 0x46203a90
    25c8:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    25cc:	cdp2	0, 8, cr15, cr14, cr2, {0}
    25d0:	strtmi	r4, [r0], -r0, lsl #13
    25d4:			; <UNDEFINED> instruction: 0xf0024641
    25d8:	strbmi	pc, [r0], -r3, lsl #17	; <UNPREDICTABLE>
    25dc:	b	1405e0 <putsgent@@Base+0x13a0b4>
    25e0:	adcmi	r9, fp, #6144	; 0x1800
    25e4:	eorhi	pc, r1, #64, 4
    25e8:	sbfxhi	pc, pc, #17, #13
    25ec:	mrscs	r2, R10_usr
    25f0:			; <UNDEFINED> instruction: 0xf8d844f8
    25f4:			; <UNDEFINED> instruction: 0xf7ff0104
    25f8:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    25fc:	ldrbhi	pc, [fp], #64	; 0x40	; <UNPREDICTABLE>
    2600:	ldrdeq	pc, [r4, -r8]
    2604:	strcc	r2, [r1, #-256]	; 0xffffff00
    2608:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    260c:	ldrtmi	r4, [r0], -r3, lsl #13
    2610:	blx	ffb3e61c <putsgent@@Base+0xffb380f0>
    2614:			; <UNDEFINED> instruction: 0xf0016830
    2618:			; <UNDEFINED> instruction: 0xf1bbfb79
    261c:	strmi	r0, [r4], -fp, lsl #30
    2620:			; <UNDEFINED> instruction: 0x81aef000
    2624:	svceq	0x001af1bb
    2628:	strhi	pc, [sl, #-0]
    262c:	svceq	0x0000f1bb
    2630:	svcge	0x004af47f
    2634:	svceq	0x0000f1ba
    2638:	sbchi	pc, r6, r0
    263c:	smmlseq	ip, pc, r8, pc	; <UNPREDICTABLE>
    2640:			; <UNDEFINED> instruction: 0xf0034478
    2644:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    2648:	adcshi	pc, lr, r0
    264c:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
    2650:			; <UNDEFINED> instruction: 0xf8da465a
    2654:	ldrbtmi	r0, [r9], #-8
    2658:	orrvc	pc, r8, r1, lsl #10
    265c:	cdp2	0, 15, cr15, cr12, cr1, {0}
    2660:			; <UNDEFINED> instruction: 0xf0402800
    2664:	strhcs	r8, [r0, -r1]
    2668:			; <UNDEFINED> instruction: 0xf7ff2006
    266c:	stmdacs	r0, {r4, r7, r8, r9, fp, sp, lr, pc}
    2670:	msrhi	SPSR_x, r0
    2674:	b	40678 <putsgent@@Base+0x3a14c>
    2678:	stmdacs	r0, {r7, r9, sl, lr}
    267c:	ldrthi	pc, [fp], -r0	; <UNPREDICTABLE>
    2680:			; <UNDEFINED> instruction: 0x1720f8df
    2684:	ldrbtmi	r2, [r9], #-6
    2688:	bl	fe04068c <putsgent@@Base+0xfe03a160>
    268c:			; <UNDEFINED> instruction: 0xf8df9b07
    2690:	tstcs	r1, r8, lsl r7
    2694:	ldrbtmi	r2, [sl], #-2
    2698:	strtmi	r9, [r3], -r0, lsl #6
    269c:	bl	1c406a0 <putsgent@@Base+0x1c3a174>
    26a0:	andcs	r4, r6, r1, asr #12
    26a4:	bl	1cc06a8 <putsgent@@Base+0x1cba17c>
    26a8:			; <UNDEFINED> instruction: 0xf7ff4640
    26ac:			; <UNDEFINED> instruction: 0xf7ffe99e
    26b0:			; <UNDEFINED> instruction: 0xf8dfea16
    26b4:			; <UNDEFINED> instruction: 0xf8dfc6f8
    26b8:			; <UNDEFINED> instruction: 0xf04f36c8
    26bc:	ldrbtmi	r0, [ip], #2816	; 0xb00
    26c0:			; <UNDEFINED> instruction: 0xf04f465a
    26c4:			; <UNDEFINED> instruction: 0xf8dc31ff
    26c8:			; <UNDEFINED> instruction: 0xf859c000
    26cc:	blls	2e26e0 <putsgent@@Base+0x2dc1b4>
    26d0:	andgt	pc, r8, sp, asr #17
    26d4:	vst4.8	{d25,d27,d29,d31}, [pc], r1
    26d8:	strls	r6, [r4, -fp, lsl #3]
    26dc:			; <UNDEFINED> instruction: 0xf8cd9400
    26e0:			; <UNDEFINED> instruction: 0xf8cdb014
    26e4:			; <UNDEFINED> instruction: 0xf8c8b00c
    26e8:			; <UNDEFINED> instruction: 0xf7ff0000
    26ec:			; <UNDEFINED> instruction: 0xf8d8ebb0
    26f0:			; <UNDEFINED> instruction: 0xf7ff0000
    26f4:			; <UNDEFINED> instruction: 0xf8dfebe4
    26f8:	ldrbtmi	r0, [r8], #-1720	; 0xfffff948
    26fc:	b	1740700 <putsgent@@Base+0x173a1d4>
    2700:	ssatne	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    2704:	ldrbmi	r2, [r8], -r5, lsl #4
    2708:			; <UNDEFINED> instruction: 0xf7ff4479
    270c:			; <UNDEFINED> instruction: 0xf7ffe9aa
    2710:			; <UNDEFINED> instruction: 0xee18ea54
    2714:			; <UNDEFINED> instruction: 0xf0030a10
    2718:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    271c:	svcge	0x0048f43f
    2720:	bcs	43df8c <putsgent@@Base+0x437a60>
    2724:			; <UNDEFINED> instruction: 0xf8da4639
    2728:			; <UNDEFINED> instruction: 0xf0010008
    272c:	ldr	pc, [pc, -r3, asr #27]!
    2730:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    2734:	ldrbtmi	r4, [fp], #-1625	; 0xfffff9a7
    2738:	ldrdeq	pc, [r4, -r3]
    273c:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2740:	strtmi	r9, [fp], -r7, lsl #20
    2744:	strls	r2, [r1], #-257	; 0xfffffeff
    2748:			; <UNDEFINED> instruction: 0xf8df9200
    274c:	ldrbtmi	r2, [sl], #-1648	; 0xfffff990
    2750:	andcs	r9, r5, r2
    2754:	bl	540758 <putsgent@@Base+0x53a22c>
    2758:	svceq	0x0000f1ba
    275c:	mcrge	4, 7, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    2760:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2764:			; <UNDEFINED> instruction: 0x1658f8df
    2768:			; <UNDEFINED> instruction: 0x3614f8df
    276c:	bleq	3e8b0 <putsgent@@Base+0x38384>
    2770:			; <UNDEFINED> instruction: 0xf04f4479
    2774:			; <UNDEFINED> instruction: 0x465a3cff
    2778:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    277c:			; <UNDEFINED> instruction: 0xf8df6809
    2780:			; <UNDEFINED> instruction: 0xf8cd3644
    2784:	ldrbtmi	ip, [fp], #-4
    2788:	strls	r9, [r4, -r2, lsl #2]
    278c:	orrvs	pc, fp, pc, asr #8
    2790:			; <UNDEFINED> instruction: 0xf8cd9400
    2794:			; <UNDEFINED> instruction: 0xf8cdb014
    2798:			; <UNDEFINED> instruction: 0xf8c8b00c
    279c:			; <UNDEFINED> instruction: 0xf7ff0000
    27a0:			; <UNDEFINED> instruction: 0xf8d8eb56
    27a4:			; <UNDEFINED> instruction: 0xf7ff0000
    27a8:			; <UNDEFINED> instruction: 0xf8dfeb8a
    27ac:	ldrbtmi	r0, [r8], #-1564	; 0xfffff9e4
    27b0:	b	c07b4 <putsgent@@Base+0xba288>
    27b4:			; <UNDEFINED> instruction: 0x1614f8df
    27b8:	ldrbmi	r2, [r8], -r5, lsl #4
    27bc:			; <UNDEFINED> instruction: 0xf7ff4479
    27c0:			; <UNDEFINED> instruction: 0xf7ffe950
    27c4:			; <UNDEFINED> instruction: 0xe6f3e9fa
    27c8:	ldrtmi	r2, [sl], r0
    27cc:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27d0:	ldrbpl	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    27d4:	ldrbtmi	r2, [sp], #-256	; 0xffffff00
    27d8:	ldrdeq	pc, [r4, -r5]
    27dc:	bl	6407e0 <putsgent@@Base+0x63a2b4>
    27e0:	strmi	r2, [r4], -ip, lsl #16
    27e4:	stccs	0, cr13, [r0], {108}	; 0x6c
    27e8:	ldrhi	pc, [r1, #64]	; 0x40
    27ec:			; <UNDEFINED> instruction: 0xf8df9b08
    27f0:	svcne	0x001e55e4
    27f4:			; <UNDEFINED> instruction: 0x4630447d
    27f8:			; <UNDEFINED> instruction: 0xf9f8f001
    27fc:			; <UNDEFINED> instruction: 0xf8d59b08
    2800:			; <UNDEFINED> instruction: 0xf8537104
    2804:			; <UNDEFINED> instruction: 0xf0020c04
    2808:	stmdacs	r0, {r0, r4, r6, fp, ip, sp, lr, pc}
    280c:	svclt	0x000c4638
    2810:	vst1.8	{d20-d22}, [pc :128], r1
    2814:			; <UNDEFINED> instruction: 0xf7ff4100
    2818:	stmdacs	r0, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    281c:	strhi	pc, [sp], r0, asr #32
    2820:			; <UNDEFINED> instruction: 0xf0014630
    2824:			; <UNDEFINED> instruction: 0xf8d5f9e3
    2828:	tstlt	r8, ip, lsl #2
    282c:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2830:			; <UNDEFINED> instruction: 0xf0036830
    2834:			; <UNDEFINED> instruction: 0xf8dff8b1
    2838:	ldrbtmi	r4, [ip], #-1440	; 0xfffffa60
    283c:	smlabteq	ip, r4, r8, pc	; <UNPREDICTABLE>
    2840:	blx	193e84c <putsgent@@Base+0x1938320>
    2844:			; <UNDEFINED> instruction: 0xf8d44605
    2848:			; <UNDEFINED> instruction: 0xf002010c
    284c:	strmi	pc, [r7], -r3, lsr #29
    2850:			; <UNDEFINED> instruction: 0xf0002800
    2854:			; <UNDEFINED> instruction: 0xf00286ab
    2858:			; <UNDEFINED> instruction: 0x4606f957
    285c:			; <UNDEFINED> instruction: 0xf0402800
    2860:			; <UNDEFINED> instruction: 0xf8d484ae
    2864:	tstcs	r2, r4, lsl #2
    2868:	b	ffdc086c <putsgent@@Base+0xffdba340>
    286c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2870:	strbthi	pc, [r4], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    2874:	ldrdcc	pc, [ip, -r4]
    2878:			; <UNDEFINED> instruction: 0xf0002b00
    287c:			; <UNDEFINED> instruction: 0xf7ff87d2
    2880:			; <UNDEFINED> instruction: 0xf8dfe916
    2884:	ldrbtmi	r0, [r8], #-1368	; 0xfffffaa8
    2888:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    288c:			; <UNDEFINED> instruction: 0xf8dfb128
    2890:			; <UNDEFINED> instruction: 0x46290550
    2894:			; <UNDEFINED> instruction: 0xf0014478
    2898:	ldmibvs	fp!, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    289c:	bcs	aa090c <putsgent@@Base+0xa9a3e0>
    28a0:	orrhi	pc, r1, r0, asr #32
    28a4:	ldrtmi	r3, [r8], -r1, lsl #6
    28a8:			; <UNDEFINED> instruction: 0xf00261bb
    28ac:			; <UNDEFINED> instruction: 0xf7fffb79
    28b0:			; <UNDEFINED> instruction: 0xf7ffea80
    28b4:			; <UNDEFINED> instruction: 0xf7ffe856
    28b8:			; <UNDEFINED> instruction: 0xf003ea40
    28bc:	strb	pc, [r5, #-3355]!	; 0xfffff2e5	; <UNPREDICTABLE>
    28c0:	ldrdeq	pc, [r4, -r5]
    28c4:			; <UNDEFINED> instruction: 0xf7ff2120
    28c8:	strmi	lr, [r4], -r6, asr #17
    28cc:	strtmi	lr, [r0], -fp, lsl #15
    28d0:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    28d4:			; <UNDEFINED> instruction: 0xf8dfe57c
    28d8:	ldrbtmi	r3, [fp], #-1292	; 0xfffffaf4
    28dc:	ldmdavc	r3, {r1, r3, r4, fp, sp, lr}
    28e0:			; <UNDEFINED> instruction: 0xf43f2b00
    28e4:	blge	fefedda4 <putsgent@@Base+0xfefe7878>
    28e8:	ldrbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    28ec:	ldrmi	r9, [r8], -r7, lsl #6
    28f0:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    28f4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    28f8:	tstls	r0, r1, lsl #4
    28fc:	ldrmi	r2, [r9], -r1, lsl #4
    2900:	b	ffa40904 <putsgent@@Base+0xffa3a3d8>
    2904:			; <UNDEFINED> instruction: 0xf8dfe52c
    2908:	strtmi	r1, [r8], -r4, ror #9
    290c:	lfmge	f2, 2, [pc, #-20]!	; 2900 <tcgetattr@plt+0x9fc>
    2910:			; <UNDEFINED> instruction: 0xf7ff4479
    2914:	vst2.32	{d30-d31}, [pc :128], r6
    2918:	strmi	r7, [r1], -r0, lsl #5
    291c:			; <UNDEFINED> instruction: 0xf7ff4628
    2920:	str	lr, [r7, #2542]!	; 0x9ee
    2924:	tstcs	r2, sl, lsr #12
    2928:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    292c:			; <UNDEFINED> instruction: 0xf0402800
    2930:			; <UNDEFINED> instruction: 0xf8d48573
    2934:	ldr	r0, [r9, #260]!	; 0x104
    2938:	tstcs	r1, r7, lsl #22
    293c:	ldrtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2940:	movwls	r2, #2
    2944:			; <UNDEFINED> instruction: 0x4623447a
    2948:	b	6c094c <putsgent@@Base+0x6ba420>
    294c:			; <UNDEFINED> instruction: 0xf893e6af
    2950:	bcs	ad78 <putsgent@@Base+0x484c>
    2954:	blge	ffcbfa58 <putsgent@@Base+0xffcb952c>
    2958:	ldrdcc	pc, [ip, -r3]
    295c:			; <UNDEFINED> instruction: 0xf47f2b00
    2960:			; <UNDEFINED> instruction: 0xf7ffabed
    2964:			; <UNDEFINED> instruction: 0xf818bb4d
    2968:	blcs	11980 <putsgent@@Base+0xb454>
    296c:	rschi	pc, r8, r0
    2970:	streq	pc, [r0], #2271	; 0x8df
    2974:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    2978:			; <UNDEFINED> instruction: 0xf0014478
    297c:	ldrbt	pc, [r7], #-2779	; 0xfffff525	; <UNPREDICTABLE>
    2980:	tstcs	r0, fp, lsr r6
    2984:	strbmi	r2, [pc], -r6
    2988:			; <UNDEFINED> instruction: 0x469a46d1
    298c:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2990:			; <UNDEFINED> instruction: 0xf0002800
    2994:			; <UNDEFINED> instruction: 0xf7ff80ca
    2998:			; <UNDEFINED> instruction: 0x4606e870
    299c:			; <UNDEFINED> instruction: 0xf0002800
    29a0:			; <UNDEFINED> instruction: 0xf8df80c4
    29a4:	andcs	r1, r6, r4, asr r4
    29a8:			; <UNDEFINED> instruction: 0xf7ff4479
    29ac:	blls	1fd174 <putsgent@@Base+0x1f6c48>
    29b0:	strbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    29b4:	andcs	r2, r5, r1, lsl #2
    29b8:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
    29bc:	strtmi	r9, [fp], -r0, lsl #6
    29c0:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29c4:	andcs	r4, r6, r1, lsr r6
    29c8:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29cc:			; <UNDEFINED> instruction: 0xf7ff4630
    29d0:			; <UNDEFINED> instruction: 0xf1b9e80c
    29d4:	andle	r0, r7, r0, lsl #30
    29d8:	strteq	pc, [r4], #-2271	; 0xfffff721
    29dc:			; <UNDEFINED> instruction: 0xf0034478
    29e0:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    29e4:	sbchi	pc, pc, r0, asr #32
    29e8:	ldrcc	pc, [r8], #-2271	; 0xfffff721
    29ec:			; <UNDEFINED> instruction: 0xf8df2205
    29f0:	andcs	r1, r0, r8, lsl r4
    29f4:	ldrmi	pc, [r4], #-2271	; 0xfffff721
    29f8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    29fc:	ldmdavs	lr, {r2, r3, r4, r5, r6, sl, lr}
    2a00:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a04:	tstcs	r1, fp, lsr #12
    2a08:	ldrtmi	r4, [r0], -r2, lsl #12
    2a0c:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a10:			; <UNDEFINED> instruction: 0xf8d42100
    2a14:			; <UNDEFINED> instruction: 0xf7ff0104
    2a18:	strmi	lr, [r1], -ip, ror #18
    2a1c:	ldrdeq	pc, [r4, -r4]
    2a20:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a24:			; <UNDEFINED> instruction: 0xf7ff2000
    2a28:	tstcs	r0, sl, lsl #18
    2a2c:	strbmi	r2, [pc], -r6
    2a30:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a34:			; <UNDEFINED> instruction: 0xf0002800
    2a38:			; <UNDEFINED> instruction: 0xf7ff809b
    2a3c:			; <UNDEFINED> instruction: 0x4606e81e
    2a40:			; <UNDEFINED> instruction: 0xf0002800
    2a44:	ldmibmi	r2!, {r0, r2, r4, r7, pc}^
    2a48:	ldrbtmi	r2, [r9], #-6
    2a4c:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a50:	bmi	ffc29674 <putsgent@@Base+0xffc23148>
    2a54:	andcs	r2, r5, r1, lsl #2
    2a58:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
    2a5c:	strtmi	r9, [fp], -r0, lsl #6
    2a60:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a64:	andcs	r4, r6, r1, lsr r6
    2a68:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a6c:			; <UNDEFINED> instruction: 0xf7fe4630
    2a70:	blmi	ff93e968 <putsgent@@Base+0xff93843c>
    2a74:	stmibmi	r8!, {r0, r2, r9, sp}^
    2a78:	stclmi	0, cr2, [r8]
    2a7c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    2a80:			; <UNDEFINED> instruction: 0xe7bc447c
    2a84:	andcs	r9, r1, #12, 18	; 0x30000
    2a88:	ldrdeq	pc, [r8], -sl
    2a8c:	stc2l	0, cr15, [r4], #4
    2a90:			; <UNDEFINED> instruction: 0xf47f2800
    2a94:	strb	sl, [r6, #3411]!	; 0xd53
    2a98:	orreq	lr, r0, r5, lsl #22
    2a9c:			; <UNDEFINED> instruction: 0xf0011a20
    2aa0:	str	pc, [fp], #-2829	; 0xfffff4f3
    2aa4:	ldmibmi	lr, {r3, r8, r9, fp, ip, pc}^
    2aa8:	ldmvs	sl, {r0, r3, ip, pc}^
    2aac:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
    2ab0:	vld4.8	{d9,d11,d13,d15}, [r2], r6
    2ab4:	ldmibmi	fp, {r4, r5, r7, r9, sp, lr}^
    2ab8:	eorvs	pc, r1, #1107296256	; 0x42000000
    2abc:			; <UNDEFINED> instruction: 0xf0429008
    2ac0:	ldrbtmi	r0, [r9], #-523	; 0xfffffdf5
    2ac4:	ldmdavs	r9, {r0, r1, r2, r8, ip, pc}
    2ac8:	bls	21ae38 <putsgent@@Base+0x21490c>
    2acc:	cdpvc	4, 8, cr15, cr0, cr1, {2}
    2ad0:	ldclvc	8, cr9, [r9], {6}
    2ad4:	stceq	0, cr15, [r4], {66}	; 0x42
    2ad8:	and	pc, r0, r3, asr #17
    2adc:			; <UNDEFINED> instruction: 0xf8c39308
    2ae0:			; <UNDEFINED> instruction: 0xf003c004
    2ae4:	stmdbls	r8, {r0, r1, r4, r7, r8, fp, ip, sp, lr, pc}
    2ae8:	strmi	r7, [r2], -r9, lsl #26
    2aec:	ldrmi	r9, [r1], r7, lsl #16
    2af0:			; <UNDEFINED> instruction: 0xf003920b
    2af4:	blls	241128 <putsgent@@Base+0x23abfc>
    2af8:			; <UNDEFINED> instruction: 0xf883464a
    2afc:	ldrvc	r9, [r8, #-19]	; 0xffffffed
    2b00:	mvnseq	pc, #50	; 0x32
    2b04:	blls	254510 <putsgent@@Base+0x24dfe4>
    2b08:	strbthi	pc, [lr], -r0, asr #32	; <UNPREDICTABLE>
    2b0c:	rscseq	pc, pc, #48	; 0x30
    2b10:	ldrbhi	pc, [r3], -r0, asr #32	; <UNPREDICTABLE>
    2b14:	ldrmi	r9, [r9], -r8, lsl #20
    2b18:			; <UNDEFINED> instruction: 0xf7ff4618
    2b1c:			; <UNDEFINED> instruction: 0xf7ffe822
    2b20:	stmibmi	r1, {r0, r1, r2, r7, r8, r9, fp, ip, sp, pc}^
    2b24:			; <UNDEFINED> instruction: 0xf7ff4479
    2b28:	bls	1f1804 <putsgent@@Base+0x1eb2d8>
    2b2c:	tstcs	r1, fp, lsr #12
    2b30:	strls	r2, [r1], #-5
    2b34:	bmi	fef6733c <putsgent@@Base+0xfef60e10>
    2b38:			; <UNDEFINED> instruction: 0xf7ff447a
    2b3c:	strb	lr, [r8, -r2, lsr #18]
    2b40:	ldrbtmi	r4, [lr], #-3771	; 0xfffff145
    2b44:			; <UNDEFINED> instruction: 0xf7ff4630
    2b48:			; <UNDEFINED> instruction: 0x4601e832
    2b4c:			; <UNDEFINED> instruction: 0xf43f2800
    2b50:	ldrtmi	sl, [r0], -pc, lsl #23
    2b54:			; <UNDEFINED> instruction: 0xf9eef001
    2b58:	bllt	fe2c0b5c <putsgent@@Base+0xfe2ba630>
    2b5c:			; <UNDEFINED> instruction: 0xf8d99006
    2b60:			; <UNDEFINED> instruction: 0xf7fe010c
    2b64:	blls	1be874 <putsgent@@Base+0x1b8348>
    2b68:	smlabtcc	ip, r9, r8, pc	; <UNPREDICTABLE>
    2b6c:	bllt	14c0b70 <putsgent@@Base+0x14ba644>
    2b70:	strtmi	r9, [fp], -r7, lsl #20
    2b74:	andcs	r2, r5, r1, lsl #2
    2b78:	andls	r9, r0, #16777216	; 0x1000000
    2b7c:	ldrbtmi	r4, [sl], #-2733	; 0xfffff553
    2b80:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b84:	bmi	feb3c960 <putsgent@@Base+0xfeb36434>
    2b88:			; <UNDEFINED> instruction: 0xf8d94651
    2b8c:	ldrbtmi	r0, [sl], #-8
    2b90:	addvc	pc, r8, #8388608	; 0x800000
    2b94:	blx	fe3beba2 <putsgent@@Base+0xfe3b8676>
    2b98:			; <UNDEFINED> instruction: 0xf818e726
    2b9c:	blcs	11bb4 <putsgent@@Base+0xb688>
    2ba0:	blge	19bfca4 <putsgent@@Base+0x19b9778>
    2ba4:	strbmi	lr, [fp], -r4, ror #13
    2ba8:			; <UNDEFINED> instruction: 0x461f46b9
    2bac:	svc	0x0096f7fe
    2bb0:	strcs	r4, [r0], #-2466	; 0xfffff65e
    2bb4:	addhi	pc, r8, #14614528	; 0xdf0000
    2bb8:	ldclcc	0, cr15, [pc], #316	; 2cfc <tcgetattr@plt+0xdf8>
    2bbc:	blmi	1c13da8 <putsgent@@Base+0x1c0d87c>
    2bc0:			; <UNDEFINED> instruction: 0x462244f8
    2bc4:	strcs	r6, [r1], -r9, lsl #16
    2bc8:			; <UNDEFINED> instruction: 0xf8cd58fd
    2bcc:	tstls	r2, r0, lsl r0
    2bd0:	orrvs	pc, fp, pc, asr #8
    2bd4:	ldrdcc	pc, [ip, -r8]
    2bd8:	andgt	pc, r4, sp, asr #17
    2bdc:	movwls	r9, #1027	; 0x403
    2be0:			; <UNDEFINED> instruction: 0x96054b98
    2be4:	eorvs	r4, r8, fp, ror r4
    2be8:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bec:			; <UNDEFINED> instruction: 0xf7ff6828
    2bf0:	strbmi	lr, [r8], -r6, ror #18
    2bf4:			; <UNDEFINED> instruction: 0xf910f001
    2bf8:	andcs	r4, r2, r1, lsr r6
    2bfc:	svc	0x0018f7fe
    2c00:	stmia	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c04:	vmull.p8	<illegal reg q8.5>, d0, d5
    2c08:			; <UNDEFINED> instruction: 0xd00f81b9
    2c0c:			; <UNDEFINED> instruction: 0xf7fe4620
    2c10:	strtmi	lr, [r1], -ip, ror #30
    2c14:	ldrdeq	pc, [r4, -r8]
    2c18:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c1c:			; <UNDEFINED> instruction: 0xf8d84601
    2c20:			; <UNDEFINED> instruction: 0xf7fe0104
    2c24:	qasxmi	lr, r0, r0
    2c28:	stmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c2c:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c30:	strmi	r2, [r4], -r1, lsl #16
    2c34:	sbcshi	pc, r7, #0
    2c38:	ldrbmi	r4, [r1], -r3, lsl #21
    2c3c:	ldrbtmi	r4, [sl], #-3459	; 0xfffff27d
    2c40:	bcc	fe43e4a8 <putsgent@@Base+0xfe437f7c>
    2c44:	ldmdavs	r2, {r0, r2, r3, r4, r5, r6, sl, lr}
    2c48:	ldrdeq	pc, [ip, -r5]
    2c4c:	blx	13bec5e <putsgent@@Base+0x13b8732>
    2c50:			; <UNDEFINED> instruction: 0xf0024604
    2c54:			; <UNDEFINED> instruction: 0x4620fc7f
    2c58:	mcr	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2c5c:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c60:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    2c64:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c68:	blx	113ec7e <putsgent@@Base+0x1138752>
    2c6c:			; <UNDEFINED> instruction: 0xf0014648
    2c70:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2c74:	adchi	pc, r3, #64	; 0x40
    2c78:			; <UNDEFINED> instruction: 0xf0024648
    2c7c:			; <UNDEFINED> instruction: 0xf8d5f83d
    2c80:			; <UNDEFINED> instruction: 0xf7fe0104
    2c84:			; <UNDEFINED> instruction: 0x4604ef3e
    2c88:			; <UNDEFINED> instruction: 0xf0002c00
    2c8c:			; <UNDEFINED> instruction: 0xf85480e1
    2c90:	stmdacs	r0, {r2, r8, r9, fp}
    2c94:	sbcshi	pc, ip, r0
    2c98:			; <UNDEFINED> instruction: 0xf0012100
    2c9c:	ldrb	pc, [r3, fp, asr #18]!	; <UNPREDICTABLE>
    2ca0:	andeq	r5, r1, r6, lsr #29
    2ca4:	strdeq	r0, [r0], -ip
    2ca8:			; <UNDEFINED> instruction: 0x000048b4
    2cac:	andeq	r5, r1, r2, ror lr
    2cb0:	andeq	r0, r0, r4, lsr #4
    2cb4:	muleq	r0, r6, r2
    2cb8:	andeq	r4, r0, lr, ror r8
    2cbc:	andeq	r6, r1, lr, lsr r3
    2cc0:	andeq	r0, r0, r4, lsl #4
    2cc4:	andeq	r4, r0, r2, asr #16
    2cc8:	andeq	r6, r1, r8, asr #5
    2ccc:	andeq	r6, r1, r6, asr #5
    2cd0:	andeq	r0, r0, r8, lsr #4
    2cd4:	andeq	r5, r1, r4, lsl #31
    2cd8:	andeq	r6, r1, r0, asr #4
    2cdc:	andeq	r6, r1, r0, lsr #4
    2ce0:	andeq	r0, r0, r0, lsl #4
    2ce4:	andeq	r6, r1, r0, lsl #4
    2ce8:	andeq	r6, r1, r0, asr #3
    2cec:	andeq	r6, r1, r4, ror r1
    2cf0:	andeq	r6, r1, r0, lsr r1
    2cf4:	andeq	r5, r1, r6, asr #28
    2cf8:	andeq	r6, r1, r0, lsl r1
    2cfc:	andeq	r4, r0, r6, lsl #14
    2d00:	andeq	r4, r0, r8, asr #13
    2d04:	andeq	r6, r1, r8, lsr #1
    2d08:	andeq	r6, r1, r8, ror r0
    2d0c:	andeq	r4, r0, ip, asr #13
    2d10:	andeq	r5, r0, r2, asr r2
    2d14:	andeq	r5, r0, r4, lsr #4
    2d18:	andeq	r6, r1, ip, lsl r0
    2d1c:	andeq	r5, r1, r4, ror #31
    2d20:	andeq	r5, r1, r6, lsl #26
    2d24:	andeq	r5, r1, sl, asr #31
    2d28:	andeq	r4, r0, r4, lsl r6
    2d2c:	andeq	r5, r1, ip, ror #30
    2d30:	andeq	r0, r0, r4, lsl r2
    2d34:	andeq	r5, r1, r4, ror #30
    2d38:	andeq	r4, r0, r2, ror #11
    2d3c:	andeq	r4, r0, r6, ror #11
    2d40:	andeq	r5, r1, r4, lsr #30
    2d44:	andeq	r1, r0, r9, ror r7
    2d48:	andeq	r4, r0, ip, asr #11
    2d4c:	strdeq	r5, [r1], -r4
    2d50:	andeq	r5, r1, lr, lsl #24
    2d54:	andeq	r4, r0, r6, ror #9
    2d58:	strdeq	r5, [r1], -r6
    2d5c:	muleq	r0, ip, r5
    2d60:	andeq	r5, r1, r0, ror #28
    2d64:	andeq	r4, r0, r2, lsl #11
    2d68:	andeq	r4, r0, r8, lsr #8
    2d6c:	strdeq	r4, [r0], -ip
    2d70:	andeq	r5, r1, r8, ror #27
    2d74:	andeq	r4, r0, ip, lsr #11
    2d78:	andeq	r4, r0, r4, lsl #10
    2d7c:	andeq	r5, r1, r0, asr #21
    2d80:	andeq	r0, r0, ip, lsl r2
    2d84:	andeq	r4, r0, r2, lsl #7
    2d88:	andeq	r4, r0, r6, lsl #25
    2d8c:	andeq	r4, r0, r0, asr #13
    2d90:	andeq	r4, r0, ip, asr #10
    2d94:	andeq	r5, r1, r4, asr #20
    2d98:	andeq	r5, r1, ip, ror #25
    2d9c:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    2da0:	andeq	r5, r1, r6, lsl #25
    2da4:	andeq	r4, r0, lr, asr r1
    2da8:	andeq	r4, r0, r6, asr #8
    2dac:	andeq	r5, r1, lr, asr #18
    2db0:	andeq	r4, r0, r6, lsl fp
    2db4:	andeq	r4, r0, r0, asr r5
    2db8:	andeq	r5, r1, r6, lsr #23
    2dbc:	andeq	r4, r0, sl, ror #6
    2dc0:	muleq	r1, ip, r8
    2dc4:	andeq	r4, r0, lr, asr r1
    2dc8:	andeq	r4, r0, r2, ror #20
    2dcc:	muleq	r0, ip, r4
    2dd0:	andeq	r5, r1, r6, lsl #22
    2dd4:	andeq	r5, r1, r8, ror #21
    2dd8:	andeq	r5, r1, r2, lsr #21
    2ddc:	andeq	r4, r0, r6, asr #5
    2de0:			; <UNDEFINED> instruction: 0x000042bc
    2de4:	andeq	r5, r1, r2, lsr r7
    2de8:	andeq	r4, r0, r4, asr r0
    2dec:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    2df0:	muleq	r0, r8, r1
    2df4:	andeq	r3, r0, r0, asr #31
    2df8:	andeq	r3, r0, ip, lsr lr
    2dfc:	andeq	r4, r0, r2, asr r0
    2e00:	andeq	r4, r0, r8, asr r0
    2e04:	andeq	r0, r0, r8, lsl #4
    2e08:	andeq	r4, r0, sl, asr #32
    2e0c:	andeq	r5, r1, r0, ror #17
    2e10:	muleq	r0, sl, sp
    2e14:			; <UNDEFINED> instruction: 0x00003fb2
    2e18:	andeq	r3, r0, r6, asr #31
    2e1c:	andeq	r5, r1, ip, asr r8
    2e20:	andeq	r3, r0, r0, asr #28
    2e24:	andeq	r3, r0, r6, lsr lr
    2e28:	andeq	r3, r0, r4, asr #25
    2e2c:	ldrdeq	r3, [r0], -r4
    2e30:	strdeq	r3, [r0], -r6
    2e34:	andeq	r3, r0, lr, lsl #29
    2e38:	andeq	r5, r1, lr, asr #14
    2e3c:	andeq	r5, r1, r0, asr r4
    2e40:	andeq	r5, r1, ip, lsl r7
    2e44:	andeq	r3, r0, r0, lsl #26
    2e48:	andeq	r5, r1, lr, asr #7
    2e4c:	muleq	r1, r8, r6
    2e50:	bne	e411d4 <putsgent@@Base+0xe3aca8>
    2e54:			; <UNDEFINED> instruction: 0xf8df2006
    2e58:	ldrbtmi	r5, [r9], #-2616	; 0xfffff5c8
    2e5c:	bmi	d411e0 <putsgent@@Base+0xd3acb4>
    2e60:	svc	0x0094f7fe
    2e64:			; <UNDEFINED> instruction: 0xf8df447d
    2e68:	ldrbtmi	r1, [ip], #-2608	; 0xfffff5d0
    2e6c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2e70:	svc	0x00e0f7fe
    2e74:			; <UNDEFINED> instruction: 0xf7fe4628
    2e78:			; <UNDEFINED> instruction: 0xf8d4ee3e
    2e7c:			; <UNDEFINED> instruction: 0xf001010c
    2e80:			; <UNDEFINED> instruction: 0x4605fd15
    2e84:			; <UNDEFINED> instruction: 0xf0402800
    2e88:			; <UNDEFINED> instruction: 0x46018118
    2e8c:	beq	341210 <putsgent@@Base+0x33ace4>
    2e90:			; <UNDEFINED> instruction: 0xf0014478
    2e94:			; <UNDEFINED> instruction: 0xf8dff84f
    2e98:	ldrbtmi	r0, [r8], #-2568	; 0xfffff5f8
    2e9c:			; <UNDEFINED> instruction: 0xff98f002
    2ea0:			; <UNDEFINED> instruction: 0xf9b4b120
    2ea4:	blcs	f2ec <putsgent@@Base+0x8dc0>
    2ea8:			; <UNDEFINED> instruction: 0x81baf040
    2eac:			; <UNDEFINED> instruction: 0xf0024650
    2eb0:	strdcs	pc, [r0, -fp]
    2eb4:			; <UNDEFINED> instruction: 0xf7fe2003
    2eb8:			; <UNDEFINED> instruction: 0x2100edbc
    2ebc:			; <UNDEFINED> instruction: 0xf7fe200f
    2ec0:			; <UNDEFINED> instruction: 0x2100edb8
    2ec4:			; <UNDEFINED> instruction: 0xf7fe200e
    2ec8:			; <UNDEFINED> instruction: 0x2100edb4
    2ecc:			; <UNDEFINED> instruction: 0xf7fe2001
    2ed0:			; <UNDEFINED> instruction: 0x2100edb0
    2ed4:			; <UNDEFINED> instruction: 0xf7fe2002
    2ed8:			; <UNDEFINED> instruction: 0xf8d9edac
    2edc:	stmdbcs	r0, {r3, ip}
    2ee0:	rscshi	pc, r2, r0, asr #32
    2ee4:			; <UNDEFINED> instruction: 0xf7fe2006
    2ee8:	stmdacs	r0, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    2eec:	bicshi	pc, r8, r0
    2ef0:	stcl	7, cr15, [r2, #1016]	; 0x3f8
    2ef4:	stmdacs	r0, {r2, r9, sl, lr}
    2ef8:	bicshi	pc, r2, r0
    2efc:	stmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2f00:	ldrbtmi	r2, [r9], #-6
    2f04:	svc	0x0042f7fe
    2f08:	ldmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2f0c:	tstcs	r1, r7, lsl #22
    2f10:	andcs	r4, r5, sl, ror r4
    2f14:	svc	0x0034f7fe
    2f18:	andcs	r4, r6, r1, lsr #12
    2f1c:	svc	0x0036f7fe
    2f20:			; <UNDEFINED> instruction: 0xf7fe4620
    2f24:			; <UNDEFINED> instruction: 0xf7feed62
    2f28:			; <UNDEFINED> instruction: 0xf8dfee72
    2f2c:	ldrbtmi	r0, [r8], #-2432	; 0xfffff680
    2f30:			; <UNDEFINED> instruction: 0xff3af002
    2f34:	ldmdavs	sl, {r0, r3, r8, r9, fp, ip, pc}
    2f38:	stmdacs	r0, {r0, r9, sl, lr}
    2f3c:	rscshi	pc, r9, r0
    2f40:			; <UNDEFINED> instruction: 0x1018f8d9
    2f44:			; <UNDEFINED> instruction: 0xffaef001
    2f48:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2f4c:			; <UNDEFINED> instruction: 0xf8df2802
    2f50:			; <UNDEFINED> instruction: 0xf50d2964
    2f54:	ldrbtmi	r5, [r9], #-787	; 0xfffffced
    2f58:	teqeq	ip, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
    2f5c:	rsbscs	fp, pc, ip, lsl #30
    2f60:	stmpl	sl, {r1, r2, r3, r4, r5, r6, sp}
    2f64:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    2f68:			; <UNDEFINED> instruction: 0xf0404051
    2f6c:			; <UNDEFINED> instruction: 0xf50d81a2
    2f70:	andlt	r5, r1, r4, lsl sp
    2f74:	blhi	13e270 <putsgent@@Base+0x137d44>
    2f78:	svchi	0x00f0e8bd
    2f7c:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2f80:			; <UNDEFINED> instruction: 0xf8df2205
    2f84:			; <UNDEFINED> instruction: 0x46201938
    2f88:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    2f8c:			; <UNDEFINED> instruction: 0xf7fe681d
    2f90:	blls	37e538 <putsgent@@Base+0x37800c>
    2f94:	movwls	r6, #30747	; 0x781b
    2f98:			; <UNDEFINED> instruction: 0xf7fe9006
    2f9c:	stmdavs	r0, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
    2fa0:	mcr	7, 1, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2fa4:	movwcs	lr, #27101	; 0x69dd
    2fa8:	strtmi	r4, [r8], -r1, lsl #12
    2fac:	ldrtmi	r9, [r1], -r0, lsl #2
    2fb0:	mcr	7, 6, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2fb4:			; <UNDEFINED> instruction: 0xf8dfe62d
    2fb8:	strmi	r3, [r1], -r0, lsl #18
    2fbc:			; <UNDEFINED> instruction: 0xf8d84604
    2fc0:			; <UNDEFINED> instruction: 0xf8590104
    2fc4:	ldmdavs	sp, {r0, r1, ip, sp}
    2fc8:	ldcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2fcc:	ldmcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2fd0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2fd4:	strtmi	r4, [r8], -r3, lsl #12
    2fd8:	mrc	7, 5, APSR_nzcv, cr10, cr14, {7}
    2fdc:	andcs	r2, r6, r0, lsl #2
    2fe0:	mrc	7, 6, APSR_nzcv, cr4, cr14, {7}
    2fe4:			; <UNDEFINED> instruction: 0xf0002800
    2fe8:			; <UNDEFINED> instruction: 0xf7fe80ed
    2fec:	strmi	lr, [r5], -r6, asr #26
    2ff0:			; <UNDEFINED> instruction: 0xf0002800
    2ff4:			; <UNDEFINED> instruction: 0xf8df80e7
    2ff8:	andcs	r1, r6, ip, asr #17
    2ffc:			; <UNDEFINED> instruction: 0xf7fe4479
    3000:	strtmi	lr, [r1], -r6, asr #29
    3004:	ldrdeq	pc, [r4, -r8]
    3008:	ldcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    300c:	ldmcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3010:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3014:	andcs	r4, r3, r3, lsl #12
    3018:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    301c:	andcs	r4, r6, r9, lsr #12
    3020:	mrc	7, 5, APSR_nzcv, cr4, cr14, {7}
    3024:			; <UNDEFINED> instruction: 0xf7fe4628
    3028:			; <UNDEFINED> instruction: 0xf8dfece0
    302c:	ldrbtmi	r3, [fp], #-2208	; 0xfffff760
    3030:	ldrdeq	pc, [r4, -r3]
    3034:			; <UNDEFINED> instruction: 0xf7fe4621
    3038:	andcs	lr, r1, r6, lsr #26
    303c:	ldcl	7, cr15, [lr, #1016]!	; 0x3f8
    3040:	stmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3044:	andcs	r2, r0, r5, lsl #4
    3048:			; <UNDEFINED> instruction: 0xf7fe4479
    304c:			; <UNDEFINED> instruction: 0xf8dfed0a
    3050:			; <UNDEFINED> instruction: 0xf8593868
    3054:	ldmdavs	r9, {r0, r1, ip, sp}
    3058:	svc	0x001cf7fe
    305c:	andcs	r2, r6, r0, lsl #2
    3060:	mrc	7, 4, APSR_nzcv, cr4, cr14, {7}
    3064:	subsle	r2, ip, r0, lsl #16
    3068:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
    306c:	stmdacs	r0, {r2, r9, sl, lr}
    3070:			; <UNDEFINED> instruction: 0xf8dfd057
    3074:	andcs	r1, r6, r0, ror #16
    3078:			; <UNDEFINED> instruction: 0xf7fe4479
    307c:			; <UNDEFINED> instruction: 0xf8dfee88
    3080:	tstcs	r1, r8, asr r8
    3084:	ldrbtmi	r2, [sl], #-3
    3088:	mrc	7, 3, APSR_nzcv, cr10, cr14, {7}
    308c:	andcs	r4, r6, r1, lsr #12
    3090:	mrc	7, 3, APSR_nzcv, cr12, cr14, {7}
    3094:			; <UNDEFINED> instruction: 0xf7fe4620
    3098:			; <UNDEFINED> instruction: 0xf8dfeca8
    309c:	tstcs	r0, r0, asr #16
    30a0:			; <UNDEFINED> instruction: 0xf8d4447c
    30a4:			; <UNDEFINED> instruction: 0xf7fe0104
    30a8:	strmi	lr, [r1], -r4, lsr #28
    30ac:	ldrdeq	pc, [r4, -r4]
    30b0:	stcl	7, cr15, [r8], #1016	; 0x3f8
    30b4:			; <UNDEFINED> instruction: 0xf7fe2063
    30b8:			; <UNDEFINED> instruction: 0xf8dfedc2
    30bc:	tstcs	r0, r4, lsr #16
    30c0:			; <UNDEFINED> instruction: 0xf0004478
    30c4:			; <UNDEFINED> instruction: 0xe6f1ff37
    30c8:	ldmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    30cc:			; <UNDEFINED> instruction: 0xf0024478
    30d0:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    30d4:	svcge	0x0027f43f
    30d8:	andcs	r2, r6, r0, lsl #2
    30dc:	mrc	7, 2, APSR_nzcv, cr6, cr14, {7}
    30e0:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    30e4:			; <UNDEFINED> instruction: 0xf8d3447b
    30e8:	stmdacs	r0, {r2, r3, r8, ip, sp}
    30ec:	rscshi	pc, fp, #0
    30f0:			; <UNDEFINED> instruction: 0xf7fe9306
    30f4:	blls	1be404 <putsgent@@Base+0x1b7ed8>
    30f8:	stmdacs	r0, {r2, r9, sl, lr}
    30fc:	rscshi	pc, r3, #0
    3100:	ubfxne	pc, pc, #17, #9
    3104:	ldrbtmi	r2, [r9], #-6
    3108:	mcr	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    310c:			; <UNDEFINED> instruction: 0xf8df9b07
    3110:	smlattcs	r1, r0, r7, r2
    3114:	movwls	r2, #6
    3118:	blls	194308 <putsgent@@Base+0x18dddc>
    311c:	mrc	7, 1, APSR_nzcv, cr0, cr14, {7}
    3120:			; <UNDEFINED> instruction: 0xf8dfe6fa
    3124:	ldrdcs	r2, [r1, -r0]
    3128:	ldrbtmi	r2, [sl], #-3
    312c:	mcr	7, 1, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    3130:			; <UNDEFINED> instruction: 0xf8d9e7b3
    3134:			; <UNDEFINED> instruction: 0xf0010018
    3138:			; <UNDEFINED> instruction: 0xe705feb5
    313c:			; <UNDEFINED> instruction: 0x3778f8df
    3140:			; <UNDEFINED> instruction: 0xf8d44601
    3144:			; <UNDEFINED> instruction: 0xf8590104
    3148:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    314c:	ldc	7, cr15, [r4], #1016	; 0x3f8
    3150:	sbfxcs	pc, pc, #17, #5
    3154:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3158:	ldrtmi	r4, [r8], -r3, lsl #12
    315c:	ldcl	7, cr15, [r8, #1016]!	; 0x3f8
    3160:	andcs	r4, r6, r1, lsr r6
    3164:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    3168:			; <UNDEFINED> instruction: 0xf0002800
    316c:			; <UNDEFINED> instruction: 0xf7fe829e
    3170:	strmi	lr, [r6], -r4, lsl #25
    3174:			; <UNDEFINED> instruction: 0xf0002800
    3178:			; <UNDEFINED> instruction: 0xf8df8298
    317c:	andcs	r1, r6, r0, lsl #15
    3180:			; <UNDEFINED> instruction: 0xf7fe4479
    3184:	strtmi	lr, [r9], -r4, lsl #28
    3188:	ldrdeq	pc, [r4, -r4]
    318c:	ldc	7, cr15, [r4], {254}	; 0xfe
    3190:			; <UNDEFINED> instruction: 0x276cf8df
    3194:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3198:	andcs	r4, r3, r3, lsl #12
    319c:	ldcl	7, cr15, [r0, #1016]!	; 0x3f8
    31a0:	andcs	r4, r6, r1, lsr r6
    31a4:	ldcl	7, cr15, [r2, #1016]!	; 0x3f8
    31a8:			; <UNDEFINED> instruction: 0xf7fe4630
    31ac:			; <UNDEFINED> instruction: 0xf8dfec1e
    31b0:	ldrbtmi	r3, [fp], #-1876	; 0xfffff8ac
    31b4:	ldrdeq	pc, [r4, -r3]
    31b8:			; <UNDEFINED> instruction: 0xf7fe4629
    31bc:	andcs	lr, r1, r4, ror #24
    31c0:	ldc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    31c4:			; <UNDEFINED> instruction: 0x3740f8df
    31c8:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    31cc:	ldrdeq	pc, [r4, -r3]
    31d0:	ldcl	7, cr15, [r2], #-1016	; 0xfffffc08
    31d4:			; <UNDEFINED> instruction: 0x2734f8df
    31d8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    31dc:	andcs	r4, r3, r3, lsl #12
    31e0:	stcl	7, cr15, [lr, #1016]	; 0x3f8
    31e4:			; <UNDEFINED> instruction: 0xf7fee721
    31e8:	strtmi	lr, [r2], -r8, asr #26
    31ec:	tstmi	lr, r5, asr #4	; <UNPREDICTABLE>
    31f0:			; <UNDEFINED> instruction: 0xf7fe4628
    31f4:	stmdacs	r0, {r2, r5, r7, sl, fp, sp, lr, pc}
    31f8:	cfldrsge	mvf15, [lr, #-252]	; 0xffffff04
    31fc:	ssatcc	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    3200:			; <UNDEFINED> instruction: 0xf8df4628
    3204:	andcs	r1, r5, #12, 14	; 0x300000
    3208:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    320c:			; <UNDEFINED> instruction: 0xf7fe681d
    3210:	ldrbmi	lr, [r3], -r8, lsr #24
    3214:	strmi	r4, [r2], -r1, lsr #12
    3218:			; <UNDEFINED> instruction: 0xf7fe4628
    321c:	str	lr, [fp, #-3482]	; 0xfffff266
    3220:	addvc	pc, r8, r4, lsl #10
    3224:	blx	4bf230 <putsgent@@Base+0x4b8d04>
    3228:			; <UNDEFINED> instruction: 0x3112f9b4
    322c:			; <UNDEFINED> instruction: 0xf43f2b00
    3230:			; <UNDEFINED> instruction: 0xf9b4ae3d
    3234:	addsmi	r2, sl, #16, 2
    3238:	mrcge	6, 1, APSR_nzcv, cr8, cr15, {7}
    323c:			; <UNDEFINED> instruction: 0x16d4f8df
    3240:	strtmi	r2, [r8], -r5, lsl #4
    3244:			; <UNDEFINED> instruction: 0xf7fe4479
    3248:			; <UNDEFINED> instruction: 0xf7feec0c
    324c:			; <UNDEFINED> instruction: 0x4629ecb6
    3250:			; <UNDEFINED> instruction: 0xf7fe2006
    3254:	stmdacs	r0, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    3258:	subhi	pc, lr, #0
    325c:	stc	7, cr15, [ip], {254}	; 0xfe
    3260:	ldrdcc	pc, [ip, -r4]
    3264:	strmi	r9, [r5], -r6, lsl #6
    3268:			; <UNDEFINED> instruction: 0xf0002800
    326c:			; <UNDEFINED> instruction: 0xf8df8245
    3270:	andcs	r1, r6, r8, lsr #13
    3274:			; <UNDEFINED> instruction: 0xf7fe4479
    3278:			; <UNDEFINED> instruction: 0xf9b4ed8a
    327c:			; <UNDEFINED> instruction: 0xf8df4110
    3280:			; <UNDEFINED> instruction: 0x2101269c
    3284:	andcs	r9, r4, r6, lsl #22
    3288:	strls	r4, [r0], #-1146	; 0xfffffb86
    328c:	ldcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    3290:	andcs	r4, r6, r9, lsr #12
    3294:	ldcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    3298:			; <UNDEFINED> instruction: 0xf7fe4628
    329c:	str	lr, [r5], -r6, lsr #23
    32a0:			; <UNDEFINED> instruction: 0x267cf8df
    32a4:	blls	1cb6b0 <putsgent@@Base+0x1c5184>
    32a8:	ldrbtmi	r2, [sl], #-5
    32ac:	stcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    32b0:			; <UNDEFINED> instruction: 0xf7fee639
    32b4:			; <UNDEFINED> instruction: 0xf8dfebee
    32b8:	vmax.s8	<illegal reg q9.5>, q0, q14
    32bc:			; <UNDEFINED> instruction: 0xf8df1265
    32c0:			; <UNDEFINED> instruction: 0xf8df1668
    32c4:	ldrbtmi	r0, [fp], #-1640	; 0xfffff998
    32c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    32cc:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    32d0:			; <UNDEFINED> instruction: 0x165cf8df
    32d4:			; <UNDEFINED> instruction: 0xf8df4648
    32d8:	andcs	r3, r5, #224, 10	; 0x38000000
    32dc:	ldmpl	fp!, {r0, r3, r4, r5, r6, sl, lr}^
    32e0:			; <UNDEFINED> instruction: 0xf7fe681c
    32e4:	blls	37e1e4 <putsgent@@Base+0x377cb8>
    32e8:	ldmdavs	fp, {r0, r8, sp}
    32ec:	strtmi	r4, [r0], -r2, lsl #12
    32f0:	stc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    32f4:	blls	1fd088 <putsgent@@Base+0x1f6b5c>
    32f8:			; <UNDEFINED> instruction: 0xf8df2101
    32fc:	andcs	r2, r2, r8, lsr r6
    3300:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    3304:			; <UNDEFINED> instruction: 0xf7fe4623
    3308:			; <UNDEFINED> instruction: 0xf7ffed3c
    330c:			; <UNDEFINED> instruction: 0xf8dfb9d0
    3310:	strtmi	r3, [r1], -r8, lsr #11
    3314:			; <UNDEFINED> instruction: 0x6620f8df
    3318:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    331c:			; <UNDEFINED> instruction: 0xf8d6447e
    3320:	ldmdavs	sp, {r2, r8}
    3324:	bl	ff241324 <putsgent@@Base+0xff23adf8>
    3328:			; <UNDEFINED> instruction: 0x2610f8df
    332c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3330:	strtmi	r4, [r8], -r3, lsl #12
    3334:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    3338:	andcs	r2, r6, r0, lsl #2
    333c:	stc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    3340:			; <UNDEFINED> instruction: 0xf0002800
    3344:			; <UNDEFINED> instruction: 0xf7fe8279
    3348:			; <UNDEFINED> instruction: 0x4605eb98
    334c:			; <UNDEFINED> instruction: 0xf0002800
    3350:			; <UNDEFINED> instruction: 0xf8df8273
    3354:	andcs	r1, r6, ip, ror #11
    3358:			; <UNDEFINED> instruction: 0xf7fe4479
    335c:			; <UNDEFINED> instruction: 0x4621ed18
    3360:	ldrdeq	pc, [r4, -r6]
    3364:	bl	fea41364 <putsgent@@Base+0xfea3ae38>
    3368:	ldrbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    336c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3370:	andcs	r4, r3, r3, lsl #12
    3374:	stc	7, cr15, [r4, #-1016]	; 0xfffffc08
    3378:	andcs	r4, r6, r9, lsr #12
    337c:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
    3380:			; <UNDEFINED> instruction: 0xf7fe4628
    3384:			; <UNDEFINED> instruction: 0xf8dfeb32
    3388:	ldrbtmi	r3, [fp], #-1472	; 0xfffffa40
    338c:			; <UNDEFINED> instruction: 0xf8dfe650
    3390:	strmi	r3, [r1], -r8, lsr #10
    3394:			; <UNDEFINED> instruction: 0xf8d44606
    3398:			; <UNDEFINED> instruction: 0xf8590104
    339c:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    33a0:	bl	fe2c13a0 <putsgent@@Base+0xfe2bae74>
    33a4:	strcs	pc, [r4, #2271]!	; 0x8df
    33a8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    33ac:	ldrtmi	r4, [r8], -r3, lsl #12
    33b0:	stcl	7, cr15, [lr], {254}	; 0xfe
    33b4:	andcs	r4, r6, r9, lsr #12
    33b8:	stcl	7, cr15, [r8], #1016	; 0x3f8
    33bc:			; <UNDEFINED> instruction: 0xf0002800
    33c0:			; <UNDEFINED> instruction: 0xf7fe8221
    33c4:			; <UNDEFINED> instruction: 0x4605eb5a
    33c8:			; <UNDEFINED> instruction: 0xf0002800
    33cc:			; <UNDEFINED> instruction: 0xf8df821b
    33d0:	andcs	r1, r6, r0, lsl #11
    33d4:			; <UNDEFINED> instruction: 0xf7fe4479
    33d8:			; <UNDEFINED> instruction: 0x4631ecda
    33dc:	ldrdeq	pc, [r4, -r4]
    33e0:	bl	1ac13e0 <putsgent@@Base+0x1abaeb4>
    33e4:	strbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    33e8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    33ec:	andcs	r4, r3, r3, lsl #12
    33f0:	stcl	7, cr15, [r6], {254}	; 0xfe
    33f4:	andcs	r4, r6, r9, lsr #12
    33f8:	stcl	7, cr15, [r8], {254}	; 0xfe
    33fc:			; <UNDEFINED> instruction: 0xf7fe4628
    3400:			; <UNDEFINED> instruction: 0xf8dfeaf4
    3404:			; <UNDEFINED> instruction: 0x46313554
    3408:			; <UNDEFINED> instruction: 0xf8d3447b
    340c:			; <UNDEFINED> instruction: 0xf7fe0104
    3410:	andcs	lr, r1, sl, lsr fp
    3414:	ldc	7, cr15, [r2], {254}	; 0xfe
    3418:	ldrcc	pc, [ip], #2271	; 0x8df
    341c:	strmi	r4, [r0], r1, lsl #12
    3420:	ldrdeq	pc, [r4, -r4]
    3424:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3428:			; <UNDEFINED> instruction: 0xf7fe681e
    342c:			; <UNDEFINED> instruction: 0xf8dfeb46
    3430:	tstcs	r1, ip, lsr #10
    3434:			; <UNDEFINED> instruction: 0x4603447a
    3438:			; <UNDEFINED> instruction: 0xf7fe4630
    343c:	strtmi	lr, [r9], -sl, lsl #25
    3440:			; <UNDEFINED> instruction: 0xf7fe2006
    3444:	stmdacs	r0, {r2, r5, r7, sl, fp, sp, lr, pc}
    3448:	orrshi	pc, r9, r0
    344c:	bl	54144c <putsgent@@Base+0x53af20>
    3450:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3454:	orrshi	pc, r3, r0
    3458:	strne	pc, [r4, #-2271]	; 0xfffff721
    345c:	ldrbtmi	r2, [r9], #-6
    3460:	ldc	7, cr15, [r4], {254}	; 0xfe
    3464:			; <UNDEFINED> instruction: 0xf8d44641
    3468:			; <UNDEFINED> instruction: 0xf7fe0104
    346c:			; <UNDEFINED> instruction: 0xf8dfeb26
    3470:	strdcs	r2, [r1, -r4]
    3474:			; <UNDEFINED> instruction: 0x4603447a
    3478:			; <UNDEFINED> instruction: 0xf7fe2003
    347c:	strtmi	lr, [r9], -r2, lsl #25
    3480:			; <UNDEFINED> instruction: 0xf7fe2006
    3484:	strtmi	lr, [r8], -r4, lsl #25
    3488:	b	febc1488 <putsgent@@Base+0xfebbaf5c>
    348c:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    3490:	ldrbtmi	r4, [fp], #-1601	; 0xfffff9bf
    3494:	ldrdeq	pc, [r4, -r3]
    3498:	b	ffd41498 <putsgent@@Base+0xffd3af6c>
    349c:			; <UNDEFINED> instruction: 0xf7fe2001
    34a0:			; <UNDEFINED> instruction: 0xf8dfebce
    34a4:	andcs	r3, r5, #20, 8	; 0x14000000
    34a8:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    34ac:			; <UNDEFINED> instruction: 0xf8592000
    34b0:	ldrbtmi	r3, [r9], #-3
    34b4:			; <UNDEFINED> instruction: 0xf7fe681d
    34b8:			; <UNDEFINED> instruction: 0x4631ead4
    34bc:			; <UNDEFINED> instruction: 0xf8d49006
    34c0:			; <UNDEFINED> instruction: 0xf7fe0104
    34c4:	strdcs	lr, [r1, -sl]
    34c8:	strmi	r9, [r3], -r6, lsl #20
    34cc:			; <UNDEFINED> instruction: 0xf7fe4628
    34d0:	tstcs	r0, r0, asr #24
    34d4:			; <UNDEFINED> instruction: 0xf7fe2006
    34d8:	stmdacs	r0, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    34dc:	bichi	pc, r6, r0
    34e0:	b	ff2c14e0 <putsgent@@Base+0xff2bafb4>
    34e4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    34e8:	bichi	pc, r0, r0
    34ec:	strne	pc, [r0], #2271	; 0x8df
    34f0:	ldrbtmi	r2, [r9], #-6
    34f4:	mcrr	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    34f8:			; <UNDEFINED> instruction: 0xf8d44631
    34fc:			; <UNDEFINED> instruction: 0xf7fe0104
    3500:			; <UNDEFINED> instruction: 0xf8dfeadc
    3504:	tstcs	r1, r0, ror r4
    3508:			; <UNDEFINED> instruction: 0x4603447a
    350c:			; <UNDEFINED> instruction: 0xf7fe2003
    3510:			; <UNDEFINED> instruction: 0x4629ec38
    3514:			; <UNDEFINED> instruction: 0xf7fe2006
    3518:			; <UNDEFINED> instruction: 0x4628ec3a
    351c:	b	194151c <putsgent@@Base+0x193aff0>
    3520:			; <UNDEFINED> instruction: 0xf8dfe5c8
    3524:	andcs	r1, r5, #84, 8	; 0x54000000
    3528:	ldrbtmi	r2, [r9], #-0
    352c:	b	fe64152c <putsgent@@Base+0xfe63b000>
    3530:	bl	10c1530 <putsgent@@Base+0x10bb004>
    3534:			; <UNDEFINED> instruction: 0xf7fe2001
    3538:	blmi	ff7fe348 <putsgent@@Base+0xff7f7e1c>
    353c:	strmi	r4, [r4], -r1, lsl #12
    3540:	ldrdeq	pc, [r4, -r5]
    3544:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3548:			; <UNDEFINED> instruction: 0xf7fe681e
    354c:			; <UNDEFINED> instruction: 0xf8dfeab6
    3550:	tstcs	r1, ip, lsr #8
    3554:			; <UNDEFINED> instruction: 0x4603447a
    3558:			; <UNDEFINED> instruction: 0xf7fe4630
    355c:	strdcs	lr, [r0, -sl]
    3560:			; <UNDEFINED> instruction: 0xf7fe2006
    3564:	stmdacs	r0, {r2, r4, sl, fp, sp, lr, pc}
    3568:			; <UNDEFINED> instruction: 0xf7fed053
    356c:	strmi	lr, [r6], -r6, lsl #21
    3570:	suble	r2, lr, r0, lsl #16
    3574:	strne	pc, [r8], #-2271	; 0xfffff721
    3578:	ldrbtmi	r2, [r9], #-6
    357c:	stc	7, cr15, [r6], {254}	; 0xfe
    3580:			; <UNDEFINED> instruction: 0xf8d54621
    3584:			; <UNDEFINED> instruction: 0xf7fe0104
    3588:	bmi	fffbdff0 <putsgent@@Base+0xfffb7ac4>
    358c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3590:	andcs	r4, r3, r3, lsl #12
    3594:	bl	ffd41594 <putsgent@@Base+0xffd3b068>
    3598:	andcs	r4, r6, r1, lsr r6
    359c:	bl	ffdc159c <putsgent@@Base+0xffdbb070>
    35a0:			; <UNDEFINED> instruction: 0xf7fe4630
    35a4:	blmi	ffe3de34 <putsgent@@Base+0xffe37908>
    35a8:	strb	r4, [r1, #-1147]	; 0xfffffb85
    35ac:	andcs	r4, r6, r1, lsl #12
    35b0:			; <UNDEFINED> instruction: 0xf7fe464f
    35b4:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    35b8:			; <UNDEFINED> instruction: 0xf7fed03a
    35bc:			; <UNDEFINED> instruction: 0x4604ea5e
    35c0:	ldmibmi	r2!, {r4, r5, r7, r8, r9, ip, sp, pc}^
    35c4:	ldrbtmi	r2, [r9], #-6
    35c8:	bl	ff8415c8 <putsgent@@Base+0xff83b09c>
    35cc:			; <UNDEFINED> instruction: 0x462b4af0
    35d0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    35d4:			; <UNDEFINED> instruction: 0xf7fe2003
    35d8:			; <UNDEFINED> instruction: 0x4621ebd4
    35dc:			; <UNDEFINED> instruction: 0xf7fe2006
    35e0:			; <UNDEFINED> instruction: 0x4620ebd6
    35e4:	b	415e4 <putsgent@@Base+0x3b0b8>
    35e8:	andcs	r4, r5, #183296	; 0x2cc00
    35ec:	andcs	r4, r0, r9, ror #19
    35f0:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    35f4:			; <UNDEFINED> instruction: 0xf7fe681c
    35f8:	blmi	ff9fded0 <putsgent@@Base+0xff9f79a4>
    35fc:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    3600:	ldrdcc	pc, [ip, -r3]
    3604:	strtmi	r4, [r0], -r2, lsl #12
    3608:	bl	fe8c1608 <putsgent@@Base+0xfe8bb0dc>
    360c:			; <UNDEFINED> instruction: 0xf7fe2001
    3610:	blmi	ff8be270 <putsgent@@Base+0xff8b7d44>
    3614:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    3618:	ldrdeq	pc, [r4, -r3]
    361c:	b	134161c <putsgent@@Base+0x133b0f0>
    3620:	ldrdcs	r4, [r1, -pc]
    3624:			; <UNDEFINED> instruction: 0x4603447a
    3628:			; <UNDEFINED> instruction: 0xf7fe2003
    362c:	ldr	lr, [sl, sl, lsr #23]!
    3630:			; <UNDEFINED> instruction: 0x462b4adc
    3634:	andcs	r2, r3, r1, lsl #2
    3638:			; <UNDEFINED> instruction: 0xf7fe447a
    363c:	ldrb	lr, [r3, r2, lsr #23]
    3640:			; <UNDEFINED> instruction: 0x46014b9d
    3644:			; <UNDEFINED> instruction: 0xf8d44605
    3648:			; <UNDEFINED> instruction: 0xf8590104
    364c:	ldmdavs	lr, {r0, r1, ip, sp}
    3650:	b	cc1650 <putsgent@@Base+0xcbb124>
    3654:	ldrdcs	r4, [r1, -r4]
    3658:			; <UNDEFINED> instruction: 0x4603447a
    365c:			; <UNDEFINED> instruction: 0xf7fe4630
    3660:	tstcs	r0, r8, ror fp
    3664:			; <UNDEFINED> instruction: 0xf7fe2006
    3668:	cmnlt	r8, #149504	; 0x24800
    366c:	b	14166c <putsgent@@Base+0x13b140>
    3670:	movtlt	r4, #34310	; 0x8606
    3674:	andcs	r4, r6, sp, asr #19
    3678:			; <UNDEFINED> instruction: 0xf7fe4479
    367c:	strtmi	lr, [r9], -r8, lsl #23
    3680:	ldrdeq	pc, [r4, -r4]
    3684:	b	641684 <putsgent@@Base+0x63b158>
    3688:	smlabtcs	r1, r9, sl, r4
    368c:			; <UNDEFINED> instruction: 0x4603447a
    3690:			; <UNDEFINED> instruction: 0xf7fe2003
    3694:			; <UNDEFINED> instruction: 0x4631eb76
    3698:			; <UNDEFINED> instruction: 0xf7fe2006
    369c:			; <UNDEFINED> instruction: 0x4630eb78
    36a0:	stmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    36a4:	ldrbtmi	r4, [fp], #-3011	; 0xfffff43d
    36a8:	blmi	ff0fccc0 <putsgent@@Base+0xff0f6794>
    36ac:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
    36b0:	ldrdeq	pc, [r4, -r3]
    36b4:	b	416b4 <putsgent@@Base+0x3b188>
    36b8:	smlabtcs	r1, r0, sl, r4
    36bc:			; <UNDEFINED> instruction: 0x4603447a
    36c0:			; <UNDEFINED> instruction: 0xf7fe2003
    36c4:	ldrb	lr, [r2, #-2910]!	; 0xfffff4a2
    36c8:			; <UNDEFINED> instruction: 0x46294bbd
    36cc:			; <UNDEFINED> instruction: 0xf8d3447b
    36d0:			; <UNDEFINED> instruction: 0xf7fe0104
    36d4:	bmi	feefdea4 <putsgent@@Base+0xfeef7978>
    36d8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    36dc:	andcs	r4, r3, r3, lsl #12
    36e0:	bl	13c16e0 <putsgent@@Base+0x13bb1b4>
    36e4:	bls	1fd664 <putsgent@@Base+0x1f7138>
    36e8:	andcs	r2, r6, r1, lsl #2
    36ec:	bmi	feda7ef4 <putsgent@@Base+0xfeda19c8>
    36f0:			; <UNDEFINED> instruction: 0xf7fe447a
    36f4:	ldr	lr, [r6], #-2886	; 0xfffff4ba
    36f8:			; <UNDEFINED> instruction: 0x21014bb4
    36fc:			; <UNDEFINED> instruction: 0x20044ab4
    3700:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3704:			; <UNDEFINED> instruction: 0x4110f9b3
    3708:	ldrdcc	pc, [ip, -r3]
    370c:			; <UNDEFINED> instruction: 0xf7fe9400
    3710:			; <UNDEFINED> instruction: 0xf7ffeb38
    3714:	blmi	1a32648 <putsgent@@Base+0x1a2c11c>
    3718:			; <UNDEFINED> instruction: 0xf8d44601
    371c:			; <UNDEFINED> instruction: 0xf8590104
    3720:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    3724:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3728:	smlatbcs	r1, sl, sl, r4
    372c:			; <UNDEFINED> instruction: 0x4603447a
    3730:			; <UNDEFINED> instruction: 0xf7fe4638
    3734:	ldrtmi	lr, [r1], -lr, lsl #22
    3738:			; <UNDEFINED> instruction: 0xf7fe2006
    373c:	cmnlt	r8, #40, 22	; 0xa000
    3740:	ldmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3744:	movtlt	r4, #34310	; 0x8606
    3748:	andcs	r4, r6, r3, lsr #19
    374c:			; <UNDEFINED> instruction: 0xf7fe4479
    3750:			; <UNDEFINED> instruction: 0x4629eb1e
    3754:	ldrdeq	pc, [r4, -r4]
    3758:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    375c:			; <UNDEFINED> instruction: 0x21014a9f
    3760:			; <UNDEFINED> instruction: 0x4603447a
    3764:			; <UNDEFINED> instruction: 0xf7fe2003
    3768:	ldrtmi	lr, [r1], -ip, lsl #22
    376c:			; <UNDEFINED> instruction: 0xf7fe2006
    3770:	ldrtmi	lr, [r0], -lr, lsl #22
    3774:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3778:	ldrbtmi	r4, [fp], #-2969	; 0xfffff467
    377c:	blmi	fe67cbec <putsgent@@Base+0xfe6766c0>
    3780:	ldrbtmi	r4, [fp], #-1601	; 0xfffff9bf
    3784:	ldrdeq	pc, [r4, -r3]
    3788:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    378c:			; <UNDEFINED> instruction: 0x21014a96
    3790:			; <UNDEFINED> instruction: 0x4603447a
    3794:			; <UNDEFINED> instruction: 0xf7fe2003
    3798:			; <UNDEFINED> instruction: 0xe677eaf4
    379c:			; <UNDEFINED> instruction: 0x46294b93
    37a0:			; <UNDEFINED> instruction: 0xf8d3447b
    37a4:			; <UNDEFINED> instruction: 0xf7fe0104
    37a8:	bmi	fe47ddd0 <putsgent@@Base+0xfe4778a4>
    37ac:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    37b0:	andcs	r4, r3, r3, lsl #12
    37b4:	b	ff9417b4 <putsgent@@Base+0xff93b288>
    37b8:	ldcmi	7, cr14, [pc], #-888	; 3448 <tcgetattr@plt+0x1544>
    37bc:	stmibmi	sp, {r3, r4, r9, sl, lr}
    37c0:	ldmdbpl	fp!, {r0, r2, r9, sp}
    37c4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    37c8:	stmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37cc:			; <UNDEFINED> instruction: 0xf8cd9b07
    37d0:	strmi	r9, [r2], -r0
    37d4:	tstcs	r1, r0, lsr #12
    37d8:	b	feec17d8 <putsgent@@Base+0xfeebb2ac>
    37dc:	stmibmi	r6, {r0, r1, r2, r3, r5, r6, r7, sl, sp, lr, pc}
    37e0:	blmi	d4bffc <putsgent@@Base+0xd45ad0>
    37e4:	ldrb	r4, [sl, #-1145]!	; 0xfffffb87
    37e8:			; <UNDEFINED> instruction: 0x46184c33
    37ec:	andcs	r4, r5, #2146304	; 0x20c000
    37f0:	ldrbtmi	r5, [r9], #-2363	; 0xfffff6c5
    37f4:			; <UNDEFINED> instruction: 0xf7fe681c
    37f8:	blls	2fdcd0 <putsgent@@Base+0x2f77a4>
    37fc:	blls	1a8404 <putsgent@@Base+0x1a1ed8>
    3800:	strb	r4, [r7, r2, lsl #12]!
    3804:			; <UNDEFINED> instruction: 0x46314b7e
    3808:			; <UNDEFINED> instruction: 0xf8d3447b
    380c:			; <UNDEFINED> instruction: 0xf7fe0104
    3810:	bmi	1f3dd68 <putsgent@@Base+0x1f3783c>
    3814:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3818:	andcs	r4, r3, r3, lsl #12
    381c:	b	fec4181c <putsgent@@Base+0xfec3b2f0>
    3820:	blmi	1e7cfe4 <putsgent@@Base+0x1e76ab8>
    3824:	rsbmi	pc, sp, #64, 4
    3828:	ldmdami	r9!, {r3, r4, r5, r6, r8, fp, lr}^
    382c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3830:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    3834:	bl	16c1834 <putsgent@@Base+0x16bb308>
    3838:			; <UNDEFINED> instruction: 0x46214b76
    383c:			; <UNDEFINED> instruction: 0xf8d3447b
    3840:			; <UNDEFINED> instruction: 0xf7fe0104
    3844:	bmi	1d3dd34 <putsgent@@Base+0x1d37808>
    3848:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    384c:	andcs	r4, r3, r3, lsl #12
    3850:	b	fe5c1850 <putsgent@@Base+0xfe5bb324>
    3854:	blmi	1c7ceb8 <putsgent@@Base+0x1c7698c>
    3858:	rsbscs	pc, r7, #64, 4
    385c:	ldmdami	r1!, {r4, r5, r6, r8, fp, lr}^
    3860:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3864:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    3868:	bl	1041868 <putsgent@@Base+0x103b33c>
    386c:	ldrtmi	r4, [r1], -lr, ror #22
    3870:			; <UNDEFINED> instruction: 0xf8d3447b
    3874:			; <UNDEFINED> instruction: 0xf7fe0104
    3878:	bmi	1b3dd00 <putsgent@@Base+0x1b377d4>
    387c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3880:	andcs	r4, r3, r3, lsl #12
    3884:	b	1f41884 <putsgent@@Base+0x1f3b358>
    3888:	svclt	0x0000e414
    388c:			; <UNDEFINED> instruction: 0x000043b6
    3890:			; <UNDEFINED> instruction: 0x000039b4
    3894:	andeq	r5, r1, r2, ror r4
    3898:	muleq	r0, r6, r9
    389c:	strdeq	r3, [r0], -r8
    38a0:	muleq	r0, sl, fp
    38a4:	andeq	r3, r0, r2, ror #17
    38a8:	andeq	r3, r0, r8, lsl #26
    38ac:	andeq	r3, r0, lr, lsl sp
    38b0:	andeq	r4, r1, sl, ror lr
    38b4:	strdeq	r0, [r0], -ip
    38b8:	andeq	r0, r0, r8, lsl #4
    38bc:	andeq	r3, r0, lr, asr #23
    38c0:	andeq	r3, r0, sl, lsl #16
    38c4:	andeq	r3, r0, r8, ror #15
    38c8:	andeq	r3, r0, sl, ror #21
    38cc:	andeq	r5, r1, lr, lsr #5
    38d0:	andeq	r3, r0, r4, lsr #20
    38d4:	andeq	r3, r0, ip, ror #14
    38d8:	andeq	r3, r0, r6, lsl #20
    38dc:	andeq	r5, r1, ip, lsr r2
    38e0:	andeq	r3, r0, r8, asr #22
    38e4:	andeq	r3, r0, ip, asr fp
    38e8:	strdeq	r5, [r1], -r8
    38ec:	ldrdeq	r3, [r0], -lr
    38f0:	andeq	r3, r0, r0, lsr #22
    38f4:	andeq	r3, r0, r2, ror #18
    38f8:	andeq	r3, r0, r6, lsl #13
    38fc:	andeq	r3, r0, r4, ror #12
    3900:	andeq	r3, r0, r6, ror #18
    3904:	andeq	r5, r1, sl, lsr #2
    3908:	andeq	r5, r1, r2, lsl r1
    390c:	andeq	r3, r0, r2, lsr #18
    3910:	andeq	r3, r0, r6, ror #18
    3914:	andeq	r3, r0, r4, asr r9
    3918:	andeq	r3, r0, r0, ror r5
    391c:	andeq	r3, r0, r4, asr #18
    3920:	andeq	r3, r0, lr, ror #18
    3924:	andeq	r3, r0, r2, lsr #19
    3928:			; <UNDEFINED> instruction: 0x000035b0
    392c:			; <UNDEFINED> instruction: 0x000035b6
    3930:	andeq	r3, r0, r4, asr #10
    3934:	ldrdeq	r3, [r0], -sl
    3938:	andeq	r4, r1, r0, asr #31
    393c:	andeq	r3, r0, lr, lsr #9
    3940:	andeq	r3, r0, ip, lsl #9
    3944:	andeq	r3, r0, lr, lsl #15
    3948:	andeq	r4, r1, r2, asr pc
    394c:	andeq	r3, r0, r2, lsr r4
    3950:	andeq	r3, r0, r0, lsl r4
    3954:	andeq	r3, r0, r2, lsl r7
    3958:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    395c:	andeq	r3, r0, r8, lsr #7
    3960:	andeq	r3, r0, r6, lsl #7
    3964:	andeq	r3, r0, r8, lsl #13
    3968:	andeq	r4, r1, sl, asr #28
    396c:	andeq	r3, r0, r6, lsl #10
    3970:	strdeq	r3, [r0], -r2
    3974:	ldrdeq	r3, [r0], -r4
    3978:	andeq	r3, r0, sl, ror #6
    397c:	andeq	r3, r0, r8, lsl #5
    3980:	andeq	r3, r0, sl, ror #4
    3984:	andeq	r3, r0, lr, ror #10
    3988:	andeq	r4, r1, r4, lsr sp
    398c:	andeq	r3, r0, lr, lsl r2
    3990:	andeq	r3, r0, sl, lsr r5
    3994:	andeq	r3, r0, lr, lsr #10
    3998:	ldrdeq	r4, [r1], -lr
    399c:	andeq	r4, r1, r6, asr #25
    39a0:	ldrdeq	r3, [r0], -r8
    39a4:	ldrdeq	r3, [r0], -r4
    39a8:	andeq	r3, r0, r4, lsl #3
    39ac:	andeq	r3, r0, ip, ror #2
    39b0:	andeq	r3, r0, r0, ror r4
    39b4:	andeq	r4, r1, r6, lsr ip
    39b8:	andeq	r4, r1, lr, lsr #24
    39bc:	andeq	r3, r0, r0, asr #8
    39c0:	andeq	r4, r1, r0, lsl ip
    39c4:	andeq	r3, r0, r2, lsr #8
    39c8:	andeq	r3, r0, r8, asr #10
    39cc:	ldrdeq	r4, [r1], -ip
    39d0:	andeq	r3, r0, sl, asr #9
    39d4:	strheq	r3, [r0], -r0
    39d8:	muleq	r0, r8, r0
    39dc:	muleq	r0, ip, r3
    39e0:	andeq	r4, r1, r2, ror #22
    39e4:	andeq	r4, r1, sl, asr fp
    39e8:	andeq	r3, r0, ip, ror #6
    39ec:	andeq	r4, r1, ip, lsr fp
    39f0:	andeq	r3, r0, lr, asr #6
    39f4:	andeq	r3, r0, r0, asr #2
    39f8:	andeq	r3, r0, ip, ror r0
    39fc:	andeq	r3, r0, r2, lsl r1
    3a00:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    3a04:	andeq	r3, r0, r6, ror #5
    3a08:	andeq	r3, r0, ip, lsr r4
    3a0c:	andeq	r3, r0, sl, asr #32
    3a10:	andeq	r3, r0, r6, lsl #6
    3a14:	andeq	r4, r1, r0, lsr #21
    3a18:			; <UNDEFINED> instruction: 0x000032b2
    3a1c:	andeq	r3, r0, r8, lsl #8
    3a20:	andeq	r3, r0, r6, lsl r0
    3a24:	andeq	r3, r0, sl, lsl r0
    3a28:	andeq	r4, r1, ip, ror #20
    3a2c:	andeq	r3, r0, lr, asr r1
    3a30:	bleq	3fb74 <putsgent@@Base+0x39648>
    3a34:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3a38:	strbtmi	fp, [sl], -r2, lsl #24
    3a3c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3a40:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3a44:	ldrmi	sl, [sl], #776	; 0x308
    3a48:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3a4c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3a50:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3a54:			; <UNDEFINED> instruction: 0xf85a4b06
    3a58:	stmdami	r6, {r0, r1, ip, sp}
    3a5c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3a60:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a64:	b	8c1a64 <putsgent@@Base+0x8bb538>
    3a68:	andeq	r4, r1, ip, ror #6
    3a6c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3a70:	andeq	r0, r0, r0, lsl r2
    3a74:	andeq	r0, r0, r8, lsl r2
    3a78:	ldr	r3, [pc, #20]	; 3a94 <tcgetattr@plt+0x1b90>
    3a7c:	ldr	r2, [pc, #20]	; 3a98 <tcgetattr@plt+0x1b94>
    3a80:	add	r3, pc, r3
    3a84:	ldr	r2, [r3, r2]
    3a88:	cmp	r2, #0
    3a8c:	bxeq	lr
    3a90:	b	1c18 <__gmon_start__@plt>
    3a94:	andeq	r4, r1, ip, asr #6
    3a98:	andeq	r0, r0, ip, lsl #4
    3a9c:	blmi	1d5abc <putsgent@@Base+0x1cf590>
    3aa0:	bmi	1d4c88 <putsgent@@Base+0x1ce75c>
    3aa4:	addmi	r4, r3, #2063597568	; 0x7b000000
    3aa8:	andle	r4, r3, sl, ror r4
    3aac:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3ab0:	ldrmi	fp, [r8, -r3, lsl #2]
    3ab4:	svclt	0x00004770
    3ab8:	andeq	r4, r1, r8, lsr r8
    3abc:	andeq	r4, r1, r4, lsr r8
    3ac0:	andeq	r4, r1, r8, lsr #6
    3ac4:	strdeq	r0, [r0], -r8
    3ac8:	stmdbmi	r9, {r3, fp, lr}
    3acc:	bmi	254cb4 <putsgent@@Base+0x24e788>
    3ad0:	bne	254cbc <putsgent@@Base+0x24e790>
    3ad4:	svceq	0x00cb447a
    3ad8:			; <UNDEFINED> instruction: 0x01a1eb03
    3adc:	andle	r1, r3, r9, asr #32
    3ae0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3ae4:	ldrmi	fp, [r8, -r3, lsl #2]
    3ae8:	svclt	0x00004770
    3aec:	andeq	r4, r1, ip, lsl #16
    3af0:	andeq	r4, r1, r8, lsl #16
    3af4:	strdeq	r4, [r1], -ip
    3af8:	andeq	r0, r0, r0, lsr #4
    3afc:	blmi	2b0f24 <putsgent@@Base+0x2aa9f8>
    3b00:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3b04:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3b08:	blmi	2720bc <putsgent@@Base+0x26bb90>
    3b0c:	ldrdlt	r5, [r3, -r3]!
    3b10:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3b14:			; <UNDEFINED> instruction: 0xf7fd6818
    3b18:			; <UNDEFINED> instruction: 0xf7ffef3c
    3b1c:	blmi	1c3a20 <putsgent@@Base+0x1bd4f4>
    3b20:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3b24:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3b28:	ldrdeq	r4, [r1], -r6
    3b2c:	andeq	r4, r1, ip, asr #5
    3b30:	strdeq	r0, [r0], -r4
    3b34:	andeq	r4, r1, lr, ror #9
    3b38:			; <UNDEFINED> instruction: 0x000147b6
    3b3c:	svclt	0x0000e7c4
    3b40:	strlt	r4, [r0, #-2311]	; 0xfffff6f9
    3b44:	addlt	r4, r3, r9, ror r4
    3b48:	tstls	r1, r8, lsl #12
    3b4c:	stm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b50:	strmi	r9, [r2], -r1, lsl #18
    3b54:			; <UNDEFINED> instruction: 0xf7fe2002
    3b58:	andcs	lr, r0, sl, ror #17
    3b5c:	svc	0x005cf7fd
    3b60:	muleq	r1, r8, r7
    3b64:	andcs	r4, r5, #6656	; 0x1a00
    3b68:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
    3b6c:	andcs	r4, r0, r9, lsl fp
    3b70:	stmiapl	r5!, {r0, r3, r4, r8, fp, lr}^
    3b74:	stmdavs	lr!, {r0, r3, r4, r5, r6, sl, lr}
    3b78:	svc	0x0072f7fd
    3b7c:	tstcs	r1, r7, lsl fp
    3b80:	stmdavs	r3!, {r2, r5, r6, r7, fp, ip, lr}
    3b84:	ldrtmi	r4, [r0], -r2, lsl #12
    3b88:	stmia	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b8c:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    3b90:			; <UNDEFINED> instruction: 0x3100f893
    3b94:	ldmdbmi	r3, {r0, r1, r3, r6, r7, r8, ip, sp, pc}
    3b98:	andcs	r2, r0, r5, lsl #4
    3b9c:	ldrbtmi	r6, [r9], #-2094	; 0xfffff7d2
    3ba0:	svc	0x005ef7fd
    3ba4:	tstcs	r1, r3, lsr #16
    3ba8:	ldrtmi	r4, [r0], -r2, lsl #12
    3bac:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bb0:	andcs	r4, r5, #212992	; 0x34000
    3bb4:	ldrbtmi	r2, [r9], #-0
    3bb8:			; <UNDEFINED> instruction: 0xf7fd682d
    3bbc:	stmdavs	r3!, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    3bc0:	strmi	r2, [r2], -r1, lsl #2
    3bc4:			; <UNDEFINED> instruction: 0xf7fe4628
    3bc8:	andcs	lr, r1, r4, asr #17
    3bcc:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bd0:	andeq	r4, r1, r6, ror #4
    3bd4:	andeq	r0, r0, r8, lsl #4
    3bd8:	andeq	r2, r0, r4, lsl ip
    3bdc:	andeq	r0, r0, r4, lsl #4
    3be0:	andeq	r4, r1, lr, asr #14
    3be4:	andeq	r2, r0, r2, lsl #24
    3be8:	andeq	r2, r0, lr, lsl #24
    3bec:			; <UNDEFINED> instruction: 0x4604b570
    3bf0:	addlt	r4, r2, sl, lsr r8
    3bf4:	tstcs	r2, sl, lsr lr
    3bf8:	ldrbtmi	r4, [r8], #-2874	; 0xfffff4c6
    3bfc:			; <UNDEFINED> instruction: 0x466a447e
    3c00:			; <UNDEFINED> instruction: 0xf8d658c3
    3c04:	ldmdavs	fp, {r2, r8}
    3c08:			; <UNDEFINED> instruction: 0xf04f9301
    3c0c:			; <UNDEFINED> instruction: 0xf7fe0300
    3c10:	blmi	d7df88 <putsgent@@Base+0xd77a5c>
    3c14:	stmiblt	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
    3c18:	tstlt	r8, r0, lsr #16
    3c1c:	mcr	7, 7, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3c20:	cmnlt	r0, r0, lsl #16
    3c24:	cdp2	0, 11, cr15, cr8, cr1, {0}
    3c28:	bmi	c1bcb0 <putsgent@@Base+0xc15784>
    3c2c:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
    3c30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3c34:	subsmi	r9, sl, r1, lsl #22
    3c38:	andlt	sp, r2, lr, lsr r1
    3c3c:	eorvs	fp, r0, r0, ror sp
    3c40:	bmi	afdc14 <putsgent@@Base+0xaf76e8>
    3c44:	strmi	r4, [r5], -r1, lsl #12
    3c48:	ldrdeq	pc, [r4, -r6]
    3c4c:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    3c50:	svc	0x0032f7fd
    3c54:	tstcs	r1, r7, lsr #20
    3c58:			; <UNDEFINED> instruction: 0x4603447a
    3c5c:			; <UNDEFINED> instruction: 0xf7fe4620
    3c60:	tstcs	r0, r8, ror r8
    3c64:			; <UNDEFINED> instruction: 0xf7fe2006
    3c68:	teqlt	r8, #9568256	; 0x920000
    3c6c:	svc	0x0004f7fd
    3c70:	tstlt	r8, #4, 12	; 0x400000
    3c74:	andcs	r4, r6, r0, lsr #18
    3c78:			; <UNDEFINED> instruction: 0xf7fe4479
    3c7c:	strtmi	lr, [r9], -r8, lsl #17
    3c80:	ldrdeq	pc, [r4, -r6]
    3c84:	svc	0x0018f7fd
    3c88:	tstcs	r1, ip, lsl sl
    3c8c:			; <UNDEFINED> instruction: 0x4603447a
    3c90:			; <UNDEFINED> instruction: 0xf7fe2003
    3c94:			; <UNDEFINED> instruction: 0x4621e876
    3c98:			; <UNDEFINED> instruction: 0xf7fe2006
    3c9c:			; <UNDEFINED> instruction: 0x4620e878
    3ca0:	mcr	7, 5, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3ca4:			; <UNDEFINED> instruction: 0x46294b16
    3ca8:			; <UNDEFINED> instruction: 0xf8d3447b
    3cac:			; <UNDEFINED> instruction: 0xf7fd0104
    3cb0:	andcs	lr, r1, sl, ror #29
    3cb4:	svc	0x00c2f7fd
    3cb8:	mcr	7, 7, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3cbc:			; <UNDEFINED> instruction: 0x46294b11
    3cc0:			; <UNDEFINED> instruction: 0xf8d3447b
    3cc4:			; <UNDEFINED> instruction: 0xf7fd0104
    3cc8:	bmi	3ff8b0 <putsgent@@Base+0x3f9384>
    3ccc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3cd0:	andcs	r4, r3, r3, lsl #12
    3cd4:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cd8:	svclt	0x0000e7e4
    3cdc:	ldrdeq	r4, [r1], -r6
    3ce0:	andeq	r4, r1, r0, ror #13
    3ce4:	strdeq	r0, [r0], -ip
    3ce8:			; <UNDEFINED> instruction: 0x000141bc
    3cec:	andeq	r4, r1, r2, lsr #3
    3cf0:	andeq	r0, r0, r8, lsl #4
    3cf4:	andeq	r2, r0, r4, lsl #23
    3cf8:	andeq	r2, r0, ip, ror #22
    3cfc:	andeq	r2, r0, r0, ror lr
    3d00:	andeq	r4, r1, r4, lsr r6
    3d04:	andeq	r4, r1, ip, lsl r6
    3d08:	andeq	r2, r0, lr, lsr #28
    3d0c:			; <UNDEFINED> instruction: 0x4604b510
    3d10:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    3d14:			; <UNDEFINED> instruction: 0xf85cf002
    3d18:	stmdavc	r3!, {r2, r3, r6, r8, ip, sp, pc}
    3d1c:	tstlt	r8, fp, lsr r1
    3d20:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    3d24:			; <UNDEFINED> instruction: 0xf7fd4620
    3d28:	stmdacs	r0, {r1, r5, r9, sl, fp, sp, lr, pc}
    3d2c:	stmdami	r2, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    3d30:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    3d34:	ldrdeq	r2, [r0], -lr
    3d38:			; <UNDEFINED> instruction: 0x00002ab8
    3d3c:			; <UNDEFINED> instruction: 0xf7fdb510
    3d40:	ldcmi	14, cr14, [r1], {206}	; 0xce
    3d44:	ldrbtmi	r4, [ip], #-2833	; 0xfffff4ef
    3d48:	stmdacs	r0, {r0, r1, r5, r6, r7, fp, ip, lr}
    3d4c:	blle	1bdb4 <putsgent@@Base+0x15888>
    3d50:			; <UNDEFINED> instruction: 0xf7fdbd10
    3d54:	stmdavs	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    3d58:	cmpeq	sp, #160, 2	; 0x28	; <UNPREDICTABLE>
    3d5c:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    3d60:	svclt	0x00182b00
    3d64:	svclt	0x000c2816
    3d68:	andcs	r2, r0, r1
    3d6c:	stmdbmi	r8, {r4, r5, r6, r7, ip, lr, pc}
    3d70:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3d74:	mrc	7, 3, APSR_nzcv, cr4, cr13, {7}
    3d78:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
    3d7c:			; <UNDEFINED> instruction: 0xf7fe6819
    3d80:	andcs	lr, r1, sl, lsl #17
    3d84:	svc	0x005af7fd
    3d88:	andeq	r4, r1, sl, lsl #1
    3d8c:	andeq	r0, r0, ip, lsl r2
    3d90:	andeq	r2, r0, lr, lsl #30
    3d94:	andeq	r0, r0, r8, lsl #4
    3d98:			; <UNDEFINED> instruction: 0x461eb570
    3d9c:	strmi	r4, [r1], -fp, lsl #24
    3da0:	addlt	r4, r6, fp, lsl #26
    3da4:	stmdbpl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    3da8:	stmdacs	r0, {r3, r4, fp, sp, lr}
    3dac:	blls	2fa9e4 <putsgent@@Base+0x2f44b8>
    3db0:	strls	r2, [r0], -r0, lsl #8
    3db4:	strmi	lr, [r3], #-2509	; 0xfffff633
    3db8:	blls	2a89d4 <putsgent@@Base+0x2a24a8>
    3dbc:	movwls	r9, #5122	; 0x1402
    3dc0:			; <UNDEFINED> instruction: 0x46224613
    3dc4:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3dc8:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    3dcc:	andeq	r4, r1, ip, lsr #32
    3dd0:	andeq	r0, r0, ip, lsl r2
    3dd4:	strmi	r4, [r2], -r9, lsl #22
    3dd8:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    3ddc:	addlt	r4, r4, r8, lsl #24
    3de0:	ldmdavs	r8, {r0, r1, r3, r4, r8, fp, ip, lr}
    3de4:	blle	1cddec <putsgent@@Base+0x1c78c0>
    3de8:	stmib	sp, {r8, r9, sp}^
    3dec:	movwls	r3, #257	; 0x101
    3df0:	cmpmi	r7, r0, asr #4	; <UNPREDICTABLE>
    3df4:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3df8:	ldclt	0, cr11, [r0, #-16]
    3dfc:	strdeq	r3, [r1], -r6
    3e00:	andeq	r0, r0, ip, lsl r2
    3e04:			; <UNDEFINED> instruction: 0x212fb510
    3e08:			; <UNDEFINED> instruction: 0xf7fd4604
    3e0c:	ldrdlt	lr, [r8, -r8]
    3e10:	ldclt	0, cr3, [r0, #-4]
    3e14:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    3e18:			; <UNDEFINED> instruction: 0x4604b570
    3e1c:	addlt	r4, r4, r7, lsr r8
    3e20:	ldrbtmi	r4, [r8], #-3639	; 0xfffff1c9
    3e24:			; <UNDEFINED> instruction: 0xffc0f001
    3e28:			; <UNDEFINED> instruction: 0xf000447e
    3e2c:	stmdacs	r0, {r0, r1, r8, sl, fp, ip, sp, lr, pc}
    3e30:	stmvs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    3e34:	andcs	r6, r0, r1, lsr #17
    3e38:	svc	0x002af7fd
    3e3c:	ldmdblt	r8, {r0, r2, r9, sl, lr}^
    3e40:	vst2.8	{d20-d21}, [pc :256], r0
    3e44:	ldrbtmi	r7, [r8], #-448	; 0xfffffe40
    3e48:			; <UNDEFINED> instruction: 0xffe0f001
    3e4c:	strtmi	r4, [r8], -r1, lsl #12
    3e50:	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e54:	eorsle	r2, sl, r0, lsl #16
    3e58:	svc	0x0038f7fd
    3e5c:	stmdbmi	fp!, {r1, r3, r5, r8, r9, fp, lr}
    3e60:	ldmpl	r3!, {r0, r2, r9, sp}^
    3e64:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    3e68:	andcs	r6, r0, r5, lsl #16
    3e6c:	ldcl	7, cr15, [r8, #1012]!	; 0x3f4
    3e70:	strtmi	r4, [r8], -r2, lsl #12
    3e74:			; <UNDEFINED> instruction: 0xf7fd9203
    3e78:			; <UNDEFINED> instruction: 0x2101eeb8
    3e7c:	strmi	r9, [r3], -r3, lsl #20
    3e80:			; <UNDEFINED> instruction: 0xf7fd4630
    3e84:	tstcs	r0, r6, ror #30
    3e88:			; <UNDEFINED> instruction: 0xf7fd2006
    3e8c:	movwlt	lr, #3968	; 0xf80
    3e90:	ldcl	7, cr15, [r2, #1012]!	; 0x3f4
    3e94:	mvnlt	r4, r6, lsl #12
    3e98:	andcs	r4, r6, sp, lsl r9
    3e9c:			; <UNDEFINED> instruction: 0xf7fd4479
    3ea0:	stmdavs	r3!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3ea4:	movwls	r4, #13864	; 0x3628
    3ea8:	mrc	7, 4, APSR_nzcv, cr14, cr13, {7}
    3eac:	tstcs	r1, r9, lsl sl
    3eb0:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    3eb4:	andcs	r9, r4, r0
    3eb8:	svc	0x0062f7fd
    3ebc:	andcs	r4, r6, r1, lsr r6
    3ec0:	svc	0x0064f7fd
    3ec4:			; <UNDEFINED> instruction: 0xf7fd4630
    3ec8:	ldccs	13, cr14, [lr, #-576]	; 0xfffffdc0
    3ecc:	andlt	sp, r4, r1, lsl r1
    3ed0:	stmdavs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    3ed4:	movwls	r4, #13864	; 0x3628
    3ed8:	mcr	7, 4, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3edc:	tstcs	r1, lr, lsl #20
    3ee0:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    3ee4:	andcs	r9, r4, r0
    3ee8:	svc	0x004af7fd
    3eec:	stmiavs	r2!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    3ef0:			; <UNDEFINED> instruction: 0xf7fde7a0
    3ef4:	andcs	lr, r1, ip, lsl #29
    3ef8:	mcr	7, 5, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3efc:	andeq	r2, r0, sl, lsl #29
    3f00:	andeq	r3, r1, r8, lsr #31
    3f04:	andeq	r2, r0, r2, lsr #29
    3f08:	andeq	r0, r0, r8, lsl #4
    3f0c:	andeq	r2, r0, r4, asr lr
    3f10:	andeq	r2, r0, r8, asr #18
    3f14:	andeq	r2, r0, lr, lsr lr
    3f18:	andeq	r2, r0, lr, lsl #28
    3f1c:	subcs	fp, r0, r8, lsl #10
    3f20:	stc2	0, cr15, [ip, #-4]
    3f24:	andcs	r4, r0, #2048	; 0x800
    3f28:	andsvs	r4, r8, fp, ror r4
    3f2c:	stclt	0, cr6, [r8, #-8]
    3f30:	ldrdeq	r4, [r1], -ip
    3f34:	svcmi	0x00f0e92d
    3f38:	blmi	153015c <putsgent@@Base+0x1529c30>
    3f3c:	movwls	r4, #21627	; 0x547b
    3f40:	rsble	r2, r8, r0, lsl #18
    3f44:	strmi	r4, [r7], -sp, lsl #12
    3f48:	mrc	7, 4, APSR_nzcv, cr0, cr13, {7}
    3f4c:	ldrbtmi	r4, [lr], #-3664	; 0xfffff1b0
    3f50:	strtmi	r4, [r8], -r4, lsl #12
    3f54:	mcr	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3f58:	cfstrsne	mvf4, [r1], #16
    3f5c:	strcc	r9, [r1], #-260	; 0xfffffefc
    3f60:			; <UNDEFINED> instruction: 0xf0014608
    3f64:	strls	pc, [r1, -fp, ror #25]
    3f68:			; <UNDEFINED> instruction: 0xf04f9904
    3f6c:	andcs	r3, r1, #-67108861	; 0xfc000003
    3f70:	strls	r9, [r0], -r2, lsl #10
    3f74:			; <UNDEFINED> instruction: 0xf7fd4607
    3f78:	addmi	lr, r4, #696	; 0x2b8
    3f7c:	teqcs	sp, r6, ror #2
    3f80:			; <UNDEFINED> instruction: 0xf7fd4638
    3f84:	stmdacs	r0, {r7, r9, sl, fp, sp, lr, pc}
    3f88:	blmi	10b80e0 <putsgent@@Base+0x10b1bb4>
    3f8c:	bleq	1fee14 <putsgent@@Base+0x1f88e8>
    3f90:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3f94:			; <UNDEFINED> instruction: 0xf1b8a800
    3f98:	subsle	r0, r1, r0, lsl #30
    3f9c:	streq	pc, [r4], -sl, lsr #3
    3fa0:			; <UNDEFINED> instruction: 0xf8562400
    3fa4:	ldrbmi	r5, [sl], -r4, lsl #30
    3fa8:	b	13d5890 <putsgent@@Base+0x13cf364>
    3fac:	strtmi	r0, [r9], -r4, lsl #19
    3fb0:	svc	0x0076f7fd
    3fb4:			; <UNDEFINED> instruction: 0xf815b928
    3fb8:	blcs	ffec <putsgent@@Base+0x9ac0>
    3fbc:	blcs	f73c24 <putsgent@@Base+0xf6d6f8>
    3fc0:	strcc	sp, [r1], #-45	; 0xffffffd3
    3fc4:	mvnle	r4, r4, asr #10
    3fc8:	stclne	13, cr4, [r3], #-204	; 0xffffff34
    3fcc:	ldrbtmi	r0, [sp], #-161	; 0xffffff5f
    3fd0:	ldreq	r6, [fp, -fp, rrx]
    3fd4:	tstcc	r4, r8, lsl pc
    3fd8:	eorvc	pc, r4, sl, asr #16
    3fdc:	movwcs	sp, #5
    3fe0:	andcc	pc, r1, sl, asr #16
    3fe4:	pop	{r0, r1, r2, ip, sp, pc}
    3fe8:	usub8mi	r8, r0, r0
    3fec:			; <UNDEFINED> instruction: 0xf7fd3144
    3ff0:	strmi	lr, [r2], sl, ror #26
    3ff4:	eorsle	r2, r2, r0, lsl #16
    3ff8:	blmi	a2a414 <putsgent@@Base+0xa23ee8>
    3ffc:	stmiapl	fp, {r1, r3, r5, fp, sp, lr}^
    4000:	addsmi	r6, r1, #1638400	; 0x190000
    4004:			; <UNDEFINED> instruction: 0xf8c3bf08
    4008:	blmi	96c010 <putsgent@@Base+0x965ae4>
    400c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4010:	addeq	r6, r9, r8, lsl r0
    4014:			; <UNDEFINED> instruction: 0xf001e7e3
    4018:			; <UNDEFINED> instruction: 0x4607fcbf
    401c:	strtmi	lr, [r8], -pc, lsr #15
    4020:	stcl	7, cr15, [r2], #1012	; 0x3f4
    4024:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
    4028:			; <UNDEFINED> instruction: 0xf843681b
    402c:	andlt	r7, r7, r9
    4030:	svchi	0x00f0e8bd
    4034:	andlt	r4, r7, r8, lsr r6
    4038:	svcmi	0x00f0e8bd
    403c:	ldcllt	7, cr15, [r2], {253}	; 0xfd
    4040:	tstcs	r4, r1, lsl #4
    4044:			; <UNDEFINED> instruction: 0xf8ca605a
    4048:	strb	r7, [r8, r0]
    404c:	rsbcs	r4, r4, #22528	; 0x5800
    4050:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    4054:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4058:			; <UNDEFINED> instruction: 0xf7fd4478
    405c:	ldmdbmi	r5, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
    4060:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4064:	ldcl	7, cr15, [ip], #1012	; 0x3f4
    4068:	blmi	4ea884 <putsgent@@Base+0x4e4358>
    406c:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    4070:	svc	0x0010f7fd
    4074:	movwcs	lr, #2517	; 0x9d5
    4078:	rsbvs	r3, fp, r1, lsl #22
    407c:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    4080:	ldc	7, cr15, [r2], #1012	; 0x3f4
    4084:	ldrdge	lr, [r0, -r5]
    4088:	str	r0, [r8, r9, lsl #1]!
    408c:	muleq	r1, r4, lr
    4090:	andeq	r2, r0, r2, ror #27
    4094:	andeq	r4, r1, r4, ror r4
    4098:	andeq	r4, r1, r6, lsr r4
    409c:	andeq	r0, r0, r4, lsr #4
    40a0:	strdeq	r4, [r1], -r8
    40a4:	ldrdeq	r4, [r1], -lr
    40a8:	andeq	r2, r0, r8, asr #27
    40ac:	andeq	r2, r0, r2, ror #25
    40b0:	andeq	r2, r0, r8, ror #25
    40b4:	strdeq	r2, [r0], -r6
    40b8:	andeq	r0, r0, r8, lsl #4
    40bc:	svcmi	0x00f0e92d
    40c0:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    40c4:	blhi	bf580 <putsgent@@Base+0xb9054>
    40c8:	blmi	fd69c8 <putsgent@@Base+0xfd049c>
    40cc:			; <UNDEFINED> instruction: 0xf2ad447a
    40d0:	ldmpl	r3, {r2, r3, r4, r8, sl, fp, lr}^
    40d4:			; <UNDEFINED> instruction: 0xf8cd681b
    40d8:			; <UNDEFINED> instruction: 0xf04f3414
    40dc:	stclle	3, cr0, [r8, #-0]
    40e0:			; <UNDEFINED> instruction: 0xf1a14b3a
    40e4:			; <UNDEFINED> instruction: 0xf8df0904
    40e8:			; <UNDEFINED> instruction: 0xf04fa0e8
    40ec:	ldrbtmi	r0, [fp], #-2817	; 0xfffff4ff
    40f0:	blmi	e28d04 <putsgent@@Base+0xe227d8>
    40f4:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    40f8:	bcc	43f920 <putsgent@@Base+0x4393f4>
    40fc:	svcvs	0x0004f859
    4100:			; <UNDEFINED> instruction: 0xf7fd4630
    4104:			; <UNDEFINED> instruction: 0xf5b0edb4
    4108:	eorle	r6, pc, #128, 30	; 0x200
    410c:			; <UNDEFINED> instruction: 0x4630213d
    4110:	ldc	7, cr15, [r8, #1012]!	; 0x3f4
    4114:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    4118:			; <UNDEFINED> instruction: 0xf8dad03a
    411c:	ldrbmi	r4, [r5], -r0
    4120:	sub	fp, r8, r4, lsr #18
    4124:	svcmi	0x0004f855
    4128:	suble	r2, r4, r0, lsl #24
    412c:			; <UNDEFINED> instruction: 0xf7fd4620
    4130:			; <UNDEFINED> instruction: 0x4621ed9e
    4134:	ldrtmi	r4, [r0], -r2, lsl #12
    4138:	mrc	7, 5, APSR_nzcv, cr2, cr13, {7}
    413c:	mvnsle	r2, r0, lsl #16
    4140:	blne	fefef55c <putsgent@@Base+0xfefe9030>
    4144:	ldrtmi	r4, [r1], -r4, lsl #12
    4148:	orrvs	pc, r0, #1325400064	; 0x4f000000
    414c:			; <UNDEFINED> instruction: 0x4628463a
    4150:	stc	7, cr15, [ip], {253}	; 0xfd
    4154:	bne	43f9bc <putsgent@@Base+0x439490>
    4158:	strtmi	r2, [r0], -r5, lsl #4
    415c:			; <UNDEFINED> instruction: 0xf7fd55ec
    4160:	strtmi	lr, [sl], -r0, lsl #25
    4164:	andcs	r4, r1, r1, lsl #12
    4168:	ldcl	7, cr15, [sl, #1012]	; 0x3f4
    416c:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    4170:	bmi	678888 <putsgent@@Base+0x67235c>
    4174:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    4178:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    417c:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    4180:	tstle	sp, sl, asr r0
    4184:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    4188:	blhi	bf484 <putsgent@@Base+0xb8f58>
    418c:	svchi	0x00f0e8bd
    4190:			; <UNDEFINED> instruction: 0xac059a03
    4194:	orrvs	pc, r0, #1325400064	; 0x4f000000
    4198:	andlt	pc, r4, sp, asr #17
    419c:			; <UNDEFINED> instruction: 0x46204619
    41a0:	andcs	r9, r1, #0, 4
    41a4:			; <UNDEFINED> instruction: 0xf7fd4493
    41a8:			; <UNDEFINED> instruction: 0xf8d9ee96
    41ac:	strtmi	r1, [r0], -r0
    41b0:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    41b4:			; <UNDEFINED> instruction: 0x4630e7da
    41b8:			; <UNDEFINED> instruction: 0xf7ff2100
    41bc:			; <UNDEFINED> instruction: 0xe7d5febb
    41c0:	stcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    41c4:	andeq	r3, r1, r4, lsl #26
    41c8:	strdeq	r0, [r0], -ip
    41cc:	andeq	r2, r0, r2, lsl #25
    41d0:	andeq	r3, r1, ip, lsl pc
    41d4:	andeq	r2, r0, lr, ror ip
    41d8:	andeq	r3, r1, sl, asr ip
    41dc:	mvnsmi	lr, #737280	; 0xb4000
    41e0:	bmi	c56ea8 <putsgent@@Base+0xc5097c>
    41e4:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    41e8:			; <UNDEFINED> instruction: 0xf8d6681e
    41ec:			; <UNDEFINED> instruction: 0xf1b99000
    41f0:	suble	r0, r5, r0, lsl #30
    41f4:	ldrsbthi	pc, [r4], pc	; <UNPREDICTABLE>
    41f8:	ldrbtmi	r4, [r8], #1591	; 0x637
    41fc:	ldrdmi	pc, [r0], -r8
    4200:	stmdblt	r4!, {r0, r2, r6, r9, sl, lr}
    4204:			; <UNDEFINED> instruction: 0xf855e047
    4208:	stccs	15, cr4, [r0], {4}
    420c:	strtmi	sp, [r0], -r3, asr #32
    4210:	stc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    4214:	strmi	r4, [r2], -r1, lsr #12
    4218:			; <UNDEFINED> instruction: 0xf7fd4648
    421c:	stmdacs	r0, {r1, r6, r9, sl, fp, sp, lr, pc}
    4220:	ldmdavs	fp!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    4224:			; <UNDEFINED> instruction: 0x463bb153
    4228:			; <UNDEFINED> instruction: 0xf843685a
    422c:	bcs	ee44 <putsgent@@Base+0x8918>
    4230:			; <UNDEFINED> instruction: 0xf8d7d1fa
    4234:			; <UNDEFINED> instruction: 0xf1b99000
    4238:	bicsle	r0, pc, r0, lsl #30
    423c:	mvnslt	r6, r5, lsr r8
    4240:	ldrbtmi	r4, [pc], #-3867	; 4248 <tcgetattr@plt+0x2344>
    4244:			; <UNDEFINED> instruction: 0xf1076bbc
    4248:	mvnslt	r0, r8, lsr r8
    424c:			; <UNDEFINED> instruction: 0xf7fd4620
    4250:	strtmi	lr, [r1], -lr, lsl #26
    4254:	strtmi	r4, [r8], -r2, lsl #12
    4258:	mcr	7, 1, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    425c:	strmi	r2, [r3], -pc, lsr #2
    4260:	ldmdblt	fp!, {r3, r5, r9, sl, lr}^
    4264:	stc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    4268:	ldmdavs	r3!, {r5, r6, r8, ip, sp, pc}
    426c:	ldrtmi	fp, [r3], -r3, asr #2
    4270:			; <UNDEFINED> instruction: 0xf843685a
    4274:	bcs	ee8c <putsgent@@Base+0x8960>
    4278:	ldmdavs	r5!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    427c:	mvnle	r2, r0, lsl #26
    4280:	mvnshi	lr, #12386304	; 0xbd0000
    4284:	svcmi	0x0004f858
    4288:	bicsle	r2, pc, r0, lsl #24
    428c:	svcpl	0x0004f856
    4290:	bicsle	r2, r7, r0, lsl #26
    4294:			; <UNDEFINED> instruction: 0xf857e7f4
    4298:			; <UNDEFINED> instruction: 0xf1b99f04
    429c:			; <UNDEFINED> instruction: 0xd1ad0f00
    42a0:	svclt	0x0000e7cc
    42a4:	andeq	r3, r1, ip, ror #23
    42a8:	andeq	r0, r0, r4, lsr #4
    42ac:	andeq	r3, r1, r6, lsl lr
    42b0:	andeq	r3, r1, lr, asr #27
    42b4:	svcmi	0x00f0e92d
    42b8:			; <UNDEFINED> instruction: 0xf8df460f
    42bc:	addlt	r8, r3, r4, ror r1
    42c0:	tstcs	r0, r6, lsl #12
    42c4:			; <UNDEFINED> instruction: 0x461444f8
    42c8:			; <UNDEFINED> instruction: 0xf7fd4640
    42cc:	tstlt	r0, r8, asr #26
    42d0:	pop	{r0, r1, ip, sp, pc}
    42d4:			; <UNDEFINED> instruction: 0x46058ff0
    42d8:	strbmi	r2, [r0], -r2, lsl #2
    42dc:	stcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    42e0:	beq	409a8 <putsgent@@Base+0x3a47c>
    42e4:			; <UNDEFINED> instruction: 0xf04fdb6b
    42e8:	strls	r0, [r0, #-2840]	; 0xfffff4e8
    42ec:	stmdbhi	fp, {r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    42f0:	strbmi	r4, [fp], -r2, asr #12
    42f4:	stc	7, cr15, [r8], #-1012	; 0xfffffc0c
    42f8:	svclt	0x00084549
    42fc:	tstle	fp, r0, asr #10
    4300:			; <UNDEFINED> instruction: 0x4621465a
    4304:			; <UNDEFINED> instruction: 0xf7fd4650
    4308:	ldrbmi	lr, [r8, #-2908]	; 0xfffff4a4
    430c:			; <UNDEFINED> instruction: 0xf9b4d104
    4310:	bcs	c318 <putsgent@@Base+0x5dec>
    4314:	and	sp, r7, sl, lsl #22
    4318:	eorvs	r2, r3, r0, lsl #6
    431c:	rsbvs	r4, r3, sl, lsl r6
    4320:	rscvs	r6, r3, r3, lsr #1
    4324:	cmnvs	r3, r3, lsr #2
    4328:	eorhi	r3, r2, r1, lsl #4
    432c:	andcs	r4, ip, #59768832	; 0x3900000
    4330:			; <UNDEFINED> instruction: 0xf7fd1d20
    4334:			; <UNDEFINED> instruction: 0xf104ece4
    4338:			; <UNDEFINED> instruction: 0xf7fd0010
    433c:	smlabbcs	r0, r0, fp, lr
    4340:	strbmi	r4, [fp], -r2, asr #12
    4344:	tstls	r0, r0, asr r6
    4348:	bl	fffc2344 <putsgent@@Base+0xfffbbe18>
    434c:	svclt	0x00084549
    4350:	subsle	r4, r5, r0, asr #10
    4354:	andcs	r2, r6, r0, lsl #2
    4358:	ldc	7, cr15, [r8, #-1012]	; 0xfffffc0c
    435c:			; <UNDEFINED> instruction: 0xf7fdb1f8
    4360:	strmi	lr, [r4], -ip, lsl #23
    4364:	ldmdbmi	r3!, {r3, r4, r6, r7, r8, ip, sp, pc}
    4368:	ldcmi	0, cr2, [r3, #-24]!	; 0xffffffe8
    436c:			; <UNDEFINED> instruction: 0xf7fd4479
    4370:	bmi	cbf7b0 <putsgent@@Base+0xcb9284>
    4374:	ldrbtmi	r4, [sp], #-1587	; 0xfffff9cd
    4378:	tstcs	r1, sl, ror r4
    437c:	strls	r2, [r0, #-4]
    4380:	ldcl	7, cr15, [lr], #1012	; 0x3f4
    4384:	andcs	r4, r6, r1, lsr #12
    4388:	stc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    438c:			; <UNDEFINED> instruction: 0xf7fd4620
    4390:	ldrbmi	lr, [r0], -ip, lsr #22
    4394:	pop	{r0, r1, ip, sp, pc}
    4398:			; <UNDEFINED> instruction: 0xf7fd4ff0
    439c:	stcmi	13, cr11, [r8], #-564	; 0xfffffdcc
    43a0:	bmi	a15c74 <putsgent@@Base+0xa0f748>
    43a4:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    43a8:	ldrbtmi	r2, [sl], #-4
    43ac:			; <UNDEFINED> instruction: 0xf7fd9400
    43b0:	ldrbmi	lr, [r0], -r8, ror #25
    43b4:	pop	{r0, r1, ip, sp, pc}
    43b8:			; <UNDEFINED> instruction: 0xf7fd4ff0
    43bc:			; <UNDEFINED> instruction: 0x4629bd7d
    43c0:			; <UNDEFINED> instruction: 0xf7fd2006
    43c4:	movtlt	lr, #3300	; 0xce4
    43c8:	bl	15c23c4 <putsgent@@Base+0x15bbe98>
    43cc:			; <UNDEFINED> instruction: 0xb3204604
    43d0:	andcs	r4, r6, sp, lsl r9
    43d4:			; <UNDEFINED> instruction: 0xf7fd4479
    43d8:	bmi	73f748 <putsgent@@Base+0x73921c>
    43dc:	tstcs	r1, r3, lsr r6
    43e0:	andcs	r4, r4, sl, ror r4
    43e4:	andhi	pc, r0, sp, asr #17
    43e8:	stcl	7, cr15, [sl], {253}	; 0xfd
    43ec:	andcs	r4, r6, r1, lsr #12
    43f0:	stcl	7, cr15, [ip], {253}	; 0xfd
    43f4:	andlt	r4, r3, r0, lsr #12
    43f8:	svcmi	0x00f0e8bd
    43fc:	blt	ffcc23f8 <putsgent@@Base+0xffcbbecc>
    4400:	andscs	r4, r8, #34603008	; 0x2100000
    4404:			; <UNDEFINED> instruction: 0xf7fd4650
    4408:	ldmdacs	r8, {r1, r4, r7, sl, fp, sp, lr, pc}
    440c:	ldrbmi	sp, [r0], -r2, lsr #3
    4410:	ldcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    4414:	orrsle	r2, sp, r0, lsl #16
    4418:	stcmi	7, cr14, [sp], {90}	; 0x5a
    441c:	bmi	355cf0 <putsgent@@Base+0x34f7c4>
    4420:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    4424:	ldrbtmi	r2, [sl], #-4
    4428:			; <UNDEFINED> instruction: 0xf7fd9400
    442c:	strb	lr, [pc, -sl, lsr #25]
    4430:	andeq	r2, r0, r0, ror #22
    4434:	andeq	r2, r0, r8, ror r4
    4438:	andeq	r2, r0, lr, lsr #21
    443c:	andeq	r2, r0, r0, asr #21
    4440:	andeq	r2, r0, lr, ror sl
    4444:	andeq	r2, r0, lr, lsl #21
    4448:	andeq	r2, r0, r0, lsl r4
    444c:	andeq	r2, r0, r8, asr sl
    4450:	andeq	r2, r0, r2, lsl #20
    4454:	andeq	r2, r0, r2, lsl sl
    4458:	svcmi	0x00f0e92d
    445c:	bmi	1b95ea4 <putsgent@@Base+0x1b8f978>
    4460:	cdpmi	0, 6, cr11, cr14, cr11, {4}
    4464:	blmi	1b95ca0 <putsgent@@Base+0x1b8f774>
    4468:	ldrbtmi	r4, [lr], #-1146	; 0xfffffb86
    446c:	smlabbcs	r0, r1, r6, r4
    4470:			; <UNDEFINED> instruction: 0x463058d3
    4474:	movwls	r6, #38939	; 0x981b
    4478:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    447c:	stcl	7, cr15, [lr], #-1012	; 0xfffffc0c
    4480:	teqle	ip, r0, lsl #16
    4484:	svceq	0x0000f1b8
    4488:	ldrtmi	r4, [r0], -r4, lsl #12
    448c:	tstcs	r2, ip, lsl #30
    4490:			; <UNDEFINED> instruction: 0xf7fd2100
    4494:			; <UNDEFINED> instruction: 0xf1b0ec10
    4498:	blle	c86ca0 <putsgent@@Base+0xc80774>
    449c:	bleq	6405e0 <putsgent@@Base+0x63a0b4>
    44a0:	blx	fea694aa <putsgent@@Base+0xfea62f7e>
    44a4:	ldrtmi	r6, [r2], -fp, lsl #14
    44a8:			; <UNDEFINED> instruction: 0xf7fd463b
    44ac:	adcsmi	lr, r9, #79872	; 0x13800
    44b0:	adcsmi	fp, r0, #8, 30
    44b4:	ldrbmi	sp, [sl], -r6, lsl #2
    44b8:	ldrbmi	r4, [r0], -r9, lsr #12
    44bc:	b	fe0424b8 <putsgent@@Base+0xfe03bf8c>
    44c0:	suble	r2, r0, r8, lsl r8
    44c4:	strcs	r4, [r1], #-1616	; 0xfffff9b0
    44c8:	ldcl	7, cr15, [r8], #1012	; 0x3f4
    44cc:	blmi	1516e28 <putsgent@@Base+0x15108fc>
    44d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    44d4:	blls	25e544 <putsgent@@Base+0x258018>
    44d8:			; <UNDEFINED> instruction: 0xf040405a
    44dc:			; <UNDEFINED> instruction: 0x4620809b
    44e0:	pop	{r0, r1, r3, ip, sp, pc}
    44e4:	usub8mi	r8, r9, r0
    44e8:			; <UNDEFINED> instruction: 0x46502218
    44ec:	ldc	7, cr15, [lr], {253}	; 0xfd
    44f0:	cmple	r8, r8, lsl r8
    44f4:			; <UNDEFINED> instruction: 0xf7fd4650
    44f8:	stmdacs	r0, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    44fc:	strcs	sp, [r1], #-339	; 0xfffffead
    4500:	strtmi	lr, [r1], -r4, ror #15
    4504:			; <UNDEFINED> instruction: 0xf7fd2006
    4508:	stmdacs	r0, {r1, r6, sl, fp, sp, lr, pc}
    450c:			; <UNDEFINED> instruction: 0xf7fdd06b
    4510:			; <UNDEFINED> instruction: 0x4605eab4
    4514:	rsble	r2, r6, r0, lsl #16
    4518:	andcs	r4, r6, r3, asr #18
    451c:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    4520:	ldc	7, cr15, [r4], #-1012	; 0xfffffc0c
    4524:	ldrtmi	r4, [r3], -r1, asr #20
    4528:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    452c:			; <UNDEFINED> instruction: 0xf8cd2004
    4530:			; <UNDEFINED> instruction: 0xf7fd9000
    4534:	strtmi	lr, [r9], -r6, lsr #24
    4538:			; <UNDEFINED> instruction: 0xf7fd2006
    453c:	strtmi	lr, [r8], -r8, lsr #24
    4540:	b	14c253c <putsgent@@Base+0x14bc010>
    4544:			; <UNDEFINED> instruction: 0xf9b5e7c2
    4548:	orrslt	r3, r3, r2
    454c:			; <UNDEFINED> instruction: 0x2000f9b5
    4550:	blle	394fc0 <putsgent@@Base+0x38ea94>
    4554:	cmplt	r3, fp, ror #18
    4558:			; <UNDEFINED> instruction: 0xf7fda802
    455c:	ldmib	r5, {r4, r5, r6, r9, fp, sp, lr, pc}^
    4560:	bls	90978 <putsgent@@Base+0x8a44c>
    4564:	addsmi	r4, r3, #184549376	; 0xb000000
    4568:	ldrbmi	sp, [r0], -r3, lsl #22
    456c:	stc	7, cr15, [r6], #1012	; 0x3f4
    4570:			; <UNDEFINED> instruction: 0xf1b8e7ac
    4574:			; <UNDEFINED> instruction: 0xd1a50f00
    4578:			; <UNDEFINED> instruction: 0xf10d462c
    457c:			; <UNDEFINED> instruction: 0xcc0f0b0c
    4580:			; <UNDEFINED> instruction: 0xf8cd465d
    4584:	strgt	r8, [pc, #-0]	; 458c <tcgetattr@plt+0x2688>
    4588:	ldm	r4, {r1, r4, r5, r9, sl, lr}
    458c:	ldrtmi	r0, [fp], -r3
    4590:	andhi	pc, ip, sp, lsr #17
    4594:	andeq	lr, r3, r5, lsl #17
    4598:			; <UNDEFINED> instruction: 0xf7fd4650
    459c:	adcsmi	lr, r9, #876544	; 0xd6000
    45a0:	adcsmi	fp, r0, #8, 30
    45a4:	swpcs	sp, pc, [r0]	; <UNPREDICTABLE>
    45a8:			; <UNDEFINED> instruction: 0xf7fd2006
    45ac:	teqlt	r0, #240, 22	; 0x3c000
    45b0:	b	18c25ac <putsgent@@Base+0x18bc080>
    45b4:	tstlt	r0, #4, 12	; 0x400000
    45b8:	andcs	r4, r6, sp, lsl r9
    45bc:	ldrbtmi	r4, [r9], #-3357	; 0xfffff2e3
    45c0:	bl	ff9425bc <putsgent@@Base+0xff93c090>
    45c4:			; <UNDEFINED> instruction: 0x464b4a1c
    45c8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    45cc:	andcs	r2, r4, r1, lsl #2
    45d0:			; <UNDEFINED> instruction: 0xf7fd9500
    45d4:			; <UNDEFINED> instruction: 0x4621ebd6
    45d8:			; <UNDEFINED> instruction: 0xf7fd2006
    45dc:			; <UNDEFINED> instruction: 0x4620ebd8
    45e0:	b	c25dc <putsgent@@Base+0xbc0b0>
    45e4:	blmi	57e3a4 <putsgent@@Base+0x577e78>
    45e8:	bmi	54c9f4 <putsgent@@Base+0x5464c8>
    45ec:	ldrbtmi	r2, [fp], #-4
    45f0:	andls	pc, r0, sp, asr #17
    45f4:			; <UNDEFINED> instruction: 0x460c447a
    45f8:	bl	ff0c25f4 <putsgent@@Base+0xff0bc0c8>
    45fc:	ldcmi	7, cr14, [r1], {102}	; 0x66
    4600:	bmi	455f34 <putsgent@@Base+0x44fa08>
    4604:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    4608:	ldrbtmi	r2, [sl], #-4
    460c:			; <UNDEFINED> instruction: 0xf7fd9400
    4610:			; <UNDEFINED> instruction: 0xe757ebb8
    4614:	b	f42610 <putsgent@@Base+0xf3c0e4>
    4618:	andeq	r3, r1, r8, ror #18
    461c:			; <UNDEFINED> instruction: 0x000029ba
    4620:	strdeq	r0, [r0], -ip
    4624:	andeq	r3, r1, r0, lsl #18
    4628:	andeq	r2, r0, r6, asr #5
    462c:	andeq	r2, r0, lr, lsr r9
    4630:	andeq	r2, r0, r6, lsr #4
    4634:	andeq	r2, r0, ip, asr r8
    4638:	andeq	r2, r0, sl, ror #17
    463c:	andeq	r2, r0, r6, lsr r8
    4640:	andeq	r2, r0, r4, ror r8
    4644:	andeq	r2, r0, lr, lsl r8
    4648:	andeq	r2, r0, sl, lsr #17
    464c:	blmi	7d6ecc <putsgent@@Base+0x7d09a0>
    4650:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    4654:	ldmpl	r3, {r0, r1, r2, r6, r7, ip, sp, pc}^
    4658:	movtls	r6, #22555	; 0x581b
    465c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4660:			; <UNDEFINED> instruction: 0x3000f9b0
    4664:			; <UNDEFINED> instruction: 0x4604b31b
    4668:			; <UNDEFINED> instruction: 0xf7fd3010
    466c:	vstrge	s28, [r5, #-808]	; 0xfffffcd8
    4670:	stmdage	r4, {r0, r1, ip, pc}
    4674:	stmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4678:	blls	d6ed4 <putsgent@@Base+0xd09a8>
    467c:	orrvc	pc, r0, pc, asr #8
    4680:			; <UNDEFINED> instruction: 0x4628447a
    4684:	b	fedc2680 <putsgent@@Base+0xfedbc154>
    4688:			; <UNDEFINED> instruction: 0x3000f9b4
    468c:	ldmdbmi	r1, {r0, r2, r9, sp}
    4690:	andcs	r9, r0, r0, lsl #4
    4694:	ldrbtmi	r4, [r9], #-2576	; 0xfffff5f0
    4698:			; <UNDEFINED> instruction: 0xf7fd447a
    469c:			; <UNDEFINED> instruction: 0xf934ec16
    46a0:	strtmi	r2, [fp], -r4, lsl #22
    46a4:	strmi	r9, [r1], -r0, lsl #8
    46a8:			; <UNDEFINED> instruction: 0xf7fd2001
    46ac:	bmi	2ff39c <putsgent@@Base+0x2f8e70>
    46b0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    46b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    46b8:	subsmi	r9, sl, r5, asr #22
    46bc:	sublt	sp, r7, r1, lsl #2
    46c0:			; <UNDEFINED> instruction: 0xf7fdbd30
    46c4:	svclt	0x0000e9e6
    46c8:	andeq	r3, r1, r0, lsl #15
    46cc:	strdeq	r0, [r0], -ip
    46d0:	andeq	r2, r0, r4, ror #16
    46d4:	andeq	r2, r0, r6, lsl #17
    46d8:	andeq	r2, r0, r0, asr r8
    46dc:	andeq	r3, r1, lr, lsl r7
    46e0:	mvnsmi	lr, sp, lsr #18
    46e4:	stmdami	sl, {r0, r1, r2, r9, sl, lr}^
    46e8:	strmi	fp, [sp], -r2, lsl #1
    46ec:			; <UNDEFINED> instruction: 0xf0014478
    46f0:	msrlt	(UNDEF: 56), fp
    46f4:	strmi	r2, [r4], -r0, lsl #2
    46f8:	bl	c426f4 <putsgent@@Base+0xc3c1c8>
    46fc:	tstlt	r0, r6, lsl #12
    4700:	pop	{r1, ip, sp, pc}
    4704:	vand	q12, q8, q8
    4708:	strtmi	r4, [r0], -r1, lsl #2
    470c:	b	1242708 <putsgent@@Base+0x123c1dc>
    4710:	svccc	0x00fff1b0
    4714:	eorsle	r4, pc, r0, lsl #13
    4718:	vst1.8	{d20-d22}, [pc :128], r9
    471c:			; <UNDEFINED> instruction: 0xf7fd72c0
    4720:			; <UNDEFINED> instruction: 0xf5b0eb06
    4724:	eorsle	r7, r1, r0, asr #31
    4728:	andcs	r2, r6, r0, lsl #2
    472c:	bl	bc2728 <putsgent@@Base+0xbbc1fc>
    4730:			; <UNDEFINED> instruction: 0xf7fdb1f0
    4734:	strmi	lr, [r5], -r2, lsr #19
    4738:	subsle	r2, r6, r0, lsl #16
    473c:	andcs	r4, r6, r5, lsr r9
    4740:			; <UNDEFINED> instruction: 0xf7fd4479
    4744:	bmi	d3f3dc <putsgent@@Base+0xd38eb0>
    4748:	tstcs	r1, fp, lsr r6
    474c:	andcs	r4, r4, sl, ror r4
    4750:			; <UNDEFINED> instruction: 0xf7fd9400
    4754:			; <UNDEFINED> instruction: 0x4629eb16
    4758:			; <UNDEFINED> instruction: 0xf7fd2006
    475c:			; <UNDEFINED> instruction: 0x4628eb18
    4760:	stmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4764:	andlt	r4, r2, r0, asr #12
    4768:	ldrhmi	lr, [r0, #141]!	; 0x8d
    476c:	bllt	fe942768 <putsgent@@Base+0xfe93c23c>
    4770:	ldrtmi	r4, [fp], -sl, lsr #20
    4774:	andcs	r2, r4, r1, lsl #2
    4778:	strls	r4, [r0], #-1146	; 0xfffffb86
    477c:	bl	42778 <putsgent@@Base+0x3c24c>
    4780:	andlt	r4, r2, r0, asr #12
    4784:	ldrhmi	lr, [r0, #141]!	; 0x8d
    4788:	bllt	fe5c2784 <putsgent@@Base+0xfe5bc258>
    478c:			; <UNDEFINED> instruction: 0xf7fd4640
    4790:	stmdacs	r0, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}
    4794:	ldr	sp, [r3, r8, asr #3]!
    4798:	andcs	r4, r6, r1, lsr r6
    479c:	b	ffdc2798 <putsgent@@Base+0xffdbc26c>
    47a0:			; <UNDEFINED> instruction: 0xf7fdb1d0
    47a4:	strmi	lr, [r5], -sl, ror #18
    47a8:	ldmdbmi	sp, {r6, r8, r9, ip, sp, pc}
    47ac:	ldrbtmi	r2, [r9], #-6
    47b0:	b	ffb427ac <putsgent@@Base+0xffb3c280>
    47b4:			; <UNDEFINED> instruction: 0x463b4a1b
    47b8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    47bc:	strls	r2, [r0], #-4
    47c0:	b	ff7c27bc <putsgent@@Base+0xff7bc290>
    47c4:	andcs	r4, r6, r9, lsr #12
    47c8:	b	ff8427c4 <putsgent@@Base+0xff83c298>
    47cc:	andlt	r4, r2, r8, lsr #12
    47d0:	ldrhmi	lr, [r0, #141]!	; 0x8d
    47d4:	stmdblt	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    47d8:			; <UNDEFINED> instruction: 0x463b4a13
    47dc:	andcs	r2, r4, r1, lsl #2
    47e0:	strls	r4, [r0], #-1146	; 0xfffffb86
    47e4:	b	ff3427e0 <putsgent@@Base+0xff33c2b4>
    47e8:	bmi	43e618 <putsgent@@Base+0x4380ec>
    47ec:	tstcs	r1, fp, lsr r6
    47f0:	ldrbtmi	r2, [sl], #-4
    47f4:			; <UNDEFINED> instruction: 0xf7fd9400
    47f8:	ldr	lr, [r3, r4, asr #21]!
    47fc:	ldrtmi	r4, [fp], -ip, lsl #20
    4800:	andcs	r2, r4, r1, lsl #2
    4804:	strls	r4, [r0], #-1146	; 0xfffffb86
    4808:	b	feec2804 <putsgent@@Base+0xfeebc2d8>
    480c:	svclt	0x0000e778
    4810:	andeq	r2, r0, r4, lsl r4
    4814:	andeq	r2, r0, r4, lsr #1
    4818:	andeq	r2, r0, r4, lsl #16
    481c:	ldrdeq	r2, [r0], -r8
    4820:	andeq	r2, r0, r6, lsr r0
    4824:	muleq	r0, r6, r7
    4828:	andeq	r2, r0, r0, ror r7
    482c:	andeq	r2, r0, lr, asr r7
    4830:	andeq	r2, r0, ip, asr #14
    4834:	blmi	6d70a4 <putsgent@@Base+0x6d0b78>
    4838:	ldrblt	r4, [r0, #1146]!	; 0x47a
    483c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4840:	ldmdavs	fp, {r2, r9, sl, lr}
    4844:			; <UNDEFINED> instruction: 0xf04f9301
    4848:	orrslt	r0, r8, r0, lsl #6
    484c:	b	fc2848 <putsgent@@Base+0xfbc31c>
    4850:	andcs	r2, sl, #0, 6
    4854:	andvs	r4, r3, r9, ror #12
    4858:	strtmi	r4, [r0], -r5, lsl #12
    485c:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4860:	strmi	r7, [r6], -r3, lsr #16
    4864:	tstlt	r3, pc, lsl #12
    4868:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    486c:	strtmi	fp, [r0], -r3, ror #2
    4870:			; <UNDEFINED> instruction: 0xff2cf000
    4874:	blmi	2d70ac <putsgent@@Base+0x2d0b80>
    4878:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    487c:	blls	5e8ec <putsgent@@Base+0x583c0>
    4880:	qaddle	r4, sl, fp
    4884:	ldcllt	0, cr11, [r0, #12]!
    4888:	bcs	89e938 <putsgent@@Base+0x89840c>
    488c:	addsmi	sp, pc, #239	; 0xef
    4890:	addmi	fp, r6, #8, 30
    4894:			; <UNDEFINED> instruction: 0xf000d1eb
    4898:			; <UNDEFINED> instruction: 0xe7ebffb5
    489c:	ldm	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48a0:	muleq	r1, r8, r5
    48a4:	strdeq	r0, [r0], -ip
    48a8:	andeq	r3, r1, r8, asr r5
    48ac:	bmi	f56da4 <putsgent@@Base+0xf50878>
    48b0:	ldrbtmi	fp, [r9], #-1520	; 0xfffffa10
    48b4:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    48b8:	addlt	r4, r7, r5, lsl #12
    48bc:			; <UNDEFINED> instruction: 0xf50d483a
    48c0:	stmpl	sl, {r8, r9, ip, lr}
    48c4:	tstcc	r4, #120, 8	; 0x78000000
    48c8:	andsvs	r6, sl, r2, lsl r8
    48cc:	andeq	pc, r0, #79	; 0x4f
    48d0:	blx	1ac08dc <putsgent@@Base+0x1aba3b0>
    48d4:	subsle	r2, pc, r0, lsl #16
    48d8:	strtmi	r4, [r8], -r4, lsl #12
    48dc:	stmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48e0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    48e4:	stmdavc	r3!, {r3, r4, r6, ip, lr, pc}
    48e8:			; <UNDEFINED> instruction: 0xd12f2b2f
    48ec:	strtmi	r4, [r0], -pc, lsr #18
    48f0:			; <UNDEFINED> instruction: 0xf7fd4479
    48f4:	strmi	lr, [r6], -r8, lsl #21
    48f8:	suble	r2, sp, r0, lsl #16
    48fc:	ldrtmi	sl, [r2], -r5, lsl #24
    4900:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    4904:	strtmi	r2, [r0], -r0, lsl #14
    4908:	ldmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    490c:	smlalbble	r4, r1, r4, r2
    4910:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4914:	strtmi	r1, [r0], -r3, lsr #16
    4918:	stcvc	8, cr15, [r1], {3}
    491c:			; <UNDEFINED> instruction: 0xf7fd69a9
    4920:	bllt	123e9d8 <putsgent@@Base+0x12384ac>
    4924:	ldrtmi	r2, [r0], -r1, lsl #8
    4928:	b	7c2924 <putsgent@@Base+0x7bc3f8>
    492c:			; <UNDEFINED> instruction: 0xf50d4920
    4930:	bmi	719538 <putsgent@@Base+0x71300c>
    4934:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    4938:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    493c:	subsmi	r6, r1, sl, lsl r8
    4940:	strtmi	sp, [r0], -ip, lsr #2
    4944:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    4948:	ldcllt	0, cr11, [r0, #28]!
    494c:	cfstrsge	mvf9, [r5], {2}
    4950:	vst2.16	{d22,d24}, [pc], r2
    4954:	ldcmi	3, cr5, [r7, #-0]
    4958:			; <UNDEFINED> instruction: 0x46204619
    495c:	ldrbtmi	r9, [sp], #-513	; 0xfffffdff
    4960:	strls	r2, [r0, #-513]	; 0xfffffdff
    4964:	b	fedc2960 <putsgent@@Base+0xfedbc434>
    4968:	tstcs	r0, r0, lsr #12
    496c:	ldmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4970:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
    4974:	ldrb	r0, [r9, r4, ror #18]
    4978:	strtmi	r6, [r0], -r9, lsr #16
    497c:	svc	0x00fcf7fc
    4980:	sbcle	r2, pc, r0, lsl #16
    4984:	vst1.8	{d20-d22}, [pc :256], r2
    4988:	strtmi	r5, [r0], -r0, lsl #2
    498c:	ldmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4990:	adcsle	r4, sp, r4, lsl #5
    4994:	strb	r2, [r6, r0, lsl #8]
    4998:	strb	r2, [r7, r0, lsl #8]
    499c:	ldmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49a0:	andeq	r3, r1, lr, lsl r5
    49a4:	strdeq	r0, [r0], -ip
    49a8:			; <UNDEFINED> instruction: 0x000026b4
    49ac:	andeq	r2, r0, r0, lsr #13
    49b0:	muleq	r1, sl, r4
    49b4:	andeq	r2, r0, sl, lsr #12
    49b8:			; <UNDEFINED> instruction: 0x4604b538
    49bc:	and	r4, r2, sp, lsl #12
    49c0:	svclt	0x00183d01
    49c4:	andcs	r3, r1, #16777216	; 0x1000000
    49c8:	andcs	r4, r0, r1, lsr #12
    49cc:	svc	0x00f8f7fc
    49d0:	tstle	r3, r1, lsl #16
    49d4:	blcs	22a68 <putsgent@@Base+0x1c53c>
    49d8:	ldfltd	f5, [r8, #-968]!	; 0xfffffc38
    49dc:			; <UNDEFINED> instruction: 0xf7fd2001
    49e0:	svclt	0x0000e92e
    49e4:	mvnsmi	lr, #737280	; 0xb4000
    49e8:	bmi	1096434 <putsgent@@Base+0x108ff08>
    49ec:	blmi	1096454 <putsgent@@Base+0x108ff28>
    49f0:	ldrbtmi	fp, [sl], #-157	; 0xffffff63
    49f4:			; <UNDEFINED> instruction: 0x460daf13
    49f8:	ldmpl	r3, {r1, r2, r9, sl, lr}^
    49fc:			; <UNDEFINED> instruction: 0x21204638
    4a00:	ldrpl	pc, [r6], #-1103	; 0xfffffbb1
    4a04:	tstls	fp, #1769472	; 0x1b0000
    4a08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4a0c:			; <UNDEFINED> instruction: 0xf7ff9403
    4a10:			; <UNDEFINED> instruction: 0x4649ffd3
    4a14:			; <UNDEFINED> instruction: 0xf7ff4628
    4a18:	stmdbls	r4!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4a1c:			; <UNDEFINED> instruction: 0xf7ff4640
    4a20:	strbmi	pc, [r0], -fp, asr #31	; <UNPREDICTABLE>
    4a24:			; <UNDEFINED> instruction: 0xf7fd212f
    4a28:	teqlt	r8, lr, lsr #18
    4a2c:	stmdbge	r3, {r8, r9, sp}
    4a30:	blcc	82a38 <putsgent@@Base+0x7c50c>
    4a34:	blx	1ac0a42 <putsgent@@Base+0x1aba516>
    4a38:	subsle	r2, r6, r0, lsl #16
    4a3c:	ldmdacs	r2!, {r0, r1, fp, ip, pc}
    4a40:			; <UNDEFINED> instruction: 0xf04fbf08
    4a44:	andle	r0, lr, r1, lsl #16
    4a48:	andcs	r4, r0, #44, 22	; 0xb000
    4a4c:	movwcc	r4, #33915	; 0x847b
    4a50:	andcc	r6, r1, #92, 16	; 0x5c0000
    4a54:	addmi	r3, r4, #8, 6	; 0x20000000
    4a58:			; <UNDEFINED> instruction: 0xf853d03f
    4a5c:	tstcc	r1, r8, lsl #24
    4a60:			; <UNDEFINED> instruction: 0xf04fd1f6
    4a64:	bge	106aa0 <putsgent@@Base+0x100574>
    4a68:	andls	r2, r1, #0
    4a6c:			; <UNDEFINED> instruction: 0xf7fd4611
    4a70:	blls	1bf3a0 <putsgent@@Base+0x1b8e74>
    4a74:	tstcs	r0, r4, lsl #16
    4a78:	orrpl	pc, r0, #587202560	; 0x23000000
    4a7c:			; <UNDEFINED> instruction: 0xf0239a01
    4a80:	vst2.8	{d16-d19}, [r0]
    4a84:	b	10ddd0c <putsgent@@Base+0x10d77e0>
    4a88:	movwls	r0, #25352	; 0x6308
    4a8c:	strmi	r9, [r8], -r5, lsl #22
    4a90:			; <UNDEFINED> instruction: 0xf0439404
    4a94:	blls	1c5ab0 <putsgent@@Base+0x1bf584>
    4a98:			; <UNDEFINED> instruction: 0xf0439405
    4a9c:	movwls	r0, #29466	; 0x731a
    4aa0:	ldmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4aa4:			; <UNDEFINED> instruction: 0xf7fc4628
    4aa8:	cmplt	r8, r2, ror #30
    4aac:	strtmi	r6, [fp], -r1, lsl #17
    4ab0:			; <UNDEFINED> instruction: 0x4630463a
    4ab4:			; <UNDEFINED> instruction: 0xf181fab1
    4ab8:			; <UNDEFINED> instruction: 0xf7fd0949
    4abc:	blx	fec3f25c <putsgent@@Base+0xfec38d30>
    4ac0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    4ac4:	blmi	317304 <putsgent@@Base+0x310dd8>
    4ac8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4acc:	blls	6deb3c <putsgent@@Base+0x6d8610>
    4ad0:	qaddle	r4, sl, sp
    4ad4:	pop	{r0, r2, r3, r4, ip, sp, pc}
    4ad8:	blmi	2a5aa0 <putsgent@@Base+0x29f574>
    4adc:			; <UNDEFINED> instruction: 0xf853447b
    4ae0:			; <UNDEFINED> instruction: 0xf1b88032
    4ae4:			; <UNDEFINED> instruction: 0xd1be3fff
    4ae8:			; <UNDEFINED> instruction: 0x4620e7bb
    4aec:	str	r9, [fp, r3, lsl #8]!
    4af0:	svc	0x00cef7fc
    4af4:	ldrdeq	r3, [r1], -lr
    4af8:	strdeq	r0, [r0], -ip
    4afc:	andeq	r2, r0, r8, asr #10
    4b00:	andeq	r3, r1, r8, lsl #6
    4b04:			; <UNDEFINED> instruction: 0x000024b8
    4b08:			; <UNDEFINED> instruction: 0x4604b570
    4b0c:	stmiavs	r0, {r2, r7, ip, sp, pc}^
    4b10:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b14:	andle	r3, r9, r1
    4b18:	stmdavs	r0!, {r0, r5, r6, r7, fp, sp, lr}
    4b1c:	svc	0x00d8f7fc
    4b20:	svclt	0x00183001
    4b24:	eorsle	r2, r4, r0
    4b28:	ldcllt	0, cr11, [r0, #-16]!
    4b2c:	stmia	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b30:	ldmdami	r9!, {r0, r1, r9, sl, lr}
    4b34:	ldrbtmi	r6, [r8], #-2078	; 0xfffff7e2
    4b38:	svc	0x00faf7fc
    4b3c:	andcs	r2, r6, r0, lsl #2
    4b40:	stmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b44:	suble	r2, r8, r0, lsl #16
    4b48:	svc	0x0096f7fc
    4b4c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4b50:	ldmdbmi	r2!, {r0, r1, r6, ip, lr, pc}
    4b54:	ldrbtmi	r2, [r9], #-6
    4b58:	ldmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b5c:	ldrtmi	r6, [r0], -r3, ror #17
    4b60:	movwls	r6, #14372	; 0x3824
    4b64:	stmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b68:	tstcs	r1, sp, lsr #20
    4b6c:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    4b70:	andmi	lr, r0, sp, asr #19
    4b74:			; <UNDEFINED> instruction: 0xf7fd2003
    4b78:	strtmi	lr, [r9], -r4, lsl #18
    4b7c:			; <UNDEFINED> instruction: 0xf7fd2006
    4b80:	strtmi	lr, [r8], -r6, lsl #18
    4b84:	svc	0x0030f7fc
    4b88:	stmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b8c:	rscscc	pc, pc, pc, asr #32
    4b90:			; <UNDEFINED> instruction: 0xf7fde7ca
    4b94:			; <UNDEFINED> instruction: 0x4603e89c
    4b98:	ldmdavs	lr, {r1, r5, fp, lr}
    4b9c:			; <UNDEFINED> instruction: 0xf7fc4478
    4ba0:	smlabtcs	r0, r8, pc, lr	; <UNPREDICTABLE>
    4ba4:			; <UNDEFINED> instruction: 0xf7fd2006
    4ba8:	teqlt	r0, #15859712	; 0xf20000
    4bac:	svc	0x0064f7fc
    4bb0:	tstlt	r0, #5242880	; 0x500000
    4bb4:	andcs	r4, r6, ip, lsl r9
    4bb8:			; <UNDEFINED> instruction: 0xf7fd4479
    4bbc:	stmdavs	r3!, {r3, r5, r6, r7, fp, sp, lr, pc}
    4bc0:	movwls	r4, #13872	; 0x3630
    4bc4:	ldmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4bc8:	tstcs	r1, r8, lsl sl
    4bcc:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    4bd0:	andcs	r9, r3, r0
    4bd4:	ldm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4bd8:	stmiavs	r3!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    4bdc:	stmdavs	r4!, {r4, r5, r9, sl, lr}
    4be0:			; <UNDEFINED> instruction: 0xf7fd9303
    4be4:	bmi	4bebf4 <putsgent@@Base+0x4b86c8>
    4be8:	blls	ccff4 <putsgent@@Base+0xc6ac8>
    4bec:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    4bf0:	andcs	r4, r3, r0
    4bf4:	stmia	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4bf8:	stmdavs	r3!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    4bfc:	movwls	r4, #13872	; 0x3630
    4c00:	svc	0x00f2f7fc
    4c04:	tstcs	r1, fp, lsl #20
    4c08:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    4c0c:	andcs	r9, r3, r0
    4c10:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c14:	svclt	0x0000e7b8
    4c18:	ldrdeq	r2, [r0], -lr
    4c1c:	andeq	r1, r0, lr, lsl #25
    4c20:	andeq	r2, r0, lr, lsr #9
    4c24:	andeq	r2, r0, r8, lsr #9
    4c28:	andeq	r1, r0, ip, lsr #24
    4c2c:	andeq	r2, r0, r2, lsl #9
    4c30:	andeq	r2, r0, r0, lsr r4
    4c34:	andeq	r2, r0, r6, asr #8
    4c38:			; <UNDEFINED> instruction: 0x4604b570
    4c3c:	stmvs	r0, {r2, r7, ip, sp, pc}
    4c40:	stmia	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c44:	andlt	fp, r4, r8, lsl #18
    4c48:			; <UNDEFINED> instruction: 0xf7fdbd70
    4c4c:	strmi	lr, [r3], -r0, asr #16
    4c50:	ldmdavs	lr, {r1, r2, r3, r4, fp, lr}
    4c54:			; <UNDEFINED> instruction: 0xf7fc4478
    4c58:	tstcs	r0, ip, ror #30
    4c5c:			; <UNDEFINED> instruction: 0xf7fd2006
    4c60:	tstlt	r8, #9830400	; 0x960000
    4c64:	svc	0x0008f7fc
    4c68:	mvnslt	r4, r5, lsl #12
    4c6c:	andcs	r4, r6, r8, lsl r9
    4c70:			; <UNDEFINED> instruction: 0xf7fd4479
    4c74:	stmiavs	r3!, {r2, r3, r7, fp, sp, lr, pc}
    4c78:	stmdavs	r4!, {r4, r5, r9, sl, lr}
    4c7c:			; <UNDEFINED> instruction: 0xf7fc9303
    4c80:	bmi	540b58 <putsgent@@Base+0x53a62c>
    4c84:	blls	cd090 <putsgent@@Base+0xc6b64>
    4c88:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    4c8c:	andcs	r4, r3, r0
    4c90:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c94:	andcs	r4, r6, r9, lsr #12
    4c98:	ldmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c9c:			; <UNDEFINED> instruction: 0xf7fc4628
    4ca0:			; <UNDEFINED> instruction: 0xf7fceea4
    4ca4:			; <UNDEFINED> instruction: 0xf04fefb4
    4ca8:			; <UNDEFINED> instruction: 0xe7cc30ff
    4cac:	ldrtmi	r6, [r0], -r3, lsr #17
    4cb0:	movwls	r6, #14372	; 0x3824
    4cb4:	svc	0x0098f7fc
    4cb8:	tstcs	r1, r7, lsl #20
    4cbc:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    4cc0:	andmi	lr, r0, sp, asr #19
    4cc4:			; <UNDEFINED> instruction: 0xf7fd2003
    4cc8:	ubfx	lr, ip, #16, #11
    4ccc:	andeq	r2, r0, r4, lsr #8
    4cd0:	andeq	r1, r0, r4, ror fp
    4cd4:	strdeq	r2, [r0], -r8
    4cd8:	andeq	r2, r0, r2, asr #7
    4cdc:			; <UNDEFINED> instruction: 0x4604b510
    4ce0:			; <UNDEFINED> instruction: 0xff12f7ff
    4ce4:	blle	10ecec <putsgent@@Base+0x1087c0>
    4ce8:			; <UNDEFINED> instruction: 0xf7ff4620
    4cec:	strbne	pc, [r0, r5, lsr #31]	; <UNPREDICTABLE>
    4cf0:			; <UNDEFINED> instruction: 0xf04fbd10
    4cf4:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    4cf8:			; <UNDEFINED> instruction: 0x4604b570
    4cfc:	stmdbvs	r0, {r1, r7, ip, sp, pc}^
    4d00:	svc	0x0004f7fc
    4d04:	ldrbtmi	r4, [sp], #-3411	; 0xfffff2ad
    4d08:	eorsle	r3, pc, r1
    4d0c:	ldmdami	r2, {r0, r5, r6, r8, fp, sp, lr}^
    4d10:			; <UNDEFINED> instruction: 0xf7ff4478
    4d14:	stmibvs	r1!, {r0, r1, r2, r3, r8, fp, ip, sp, lr, pc}
    4d18:	stmdavc	fp, {r0, r3, r8, ip, sp, pc}
    4d1c:	strmi	fp, [r8], -fp, asr #18
    4d20:	mcr	7, 3, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    4d24:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    4d28:			; <UNDEFINED> instruction: 0xf0003004
    4d2c:			; <UNDEFINED> instruction: 0x4601fe35
    4d30:	stmdami	fp, {r5, r7, r8, sp, lr}^
    4d34:			; <UNDEFINED> instruction: 0xf7ff4478
    4d38:	stmdami	sl, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
    4d3c:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    4d40:			; <UNDEFINED> instruction: 0xf8f8f7ff
    4d44:	stmdavs	r1!, {r3, r6, fp, lr}
    4d48:			; <UNDEFINED> instruction: 0xf7ff4478
    4d4c:	stmiavs	r3!, {r0, r1, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    4d50:	stmdami	r6, {r0, r1, r7, r8, ip, sp, pc}^
    4d54:			; <UNDEFINED> instruction: 0xf0014478
    4d58:	strmi	pc, [r5], -r7, lsr #16
    4d5c:	teqcs	sp, r8, lsl #3
    4d60:	svc	0x0090f7fc
    4d64:			; <UNDEFINED> instruction: 0x4628b378
    4d68:	andlt	r2, r2, r0, lsl #2
    4d6c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4d70:	stmialt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d74:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    4d78:			; <UNDEFINED> instruction: 0xf816f001
    4d7c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4d80:	stmiavs	r3!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    4d84:	ldmdami	fp!, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, pc}
    4d88:			; <UNDEFINED> instruction: 0xe7ed4478
    4d8c:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
    4d90:			; <UNDEFINED> instruction: 0xf81ef001
    4d94:	ldmdami	r9!, {r4, r8, r9, ip, sp, pc}
    4d98:			; <UNDEFINED> instruction: 0xf7fc4478
    4d9c:			; <UNDEFINED> instruction: 0x3001eeb8
    4da0:	ldmdbmi	r7!, {r2, r3, r4, ip, lr, pc}
    4da4:	andcs	r2, r0, r5, lsl #4
    4da8:			; <UNDEFINED> instruction: 0xf7fc4479
    4dac:			; <UNDEFINED> instruction: 0xf7fcee5a
    4db0:	stmdbvs	r0!, {r2, r8, r9, sl, fp, sp, lr, pc}^
    4db4:	mrc	7, 0, APSR_nzcv, cr8, cr12, {7}
    4db8:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    4dbc:	stc2l	0, cr15, [ip]
    4dc0:	cmnvs	r0, r1, lsl #12
    4dc4:	ldmdami	r0!, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
    4dc8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    4dcc:	pop	{r1, ip, sp, pc}
    4dd0:			; <UNDEFINED> instruction: 0xf7ff4070
    4dd4:	stmdami	sp!, {r0, r1, r2, r3, r5, r7, fp, ip, sp, pc}
    4dd8:			; <UNDEFINED> instruction: 0xe7c54478
    4ddc:	andcs	r4, r5, #44, 22	; 0xb000
    4de0:	andcs	r4, r0, ip, lsr #18
    4de4:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    4de8:			; <UNDEFINED> instruction: 0xf7fc681d
    4dec:	tstcs	r1, sl, lsr lr
    4df0:	strmi	r6, [r2], -r3, ror #18
    4df4:			; <UNDEFINED> instruction: 0xf7fc4628
    4df8:	smlatbcs	r0, ip, pc, lr	; <UNPREDICTABLE>
    4dfc:			; <UNDEFINED> instruction: 0xf7fc2006
    4e00:	mvnlt	lr, r6, asr #31
    4e04:	mrc	7, 1, APSR_nzcv, cr8, cr12, {7}
    4e08:	biclt	r4, r8, r5, lsl #12
    4e0c:	andcs	r4, r6, r2, lsr #18
    4e10:			; <UNDEFINED> instruction: 0xf7fc4479
    4e14:	stmdavs	r6!, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    4e18:	tstcs	r1, r0, lsr #20
    4e1c:	andcs	r6, r4, r3, ror #18
    4e20:			; <UNDEFINED> instruction: 0x9600447a
    4e24:	svc	0x00acf7fc
    4e28:	andcs	r4, r6, r9, lsr #12
    4e2c:	svc	0x00aef7fc
    4e30:			; <UNDEFINED> instruction: 0xf7fc4628
    4e34:			; <UNDEFINED> instruction: 0xf7fcedda
    4e38:	andcs	lr, r1, sl, ror #29
    4e3c:	mrc	7, 7, APSR_nzcv, cr14, cr12, {7}
    4e40:	tstcs	r1, r5, lsr #16
    4e44:	andcs	r4, r4, r6, lsl sl
    4e48:	ldrbtmi	r6, [sl], #-2403	; 0xfffff69d
    4e4c:			; <UNDEFINED> instruction: 0xf7fc9500
    4e50:			; <UNDEFINED> instruction: 0xe7f0ef98
    4e54:	andeq	r3, r1, sl, asr #1
    4e58:	andeq	r2, r0, ip, ror #7
    4e5c:	andeq	r3, r1, r2, lsr r3
    4e60:	andeq	r2, r0, r4, lsr r4
    4e64:	andeq	r2, r0, r2, lsr r4
    4e68:	andeq	r2, r0, r0, lsr r4
    4e6c:	andeq	r2, r0, ip, asr r3
    4e70:	andeq	r2, r0, lr, lsr #6
    4e74:	andeq	r2, r0, r4, lsr r3
    4e78:	andeq	r2, r0, r6, ror #6
    4e7c:	andeq	r2, r0, ip, lsl r5
    4e80:	muleq	r0, r8, r3
    4e84:	muleq	r1, lr, r2
    4e88:	andeq	r2, r0, sl, ror #5
    4e8c:	andeq	r2, r0, r8, lsl #6
    4e90:	andeq	r0, r0, r8, lsl #4
    4e94:	andeq	r2, r0, lr, lsl r3
    4e98:	ldrdeq	r1, [r0], -r4
    4e9c:	strdeq	r2, [r0], -ip
    4ea0:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    4ea4:	mvnsmi	lr, sp, lsr #18
    4ea8:	bmi	d5670c <putsgent@@Base+0xd501e0>
    4eac:	cfstr32vs	mvfx15, [r2, #692]	; 0x2b4
    4eb0:			; <UNDEFINED> instruction: 0x46044b34
    4eb4:			; <UNDEFINED> instruction: 0x460e447a
    4eb8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ebc:	strcc	pc, [ip], #-2253	; 0xfffff733
    4ec0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4ec4:	svc	0x0002f7fc
    4ec8:	stccs	6, cr4, [r0], {5}
    4ecc:			; <UNDEFINED> instruction: 0xf10dd053
    4ed0:	cdpcs	8, 0, cr0, cr0, cr12, {0}
    4ed4:			; <UNDEFINED> instruction: 0x4631d039
    4ed8:	andcs	r4, r0, #61865984	; 0x3b00000
    4edc:			; <UNDEFINED> instruction: 0xf7fc4620
    4ee0:	tstcs	r5, r2, ror #30
    4ee4:	stmdavs	lr!, {r5, r9, sl, lr}
    4ee8:	svc	0x0038f7fc
    4eec:	stmdbmi	r6!, {r8, r9, ip, sp, pc}
    4ef0:	andcs	r2, r0, r5, lsl #4
    4ef4:			; <UNDEFINED> instruction: 0xf7fc4479
    4ef8:			; <UNDEFINED> instruction: 0xf44fedb4
    4efc:	ldrmi	r6, [r9], -r0, lsl #7
    4f00:	stmib	sp, {r0, r9, sp}^
    4f04:	strbmi	r0, [r0], -r0, lsl #8
    4f08:	svc	0x00e4f7fc
    4f0c:	eorvs	r4, lr, r0, asr #12
    4f10:	mcr	7, 0, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4f14:	blmi	6d7790 <putsgent@@Base+0x6d1264>
    4f18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4f1c:			; <UNDEFINED> instruction: 0xf8dd681a
    4f20:	subsmi	r3, sl, ip, lsl #8
    4f24:	ldrtmi	sp, [r0], -sl, lsr #2
    4f28:	cfstr32vs	mvfx15, [r2, #52]	; 0x34
    4f2c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4f30:	strtmi	r9, [r3], -r0
    4f34:	ldmdbmi	r7, {r1, r2, r4, r9, fp, lr}
    4f38:	ldrbtmi	r4, [sl], #-2071	; 0xfffff7e9
    4f3c:	smlsdxls	r1, r9, r4, r4
    4f40:			; <UNDEFINED> instruction: 0xf7fc4478
    4f44:	stmdavs	lr!, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
    4f48:			; <UNDEFINED> instruction: 0x4620e7d1
    4f4c:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    4f50:			; <UNDEFINED> instruction: 0xff58f7fe
    4f54:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    4f58:	orrvs	pc, r0, #1325400064	; 0x4f000000
    4f5c:	ldrbtmi	r2, [ip], #513	; 0x201
    4f60:			; <UNDEFINED> instruction: 0xf8cd4619
    4f64:	andls	ip, r1, r0
    4f68:			; <UNDEFINED> instruction: 0xf7fc4640
    4f6c:			; <UNDEFINED> instruction: 0xf888efb4
    4f70:			; <UNDEFINED> instruction: 0x464663ff
    4f74:	ldrcs	lr, [r6], -pc, lsr #15
    4f78:	strb	r6, [fp, r6]
    4f7c:	stc	7, cr15, [r8, #1008]	; 0x3f0
    4f80:	andeq	r2, r1, ip, lsl pc
    4f84:	strdeq	r0, [r0], -ip
    4f88:	andeq	r2, r0, r0, lsr #5
    4f8c:			; <UNDEFINED> instruction: 0x00012eb8
    4f90:	andeq	r2, r0, sl, asr #4
    4f94:	andeq	r2, r0, ip, asr #4
    4f98:	andeq	r2, r0, ip, asr #4
    4f9c:	andeq	r2, r0, r2, lsr #4
    4fa0:			; <UNDEFINED> instruction: 0x4604b570
    4fa4:	addlt	r6, r2, r0, asr #18
    4fa8:	blcs	be2fbc <putsgent@@Base+0xbdca90>
    4fac:			; <UNDEFINED> instruction: 0xf7fcd138
    4fb0:	stmdblt	r8!, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    4fb4:			; <UNDEFINED> instruction: 0xf7fc6960
    4fb8:	stmdblt	r8, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    4fbc:	ldcllt	0, cr11, [r0, #-8]!
    4fc0:	andcs	r4, r5, #802816	; 0xc4000
    4fc4:	ldrbtmi	r2, [r9], #-0
    4fc8:	stcl	7, cr15, [sl, #-1008]	; 0xfffffc10
    4fcc:	strmi	r6, [r1], -r2, ror #18
    4fd0:			; <UNDEFINED> instruction: 0xf7fc2001
    4fd4:	smlatbcs	r0, r6, lr, lr
    4fd8:			; <UNDEFINED> instruction: 0xf7fc2006
    4fdc:	stmdacs	r0, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    4fe0:			; <UNDEFINED> instruction: 0xf7fcd03d
    4fe4:	strmi	lr, [r5], -sl, asr #26
    4fe8:	eorsle	r2, r8, r0, lsl #16
    4fec:	andcs	r4, r6, r7, lsr #18
    4ff0:			; <UNDEFINED> instruction: 0xf7fc4479
    4ff4:	bmi	9c0b2c <putsgent@@Base+0x9ba600>
    4ff8:	tstcs	r1, r6, lsr #16
    4ffc:	ldrbtmi	r6, [sl], #-2403	; 0xfffff69d
    5000:	strls	r2, [r0], -r4
    5004:	mrc	7, 5, APSR_nzcv, cr12, cr12, {7}
    5008:	andcs	r4, r6, r9, lsr #12
    500c:	mrc	7, 5, APSR_nzcv, cr14, cr12, {7}
    5010:			; <UNDEFINED> instruction: 0xf7fc4628
    5014:			; <UNDEFINED> instruction: 0xf7fcecea
    5018:	strdcs	lr, [r1], -sl
    501c:	mcr	7, 0, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    5020:	andcs	r4, r5, #28, 18	; 0x70000
    5024:	ldrbtmi	r2, [r9], #-0
    5028:	ldc	7, cr15, [sl, #-1008]	; 0xfffffc10
    502c:	strmi	r6, [r1], -r2, ror #18
    5030:			; <UNDEFINED> instruction: 0xf7fc2001
    5034:	tstcs	r0, r6, ror lr
    5038:			; <UNDEFINED> instruction: 0xf7fc2006
    503c:	biclt	lr, r0, r8, lsr #29
    5040:	ldc	7, cr15, [sl, #-1008]	; 0xfffffc10
    5044:	lsllt	r4, r5, #12
    5048:	andcs	r4, r6, r3, lsl r9
    504c:			; <UNDEFINED> instruction: 0xf7fc4479
    5050:	bmi	4c0ad0 <putsgent@@Base+0x4ba5a4>
    5054:	tstcs	r1, r6, lsr #16
    5058:	ldrbtmi	r6, [sl], #-2403	; 0xfffff69d
    505c:	stmdavs	r5!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5060:	bmi	3cd46c <putsgent@@Base+0x3c6f40>
    5064:	stmdbvs	r3!, {r2, sp}^
    5068:	strls	r4, [r0, #-1146]	; 0xfffffb86
    506c:	mcr	7, 4, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    5070:	stmdavs	r5!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5074:	bmi	2cd480 <putsgent@@Base+0x2c6f54>
    5078:	stmdbvs	r3!, {r2, sp}^
    507c:	strls	r4, [r0, #-1146]	; 0xfffffb86
    5080:	mrc	7, 3, APSR_nzcv, cr14, cr12, {7}
    5084:	svclt	0x0000e7c7
    5088:	andeq	r2, r0, r6, lsr #4
    508c:	strdeq	r1, [r0], -r4
    5090:	andeq	r2, r0, r6, lsl r2
    5094:	andeq	r2, r0, r2, lsl #3
    5098:	muleq	r0, r8, r7
    509c:	andeq	r2, r0, lr, ror #2
    50a0:	andeq	r2, r0, ip, lsr #3
    50a4:	andeq	r2, r0, ip, asr #2
    50a8:	mvnsmi	lr, #737280	; 0xb4000
    50ac:	cfstr32pl	mvfx15, [r0, #-692]!	; 0xfffffd4c
    50b0:	addlt	r4, r3, r1, asr #30
    50b4:	stcge	12, cr4, [r2, #-260]	; 0xfffffefc
    50b8:			; <UNDEFINED> instruction: 0xf50d447f
    50bc:	movwcc	r5, #17184	; 0x4320
    50c0:	ldmdbpl	ip!, {r8, sp}
    50c4:	vst1.8	{d20-d22}, [pc], r6
    50c8:			; <UNDEFINED> instruction: 0x4628727f
    50cc:	andsvs	r6, ip, r4, lsr #16
    50d0:	streq	pc, [r0], #-79	; 0xffffffb1
    50d4:	stcne	8, cr15, [r4], {69}	; 0x45
    50d8:	mcr	7, 0, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    50dc:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
    50e0:	stcl	7, cr15, [r4, #-1008]!	; 0xfffffc10
    50e4:	ldmdbmi	r7!, {r3, r4, r5, r6, r8, ip, sp, pc}
    50e8:	msrpl	CPSR_, #54525952	; 0x3400000
    50ec:	movwcc	r4, #18995	; 0x4a33
    50f0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    50f4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    50f8:	cmple	sl, r1, asr r0
    50fc:	cfstr32pl	mvfx15, [r0, #-52]!	; 0xffffffcc
    5100:	pop	{r0, r1, ip, sp, pc}
    5104:			; <UNDEFINED> instruction: 0x460483f0
    5108:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
    510c:	cdp2	0, 4, cr15, cr12, cr0, {0}
    5110:	stmdacs	r0, {r7, r9, sl, lr}
    5114:	strtmi	sp, [r1], -r7, ror #1
    5118:	mcr	7, 1, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    511c:	mvnle	r2, r0, lsl #16
    5120:	strbmi	r4, [r0], -sl, lsr #18
    5124:			; <UNDEFINED> instruction: 0xf7fc4479
    5128:	strmi	lr, [r7], -lr, ror #28
    512c:	eorsle	r2, ip, r0, lsl #16
    5130:			; <UNDEFINED> instruction: 0x909cf8df
    5134:	streq	pc, [r4], #-1549	; 0xfffff9f3
    5138:	stmdami	r4, {r0, r2, r3, r9, ip, sp, lr, pc}
    513c:			; <UNDEFINED> instruction: 0x463a44f9
    5140:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    5144:			; <UNDEFINED> instruction: 0xf7fc4620
    5148:	addmi	lr, r4, #22016	; 0x5600
    514c:	stmdavc	r3!, {r1, r2, r4, r8, ip, lr, pc}
    5150:	rscsle	r2, r4, r3, lsr #22
    5154:			; <UNDEFINED> instruction: 0xf7fc210a
    5158:			; <UNDEFINED> instruction: 0xb108ed96
    515c:	andvc	r2, r2, r0, lsl #4
    5160:	strbmi	r1, [r3], -sl, lsr #30
    5164:	strtmi	r4, [r0], -r9, asr #12
    5168:	ldc	7, cr15, [r6, #1008]!	; 0x3f0
    516c:	mvnle	r2, r2, lsl #16
    5170:	ldrtmi	r4, [r0], -r1, asr #12
    5174:	stc	7, cr15, [r0], {252}	; 0xfc
    5178:	mvnle	r2, r0, lsl #16
    517c:			; <UNDEFINED> instruction: 0xf7fc4638
    5180:	tstlt	r8, r4, ror #26
    5184:			; <UNDEFINED> instruction: 0xf7fc4638
    5188:			; <UNDEFINED> instruction: 0xe7acedf0
    518c:			; <UNDEFINED> instruction: 0xf7fc4638
    5190:	stmdacs	r0, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}
    5194:			; <UNDEFINED> instruction: 0xf815d1f6
    5198:	svcne	0x00293c04
    519c:	rscsle	r2, r1, r0, lsl #22
    51a0:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    51a4:	mcr2	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    51a8:	strbmi	lr, [r0], -ip, ror #15
    51ac:	stcl	7, cr15, [r0], {252}	; 0xfc
    51b0:			; <UNDEFINED> instruction: 0xf7fce799
    51b4:	svclt	0x0000ec6e
    51b8:	andeq	r2, r1, r8, lsl sp
    51bc:	strdeq	r0, [r0], -ip
    51c0:	andeq	r1, r0, sl, asr r8
    51c4:	andeq	r2, r1, r0, ror #25
    51c8:	andeq	r2, r0, r2, lsr r1
    51cc:	andeq	r1, r0, ip, ror #28
    51d0:	andeq	r2, r0, r0, lsl r1
    51d4:	muleq	r0, r6, r7
    51d8:	blmi	f57ad0 <putsgent@@Base+0xf515a4>
    51dc:	push	{r1, r3, r4, r5, r6, sl, lr}
    51e0:	ldrshtlt	r4, [r7], r0
    51e4:	mrcmi	8, 1, r5, cr11, cr3, {6}
    51e8:	teqls	r5, #1769472	; 0x1b0000
    51ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    51f0:	stc	7, cr15, [sl, #1008]	; 0x3f0
    51f4:	ldrbtmi	r4, [lr], #-3896	; 0xfffff0c8
    51f8:	ldrdhi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    51fc:	ldrbtmi	r4, [r8], #1151	; 0x47f
    5200:	stc	7, cr15, [r8, #1008]	; 0x3f0
    5204:	movtlt	r4, #1540	; 0x604
    5208:			; <UNDEFINED> instruction: 0xf7fc6865
    520c:	addmi	lr, r5, #1152	; 0x480
    5210:			; <UNDEFINED> instruction: 0xf894d1f6
    5214:	blcs	112bc <putsgent@@Base+0xad90>
    5218:	stmdahi	r3!, {r1, r4, r5, r6, r7, ip, lr, pc}
    521c:	addslt	r3, fp, #6144	; 0x1800
    5220:	stmiale	sp!, {r0, r8, r9, fp, sp}^
    5224:			; <UNDEFINED> instruction: 0xf1047a23
    5228:	blcs	bc6650 <putsgent@@Base+0xbc0124>
    522c:			; <UNDEFINED> instruction: 0xf896d123
    5230:			; <UNDEFINED> instruction: 0xf1b99000
    5234:	eorle	r0, lr, r0, lsl #30
    5238:	sbccs	r4, r9, #40, 12	; 0x2800000
    523c:			; <UNDEFINED> instruction: 0xf7fc4639
    5240:	stmdacs	r0, {r4, r5, r9, sl, fp, sp, lr, pc}
    5244:	vst4.<illegal width 64>	{d29,d31,d33,d35}, [pc :64], ip
    5248:			; <UNDEFINED> instruction: 0xf00070c0
    524c:			; <UNDEFINED> instruction: 0x4621fb77
    5250:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    5254:			; <UNDEFINED> instruction: 0xf7fc4604
    5258:			; <UNDEFINED> instruction: 0xf7fcebe6
    525c:	bmi	840144 <putsgent@@Base+0x839c18>
    5260:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    5264:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5268:	subsmi	r9, sl, r5, lsr fp
    526c:	strtmi	sp, [r0], -ip, lsr #2
    5270:	pop	{r0, r1, r2, r4, r5, ip, sp, pc}
    5274:	strls	r8, [r1, #-1008]	; 0xfffffc10
    5278:	bmi	6b068c <putsgent@@Base+0x6aa160>
    527c:	strtmi	r2, [r8], -r8, asr #7
    5280:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    5284:	andcs	r9, r1, #0, 4
    5288:	mcr	7, 1, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    528c:	mulls	r0, r6, r8
    5290:	svceq	0x0000f1b9
    5294:			; <UNDEFINED> instruction: 0x4648d1d0
    5298:	stcl	7, cr15, [r2], #1008	; 0x3f0
    529c:			; <UNDEFINED> instruction: 0xb1284601
    52a0:	ldrtmi	r2, [r0], -r9, asr #5
    52a4:	stc	7, cr15, [sl, #-1008]!	; 0xfffffc10
    52a8:	sbcls	pc, r8, r6, lsl #17
    52ac:	muleq	r0, r8, r8
    52b0:	bicle	r2, r1, r0, lsl #16
    52b4:	andcs	r4, r5, #12, 18	; 0x30000
    52b8:			; <UNDEFINED> instruction: 0xf7fc4479
    52bc:			; <UNDEFINED> instruction: 0xf7fcebd2
    52c0:	andcs	lr, r1, ip, ror ip
    52c4:	ldc	7, cr15, [sl], #1008	; 0x3f0
    52c8:	bl	ff8c32c0 <putsgent@@Base+0xff8bcd94>
    52cc:	strdeq	r2, [r1], -r4
    52d0:	strdeq	r0, [r0], -ip
    52d4:	andeq	r3, r1, r6, lsl r2
    52d8:	andeq	r3, r1, r0, lsl r2
    52dc:	andeq	r3, r1, lr, lsl #4
    52e0:	andeq	r2, r1, lr, ror #22
    52e4:	ldrdeq	r1, [r0], -sl
    52e8:	andeq	r1, r0, ip, lsr #31
    52ec:	mvnsmi	lr, sp, lsr #18
    52f0:	bmi	fe316b48 <putsgent@@Base+0xfe31061c>
    52f4:	blmi	fe316b74 <putsgent@@Base+0xfe310648>
    52f8:	ldrbtmi	fp, [sl], #-132	; 0xffffff7c
    52fc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5300:			; <UNDEFINED> instruction: 0xf04f9303
    5304:	stmdacs	r0, {r8, r9}
    5308:	rscshi	pc, r8, r0
    530c:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
    5310:	rscshi	pc, pc, r0
    5314:	tstlt	ip, r7, lsl #12
    5318:	blcs	233ac <putsgent@@Base+0x1ce80>
    531c:	addhi	pc, lr, r0, asr #32
    5320:			; <UNDEFINED> instruction: 0xf0002e00
    5324:			; <UNDEFINED> instruction: 0xf896809f
    5328:	strmi	r0, [r0], ip, asr #32
    532c:			; <UNDEFINED> instruction: 0xf0402800
    5330:	ldmdbmi	lr!, {r0, r2, r3, r4, r5, r7, pc}^
    5334:	strtmi	r2, [r8], -r5, lsl #4
    5338:			; <UNDEFINED> instruction: 0xf7fc4479
    533c:	stmdacs	r0, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    5340:	strcc	sp, [r5, #-358]	; 0xfffffe9a
    5344:	sbcvc	pc, r0, pc, asr #8
    5348:	blx	ffe41350 <putsgent@@Base+0xffe3ae24>
    534c:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    5350:	strmi	r2, [r4], -r0, lsl #2
    5354:	stcl	7, cr15, [r6], {252}	; 0xfc
    5358:	eorhi	r2, r3, r7, lsl #6
    535c:	stcl	7, cr15, [r8], #-1008	; 0xfffffc10
    5360:	strtmi	r2, [r9], -r0, lsr #4
    5364:			; <UNDEFINED> instruction: 0xf1046060
    5368:			; <UNDEFINED> instruction: 0xf7fc0008
    536c:	cdpcs	12, 0, cr14, cr0, cr8, {6}
    5370:	addshi	pc, r5, r0
    5374:	msreq	CPSR_f, r6, lsl #2
    5378:	eoreq	pc, r8, r4, lsl #2
    537c:			; <UNDEFINED> instruction: 0xf7fc2204
    5380:			; <UNDEFINED> instruction: 0xf104ecbe
    5384:	eorcs	r0, r0, #44, 6	; 0xb0000000
    5388:	stcge	6, cr4, [r1, #-228]	; 0xffffff1c
    538c:			; <UNDEFINED> instruction: 0xf7fc4618
    5390:			; <UNDEFINED> instruction: 0x4639ecb6
    5394:			; <UNDEFINED> instruction: 0xf7fc2220
    5398:			; <UNDEFINED> instruction: 0xf1b8ecb2
    539c:	andsle	r0, ip, r0, lsl #30
    53a0:	vst1.8	{d18-d20}, [pc], r0
    53a4:	strbmi	r7, [r1], -r0, lsl #5
    53a8:	subeq	pc, ip, r4, lsl #2
    53ac:			; <UNDEFINED> instruction: 0xf7fc9601
    53b0:	ldrtmi	lr, [r2], -r6, lsr #25
    53b4:			; <UNDEFINED> instruction: 0x462b4631
    53b8:			; <UNDEFINED> instruction: 0xf7fc4640
    53bc:	stmdblt	r8, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}^
    53c0:	stmdavs	r3, {r0, fp, ip, pc}^
    53c4:			; <UNDEFINED> instruction: 0xf0002b02
    53c8:	blcs	2a55d8 <putsgent@@Base+0x29f0ac>
    53cc:	addhi	pc, r7, r0
    53d0:	stc	7, cr15, [r4, #-1008]!	; 0xfffffc10
    53d4:			; <UNDEFINED> instruction: 0xf7fc4640
    53d8:	andcs	lr, r0, r8, lsl #22
    53dc:	stcl	7, cr15, [sl], {252}	; 0xfc
    53e0:			; <UNDEFINED> instruction: 0xf8c42100
    53e4:			; <UNDEFINED> instruction: 0x46280150
    53e8:	bl	ff3c33e0 <putsgent@@Base+0xff3bceb4>
    53ec:	ldmib	sp, {r3, r4, r8, fp, ip, sp, pc}^
    53f0:	stmib	r4, {r0, r9, ip, sp}^
    53f4:	bmi	1391d50 <putsgent@@Base+0x138b824>
    53f8:	ldrbtmi	r4, [sl], #-2891	; 0xfffff4b5
    53fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5400:	subsmi	r9, sl, r3, lsl #22
    5404:	addhi	pc, r3, r0, asr #32
    5408:	andlt	r4, r4, r0, lsr #12
    540c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5410:	sbcvc	pc, r0, pc, asr #8
    5414:	blx	fe4c141c <putsgent@@Base+0xfe4baef0>
    5418:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    541c:	strmi	r2, [r4], -r0, lsl #2
    5420:	stcl	7, cr15, [r0], #-1008	; 0xfffffc10
    5424:	eorhi	r2, r3, r7, lsl #6
    5428:	stc	7, cr15, [r2], {252}	; 0xfc
    542c:	eorcs	r4, r0, #42991616	; 0x2900000
    5430:			; <UNDEFINED> instruction: 0xf1046060
    5434:			; <UNDEFINED> instruction: 0xf7fc0008
    5438:	ldr	lr, [fp, r2, ror #24]
    543c:			; <UNDEFINED> instruction: 0xf7fc4620
    5440:	andcc	lr, r1, r6, lsl ip
    5444:	blx	1ec144c <putsgent@@Base+0x1ebaf20>
    5448:	strmi	r4, [r0], r1, lsr #12
    544c:	bl	fe443444 <putsgent@@Base+0xfe43cf18>
    5450:	andcs	r4, r5, #56, 18	; 0xe0000
    5454:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5458:	stc	7, cr15, [r2, #-1008]!	; 0xfffffc10
    545c:			; <UNDEFINED> instruction: 0xf47f2800
    5460:			; <UNDEFINED> instruction: 0xe76eaf71
    5464:	andcs	r4, r5, #52, 18	; 0xd0000
    5468:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    546c:	ldc	7, cr15, [r8, #-1008]	; 0xfffffc10
    5470:	vst2.16	{d27-d30}, [pc :64], r8
    5474:	ldrtmi	r7, [r0], r0, asr #1
    5478:	blx	1841480 <putsgent@@Base+0x183af54>
    547c:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    5480:			; <UNDEFINED> instruction: 0x46044631
    5484:	stc	7, cr15, [lr], #-1008	; 0xfffffc10
    5488:	eorhi	r2, r3, r7, lsl #6
    548c:	bl	ff443484 <putsgent@@Base+0xff43cf58>
    5490:	strtmi	r2, [r9], -r0, lsr #4
    5494:			; <UNDEFINED> instruction: 0xf1046060
    5498:			; <UNDEFINED> instruction: 0xf7fc0008
    549c:	stclne	12, cr14, [r9], #192	; 0xc0
    54a0:	eoreq	pc, r8, r4, lsl #2
    54a4:			; <UNDEFINED> instruction: 0xf7fc2204
    54a8:	strb	lr, [sl, -sl, lsr #24]!
    54ac:	andne	pc, r1, r0, asr #4
    54b0:	blx	11414b8 <putsgent@@Base+0x113af8c>
    54b4:	cmpeq	ip, r6, lsl #2	; <UNPREDICTABLE>
    54b8:	addvc	pc, r0, #1325400064	; 0x4f000000
    54bc:			; <UNDEFINED> instruction: 0xf7fc4680
    54c0:	movwcs	lr, #3102	; 0xc1e
    54c4:	smlabbcc	r0, r8, r8, pc	; <UNPREDICTABLE>
    54c8:			; <UNDEFINED> instruction: 0x46b0e733
    54cc:	stmdbvs	r3, {r0, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    54d0:			; <UNDEFINED> instruction: 0xf8c4685a
    54d4:	ldmdavs	fp, {r2, r3, r4, r6, r8, sp}^
    54d8:	cmpcc	ip, r4, asr #17	; <UNPREDICTABLE>
    54dc:	stmdbvs	r3, {r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    54e0:	svcvs	0x0008f853
    54e4:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
    54e8:			; <UNDEFINED> instruction: 0xf8c468db
    54ec:			; <UNDEFINED> instruction: 0xf8c4615c
    54f0:			; <UNDEFINED> instruction: 0xf8c41160
    54f4:			; <UNDEFINED> instruction: 0xf8c42164
    54f8:	strb	r3, [r9, -r8, ror #2]!
    54fc:	rsccs	r4, r4, #15360	; 0x3c00
    5500:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
    5504:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5508:			; <UNDEFINED> instruction: 0xf7fc4478
    550c:			; <UNDEFINED> instruction: 0xf7fcecf0
    5510:	blmi	380018 <putsgent@@Base+0x379aec>
    5514:	stmdbmi	sp, {r0, r2, r5, r6, r7, r9, sp}
    5518:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    551c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5520:	stcl	7, cr15, [r4], #1008	; 0x3f0
    5524:	ldrdeq	r2, [r1], -r6
    5528:	strdeq	r0, [r0], -ip
    552c:	andeq	r1, r0, r8, ror pc
    5530:	ldrdeq	r2, [r1], -r6
    5534:	andeq	r1, r0, sl, asr lr
    5538:	andeq	r1, r0, r6, asr #28
    553c:	andeq	r1, r0, r0, asr #27
    5540:	andeq	r1, r0, r2, lsl #27
    5544:	andeq	r1, r0, r8, lsl #27
    5548:	andeq	r1, r0, sl, lsr #27
    554c:	andeq	r1, r0, ip, ror #26
    5550:	andeq	r1, r0, r2, lsl #27
    5554:	cmnlt	r0, r0, lsl r5
    5558:			; <UNDEFINED> instruction: 0xf7fc4604
    555c:			; <UNDEFINED> instruction: 0x4620ebd6
    5560:	b	13c3558 <putsgent@@Base+0x13bd02c>
    5564:			; <UNDEFINED> instruction: 0xf7fc4604
    5568:	blx	fed3fe38 <putsgent@@Base+0xfed3990c>
    556c:	stmdbeq	r0, {r2, r7, ip, sp, lr, pc}^
    5570:	blmi	1749b8 <putsgent@@Base+0x16e48c>
    5574:	adcvc	pc, ip, #1325400064	; 0x4f000000
    5578:	stmdami	r5, {r2, r8, fp, lr}
    557c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5580:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    5584:	ldc	7, cr15, [r2], #1008	; 0x3f0
    5588:	andeq	r1, r0, r8, asr #26
    558c:	andeq	r1, r0, sl, lsl #26
    5590:	andeq	r1, r0, r6, lsr sp
    5594:	blmi	1157eac <putsgent@@Base+0x1151980>
    5598:	push	{r1, r3, r4, r5, r6, sl, lr}
    559c:			; <UNDEFINED> instruction: 0x46804ff0
    55a0:	ldrdlt	r5, [r5], r3
    55a4:			; <UNDEFINED> instruction: 0xf8df201c
    55a8:	ldmdavs	fp, {r3, r8, sp, pc}
    55ac:			; <UNDEFINED> instruction: 0xf04f9303
    55b0:			; <UNDEFINED> instruction: 0xf7fc0300
    55b4:	ldrbtmi	lr, [sl], #2830	; 0xb0e
    55b8:	rsble	r2, r5, r0, lsl #16
    55bc:			; <UNDEFINED> instruction: 0xf10d2400
    55c0:	strmi	r0, [r7], -r8, lsl #18
    55c4:	vst1.8	{d20-d22}, [pc :128], r6
    55c8:	strtmi	r7, [r0], -r0, lsl #23
    55cc:			; <UNDEFINED> instruction: 0x96024659
    55d0:	b	1e435c8 <putsgent@@Base+0x1e3d09c>
    55d4:			; <UNDEFINED> instruction: 0xb3284604
    55d8:	bl	1e435d0 <putsgent@@Base+0x1e3d0a4>
    55dc:			; <UNDEFINED> instruction: 0x4622465b
    55e0:	andvs	r4, r6, r9, lsr r6
    55e4:			; <UNDEFINED> instruction: 0xf8cd4605
    55e8:	strbmi	r9, [r0], -r0
    55ec:	bl	15c35e4 <putsgent@@Base+0x15bd0b8>
    55f0:	blls	b3a38 <putsgent@@Base+0xad50c>
    55f4:	ldrhtle	r4, [fp], -fp
    55f8:	blcs	89f6ac <putsgent@@Base+0x899180>
    55fc:			; <UNDEFINED> instruction: 0xf1bbd125
    5600:	svclt	0x00384f80
    5604:	bleq	fe2fff48 <putsgent@@Base+0xfe2f9a1c>
    5608:			; <UNDEFINED> instruction: 0xf1bbd3df
    560c:			; <UNDEFINED> instruction: 0xd01c3fff
    5610:	blcc	1754 <calloc@plt-0x200>
    5614:	ldrbmi	r4, [r9], -r0, lsr #12
    5618:			; <UNDEFINED> instruction: 0xf7fc9602
    561c:			; <UNDEFINED> instruction: 0x4604ea54
    5620:	bicsle	r2, r9, r0, lsl #16
    5624:	andcs	r4, r5, #35840	; 0x8c00
    5628:			; <UNDEFINED> instruction: 0xf85a4923
    562c:	ldrbtmi	r3, [r9], #-3
    5630:			; <UNDEFINED> instruction: 0xf7fc681c
    5634:	blmi	87fe94 <putsgent@@Base+0x879968>
    5638:			; <UNDEFINED> instruction: 0x4602447b
    563c:	strtmi	r2, [r0], -r1, lsl #2
    5640:	bl	fe1c3638 <putsgent@@Base+0xfe1bd10c>
    5644:			; <UNDEFINED> instruction: 0xf7fc200d
    5648:			; <UNDEFINED> instruction: 0x4620eafa
    564c:			; <UNDEFINED> instruction: 0xf7fc2400
    5650:	ldrtmi	lr, [r8], -ip, asr #19
    5654:	stmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5658:	blmi	517ec4 <putsgent@@Base+0x511998>
    565c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5660:	blls	df6d0 <putsgent@@Base+0xd91a4>
    5664:	tstle	ip, sl, asr r0
    5668:	andlt	r4, r5, r0, lsr #12
    566c:	svchi	0x00f0e8bd
    5670:			; <UNDEFINED> instruction: 0xf0004638
    5674:			; <UNDEFINED> instruction: 0x4603fffb
    5678:	ldrmi	r4, [ip], -r0, lsr #12
    567c:	ldmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5680:			; <UNDEFINED> instruction: 0xf7fc4638
    5684:			; <UNDEFINED> instruction: 0xe7e7e9b2
    5688:	andcs	r4, r5, #10240	; 0x2800
    568c:			; <UNDEFINED> instruction: 0xf85a490d
    5690:	ldrbtmi	r3, [r9], #-3
    5694:			; <UNDEFINED> instruction: 0xf7fc681c
    5698:	blmi	2ffe30 <putsgent@@Base+0x2f9904>
    569c:			; <UNDEFINED> instruction: 0x4602447b
    56a0:			; <UNDEFINED> instruction: 0xf7fce7cc
    56a4:	svclt	0x0000e9f6
    56a8:	andeq	r2, r1, r8, lsr r8
    56ac:	strdeq	r0, [r0], -ip
    56b0:	andeq	r2, r1, sl, lsl r8
    56b4:	andeq	r0, r0, r8, lsl #4
    56b8:	andeq	r1, r0, lr, lsr #25
    56bc:			; <UNDEFINED> instruction: 0x00001cb8
    56c0:	andeq	r2, r1, r4, ror r7
    56c4:	andeq	r1, r0, sl, asr #24
    56c8:	andeq	r1, r0, r4, asr ip
    56cc:	blmi	1157fe4 <putsgent@@Base+0x1151ab8>
    56d0:	push	{r1, r3, r4, r5, r6, sl, lr}
    56d4:			; <UNDEFINED> instruction: 0x46804ff0
    56d8:	ldrdlt	r5, [r5], r3
    56dc:			; <UNDEFINED> instruction: 0xf8df2010
    56e0:	ldmdavs	fp, {r3, r8, sp, pc}
    56e4:			; <UNDEFINED> instruction: 0xf04f9303
    56e8:			; <UNDEFINED> instruction: 0xf7fc0300
    56ec:	ldrbtmi	lr, [sl], #2674	; 0xa72
    56f0:	rsble	r2, r5, r0, lsl #16
    56f4:			; <UNDEFINED> instruction: 0xf10d2400
    56f8:	strmi	r0, [r7], -r8, lsl #18
    56fc:	vst1.8	{d20-d22}, [pc :128], r6
    5700:	strtmi	r7, [r0], -r0, lsl #23
    5704:			; <UNDEFINED> instruction: 0x96024659
    5708:	ldmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    570c:			; <UNDEFINED> instruction: 0xb3284604
    5710:	b	ff743708 <putsgent@@Base+0xff73d1dc>
    5714:			; <UNDEFINED> instruction: 0x4622465b
    5718:	andvs	r4, r6, r9, lsr r6
    571c:			; <UNDEFINED> instruction: 0xf8cd4605
    5720:	strbmi	r9, [r0], -r0
    5724:	b	ff34371c <putsgent@@Base+0xff33d1f0>
    5728:	blls	b3b70 <putsgent@@Base+0xad644>
    572c:	ldrhtle	r4, [fp], -fp
    5730:	blcs	89f7e4 <putsgent@@Base+0x8992b8>
    5734:			; <UNDEFINED> instruction: 0xf1bbd125
    5738:	svclt	0x00384f80
    573c:	bleq	fe300080 <putsgent@@Base+0xfe2f9b54>
    5740:			; <UNDEFINED> instruction: 0xf1bbd3df
    5744:			; <UNDEFINED> instruction: 0xd01c3fff
    5748:	blcc	188c <calloc@plt-0xc8>
    574c:	ldrbmi	r4, [r9], -r0, lsr #12
    5750:			; <UNDEFINED> instruction: 0xf7fc9602
    5754:			; <UNDEFINED> instruction: 0x4604e9b8
    5758:	bicsle	r2, r9, r0, lsl #16
    575c:	andcs	r4, r5, #35840	; 0x8c00
    5760:			; <UNDEFINED> instruction: 0xf85a4923
    5764:	ldrbtmi	r3, [r9], #-3
    5768:			; <UNDEFINED> instruction: 0xf7fc681c
    576c:	blmi	87fd5c <putsgent@@Base+0x879830>
    5770:			; <UNDEFINED> instruction: 0x4602447b
    5774:	strtmi	r2, [r0], -r1, lsl #2
    5778:	b	ffac3770 <putsgent@@Base+0xffabd244>
    577c:			; <UNDEFINED> instruction: 0xf7fc200d
    5780:			; <UNDEFINED> instruction: 0x4620ea5e
    5784:			; <UNDEFINED> instruction: 0xf7fc2400
    5788:			; <UNDEFINED> instruction: 0x4638e930
    578c:	stmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5790:	blmi	517ffc <putsgent@@Base+0x511ad0>
    5794:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5798:	blls	df808 <putsgent@@Base+0xd92dc>
    579c:	tstle	ip, sl, asr r0
    57a0:	andlt	r4, r5, r0, lsr #12
    57a4:	svchi	0x00f0e8bd
    57a8:			; <UNDEFINED> instruction: 0xf0004638
    57ac:	strmi	pc, [r3], -fp, lsl #26
    57b0:	ldrmi	r4, [ip], -r0, lsr #12
    57b4:	ldmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57b8:			; <UNDEFINED> instruction: 0xf7fc4638
    57bc:			; <UNDEFINED> instruction: 0xe7e7e916
    57c0:	andcs	r4, r5, #10240	; 0x2800
    57c4:			; <UNDEFINED> instruction: 0xf85a490d
    57c8:	ldrbtmi	r3, [r9], #-3
    57cc:			; <UNDEFINED> instruction: 0xf7fc681c
    57d0:	blmi	2ffcf8 <putsgent@@Base+0x2f97cc>
    57d4:			; <UNDEFINED> instruction: 0x4602447b
    57d8:			; <UNDEFINED> instruction: 0xf7fce7cc
    57dc:	svclt	0x0000e95a
    57e0:	andeq	r2, r1, r0, lsl #14
    57e4:	strdeq	r0, [r0], -ip
    57e8:	andeq	r2, r1, r2, ror #13
    57ec:	andeq	r0, r0, r8, lsl #4
    57f0:	andeq	r1, r0, r6, ror fp
    57f4:	andeq	r1, r0, ip, lsl #23
    57f8:	andeq	r2, r1, ip, lsr r6
    57fc:	andeq	r1, r0, r2, lsl fp
    5800:	andeq	r1, r0, r8, lsr #22
    5804:	blmi	115811c <putsgent@@Base+0x1151bf0>
    5808:	push	{r1, r3, r4, r5, r6, sl, lr}
    580c:			; <UNDEFINED> instruction: 0x46804ff0
    5810:	ldrdlt	r5, [r5], r3
    5814:			; <UNDEFINED> instruction: 0xf8df2010
    5818:	ldmdavs	fp, {r3, r8, sp, pc}
    581c:			; <UNDEFINED> instruction: 0xf04f9303
    5820:			; <UNDEFINED> instruction: 0xf7fc0300
    5824:	ldrbtmi	lr, [sl], #2518	; 0x9d6
    5828:	rsble	r2, r5, r0, lsl #16
    582c:			; <UNDEFINED> instruction: 0xf10d2400
    5830:	strmi	r0, [r7], -r8, lsl #18
    5834:	vst1.8	{d20-d22}, [pc :128], r6
    5838:	strtmi	r7, [r0], -r0, lsl #23
    583c:			; <UNDEFINED> instruction: 0x96024659
    5840:	stmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5844:			; <UNDEFINED> instruction: 0xb3284604
    5848:	b	1043840 <putsgent@@Base+0x103d314>
    584c:			; <UNDEFINED> instruction: 0x4622465b
    5850:	andvs	r4, r6, r9, lsr r6
    5854:			; <UNDEFINED> instruction: 0xf8cd4605
    5858:	strbmi	r9, [r0], -r0
    585c:	b	1cc3854 <putsgent@@Base+0x1cbd328>
    5860:	blls	b3ca8 <putsgent@@Base+0xad77c>
    5864:	ldrhtle	r4, [fp], -fp
    5868:	blcs	89f91c <putsgent@@Base+0x8993f0>
    586c:			; <UNDEFINED> instruction: 0xf1bbd125
    5870:	svclt	0x00384f80
    5874:	bleq	fe3001b8 <putsgent@@Base+0xfe2f9c8c>
    5878:			; <UNDEFINED> instruction: 0xf1bbd3df
    587c:			; <UNDEFINED> instruction: 0xd01c3fff
    5880:	blcc	19c4 <read@plt+0x4>
    5884:	ldrbmi	r4, [r9], -r0, lsr #12
    5888:			; <UNDEFINED> instruction: 0xf7fc9602
    588c:			; <UNDEFINED> instruction: 0x4604e91c
    5890:	bicsle	r2, r9, r0, lsl #16
    5894:	andcs	r4, r5, #35840	; 0x8c00
    5898:			; <UNDEFINED> instruction: 0xf85a4923
    589c:	ldrbtmi	r3, [r9], #-3
    58a0:			; <UNDEFINED> instruction: 0xf7fc681c
    58a4:	blmi	87fc24 <putsgent@@Base+0x8796f8>
    58a8:			; <UNDEFINED> instruction: 0x4602447b
    58ac:	strtmi	r2, [r0], -r1, lsl #2
    58b0:	b	13c38a8 <putsgent@@Base+0x13bd37c>
    58b4:			; <UNDEFINED> instruction: 0xf7fc200d
    58b8:	strtmi	lr, [r0], -r2, asr #19
    58bc:			; <UNDEFINED> instruction: 0xf7fc2400
    58c0:			; <UNDEFINED> instruction: 0x4638e894
    58c4:	ldm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    58c8:	blmi	518134 <putsgent@@Base+0x511c08>
    58cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    58d0:	blls	df940 <putsgent@@Base+0xd9414>
    58d4:	tstle	ip, sl, asr r0
    58d8:	andlt	r4, r5, r0, lsr #12
    58dc:	svchi	0x00f0e8bd
    58e0:			; <UNDEFINED> instruction: 0xf0004638
    58e4:	strmi	pc, [r3], -pc, ror #24
    58e8:	ldrmi	r4, [ip], -r0, lsr #12
    58ec:	ldmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    58f0:			; <UNDEFINED> instruction: 0xf7fc4638
    58f4:			; <UNDEFINED> instruction: 0xe7e7e87a
    58f8:	andcs	r4, r5, #10240	; 0x2800
    58fc:			; <UNDEFINED> instruction: 0xf85a490d
    5900:	ldrbtmi	r3, [r9], #-3
    5904:			; <UNDEFINED> instruction: 0xf7fc681c
    5908:	blmi	2ffbc0 <putsgent@@Base+0x2f9694>
    590c:			; <UNDEFINED> instruction: 0x4602447b
    5910:			; <UNDEFINED> instruction: 0xf7fce7cc
    5914:	svclt	0x0000e8be
    5918:	andeq	r2, r1, r8, asr #11
    591c:	strdeq	r0, [r0], -ip
    5920:	andeq	r2, r1, sl, lsr #11
    5924:	andeq	r0, r0, r8, lsl #4
    5928:	andeq	r1, r0, lr, lsr sl
    592c:	andeq	r1, r0, r0, ror #20
    5930:	andeq	r2, r1, r4, lsl #10
    5934:	ldrdeq	r1, [r0], -sl
    5938:	strdeq	r1, [r0], -ip
    593c:	addlt	fp, r5, r0, lsr r5
    5940:	stmdb	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5944:	ldrbtmi	r4, [ip], #-3088	; 0xfffff3f0
    5948:	andlt	fp, r5, r8, lsl #2
    594c:	blmi	3f4e14 <putsgent@@Base+0x3ee8e8>
    5950:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    5954:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    5958:			; <UNDEFINED> instruction: 0xf7fc681d
    595c:	blmi	37fb6c <putsgent@@Base+0x379640>
    5960:	stmiapl	r3!, {r0, r1, ip, pc}^
    5964:	movwls	r6, #10267	; 0x281b
    5968:	ldmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    596c:			; <UNDEFINED> instruction: 0xf7fc6800
    5970:	ldmib	sp, {r2, r3, r4, r5, r8, fp, sp, lr, pc}^
    5974:	strmi	r3, [r1], -r2, lsl #4
    5978:	tstls	r0, r8, lsr #12
    597c:			; <UNDEFINED> instruction: 0xf7fc2101
    5980:	andcs	lr, sp, r8, ror #19
    5984:	ldmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5988:	andeq	r2, r1, sl, lsl #9
    598c:	andeq	r0, r0, r8, lsl #4
    5990:			; <UNDEFINED> instruction: 0x000019be
    5994:	andeq	r0, r0, r4, lsl #4
    5998:	addlt	fp, r3, r0, lsl #10
    599c:			; <UNDEFINED> instruction: 0xf7fc9001
    59a0:	andcc	lr, r1, r6, ror #18
    59a4:			; <UNDEFINED> instruction: 0xffcaf7ff
    59a8:	andlt	r9, r3, r1, lsl #18
    59ac:	bl	143b28 <putsgent@@Base+0x13d5fc>
    59b0:	ldmlt	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    59b4:			; <UNDEFINED> instruction: 0x4606b5f8
    59b8:	svcmi	0x002f4c2e
    59bc:	ldrbtmi	r4, [pc], #-1148	; 59c4 <tcgetattr@plt+0x3ac0>
    59c0:	ldmdblt	r8, {r5, fp, sp, lr}
    59c4:			; <UNDEFINED> instruction: 0xf854e00a
    59c8:	teqlt	r8, r8, lsl #30
    59cc:			; <UNDEFINED> instruction: 0x46254631
    59d0:	svc	0x00d2f7fb
    59d4:	mvnsle	r2, r0, lsl #16
    59d8:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    59dc:	ldrbtmi	r4, [ip], #-3111	; 0xfffff3d9
    59e0:			; <UNDEFINED> instruction: 0x01b8f8d4
    59e4:			; <UNDEFINED> instruction: 0xf504b168
    59e8:	ldrd	r7, [r2], -ip
    59ec:	svceq	0x0008f854
    59f0:			; <UNDEFINED> instruction: 0x4631b138
    59f4:	svc	0x00c0f7fb
    59f8:	mvnsle	r2, r0, lsl #16
    59fc:	strtmi	r4, [r8], -r5, lsl #12
    5a00:	blmi	7f51e8 <putsgent@@Base+0x7eecbc>
    5a04:	ldmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    5a08:	ldmpl	fp!, {sp}^
    5a0c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    5a10:	stmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a14:	ldrtmi	r2, [r3], -r1, lsl #2
    5a18:	strtmi	r4, [r0], -r2, lsl #12
    5a1c:	ldmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a20:	andcs	r2, r6, r0, lsl #2
    5a24:	ldmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a28:			; <UNDEFINED> instruction: 0xf7fcb1c8
    5a2c:	strmi	lr, [r4], -r6, lsr #16
    5a30:	ldmdbmi	r5, {r3, r5, r7, r8, ip, sp, pc}
    5a34:	strcs	r2, [r0, #-6]
    5a38:			; <UNDEFINED> instruction: 0xf7fc4479
    5a3c:	bmi	5000e4 <putsgent@@Base+0x4f9bb8>
    5a40:	tstcs	r1, r3, lsr r6
    5a44:	andcs	r4, r2, sl, ror r4
    5a48:	ldmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a4c:	andcs	r4, r6, r1, lsr #12
    5a50:	ldmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a54:			; <UNDEFINED> instruction: 0xf7fb4620
    5a58:	strtmi	lr, [r8], -r8, asr #31
    5a5c:	bmi	335244 <putsgent@@Base+0x32ed18>
    5a60:	tstcs	r1, r3, lsr r6
    5a64:	ldrbtmi	r2, [sl], #-2
    5a68:			; <UNDEFINED> instruction: 0xf7fc2500
    5a6c:	strtmi	lr, [r8], -sl, lsl #19
    5a70:	svclt	0x0000bdf8
    5a74:	andeq	r2, r1, r8, lsr #13
    5a78:	andeq	r2, r1, r2, lsl r4
    5a7c:	andeq	r2, r1, r6, lsl #13
    5a80:	andeq	r0, r0, r8, lsl #4
    5a84:	andeq	r1, r0, ip, lsr #18
    5a88:	andeq	r0, r0, ip, lsr #27
    5a8c:	andeq	r1, r0, r4, lsr r9
    5a90:	andeq	r1, r0, r2, lsl r9
    5a94:	ldrblt	r4, [r0, #-2856]!	; 0xfffff4d8
    5a98:	mcrmi	4, 1, r4, cr8, cr11, {3}
    5a9c:	ldmdavc	fp, {r1, r7, ip, sp, pc}
    5aa0:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    5aa4:			; <UNDEFINED> instruction: 0xf7ffb183
    5aa8:	strmi	pc, [r4], -r5, lsl #31
    5aac:			; <UNDEFINED> instruction: 0x4628b1b8
    5ab0:	svc	0x00e2f7fb
    5ab4:			; <UNDEFINED> instruction: 0xb1a84605
    5ab8:	tstlt	r8, r0, ror #16
    5abc:	svc	0x0094f7fb
    5ac0:	rsbvs	r2, r5, r0
    5ac4:	ldcllt	0, cr11, [r0, #-8]!
    5ac8:			; <UNDEFINED> instruction: 0xf0009001
    5acc:	stmdals	r1, {r0, r1, r6, fp, ip, sp, lr, pc}
    5ad0:	bmi	6ffa7c <putsgent@@Base+0x6f9550>
    5ad4:	andcs	r2, r3, r1, lsl #2
    5ad8:			; <UNDEFINED> instruction: 0xf7fc447a
    5adc:			; <UNDEFINED> instruction: 0xf04fe952
    5ae0:			; <UNDEFINED> instruction: 0xe7ef30ff
    5ae4:	andcs	r4, r5, #376832	; 0x5c000
    5ae8:			; <UNDEFINED> instruction: 0xf7fb4479
    5aec:	blmi	5c19dc <putsgent@@Base+0x5bb4b0>
    5af0:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5af4:	stmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5af8:	andcs	r4, r6, r9, lsr #12
    5afc:	stmdb	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b00:	rscle	r2, r6, r0, lsl #16
    5b04:	svc	0x00b8f7fb
    5b08:	stmdacs	r0, {r2, r9, sl, lr}
    5b0c:	stmdbmi	pc, {r0, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
    5b10:	ldrbtmi	r2, [r9], #-6
    5b14:	ldmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b18:	tstcs	r1, sp, lsl #20
    5b1c:	ldrbtmi	r2, [sl], #-3
    5b20:	stmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b24:	andcs	r4, r6, r1, lsr #12
    5b28:	ldmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b2c:			; <UNDEFINED> instruction: 0xf7fb4620
    5b30:			; <UNDEFINED> instruction: 0xf04fef5c
    5b34:			; <UNDEFINED> instruction: 0xe7c530ff
    5b38:	andeq	r2, r1, sp, lsr sl
    5b3c:	andeq	r2, r1, lr, lsr #6
    5b40:	andeq	r1, r0, ip, ror #17
    5b44:			; <UNDEFINED> instruction: 0x000018b0
    5b48:	andeq	r0, r0, r8, lsl #4
    5b4c:	ldrdeq	r0, [r0], -r2
    5b50:	andeq	r1, r0, r6, lsr #17
    5b54:	blmi	fe15856c <putsgent@@Base+0xfe152040>
    5b58:	stmibmi	r5, {r1, r3, r4, r5, r6, sl, lr}
    5b5c:	svcmi	0x00f0e92d
    5b60:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    5b64:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    5b68:	strcs	r4, [r1], #-3458	; 0xfffff27e
    5b6c:			; <UNDEFINED> instruction: 0xf8cd681b
    5b70:			; <UNDEFINED> instruction: 0xf04f3414
    5b74:	blmi	fe00677c <putsgent@@Base+0xfe000250>
    5b78:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
    5b7c:	rsbseq	pc, r0, #13959168	; 0xd50000
    5b80:			; <UNDEFINED> instruction: 0xf7fc701c
    5b84:	strmi	lr, [r6], -r0, asr #18
    5b88:	rsbsle	r2, r8, r0, lsl #16
    5b8c:	stcge	15, cr4, [r5, #-492]	; 0xfffffe14
    5b90:	ldrdls	pc, [ip, #143]!	; 0x8f
    5b94:	ldrdhi	pc, [ip, #143]!	; 0x8f
    5b98:	ldrbtmi	r4, [r9], #1151	; 0x47f
    5b9c:			; <UNDEFINED> instruction: 0x463244f8
    5ba0:	orrvs	pc, r0, pc, asr #8
    5ba4:			; <UNDEFINED> instruction: 0xf7fb4628
    5ba8:	strmi	lr, [r4], -r6, lsr #30
    5bac:	suble	r2, pc, r0, lsl #16
    5bb0:			; <UNDEFINED> instruction: 0xf7fc4628
    5bb4:	mcrne	8, 2, lr, cr4, cr12, {2}
    5bb8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    5bbc:			; <UNDEFINED> instruction: 0xf7fcd05d
    5bc0:	bl	17fc90 <putsgent@@Base+0x179764>
    5bc4:	stmdavs	r1, {r1, r3, r8, r9}
    5bc8:	stccc	0, cr14, [r1], {1}
    5bcc:			; <UNDEFINED> instruction: 0xf813d355
    5bd0:			; <UNDEFINED> instruction: 0xf8312d01
    5bd4:	ldreq	r2, [r2], #18
    5bd8:	strcc	sp, [r1], #-1271	; 0xfffffb09
    5bdc:			; <UNDEFINED> instruction: 0x46284639
    5be0:	strpl	r2, [fp, #-768]!	; 0xfffffd00
    5be4:	ldmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5be8:	bl	15cc9c <putsgent@@Base+0x156770>
    5bec:			; <UNDEFINED> instruction: 0xf1a30a00
    5bf0:	blx	fed06c84 <putsgent@@Base+0xfed00758>
    5bf4:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    5bf8:	svclt	0x00082b00
    5bfc:	cfstrscs	mvf2, [r0], {1}
    5c00:	ldrtmi	sp, [r9], -sp, asr #3
    5c04:			; <UNDEFINED> instruction: 0xf7fb4650
    5c08:			; <UNDEFINED> instruction: 0xf81aeed0
    5c0c:	bl	291c14 <putsgent@@Base+0x28b6e8>
    5c10:	blcs	8818 <putsgent@@Base+0x22ec>
    5c14:			; <UNDEFINED> instruction: 0xf10bd0c3
    5c18:			; <UNDEFINED> instruction: 0xf80a0b01
    5c1c:	strbmi	r4, [r9], -r0
    5c20:			; <UNDEFINED> instruction: 0xf7fc4658
    5c24:			; <UNDEFINED> instruction: 0x4641e95e
    5c28:	ldrbmi	r4, [r8], -r3, lsl #9
    5c2c:	mrc	7, 5, APSR_nzcv, cr12, cr11, {7}
    5c30:			; <UNDEFINED> instruction: 0x46034659
    5c34:			; <UNDEFINED> instruction: 0xf80b4650
    5c38:			; <UNDEFINED> instruction: 0xf7ff4003
    5c3c:	ldrtmi	pc, [r2], -fp, lsr #30	; <UNPREDICTABLE>
    5c40:	orrvs	pc, r0, pc, asr #8
    5c44:			; <UNDEFINED> instruction: 0xf7fb4628
    5c48:			; <UNDEFINED> instruction: 0x4604eed6
    5c4c:			; <UNDEFINED> instruction: 0xd1af2800
    5c50:			; <UNDEFINED> instruction: 0xf7fb4630
    5c54:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    5c58:	ldrtmi	sp, [r0], -r1, asr #2
    5c5c:	stm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c60:	blmi	109858c <putsgent@@Base+0x1092060>
    5c64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5c68:			; <UNDEFINED> instruction: 0xf8dd681a
    5c6c:	subsmi	r3, sl, r4, lsl r4
    5c70:	vand	d13, d13, d19
    5c74:	pop	{r2, r3, r4, r8, sl, fp, lr}
    5c78:	strcs	r8, [r0], #-4080	; 0xfffff010
    5c7c:			; <UNDEFINED> instruction: 0xf7fce7ae
    5c80:	stmdavs	r7, {r1, r2, r5, fp, sp, lr, pc}
    5c84:	rscle	r2, fp, r2, lsl #30
    5c88:	andcs	r4, r6, r1, lsr r6
    5c8c:	ldmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c90:	rsbscc	pc, r0, #13959168	; 0xd50000
    5c94:	suble	r2, sp, r0, lsl #16
    5c98:			; <UNDEFINED> instruction: 0xf7fb9303
    5c9c:	blls	10185c <putsgent@@Base+0xfb330>
    5ca0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5ca4:	ldmdbmi	r9!, {r1, r2, r6, ip, lr, pc}
    5ca8:	ldrbtmi	r2, [r9], #-6
    5cac:	stmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5cb0:			; <UNDEFINED> instruction: 0xf7fb4638
    5cb4:	bmi	dc1b24 <putsgent@@Base+0xdbb5f8>
    5cb8:	strtmi	r9, [r1], -r3, lsl #22
    5cbc:	andls	r4, r0, sl, ror r4
    5cc0:			; <UNDEFINED> instruction: 0xf7fc2002
    5cc4:			; <UNDEFINED> instruction: 0x4629e85e
    5cc8:			; <UNDEFINED> instruction: 0xf7fc2006
    5ccc:	strtmi	lr, [r8], -r0, ror #16
    5cd0:	mcr	7, 4, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    5cd4:			; <UNDEFINED> instruction: 0xf7fb2001
    5cd8:			; <UNDEFINED> instruction: 0xf7fbefb2
    5cdc:			; <UNDEFINED> instruction: 0xf7fbeeda
    5ce0:	qsub8mi	lr, r1, r6
    5ce4:	andcs	r4, r6, r3, lsl #12
    5ce8:			; <UNDEFINED> instruction: 0xf7fc681d
    5cec:	blmi	a7fe34 <putsgent@@Base+0xa79908>
    5cf0:			; <UNDEFINED> instruction: 0xf8d3447b
    5cf4:	cmplt	r0, #112, 4
    5cf8:			; <UNDEFINED> instruction: 0xf7fb9303
    5cfc:	blls	1017fc <putsgent@@Base+0xfb2d0>
    5d00:			; <UNDEFINED> instruction: 0xb3204604
    5d04:	andcs	r4, r6, r4, lsr #18
    5d08:			; <UNDEFINED> instruction: 0xf7fc4479
    5d0c:	strtmi	lr, [r8], -r0, asr #16
    5d10:	svc	0x006af7fb
    5d14:	blls	d85a0 <putsgent@@Base+0xd2074>
    5d18:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5d1c:	andcs	r9, r2, r0
    5d20:	stmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d24:	andcs	r4, r6, r1, lsr #12
    5d28:	ldmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d2c:			; <UNDEFINED> instruction: 0xf7fb4620
    5d30:			; <UNDEFINED> instruction: 0xe7cfee5c
    5d34:	movwls	r4, #13880	; 0x3638
    5d38:	svc	0x0056f7fb
    5d3c:	blls	d85a4 <putsgent@@Base+0xd2078>
    5d40:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5d44:	andcs	r9, r2, r0
    5d48:	ldmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d4c:	strtmi	lr, [r8], -r2, asr #15
    5d50:			; <UNDEFINED> instruction: 0xf7fb9303
    5d54:	bmi	501a84 <putsgent@@Base+0x4fb558>
    5d58:	tstcs	r1, r3, lsl #22
    5d5c:	andls	r4, r0, sl, ror r4
    5d60:			; <UNDEFINED> instruction: 0xf7fc2002
    5d64:	ldr	lr, [r5, lr, lsl #16]!
    5d68:	andeq	r2, r1, r8, ror r2
    5d6c:	strdeq	r0, [r0], -ip
    5d70:	andeq	r1, r0, sl, lsr #8
    5d74:	andeq	r2, r1, ip, ror #9
    5d78:	andeq	r2, r1, fp, asr r9
    5d7c:	andeq	r1, r0, r0, lsl #17
    5d80:	andeq	r1, r0, r2, lsl #17
    5d84:	andeq	r1, r0, r4, lsl #17
    5d88:	andeq	r2, r1, ip, ror #2
    5d8c:	andeq	r0, r0, sl, lsr fp
    5d90:	andeq	r1, r0, r4, lsr r7
    5d94:	andeq	r2, r1, r4, ror r3
    5d98:	ldrdeq	r0, [r0], -ip
    5d9c:	andeq	r1, r0, sl, lsl #14
    5da0:	andeq	r1, r0, lr, lsr #13
    5da4:	andeq	r1, r0, r8, asr #13
    5da8:	strlt	r4, [r0, #-2824]	; 0xfffff4f8
    5dac:	addlt	r4, r3, fp, ror r4
    5db0:	teqlt	r3, fp, lsl r8
    5db4:	ldc2l	7, cr15, [lr, #1020]!	; 0x3fc
    5db8:	stmdavs	r0, {r8, ip, sp, pc}^
    5dbc:			; <UNDEFINED> instruction: 0xf85db003
    5dc0:	andls	pc, r1, r4, lsl #22
    5dc4:	mcr2	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    5dc8:	ldrb	r9, [r3, r1, lsl #16]!
    5dcc:	andeq	r2, r1, r9, lsr #14
    5dd0:	strlt	r4, [r0, #-2828]	; 0xfffff4f4
    5dd4:	addlt	r4, r3, fp, ror r4
    5dd8:	cmnlt	r3, fp, lsl r8
    5ddc:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    5de0:	stmdavs	r0, {r6, r8, ip, sp, pc}^
    5de4:	stmdbmi	r8, {r4, r5, r8, ip, sp, pc}
    5de8:			; <UNDEFINED> instruction: 0xf7fb4479
    5dec:	blx	fec4184c <putsgent@@Base+0xfec3b320>
    5df0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    5df4:			; <UNDEFINED> instruction: 0xf85db003
    5df8:	andls	pc, r1, r4, lsl #22
    5dfc:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    5e00:	strb	r9, [fp, r1, lsl #16]!
    5e04:	andeq	r2, r1, r1, lsl #14
    5e08:	andeq	r1, r0, r4, ror #12
    5e0c:			; <UNDEFINED> instruction: 0x460db5f0
    5e10:	addlt	r4, r5, pc, lsl r9
    5e14:			; <UNDEFINED> instruction: 0x46064b1f
    5e18:	bmi	7d7004 <putsgent@@Base+0x7d0ad8>
    5e1c:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    5e20:	ldrbtmi	r4, [pc], #-1146	; 5e28 <tcgetattr@plt+0x3f24>
    5e24:	movwls	r6, #14363	; 0x381b
    5e28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5e2c:			; <UNDEFINED> instruction: 0xb1bb7813
    5e30:			; <UNDEFINED> instruction: 0xf7ff4630
    5e34:			; <UNDEFINED> instruction: 0x4604fdbf
    5e38:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    5e3c:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    5e40:			; <UNDEFINED> instruction: 0xf92ef000
    5e44:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    5e48:	blmi	4986a4 <putsgent@@Base+0x492178>
    5e4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5e50:	blls	dfec0 <putsgent@@Base+0xd9994>
    5e54:	tstle	r8, sl, asr r0
    5e58:	ldcllt	0, cr11, [r0, #20]!
    5e5c:	ldrb	r4, [r3, r8, lsr #12]!
    5e60:	mrc2	7, 3, pc, cr8, cr15, {7}
    5e64:	blmi	3ffdfc <putsgent@@Base+0x3f98d0>
    5e68:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    5e6c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    5e70:			; <UNDEFINED> instruction: 0xf7fb681f
    5e74:	stmdavs	r4!, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    5e78:	tstcs	r1, r3, lsr r6
    5e7c:	strmi	r9, [r2], -r0, lsl #8
    5e80:			; <UNDEFINED> instruction: 0xf7fb4638
    5e84:	strtmi	lr, [r8], -r6, ror #30
    5e88:			; <UNDEFINED> instruction: 0xf7fbe7de
    5e8c:	svclt	0x0000ee02
    5e90:			; <UNDEFINED> instruction: 0x00011fb8
    5e94:	strdeq	r0, [r0], -ip
    5e98:			; <UNDEFINED> instruction: 0x000126b5
    5e9c:	andeq	r1, r1, lr, lsr #31
    5ea0:	andeq	r1, r1, r4, lsl #31
    5ea4:	andeq	r0, r0, r8, lsl #4
    5ea8:	andeq	r1, r0, r2, ror #11
    5eac:			; <UNDEFINED> instruction: 0x460db5f0
    5eb0:	addlt	r4, r5, r0, lsr #18
    5eb4:	strmi	r4, [r6], -r0, lsr #22
    5eb8:	bmi	8170a4 <putsgent@@Base+0x810b78>
    5ebc:	stmiapl	fp, {r5, r8, r9, sl, fp, lr}^
    5ec0:	ldrbtmi	r4, [pc], #-1146	; 5ec8 <tcgetattr@plt+0x3fc4>
    5ec4:	movwls	r6, #14363	; 0x381b
    5ec8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5ecc:	cmnlt	r3, #1245184	; 0x130000
    5ed0:			; <UNDEFINED> instruction: 0xf7ff4630
    5ed4:	strmi	pc, [r4], -pc, ror #26
    5ed8:	stmdavs	r0, {r4, r6, r8, ip, sp, pc}^
    5edc:	stmdbge	r2, {r6, r8, ip, sp, pc}
    5ee0:			; <UNDEFINED> instruction: 0xf8def000
    5ee4:	blls	b24cc <putsgent@@Base+0xabfa0>
    5ee8:	svclt	0x00a82b00
    5eec:	blle	297768 <putsgent@@Base+0x29123c>
    5ef0:	blmi	458748 <putsgent@@Base+0x45221c>
    5ef4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5ef8:	blls	dff68 <putsgent@@Base+0xd9a3c>
    5efc:	tstle	r7, sl, asr r0
    5f00:	andlt	r4, r5, r8, lsr #12
    5f04:	blmi	4356cc <putsgent@@Base+0x42f1a0>
    5f08:	ldmdbmi	r0, {r0, r2, r9, sp}
    5f0c:	ldmpl	fp!, {sp}^
    5f10:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    5f14:	stc	7, cr15, [r4, #1004]!	; 0x3ec
    5f18:	ldrtmi	r6, [r3], -r4, ror #16
    5f1c:	strls	r2, [r0], #-257	; 0xfffffeff
    5f20:	ldrtmi	r4, [r8], -r2, lsl #12
    5f24:	svc	0x0014f7fb
    5f28:			; <UNDEFINED> instruction: 0xf7ffe7e2
    5f2c:	bfi	pc, r3, (invalid: 28:15)	; <UNPREDICTABLE>
    5f30:	stc	7, cr15, [lr, #1004]!	; 0x3ec
    5f34:	andeq	r1, r1, r8, lsl pc
    5f38:	strdeq	r0, [r0], -ip
    5f3c:	andeq	r2, r1, r5, lsl r6
    5f40:	andeq	r1, r1, lr, lsl #30
    5f44:	ldrdeq	r1, [r1], -ip
    5f48:	andeq	r0, r0, r8, lsl #4
    5f4c:	andeq	r1, r0, r0, asr #10
    5f50:			; <UNDEFINED> instruction: 0x460db5f0
    5f54:	addlt	r4, r5, pc, lsl r9
    5f58:			; <UNDEFINED> instruction: 0x46064b1f
    5f5c:	bmi	7d7148 <putsgent@@Base+0x7d0c1c>
    5f60:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    5f64:	ldrbtmi	r4, [pc], #-1146	; 5f6c <tcgetattr@plt+0x4068>
    5f68:	movwls	r6, #14363	; 0x381b
    5f6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5f70:			; <UNDEFINED> instruction: 0xb1bb7813
    5f74:			; <UNDEFINED> instruction: 0xf7ff4630
    5f78:			; <UNDEFINED> instruction: 0x4604fd1d
    5f7c:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    5f80:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    5f84:			; <UNDEFINED> instruction: 0xf88cf000
    5f88:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    5f8c:	blmi	4987e8 <putsgent@@Base+0x4922bc>
    5f90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5f94:	blls	e0004 <putsgent@@Base+0xd9ad8>
    5f98:	tstle	r8, sl, asr r0
    5f9c:	ldcllt	0, cr11, [r0, #20]!
    5fa0:	ldrb	r4, [r3, r8, lsr #12]!
    5fa4:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
    5fa8:	blmi	3fff40 <putsgent@@Base+0x3f9a14>
    5fac:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    5fb0:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    5fb4:			; <UNDEFINED> instruction: 0xf7fb681f
    5fb8:	stmdavs	r4!, {r2, r4, r6, r8, sl, fp, sp, lr, pc}^
    5fbc:	tstcs	r1, r3, lsr r6
    5fc0:	strmi	r9, [r2], -r0, lsl #8
    5fc4:			; <UNDEFINED> instruction: 0xf7fb4638
    5fc8:	strtmi	lr, [r8], -r4, asr #29
    5fcc:			; <UNDEFINED> instruction: 0xf7fbe7de
    5fd0:	svclt	0x0000ed60
    5fd4:	andeq	r1, r1, r4, ror lr
    5fd8:	strdeq	r0, [r0], -ip
    5fdc:	andeq	r2, r1, r1, ror r5
    5fe0:	andeq	r1, r1, sl, ror #28
    5fe4:	andeq	r1, r1, r0, asr #28
    5fe8:	andeq	r0, r0, r8, lsl #4
    5fec:	muleq	r0, lr, r4
    5ff0:			; <UNDEFINED> instruction: 0x460db5f0
    5ff4:	addlt	r4, r5, pc, lsl r9
    5ff8:			; <UNDEFINED> instruction: 0x46064b1f
    5ffc:	bmi	7d71e8 <putsgent@@Base+0x7d0cbc>
    6000:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    6004:	ldrbtmi	r4, [pc], #-1146	; 600c <tcgetattr@plt+0x4108>
    6008:	movwls	r6, #14363	; 0x381b
    600c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6010:			; <UNDEFINED> instruction: 0xb1bb7813
    6014:			; <UNDEFINED> instruction: 0xf7ff4630
    6018:	strmi	pc, [r4], -sp, asr #25
    601c:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    6020:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    6024:			; <UNDEFINED> instruction: 0xf872f000
    6028:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    602c:	blmi	498888 <putsgent@@Base+0x49235c>
    6030:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6034:	blls	e00a4 <putsgent@@Base+0xd9b78>
    6038:	tstle	r8, sl, asr r0
    603c:	ldcllt	0, cr11, [r0, #20]!
    6040:	ldrb	r4, [r3, r8, lsr #12]!
    6044:	stc2	7, cr15, [r6, #1020]	; 0x3fc
    6048:	blmi	3fffe0 <putsgent@@Base+0x3f9ab4>
    604c:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    6050:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    6054:			; <UNDEFINED> instruction: 0xf7fb681f
    6058:	stmdavs	r4!, {r2, r8, sl, fp, sp, lr, pc}^
    605c:	tstcs	r1, r3, lsr r6
    6060:	strmi	r9, [r2], -r0, lsl #8
    6064:			; <UNDEFINED> instruction: 0xf7fb4638
    6068:			; <UNDEFINED> instruction: 0x4628ee74
    606c:			; <UNDEFINED> instruction: 0xf7fbe7de
    6070:	svclt	0x0000ed10
    6074:	ldrdeq	r1, [r1], -r4
    6078:	strdeq	r0, [r0], -ip
    607c:	ldrdeq	r2, [r1], -r1
    6080:	andeq	r1, r1, sl, asr #27
    6084:	andeq	r1, r1, r0, lsr #27
    6088:	andeq	r0, r0, r8, lsl #4
    608c:	strdeq	r1, [r0], -lr
    6090:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    6094:	rsbseq	pc, r0, #12779520	; 0xc30000
    6098:	svclt	0x00004770
    609c:	ldrdeq	r1, [r1], -r2
    60a0:	blmi	618904 <putsgent@@Base+0x6123d8>
    60a4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    60a8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    60ac:	strmi	r4, [lr], -r4, lsl #12
    60b0:	ldmdavs	fp, {r8, r9, sl, sp}
    60b4:			; <UNDEFINED> instruction: 0xf04f9301
    60b8:			; <UNDEFINED> instruction: 0xf7fb0300
    60bc:	ldrtmi	lr, [sl], -r8, lsl #28
    60c0:	strmi	r4, [r5], -r9, ror #12
    60c4:	eorvs	r4, pc, r0, lsr #12
    60c8:	stcl	7, cr15, [r8], #-1004	; 0xfffffc14
    60cc:	orrslt	r7, fp, r3, lsr #16
    60d0:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    60d4:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    60d8:	andle	r2, sp, r2, lsr #20
    60dc:	andcs	r6, r1, r0, lsr r0
    60e0:	blmi	21890c <putsgent@@Base+0x2123e0>
    60e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    60e8:	blls	60158 <putsgent@@Base+0x59c2c>
    60ec:	qaddle	r4, sl, r5
    60f0:	ldcllt	0, cr11, [r0, #12]!
    60f4:			; <UNDEFINED> instruction: 0xe7f34638
    60f8:			; <UNDEFINED> instruction: 0xe7f14618
    60fc:	stcl	7, cr15, [r8], {251}	; 0xfb
    6100:	andeq	r1, r1, ip, lsr #26
    6104:	strdeq	r0, [r0], -ip
    6108:	andeq	r1, r1, ip, ror #25
    610c:	blmi	618970 <putsgent@@Base+0x612444>
    6110:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6114:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    6118:	strmi	r4, [lr], -r4, lsl #12
    611c:	ldmdavs	fp, {r8, r9, sl, sp}
    6120:			; <UNDEFINED> instruction: 0xf04f9301
    6124:			; <UNDEFINED> instruction: 0xf7fb0300
    6128:			; <UNDEFINED> instruction: 0x463aedd2
    612c:	strmi	r4, [r5], -r9, ror #12
    6130:	eorvs	r4, pc, r0, lsr #12
    6134:	stc	7, cr15, [lr, #1004]	; 0x3ec
    6138:	orrslt	r7, fp, r3, lsr #16
    613c:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    6140:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    6144:	andle	r2, sp, r2, lsr #20
    6148:	andcs	r6, r1, r0, lsr r0
    614c:	blmi	218978 <putsgent@@Base+0x21244c>
    6150:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6154:	blls	601c4 <putsgent@@Base+0x59c98>
    6158:	qaddle	r4, sl, r5
    615c:	ldcllt	0, cr11, [r0, #12]!
    6160:			; <UNDEFINED> instruction: 0xe7f34638
    6164:			; <UNDEFINED> instruction: 0xe7f14618
    6168:	ldc	7, cr15, [r2], {251}	; 0xfb
    616c:	andeq	r1, r1, r0, asr #25
    6170:	strdeq	r0, [r0], -ip
    6174:	andeq	r1, r1, r0, lsl #25
    6178:			; <UNDEFINED> instruction: 0x4605b538
    617c:			; <UNDEFINED> instruction: 0xf7fb6800
    6180:	stmdavs	ip!, {r2, r4, r5, sl, fp, sp, lr, pc}^
    6184:			; <UNDEFINED> instruction: 0x4620b154
    6188:	ldcl	7, cr15, [r0, #-1004]!	; 0xfffffc14
    618c:	strmi	r2, [r2], -r0, lsl #2
    6190:			; <UNDEFINED> instruction: 0xf7fb4620
    6194:	stmdavs	r8!, {r3, r5, r7, r8, sl, fp, sp, lr, pc}^
    6198:	stc	7, cr15, [r6], #-1004	; 0xfffffc14
    619c:	cmnlt	r3, fp, ror #17
    61a0:	teqlt	r8, r8, lsl r8
    61a4:			; <UNDEFINED> instruction: 0xf7fb2404
    61a8:	stmiavs	fp!, {r5, sl, fp, sp, lr, pc}^
    61ac:	strcc	r5, [r4], #-2328	; 0xfffff6e8
    61b0:	mvnsle	r2, r0, lsl #16
    61b4:			; <UNDEFINED> instruction: 0xf7fb4618
    61b8:			; <UNDEFINED> instruction: 0x4628ec18
    61bc:	ldrhtmi	lr, [r8], -sp
    61c0:	ldclt	7, cr15, [r0], {251}	; 0xfb
    61c4:	mvnsmi	lr, sp, lsr #18
    61c8:	strmi	r2, [r5], -r1, lsl #2
    61cc:			; <UNDEFINED> instruction: 0xf7fb2010
    61d0:	strmi	lr, [r4], -r2, asr #23
    61d4:	stmiavs	fp!, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
    61d8:	adcvs	r6, r3, r8, lsr #16
    61dc:	mcrr	7, 15, pc, ip, cr11	; <UNPREDICTABLE>
    61e0:	orrslt	r6, r0, #32
    61e4:			; <UNDEFINED> instruction: 0xf7fb6868
    61e8:	rsbvs	lr, r0, r8, asr #24
    61ec:	stmiavs	sp!, {r3, r5, r6, r8, r9, ip, sp, pc}^
    61f0:	stmdavs	pc!, {r8, r9, sp}	; <UNPREDICTABLE>
    61f4:	movwlt	r4, #63018	; 0xf62a
    61f8:	svcne	0x0004f852
    61fc:	movwcc	r4, #5656	; 0x1618
    6200:	mvnsle	r2, r0, lsl #18
    6204:	addeq	r3, r0, r2
    6208:	stcl	7, cr15, [r2], #1004	; 0x3ec
    620c:	stmdaeq	r4, {r5, r7, r8, ip, sp, lr, pc}
    6210:	rscvs	r4, r0, r6, lsl #12
    6214:	ldrtmi	fp, [r8], -r8, asr #3
    6218:	stc	7, cr15, [lr], #-1004	; 0xfffffc14
    621c:	movwcc	r4, #34371	; 0x8643
    6220:	svceq	0x0004f848
    6224:			; <UNDEFINED> instruction: 0xf855b188
    6228:	blne	fe6e5e40 <putsgent@@Base+0xfe6df914>
    622c:	mvnsle	r2, r0, lsl #30
    6230:	andcs	r4, r0, #855638016	; 0x33000000
    6234:			; <UNDEFINED> instruction: 0x4620601a
    6238:	ldrhhi	lr, [r0, #141]!	; 0x8d
    623c:			; <UNDEFINED> instruction: 0xf7fb2004
    6240:	strmi	lr, [r3], -r8, asr #25
    6244:	stmdacs	r0, {r5, r6, r7, sp, lr}
    6248:			; <UNDEFINED> instruction: 0x4620d1f3
    624c:			; <UNDEFINED> instruction: 0xf7ff2400
    6250:			; <UNDEFINED> instruction: 0xe7f0ff93
    6254:	svcmi	0x00f8e92d
    6258:			; <UNDEFINED> instruction: 0xf8d24688
    625c:	ldrmi	fp, [r1], r0
    6260:	strmi	r6, [r4], -sp, lsl #16
    6264:	beq	423a8 <putsgent@@Base+0x3be7c>
    6268:	streq	pc, [r1, -fp, lsl #2]
    626c:			; <UNDEFINED> instruction: 0x463100be
    6270:	biclt	r4, r4, r8, lsr #12
    6274:			; <UNDEFINED> instruction: 0xb1b37823
    6278:	stc	7, cr15, [r4], #-1004	; 0xfffffc14
    627c:	mvnslt	r4, r5, lsl #12
    6280:			; <UNDEFINED> instruction: 0x212c4406
    6284:			; <UNDEFINED> instruction: 0xf8464620
    6288:			; <UNDEFINED> instruction: 0xf8c84c04
    628c:			; <UNDEFINED> instruction: 0xf8c95000
    6290:			; <UNDEFINED> instruction: 0xf7fb7000
    6294:			; <UNDEFINED> instruction: 0x4604ecf8
    6298:			; <UNDEFINED> instruction: 0xf804b118
    629c:			; <UNDEFINED> instruction: 0xf8d8ab01
    62a0:	ldrtmi	r5, [fp], r0
    62a4:	ldrtmi	lr, [r1], -r0, ror #15
    62a8:			; <UNDEFINED> instruction: 0xf7fb4628
    62ac:			; <UNDEFINED> instruction: 0xb120ec0c
    62b0:			; <UNDEFINED> instruction: 0xf8402300
    62b4:			; <UNDEFINED> instruction: 0xf8c8302b
    62b8:	pop	{}	; <UNPREDICTABLE>
    62bc:			; <UNDEFINED> instruction: 0xf8d88ff8
    62c0:	ldrb	r5, [r4, r0]

000062c4 <setsgent@@Base>:
    62c4:	push	{r4, lr}
    62c6:	ldr	r4, [pc, #32]	; (62e8 <setsgent@@Base+0x24>)
    62c8:	add	r4, pc
    62ca:	ldr	r0, [r4, #0]
    62cc:	cbz	r0, 62d6 <setsgent@@Base+0x12>
    62ce:	ldmia.w	sp!, {r4, lr}
    62d2:	b.w	1a9c <rewind@plt>
    62d6:	ldr	r1, [pc, #20]	; (62ec <setsgent@@Base+0x28>)
    62d8:	ldr	r0, [pc, #20]	; (62f0 <setsgent@@Base+0x2c>)
    62da:	add	r1, pc
    62dc:	add	r0, pc
    62de:	blx	1e04 <fopen64@plt>
    62e2:	str	r0, [r4, #0]
    62e4:	pop	{r4, pc}
    62e6:	nop
    62e8:	movs	r2, #16
    62ea:	movs	r1, r0
    62ec:	lsrs	r6, r6, #18
    62ee:	movs	r0, r0
    62f0:	asrs	r4, r3, #19
	...

000062f4 <endsgent@@Base>:
    62f4:	push	{r3, lr}
    62f6:	ldr	r3, [pc, #20]	; (630c <endsgent@@Base+0x18>)
    62f8:	add	r3, pc
    62fa:	ldr	r0, [r3, #0]
    62fc:	cbz	r0, 6302 <endsgent@@Base+0xe>
    62fe:	blx	1d68 <fclose@plt>
    6302:	ldr	r3, [pc, #12]	; (6310 <endsgent@@Base+0x1c>)
    6304:	movs	r2, #0
    6306:	add	r3, pc
    6308:	str	r2, [r3, #0]
    630a:	pop	{r3, pc}
    630c:	movs	r1, #224	; 0xe0
    630e:	movs	r1, r0
    6310:	movs	r1, #210	; 0xd2
    6312:	movs	r1, r0

00006314 <sgetsgent@@Base>:
    6314:	ldr	r2, [pc, #248]	; (6410 <sgetsgent@@Base+0xfc>)
    6316:	ldr	r3, [pc, #252]	; (6414 <sgetsgent@@Base+0x100>)
    6318:	add	r2, pc
    631a:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    631e:	sub	sp, #24
    6320:	ldr	r3, [r2, r3]
    6322:	mov	r6, r0
    6324:	ldr.w	r8, [pc, #240]	; 6418 <sgetsgent@@Base+0x104>
    6328:	ldr	r3, [r3, #0]
    632a:	str	r3, [sp, #20]
    632c:	mov.w	r3, #0
    6330:	blx	1c6c <strlen@plt>
    6334:	add	r8, pc
    6336:	ldr.w	r3, [r8, #24]
    633a:	ldr.w	r4, [r8, #20]
    633e:	adds	r7, r0, #1
    6340:	mov	r5, r0
    6342:	cmp	r3, r7
    6344:	bcs.n	6356 <sgetsgent@@Base+0x42>
    6346:	mov	r0, r4
    6348:	mov	r1, r7
    634a:	blx	1ac4 <realloc@plt>
    634e:	mov	r4, r0
    6350:	cbz	r0, 6390 <sgetsgent@@Base+0x7c>
    6352:	strd	r0, r7, [r8, #20]
    6356:	mov	r1, r6
    6358:	mov	r2, r7
    635a:	mov	r0, r4
    635c:	movs	r6, #0
    635e:	blx	1cfc <strncpy@plt>
    6362:	movs	r1, #10
    6364:	mov	r0, r4
    6366:	strb	r6, [r4, r5]
    6368:	blx	1dbc <strrchr@plt>
    636c:	cbz	r0, 6370 <sgetsgent@@Base+0x5c>
    636e:	strb	r6, [r0, #0]
    6370:	movs	r5, #0
    6372:	add	r6, sp, #4
    6374:	mov	r7, r5
    6376:	mov	r0, r4
    6378:	str.w	r4, [r6], #4
    637c:	movs	r1, #58	; 0x3a
    637e:	adds	r5, #1
    6380:	blx	1c84 <strchr@plt>
    6384:	mov	r4, r0
    6386:	cbz	r0, 6394 <sgetsgent@@Base+0x80>
    6388:	cmp	r5, #3
    638a:	strb.w	r7, [r4], #1
    638e:	ble.n	6376 <sgetsgent@@Base+0x62>
    6390:	movs	r0, #0
    6392:	b.n	63da <sgetsgent@@Base+0xc6>
    6394:	cmp	r5, #4
    6396:	bne.n	6390 <sgetsgent@@Base+0x7c>
    6398:	ldr	r5, [pc, #128]	; (641c <sgetsgent@@Base+0x108>)
    639a:	ldrd	r1, r2, [sp, #4]
    639e:	add	r5, pc
    63a0:	ldr	r3, [r5, #28]
    63a2:	strd	r1, r2, [r5, #4]
    63a6:	cbnz	r3, 63fe <sgetsgent@@Base+0xea>
    63a8:	ldr	r4, [pc, #116]	; (6420 <sgetsgent@@Base+0x10c>)
    63aa:	add	r4, pc
    63ac:	ldr	r3, [r4, #36]	; 0x24
    63ae:	cbnz	r3, 63f0 <sgetsgent@@Base+0xdc>
    63b0:	ldr	r4, [pc, #112]	; (6424 <sgetsgent@@Base+0x110>)
    63b2:	ldr	r0, [sp, #12]
    63b4:	add	r4, pc
    63b6:	add.w	r2, r4, #28
    63ba:	add.w	r1, r4, #32
    63be:	bl	6254 <tcgetattr@plt+0x4350>
    63c2:	add.w	r2, r4, #36	; 0x24
    63c6:	add.w	r1, r4, #40	; 0x28
    63ca:	mov	r3, r0
    63cc:	ldr	r0, [sp, #16]
    63ce:	str	r3, [r4, #12]
    63d0:	bl	6254 <tcgetattr@plt+0x4350>
    63d4:	mov	r3, r0
    63d6:	adds	r0, r4, #4
    63d8:	str	r3, [r4, #16]
    63da:	ldr	r2, [pc, #76]	; (6428 <sgetsgent@@Base+0x114>)
    63dc:	ldr	r3, [pc, #52]	; (6414 <sgetsgent@@Base+0x100>)
    63de:	add	r2, pc
    63e0:	ldr	r3, [r2, r3]
    63e2:	ldr	r2, [r3, #0]
    63e4:	ldr	r3, [sp, #20]
    63e6:	eors	r2, r3
    63e8:	bne.n	640a <sgetsgent@@Base+0xf6>
    63ea:	add	sp, #24
    63ec:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    63f0:	ldr	r0, [r4, #40]	; 0x28
    63f2:	movs	r5, #0
    63f4:	str	r5, [r4, #36]	; 0x24
    63f6:	blx	19e8 <free@plt+0x4>
    63fa:	str	r5, [r4, #40]	; 0x28
    63fc:	b.n	63b0 <sgetsgent@@Base+0x9c>
    63fe:	ldr	r0, [r5, #32]
    6400:	str	r4, [r5, #28]
    6402:	blx	19e8 <free@plt+0x4>
    6406:	str	r4, [r5, #32]
    6408:	b.n	63a8 <sgetsgent@@Base+0x94>
    640a:	blx	1a90 <__stack_chk_fail@plt>
    640e:	nop
    6410:	subs	r0, r7, r2
    6412:	movs	r1, r0
    6414:	lsls	r4, r7, #7
    6416:	movs	r0, r0
    6418:	movs	r1, #164	; 0xa4
    641a:	movs	r1, r0
    641c:	movs	r1, #58	; 0x3a
    641e:	movs	r1, r0
    6420:	movs	r1, #46	; 0x2e
    6422:	movs	r1, r0
    6424:	movs	r1, #36	; 0x24
    6426:	movs	r1, r0
    6428:	adds	r2, r6, r7
    642a:	movs	r1, r0

0000642c <fgetsgent@@Base>:
    642c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6430:	mov	r8, r0
    6432:	ldr	r4, [pc, #164]	; (64d8 <fgetsgent@@Base+0xac>)
    6434:	add	r4, pc
    6436:	ldr	r3, [r4, #44]	; 0x2c
    6438:	cmp	r3, #0
    643a:	beq.n	64b4 <fgetsgent@@Base+0x88>
    643c:	cmp.w	r8, #0
    6440:	beq.n	64ae <fgetsgent@@Base+0x82>
    6442:	ldr	r4, [pc, #152]	; (64dc <fgetsgent@@Base+0xb0>)
    6444:	mov	r2, r8
    6446:	add	r4, pc
    6448:	ldrd	r1, r0, [r4, #44]	; 0x2c
    644c:	bl	66d0 <putsgent@@Base+0x1a4>
    6450:	ldr	r5, [r4, #48]	; 0x30
    6452:	cmp	r5, r0
    6454:	bne.n	64ae <fgetsgent@@Base+0x82>
    6456:	ldr	r7, [pc, #136]	; (64e0 <fgetsgent@@Base+0xb4>)
    6458:	add	r7, pc
    645a:	b.n	6490 <fgetsgent@@Base+0x64>
    645c:	blx	1c48 <feof@plt>
    6460:	mov	r3, r0
    6462:	mov	r0, r5
    6464:	cbnz	r3, 64ca <fgetsgent@@Base+0x9e>
    6466:	ldr	r6, [r7, #44]	; 0x2c
    6468:	lsls	r6, r6, #1
    646a:	mov	r1, r6
    646c:	blx	1ac4 <realloc@plt>
    6470:	mov	r5, r0
    6472:	cbz	r0, 64ae <fgetsgent@@Base+0x82>
    6474:	strd	r6, r0, [r7, #44]	; 0x2c
    6478:	blx	1c6c <strlen@plt>
    647c:	mov	r2, r8
    647e:	subs	r1, r6, r0
    6480:	mov	r4, r0
    6482:	adds	r0, r5, r0
    6484:	bl	66d0 <putsgent@@Base+0x1a4>
    6488:	ldr	r5, [r7, #48]	; 0x30
    648a:	add	r4, r5
    648c:	cmp	r0, r4
    648e:	bne.n	64ae <fgetsgent@@Base+0x82>
    6490:	movs	r1, #10
    6492:	mov	r0, r5
    6494:	blx	1dbc <strrchr@plt>
    6498:	mov	r3, r0
    649a:	mov	r0, r8
    649c:	cmp	r3, #0
    649e:	beq.n	645c <fgetsgent@@Base+0x30>
    64a0:	movs	r2, #0
    64a2:	strb	r2, [r3, #0]
    64a4:	mov	r0, r5
    64a6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    64aa:	b.w	6314 <sgetsgent@@Base>
    64ae:	movs	r0, #0
    64b0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    64b4:	mov.w	r0, #8192	; 0x2000
    64b8:	blx	1bd0 <malloc@plt>
    64bc:	str	r0, [r4, #48]	; 0x30
    64be:	cmp	r0, #0
    64c0:	beq.n	64ae <fgetsgent@@Base+0x82>
    64c2:	mov.w	r3, #8192	; 0x2000
    64c6:	str	r3, [r4, #44]	; 0x2c
    64c8:	b.n	643c <fgetsgent@@Base+0x10>
    64ca:	movs	r1, #10
    64cc:	blx	1dbc <strrchr@plt>
    64d0:	mov	r3, r0
    64d2:	cmp	r0, #0
    64d4:	beq.n	64a4 <fgetsgent@@Base+0x78>
    64d6:	b.n	64a0 <fgetsgent@@Base+0x74>
    64d8:	movs	r0, #164	; 0xa4
    64da:	movs	r1, r0
    64dc:	movs	r0, #146	; 0x92
    64de:	movs	r1, r0
    64e0:	movs	r0, #128	; 0x80
    64e2:	movs	r1, r0

000064e4 <getsgent@@Base>:
    64e4:	push	{r4, lr}
    64e6:	ldr	r4, [pc, #28]	; (6504 <getsgent@@Base+0x20>)
    64e8:	add	r4, pc
    64ea:	ldr	r0, [r4, #0]
    64ec:	cbz	r0, 64f6 <getsgent@@Base+0x12>
    64ee:	ldmia.w	sp!, {r4, lr}
    64f2:	b.w	642c <fgetsgent@@Base>
    64f6:	bl	62c4 <setsgent@@Base>
    64fa:	ldr	r0, [r4, #0]
    64fc:	ldmia.w	sp!, {r4, lr}
    6500:	b.w	642c <fgetsgent@@Base>
    6504:	subs	r0, r6, #7
    6506:	movs	r1, r0

00006508 <getsgnam@@Base>:
    6508:	push	{r3, r4, r5, lr}
    650a:	mov	r5, r0
    650c:	bl	62c4 <setsgent@@Base>
    6510:	b.n	651a <getsgnam@@Base+0x12>
    6512:	ldr	r1, [r4, #0]
    6514:	blx	1978 <strcmp@plt>
    6518:	cbz	r0, 6526 <getsgnam@@Base+0x1e>
    651a:	bl	64e4 <getsgent@@Base>
    651e:	mov	r4, r0
    6520:	mov	r0, r5
    6522:	cmp	r4, #0
    6524:	bne.n	6512 <getsgnam@@Base+0xa>
    6526:	mov	r0, r4
    6528:	pop	{r3, r4, r5, pc}
    652a:	nop

0000652c <putsgent@@Base>:
    652c:	cmp	r0, #0
    652e:	it	ne
    6530:	cmpne	r1, #0
    6532:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6536:	beq.n	6624 <putsgent@@Base+0xf8>
    6538:	ldr.w	sl, [r0]
    653c:	mov	r5, r0
    653e:	mov	r7, r1
    6540:	mov	r0, sl
    6542:	blx	1c6c <strlen@plt>
    6546:	ldr.w	r9, [r5, #4]
    654a:	mov	r8, r0
    654c:	mov	r0, r9
    654e:	blx	1c6c <strlen@plt>
    6552:	ldr	r6, [r5, #8]
    6554:	add	r0, r8
    6556:	add.w	r4, r0, #10
    655a:	cbz	r6, 6572 <putsgent@@Base+0x46>
    655c:	sub.w	fp, r6, #4
    6560:	b.n	656a <putsgent@@Base+0x3e>
    6562:	blx	1c6c <strlen@plt>
    6566:	adds	r0, #1
    6568:	add	r4, r0
    656a:	ldr.w	r0, [fp, #4]!
    656e:	cmp	r0, #0
    6570:	bne.n	6562 <putsgent@@Base+0x36>
    6572:	ldr	r5, [r5, #12]
    6574:	cbz	r5, 658c <putsgent@@Base+0x60>
    6576:	sub.w	fp, r5, #4
    657a:	b.n	6584 <putsgent@@Base+0x58>
    657c:	blx	1c6c <strlen@plt>
    6580:	adds	r0, #1
    6582:	add	r4, r0
    6584:	ldr.w	r0, [fp, #4]!
    6588:	cmp	r0, #0
    658a:	bne.n	657c <putsgent@@Base+0x50>
    658c:	mov	r0, r4
    658e:	blx	1bd0 <malloc@plt>
    6592:	mov	r4, r0
    6594:	cmp	r0, #0
    6596:	beq.n	6624 <putsgent@@Base+0xf8>
    6598:	mov	r1, sl
    659a:	mov	r2, r8
    659c:	blx	1a24 <memcpy@plt>
    65a0:	add.w	r0, r4, r8
    65a4:	mov	r1, r9
    65a6:	adds	r0, #1
    65a8:	mov.w	r9, #58	; 0x3a
    65ac:	strb.w	r9, [r4, r8]
    65b0:	blx	1a48 <stpcpy@plt>
    65b4:	mov	r3, r0
    65b6:	strb.w	r9, [r0], #1
    65ba:	ldr	r1, [r6, #0]
    65bc:	cbz	r1, 661e <putsgent@@Base+0xf2>
    65be:	mov.w	r8, #44	; 0x2c
    65c2:	b.n	65ca <putsgent@@Base+0x9e>
    65c4:	strb.w	r8, [r3]
    65c8:	ldr	r1, [r6, #0]
    65ca:	blx	1a48 <stpcpy@plt>
    65ce:	ldr.w	r2, [r6, #4]!
    65d2:	mov	r3, r0
    65d4:	mov	r1, r0
    65d6:	adds	r0, #1
    65d8:	cmp	r2, #0
    65da:	bne.n	65c4 <putsgent@@Base+0x98>
    65dc:	movs	r3, #58	; 0x3a
    65de:	strb	r3, [r1, #0]
    65e0:	ldr	r1, [r5, #0]
    65e2:	cbz	r1, 65fa <putsgent@@Base+0xce>
    65e4:	movs	r6, #44	; 0x2c
    65e6:	b.n	65ee <putsgent@@Base+0xc2>
    65e8:	strb.w	r6, [r0], #1
    65ec:	ldr	r1, [r5, #0]
    65ee:	blx	1a48 <stpcpy@plt>
    65f2:	ldr.w	r3, [r5, #4]!
    65f6:	cmp	r3, #0
    65f8:	bne.n	65e8 <putsgent@@Base+0xbc>
    65fa:	movs	r3, #10
    65fc:	movs	r6, #0
    65fe:	strb	r3, [r0, #0]
    6600:	mov	r1, r7
    6602:	strb	r6, [r0, #1]
    6604:	mov	r0, r4
    6606:	bl	6718 <putsgent@@Base+0x1ec>
    660a:	mov	r5, r0
    660c:	adds	r3, r5, #1
    660e:	mov	r0, r4
    6610:	it	ne
    6612:	movne	r5, r6
    6614:	blx	19e8 <free@plt+0x4>
    6618:	mov	r0, r5
    661a:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    661e:	mov	r1, r0
    6620:	adds	r0, r3, #2
    6622:	b.n	65dc <putsgent@@Base+0xb0>
    6624:	mov.w	r5, #4294967295	; 0xffffffff
    6628:	b.n	6618 <putsgent@@Base+0xec>
    662a:	nop
    662c:	push	{r3, r4, r5, lr}
    662e:	mov	r4, r0
    6630:	ldr	r0, [r0, #0]
    6632:	blx	19e8 <free@plt+0x4>
    6636:	ldr	r5, [r4, #4]
    6638:	cbz	r5, 6650 <putsgent@@Base+0x124>
    663a:	mov	r0, r5
    663c:	blx	1c6c <strlen@plt>
    6640:	movs	r1, #0
    6642:	mov	r2, r0
    6644:	mov	r0, r5
    6646:	blx	1ce4 <memset@plt>
    664a:	ldr	r0, [r4, #4]
    664c:	blx	19e8 <free@plt+0x4>
    6650:	ldr	r0, [r4, #16]
    6652:	blx	19e8 <free@plt+0x4>
    6656:	ldr	r0, [r4, #20]
    6658:	blx	19e8 <free@plt+0x4>
    665c:	ldr	r0, [r4, #24]
    665e:	blx	19e8 <free@plt+0x4>
    6662:	mov	r0, r4
    6664:	ldmia.w	sp!, {r3, r4, r5, lr}
    6668:	b.w	19e4 <free@plt>
    666c:	push	{r3, r4, r5, lr}
    666e:	movs	r1, #1
    6670:	mov	r5, r0
    6672:	movs	r0, #28
    6674:	blx	1954 <calloc@plt>
    6678:	mov	r4, r0
    667a:	cbz	r0, 66c0 <putsgent@@Base+0x194>
    667c:	ldrd	r2, r3, [r5, #8]
    6680:	ldr	r0, [r5, #0]
    6682:	strd	r2, r3, [r4, #8]
    6686:	blx	1a78 <strdup@plt>
    668a:	mov	r3, r0
    668c:	str	r0, [r4, #0]
    668e:	cbz	r0, 66c4 <putsgent@@Base+0x198>
    6690:	ldr	r0, [r5, #4]
    6692:	blx	1a78 <strdup@plt>
    6696:	mov	r3, r0
    6698:	str	r0, [r4, #4]
    669a:	cbz	r0, 66c4 <putsgent@@Base+0x198>
    669c:	ldr	r0, [r5, #16]
    669e:	blx	1a78 <strdup@plt>
    66a2:	mov	r3, r0
    66a4:	str	r0, [r4, #16]
    66a6:	cbz	r0, 66c4 <putsgent@@Base+0x198>
    66a8:	ldr	r0, [r5, #20]
    66aa:	blx	1a78 <strdup@plt>
    66ae:	mov	r3, r0
    66b0:	str	r0, [r4, #20]
    66b2:	cbz	r0, 66c4 <putsgent@@Base+0x198>
    66b4:	ldr	r0, [r5, #24]
    66b6:	blx	1a78 <strdup@plt>
    66ba:	mov	r3, r0
    66bc:	str	r0, [r4, #24]
    66be:	cbz	r0, 66c4 <putsgent@@Base+0x198>
    66c0:	mov	r0, r4
    66c2:	pop	{r3, r4, r5, pc}
    66c4:	mov	r0, r4
    66c6:	mov	r4, r3
    66c8:	bl	662c <putsgent@@Base+0x100>
    66cc:	b.n	66c0 <putsgent@@Base+0x194>
    66ce:	nop
    66d0:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    66d4:	subs	r5, r1, #0
    66d6:	mov	r8, r0
    66d8:	ble.n	6712 <putsgent@@Base+0x1e6>
    66da:	mov	r6, r2
    66dc:	mov	r4, r0
    66de:	movs	r7, #0
    66e0:	mov	r1, r5
    66e2:	mov	r2, r6
    66e4:	mov	r0, r4
    66e6:	blx	19f4 <fgets@plt>
    66ea:	movs	r1, #92	; 0x5c
    66ec:	cmp	r4, r0
    66ee:	bne.n	670a <putsgent@@Base+0x1de>
    66f0:	blx	1dbc <strrchr@plt>
    66f4:	subs	r4, r0, r4
    66f6:	subs	r5, r5, r4
    66f8:	cbz	r0, 6712 <putsgent@@Base+0x1e6>
    66fa:	ldrb	r3, [r0, #1]
    66fc:	mov	r4, r0
    66fe:	cmp	r3, #10
    6700:	bne.n	6712 <putsgent@@Base+0x1e6>
    6702:	cmp	r5, #0
    6704:	ble.n	6712 <putsgent@@Base+0x1e6>
    6706:	strb	r7, [r0, #0]
    6708:	b.n	66e0 <putsgent@@Base+0x1b4>
    670a:	cmp	r4, r8
    670c:	it	eq
    670e:	moveq.w	r8, #0
    6712:	mov	r0, r8
    6714:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6718:	push	{r3, r4, r5, lr}
    671a:	mov	r4, r0
    671c:	ldrb	r0, [r0, #0]
    671e:	cbz	r0, 6736 <putsgent@@Base+0x20a>
    6720:	mov	r5, r1
    6722:	b.n	672a <putsgent@@Base+0x1fe>
    6724:	ldrb.w	r0, [r4, #1]!
    6728:	cbz	r0, 6736 <putsgent@@Base+0x20a>
    672a:	mov	r1, r5
    672c:	blx	1dec <putc@plt>
    6730:	adds	r3, r0, #1
    6732:	bne.n	6724 <putsgent@@Base+0x1f8>
    6734:	pop	{r3, r4, r5, pc}
    6736:	movs	r0, #0
    6738:	pop	{r3, r4, r5, pc}
    673a:	nop
    673c:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    6740:	mov	r7, r0
    6742:	ldr	r6, [pc, #48]	; (6774 <putsgent@@Base+0x248>)
    6744:	mov	r8, r1
    6746:	ldr	r5, [pc, #48]	; (6778 <putsgent@@Base+0x24c>)
    6748:	mov	r9, r2
    674a:	add	r6, pc
    674c:	blx	1934 <calloc@plt-0x20>
    6750:	add	r5, pc
    6752:	subs	r6, r6, r5
    6754:	asrs	r6, r6, #2
    6756:	beq.n	676e <putsgent@@Base+0x242>
    6758:	subs	r5, #4
    675a:	movs	r4, #0
    675c:	ldr.w	r3, [r5, #4]!
    6760:	adds	r4, #1
    6762:	mov	r2, r9
    6764:	mov	r1, r8
    6766:	mov	r0, r7
    6768:	blx	r3
    676a:	cmp	r6, r4
    676c:	bne.n	675c <putsgent@@Base+0x230>
    676e:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    6772:	nop
    6774:	asrs	r2, r5, #21
    6776:	movs	r1, r0
    6778:	asrs	r0, r4, #21
    677a:	movs	r1, r0
    677c:	bx	lr
    677e:	nop

Disassembly of section .fini:

00006780 <.fini>:
    6780:	push	{r3, lr}
    6784:	pop	{r3, pc}
