// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module resample (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        square_image_0_V_address0,
        square_image_0_V_ce0,
        square_image_0_V_q0,
        square_image_0_V_address1,
        square_image_0_V_ce1,
        square_image_0_V_q1,
        square_image_1_V_address0,
        square_image_1_V_ce0,
        square_image_1_V_q0,
        square_image_1_V_address1,
        square_image_1_V_ce1,
        square_image_1_V_q1,
        square_image_2_V_address0,
        square_image_2_V_ce0,
        square_image_2_V_q0,
        square_image_2_V_address1,
        square_image_2_V_ce1,
        square_image_2_V_q1,
        square_image_3_V_address0,
        square_image_3_V_ce0,
        square_image_3_V_q0,
        square_image_3_V_address1,
        square_image_3_V_ce1,
        square_image_3_V_q1,
        square_image_4_V_address0,
        square_image_4_V_ce0,
        square_image_4_V_q0,
        square_image_4_V_address1,
        square_image_4_V_ce1,
        square_image_4_V_q1,
        square_image_5_V_address0,
        square_image_5_V_ce0,
        square_image_5_V_q0,
        square_image_5_V_address1,
        square_image_5_V_ce1,
        square_image_5_V_q1,
        square_image_6_V_address0,
        square_image_6_V_ce0,
        square_image_6_V_q0,
        square_image_6_V_address1,
        square_image_6_V_ce1,
        square_image_6_V_q1,
        square_image_7_V_address0,
        square_image_7_V_ce0,
        square_image_7_V_q0,
        square_image_7_V_address1,
        square_image_7_V_ce1,
        square_image_7_V_q1,
        square_image_8_V_address0,
        square_image_8_V_ce0,
        square_image_8_V_q0,
        square_image_8_V_address1,
        square_image_8_V_ce1,
        square_image_8_V_q1,
        square_image_9_V_address0,
        square_image_9_V_ce0,
        square_image_9_V_q0,
        square_image_9_V_address1,
        square_image_9_V_ce1,
        square_image_9_V_q1,
        square_image_10_V_address0,
        square_image_10_V_ce0,
        square_image_10_V_q0,
        square_image_10_V_address1,
        square_image_10_V_ce1,
        square_image_10_V_q1,
        square_image_11_V_address0,
        square_image_11_V_ce0,
        square_image_11_V_q0,
        square_image_11_V_address1,
        square_image_11_V_ce1,
        square_image_11_V_q1,
        square_image_12_V_address0,
        square_image_12_V_ce0,
        square_image_12_V_q0,
        square_image_12_V_address1,
        square_image_12_V_ce1,
        square_image_12_V_q1,
        square_image_13_V_address0,
        square_image_13_V_ce0,
        square_image_13_V_q0,
        square_image_13_V_address1,
        square_image_13_V_ce1,
        square_image_13_V_q1,
        square_image_14_V_address0,
        square_image_14_V_ce0,
        square_image_14_V_q0,
        square_image_14_V_address1,
        square_image_14_V_ce1,
        square_image_14_V_q1,
        resampled_0_0_V_address0,
        resampled_0_0_V_ce0,
        resampled_0_0_V_we0,
        resampled_0_0_V_d0,
        resampled_0_1_V_address0,
        resampled_0_1_V_ce0,
        resampled_0_1_V_we0,
        resampled_0_1_V_d0,
        resampled_0_2_V_address0,
        resampled_0_2_V_ce0,
        resampled_0_2_V_we0,
        resampled_0_2_V_d0,
        resampled_0_3_V_address0,
        resampled_0_3_V_ce0,
        resampled_0_3_V_we0,
        resampled_0_3_V_d0,
        resampled_0_4_V_address0,
        resampled_0_4_V_ce0,
        resampled_0_4_V_we0,
        resampled_0_4_V_d0,
        resampled_1_0_V_address0,
        resampled_1_0_V_ce0,
        resampled_1_0_V_we0,
        resampled_1_0_V_d0,
        resampled_1_1_V_address0,
        resampled_1_1_V_ce0,
        resampled_1_1_V_we0,
        resampled_1_1_V_d0,
        resampled_1_2_V_address0,
        resampled_1_2_V_ce0,
        resampled_1_2_V_we0,
        resampled_1_2_V_d0,
        resampled_1_3_V_address0,
        resampled_1_3_V_ce0,
        resampled_1_3_V_we0,
        resampled_1_3_V_d0
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_pp0_stage0 = 6'd2;
parameter    ap_ST_fsm_pp0_stage1 = 6'd4;
parameter    ap_ST_fsm_pp0_stage2 = 6'd8;
parameter    ap_ST_fsm_pp0_stage3 = 6'd16;
parameter    ap_ST_fsm_pp0_stage4 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [5:0] square_image_0_V_address0;
output   square_image_0_V_ce0;
input  [17:0] square_image_0_V_q0;
output  [5:0] square_image_0_V_address1;
output   square_image_0_V_ce1;
input  [17:0] square_image_0_V_q1;
output  [5:0] square_image_1_V_address0;
output   square_image_1_V_ce0;
input  [17:0] square_image_1_V_q0;
output  [5:0] square_image_1_V_address1;
output   square_image_1_V_ce1;
input  [17:0] square_image_1_V_q1;
output  [5:0] square_image_2_V_address0;
output   square_image_2_V_ce0;
input  [17:0] square_image_2_V_q0;
output  [5:0] square_image_2_V_address1;
output   square_image_2_V_ce1;
input  [17:0] square_image_2_V_q1;
output  [5:0] square_image_3_V_address0;
output   square_image_3_V_ce0;
input  [17:0] square_image_3_V_q0;
output  [5:0] square_image_3_V_address1;
output   square_image_3_V_ce1;
input  [17:0] square_image_3_V_q1;
output  [5:0] square_image_4_V_address0;
output   square_image_4_V_ce0;
input  [17:0] square_image_4_V_q0;
output  [5:0] square_image_4_V_address1;
output   square_image_4_V_ce1;
input  [17:0] square_image_4_V_q1;
output  [5:0] square_image_5_V_address0;
output   square_image_5_V_ce0;
input  [17:0] square_image_5_V_q0;
output  [5:0] square_image_5_V_address1;
output   square_image_5_V_ce1;
input  [17:0] square_image_5_V_q1;
output  [5:0] square_image_6_V_address0;
output   square_image_6_V_ce0;
input  [17:0] square_image_6_V_q0;
output  [5:0] square_image_6_V_address1;
output   square_image_6_V_ce1;
input  [17:0] square_image_6_V_q1;
output  [5:0] square_image_7_V_address0;
output   square_image_7_V_ce0;
input  [17:0] square_image_7_V_q0;
output  [5:0] square_image_7_V_address1;
output   square_image_7_V_ce1;
input  [17:0] square_image_7_V_q1;
output  [5:0] square_image_8_V_address0;
output   square_image_8_V_ce0;
input  [17:0] square_image_8_V_q0;
output  [5:0] square_image_8_V_address1;
output   square_image_8_V_ce1;
input  [17:0] square_image_8_V_q1;
output  [5:0] square_image_9_V_address0;
output   square_image_9_V_ce0;
input  [17:0] square_image_9_V_q0;
output  [5:0] square_image_9_V_address1;
output   square_image_9_V_ce1;
input  [17:0] square_image_9_V_q1;
output  [5:0] square_image_10_V_address0;
output   square_image_10_V_ce0;
input  [17:0] square_image_10_V_q0;
output  [5:0] square_image_10_V_address1;
output   square_image_10_V_ce1;
input  [17:0] square_image_10_V_q1;
output  [5:0] square_image_11_V_address0;
output   square_image_11_V_ce0;
input  [17:0] square_image_11_V_q0;
output  [5:0] square_image_11_V_address1;
output   square_image_11_V_ce1;
input  [17:0] square_image_11_V_q1;
output  [5:0] square_image_12_V_address0;
output   square_image_12_V_ce0;
input  [17:0] square_image_12_V_q0;
output  [5:0] square_image_12_V_address1;
output   square_image_12_V_ce1;
input  [17:0] square_image_12_V_q1;
output  [5:0] square_image_13_V_address0;
output   square_image_13_V_ce0;
input  [17:0] square_image_13_V_q0;
output  [5:0] square_image_13_V_address1;
output   square_image_13_V_ce1;
input  [17:0] square_image_13_V_q1;
output  [5:0] square_image_14_V_address0;
output   square_image_14_V_ce0;
input  [17:0] square_image_14_V_q0;
output  [5:0] square_image_14_V_address1;
output   square_image_14_V_ce1;
input  [17:0] square_image_14_V_q1;
output  [9:0] resampled_0_0_V_address0;
output   resampled_0_0_V_ce0;
output   resampled_0_0_V_we0;
output  [17:0] resampled_0_0_V_d0;
output  [9:0] resampled_0_1_V_address0;
output   resampled_0_1_V_ce0;
output   resampled_0_1_V_we0;
output  [17:0] resampled_0_1_V_d0;
output  [9:0] resampled_0_2_V_address0;
output   resampled_0_2_V_ce0;
output   resampled_0_2_V_we0;
output  [17:0] resampled_0_2_V_d0;
output  [9:0] resampled_0_3_V_address0;
output   resampled_0_3_V_ce0;
output   resampled_0_3_V_we0;
output  [17:0] resampled_0_3_V_d0;
output  [9:0] resampled_0_4_V_address0;
output   resampled_0_4_V_ce0;
output   resampled_0_4_V_we0;
output  [17:0] resampled_0_4_V_d0;
output  [9:0] resampled_1_0_V_address0;
output   resampled_1_0_V_ce0;
output   resampled_1_0_V_we0;
output  [17:0] resampled_1_0_V_d0;
output  [9:0] resampled_1_1_V_address0;
output   resampled_1_1_V_ce0;
output   resampled_1_1_V_we0;
output  [17:0] resampled_1_1_V_d0;
output  [9:0] resampled_1_2_V_address0;
output   resampled_1_2_V_ce0;
output   resampled_1_2_V_we0;
output  [17:0] resampled_1_2_V_d0;
output  [9:0] resampled_1_3_V_address0;
output   resampled_1_3_V_ce0;
output   resampled_1_3_V_we0;
output  [17:0] resampled_1_3_V_d0;

reg ap_done;
reg ap_idle;
reg[5:0] square_image_0_V_address0;
reg square_image_0_V_ce0;
reg[5:0] square_image_0_V_address1;
reg square_image_0_V_ce1;
reg[5:0] square_image_1_V_address0;
reg square_image_1_V_ce0;
reg[5:0] square_image_1_V_address1;
reg square_image_1_V_ce1;
reg[5:0] square_image_2_V_address0;
reg square_image_2_V_ce0;
reg[5:0] square_image_2_V_address1;
reg square_image_2_V_ce1;
reg[5:0] square_image_3_V_address0;
reg square_image_3_V_ce0;
reg[5:0] square_image_3_V_address1;
reg square_image_3_V_ce1;
reg[5:0] square_image_4_V_address0;
reg square_image_4_V_ce0;
reg[5:0] square_image_4_V_address1;
reg square_image_4_V_ce1;
reg[5:0] square_image_5_V_address0;
reg square_image_5_V_ce0;
reg[5:0] square_image_5_V_address1;
reg square_image_5_V_ce1;
reg[5:0] square_image_6_V_address0;
reg square_image_6_V_ce0;
reg[5:0] square_image_6_V_address1;
reg square_image_6_V_ce1;
reg[5:0] square_image_7_V_address0;
reg square_image_7_V_ce0;
reg[5:0] square_image_7_V_address1;
reg square_image_7_V_ce1;
reg[5:0] square_image_8_V_address0;
reg square_image_8_V_ce0;
reg[5:0] square_image_8_V_address1;
reg square_image_8_V_ce1;
reg[5:0] square_image_9_V_address0;
reg square_image_9_V_ce0;
reg[5:0] square_image_9_V_address1;
reg square_image_9_V_ce1;
reg[5:0] square_image_10_V_address0;
reg square_image_10_V_ce0;
reg[5:0] square_image_10_V_address1;
reg square_image_10_V_ce1;
reg[5:0] square_image_11_V_address0;
reg square_image_11_V_ce0;
reg[5:0] square_image_11_V_address1;
reg square_image_11_V_ce1;
reg[5:0] square_image_12_V_address0;
reg square_image_12_V_ce0;
reg[5:0] square_image_12_V_address1;
reg square_image_12_V_ce1;
reg[5:0] square_image_13_V_address0;
reg square_image_13_V_ce0;
reg[5:0] square_image_13_V_address1;
reg square_image_13_V_ce1;
reg[5:0] square_image_14_V_address0;
reg square_image_14_V_ce0;
reg[5:0] square_image_14_V_address1;
reg square_image_14_V_ce1;
reg resampled_0_0_V_ce0;
reg resampled_0_0_V_we0;
reg resampled_0_1_V_ce0;
reg resampled_0_1_V_we0;
reg resampled_0_2_V_ce0;
reg resampled_0_2_V_we0;
reg resampled_0_3_V_ce0;
reg resampled_0_3_V_we0;
reg resampled_0_4_V_ce0;
reg resampled_0_4_V_we0;
reg resampled_1_0_V_ce0;
reg resampled_1_0_V_we0;
reg resampled_1_1_V_ce0;
reg resampled_1_1_V_we0;
reg resampled_1_2_V_ce0;
reg resampled_1_2_V_we0;
reg resampled_1_3_V_ce0;
reg resampled_1_3_V_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [0:0] exitcond_flatten_reg_2768;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_17_reg_1099;
reg   [9:0] l_s_reg_1113;
reg   [4:0] j_reg_1127;
reg   [9:0] l_reg_1141;
reg   [4:0] i_reg_1155;
reg   [17:0] square_image_V_load_s_reg_1169;
reg   [17:0] square_image_V_load_1_reg_1204;
reg   [9:0] indvar_flatten_reg_1239;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state5_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire   [4:0] j_mid2_fu_1471_p3;
reg   [4:0] j_mid2_reg_1829;
wire   [9:0] l_1_mid2_fu_1479_p3;
reg   [9:0] l_1_mid2_reg_1835;
wire   [4:0] i_mid2_fu_1487_p3;
reg   [4:0] i_mid2_reg_1841;
wire   [9:0] l_mid2_fu_1495_p3;
reg   [9:0] l_mid2_reg_1848;
reg   [3:0] arrayNo_reg_1853;
wire   [0:0] tmp_fu_1513_p1;
reg   [0:0] tmp_reg_1857;
wire   [4:0] j_2_fu_1517_p2;
reg   [4:0] j_2_reg_1863;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [5:0] square_image_1_V_ad_5_reg_1875;
reg   [5:0] square_image_2_V_ad_5_reg_1881;
reg   [5:0] square_image_3_V_ad_5_reg_1887;
reg   [5:0] square_image_4_V_ad_5_reg_1893;
reg   [5:0] square_image_5_V_ad_5_reg_1899;
reg   [5:0] square_image_6_V_ad_5_reg_1905;
reg   [5:0] square_image_7_V_ad_5_reg_1911;
reg   [5:0] square_image_8_V_ad_5_reg_1917;
reg   [5:0] square_image_9_V_ad_5_reg_1923;
reg   [5:0] square_image_10_V_a_5_reg_1929;
reg   [5:0] square_image_11_V_a_5_reg_1935;
reg   [5:0] square_image_12_V_a_5_reg_1941;
reg   [5:0] square_image_13_V_a_5_reg_1947;
reg   [5:0] square_image_14_V_a_5_reg_1953;
reg   [5:0] square_image_1_V_ad_reg_1963;
reg   [5:0] square_image_2_V_ad_reg_1969;
reg   [5:0] square_image_3_V_ad_reg_1975;
reg   [5:0] square_image_4_V_ad_reg_1981;
reg   [5:0] square_image_5_V_ad_reg_1987;
reg   [5:0] square_image_6_V_ad_reg_1993;
reg   [5:0] square_image_7_V_ad_reg_1999;
reg   [5:0] square_image_8_V_ad_reg_2005;
reg   [5:0] square_image_9_V_ad_reg_2011;
reg   [5:0] square_image_10_V_a_reg_2017;
reg   [5:0] square_image_11_V_a_reg_2023;
reg   [5:0] square_image_12_V_a_reg_2029;
reg   [5:0] square_image_13_V_a_reg_2035;
reg   [5:0] square_image_14_V_a_reg_2041;
wire   [5:0] tmp_22_fu_1595_p2;
reg   [5:0] tmp_22_reg_2046;
wire   [63:0] tmp_25_cast_fu_1614_p1;
reg   [63:0] tmp_25_cast_reg_2051;
wire   [63:0] tmp_26_cast_fu_1625_p1;
reg   [63:0] tmp_26_cast_reg_2069;
wire   [5:0] tmp_25_fu_1630_p2;
reg   [5:0] tmp_25_reg_2087;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [5:0] square_image_1_V_ad_1_reg_2247;
reg   [5:0] square_image_2_V_ad_1_reg_2253;
reg   [5:0] square_image_3_V_ad_1_reg_2259;
reg   [5:0] square_image_4_V_ad_1_reg_2265;
reg   [5:0] square_image_5_V_ad_1_reg_2271;
reg   [5:0] square_image_6_V_ad_1_reg_2277;
reg   [5:0] square_image_7_V_ad_1_reg_2283;
reg   [5:0] square_image_8_V_ad_1_reg_2289;
reg   [5:0] square_image_9_V_ad_1_reg_2295;
reg   [5:0] square_image_10_V_a_1_reg_2301;
reg   [5:0] square_image_11_V_a_1_reg_2307;
reg   [5:0] square_image_12_V_a_1_reg_2313;
reg   [5:0] square_image_13_V_a_1_reg_2319;
reg   [5:0] square_image_14_V_a_1_reg_2325;
wire   [63:0] tmp_27_cast_fu_1654_p1;
reg   [63:0] tmp_27_cast_reg_2335;
reg   [17:0] square_image_14_V_l_reg_2423;
reg   [17:0] square_image_14_V_l_1_reg_2428;
reg   [3:0] arrayNo2_reg_2433;
wire   [31:0] arrayNo1_cast_fu_1688_p1;
reg   [31:0] arrayNo1_cast_reg_2507;
reg   [17:0] square_image_14_V_l_2_reg_2654;
wire   [63:0] tmp_11_fu_1728_p1;
reg   [63:0] tmp_11_reg_2664;
wire   [9:0] indvar_flatten_next_fu_1735_p2;
reg   [9:0] indvar_flatten_next_reg_2673;
wire   [9:0] tmp_12_fu_1811_p2;
reg   [9:0] tmp_12_reg_2758;
wire   [0:0] tmp_s_fu_1816_p2;
reg   [0:0] tmp_s_reg_2763;
wire   [0:0] exitcond_flatten_fu_1821_p2;
reg    rewind_ap_ready;
reg    rewind_ap_ready_reg;
reg    rewind_enable;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_state1;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] ap_phi_mux_tmp_17_phi_fu_1103_p6;
wire    ap_block_pp0_stage0;
reg   [9:0] ap_phi_mux_l_s_phi_fu_1117_p6;
reg   [4:0] ap_phi_mux_j_phi_fu_1131_p6;
reg   [9:0] ap_phi_mux_l_phi_fu_1145_p6;
reg   [4:0] ap_phi_mux_i_phi_fu_1159_p6;
reg   [17:0] ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169;
reg   [17:0] ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204;
reg   [17:0] ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253;
reg   [17:0] ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1287;
reg   [17:0] ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287;
wire   [17:0] ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1321;
reg   [17:0] ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321;
wire   [17:0] ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1355;
reg   [17:0] ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355;
wire   [63:0] tmp_21_cast_fu_1539_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_22_cast_fu_1567_p1;
wire   [63:0] tmp_23_cast_fu_1636_p1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire   [17:0] grp_fu_1692_p17;
wire   [17:0] grp_fu_1741_p17;
wire   [17:0] grp_fu_1776_p17;
wire   [9:0] l_3_dup_fu_1465_p2;
wire   [4:0] i_2_fu_1459_p2;
wire   [5:0] tmp_cast_fu_1526_p3;
wire   [5:0] tmp_17_cast_fu_1523_p1;
wire   [5:0] tmp_20_fu_1533_p2;
wire   [5:0] tmp_19_0_1_cast_fu_1558_p1;
wire   [5:0] tmp_21_fu_1561_p2;
wire   [4:0] tmp_18_0_2_fu_1586_p2;
wire   [5:0] tmp_19_0_2_cast_fu_1591_p1;
wire   [5:0] tmp_24_cast_fu_1601_p3;
wire   [5:0] tmp_23_fu_1608_p2;
wire   [5:0] tmp_24_fu_1619_p2;
wire   [4:0] tmp_14_2_fu_1658_p2;
wire   [4:0] tmp_14_1_fu_1673_p2;
wire   [3:0] arrayNo1_fu_1678_p4;
wire   [31:0] grp_fu_1692_p16;
reg    grp_fu_1692_ce;
reg    grp_fu_1741_ce;
reg    grp_fu_1776_ce;
reg   [5:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_801;
reg    ap_condition_483;
reg    ap_condition_423;
reg    ap_condition_284;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 rewind_ap_ready_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

CNN_mux_1532_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .din3_WIDTH( 18 ),
    .din4_WIDTH( 18 ),
    .din5_WIDTH( 18 ),
    .din6_WIDTH( 18 ),
    .din7_WIDTH( 18 ),
    .din8_WIDTH( 18 ),
    .din9_WIDTH( 18 ),
    .din10_WIDTH( 18 ),
    .din11_WIDTH( 18 ),
    .din12_WIDTH( 18 ),
    .din13_WIDTH( 18 ),
    .din14_WIDTH( 18 ),
    .din15_WIDTH( 32 ),
    .dout_WIDTH( 18 ))
CNN_mux_1532_18_2_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(square_image_0_V_q1),
    .din1(square_image_1_V_q0),
    .din2(square_image_2_V_q0),
    .din3(square_image_3_V_q0),
    .din4(square_image_4_V_q0),
    .din5(square_image_5_V_q0),
    .din6(square_image_6_V_q0),
    .din7(square_image_7_V_q0),
    .din8(square_image_8_V_q0),
    .din9(square_image_9_V_q0),
    .din10(square_image_10_V_q0),
    .din11(square_image_11_V_q0),
    .din12(square_image_12_V_q0),
    .din13(square_image_13_V_q0),
    .din14(square_image_14_V_l_reg_2423),
    .din15(grp_fu_1692_p16),
    .ce(grp_fu_1692_ce),
    .dout(grp_fu_1692_p17)
);

CNN_mux_1532_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .din3_WIDTH( 18 ),
    .din4_WIDTH( 18 ),
    .din5_WIDTH( 18 ),
    .din6_WIDTH( 18 ),
    .din7_WIDTH( 18 ),
    .din8_WIDTH( 18 ),
    .din9_WIDTH( 18 ),
    .din10_WIDTH( 18 ),
    .din11_WIDTH( 18 ),
    .din12_WIDTH( 18 ),
    .din13_WIDTH( 18 ),
    .din14_WIDTH( 18 ),
    .din15_WIDTH( 32 ),
    .dout_WIDTH( 18 ))
CNN_mux_1532_18_2_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(square_image_0_V_q0),
    .din1(square_image_1_V_q1),
    .din2(square_image_2_V_q1),
    .din3(square_image_3_V_q1),
    .din4(square_image_4_V_q1),
    .din5(square_image_5_V_q1),
    .din6(square_image_6_V_q1),
    .din7(square_image_7_V_q1),
    .din8(square_image_8_V_q1),
    .din9(square_image_9_V_q1),
    .din10(square_image_10_V_q1),
    .din11(square_image_11_V_q1),
    .din12(square_image_12_V_q1),
    .din13(square_image_13_V_q1),
    .din14(square_image_14_V_l_1_reg_2428),
    .din15(arrayNo1_cast_reg_2507),
    .ce(grp_fu_1741_ce),
    .dout(grp_fu_1741_p17)
);

CNN_mux_1532_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .din3_WIDTH( 18 ),
    .din4_WIDTH( 18 ),
    .din5_WIDTH( 18 ),
    .din6_WIDTH( 18 ),
    .din7_WIDTH( 18 ),
    .din8_WIDTH( 18 ),
    .din9_WIDTH( 18 ),
    .din10_WIDTH( 18 ),
    .din11_WIDTH( 18 ),
    .din12_WIDTH( 18 ),
    .din13_WIDTH( 18 ),
    .din14_WIDTH( 18 ),
    .din15_WIDTH( 32 ),
    .dout_WIDTH( 18 ))
CNN_mux_1532_18_2_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(square_image_0_V_q1),
    .din1(square_image_1_V_q0),
    .din2(square_image_2_V_q0),
    .din3(square_image_3_V_q0),
    .din4(square_image_4_V_q0),
    .din5(square_image_5_V_q0),
    .din6(square_image_6_V_q0),
    .din7(square_image_7_V_q0),
    .din8(square_image_8_V_q0),
    .din9(square_image_9_V_q0),
    .din10(square_image_10_V_q0),
    .din11(square_image_11_V_q0),
    .din12(square_image_12_V_q0),
    .din13(square_image_13_V_q0),
    .din14(square_image_14_V_l_2_reg_2654),
    .din15(arrayNo1_cast_reg_2507),
    .ce(grp_fu_1776_ce),
    .dout(grp_fu_1776_p17)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_2768 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= rewind_enable;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rewind_ap_ready_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (ap_start == 1'b1))) begin
            rewind_ap_ready_reg <= rewind_ap_ready;
        end else begin
            rewind_ap_ready_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_423)) begin
        if ((1'b1 == ap_condition_483)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_13_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd12)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_12_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd11)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_11_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd10)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_10_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd9)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_9_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd8)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_8_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd7)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_7_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd6)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_6_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd5)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_5_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd4)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_4_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd3)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_3_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd2)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_2_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd1)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_1_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd0)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204 <= square_image_0_V_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_284)) begin
        if ((1'b1 == ap_condition_483)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_13_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd12)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_12_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd11)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_11_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd10)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_10_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd9)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_9_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd8)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_8_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd7)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_7_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd6)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_6_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd5)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_5_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd4)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_4_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd3)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_3_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd2)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_2_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd1)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_1_V_q1;
        end else if ((arrayNo_reg_1853 == 4'd0)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253 <= square_image_0_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_423)) begin
        if ((1'b1 == ap_condition_483)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_13_V_q0;
        end else if ((arrayNo_reg_1853 == 4'd12)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_12_V_q0;
        end else if ((arrayNo_reg_1853 == 4'd11)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_11_V_q0;
        end else if ((arrayNo_reg_1853 == 4'd10)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_10_V_q0;
        end else if ((arrayNo_reg_1853 == 4'd9)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_9_V_q0;
        end else if ((arrayNo_reg_1853 == 4'd8)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_8_V_q0;
        end else if ((arrayNo_reg_1853 == 4'd7)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_7_V_q0;
        end else if ((arrayNo_reg_1853 == 4'd6)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_6_V_q0;
        end else if ((arrayNo_reg_1853 == 4'd5)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_5_V_q0;
        end else if ((arrayNo_reg_1853 == 4'd4)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_4_V_q0;
        end else if ((arrayNo_reg_1853 == 4'd3)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_3_V_q0;
        end else if ((arrayNo_reg_1853 == 4'd2)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_2_V_q0;
        end else if ((arrayNo_reg_1853 == 4'd1)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_1_V_q0;
        end else if ((arrayNo_reg_1853 == 4'd0)) begin
            ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169 <= square_image_0_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo2_reg_2433 == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_13_V_q1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (arrayNo2_reg_2433 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_12_V_q1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (arrayNo2_reg_2433 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_11_V_q1;
    end else if (((arrayNo2_reg_2433 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_10_V_q1;
    end else if (((arrayNo2_reg_2433 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_9_V_q1;
    end else if (((arrayNo2_reg_2433 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_8_V_q1;
    end else if (((arrayNo2_reg_2433 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_7_V_q1;
    end else if (((arrayNo2_reg_2433 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_6_V_q1;
    end else if (((arrayNo2_reg_2433 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_5_V_q1;
    end else if (((arrayNo2_reg_2433 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_4_V_q1;
    end else if (((arrayNo2_reg_2433 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_3_V_q1;
    end else if (((arrayNo2_reg_2433 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_2_V_q1;
    end else if (((arrayNo2_reg_2433 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= square_image_1_V_q1;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287 <= ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1287;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((arrayNo2_reg_2433 == 4'd15) | (arrayNo2_reg_2433 == 4'd14) | (arrayNo2_reg_2433 == 4'd0)))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_14_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_13_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (arrayNo2_reg_2433 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_12_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (arrayNo2_reg_2433 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_11_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_10_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_9_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_8_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_7_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_6_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_5_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_4_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_3_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_2_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= square_image_1_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321 <= ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1321;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((arrayNo2_reg_2433 == 4'd15) | (arrayNo2_reg_2433 == 4'd14) | (arrayNo2_reg_2433 == 4'd0)))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_14_V_q1;
    end else if (((arrayNo2_reg_2433 == 4'd13) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_13_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd12) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_12_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd11) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_11_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd10) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_10_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd9) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_9_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd8) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_8_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd7) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_7_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd6) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_6_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_5_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_4_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_3_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_2_V_q0;
    end else if (((arrayNo2_reg_2433 == 4'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= square_image_1_V_q0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355 <= ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1355;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_1155 <= i_mid2_reg_1841;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2768 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        i_reg_1155 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_2768 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        indvar_flatten_reg_1239 <= indvar_flatten_next_reg_2673;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_2768 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        indvar_flatten_reg_1239 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_1127 <= j_2_reg_1863;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2768 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        j_reg_1127 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_reg_1141 <= l_mid2_reg_1848;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2768 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        l_reg_1141 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_s_reg_1113 <= tmp_12_reg_2758;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2768 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        l_s_reg_1113 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2768 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_17_reg_1099 <= tmp_s_reg_2763;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2768 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        tmp_17_reg_1099 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & ((arrayNo2_reg_2433 == 4'd15) | (arrayNo2_reg_2433 == 4'd14) | (arrayNo2_reg_2433 == 4'd0)))) begin
        ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1287 <= square_image_14_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        arrayNo1_cast_reg_2507[3 : 0] <= arrayNo1_cast_fu_1688_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        arrayNo2_reg_2433 <= {{tmp_14_2_fu_1658_p2[4:1]}};
        square_image_10_V_a_1_reg_2301 <= tmp_23_cast_fu_1636_p1;
        square_image_11_V_a_1_reg_2307 <= tmp_23_cast_fu_1636_p1;
        square_image_12_V_a_1_reg_2313 <= tmp_23_cast_fu_1636_p1;
        square_image_13_V_a_1_reg_2319 <= tmp_23_cast_fu_1636_p1;
        square_image_14_V_a_1_reg_2325 <= tmp_23_cast_fu_1636_p1;
        square_image_1_V_ad_1_reg_2247 <= tmp_23_cast_fu_1636_p1;
        square_image_2_V_ad_1_reg_2253 <= tmp_23_cast_fu_1636_p1;
        square_image_3_V_ad_1_reg_2259 <= tmp_23_cast_fu_1636_p1;
        square_image_4_V_ad_1_reg_2265 <= tmp_23_cast_fu_1636_p1;
        square_image_5_V_ad_1_reg_2271 <= tmp_23_cast_fu_1636_p1;
        square_image_6_V_ad_1_reg_2277 <= tmp_23_cast_fu_1636_p1;
        square_image_7_V_ad_1_reg_2283 <= tmp_23_cast_fu_1636_p1;
        square_image_8_V_ad_1_reg_2289 <= tmp_23_cast_fu_1636_p1;
        square_image_9_V_ad_1_reg_2295 <= tmp_23_cast_fu_1636_p1;
        tmp_27_cast_reg_2335[5 : 0] <= tmp_27_cast_fu_1654_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        arrayNo_reg_1853 <= {{i_mid2_fu_1487_p3[4:1]}};
        j_mid2_reg_1829 <= j_mid2_fu_1471_p3;
        l_1_mid2_reg_1835 <= l_1_mid2_fu_1479_p3;
        tmp_reg_1857 <= tmp_fu_1513_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        exitcond_flatten_reg_2768 <= exitcond_flatten_fu_1821_p2;
        tmp_11_reg_2664[9 : 0] <= tmp_11_fu_1728_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_mid2_reg_1841 <= i_mid2_fu_1487_p3;
        j_2_reg_1863 <= j_2_fu_1517_p2;
        l_mid2_reg_1848 <= l_mid2_fu_1495_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_next_reg_2673 <= indvar_flatten_next_fu_1735_p2;
        tmp_12_reg_2758 <= tmp_12_fu_1811_p2;
        tmp_s_reg_2763 <= tmp_s_fu_1816_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        square_image_10_V_a_5_reg_1929 <= tmp_21_cast_fu_1539_p1;
        square_image_10_V_a_reg_2017 <= tmp_22_cast_fu_1567_p1;
        square_image_11_V_a_5_reg_1935 <= tmp_21_cast_fu_1539_p1;
        square_image_11_V_a_reg_2023 <= tmp_22_cast_fu_1567_p1;
        square_image_12_V_a_5_reg_1941 <= tmp_21_cast_fu_1539_p1;
        square_image_12_V_a_reg_2029 <= tmp_22_cast_fu_1567_p1;
        square_image_13_V_a_5_reg_1947 <= tmp_21_cast_fu_1539_p1;
        square_image_13_V_a_reg_2035 <= tmp_22_cast_fu_1567_p1;
        square_image_14_V_a_5_reg_1953 <= tmp_21_cast_fu_1539_p1;
        square_image_14_V_a_reg_2041 <= tmp_22_cast_fu_1567_p1;
        square_image_1_V_ad_5_reg_1875 <= tmp_21_cast_fu_1539_p1;
        square_image_1_V_ad_reg_1963 <= tmp_22_cast_fu_1567_p1;
        square_image_2_V_ad_5_reg_1881 <= tmp_21_cast_fu_1539_p1;
        square_image_2_V_ad_reg_1969 <= tmp_22_cast_fu_1567_p1;
        square_image_3_V_ad_5_reg_1887 <= tmp_21_cast_fu_1539_p1;
        square_image_3_V_ad_reg_1975 <= tmp_22_cast_fu_1567_p1;
        square_image_4_V_ad_5_reg_1893 <= tmp_21_cast_fu_1539_p1;
        square_image_4_V_ad_reg_1981 <= tmp_22_cast_fu_1567_p1;
        square_image_5_V_ad_5_reg_1899 <= tmp_21_cast_fu_1539_p1;
        square_image_5_V_ad_reg_1987 <= tmp_22_cast_fu_1567_p1;
        square_image_6_V_ad_5_reg_1905 <= tmp_21_cast_fu_1539_p1;
        square_image_6_V_ad_reg_1993 <= tmp_22_cast_fu_1567_p1;
        square_image_7_V_ad_5_reg_1911 <= tmp_21_cast_fu_1539_p1;
        square_image_7_V_ad_reg_1999 <= tmp_22_cast_fu_1567_p1;
        square_image_8_V_ad_5_reg_1917 <= tmp_21_cast_fu_1539_p1;
        square_image_8_V_ad_reg_2005 <= tmp_22_cast_fu_1567_p1;
        square_image_9_V_ad_5_reg_1923 <= tmp_21_cast_fu_1539_p1;
        square_image_9_V_ad_reg_2011 <= tmp_22_cast_fu_1567_p1;
        tmp_22_reg_2046 <= tmp_22_fu_1595_p2;
        tmp_25_cast_reg_2051[5 : 0] <= tmp_25_cast_fu_1614_p1[5 : 0];
        tmp_25_reg_2087 <= tmp_25_fu_1630_p2;
        tmp_26_cast_reg_2069[5 : 0] <= tmp_26_cast_fu_1625_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_14_V_l_1_reg_2428 <= square_image_14_V_q1;
        square_image_14_V_l_reg_2423 <= square_image_14_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        square_image_14_V_l_2_reg_2654 <= square_image_14_V_q0;
        square_image_V_load_1_reg_1204 <= ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204;
        square_image_V_load_s_reg_1169 <= ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_2768 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = rewind_enable;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_801)) begin
        if ((exitcond_flatten_reg_2768 == 1'd1)) begin
            ap_phi_mux_i_phi_fu_1159_p6 = 5'd0;
        end else if ((exitcond_flatten_reg_2768 == 1'd0)) begin
            ap_phi_mux_i_phi_fu_1159_p6 = i_mid2_reg_1841;
        end else begin
            ap_phi_mux_i_phi_fu_1159_p6 = i_reg_1155;
        end
    end else begin
        ap_phi_mux_i_phi_fu_1159_p6 = i_reg_1155;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_801)) begin
        if ((exitcond_flatten_reg_2768 == 1'd1)) begin
            ap_phi_mux_j_phi_fu_1131_p6 = 5'd0;
        end else if ((exitcond_flatten_reg_2768 == 1'd0)) begin
            ap_phi_mux_j_phi_fu_1131_p6 = j_2_reg_1863;
        end else begin
            ap_phi_mux_j_phi_fu_1131_p6 = j_reg_1127;
        end
    end else begin
        ap_phi_mux_j_phi_fu_1131_p6 = j_reg_1127;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_801)) begin
        if ((exitcond_flatten_reg_2768 == 1'd1)) begin
            ap_phi_mux_l_phi_fu_1145_p6 = 10'd0;
        end else if ((exitcond_flatten_reg_2768 == 1'd0)) begin
            ap_phi_mux_l_phi_fu_1145_p6 = l_mid2_reg_1848;
        end else begin
            ap_phi_mux_l_phi_fu_1145_p6 = l_reg_1141;
        end
    end else begin
        ap_phi_mux_l_phi_fu_1145_p6 = l_reg_1141;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_801)) begin
        if ((exitcond_flatten_reg_2768 == 1'd1)) begin
            ap_phi_mux_l_s_phi_fu_1117_p6 = 10'd0;
        end else if ((exitcond_flatten_reg_2768 == 1'd0)) begin
            ap_phi_mux_l_s_phi_fu_1117_p6 = tmp_12_reg_2758;
        end else begin
            ap_phi_mux_l_s_phi_fu_1117_p6 = l_s_reg_1113;
        end
    end else begin
        ap_phi_mux_l_s_phi_fu_1117_p6 = l_s_reg_1113;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_801)) begin
        if ((exitcond_flatten_reg_2768 == 1'd1)) begin
            ap_phi_mux_tmp_17_phi_fu_1103_p6 = 1'd0;
        end else if ((exitcond_flatten_reg_2768 == 1'd0)) begin
            ap_phi_mux_tmp_17_phi_fu_1103_p6 = tmp_s_reg_2763;
        end else begin
            ap_phi_mux_tmp_17_phi_fu_1103_p6 = tmp_17_reg_1099;
        end
    end else begin
        ap_phi_mux_tmp_17_phi_fu_1103_p6 = tmp_17_reg_1099;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1692_ce = 1'b1;
    end else begin
        grp_fu_1692_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1741_ce = 1'b1;
    end else begin
        grp_fu_1741_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1776_ce = 1'b1;
    end else begin
        grp_fu_1776_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2768 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        resampled_0_0_V_ce0 = 1'b1;
    end else begin
        resampled_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        resampled_0_0_V_we0 = 1'b1;
    end else begin
        resampled_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        resampled_0_1_V_ce0 = 1'b1;
    end else begin
        resampled_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        resampled_0_1_V_we0 = 1'b1;
    end else begin
        resampled_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        resampled_0_2_V_ce0 = 1'b1;
    end else begin
        resampled_0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        resampled_0_2_V_we0 = 1'b1;
    end else begin
        resampled_0_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        resampled_0_3_V_ce0 = 1'b1;
    end else begin
        resampled_0_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        resampled_0_3_V_we0 = 1'b1;
    end else begin
        resampled_0_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resampled_0_4_V_ce0 = 1'b1;
    end else begin
        resampled_0_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resampled_0_4_V_we0 = 1'b1;
    end else begin
        resampled_0_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resampled_1_0_V_ce0 = 1'b1;
    end else begin
        resampled_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resampled_1_0_V_we0 = 1'b1;
    end else begin
        resampled_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        resampled_1_1_V_ce0 = 1'b1;
    end else begin
        resampled_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        resampled_1_1_V_we0 = 1'b1;
    end else begin
        resampled_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        resampled_1_2_V_ce0 = 1'b1;
    end else begin
        resampled_1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        resampled_1_2_V_we0 = 1'b1;
    end else begin
        resampled_1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        resampled_1_3_V_ce0 = 1'b1;
    end else begin
        resampled_1_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        resampled_1_3_V_we0 = 1'b1;
    end else begin
        resampled_1_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((rewind_ap_ready_reg == 1'b1) | ((exitcond_flatten_fu_1821_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        rewind_ap_ready = 1'b1;
    end else begin
        rewind_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((rewind_ap_ready_reg == 1'b0) & (ap_start == 1'b1))) begin
        rewind_enable = 1'b1;
    end else begin
        rewind_enable = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_0_V_address0 = tmp_26_cast_reg_2069;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_0_V_address0 = tmp_23_cast_fu_1636_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_0_V_address0 = tmp_21_cast_fu_1539_p1;
        end else begin
            square_image_0_V_address0 = 'bx;
        end
    end else begin
        square_image_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_0_V_address1 = tmp_27_cast_reg_2335;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_0_V_address1 = tmp_25_cast_reg_2051;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_0_V_address1 = tmp_22_cast_fu_1567_p1;
        end else begin
            square_image_0_V_address1 = 'bx;
        end
    end else begin
        square_image_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_0_V_ce0 = 1'b1;
    end else begin
        square_image_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_0_V_ce1 = 1'b1;
    end else begin
        square_image_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        square_image_10_V_address0 = square_image_10_V_a_1_reg_2301;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_10_V_address0 = square_image_10_V_a_reg_2017;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        square_image_10_V_address0 = tmp_27_cast_reg_2335;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_10_V_address0 = tmp_25_cast_reg_2051;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_10_V_address0 = tmp_21_cast_fu_1539_p1;
    end else begin
        square_image_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            square_image_10_V_address1 = square_image_10_V_a_5_reg_1929;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_10_V_address1 = tmp_26_cast_reg_2069;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_10_V_address1 = tmp_23_cast_fu_1636_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_10_V_address1 = tmp_22_cast_fu_1567_p1;
        end else begin
            square_image_10_V_address1 = 'bx;
        end
    end else begin
        square_image_10_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_10_V_ce0 = 1'b1;
    end else begin
        square_image_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_10_V_ce1 = 1'b1;
    end else begin
        square_image_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        square_image_11_V_address0 = square_image_11_V_a_1_reg_2307;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_11_V_address0 = square_image_11_V_a_reg_2023;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        square_image_11_V_address0 = tmp_27_cast_reg_2335;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_11_V_address0 = tmp_25_cast_reg_2051;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_11_V_address0 = tmp_21_cast_fu_1539_p1;
    end else begin
        square_image_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            square_image_11_V_address1 = square_image_11_V_a_5_reg_1935;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_11_V_address1 = tmp_26_cast_reg_2069;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_11_V_address1 = tmp_23_cast_fu_1636_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_11_V_address1 = tmp_22_cast_fu_1567_p1;
        end else begin
            square_image_11_V_address1 = 'bx;
        end
    end else begin
        square_image_11_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_11_V_ce0 = 1'b1;
    end else begin
        square_image_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_11_V_ce1 = 1'b1;
    end else begin
        square_image_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        square_image_12_V_address0 = square_image_12_V_a_1_reg_2313;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_12_V_address0 = square_image_12_V_a_reg_2029;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        square_image_12_V_address0 = tmp_27_cast_reg_2335;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_12_V_address0 = tmp_25_cast_reg_2051;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_12_V_address0 = tmp_21_cast_fu_1539_p1;
    end else begin
        square_image_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            square_image_12_V_address1 = square_image_12_V_a_5_reg_1941;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_12_V_address1 = tmp_26_cast_reg_2069;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_12_V_address1 = tmp_23_cast_fu_1636_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_12_V_address1 = tmp_22_cast_fu_1567_p1;
        end else begin
            square_image_12_V_address1 = 'bx;
        end
    end else begin
        square_image_12_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_12_V_ce0 = 1'b1;
    end else begin
        square_image_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_12_V_ce1 = 1'b1;
    end else begin
        square_image_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        square_image_13_V_address0 = square_image_13_V_a_1_reg_2319;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_13_V_address0 = square_image_13_V_a_reg_2035;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        square_image_13_V_address0 = tmp_27_cast_reg_2335;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_13_V_address0 = tmp_25_cast_reg_2051;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_13_V_address0 = tmp_21_cast_fu_1539_p1;
    end else begin
        square_image_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            square_image_13_V_address1 = square_image_13_V_a_5_reg_1947;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_13_V_address1 = tmp_26_cast_reg_2069;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_13_V_address1 = tmp_23_cast_fu_1636_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_13_V_address1 = tmp_22_cast_fu_1567_p1;
        end else begin
            square_image_13_V_address1 = 'bx;
        end
    end else begin
        square_image_13_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_13_V_ce0 = 1'b1;
    end else begin
        square_image_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_13_V_ce1 = 1'b1;
    end else begin
        square_image_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_14_V_address0 = square_image_14_V_a_reg_2041;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_14_V_address0 = tmp_27_cast_fu_1654_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_14_V_address0 = tmp_25_cast_fu_1614_p1;
        end else begin
            square_image_14_V_address0 = 'bx;
        end
    end else begin
        square_image_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_14_V_address1 = square_image_14_V_a_1_reg_2325;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_14_V_address1 = square_image_14_V_a_5_reg_1953;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_14_V_address1 = tmp_26_cast_fu_1625_p1;
        end else begin
            square_image_14_V_address1 = 'bx;
        end
    end else begin
        square_image_14_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_14_V_ce0 = 1'b1;
    end else begin
        square_image_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_14_V_ce1 = 1'b1;
    end else begin
        square_image_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        square_image_1_V_address0 = square_image_1_V_ad_1_reg_2247;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_1_V_address0 = square_image_1_V_ad_reg_1963;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        square_image_1_V_address0 = tmp_27_cast_reg_2335;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_1_V_address0 = tmp_25_cast_reg_2051;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_1_V_address0 = tmp_21_cast_fu_1539_p1;
    end else begin
        square_image_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            square_image_1_V_address1 = square_image_1_V_ad_5_reg_1875;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_1_V_address1 = tmp_26_cast_reg_2069;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_1_V_address1 = tmp_23_cast_fu_1636_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_1_V_address1 = tmp_22_cast_fu_1567_p1;
        end else begin
            square_image_1_V_address1 = 'bx;
        end
    end else begin
        square_image_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_1_V_ce0 = 1'b1;
    end else begin
        square_image_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_1_V_ce1 = 1'b1;
    end else begin
        square_image_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        square_image_2_V_address0 = square_image_2_V_ad_1_reg_2253;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_2_V_address0 = square_image_2_V_ad_reg_1969;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        square_image_2_V_address0 = tmp_27_cast_reg_2335;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_2_V_address0 = tmp_25_cast_reg_2051;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_2_V_address0 = tmp_21_cast_fu_1539_p1;
    end else begin
        square_image_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            square_image_2_V_address1 = square_image_2_V_ad_5_reg_1881;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_2_V_address1 = tmp_26_cast_reg_2069;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_2_V_address1 = tmp_23_cast_fu_1636_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_2_V_address1 = tmp_22_cast_fu_1567_p1;
        end else begin
            square_image_2_V_address1 = 'bx;
        end
    end else begin
        square_image_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_2_V_ce0 = 1'b1;
    end else begin
        square_image_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_2_V_ce1 = 1'b1;
    end else begin
        square_image_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        square_image_3_V_address0 = square_image_3_V_ad_1_reg_2259;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_3_V_address0 = square_image_3_V_ad_reg_1975;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        square_image_3_V_address0 = tmp_27_cast_reg_2335;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_3_V_address0 = tmp_25_cast_reg_2051;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_3_V_address0 = tmp_21_cast_fu_1539_p1;
    end else begin
        square_image_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            square_image_3_V_address1 = square_image_3_V_ad_5_reg_1887;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_3_V_address1 = tmp_26_cast_reg_2069;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_3_V_address1 = tmp_23_cast_fu_1636_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_3_V_address1 = tmp_22_cast_fu_1567_p1;
        end else begin
            square_image_3_V_address1 = 'bx;
        end
    end else begin
        square_image_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_3_V_ce0 = 1'b1;
    end else begin
        square_image_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_3_V_ce1 = 1'b1;
    end else begin
        square_image_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        square_image_4_V_address0 = square_image_4_V_ad_1_reg_2265;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_4_V_address0 = square_image_4_V_ad_reg_1981;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        square_image_4_V_address0 = tmp_27_cast_reg_2335;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_4_V_address0 = tmp_25_cast_reg_2051;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_4_V_address0 = tmp_21_cast_fu_1539_p1;
    end else begin
        square_image_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            square_image_4_V_address1 = square_image_4_V_ad_5_reg_1893;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_4_V_address1 = tmp_26_cast_reg_2069;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_4_V_address1 = tmp_23_cast_fu_1636_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_4_V_address1 = tmp_22_cast_fu_1567_p1;
        end else begin
            square_image_4_V_address1 = 'bx;
        end
    end else begin
        square_image_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_4_V_ce0 = 1'b1;
    end else begin
        square_image_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_4_V_ce1 = 1'b1;
    end else begin
        square_image_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        square_image_5_V_address0 = square_image_5_V_ad_1_reg_2271;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_5_V_address0 = square_image_5_V_ad_reg_1987;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        square_image_5_V_address0 = tmp_27_cast_reg_2335;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_5_V_address0 = tmp_25_cast_reg_2051;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_5_V_address0 = tmp_21_cast_fu_1539_p1;
    end else begin
        square_image_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            square_image_5_V_address1 = square_image_5_V_ad_5_reg_1899;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_5_V_address1 = tmp_26_cast_reg_2069;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_5_V_address1 = tmp_23_cast_fu_1636_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_5_V_address1 = tmp_22_cast_fu_1567_p1;
        end else begin
            square_image_5_V_address1 = 'bx;
        end
    end else begin
        square_image_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_5_V_ce0 = 1'b1;
    end else begin
        square_image_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_5_V_ce1 = 1'b1;
    end else begin
        square_image_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        square_image_6_V_address0 = square_image_6_V_ad_1_reg_2277;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_6_V_address0 = square_image_6_V_ad_reg_1993;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        square_image_6_V_address0 = tmp_27_cast_reg_2335;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_6_V_address0 = tmp_25_cast_reg_2051;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_6_V_address0 = tmp_21_cast_fu_1539_p1;
    end else begin
        square_image_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            square_image_6_V_address1 = square_image_6_V_ad_5_reg_1905;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_6_V_address1 = tmp_26_cast_reg_2069;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_6_V_address1 = tmp_23_cast_fu_1636_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_6_V_address1 = tmp_22_cast_fu_1567_p1;
        end else begin
            square_image_6_V_address1 = 'bx;
        end
    end else begin
        square_image_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_6_V_ce0 = 1'b1;
    end else begin
        square_image_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_6_V_ce1 = 1'b1;
    end else begin
        square_image_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        square_image_7_V_address0 = square_image_7_V_ad_1_reg_2283;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_7_V_address0 = square_image_7_V_ad_reg_1999;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        square_image_7_V_address0 = tmp_27_cast_reg_2335;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_7_V_address0 = tmp_25_cast_reg_2051;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_7_V_address0 = tmp_21_cast_fu_1539_p1;
    end else begin
        square_image_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            square_image_7_V_address1 = square_image_7_V_ad_5_reg_1911;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_7_V_address1 = tmp_26_cast_reg_2069;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_7_V_address1 = tmp_23_cast_fu_1636_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_7_V_address1 = tmp_22_cast_fu_1567_p1;
        end else begin
            square_image_7_V_address1 = 'bx;
        end
    end else begin
        square_image_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_7_V_ce0 = 1'b1;
    end else begin
        square_image_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_7_V_ce1 = 1'b1;
    end else begin
        square_image_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        square_image_8_V_address0 = square_image_8_V_ad_1_reg_2289;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_8_V_address0 = square_image_8_V_ad_reg_2005;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        square_image_8_V_address0 = tmp_27_cast_reg_2335;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_8_V_address0 = tmp_25_cast_reg_2051;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_8_V_address0 = tmp_21_cast_fu_1539_p1;
    end else begin
        square_image_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            square_image_8_V_address1 = square_image_8_V_ad_5_reg_1917;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_8_V_address1 = tmp_26_cast_reg_2069;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_8_V_address1 = tmp_23_cast_fu_1636_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_8_V_address1 = tmp_22_cast_fu_1567_p1;
        end else begin
            square_image_8_V_address1 = 'bx;
        end
    end else begin
        square_image_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_8_V_ce0 = 1'b1;
    end else begin
        square_image_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_8_V_ce1 = 1'b1;
    end else begin
        square_image_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        square_image_9_V_address0 = square_image_9_V_ad_1_reg_2295;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_9_V_address0 = square_image_9_V_ad_reg_2011;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        square_image_9_V_address0 = tmp_27_cast_reg_2335;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_9_V_address0 = tmp_25_cast_reg_2051;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        square_image_9_V_address0 = tmp_21_cast_fu_1539_p1;
    end else begin
        square_image_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            square_image_9_V_address1 = square_image_9_V_ad_5_reg_1923;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            square_image_9_V_address1 = tmp_26_cast_reg_2069;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            square_image_9_V_address1 = tmp_23_cast_fu_1636_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            square_image_9_V_address1 = tmp_22_cast_fu_1567_p1;
        end else begin
            square_image_9_V_address1 = 'bx;
        end
    end else begin
        square_image_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_9_V_ce0 = 1'b1;
    end else begin
        square_image_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        square_image_9_V_ce1 = 1'b1;
    end else begin
        square_image_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (ap_done_reg == 1'b1);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_284 = ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_423 = ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_483 = ((arrayNo_reg_1853 == 4'd15) | (arrayNo_reg_1853 == 4'd14) | (arrayNo_reg_1853 == 4'd13));
end

always @ (*) begin
    ap_condition_801 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1321 = 'bx;

assign ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1355 = 'bx;

assign ap_ready = internal_ap_ready;

assign arrayNo1_cast_fu_1688_p1 = arrayNo1_fu_1678_p4;

assign arrayNo1_fu_1678_p4 = {{tmp_14_1_fu_1673_p2[4:1]}};

assign exitcond_flatten_fu_1821_p2 = ((indvar_flatten_reg_1239 == 10'd783) ? 1'b1 : 1'b0);

assign grp_fu_1692_p16 = arrayNo1_fu_1678_p4;

assign i_2_fu_1459_p2 = (5'd1 + ap_phi_mux_i_phi_fu_1159_p6);

assign i_mid2_fu_1487_p3 = ((ap_phi_mux_tmp_17_phi_fu_1103_p6[0:0] === 1'b1) ? i_2_fu_1459_p2 : ap_phi_mux_i_phi_fu_1159_p6);

assign indvar_flatten_next_fu_1735_p2 = (10'd1 + indvar_flatten_reg_1239);

assign j_2_fu_1517_p2 = (j_mid2_fu_1471_p3 + 5'd1);

assign j_mid2_fu_1471_p3 = ((ap_phi_mux_tmp_17_phi_fu_1103_p6[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_j_phi_fu_1131_p6);

assign l_1_mid2_fu_1479_p3 = ((ap_phi_mux_tmp_17_phi_fu_1103_p6[0:0] === 1'b1) ? l_3_dup_fu_1465_p2 : ap_phi_mux_l_s_phi_fu_1117_p6);

assign l_3_dup_fu_1465_p2 = (10'd28 + ap_phi_mux_l_phi_fu_1145_p6);

assign l_mid2_fu_1495_p3 = ((ap_phi_mux_tmp_17_phi_fu_1103_p6[0:0] === 1'b1) ? l_3_dup_fu_1465_p2 : ap_phi_mux_l_phi_fu_1145_p6);

assign resampled_0_0_V_address0 = tmp_11_fu_1728_p1;

assign resampled_0_0_V_d0 = square_image_V_load_s_reg_1169;

assign resampled_0_1_V_address0 = tmp_11_fu_1728_p1;

assign resampled_0_1_V_d0 = square_image_V_load_1_reg_1204;

assign resampled_0_2_V_address0 = tmp_11_fu_1728_p1;

assign resampled_0_2_V_d0 = ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253;

assign resampled_0_3_V_address0 = tmp_11_fu_1728_p1;

assign resampled_0_3_V_d0 = grp_fu_1692_p17;

assign resampled_0_4_V_address0 = tmp_11_reg_2664;

assign resampled_0_4_V_d0 = grp_fu_1741_p17;

assign resampled_1_0_V_address0 = tmp_11_reg_2664;

assign resampled_1_0_V_d0 = grp_fu_1776_p17;

assign resampled_1_1_V_address0 = tmp_11_reg_2664;

assign resampled_1_1_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287;

assign resampled_1_2_V_address0 = tmp_11_reg_2664;

assign resampled_1_2_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321;

assign resampled_1_3_V_address0 = tmp_11_reg_2664;

assign resampled_1_3_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355;

assign tmp_11_fu_1728_p1 = l_1_mid2_reg_1835;

assign tmp_12_fu_1811_p2 = (l_1_mid2_reg_1835 + 10'd1);

assign tmp_14_1_fu_1673_p2 = (i_mid2_reg_1841 + 5'd1);

assign tmp_14_2_fu_1658_p2 = (i_mid2_reg_1841 + 5'd2);

assign tmp_17_cast_fu_1523_p1 = j_mid2_reg_1829;

assign tmp_18_0_2_fu_1586_p2 = (j_mid2_reg_1829 + 5'd2);

assign tmp_19_0_1_cast_fu_1558_p1 = j_2_reg_1863;

assign tmp_19_0_2_cast_fu_1591_p1 = tmp_18_0_2_fu_1586_p2;

assign tmp_20_fu_1533_p2 = (tmp_cast_fu_1526_p3 + tmp_17_cast_fu_1523_p1);

assign tmp_21_cast_fu_1539_p1 = tmp_20_fu_1533_p2;

assign tmp_21_fu_1561_p2 = (tmp_19_0_1_cast_fu_1558_p1 + tmp_cast_fu_1526_p3);

assign tmp_22_cast_fu_1567_p1 = tmp_21_fu_1561_p2;

assign tmp_22_fu_1595_p2 = (tmp_19_0_2_cast_fu_1591_p1 + tmp_cast_fu_1526_p3);

assign tmp_23_cast_fu_1636_p1 = tmp_22_reg_2046;

assign tmp_23_fu_1608_p2 = (tmp_24_cast_fu_1601_p3 + tmp_17_cast_fu_1523_p1);

assign tmp_24_cast_fu_1601_p3 = ((tmp_reg_1857[0:0] === 1'b1) ? 6'd0 : 6'd30);

assign tmp_24_fu_1619_p2 = (tmp_24_cast_fu_1601_p3 + tmp_19_0_1_cast_fu_1558_p1);

assign tmp_25_cast_fu_1614_p1 = tmp_23_fu_1608_p2;

assign tmp_25_fu_1630_p2 = (tmp_24_cast_fu_1601_p3 + tmp_19_0_2_cast_fu_1591_p1);

assign tmp_26_cast_fu_1625_p1 = tmp_24_fu_1619_p2;

assign tmp_27_cast_fu_1654_p1 = tmp_25_reg_2087;

assign tmp_cast_fu_1526_p3 = ((tmp_reg_1857[0:0] === 1'b1) ? 6'd30 : 6'd0);

assign tmp_fu_1513_p1 = i_mid2_fu_1487_p3[0:0];

assign tmp_s_fu_1816_p2 = ((j_2_reg_1863 == 5'd28) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_25_cast_reg_2051[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_26_cast_reg_2069[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_27_cast_reg_2335[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    arrayNo1_cast_reg_2507[31:4] <= 28'b0000000000000000000000000000;
    tmp_11_reg_2664[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //resample
