

|Option	|illustrate|
|---|----:|
|`-64bit` |	Use 64bit Irun mode |
|`-f`|	Specify File List|
|`-vlog_ext`|	Modify the default suffix of the Verilog file, such as -vlog_ext.vvv, .vv, and modified the default suffix of Verilog as .vvv and .vv|
|`-c`|	Only generate Snapshot, not simulation|
|`-access`|	Set access permission|
|`-nclibdirpath`|	Specify the inca_libs directory|
|`-R`|	Only simulation, you need to be generated in advance|
|`-sv`|	Support SystemVerilog language|
|`-uvm`|	Open UVM and automatically compile the UVM library|
|`-uvmhome`|	Specify the position of the UVM library, CDNS-1.2 UVM-1.2 version in the default IES|
|`-uvmnoautocompile`|	Not automatically compile UVM library|
|`-clean`|	Before the run execution, delete the Inca_libs folder|
|`-l`|	Specify the output log file|
|`-seed`|	Specify the number of random seeds|
|`-top`|	Specify the top layer module|
|`-hdlvar`|	Specify the hdl.var file|
|`-cdslib`|	Specify CDS.lib file|
|`-loadpli1`|	Specify the library file of the read -readable reading|
|`-prep`|	Open the Prep Mode, do not simulate, and generate more step simulation script files. 4 files are generated: parameter files of ncvlog_ver.args: ncvlog tools, parameter files of NCLAB.ARGS NCLAB tools, parameter files of NCSIM.ARGS: NCSIM tools, Run_NC: Similar script files, call NCVLOG, NCSIM.|
|`-checkargs`|	Check the input parameter of Irun, whether there is any mistake|
|`-helpargs`|	Print the role of each input parameter|
|`-helpall`|	Print help information|
|`+xxx=yyy`|	The simulation parameter XXX is transferred to the verification environment, the value is yyyOption	illustrate|
|`-64bit`|	Use 64bit Irun mode|
|`-f`|	Specify File List|
|`-vlog_ext`|	Modify the default suffix of the Verilog file, such as -vlog_ext.vvv, .vv, and modified the default suffix of Verilog as .vvv and .vv|
|`-c`|	Only generate Snapshot, not simulation|
|`-access`|	Set access permission|
|`-nclibdirpath`|	Specify the inca_libs directory|
|`-R`|	Only simulation, you need to be generated in advance|
|`-sv`|	Support SystemVerilog language|
|`-uvm`|	Open UVM and automatically compile the UVM library|
|`-uvmhome`|	Specify the position of the UVM library, CDNS-1.2 UVM-1.2 version in the default IES|
|`-uvmnoautocompile`|	Not automatically compile UVM library|
|`-clean`|	Before the run execution, delete the Inca_libs folder|
|`-l`|	Specify the output log file|
|`-seed`|	Specify the number of random seeds|
|`-top`	|Specify the top layer module|
|`-hdlvar`	|Specify the hdl.var file|
|`-cdslib`	|Specify CDS.lib file|
|`-loadpli1`	|Specify the library file of the read -readable reading|
|`-prep`	|Open the Prep Mode, do not simulate, and generate more step simulation script files. 4 files are generated: parameter files of ncvlog_ver.args: ncvlog tools, parameter files of NCLAB.ARGS NCLAB tools, parameter files of NCSIM.ARGS: NCSIM tools, Run_NC: Similar script files, call NCVLOG, NCSIM.|
|`-checkargs`|	Check the input parameter of Irun, whether there is any mistake|
|`-helpargs`|	Print the role of each input parameter|
|`-helpall`|	Print help information|
|`+xxx=yyy`|	The simulation parameter XXX is transferred to the verification environment, the value is yyy|