// Seed: 3719551042
module module_0 (
    input  wor  id_0,
    input  wor  id_1,
    output wire id_2,
    output tri0 id_3
    , id_6,
    input  tri  id_4
);
  wire id_7;
  wire id_8;
  wire id_9;
  always @(posedge id_6 or posedge 1 - id_1) id_6 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    output wand id_2,
    input wand id_3,
    input wand id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wire id_7,
    input supply1 id_8,
    input wand id_9
);
  wire id_11;
  module_0(
      id_0, id_7, id_1, id_2, id_7
  );
endmodule
