Protel Design System Design Rule Check
PCB File : C:\Users\Adrianna\Documents\MarsRover2020-PCB\Projects\Arm\Rev1\pcb\Template.PcbDoc
Date     : 02/12/19
Time     : 20:30:02

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: DIGITAL
   Polygon named: ANALOG

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net NetC27_2 Between Pad C27-2(6580mil,3915mil) on Top Layer And Pad C28-2(6800mil,3915mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC27_2 Between Pad R40-2(6355mil,3920mil) on Top Layer And Pad C27-2(6580mil,3915mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetFSR1_1_1 Between Pad FSR1_1-1(4950mil,4675mil) on Multi-Layer And Pad FSR-1(6721.26mil,4725mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetFSR1_1_1 Between Pad FSR2_1-1(4950mil,4345mil) on Multi-Layer And Pad FSR1_1-1(4950mil,4675mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetFSR1_2_1 Between Pad FSR1_2-1(5335mil,4675mil) on Multi-Layer And Pad FSR-2(6800mil,4725mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetFSR1_2_1 Between Pad FSR2_2-1(5335mil,4345mil) on Multi-Layer And Pad FSR1_2-1(5335mil,4675mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetFSR1_2_2 Between Pad FSR1_2-2(5335mil,4775mil) on Multi-Layer And Pad R41-1(6385mil,4470mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetFSR1_3_1 Between Pad FSR1_3-1(5745mil,4675mil) on Multi-Layer And Pad R9-2(6212.992mil,4465mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetFSR1_3_2 Between Pad FSR1_3-2(5745mil,4775mil) on Multi-Layer And Pad R38-1(6150mil,4212.008mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetFSR2_2_2 Between Pad FSR2_2-2(5335mil,4445mil) on Multi-Layer And Pad U8-3(6130.512mil,4810mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetFSR2_3_1 Between Pad FSR2_3-1(5745mil,4345mil) on Multi-Layer And Pad U8-6(6319.488mil,4810mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetFSR2_3_2 Between Pad FSR2_3-2(5745mil,4445mil) on Multi-Layer And Pad R40-1(6355mil,3857.008mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC27_2 Between Pad R38-2(6150mil,4275mil) on Top Layer And Pad R40-2(6355mil,3920mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC27_2 Between Pad U4-16(2828.74mil,2995.945mil) on Top Layer And Pad R40-2(6355mil,3920mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetFSR1_2_2 Between Pad R41-1(6385mil,4470mil) on Top Layer And Pad R43-2(6830mil,4460mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetFSR2_2_2 Between Pad U8-3(6130.512mil,4810mil) on Top Layer And Pad R46-2(6830mil,4182.992mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetFSR1_3_1 Between Pad R9-2(6212.992mil,4465mil) on Top Layer And Pad U3-1(6461.929mil,4872.402mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI2_MISO_1 Between Pad U4-17(2828.74mil,2976.26mil) on Top Layer And Pad SPI_1-2(2920mil,2042.52mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI_1_3 Between Pad SPI_1-3(2920mil,2121.26mil) on Multi-Layer And Pad U5-3(3080.945mil,2175.157mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI_1_4 Between Pad SPI_1-4(2920mil,2200mil) on Multi-Layer And Pad U5-2(3080.945mil,2194.843mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI_2_3 Between Pad SPI_2-3(3350mil,2121.26mil) on Multi-Layer And Pad U6-3(3515mil,2170.157mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI_2_4 Between Pad SPI_2-4(3350mil,2200mil) on Multi-Layer And Pad U6-2(3515mil,2189.843mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI4_MISO_1 Between Pad SPI_4-2(3790mil,2038.938mil) on Multi-Layer And Pad SPI4_MISO-1(5955mil,1115mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI4_MISO_1 Between Pad U4-44(3243.11mil,2758.74mil) on Top Layer And Pad SPI_4-2(3790mil,2038.938mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI_4_3 Between Pad SPI_4-3(3790mil,2117.677mil) on Multi-Layer And Pad U7-3(3950.945mil,2165.315mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI_4_4 Between Pad SPI_4-4(3790mil,2196.418mil) on Multi-Layer And Pad U7-2(3950.945mil,2185mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI2_MOSI_1 Between Pad U5-7(3199.055mil,2194.843mil) on Top Layer And Pad SPI2_MOSI-1(5395mil,1355mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI2_SCK_1 Between Pad U5-6(3199.055mil,2175.157mil) on Top Layer And Pad SPI2_SCK-1(6525mil,1355mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI4_MOSI_1 Between Pad U7-7(4069.055mil,2185mil) on Top Layer And Pad SPI4_MOSI-1(5395mil,1115mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI4_SCK_1 Between Pad U7-6(4069.055mil,2165.315mil) on Top Layer And Pad SPI4_SCK-1(6525mil,1115mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU1_1 Between Pad U1-1(2230.512mil,3820mil) on Top Layer And Pad U4-71(3421.26mil,3212.48mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetU1_4 Between Pad U1-4(2230.512mil,3670mil) on Top Layer And Pad U4-70(3421.26mil,3192.795mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetU2_1 Between Pad U2-1(2924.016mil,3810mil) on Top Layer And Pad U4-52(3421.26mil,2838.465mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetU2_4 Between Pad U2-4(2924.016mil,3660mil) on Top Layer And Pad U4-51(3421.26mil,2818.78mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI4_SCK_1 Between Pad U4-1(2828.74mil,3291.22mil) on Top Layer And Pad U7-6(4069.055mil,2165.315mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI2_MOSI_1 Between Pad U4-18(2828.74mil,2956.575mil) on Top Layer And Pad U5-7(3199.055mil,2194.843mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI2_SCK_1 Between Pad U5-6(3199.055mil,2175.157mil) on Top Layer And Pad U4-47(3302.165mil,2758.74mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetSPI4_MOSI_1 Between Pad U4-5(2828.74mil,3212.48mil) on Top Layer And Pad U7-7(4069.055mil,2185mil) on Top Layer 
Rule Violations :38

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Not Repour After Edit  (ANALOG) on Bottom Layer 
   Violation between Modified Polygon: Polygon Not Repour After Edit  (DIGITAL) on Bottom Layer 
Rule Violations :2

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=15mil) ((InNet('-5V') OR InNet('+3V3') OR InNet('+5V')))
Rule Violations :0

Processing Rule : Width Constraint (Min=4mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=5.906mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=7.874mil) (Max=244.095mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-1(6461.929mil,4872.402mil) on Top Layer And Pad U3-2(6461.929mil,4835mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-2(6461.929mil,4835mil) on Top Layer And Pad U3-3(6461.929mil,4797.599mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-1(2828.74mil,3291.22mil) on Top Layer And Pad U4-2(2828.74mil,3271.535mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-10(2828.74mil,3114.055mil) on Top Layer And Pad U4-11(2828.74mil,3094.37mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-10(2828.74mil,3114.055mil) on Top Layer And Pad U4-9(2828.74mil,3133.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-100(2888.78mil,3351.26mil) on Top Layer And Pad U4-99(2908.465mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-11(2828.74mil,3094.37mil) on Top Layer And Pad U4-12(2828.74mil,3074.685mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-12(2828.74mil,3074.685mil) on Top Layer And Pad U4-13(2828.74mil,3055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-13(2828.74mil,3055mil) on Top Layer And Pad U4-14(2828.74mil,3035.315mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-14(2828.74mil,3035.315mil) on Top Layer And Pad U4-15(2828.74mil,3015.63mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-15(2828.74mil,3015.63mil) on Top Layer And Pad U4-16(2828.74mil,2995.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-16(2828.74mil,2995.945mil) on Top Layer And Pad U4-17(2828.74mil,2976.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-17(2828.74mil,2976.26mil) on Top Layer And Pad U4-18(2828.74mil,2956.575mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-18(2828.74mil,2956.575mil) on Top Layer And Pad U4-19(2828.74mil,2936.89mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-19(2828.74mil,2936.89mil) on Top Layer And Pad U4-20(2828.74mil,2917.205mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-2(2828.74mil,3271.535mil) on Top Layer And Pad U4-3(2828.74mil,3251.851mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-20(2828.74mil,2917.205mil) on Top Layer And Pad U4-21(2828.74mil,2897.52mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-21(2828.74mil,2897.52mil) on Top Layer And Pad U4-22(2828.74mil,2877.835mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-22(2828.74mil,2877.835mil) on Top Layer And Pad U4-23(2828.74mil,2858.15mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-23(2828.74mil,2858.15mil) on Top Layer And Pad U4-24(2828.74mil,2838.465mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-24(2828.74mil,2838.465mil) on Top Layer And Pad U4-25(2828.74mil,2818.78mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-26(2888.78mil,2758.74mil) on Top Layer And Pad U4-27(2908.465mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-27(2908.465mil,2758.74mil) on Top Layer And Pad U4-28(2928.15mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-28(2928.15mil,2758.74mil) on Top Layer And Pad U4-29(2947.835mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-29(2947.835mil,2758.74mil) on Top Layer And Pad U4-30(2967.52mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-3(2828.74mil,3251.851mil) on Top Layer And Pad U4-4(2828.74mil,3232.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-30(2967.52mil,2758.74mil) on Top Layer And Pad U4-31(2987.205mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-31(2987.205mil,2758.74mil) on Top Layer And Pad U4-32(3006.89mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-32(3006.89mil,2758.74mil) on Top Layer And Pad U4-33(3026.575mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-33(3026.575mil,2758.74mil) on Top Layer And Pad U4-34(3046.26mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-34(3046.26mil,2758.74mil) on Top Layer And Pad U4-35(3065.945mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-35(3065.945mil,2758.74mil) on Top Layer And Pad U4-36(3085.63mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-36(3085.63mil,2758.74mil) on Top Layer And Pad U4-37(3105.315mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-37(3105.315mil,2758.74mil) on Top Layer And Pad U4-38(3125mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-38(3125mil,2758.74mil) on Top Layer And Pad U4-39(3144.685mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-39(3144.685mil,2758.74mil) on Top Layer And Pad U4-40(3164.37mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-4(2828.74mil,3232.165mil) on Top Layer And Pad U4-5(2828.74mil,3212.48mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-40(3164.37mil,2758.74mil) on Top Layer And Pad U4-41(3184.055mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-41(3184.055mil,2758.74mil) on Top Layer And Pad U4-42(3203.74mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-42(3203.74mil,2758.74mil) on Top Layer And Pad U4-43(3223.425mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-43(3223.425mil,2758.74mil) on Top Layer And Pad U4-44(3243.11mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-44(3243.11mil,2758.74mil) on Top Layer And Pad U4-45(3262.795mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-45(3262.795mil,2758.74mil) on Top Layer And Pad U4-46(3282.48mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-46(3282.48mil,2758.74mil) on Top Layer And Pad U4-47(3302.165mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-47(3302.165mil,2758.74mil) on Top Layer And Pad U4-48(3321.85mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-48(3321.85mil,2758.74mil) on Top Layer And Pad U4-49(3341.535mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-49(3341.535mil,2758.74mil) on Top Layer And Pad U4-50(3361.22mil,2758.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-5(2828.74mil,3212.48mil) on Top Layer And Pad U4-6(2828.74mil,3192.795mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-51(3421.26mil,2818.78mil) on Top Layer And Pad U4-52(3421.26mil,2838.465mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-52(3421.26mil,2838.465mil) on Top Layer And Pad U4-53(3421.26mil,2858.15mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-53(3421.26mil,2858.15mil) on Top Layer And Pad U4-54(3421.26mil,2877.835mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-54(3421.26mil,2877.835mil) on Top Layer And Pad U4-55(3421.26mil,2897.52mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-55(3421.26mil,2897.52mil) on Top Layer And Pad U4-56(3421.26mil,2917.205mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-56(3421.26mil,2917.205mil) on Top Layer And Pad U4-57(3421.26mil,2936.89mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-57(3421.26mil,2936.89mil) on Top Layer And Pad U4-58(3421.26mil,2956.575mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-58(3421.26mil,2956.575mil) on Top Layer And Pad U4-59(3421.26mil,2976.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-59(3421.26mil,2976.26mil) on Top Layer And Pad U4-60(3421.26mil,2995.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-6(2828.74mil,3192.795mil) on Top Layer And Pad U4-7(2828.74mil,3173.11mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-60(3421.26mil,2995.945mil) on Top Layer And Pad U4-61(3421.26mil,3015.63mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-61(3421.26mil,3015.63mil) on Top Layer And Pad U4-62(3421.26mil,3035.315mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-62(3421.26mil,3035.315mil) on Top Layer And Pad U4-63(3421.26mil,3055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-63(3421.26mil,3055mil) on Top Layer And Pad U4-64(3421.26mil,3074.685mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-64(3421.26mil,3074.685mil) on Top Layer And Pad U4-65(3421.26mil,3094.37mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-65(3421.26mil,3094.37mil) on Top Layer And Pad U4-66(3421.26mil,3114.055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-66(3421.26mil,3114.055mil) on Top Layer And Pad U4-67(3421.26mil,3133.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-67(3421.26mil,3133.74mil) on Top Layer And Pad U4-68(3421.26mil,3153.425mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-68(3421.26mil,3153.425mil) on Top Layer And Pad U4-69(3421.26mil,3173.11mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-69(3421.26mil,3173.11mil) on Top Layer And Pad U4-70(3421.26mil,3192.795mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-7(2828.74mil,3173.11mil) on Top Layer And Pad U4-8(2828.74mil,3153.425mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-70(3421.26mil,3192.795mil) on Top Layer And Pad U4-71(3421.26mil,3212.48mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-71(3421.26mil,3212.48mil) on Top Layer And Pad U4-72(3421.26mil,3232.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-72(3421.26mil,3232.165mil) on Top Layer And Pad U4-73(3421.26mil,3251.851mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-73(3421.26mil,3251.851mil) on Top Layer And Pad U4-74(3421.26mil,3271.535mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-74(3421.26mil,3271.535mil) on Top Layer And Pad U4-75(3421.26mil,3291.22mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-76(3361.22mil,3351.26mil) on Top Layer And Pad U4-77(3341.535mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-77(3341.535mil,3351.26mil) on Top Layer And Pad U4-78(3321.85mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-78(3321.85mil,3351.26mil) on Top Layer And Pad U4-79(3302.165mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-79(3302.165mil,3351.26mil) on Top Layer And Pad U4-80(3282.48mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-8(2828.74mil,3153.425mil) on Top Layer And Pad U4-9(2828.74mil,3133.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-80(3282.48mil,3351.26mil) on Top Layer And Pad U4-81(3262.795mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-81(3262.795mil,3351.26mil) on Top Layer And Pad U4-82(3243.11mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-82(3243.11mil,3351.26mil) on Top Layer And Pad U4-83(3223.425mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-83(3223.425mil,3351.26mil) on Top Layer And Pad U4-84(3203.74mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-84(3203.74mil,3351.26mil) on Top Layer And Pad U4-85(3184.055mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-85(3184.055mil,3351.26mil) on Top Layer And Pad U4-86(3164.37mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-86(3164.37mil,3351.26mil) on Top Layer And Pad U4-87(3144.685mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-87(3144.685mil,3351.26mil) on Top Layer And Pad U4-88(3125mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-88(3125mil,3351.26mil) on Top Layer And Pad U4-89(3105.315mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-89(3105.315mil,3351.26mil) on Top Layer And Pad U4-90(3085.63mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-90(3085.63mil,3351.26mil) on Top Layer And Pad U4-91(3065.945mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-91(3065.945mil,3351.26mil) on Top Layer And Pad U4-92(3046.26mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-92(3046.26mil,3351.26mil) on Top Layer And Pad U4-93(3026.575mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-93(3026.575mil,3351.26mil) on Top Layer And Pad U4-94(3006.89mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-94(3006.89mil,3351.26mil) on Top Layer And Pad U4-95(2987.205mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-95(2987.205mil,3351.26mil) on Top Layer And Pad U4-96(2967.52mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-96(2967.52mil,3351.26mil) on Top Layer And Pad U4-97(2947.835mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-97(2947.835mil,3351.26mil) on Top Layer And Pad U4-98(2928.15mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-98(2928.15mil,3351.26mil) on Top Layer And Pad U4-99(2908.465mil,3351.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-1(3080.945mil,2214.528mil) on Top Layer And Pad U5-2(3080.945mil,2194.843mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-2(3080.945mil,2194.843mil) on Top Layer And Pad U5-3(3080.945mil,2175.157mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-3(3080.945mil,2175.157mil) on Top Layer And Pad U5-4(3080.945mil,2155.472mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-5(3199.055mil,2155.472mil) on Top Layer And Pad U5-6(3199.055mil,2175.157mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-6(3199.055mil,2175.157mil) on Top Layer And Pad U5-7(3199.055mil,2194.843mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-7(3199.055mil,2194.843mil) on Top Layer And Pad U5-8(3199.055mil,2214.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-1(3515mil,2209.528mil) on Top Layer And Pad U6-2(3515mil,2189.843mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-2(3515mil,2189.843mil) on Top Layer And Pad U6-3(3515mil,2170.157mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-3(3515mil,2170.157mil) on Top Layer And Pad U6-4(3515mil,2150.472mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-5(3633.11mil,2150.472mil) on Top Layer And Pad U6-6(3633.11mil,2170.157mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-6(3633.11mil,2170.157mil) on Top Layer And Pad U6-7(3633.11mil,2189.843mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-7(3633.11mil,2189.843mil) on Top Layer And Pad U6-8(3633.11mil,2209.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-1(3950.945mil,2204.685mil) on Top Layer And Pad U7-2(3950.945mil,2185mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-2(3950.945mil,2185mil) on Top Layer And Pad U7-3(3950.945mil,2165.315mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-3(3950.945mil,2165.315mil) on Top Layer And Pad U7-4(3950.945mil,2145.63mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-5(4069.055mil,2145.63mil) on Top Layer And Pad U7-6(4069.055mil,2165.315mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-6(4069.055mil,2165.315mil) on Top Layer And Pad U7-7(4069.055mil,2185mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-7(4069.055mil,2185mil) on Top Layer And Pad U7-8(4069.055mil,2204.685mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad Y1-1(2675mil,3013.819mil) on Top Layer And Pad Y1-4(2675mil,3065mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad Y1-2(2741.929mil,3013.819mil) on Top Layer And Pad Y1-3(2741.929mil,3065mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
Rule Violations :118

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.953mil < 10mil) Between Arc (2659.095mil,2972.48mil) on Top Overlay And Pad C14-2(2673.504mil,2935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(2986.496mil,3133.333mil) on Bottom Layer And Track (2953.031mil,3117.585mil)(2956.968mil,3117.585mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C10-1(2986.496mil,3133.333mil) on Bottom Layer And Track (2953.031mil,3149.081mil)(2956.968mil,3149.081mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(2923.504mil,3133.333mil) on Bottom Layer And Track (2953.031mil,3117.585mil)(2956.968mil,3117.585mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(2923.504mil,3133.333mil) on Bottom Layer And Track (2953.031mil,3149.081mil)(2956.968mil,3149.081mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(2345mil,3895mil) on Top Layer And Track (2374.528mil,3879.252mil)(2378.465mil,3879.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(2345mil,3895mil) on Top Layer And Track (2374.528mil,3910.748mil)(2378.465mil,3910.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(3163.504mil,2600mil) on Top Layer And Track (3193.032mil,2584.252mil)(3196.969mil,2584.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(3163.504mil,2600mil) on Top Layer And Track (3193.032mil,2615.748mil)(3196.969mil,2615.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(3226.496mil,2600mil) on Top Layer And Track (3193.032mil,2584.252mil)(3196.969mil,2584.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C11-2(3226.496mil,2600mil) on Top Layer And Track (3193.032mil,2615.748mil)(3196.969mil,2615.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(2407.992mil,3895mil) on Top Layer And Track (2374.528mil,3879.252mil)(2378.465mil,3879.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1-2(2407.992mil,3895mil) on Top Layer And Track (2374.528mil,3910.748mil)(2378.465mil,3910.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(2986.496mil,3006.667mil) on Bottom Layer And Track (2953.031mil,2990.919mil)(2956.968mil,2990.919mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C12-1(2986.496mil,3006.667mil) on Bottom Layer And Track (2953.031mil,3022.415mil)(2956.968mil,3022.415mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(2923.504mil,3006.667mil) on Bottom Layer And Track (2953.031mil,2990.919mil)(2956.968mil,2990.919mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(2923.504mil,3006.667mil) on Bottom Layer And Track (2953.031mil,3022.415mil)(2956.968mil,3022.415mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(2986.496mil,2880mil) on Bottom Layer And Track (2953.031mil,2864.252mil)(2956.968mil,2864.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C13-1(2986.496mil,2880mil) on Bottom Layer And Track (2953.031mil,2895.748mil)(2956.968mil,2895.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(2923.504mil,2880mil) on Bottom Layer And Track (2953.031mil,2864.252mil)(2956.968mil,2864.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(2923.504mil,2880mil) on Bottom Layer And Track (2953.031mil,2895.748mil)(2956.968mil,2895.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(2736.496mil,2935mil) on Top Layer And Track (2703.031mil,2919.252mil)(2706.968mil,2919.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C14-1(2736.496mil,2935mil) on Top Layer And Track (2703.031mil,2950.748mil)(2706.968mil,2950.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(2673.504mil,2935mil) on Top Layer And Track (2703.031mil,2919.252mil)(2706.968mil,2919.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(2673.504mil,2935mil) on Top Layer And Track (2703.031mil,2950.748mil)(2706.968mil,2950.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(2678.504mil,3130mil) on Top Layer And Track (2708.032mil,3114.252mil)(2711.969mil,3114.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(2678.504mil,3130mil) on Top Layer And Track (2708.032mil,3145.748mil)(2711.969mil,3145.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-2(2741.496mil,3130mil) on Top Layer And Track (2708.032mil,3114.252mil)(2711.969mil,3114.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C15-2(2741.496mil,3130mil) on Top Layer And Track (2708.032mil,3145.748mil)(2711.969mil,3145.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(3015mil,3455mil) on Top Layer And Track (2981.535mil,3439.252mil)(2985.472mil,3439.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C16-1(3015mil,3455mil) on Top Layer And Track (2981.535mil,3470.748mil)(2985.472mil,3470.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(2952.008mil,3455mil) on Top Layer And Track (2981.535mil,3439.252mil)(2985.472mil,3439.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(2952.008mil,3455mil) on Top Layer And Track (2981.535mil,3470.748mil)(2985.472mil,3470.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(3188.11mil,3455mil) on Top Layer And Track (3154.646mil,3439.252mil)(3158.583mil,3439.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C17-1(3188.11mil,3455mil) on Top Layer And Track (3154.646mil,3470.748mil)(3158.583mil,3470.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(3125.118mil,3455mil) on Top Layer And Track (3154.646mil,3439.252mil)(3158.583mil,3439.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(3125.118mil,3455mil) on Top Layer And Track (3154.646mil,3470.748mil)(3158.583mil,3470.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(3361.22mil,3455mil) on Top Layer And Track (3327.756mil,3439.252mil)(3331.693mil,3439.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C18-1(3361.22mil,3455mil) on Top Layer And Track (3327.756mil,3470.748mil)(3331.693mil,3470.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(3298.228mil,3455mil) on Top Layer And Track (3327.756mil,3439.252mil)(3331.693mil,3439.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(3298.228mil,3455mil) on Top Layer And Track (3327.756mil,3470.748mil)(3331.693mil,3470.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(3050mil,3900mil) on Top Layer And Track (3079.528mil,3884.252mil)(3083.465mil,3884.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(3050mil,3900mil) on Top Layer And Track (3079.528mil,3915.748mil)(3083.465mil,3915.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(2838.504mil,1705mil) on Top Layer And Track (2868.032mil,1689.252mil)(2871.969mil,1689.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(2838.504mil,1705mil) on Top Layer And Track (2868.032mil,1720.748mil)(2871.969mil,1720.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-2(2901.496mil,1705mil) on Top Layer And Track (2868.032mil,1689.252mil)(2871.969mil,1689.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C21-2(2901.496mil,1705mil) on Top Layer And Track (2868.032mil,1720.748mil)(2871.969mil,1720.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(3112.992mil,3900mil) on Top Layer And Track (3079.528mil,3884.252mil)(3083.465mil,3884.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-2(3112.992mil,3900mil) on Top Layer And Track (3079.528mil,3915.748mil)(3083.465mil,3915.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(3020mil,1642.008mil) on Top Layer And Track (3004.252mil,1671.535mil)(3004.252mil,1675.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(3020mil,1642.008mil) on Top Layer And Track (3035.748mil,1671.535mil)(3035.748mil,1675.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(3020mil,1705mil) on Top Layer And Track (3004.252mil,1671.535mil)(3004.252mil,1675.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C22-2(3020mil,1705mil) on Top Layer And Track (3035.748mil,1671.535mil)(3035.748mil,1675.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(3220mil,1642.008mil) on Top Layer And Track (3204.252mil,1671.535mil)(3204.252mil,1675.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(3220mil,1642.008mil) on Top Layer And Track (3235.748mil,1671.535mil)(3235.748mil,1675.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(3220mil,1705mil) on Top Layer And Track (3204.252mil,1671.535mil)(3204.252mil,1675.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C23-2(3220mil,1705mil) on Top Layer And Track (3235.748mil,1671.535mil)(3235.748mil,1675.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(2838.504mil,1397.008mil) on Top Layer And Track (2822.756mil,1426.535mil)(2822.756mil,1430.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(2838.504mil,1397.008mil) on Top Layer And Track (2854.252mil,1426.535mil)(2854.252mil,1430.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(2838.504mil,1460mil) on Top Layer And Track (2822.756mil,1426.535mil)(2822.756mil,1430.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C24-2(2838.504mil,1460mil) on Top Layer And Track (2854.252mil,1426.535mil)(2854.252mil,1430.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(3040mil,1397.008mil) on Top Layer And Track (3024.252mil,1426.535mil)(3024.252mil,1430.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(3040mil,1397.008mil) on Top Layer And Track (3055.748mil,1426.535mil)(3055.748mil,1430.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-2(3040mil,1460mil) on Top Layer And Track (3024.252mil,1426.535mil)(3024.252mil,1430.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C25-2(3040mil,1460mil) on Top Layer And Track (3055.748mil,1426.535mil)(3055.748mil,1430.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(3235mil,1397.008mil) on Top Layer And Track (3219.252mil,1426.535mil)(3219.252mil,1430.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(3235mil,1397.008mil) on Top Layer And Track (3250.748mil,1426.535mil)(3250.748mil,1430.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-2(3235mil,1460mil) on Top Layer And Track (3219.252mil,1426.535mil)(3219.252mil,1430.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C26-2(3235mil,1460mil) on Top Layer And Track (3250.748mil,1426.535mil)(3250.748mil,1430.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(6580mil,3852.008mil) on Top Layer And Track (6564.252mil,3881.535mil)(6564.252mil,3885.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(6580mil,3852.008mil) on Top Layer And Track (6595.748mil,3881.535mil)(6595.748mil,3885.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(6580mil,3915mil) on Top Layer And Track (6564.252mil,3881.535mil)(6564.252mil,3885.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C27-2(6580mil,3915mil) on Top Layer And Track (6595.748mil,3881.535mil)(6595.748mil,3885.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-1(6800mil,3852.008mil) on Top Layer And Track (6784.252mil,3881.535mil)(6784.252mil,3885.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-1(6800mil,3852.008mil) on Top Layer And Track (6815.748mil,3881.535mil)(6815.748mil,3885.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-2(6800mil,3915mil) on Top Layer And Track (6784.252mil,3881.535mil)(6784.252mil,3885.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C28-2(6800mil,3915mil) on Top Layer And Track (6815.748mil,3881.535mil)(6815.748mil,3885.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(3268.504mil,3265mil) on Bottom Layer And Track (3298.032mil,3249.252mil)(3301.969mil,3249.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(3268.504mil,3265mil) on Bottom Layer And Track (3298.032mil,3280.748mil)(3301.969mil,3280.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(3331.496mil,3265mil) on Bottom Layer And Track (3298.032mil,3249.252mil)(3301.969mil,3249.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3-2(3331.496mil,3265mil) on Bottom Layer And Track (3298.032mil,3280.748mil)(3301.969mil,3280.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(3268.504mil,3190mil) on Bottom Layer And Track (3298.032mil,3174.252mil)(3301.969mil,3174.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(3268.504mil,3190mil) on Bottom Layer And Track (3298.032mil,3205.748mil)(3301.969mil,3205.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(3331.496mil,3190mil) on Bottom Layer And Track (3298.032mil,3174.252mil)(3301.969mil,3174.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4-2(3331.496mil,3190mil) on Bottom Layer And Track (3298.032mil,3205.748mil)(3301.969mil,3205.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(3268.504mil,3115mil) on Bottom Layer And Track (3298.032mil,3099.252mil)(3301.969mil,3099.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(3268.504mil,3115mil) on Bottom Layer And Track (3298.032mil,3130.748mil)(3301.969mil,3130.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(3331.496mil,3115mil) on Bottom Layer And Track (3298.032mil,3099.252mil)(3301.969mil,3099.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5-2(3331.496mil,3115mil) on Bottom Layer And Track (3298.032mil,3130.748mil)(3301.969mil,3130.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(3268.504mil,3040mil) on Bottom Layer And Track (3298.032mil,3024.252mil)(3301.969mil,3024.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(3268.504mil,3040mil) on Bottom Layer And Track (3298.032mil,3055.748mil)(3301.969mil,3055.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(3331.496mil,3040mil) on Bottom Layer And Track (3298.032mil,3024.252mil)(3301.969mil,3024.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C6-2(3331.496mil,3040mil) on Bottom Layer And Track (3298.032mil,3055.748mil)(3301.969mil,3055.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(3268.504mil,2960mil) on Bottom Layer And Track (3298.032mil,2944.252mil)(3301.969mil,2944.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(3268.504mil,2960mil) on Bottom Layer And Track (3298.032mil,2975.748mil)(3301.969mil,2975.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(3331.496mil,2960mil) on Bottom Layer And Track (3298.032mil,2944.252mil)(3301.969mil,2944.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C7-2(3331.496mil,2960mil) on Bottom Layer And Track (3298.032mil,2975.748mil)(3301.969mil,2975.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(3268.504mil,2880mil) on Bottom Layer And Track (3298.032mil,2864.252mil)(3301.969mil,2864.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(3268.504mil,2880mil) on Bottom Layer And Track (3298.032mil,2895.748mil)(3301.969mil,2895.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(3331.496mil,2880mil) on Bottom Layer And Track (3298.032mil,2864.252mil)(3301.969mil,2864.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C8-2(3331.496mil,2880mil) on Bottom Layer And Track (3298.032mil,2895.748mil)(3301.969mil,2895.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(2986.496mil,3260mil) on Bottom Layer And Track (2953.031mil,3244.252mil)(2956.968mil,3244.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C9-1(2986.496mil,3260mil) on Bottom Layer And Track (2953.031mil,3275.748mil)(2956.968mil,3275.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(2923.504mil,3260mil) on Bottom Layer And Track (2953.031mil,3244.252mil)(2956.968mil,3244.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(2923.504mil,3260mil) on Bottom Layer And Track (2953.031mil,3275.748mil)(2956.968mil,3275.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(4015mil,1118.504mil) on Top Layer And Track (3999.252mil,1148.032mil)(3999.252mil,1151.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(4015mil,1118.504mil) on Top Layer And Track (4030.748mil,1148.032mil)(4030.748mil,1151.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(4015mil,1181.496mil) on Top Layer And Track (3999.252mil,1148.032mil)(3999.252mil,1151.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10-2(4015mil,1181.496mil) on Top Layer And Track (4030.748mil,1148.032mil)(4030.748mil,1151.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(2055mil,4225mil) on Top Layer And Track (2084.528mil,4209.252mil)(2088.465mil,4209.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(2055mil,4225mil) on Top Layer And Track (2084.528mil,4240.748mil)(2088.465mil,4240.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(3813.504mil,1180mil) on Top Layer And Track (3843.032mil,1164.252mil)(3846.968mil,1164.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(3813.504mil,1180mil) on Top Layer And Track (3843.032mil,1195.748mil)(3846.968mil,1195.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(3876.496mil,1180mil) on Top Layer And Track (3843.032mil,1164.252mil)(3846.968mil,1164.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R11-2(3876.496mil,1180mil) on Top Layer And Track (3843.032mil,1195.748mil)(3846.968mil,1195.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(2117.992mil,4225mil) on Top Layer And Track (2084.528mil,4209.252mil)(2088.465mil,4209.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R1-2(2117.992mil,4225mil) on Top Layer And Track (2084.528mil,4240.748mil)(2088.465mil,4240.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(3375mil,1118.504mil) on Top Layer And Track (3359.252mil,1148.032mil)(3359.252mil,1151.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(3375mil,1118.504mil) on Top Layer And Track (3390.748mil,1148.032mil)(3390.748mil,1151.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(3375mil,1181.496mil) on Top Layer And Track (3359.252mil,1148.032mil)(3359.252mil,1151.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R12-2(3375mil,1181.496mil) on Top Layer And Track (3390.748mil,1148.032mil)(3390.748mil,1151.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(3595mil,1118.504mil) on Top Layer And Track (3579.252mil,1148.032mil)(3579.252mil,1151.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(3595mil,1118.504mil) on Top Layer And Track (3610.748mil,1148.032mil)(3610.748mil,1151.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-2(3595mil,1181.496mil) on Top Layer And Track (3579.252mil,1148.032mil)(3579.252mil,1151.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R13-2(3595mil,1181.496mil) on Top Layer And Track (3610.748mil,1148.032mil)(3610.748mil,1151.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(2725mil,1123.504mil) on Top Layer And Track (2709.252mil,1153.032mil)(2709.252mil,1156.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(2725mil,1123.504mil) on Top Layer And Track (2740.748mil,1153.032mil)(2740.748mil,1156.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-2(2725mil,1186.496mil) on Top Layer And Track (2709.252mil,1153.032mil)(2709.252mil,1156.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R14-2(2725mil,1186.496mil) on Top Layer And Track (2740.748mil,1153.032mil)(2740.748mil,1156.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(2945mil,1123.504mil) on Top Layer And Track (2929.252mil,1153.032mil)(2929.252mil,1156.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(2945mil,1123.504mil) on Top Layer And Track (2960.748mil,1153.032mil)(2960.748mil,1156.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(2945mil,1186.496mil) on Top Layer And Track (2929.252mil,1153.032mil)(2929.252mil,1156.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R15-2(2945mil,1186.496mil) on Top Layer And Track (2960.748mil,1153.032mil)(2960.748mil,1156.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(3165mil,1123.504mil) on Top Layer And Track (3149.252mil,1153.032mil)(3149.252mil,1156.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(3165mil,1123.504mil) on Top Layer And Track (3180.748mil,1153.032mil)(3180.748mil,1156.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(3165mil,1186.496mil) on Top Layer And Track (3149.252mil,1153.032mil)(3149.252mil,1156.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R16-2(3165mil,1186.496mil) on Top Layer And Track (3180.748mil,1153.032mil)(3180.748mil,1156.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(4425mil,4778.504mil) on Top Layer And Track (4409.252mil,4808.032mil)(4409.252mil,4811.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(4425mil,4778.504mil) on Top Layer And Track (4440.748mil,4808.032mil)(4440.748mil,4811.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(4425mil,4841.496mil) on Top Layer And Track (4409.252mil,4808.032mil)(4409.252mil,4811.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R17-2(4425mil,4841.496mil) on Top Layer And Track (4440.748mil,4808.032mil)(4440.748mil,4811.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(4645mil,4778.504mil) on Top Layer And Track (4629.252mil,4808.032mil)(4629.252mil,4811.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(4645mil,4778.504mil) on Top Layer And Track (4660.748mil,4808.032mil)(4660.748mil,4811.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-2(4645mil,4841.496mil) on Top Layer And Track (4629.252mil,4808.032mil)(4629.252mil,4811.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R18-2(4645mil,4841.496mil) on Top Layer And Track (4660.748mil,4808.032mil)(4660.748mil,4811.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(4415.984mil,4312.244mil) on Top Layer And Track (4400.236mil,4341.771mil)(4400.236mil,4345.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(4415.984mil,4312.244mil) on Top Layer And Track (4431.732mil,4341.771mil)(4431.732mil,4345.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(4415.984mil,4375.236mil) on Top Layer And Track (4400.236mil,4341.771mil)(4400.236mil,4345.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R19-2(4415.984mil,4375.236mil) on Top Layer And Track (4431.732mil,4341.771mil)(4431.732mil,4345.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(4635.984mil,4312.244mil) on Top Layer And Track (4620.236mil,4341.771mil)(4620.236mil,4345.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(4635.984mil,4312.244mil) on Top Layer And Track (4651.732mil,4341.771mil)(4651.732mil,4345.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(4635.984mil,4375.236mil) on Top Layer And Track (4620.236mil,4341.771mil)(4620.236mil,4345.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R20-2(4635.984mil,4375.236mil) on Top Layer And Track (4651.732mil,4341.771mil)(4651.732mil,4345.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(2055mil,4050mil) on Top Layer And Track (2084.528mil,4034.252mil)(2088.465mil,4034.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(2055mil,4050mil) on Top Layer And Track (2084.528mil,4065.748mil)(2088.465mil,4065.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(4425.984mil,4596.26mil) on Top Layer And Track (4455.512mil,4580.512mil)(4459.449mil,4580.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(4425.984mil,4596.26mil) on Top Layer And Track (4455.512mil,4612.008mil)(4459.449mil,4612.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-2(4488.976mil,4596.26mil) on Top Layer And Track (4455.512mil,4580.512mil)(4459.449mil,4580.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R21-2(4488.976mil,4596.26mil) on Top Layer And Track (4455.512mil,4612.008mil)(4459.449mil,4612.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(2117.992mil,4050mil) on Top Layer And Track (2084.528mil,4034.252mil)(2088.465mil,4034.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R2-2(2117.992mil,4050mil) on Top Layer And Track (2084.528mil,4065.748mil)(2088.465mil,4065.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(4632.48mil,4534.764mil) on Top Layer And Track (4616.732mil,4564.292mil)(4616.732mil,4568.229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(4632.48mil,4534.764mil) on Top Layer And Track (4648.228mil,4564.292mil)(4648.228mil,4568.229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-2(4632.48mil,4597.756mil) on Top Layer And Track (4616.732mil,4564.292mil)(4616.732mil,4568.229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R22-2(4632.48mil,4597.756mil) on Top Layer And Track (4648.228mil,4564.292mil)(4648.228mil,4568.229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(4413.465mil,4068.504mil) on Top Layer And Track (4397.717mil,4098.032mil)(4397.717mil,4101.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(4413.465mil,4068.504mil) on Top Layer And Track (4429.213mil,4098.032mil)(4429.213mil,4101.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-2(4413.465mil,4131.496mil) on Top Layer And Track (4397.717mil,4098.032mil)(4397.717mil,4101.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R23-2(4413.465mil,4131.496mil) on Top Layer And Track (4429.213mil,4098.032mil)(4429.213mil,4101.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-1(4643.465mil,4068.504mil) on Top Layer And Track (4627.717mil,4098.032mil)(4627.717mil,4101.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-1(4643.465mil,4068.504mil) on Top Layer And Track (4659.213mil,4098.032mil)(4659.213mil,4101.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-2(4643.465mil,4131.496mil) on Top Layer And Track (4627.717mil,4098.032mil)(4627.717mil,4101.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R24-2(4643.465mil,4131.496mil) on Top Layer And Track (4659.213mil,4098.032mil)(4659.213mil,4101.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(1515mil,4403.504mil) on Top Layer And Track (1499.252mil,4433.032mil)(1499.252mil,4436.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(1515mil,4403.504mil) on Top Layer And Track (1530.748mil,4433.032mil)(1530.748mil,4436.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-2(1515mil,4466.496mil) on Top Layer And Track (1499.252mil,4433.032mil)(1499.252mil,4436.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R25-2(1515mil,4466.496mil) on Top Layer And Track (1530.748mil,4433.032mil)(1530.748mil,4436.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(1525mil,3612.008mil) on Top Layer And Track (1509.252mil,3641.535mil)(1509.252mil,3645.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(1525mil,3612.008mil) on Top Layer And Track (1540.748mil,3641.535mil)(1540.748mil,3645.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-2(1525mil,3675mil) on Top Layer And Track (1509.252mil,3641.535mil)(1509.252mil,3645.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R26-2(1525mil,3675mil) on Top Layer And Track (1540.748mil,3641.535mil)(1540.748mil,3645.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-1(2117.992mil,2653.504mil) on Top Layer And Track (2102.244mil,2683.032mil)(2102.244mil,2686.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-1(2117.992mil,2653.504mil) on Top Layer And Track (2133.74mil,2683.032mil)(2133.74mil,2686.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-2(2117.992mil,2716.496mil) on Top Layer And Track (2102.244mil,2683.032mil)(2102.244mil,2686.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R27-2(2117.992mil,2716.496mil) on Top Layer And Track (2133.74mil,2683.032mil)(2133.74mil,2686.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-1(2120mil,2402.008mil) on Top Layer And Track (2104.252mil,2431.535mil)(2104.252mil,2435.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-1(2120mil,2402.008mil) on Top Layer And Track (2135.748mil,2431.535mil)(2135.748mil,2435.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-2(2120mil,2465mil) on Top Layer And Track (2104.252mil,2431.535mil)(2104.252mil,2435.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R28-2(2120mil,2465mil) on Top Layer And Track (2135.748mil,2431.535mil)(2135.748mil,2435.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-1(2360mil,1927.008mil) on Top Layer And Track (2344.252mil,1956.535mil)(2344.252mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-1(2360mil,1927.008mil) on Top Layer And Track (2375.748mil,1956.535mil)(2375.748mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-2(2360mil,1990mil) on Top Layer And Track (2344.252mil,1956.535mil)(2344.252mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R29-2(2360mil,1990mil) on Top Layer And Track (2375.748mil,1956.535mil)(2375.748mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-1(2150mil,1927.008mil) on Top Layer And Track (2134.252mil,1956.535mil)(2134.252mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-1(2150mil,1927.008mil) on Top Layer And Track (2165.748mil,1956.535mil)(2165.748mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-2(2150mil,1990mil) on Top Layer And Track (2134.252mil,1956.535mil)(2134.252mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R30-2(2150mil,1990mil) on Top Layer And Track (2165.748mil,1956.535mil)(2165.748mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(2055mil,3865mil) on Top Layer And Track (2084.528mil,3849.252mil)(2088.465mil,3849.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(2055mil,3865mil) on Top Layer And Track (2084.528mil,3880.748mil)(2088.465mil,3880.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-1(2600mil,2668.504mil) on Top Layer And Track (2584.252mil,2698.032mil)(2584.252mil,2701.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-1(2600mil,2668.504mil) on Top Layer And Track (2615.748mil,2698.032mil)(2615.748mil,2701.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-2(2600mil,2731.496mil) on Top Layer And Track (2584.252mil,2698.032mil)(2584.252mil,2701.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R31-2(2600mil,2731.496mil) on Top Layer And Track (2615.748mil,2698.032mil)(2615.748mil,2701.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(2117.992mil,3865mil) on Top Layer And Track (2084.528mil,3849.252mil)(2088.465mil,3849.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R3-2(2117.992mil,3865mil) on Top Layer And Track (2084.528mil,3880.748mil)(2088.465mil,3880.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-1(1945mil,1927.008mil) on Top Layer And Track (1929.252mil,1956.535mil)(1929.252mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-1(1945mil,1927.008mil) on Top Layer And Track (1960.748mil,1956.535mil)(1960.748mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-2(1945mil,1990mil) on Top Layer And Track (1929.252mil,1956.535mil)(1929.252mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R32-2(1945mil,1990mil) on Top Layer And Track (1960.748mil,1956.535mil)(1960.748mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-1(1741.339mil,1927.008mil) on Top Layer And Track (1725.591mil,1956.535mil)(1725.591mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-1(1741.339mil,1927.008mil) on Top Layer And Track (1757.087mil,1956.535mil)(1757.087mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-2(1741.339mil,1990mil) on Top Layer And Track (1725.591mil,1956.535mil)(1725.591mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R33-2(1741.339mil,1990mil) on Top Layer And Track (1757.087mil,1956.535mil)(1757.087mil,1960.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-1(2605mil,2430mil) on Top Layer And Track (2589.252mil,2459.528mil)(2589.252mil,2463.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-1(2605mil,2430mil) on Top Layer And Track (2620.748mil,2459.528mil)(2620.748mil,2463.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-2(2605mil,2492.992mil) on Top Layer And Track (2589.252mil,2459.528mil)(2589.252mil,2463.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R34-2(2605mil,2492.992mil) on Top Layer And Track (2620.748mil,2459.528mil)(2620.748mil,2463.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-1(3090mil,1912.008mil) on Top Layer And Track (3074.252mil,1941.535mil)(3074.252mil,1945.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-1(3090mil,1912.008mil) on Top Layer And Track (3105.748mil,1941.535mil)(3105.748mil,1945.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-2(3090mil,1975mil) on Top Layer And Track (3074.252mil,1941.535mil)(3074.252mil,1945.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R35-2(3090mil,1975mil) on Top Layer And Track (3105.748mil,1941.535mil)(3105.748mil,1945.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-1(3529.055mil,1907.008mil) on Top Layer And Track (3513.307mil,1936.535mil)(3513.307mil,1940.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-1(3529.055mil,1907.008mil) on Top Layer And Track (3544.803mil,1936.535mil)(3544.803mil,1940.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-2(3529.055mil,1970mil) on Top Layer And Track (3513.307mil,1936.535mil)(3513.307mil,1940.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R36-2(3529.055mil,1970mil) on Top Layer And Track (3544.803mil,1936.535mil)(3544.803mil,1940.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-1(3960mil,1907.165mil) on Top Layer And Track (3944.252mil,1936.693mil)(3944.252mil,1940.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-1(3960mil,1907.165mil) on Top Layer And Track (3975.748mil,1936.693mil)(3975.748mil,1940.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-2(3960mil,1970.158mil) on Top Layer And Track (3944.252mil,1936.693mil)(3944.252mil,1940.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R37-2(3960mil,1970.158mil) on Top Layer And Track (3975.748mil,1936.693mil)(3975.748mil,1940.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-1(6150mil,4212.008mil) on Top Layer And Track (6134.252mil,4241.535mil)(6134.252mil,4245.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-1(6150mil,4212.008mil) on Top Layer And Track (6165.748mil,4241.535mil)(6165.748mil,4245.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-2(6150mil,4275mil) on Top Layer And Track (6134.252mil,4241.535mil)(6134.252mil,4245.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R38-2(6150mil,4275mil) on Top Layer And Track (6165.748mil,4241.535mil)(6165.748mil,4245.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-1(6150mil,3957.008mil) on Top Layer And Track (6134.252mil,3986.535mil)(6134.252mil,3990.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-1(6150mil,3957.008mil) on Top Layer And Track (6165.748mil,3986.535mil)(6165.748mil,3990.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-2(6150mil,4020mil) on Top Layer And Track (6134.252mil,3986.535mil)(6134.252mil,3990.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R39-2(6150mil,4020mil) on Top Layer And Track (6165.748mil,3986.535mil)(6165.748mil,3990.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R40-1(6355mil,3857.008mil) on Top Layer And Track (6339.252mil,3886.535mil)(6339.252mil,3890.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R40-1(6355mil,3857.008mil) on Top Layer And Track (6370.748mil,3886.535mil)(6370.748mil,3890.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R40-2(6355mil,3920mil) on Top Layer And Track (6339.252mil,3886.535mil)(6339.252mil,3890.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R40-2(6355mil,3920mil) on Top Layer And Track (6370.748mil,3886.535mil)(6370.748mil,3890.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(2055mil,3690mil) on Top Layer And Track (2084.528mil,3674.252mil)(2088.465mil,3674.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(2055mil,3690mil) on Top Layer And Track (2084.528mil,3705.748mil)(2088.465mil,3705.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-1(6385mil,4470mil) on Top Layer And Track (6414.528mil,4454.252mil)(6418.465mil,4454.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-1(6385mil,4470mil) on Top Layer And Track (6414.528mil,4485.748mil)(6418.465mil,4485.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-2(6447.992mil,4470mil) on Top Layer And Track (6414.528mil,4454.252mil)(6418.465mil,4454.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R41-2(6447.992mil,4470mil) on Top Layer And Track (6414.528mil,4485.748mil)(6418.465mil,4485.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(2117.992mil,3690mil) on Top Layer And Track (2084.528mil,3674.252mil)(2088.465mil,3674.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R4-2(2117.992mil,3690mil) on Top Layer And Track (2084.528mil,3705.748mil)(2088.465mil,3705.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-1(6615mil,4402.008mil) on Top Layer And Track (6599.252mil,4431.535mil)(6599.252mil,4435.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-1(6615mil,4402.008mil) on Top Layer And Track (6630.748mil,4431.535mil)(6630.748mil,4435.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-2(6615mil,4465mil) on Top Layer And Track (6599.252mil,4431.535mil)(6599.252mil,4435.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R42-2(6615mil,4465mil) on Top Layer And Track (6630.748mil,4431.535mil)(6630.748mil,4435.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-1(6830mil,4397.008mil) on Top Layer And Track (6814.252mil,4426.535mil)(6814.252mil,4430.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-1(6830mil,4397.008mil) on Top Layer And Track (6845.748mil,4426.535mil)(6845.748mil,4430.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-2(6830mil,4460mil) on Top Layer And Track (6814.252mil,4426.535mil)(6814.252mil,4430.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R43-2(6830mil,4460mil) on Top Layer And Track (6845.748mil,4426.535mil)(6845.748mil,4430.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-1(6370mil,4120mil) on Top Layer And Track (6354.252mil,4149.528mil)(6354.252mil,4153.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-1(6370mil,4120mil) on Top Layer And Track (6385.748mil,4149.528mil)(6385.748mil,4153.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-2(6370mil,4182.992mil) on Top Layer And Track (6354.252mil,4149.528mil)(6354.252mil,4153.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R44-2(6370mil,4182.992mil) on Top Layer And Track (6385.748mil,4149.528mil)(6385.748mil,4153.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R45-1(6600mil,4120mil) on Top Layer And Track (6584.252mil,4149.528mil)(6584.252mil,4153.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R45-1(6600mil,4120mil) on Top Layer And Track (6615.748mil,4149.528mil)(6615.748mil,4153.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R45-2(6600mil,4182.992mil) on Top Layer And Track (6584.252mil,4149.528mil)(6584.252mil,4153.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R45-2(6600mil,4182.992mil) on Top Layer And Track (6615.748mil,4149.528mil)(6615.748mil,4153.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R46-1(6830mil,4120mil) on Top Layer And Track (6814.252mil,4149.528mil)(6814.252mil,4153.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R46-1(6830mil,4120mil) on Top Layer And Track (6845.748mil,4149.528mil)(6845.748mil,4153.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R46-2(6830mil,4182.992mil) on Top Layer And Track (6814.252mil,4149.528mil)(6814.252mil,4153.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R46-2(6830mil,4182.992mil) on Top Layer And Track (6845.748mil,4149.528mil)(6845.748mil,4153.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(2755mil,4225mil) on Top Layer And Track (2784.528mil,4209.252mil)(2788.465mil,4209.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(2755mil,4225mil) on Top Layer And Track (2784.528mil,4240.748mil)(2788.465mil,4240.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(2817.992mil,4225mil) on Top Layer And Track (2784.528mil,4209.252mil)(2788.465mil,4209.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R5-2(2817.992mil,4225mil) on Top Layer And Track (2784.528mil,4240.748mil)(2788.465mil,4240.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(2755mil,4045mil) on Top Layer And Track (2784.528mil,4029.252mil)(2788.465mil,4029.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(2755mil,4045mil) on Top Layer And Track (2784.528mil,4060.748mil)(2788.465mil,4060.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-2(2817.992mil,4045mil) on Top Layer And Track (2784.528mil,4029.252mil)(2788.465mil,4029.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R6-2(2817.992mil,4045mil) on Top Layer And Track (2784.528mil,4060.748mil)(2788.465mil,4060.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(2755mil,3850mil) on Top Layer And Track (2784.528mil,3834.252mil)(2788.465mil,3834.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(2755mil,3850mil) on Top Layer And Track (2784.528mil,3865.748mil)(2788.465mil,3865.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(2817.992mil,3850mil) on Top Layer And Track (2784.528mil,3834.252mil)(2788.465mil,3834.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R7-2(2817.992mil,3850mil) on Top Layer And Track (2784.528mil,3865.748mil)(2788.465mil,3865.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-1(2755mil,3665mil) on Top Layer And Track (2784.528mil,3649.252mil)(2788.465mil,3649.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-1(2755mil,3665mil) on Top Layer And Track (2784.528mil,3680.748mil)(2788.465mil,3680.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(2817.992mil,3665mil) on Top Layer And Track (2784.528mil,3649.252mil)(2788.465mil,3649.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R8-2(2817.992mil,3665mil) on Top Layer And Track (2784.528mil,3680.748mil)(2788.465mil,3680.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(6150mil,4465mil) on Top Layer And Track (6179.528mil,4449.252mil)(6183.465mil,4449.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(6150mil,4465mil) on Top Layer And Track (6179.528mil,4480.748mil)(6183.465mil,4480.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(6212.992mil,4465mil) on Top Layer And Track (6179.528mil,4449.252mil)(6183.465mil,4449.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9-2(6212.992mil,4465mil) on Top Layer And Track (6179.528mil,4480.748mil)(6183.465mil,4480.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S1-1(1610mil,4375mil) on Top Layer And Track (1613.937mil,4397.638mil)(1734.016mil,4397.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S1-2(1737.953mil,4375mil) on Top Layer And Track (1613.937mil,4397.638mil)(1734.016mil,4397.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S1-3(1610mil,4310.039mil) on Top Layer And Track (1613.937mil,4287.402mil)(1734.016mil,4287.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S1-4(1737.953mil,4310.039mil) on Top Layer And Track (1613.937mil,4287.402mil)(1734.016mil,4287.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.48mil < 10mil) Between Pad S2-1(2496.929mil,2715mil) on Top Layer And Track (2489.055mil,2665.787mil)(2489.055mil,2674.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.48mil < 10mil) Between Pad S2-1(2496.929mil,2715mil) on Top Layer And Track (2489.055mil,2755.945mil)(2489.055mil,2764.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.861mil < 10mil) Between Pad S2-2(2363.071mil,2715mil) on Top Layer And Track (2370.945mil,2665.787mil)(2370.945mil,2674.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.48mil < 10mil) Between Pad S2-2(2363.071mil,2715mil) on Top Layer And Track (2370.945mil,2755.945mil)(2370.945mil,2764.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.48mil < 10mil) Between Pad S3-1(2506.929mil,2480mil) on Top Layer And Track (2499.055mil,2430.787mil)(2499.055mil,2439.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.48mil < 10mil) Between Pad S3-1(2506.929mil,2480mil) on Top Layer And Track (2499.055mil,2520.945mil)(2499.055mil,2529.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.861mil < 10mil) Between Pad S3-2(2373.071mil,2480mil) on Top Layer And Track (2380.945mil,2430.787mil)(2380.945mil,2439.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.48mil < 10mil) Between Pad S3-2(2373.071mil,2480mil) on Top Layer And Track (2380.945mil,2520.945mil)(2380.945mil,2529.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.48mil]
Rule Violations :301

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.019mil < 10mil) Between Text "C3" (3490mil,3235mil) on Bottom Overlay And Text "C4" (3490mil,3160mil) on Bottom Overlay Silk Text to Silk Clearance [5.019mil]
   Violation between Silk To Silk Clearance Constraint: (5.019mil < 10mil) Between Text "C4" (3490mil,3160mil) on Bottom Overlay And Text "C5" (3490mil,3085mil) on Bottom Overlay Silk Text to Silk Clearance [5.019mil]
   Violation between Silk To Silk Clearance Constraint: (5.019mil < 10mil) Between Text "C5" (3490mil,3085mil) on Bottom Overlay And Text "C6" (3490mil,3010mil) on Bottom Overlay Silk Text to Silk Clearance [5.019mil]
   Violation between Silk To Silk Clearance Constraint: (9.303mil < 10mil) Between Text "R11" (3794.5mil,1240.5mil) on Top Overlay And Text "RTS" (3853.898mil,1317.284mil) on Top Overlay Silk Text to Silk Clearance [9.303mil]
Rule Violations :4

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "U3" (6428.5mil,4946.5mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Text "U8" (6086.5mil,4983.5mil) on Top Overlay 
Rule Violations :2

Processing Rule : Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2'))
   Violation between Room Definition: Between Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2')) And SIP Component SPI_1-CON_5M (2920mil,2121.26mil) on Top Layer 
   Violation between Room Definition: Between Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2')) And SIP Component SPI_2-CON_5M (3350mil,2121.26mil) on Top Layer 
   Violation between Room Definition: Between Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2')) And SIP Component SPI_4-CON_5M (3790mil,2117.677mil) on Top Layer 
   Violation between Room Definition: Between Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2')) And SMT Small Component C21-CAP_0.1uF_16V_0603 (2870mil,1705mil) on Top Layer 
   Violation between Room Definition: Between Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2')) And SMT Small Component C22-CAP_0.1uF_16V_0603 (3020mil,1673.504mil) on Top Layer 
   Violation between Room Definition: Between Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2')) And SMT Small Component C23-CAP_0.1uF_16V_0603 (3220mil,1673.504mil) on Top Layer 
   Violation between Room Definition: Between Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2')) And SMT Small Component C24-CAP_0.1uF_16V_0603 (2838.504mil,1428.504mil) on Top Layer 
   Violation between Room Definition: Between Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2')) And SMT Small Component C25-CAP_0.1uF_16V_0603 (3040mil,1428.504mil) on Top Layer 
   Violation between Room Definition: Between Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2')) And SMT Small Component C26-CAP_0.1uF_16V_0603 (3235mil,1428.504mil) on Top Layer 
   Violation between Room Definition: Between Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2')) And SMT Small Component R35-RES_1K_0603 (3090mil,1943.504mil) on Top Layer 
   Violation between Room Definition: Between Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2')) And SMT Small Component R36-RES_1K_0603 (3529.055mil,1938.504mil) on Top Layer 
   Violation between Room Definition: Between Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2')) And SMT Small Component R37-RES_1K_0603 (3960mil,1938.661mil) on Top Layer 
   Violation between Room Definition: Between Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2')) And SOIC Component U5-SN74LVC2T45DCURG4 (3140mil,2185mil) on Top Layer 
   Violation between Room Definition: Between Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2')) And SOIC Component U6-SN74LVC2T45DCURG4 (3574.055mil,2180mil) on Top Layer 
   Violation between Room Definition: Between Room Connectors2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Connectors2')) And SOIC Component U7-SN74LVC2T45DCURG4 (4010mil,2175.157mil) on Top Layer 
Rule Violations :15

Processing Rule : Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR'))
   Violation between Room Definition: Between Component U3-OPA313IDBVR (6520mil,4835mil) on Top Layer And Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And Small Component FSR1_1-FSR Header (4950mil,4675mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And Small Component FSR1_2-FSR Jumper (5335mil,4675mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And Small Component FSR1_3-FSR Header (5745mil,4675mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And Small Component FSR2_1-FSR Header (4950mil,4345mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And Small Component FSR2_2-FSR Header (5335mil,4345mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And Small Component FSR2_3-FSR Header (5745mil,4345mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And SMT Small Component C27-CAP_DNP_0603 (6580mil,3883.504mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And SMT Small Component C28-CAP_DNP_0603 (6800mil,3883.504mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And SMT Small Component R38-RES_DNP_0603 (6150mil,4243.504mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And SMT Small Component R39-1.1K 1% (6150mil,3988.504mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And SMT Small Component R40-RES_DNP_0603 (6355mil,3888.504mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And SMT Small Component R41-RES_165K_0603 (6416.496mil,4470mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And SMT Small Component R42-RES_165K_0603 (6615mil,4433.504mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And SMT Small Component R43-RES_2K2_0603 (6830mil,4428.504mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And SMT Small Component R44-14.3K 1% (6370mil,4151.496mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And SMT Small Component R45-RES_825K_0603 (6600mil,4151.496mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And SMT Small Component R46-RES_1K_0603 (6830mil,4151.496mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And SMT Small Component R9-RES_825K_0603 (6181.496mil,4465mil) on Top Layer 
   Violation between Room Definition: Between Room FSR (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('FSR')) And SOIC Component U8-CA3140AMZ (6225mil,4835mil) on Top Layer 
Rule Violations :20

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02