<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn250528220300"></A><B><U><big>pn250528220300</big></U></B>
#Start recording tcl command: 5/28/2025 09:09:39
#Project Location: D:/RTL_FPGA/SD2/VERILOG/aula6-sinc; Project name: contador
prj_project new -name "contador" -impl "impl1" -dev LFE5U-45F-6BG256C -synthesis "lse"
prj_project save
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/contador.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/contador_vhdl.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/contador.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "cnt_asc_mod13_tb.vhd"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_cont_decrescent/sim_cont_decrescent.spf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_cont/sim_cont.spf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_cont/sim_cont.spf"
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/contador_vhdl.vhd"
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cnt_asc_mod13_tb.vhd"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cont_assincr.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "cnt_asc_rand_tb.vhd"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_rand/sim_rand.spf"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_rand/sim_rand.spf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_cont/sim_cont.spf"
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cont_assincr.vhd"
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cnt_asc_rand_tb.vhd"
prj_src enable "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cont_assincr.vhd"
prj_src enable "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cnt_asc_rand_tb.vhd"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_rand/sim_rand.spf"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_rand/sim_rand.spf"
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cont_assincr.vhd"
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cnt_asc_rand_tb.vhd"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/contador_mod16.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_cont_mod16/sim_cont_mod16.spf"
source "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "cont_mod16_tb.vhd"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_cont_mod16/sim_cont_mod16.spf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_cont/sim_cont.spf"
prj_project save
prj_project close
#Stop recording: 5/28/2025 22:03:02



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
