library verilog;
use verilog.vl_types.all;
entity demonstrate_vlg_tst is
end demonstrate_vlg_tst;
