#Substrate Graph
# noVertices
20
# noArcs
38
# Vertices: id cost cpu group
0 14 9360 20
1 12 2801 20
2 6 1980 20
3 44 11537 14
4 16 3529 14
5 28 4288 20
6 9 575 20
7 31 477 20
8 14 3555 20
9 32 1543 20
10 18 12502 14
11 29 8341 38
12 8 1824 14
13 7 1915 20
14 38 5169 38
15 38 13892 24
16 1 4207 20
17 50 5669 38
18 41 1327 20
19 38 2164 20
# Arcs: idS idT bandwidth cost delay
0 1 745 21 10
1 0 424 26 27
0 2 501 49 21
2 0 370 44 21
0 3 2156 11 38
3 0 3495 44 25
0 5 1402 44 7
5 0 1308 20 8
0 8 636 36 37
8 0 566 47 7
0 13 473 25 27
13 0 213 15 15
0 16 940 28 25
16 0 745 12 24
3 4 1022 39 22
4 3 879 9 10
3 10 2439 1 23
10 3 4115 19 28
4 12 396 16 12
12 4 213 40 20
5 6 157 15 26
6 5 125 1 38
5 7 106 46 31
7 5 60 3 27
5 9 309 11 31
9 5 279 24 33
5 18 224 33 10
18 5 342 33 38
5 19 469 50 34
19 5 428 2 11
10 11 2909 5 32
11 10 2314 31 25
10 15 1801 10 21
15 10 4848 10 10
11 14 1901 11 37
14 11 1290 50 24
14 17 1326 50 11
17 14 1068 10 37
# noSlices
40
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 99
1 81
2 90
3 90
4 72
# Arcs: idS idT bandwidth delay
0 1 27 187
0 2 30 187
2 3 30 187
2 4 24 187
# Mapping
40
# Mapping pairs
2 19
2 17
2 18
2 13
2 11
2 10
2 9
2 14
2 4
2 8
2 1
2 0
4 5
4 1
4 16
4 0
4 8
4 18
2 6
3 3
4 9
2 7
3 4
4 6
2 16
4 19
4 7
2 12
4 13
3 12
2 3
1 14
2 5
1 17
2 15
1 11
2 2
3 10
4 2
0 15
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 288
1 216
2 240
3 144
4 216
5 192
# Arcs: idS idT bandwidth delay
0 1 72 187
0 2 80 187
2 3 48 187
2 4 72 187
2 5 64 187
# Mapping
40
# Mapping pairs
2 19
2 17
2 18
2 13
2 12
2 11
2 10
2 9
2 14
2 8
2 1
5 9
2 0
5 8
2 4
5 19
5 7
4 0
4 1
4 5
5 18
4 16
2 7
3 4
4 6
2 16
2 6
3 3
3 12
2 3
1 14
1 11
2 5
1 17
2 15
0 15
4 2
2 2
5 13
3 10
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 432
1 336
2 384
3 336
4 384
5 192
# Arcs: idS idT bandwidth delay
0 1 112 187
0 2 128 187
2 3 112 187
2 4 128 187
2 5 64 187
# Mapping
40
# Mapping pairs
2 19
2 17
2 18
2 13
2 12
2 11
2 10
2 9
2 14
2 8
2 1
5 9
2 0
5 8
2 4
5 19
5 7
4 0
4 1
4 5
5 18
4 16
2 7
3 4
4 6
2 16
2 6
3 3
3 12
2 3
1 14
1 11
2 5
1 17
2 15
0 15
4 2
2 2
5 13
3 10
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 270
1 243
2 189
3 81
4 162
5 135
# Arcs: idS idT bandwidth delay
0 1 81 187
0 2 63 187
1 3 27 187
1 4 54 187
0 5 45 187
# Mapping
40
# Mapping pairs
1 19
1 18
1 17
1 16
1 15
1 14
1 13
1 8
1 6
1 4
1 11
1 3
1 2
1 0
5 9
1 7
5 8
5 19
5 7
1 10
4 0
1 5
4 1
4 5
3 4
4 6
1 12
3 3
3 12
5 18
4 16
1 9
2 14
2 11
2 17
0 15
4 2
1 1
5 13
3 10
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 480
1 450
2 450
3 300
4 360
5 270
# Arcs: idS idT bandwidth delay
0 1 150 187
0 2 150 187
1 3 100 187
1 4 120 187
0 5 90 187
# Mapping
40
# Mapping pairs
1 19
1 18
1 17
1 16
1 15
1 14
1 13
1 8
1 6
1 4
1 11
1 3
1 2
1 0
5 9
1 7
5 8
5 19
5 7
1 10
4 0
1 5
4 1
4 5
3 4
4 6
1 12
3 3
3 12
5 18
4 16
1 9
2 14
2 11
2 17
0 15
4 2
1 1
5 13
3 10
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 336
1 216
2 264
3 216
4 120
5 192
# Arcs: idS idT bandwidth delay
0 1 72 187
0 2 88 187
0 3 72 187
3 4 40 187
3 5 64 187
# Mapping
40
# Mapping pairs
3 19
3 16
3 15
3 14
3 13
3 12
3 11
3 8
3 7
3 6
3 3
3 2
3 1
3 0
3 10
3 9
5 13
5 9
3 17
5 8
4 1
4 5
5 18
4 16
3 4
4 6
5 19
2 4
5 7
4 0
2 10
2 12
1 14
2 3
3 5
1 11
1 17
3 18
0 15
4 2
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 240
1 105
2 195
3 150
4 240
5 165
# Arcs: idS idT bandwidth delay
0 1 35 187
0 2 65 187
0 3 50 187
0 4 80 187
0 5 55 187
# Mapping
20
# Mapping pairs
5 6
5 16
5 2
4 18
4 9
3 0
4 8
2 4
2 10
4 13
4 7
2 12
4 19
2 3
1 14
3 5
1 11
3 1
1 17
0 15
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 432
1 168
2 336
3 192
4 96
5 120
# Arcs: idS idT bandwidth delay
0 1 56 187
0 2 112 187
0 3 64 187
3 4 32 187
3 5 40 187
# Mapping
40
# Mapping pairs
3 19
3 16
3 15
3 14
3 13
3 12
3 11
3 8
3 7
3 6
3 3
3 2
3 1
3 0
3 10
3 9
5 13
5 9
3 17
5 8
4 1
4 5
5 18
4 16
3 4
4 6
5 19
2 4
5 7
4 0
2 10
2 12
1 14
2 3
3 5
1 11
1 17
3 18
0 15
4 2
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 324
1 324
2 243
3 216
4 270
# Arcs: idS idT bandwidth delay
0 1 108 187
0 2 81 187
0 3 72 187
0 4 90 187
# Mapping
20
# Mapping pairs
4 18
4 9
3 0
3 16
3 6
4 8
2 4
2 10
4 7
2 12
4 13
4 19
2 3
1 14
3 5
1 11
3 1
3 2
1 17
0 15
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 486
1 351
2 405
3 270
4 270
# Arcs: idS idT bandwidth delay
0 1 117 187
0 2 135 187
1 3 90 187
1 4 90 187
# Mapping
40
# Mapping pairs
1 19
1 18
1 17
1 16
1 15
1 14
1 13
1 8
1 7
1 6
1 4
1 11
1 3
1 2
1 0
4 5
4 1
1 10
4 0
4 8
1 5
4 18
3 3
4 9
3 4
4 6
1 12
4 19
4 7
4 13
3 12
4 16
1 9
2 14
2 17
2 11
1 1
3 10
4 2
0 15
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 13
1 4
2 1
3 3
4 5
# Arcs: idS idT bandwidth delay
0 1 4 79
0 2 1 73
0 3 3 104
0 4 5 38
# Mapping
9
# Mapping pairs
4 3
3 7
3 19
2 5
2 1
1 14
1 11
4 10
0 15
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 14
1 5
2 5
3 2
4 1
5 1
# Arcs: idS idT bandwidth delay
0 1 5 82
0 2 5 41
0 3 2 72
0 4 1 33
0 5 1 141
# Mapping
10
# Mapping pairs
5 17
4 2
3 12
5 14
3 4
4 6
2 9
2 19
1 15
0 0
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 18
1 5
2 4
3 4
4 1
5 4
# Arcs: idS idT bandwidth delay
0 1 5 45
0 2 4 56
0 3 4 107
0 4 1 117
0 5 4 176
# Mapping
10
# Mapping pairs
5 11
4 15
5 17
3 12
2 6
3 3
1 1
2 2
1 5
0 7
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 8
1 1
2 2
3 2
4 3
# Arcs: idS idT bandwidth delay
0 1 1 62
0 2 2 154
0 3 2 96
0 4 3 106
# Mapping
8
# Mapping pairs
4 15
3 12
3 4
2 11
2 14
1 18
1 7
0 16
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 9
1 3
2 1
3 4
4 1
# Arcs: idS idT bandwidth delay
0 1 3 162
0 2 1 103
0 3 4 59
0 4 1 93
# Mapping
8
# Mapping pairs
4 12
4 3
3 9
3 8
1 11
1 17
2 15
0 2
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 9
1 2
2 3
3 2
4 2
# Arcs: idS idT bandwidth delay
0 1 2 72
0 2 3 90
0 3 2 84
0 4 2 101
# Mapping
9
# Mapping pairs
4 7
4 18
2 11
1 3
2 17
3 1
3 2
1 12
0 15
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 6
1 2
2 1
3 2
4 1
# Arcs: idS idT bandwidth delay
0 1 2 103
0 2 1 63
0 3 2 44
0 4 1 58
# Mapping
8
# Mapping pairs
4 2
3 15
2 7
4 6
2 8
1 11
1 17
0 3
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 23
1 5
2 4
3 5
4 4
5 5
# Arcs: idS idT bandwidth delay
0 1 5 90
0 2 4 80
0 3 5 31
0 4 4 33
0 5 5 149
# Mapping
10
# Mapping pairs
5 17
5 11
4 16
3 9
4 2
3 7
2 12
2 4
1 15
0 5
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 13
1 1
2 5
3 5
4 1
5 1
# Arcs: idS idT bandwidth delay
0 1 1 138
0 2 5 90
0 3 5 33
0 4 1 69
0 5 1 31
# Mapping
10
# Mapping pairs
5 18
5 7
4 3
3 16
3 6
2 15
1 14
1 11
4 10
0 5
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 18
1 3
2 2
3 4
4 5
5 4
# Arcs: idS idT bandwidth delay
0 1 3 62
0 2 2 88
0 3 4 74
0 4 5 92
0 5 4 122
# Mapping
10
# Mapping pairs
4 13
5 14
3 15
2 6
2 16
5 11
1 0
1 5
4 8
0 12
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
6
# noArcs
22
# Vertices: id cpu
0 168
1 258
2 254
3 260
4 336
5 228
# Arcs: idS idT bandwidth delay
0 1 40 187
0 2 24 187
1 2 52 187
1 3 35 187
2 5 60 187
2 4 15 187
3 4 18 187
3 5 65 187
4 5 66 187
4 0 60 187
5 2 33 187
5 1 28 187
1 0 21 187
2 0 42 187
2 1 10 187
3 1 47 187
4 2 10 187
4 3 32 187
5 3 43 187
5 4 10 187
0 4 20 187
1 5 21 187
# Mapping
20
# Mapping pairs
5 6
5 16
5 2
4 18
4 9
3 0
4 8
2 4
2 10
4 13
4 7
2 12
4 19
2 3
1 14
3 5
1 11
3 1
1 17
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 100
1 234
2 150
3 144
4 126
# Arcs: idS idT bandwidth delay
0 1 50 187
1 2 16 187
2 3 27 187
3 4 17 187
4 1 15 187
1 0 32 187
2 1 48 187
3 2 55 187
4 3 48 187
1 4 69 187
# Mapping
20
# Mapping pairs
4 18
4 9
3 0
3 16
3 6
4 8
2 4
2 10
4 7
2 12
4 13
4 19
2 3
1 14
3 5
1 11
3 1
3 2
1 17
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 106
1 64
2 50
3 120
4 216
# Arcs: idS idT bandwidth delay
0 1 15 187
1 3 11 187
2 3 25 187
3 4 18 187
4 0 53 187
1 0 21 187
3 1 28 187
3 2 14 187
4 3 55 187
0 4 38 187
# Mapping
20
# Mapping pairs
4 18
4 9
3 0
3 16
3 6
4 8
2 4
2 10
4 7
2 12
4 13
4 19
2 3
1 14
3 5
1 11
3 1
3 2
1 17
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 276
1 268
2 376
3 162
4 252
5 186
# Arcs: idS idT bandwidth delay
0 1 32 187
0 2 12 187
1 2 39 187
1 3 13 187
2 3 44 187
2 4 32 187
3 4 10 187
3 0 40 187
4 5 50 187
4 0 36 187
5 0 63 187
5 1 13 187
1 0 43 187
2 0 54 187
2 1 58 187
3 1 14 187
3 2 17 187
4 2 21 187
4 3 19 187
0 3 17 187
5 4 17 187
0 4 49 187
0 5 28 187
1 5 39 187
# Mapping
20
# Mapping pairs
5 6
5 16
5 2
4 18
4 9
3 0
4 8
2 4
2 10
4 13
4 7
2 12
4 19
2 3
1 14
3 5
1 11
3 1
1 17
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 150
1 188
2 112
3 84
4 126
# Arcs: idS idT bandwidth delay
0 1 27 187
1 2 26 187
2 3 12 187
3 4 23 187
4 0 29 187
1 0 68 187
2 1 44 187
3 2 19 187
4 3 34 187
0 4 48 187
# Mapping
20
# Mapping pairs
4 18
4 9
3 0
3 16
3 6
4 8
2 4
2 10
4 7
2 12
4 13
4 19
2 3
1 14
3 5
1 11
3 1
3 2
1 17
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 214
1 254
2 174
3 126
4 172
# Arcs: idS idT bandwidth delay
0 1 44 187
1 2 64 187
2 0 39 187
3 4 63 187
4 2 33 187
1 0 63 187
2 1 28 187
0 2 63 187
4 3 53 187
2 4 20 187
# Mapping
20
# Mapping pairs
4 18
4 9
3 0
3 16
3 6
4 8
2 4
2 10
4 7
2 12
4 13
4 19
2 3
1 14
3 5
1 11
3 1
3 2
1 17
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 344
1 396
2 216
3 174
4 498
5 296
# Arcs: idS idT bandwidth delay
0 1 41 187
0 2 69 187
1 4 63 187
1 3 20 187
2 5 54 187
2 4 32 187
3 4 47 187
3 5 27 187
4 5 58 187
4 0 49 187
5 0 29 187
5 1 16 187
1 0 64 187
2 0 22 187
4 1 14 187
3 1 13 187
5 2 11 187
4 2 68 187
4 3 60 187
5 3 58 187
5 4 34 187
0 4 21 187
0 5 41 187
1 5 51 187
# Mapping
20
# Mapping pairs
5 6
5 16
5 2
4 18
4 9
3 0
4 8
2 4
2 10
4 13
4 7
2 12
4 19
2 3
1 14
3 5
1 11
3 1
1 17
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 174
1 156
2 114
3 160
4 112
# Arcs: idS idT bandwidth delay
0 1 66 187
1 2 59 187
2 3 13 187
3 4 51 187
4 0 46 187
1 0 19 187
2 1 44 187
3 2 29 187
4 3 10 187
0 4 21 187
# Mapping
20
# Mapping pairs
4 18
4 9
3 0
3 16
3 6
4 8
2 4
2 10
4 7
2 12
4 13
4 19
2 3
1 14
3 5
1 11
3 1
3 2
1 17
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 110
1 162
2 160
3 254
4 222
# Arcs: idS idT bandwidth delay
0 1 28 187
1 2 60 187
2 3 58 187
3 4 66 187
4 0 59 187
1 0 21 187
2 1 22 187
3 2 61 187
4 3 52 187
0 4 27 187
# Mapping
20
# Mapping pairs
4 18
4 9
3 0
3 16
3 6
4 8
2 4
2 10
4 7
2 12
4 13
4 19
2 3
1 14
3 5
1 11
3 1
3 2
1 17
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 182
1 182
2 160
3 216
4 228
# Arcs: idS idT bandwidth delay
0 1 62 187
1 2 61 187
2 3 31 187
3 4 39 187
4 0 56 187
1 0 30 187
2 1 49 187
3 2 69 187
4 3 58 187
0 4 29 187
# Mapping
20
# Mapping pairs
4 18
4 9
3 0
3 16
3 6
4 8
2 4
2 10
4 7
2 12
4 13
4 19
2 3
1 14
3 5
1 11
3 1
3 2
1 17
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 96
1 75
2 147
3 111
4 60
5 57
# Arcs: idS idT bandwidth delay
0 1 10 90
0 2 6 72
1 2 11 148
1 3 6 149
2 3 19 65
2 4 10 96
3 4 7 68
3 5 11 60
4 5 11 71
4 0 3 128
5 0 2 128
5 1 8 187
1 0 3 107
2 0 2 74
2 1 18 133
3 1 17 168
3 2 2 99
4 2 2 118
4 3 4 56
5 3 3 56
5 4 6 83
0 4 14 104
0 5 2 96
1 5 5 172
# Mapping
20
# Mapping pairs
5 6
5 16
5 2
4 18
4 9
3 0
4 8
2 4
2 10
4 13
4 7
2 12
4 19
2 3
1 14
3 5
1 11
3 1
1 17
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 132
1 192
2 150
3 84
4 135
5 108
# Arcs: idS idT bandwidth delay
0 1 12 90
0 2 19 72
1 2 20 148
1 3 10 149
2 3 13 65
2 4 6 96
3 4 10 68
3 5 6 60
4 1 18 187
4 0 11 128
5 0 8 128
5 1 13 187
1 0 6 107
2 0 18 74
2 1 13 133
3 1 2 168
3 2 10 99
4 2 12 118
4 3 4 56
5 3 15 56
1 4 17 180
0 4 10 104
0 5 3 96
1 5 11 172
# Mapping
20
# Mapping pairs
5 6
5 16
5 2
4 18
4 9
3 0
4 8
2 4
2 10
4 13
4 7
2 12
4 19
2 3
1 14
3 5
1 11
3 1
1 17
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 78
1 51
2 51
3 36
4 39
# Arcs: idS idT bandwidth delay
0 1 10 90
1 2 11 148
2 3 4 88
3 4 6 83
4 0 6 128
1 0 6 107
2 1 13 133
3 2 6 118
4 3 7 71
0 4 16 104
# Mapping
20
# Mapping pairs
4 18
4 9
3 0
3 16
3 6
4 8
2 4
2 10
4 7
2 12
4 13
4 19
2 3
1 14
3 5
1 11
3 1
3 2
1 17
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 57
1 168
2 42
3 153
4 132
5 168
# Arcs: idS idT bandwidth delay
0 1 7 90
0 2 2 72
1 2 7 148
1 4 16 180
2 3 2 65
2 4 2 96
3 4 16 68
3 5 18 60
4 5 16 71
4 0 12 128
5 0 20 128
5 1 12 187
1 0 16 107
2 0 5 74
2 1 5 133
4 1 2 187
3 2 17 99
4 2 4 118
4 3 10 56
5 3 17 56
5 4 7 83
0 4 8 104
0 5 2 96
1 5 17 172
# Mapping
20
# Mapping pairs
5 6
5 16
5 2
4 18
4 9
3 0
4 8
2 4
2 10
4 13
4 7
2 12
4 19
2 3
1 14
3 5
1 11
3 1
1 17
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 75
1 48
2 60
3 90
4 45
# Arcs: idS idT bandwidth delay
0 1 17 90
1 2 9 148
2 3 6 88
3 4 13 83
4 0 6 128
1 0 7 107
2 1 14 133
3 2 17 118
4 3 9 71
0 4 8 104
# Mapping
20
# Mapping pairs
4 18
4 9
3 0
3 16
3 6
4 8
2 4
2 10
4 7
2 12
4 13
4 19
2 3
1 14
3 5
1 11
3 1
3 2
1 17
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 84
1 60
2 78
3 6
4 66
# Arcs: idS idT bandwidth delay
0 1 10 90
1 2 2 148
2 0 7 74
3 4 2 83
4 0 20 128
1 0 18 107
2 1 19 133
0 2 6 72
4 3 2 71
0 4 12 104
# Mapping
20
# Mapping pairs
4 18
4 9
3 0
3 16
3 6
4 8
2 4
2 10
4 7
2 12
4 13
4 19
2 3
1 14
3 5
1 11
3 1
3 2
1 17
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 90
1 192
2 165
3 57
4 159
5 114
# Arcs: idS idT bandwidth delay
0 1 8 90
0 2 17 72
1 2 15 148
1 3 12 149
2 3 18 65
2 4 10 96
3 4 2 68
3 5 7 60
4 5 14 71
4 1 16 187
5 0 15 128
5 1 16 187
1 0 7 107
2 0 7 74
2 1 20 133
3 1 5 168
3 2 5 99
4 2 3 118
4 3 20 56
5 3 2 56
5 4 5 83
1 4 13 180
0 5 5 96
1 5 17 172
# Mapping
20
# Mapping pairs
5 6
5 16
5 2
4 18
4 9
3 0
4 8
2 4
2 10
4 13
4 7
2 12
4 19
2 3
1 14
3 5
1 11
3 1
1 17
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 33
1 108
2 51
3 51
4 48
# Arcs: idS idT bandwidth delay
0 1 11 90
1 2 12 148
2 3 6 88
3 1 13 187
4 2 16 118
1 0 17 107
2 1 8 133
3 2 4 118
1 3 7 172
2 4 3 96
# Mapping
20
# Mapping pairs
4 18
4 9
3 0
3 16
3 6
4 8
2 4
2 10
4 7
2 12
4 13
4 19
2 3
1 14
3 5
1 11
3 1
3 2
1 17
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 66
1 81
2 66
3 60
4 66
# Arcs: idS idT bandwidth delay
0 1 13 90
1 2 14 148
2 3 19 88
3 4 7 83
4 0 13 128
1 0 13 107
2 1 3 133
3 2 13 118
4 3 9 71
0 4 9 104
# Mapping
20
# Mapping pairs
4 18
4 9
3 0
3 16
3 6
4 8
2 4
2 10
4 7
2 12
4 13
4 19
2 3
1 14
3 5
1 11
3 1
3 2
1 17
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 66
1 84
2 81
3 54
4 27
# Arcs: idS idT bandwidth delay
0 1 3 90
1 2 12 148
2 3 10 88
3 4 2 83
4 0 4 128
1 0 16 107
2 1 17 133
3 2 16 118
4 3 5 71
0 4 19 104
# Mapping
20
# Mapping pairs
4 18
4 9
3 0
3 16
3 6
4 8
2 4
2 10
4 7
2 12
4 13
4 19
2 3
1 14
3 5
1 11
3 1
3 2
1 17
0 15
# Substrate Size
20
# Slice Type
3
