<BaliSimProject version="1.3" path="." stage="0" language="-1" name="sim_slave" simType="QuestaSim">
    <Source worklib="work" path="i2c_slave.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="i2c_slave_tf.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="i2c_master_tf.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_ecp5u"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="i2c_slave_tb"/>
</BaliSimProject>
