

================================================================
== Vitis HLS Report for 'fft_Pipeline_DFTpts'
================================================================
* Date:           Fri Oct 21 21:44:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_initial
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFTpts  |        ?|        ?|        25|          9|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 9, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln98_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln98"   --->   Operation 29 'read' 'zext_ln98_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%s2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %s2"   --->   Operation 30 'read' 's2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%c2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c2"   --->   Operation 31 'read' 'c2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln"   --->   Operation 32 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln98_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln98_1"   --->   Operation 33 'read' 'zext_ln98_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln98_cast = zext i11 %zext_ln98_read"   --->   Operation 34 'zext' 'zext_ln98_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln98_1_cast = zext i10 %zext_ln98_1_read"   --->   Operation 35 'zext' 'zext_ln98_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln98_1_cast, i64 %i"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond34"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_1 = load i64 %i" [../FFT/FFT/HLS/0_Initial/fft.cpp:106]   --->   Operation 40 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %i_1, i32 10, i32 63" [../FFT/FFT/HLS/0_Initial/fft.cpp:104]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.87ns)   --->   "%icmp_ln104 = icmp_slt  i54 %tmp, i54 1" [../FFT/FFT/HLS/0_Initial/fft.cpp:104]   --->   Operation 43 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc73.exitStub, void %for.inc69" [../FFT/FFT/HLS/0_Initial/fft.cpp:104]   --->   Operation 44 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %i_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:106]   --->   Operation 45 'trunc' 'trunc_ln106' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln107 = add i10 %trunc_ln106, i10 %trunc_ln_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 46 'add' 'add_ln107' <Predicate = (icmp_ln104)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i10 %add_ln107" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 47 'zext' 'zext_ln107' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln107" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 48 'getelementptr' 'X_R_addr' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%X_R_load_1 = load i10 %X_R_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 49 'load' 'X_R_load_1' <Predicate = (icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln107" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 50 'getelementptr' 'X_I_addr' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%X_I_load_1 = load i10 %X_I_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 51 'load' 'X_I_load_1' <Predicate = (icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 52 [1/1] (3.52ns)   --->   "%add_ln104 = add i64 %zext_ln98_cast, i64 %i_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:104]   --->   Operation 52 'add' 'add_ln104' <Predicate = (icmp_ln104)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %add_ln104, i64 %i" [../FFT/FFT/HLS/0_Initial/fft.cpp:104]   --->   Operation 53 'store' 'store_ln104' <Predicate = (icmp_ln104)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%X_R_load_1 = load i10 %X_R_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 54 'load' 'X_R_load_1' <Predicate = (icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 55 [1/2] (3.25ns)   --->   "%X_I_load_1 = load i10 %X_I_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 55 'load' 'X_I_load_1' <Predicate = (icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %X_R_load_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 56 'bitcast' 'bitcast_ln107' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 57 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln107, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 57 'fmul' 'mul' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln107_1 = bitcast i32 %X_I_load_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 58 'bitcast' 'bitcast_ln107_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 59 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln107_1, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 59 'fmul' 'mul1' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln107_1, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 60 'fmul' 'mul2' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [4/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln107, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 61 'fmul' 'mul3' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 62 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln107, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 62 'fmul' 'mul' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln107_1, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 63 'fmul' 'mul1' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln107_1, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 64 'fmul' 'mul2' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [3/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln107, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 65 'fmul' 'mul3' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 66 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln107, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 66 'fmul' 'mul' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln107_1, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 67 'fmul' 'mul1' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln107_1, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 68 'fmul' 'mul2' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [2/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln107, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 69 'fmul' 'mul3' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 70 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln107, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 70 'fmul' 'mul' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln107_1, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 71 'fmul' 'mul1' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln107_1, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 72 'fmul' 'mul2' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln107, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 73 'fmul' 'mul3' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 74 [5/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 74 'fsub' 'temp_R' <Predicate = (icmp_ln104)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [5/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 75 'fadd' 'temp_I' <Predicate = (icmp_ln104)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 76 [4/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 76 'fsub' 'temp_R' <Predicate = (icmp_ln104)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [4/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 77 'fadd' 'temp_I' <Predicate = (icmp_ln104)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 78 [3/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 78 'fsub' 'temp_R' <Predicate = (icmp_ln104)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [3/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 79 'fadd' 'temp_I' <Predicate = (icmp_ln104)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 80 [2/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 80 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [2/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 81 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i10 %trunc_ln106" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 82 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%X_R_addr_2 = getelementptr i32 %X_R, i64 0, i64 %zext_ln110" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 83 'getelementptr' 'X_R_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [2/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 84 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%X_I_addr_2 = getelementptr i32 %X_I, i64 0, i64 %zext_ln110" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 85 'getelementptr' 'X_I_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [2/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 86 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 87 [1/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 87 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 88 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 89 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 90 [1/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 90 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %X_R_load" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 91 'bitcast' 'bitcast_ln110' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [5/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln110, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 92 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %X_I_load" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 93 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [5/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln111, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 94 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 95 [4/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln110, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 95 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [4/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln111, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 96 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 97 [3/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln110, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 97 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [3/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln111, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 98 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 99 [2/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln110, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 99 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [2/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln111, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 100 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 101 [1/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln110, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 101 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 102 [1/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln111, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 102 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln110_1 = bitcast i32 %sub" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 103 'bitcast' 'bitcast_ln110_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %bitcast_ln110_1, i10 %X_R_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 104 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %sub1" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 105 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %bitcast_ln111_1, i10 %X_I_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 106 'store' 'store_ln111' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 107 [2/2] (3.25ns)   --->   "%X_R_load_2 = load i10 %X_R_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 107 'load' 'X_R_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 108 [2/2] (3.25ns)   --->   "%X_I_load_2 = load i10 %X_I_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 108 'load' 'X_I_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 109 [1/2] (3.25ns)   --->   "%X_R_load_2 = load i10 %X_R_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 109 'load' 'X_R_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 110 [1/2] (3.25ns)   --->   "%X_I_load_2 = load i10 %X_I_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 110 'load' 'X_I_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln112 = bitcast i32 %X_R_load_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 111 'bitcast' 'bitcast_ln112' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 112 [5/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln112, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 112 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln113 = bitcast i32 %X_I_load_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 113 'bitcast' 'bitcast_ln113' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 114 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln113, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 114 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 115 [4/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln112, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 115 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 116 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln113, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 116 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 117 [3/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln112, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 117 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 118 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln113, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 118 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 119 [2/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln112, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 119 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 120 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln113, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 120 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 121 [1/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln112, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 121 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 122 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln113, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 122 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:106]   --->   Operation 123 'specloopname' 'specloopname_ln106' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln112_1 = bitcast i32 %add" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 124 'bitcast' 'bitcast_ln112_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln112 = store i32 %bitcast_ln112_1, i10 %X_R_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 125 'store' 'store_ln112' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln113_1 = bitcast i32 %add1" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 126 'bitcast' 'bitcast_ln113_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_1, i10 %X_I_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 127 'store' 'store_ln113' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.cond34" [../FFT/FFT/HLS/0_Initial/fft.cpp:104]   --->   Operation 128 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'store' operation ('store_ln0') of variable 'zext_ln98_1_cast' on local variable 'i' [18]  (1.59 ns)

 <State 2>: 5.11ns
The critical path consists of the following:
	'load' operation ('i', ../FFT/FFT/HLS/0_Initial/fft.cpp:106) on local variable 'i' [21]  (0 ns)
	'add' operation ('add_ln104', ../FFT/FFT/HLS/0_Initial/fft.cpp:104) [66]  (3.52 ns)
	'store' operation ('store_ln104', ../FFT/FFT/HLS/0_Initial/fft.cpp:104) of variable 'add_ln104', ../FFT/FFT/HLS/0_Initial/fft.cpp:104 on local variable 'i' [67]  (1.59 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('X_R_load_1', ../FFT/FFT/HLS/0_Initial/fft.cpp:107) on array 'X_R' [32]  (3.25 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', ../FFT/FFT/HLS/0_Initial/fft.cpp:107) [34]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', ../FFT/FFT/HLS/0_Initial/fft.cpp:107) [34]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', ../FFT/FFT/HLS/0_Initial/fft.cpp:107) [34]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', ../FFT/FFT/HLS/0_Initial/fft.cpp:107) [34]  (5.7 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', ../FFT/FFT/HLS/0_Initial/fft.cpp:107) [39]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', ../FFT/FFT/HLS/0_Initial/fft.cpp:107) [39]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', ../FFT/FFT/HLS/0_Initial/fft.cpp:107) [39]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', ../FFT/FFT/HLS/0_Initial/fft.cpp:107) [39]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', ../FFT/FFT/HLS/0_Initial/fft.cpp:107) [39]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', ../FFT/FFT/HLS/0_Initial/fft.cpp:110) [47]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', ../FFT/FFT/HLS/0_Initial/fft.cpp:110) [47]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', ../FFT/FFT/HLS/0_Initial/fft.cpp:110) [47]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', ../FFT/FFT/HLS/0_Initial/fft.cpp:110) [47]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', ../FFT/FFT/HLS/0_Initial/fft.cpp:110) [47]  (7.26 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln110', ../FFT/FFT/HLS/0_Initial/fft.cpp:110) of variable 'bitcast_ln110_1', ../FFT/FFT/HLS/0_Initial/fft.cpp:110 on array 'X_R' [49]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('X_R_load_2', ../FFT/FFT/HLS/0_Initial/fft.cpp:112) on array 'X_R' [56]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'load' operation ('X_R_load_2', ../FFT/FFT/HLS/0_Initial/fft.cpp:112) on array 'X_R' [56]  (3.25 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', ../FFT/FFT/HLS/0_Initial/fft.cpp:112) [58]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', ../FFT/FFT/HLS/0_Initial/fft.cpp:112) [58]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', ../FFT/FFT/HLS/0_Initial/fft.cpp:112) [58]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', ../FFT/FFT/HLS/0_Initial/fft.cpp:112) [58]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', ../FFT/FFT/HLS/0_Initial/fft.cpp:112) [58]  (7.26 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln112', ../FFT/FFT/HLS/0_Initial/fft.cpp:112) of variable 'bitcast_ln112_1', ../FFT/FFT/HLS/0_Initial/fft.cpp:112 on array 'X_R' [60]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
