# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/libessare/Documents/Enseignement/2A/2A_NUM/Projet/CPU_Template_Project/dig2dec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:00 on Nov 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/libessare/Documents/Enseignement/2A/2A_NUM/Projet/CPU_Template_Project/dig2dec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dig2dec
# -- Compiling architecture rtl of dig2dec
# End time: 11:39:00 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/libessare/Documents/Enseignement/2A/2A_NUM/Projet/CPU_Template_Project/SEG7_LUT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:00 on Nov 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/libessare/Documents/Enseignement/2A/2A_NUM/Projet/CPU_Template_Project/SEG7_LUT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SEG7_LUT
# -- Compiling architecture rtl of SEG7_LUT
# End time: 11:39:00 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/libessare/Documents/Enseignement/2A/2A_NUM/Projet/CPU_Template_Project/CPU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:00 on Nov 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/libessare/Documents/Enseignement/2A/2A_NUM/Projet/CPU_Template_Project/CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture bdf_type of CPU
# End time: 11:39:00 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
