OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer M2 -top_routing_layer M7 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   gcd
Die area:                 ( 0 0 ) ( 16200 16200 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     1522
Number of terminals:      54
Number of snets:          2
Number of nets:           451

[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[10]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[13]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[15]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[17]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[1]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[21]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[22]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[24]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[25]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[29]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[31]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[5]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[7]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_msg[9]
[WARNING DRT-0422] No routing tracks pass through the center of Term req_val
[WARNING DRT-0422] No routing tracks pass through the center of Term reset
[WARNING DRT-0422] No routing tracks pass through the center of Term resp_msg[5]
[WARNING DRT-0422] No routing tracks pass through the center of Term resp_msg[6]
[WARNING DRT-0422] No routing tracks pass through the center of Term resp_msg[8]
[WARNING DRT-0422] No routing tracks pass through the center of Term resp_msg[9]
[WARNING DRT-0422] No routing tracks pass through the center of Term resp_rdy
[WARNING DRT-0422] No routing tracks pass through the center of Term resp_val
[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 122.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 11504.
[INFO DRT-0033] V1 shape region query size = 21101.
[INFO DRT-0033] M2 shape region query size = 734.
[INFO DRT-0033] V2 shape region query size = 477.
[INFO DRT-0033] M3 shape region query size = 954.
[INFO DRT-0033] V3 shape region query size = 318.
[INFO DRT-0033] M4 shape region query size = 825.
[INFO DRT-0033] V4 shape region query size = 318.
[INFO DRT-0033] M5 shape region query size = 366.
[INFO DRT-0033] V5 shape region query size = 36.
[INFO DRT-0033] M6 shape region query size = 24.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 329 pins.
[INFO DRT-0081]   Complete 90 unique inst patterns.
[INFO DRT-0084]   Complete 392 groups.
#scanned instances     = 1522
#unique  instances     = 108
#stdCellGenAp          = 2631
#stdCellValidPlanarAp  = 67
#stdCellValidViaAp     = 2133
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1306
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:01, memory = 192.29 (MB), peak = 192.29 (MB)

Number of guides:     3565

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 30 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 30 STEP 540 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 1169.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 1041.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 602.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 91.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 33.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 0.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 0.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1804 vertical wires in 1 frboxes and 1132 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 139 vertical wires in 1 frboxes and 212 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 212.44 (MB), peak = 212.44 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 213.02 (MB), peak = 213.02 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 213.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 347.93 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 301.69 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 417.09 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 436.05 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:01, memory = 371.13 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:01, memory = 510.33 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:01, memory = 480.97 (MB).
    Completing 90% with 40 violations.
    elapsed time = 00:00:02, memory = 532.79 (MB).
    Completing 100% with 62 violations.
    elapsed time = 00:00:02, memory = 459.93 (MB).
[INFO DRT-0199]   Number of violations = 232.
Viol/Layer          M1     M2     M3     M4     V4     M5
CutSpcTbl            0      0      0      0      1      0
EOL                  0      6      0      0      0      0
Metal Spacing        1      0      0      0      0      0
Recheck              0     94     63     12      0      1
Short                0      3      0      0      0      0
eolKeepOut           0     51      0      0      0      0
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:02, memory = 974.05 (MB), peak = 974.05 (MB)
Total wire length = 1240 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 541 um.
Total wire length on LAYER M3 = 579 um.
Total wire length on LAYER M4 = 93 um.
Total wire length on LAYER M5 = 25 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3360.
Up-via summary (total 3360):.

---------------
 Active       0
     M1    1261
     M2    1910
     M3     152
     M4      37
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           3360


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 232 violations.
    elapsed time = 00:00:00, memory = 1111.71 (MB).
    Completing 20% with 232 violations.
    elapsed time = 00:00:00, memory = 1114.03 (MB).
    Completing 30% with 232 violations.
    elapsed time = 00:00:00, memory = 1118.93 (MB).
    Completing 40% with 183 violations.
    elapsed time = 00:00:00, memory = 1224.57 (MB).
    Completing 50% with 183 violations.
    elapsed time = 00:00:01, memory = 1236.43 (MB).
    Completing 60% with 183 violations.
    elapsed time = 00:00:01, memory = 1164.35 (MB).
    Completing 70% with 104 violations.
    elapsed time = 00:00:01, memory = 1252.00 (MB).
    Completing 80% with 104 violations.
    elapsed time = 00:00:02, memory = 1213.62 (MB).
    Completing 90% with 57 violations.
    elapsed time = 00:00:02, memory = 1253.83 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:03, memory = 1179.17 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer          M2     M4
EOL                  1      0
Metal Spacing        1      0
Recheck              5      1
Short                2      0
eolKeepOut           6      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:03, memory = 1182.26 (MB), peak = 1290.70 (MB)
Total wire length = 1233 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 536 um.
Total wire length on LAYER M3 = 579 um.
Total wire length on LAYER M4 = 90 um.
Total wire length on LAYER M5 = 26 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3332.
Up-via summary (total 3332):.

---------------
 Active       0
     M1    1262
     M2    1876
     M3     152
     M4      42
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           3332


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 1182.26 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 1182.26 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 1199.28 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1199.28 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1199.28 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:01, memory = 1220.46 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 1220.46 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 1261.82 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:02, memory = 1316.21 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:02, memory = 1249.53 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer          M2
EOL                  1
Metal Spacing        1
Recheck              2
Short                2
eolKeepOut           6
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 1249.53 (MB), peak = 1316.21 (MB)
Total wire length = 1225 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 539 um.
Total wire length on LAYER M3 = 573 um.
Total wire length on LAYER M4 = 85 um.
Total wire length on LAYER M5 = 26 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3238.
Up-via summary (total 3238):.

---------------
 Active       0
     M1    1261
     M2    1801
     M3     135
     M4      41
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           3238


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1249.53 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1249.53 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1263.19 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 1263.19 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 1263.19 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 1263.19 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:01, memory = 1263.19 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:01, memory = 1306.50 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 1266.80 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 1266.98 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M2
Short                1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1266.98 (MB), peak = 1316.21 (MB)
Total wire length = 1225 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 537 um.
Total wire length on LAYER M3 = 573 um.
Total wire length on LAYER M4 = 88 um.
Total wire length on LAYER M5 = 26 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3257.
Up-via summary (total 3257):.

---------------
 Active       0
     M1    1261
     M2    1812
     M3     143
     M4      41
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           3257


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1266.98 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1266.98 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1266.98 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1266.98 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1266.98 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1266.98 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1266.98 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1266.98 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1279.35 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1279.36 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1279.36 (MB), peak = 1316.21 (MB)
Total wire length = 1224 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 533 um.
Total wire length on LAYER M3 = 572 um.
Total wire length on LAYER M4 = 91 um.
Total wire length on LAYER M5 = 26 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3252.
Up-via summary (total 3252):.

---------------
 Active       0
     M1    1261
     M2    1804
     M3     146
     M4      41
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           3252


[INFO DRT-0198] Complete detail routing.
Total wire length = 1224 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 533 um.
Total wire length on LAYER M3 = 572 um.
Total wire length on LAYER M4 = 91 um.
Total wire length on LAYER M5 = 26 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 3252.
Up-via summary (total 3252):.

---------------
 Active       0
     M1    1261
     M2    1804
     M3     146
     M4      41
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           3252


[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:12, memory = 1279.36 (MB), peak = 1316.21 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 0:14.95[h:]min:sec. CPU time: user 49.46 sys 0.63 (335%). Peak memory: 1347800KB.
