# do Project2_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /home/quartus/intelFPGA/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Project2_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:48 on Dec 18,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Project2_7_1200mv_100c_slow.vo 
# -- Compiling module Project2
# -- Compiling module hard_block
# 
# Top level modules:
# 	Project2
# End time: 15:05:48 on Dec 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/export/home/017/a0171595/FPGA/Project2/simulation/modelsim {/export/home/017/a0171595/FPGA/Project2/simulation/modelsim/Project2_test2.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:48 on Dec 18,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/017/a0171595/FPGA/Project2/simulation/modelsim" /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/Project2_test2.vt 
# -- Compiling module Project2_vlg_tst
# 
# Top level modules:
# 	Project2_vlg_tst
# End time: 15:05:48 on Dec 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test2
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" test2 
# Start time: 15:05:48 on Dec 18,2018
# ** Error: (vsim-3170) Could not find 'test2'.
#         Searched libraries:
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/altera
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/cycloneive
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_gate_verilog.do PAUSED at line 12
vsim gate_work.Project2_vlg_tst
# vsim gate_work.Project2_vlg_tst 
# Start time: 15:05:48 on Dec 18,2018
# Loading work.Project2_vlg_tst
# Loading work.Project2
# Loading work.hard_block
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(101): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(114): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(127): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(140): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(153): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(166): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(176): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(186): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(196): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(206): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(216): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(233): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(250): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(260): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(270): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(280): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(297): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(314): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(331): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(348): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(365): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_gate_verilog.do PAUSED at line 12
vsim gate_work.Project2_vlg_tst
# vsim gate_work.Project2_vlg_tst 
# Start time: 15:05:48 on Dec 18,2018
# Loading work.Project2_vlg_tst
# Loading work.Project2
# Loading work.hard_block
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(101): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(114): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(127): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(140): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(153): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(166): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(176): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(186): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(196): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(206): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(216): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(233): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(250): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(260): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(270): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(280): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(297): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(314): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(331): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(348): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(365): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_gate_verilog.do PAUSED at line 12
vsim gate_work.Project2_vlg_tst
# vsim gate_work.Project2_vlg_tst 
# Start time: 15:05:48 on Dec 18,2018
# Loading work.Project2_vlg_tst
# Loading work.Project2
# Loading work.hard_block
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(101): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(114): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(127): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(140): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(153): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(166): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(176): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(186): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(196): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(206): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(216): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(233): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(250): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(260): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(270): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(280): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(297): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(314): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(331): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(348): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Project2_7_1200mv_100c_slow.vo(365): Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst/i1 File: Project2_7_1200mv_100c_slow.vo
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_gate_verilog.do PAUSED at line 12
vlog -vlog01compat -work work +incdir+/export/home/017/a0171595/FPGA/Project2/simulation/modelsim /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/Project2_test2.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:14 on Dec 18,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/017/a0171595/FPGA/Project2/simulation/modelsim" /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/Project2_test2.vt 
# -- Compiling module Project2_vlg_tst
# 
# Top level modules:
# 	Project2_vlg_tst
# End time: 15:06:14 on Dec 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim gate_work.Project2_vlg_tst -L cycloneive_ver
# vsim gate_work.Project2_vlg_tst -L cycloneive_ver 
# Start time: 15:05:48 on Dec 18,2018
# Loading work.Project2_vlg_tst
# Loading work.Project2
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from Project2_7_1200mv_100c_v_slow.sdo
# Loading timing data from Project2_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Project2_vlg_tst File: /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/Project2_test2.vt
add wave -position end  sim:/Project2_vlg_tst/x
add wave -position end  sim:/Project2_vlg_tst/y
add wave -position end  sim:/Project2_vlg_tst/Cout
add wave -position end  sim:/Project2_vlg_tst/Sum
run -all
# Running testbench
# End time: 15:07:12 on Dec 18,2018, Elapsed time: 0:01:24
# Errors: 64, Warnings: 0
