lib_name: bag2_analog
cell_name: rladder_core
pins: [ "VDD", "VSS", "BULK", "out<0>" ]
instances:
  XR:
    lib_name: BAG_prim
    cell_name: res_standard
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "out<0>"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: opin
    instpins: {}
  XSHORT:
    lib_name: basic
    cell_name: cds_thru
    instpins:
      src:
        direction: inputOutput
        net_name: "out<0>"
        num_bits: 1
      dst:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
