{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 11 11:29:41 2021 " "Info: Processing started: Sat Dec 11 11:29:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cf\$latch " "Warning: Node \"cf\$latch\" is a latch" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "zf\$latch " "Warning: Node \"zf\$latch\" is a latch" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\[0\]\$latch " "Warning: Node \"t\[0\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\[1\]\$latch " "Warning: Node \"t\[1\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\[2\]\$latch " "Warning: Node \"t\[2\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\[3\]\$latch " "Warning: Node \"t\[3\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\[4\]\$latch " "Warning: Node \"t\[4\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\[5\]\$latch " "Warning: Node \"t\[5\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\[6\]\$latch " "Warning: Node \"t\[6\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\[7\]\$latch " "Warning: Node \"t\[7\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[3\] " "Info: Assuming node \"s\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[0\] " "Info: Assuming node \"s\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[2\] " "Info: Assuming node \"s\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[1\] " "Info: Assuming node \"s\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "m " "Info: Assuming node \"m\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "t\[7\]~57 " "Info: Detected gated clock \"t\[7\]~57\" as buffer" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 -1 0 } } { "d:/qua/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qua/quartus/bin/Assignment Editor.qase" 1 { { 0 "t\[7\]~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "t\[7\]~56 " "Info: Detected gated clock \"t\[7\]~56\" as buffer" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 -1 0 } } { "d:/qua/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qua/quartus/bin/Assignment Editor.qase" 1 { { 0 "t\[7\]~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "t\[7\]~55 " "Info: Detected gated clock \"t\[7\]~55\" as buffer" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 -1 0 } } { "d:/qua/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qua/quartus/bin/Assignment Editor.qase" 1 { { 0 "t\[7\]~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal6~0 " "Info: Detected gated clock \"Equal6~0\" as buffer" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 28 -1 0 } } { "d:/qua/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qua/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal5~0 " "Info: Detected gated clock \"Equal5~0\" as buffer" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 27 -1 0 } } { "d:/qua/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qua/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always0~0 " "Info: Detected gated clock \"always0~0\" as buffer" {  } { { "d:/qua/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qua/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always0~2 " "Info: Detected gated clock \"always0~2\" as buffer" {  } { { "d:/qua/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qua/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cf~5 " "Info: Detected gated clock \"cf~5\" as buffer" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 5 -1 0 } } { "d:/qua/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qua/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal3~0 " "Info: Detected gated clock \"Equal3~0\" as buffer" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 19 -1 0 } } { "d:/qua/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qua/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~0 " "Info: Detected gated clock \"Equal1~0\" as buffer" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 11 -1 0 } } { "d:/qua/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qua/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "zf\$latch a\[0\] m 38.500 ns register " "Info: tsu for register \"zf\$latch\" (data pin = \"a\[0\]\", clock pin = \"m\") is 38.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "45.500 ns + Longest pin register " "Info: + Longest pin to register delay is 45.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns a\[0\] 1 PIN PIN_90 6 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_90; Fanout = 6; PIN Node = 'a\[0\]'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.300 ns) 9.400 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~61 2 COMB LC8_B24 2 " "Info: 2: + IC(3.600 ns) + CELL(2.300 ns) = 9.400 ns; Loc. = LC8_B24; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~61'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { a[0] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~61 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 11.800 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~55 3 COMB LC7_B24 2 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 11.800 ns; Loc. = LC7_B24; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~55'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~61 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~55 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 14.200 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~47 4 COMB LC3_B24 2 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 14.200 ns; Loc. = LC3_B24; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~47'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~55 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~47 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.800 ns) 18.700 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~39 5 COMB LC6_B17 2 " "Info: 5: + IC(2.700 ns) + CELL(1.800 ns) = 18.700 ns; Loc. = LC6_B17; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~39'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~47 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~39 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 21.100 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~31 6 COMB LC7_B17 2 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 21.100 ns; Loc. = LC7_B17; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~31'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~39 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~31 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 25.500 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~23 7 COMB LC1_B14 2 " "Info: 7: + IC(2.600 ns) + CELL(1.800 ns) = 25.500 ns; Loc. = LC1_B14; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~23'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~31 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~23 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 29.500 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~15 8 COMB LC4_B13 2 " "Info: 8: + IC(2.200 ns) + CELL(1.800 ns) = 29.500 ns; Loc. = LC4_B13; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~15'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~23 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~15 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.800 ns) 33.600 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~3 9 COMB LC5_B20 2 " "Info: 9: + IC(2.300 ns) + CELL(1.800 ns) = 33.600 ns; Loc. = LC5_B20; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~3'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~15 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~3 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/qua/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 38.100 ns zf~1 10 COMB LC2_B14 1 " "Info: 10: + IC(2.200 ns) + CELL(2.300 ns) = 38.100 ns; Loc. = LC2_B14; Fanout = 1; COMB Node = 'zf~1'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~3 zf~1 } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 42.600 ns zf~4 11 COMB LC7_B18 1 " "Info: 11: + IC(2.200 ns) + CELL(2.300 ns) = 42.600 ns; Loc. = LC7_B18; Fanout = 1; COMB Node = 'zf~4'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { zf~1 zf~4 } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 45.500 ns zf\$latch 12 REG LC5_B18 1 " "Info: 12: + IC(0.600 ns) + CELL(2.300 ns) = 45.500 ns; Loc. = LC5_B18; Fanout = 1; REG Node = 'zf\$latch'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { zf~4 zf$latch } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.300 ns ( 55.60 % ) " "Info: Total cell delay = 25.300 ns ( 55.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.200 ns ( 44.40 % ) " "Info: Total interconnect delay = 20.200 ns ( 44.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "45.500 ns" { a[0] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~61 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~55 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~47 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~39 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~31 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~23 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~15 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~3 zf~1 zf~4 zf$latch } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "45.500 ns" { a[0] {} a[0]~out {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~61 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~55 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~47 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~39 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~31 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~23 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~15 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~3 {} zf~1 {} zf~4 {} zf$latch {} } { 0.000ns 0.000ns 3.600ns 0.600ns 0.600ns 2.700ns 0.600ns 2.600ns 2.200ns 2.300ns 2.200ns 2.200ns 0.600ns } { 0.000ns 3.500ns 2.300ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 2.300ns 2.300ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.700 ns + " "Info: + Micro setup delay of destination is 4.700 ns" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m destination 11.700 ns - Shortest register " "Info: - Shortest clock path from clock \"m\" to destination register is 11.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns m 1 CLK PIN_42 3 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_42; Fanout = 3; CLK Node = 'm'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(2.300 ns) 9.300 ns cf~5 2 COMB LC4_B18 2 " "Info: 2: + IC(3.500 ns) + CELL(2.300 ns) = 9.300 ns; Loc. = LC4_B18; Fanout = 2; COMB Node = 'cf~5'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { m cf~5 } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 11.700 ns zf\$latch 3 REG LC5_B18 1 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 11.700 ns; Loc. = LC5_B18; Fanout = 1; REG Node = 'zf\$latch'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { cf~5 zf$latch } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.600 ns ( 64.96 % ) " "Info: Total cell delay = 7.600 ns ( 64.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 35.04 % ) " "Info: Total interconnect delay = 4.100 ns ( 35.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { m cf~5 zf$latch } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { m {} m~out {} cf~5 {} zf$latch {} } { 0.000ns 0.000ns 3.500ns 0.600ns } { 0.000ns 3.500ns 2.300ns 1.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "45.500 ns" { a[0] lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~61 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~55 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~47 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~39 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~31 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~23 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~15 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~3 zf~1 zf~4 zf$latch } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "45.500 ns" { a[0] {} a[0]~out {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~61 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~55 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~47 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~39 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~31 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~23 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~15 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~3 {} zf~1 {} zf~4 {} zf$latch {} } { 0.000ns 0.000ns 3.600ns 0.600ns 0.600ns 2.700ns 0.600ns 2.600ns 2.200ns 2.300ns 2.200ns 2.200ns 0.600ns } { 0.000ns 3.500ns 2.300ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 2.300ns 2.300ns 2.300ns } "" } } { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { m cf~5 zf$latch } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { m {} m~out {} cf~5 {} zf$latch {} } { 0.000ns 0.000ns 3.500ns 0.600ns } { 0.000ns 3.500ns 2.300ns 1.800ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "s\[0\] t\[6\] t\[6\]\$latch 26.500 ns register " "Info: tco from clock \"s\[0\]\" to destination pin \"t\[6\]\" through register \"t\[6\]\$latch\" is 26.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] source 19.700 ns + Longest register " "Info: + Longest clock path from clock \"s\[0\]\" to source register is 19.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns s\[0\] 1 CLK PIN_126 6 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_126; Fanout = 6; CLK Node = 's\[0\]'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.300 ns) 6.800 ns Equal1~0 2 COMB LC2_B20 14 " "Info: 2: + IC(1.700 ns) + CELL(2.300 ns) = 6.800 ns; Loc. = LC2_B20; Fanout = 14; COMB Node = 'Equal1~0'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { s[0] Equal1~0 } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.300 ns) 12.200 ns t\[7\]~55 3 COMB LC7_B22 1 " "Info: 3: + IC(3.100 ns) + CELL(2.300 ns) = 12.200 ns; Loc. = LC7_B22; Fanout = 1; COMB Node = 't\[7\]~55'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Equal1~0 t[7]~55 } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 15.100 ns t\[7\]~57 4 COMB LC1_B22 8 " "Info: 4: + IC(0.600 ns) + CELL(2.300 ns) = 15.100 ns; Loc. = LC1_B22; Fanout = 8; COMB Node = 't\[7\]~57'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { t[7]~55 t[7]~57 } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.800 ns) 19.700 ns t\[6\]\$latch 5 REG LC1_B13 1 " "Info: 5: + IC(2.800 ns) + CELL(1.800 ns) = 19.700 ns; Loc. = LC1_B13; Fanout = 1; REG Node = 't\[6\]\$latch'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { t[7]~57 t[6]$latch } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.500 ns ( 58.38 % ) " "Info: Total cell delay = 11.500 ns ( 58.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 41.62 % ) " "Info: Total interconnect delay = 8.200 ns ( 41.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "19.700 ns" { s[0] Equal1~0 t[7]~55 t[7]~57 t[6]$latch } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "19.700 ns" { s[0] {} s[0]~out {} Equal1~0 {} t[7]~55 {} t[7]~57 {} t[6]$latch {} } { 0.000ns 0.000ns 1.700ns 3.100ns 0.600ns 2.800ns } { 0.000ns 2.800ns 2.300ns 2.300ns 2.300ns 1.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.800 ns + Longest register pin " "Info: + Longest register to pin delay is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns t\[6\]\$latch 1 REG LC1_B13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_B13; Fanout = 1; REG Node = 't\[6\]\$latch'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[6]$latch } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(5.100 ns) 6.800 ns t\[6\] 2 PIN PIN_17 0 " "Info: 2: + IC(1.700 ns) + CELL(5.100 ns) = 6.800 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 't\[6\]'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { t[6]$latch t[6] } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 75.00 % ) " "Info: Total cell delay = 5.100 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 25.00 % ) " "Info: Total interconnect delay = 1.700 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { t[6]$latch t[6] } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { t[6]$latch {} t[6] {} } { 0.000ns 1.700ns } { 0.000ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "19.700 ns" { s[0] Equal1~0 t[7]~55 t[7]~57 t[6]$latch } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "19.700 ns" { s[0] {} s[0]~out {} Equal1~0 {} t[7]~55 {} t[7]~57 {} t[6]$latch {} } { 0.000ns 0.000ns 1.700ns 3.100ns 0.600ns 2.800ns } { 0.000ns 2.800ns 2.300ns 2.300ns 2.300ns 1.800ns } "" } } { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { t[6]$latch t[6] } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { t[6]$latch {} t[6] {} } { 0.000ns 1.700ns } { 0.000ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "t\[6\]\$latch a\[6\] s\[0\] 8.400 ns register " "Info: th for register \"t\[6\]\$latch\" (data pin = \"a\[6\]\", clock pin = \"s\[0\]\") is 8.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] destination 19.700 ns + Longest register " "Info: + Longest clock path from clock \"s\[0\]\" to destination register is 19.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns s\[0\] 1 CLK PIN_126 6 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_126; Fanout = 6; CLK Node = 's\[0\]'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.300 ns) 6.800 ns Equal1~0 2 COMB LC2_B20 14 " "Info: 2: + IC(1.700 ns) + CELL(2.300 ns) = 6.800 ns; Loc. = LC2_B20; Fanout = 14; COMB Node = 'Equal1~0'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { s[0] Equal1~0 } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.300 ns) 12.200 ns t\[7\]~55 3 COMB LC7_B22 1 " "Info: 3: + IC(3.100 ns) + CELL(2.300 ns) = 12.200 ns; Loc. = LC7_B22; Fanout = 1; COMB Node = 't\[7\]~55'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Equal1~0 t[7]~55 } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 15.100 ns t\[7\]~57 4 COMB LC1_B22 8 " "Info: 4: + IC(0.600 ns) + CELL(2.300 ns) = 15.100 ns; Loc. = LC1_B22; Fanout = 8; COMB Node = 't\[7\]~57'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { t[7]~55 t[7]~57 } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.800 ns) 19.700 ns t\[6\]\$latch 5 REG LC1_B13 1 " "Info: 5: + IC(2.800 ns) + CELL(1.800 ns) = 19.700 ns; Loc. = LC1_B13; Fanout = 1; REG Node = 't\[6\]\$latch'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { t[7]~57 t[6]$latch } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.500 ns ( 58.38 % ) " "Info: Total cell delay = 11.500 ns ( 58.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 41.62 % ) " "Info: Total interconnect delay = 8.200 ns ( 41.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "19.700 ns" { s[0] Equal1~0 t[7]~55 t[7]~57 t[6]$latch } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "19.700 ns" { s[0] {} s[0]~out {} Equal1~0 {} t[7]~55 {} t[7]~57 {} t[6]$latch {} } { 0.000ns 0.000ns 1.700ns 3.100ns 0.600ns 2.800ns } { 0.000ns 2.800ns 2.300ns 2.300ns 2.300ns 1.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns a\[6\] 1 PIN PIN_89 6 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_89; Fanout = 6; PIN Node = 'a\[6\]'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[6] } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(1.800 ns) 8.400 ns t\[6\]~155 2 COMB LC7_B13 1 " "Info: 2: + IC(3.100 ns) + CELL(1.800 ns) = 8.400 ns; Loc. = LC7_B13; Fanout = 1; COMB Node = 't\[6\]~155'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { a[6] t[6]~155 } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 11.300 ns t\[6\]\$latch 3 REG LC1_B13 1 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 11.300 ns; Loc. = LC1_B13; Fanout = 1; REG Node = 't\[6\]\$latch'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { t[6]~155 t[6]$latch } "NODE_NAME" } } { "alu.v" "" { Text "D:/qua/quarter/alu/alu.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.600 ns ( 67.26 % ) " "Info: Total cell delay = 7.600 ns ( 67.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 32.74 % ) " "Info: Total interconnect delay = 3.700 ns ( 32.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { a[6] t[6]~155 t[6]$latch } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { a[6] {} a[6]~out {} t[6]~155 {} t[6]$latch {} } { 0.000ns 0.000ns 3.100ns 0.600ns } { 0.000ns 3.500ns 1.800ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "19.700 ns" { s[0] Equal1~0 t[7]~55 t[7]~57 t[6]$latch } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "19.700 ns" { s[0] {} s[0]~out {} Equal1~0 {} t[7]~55 {} t[7]~57 {} t[6]$latch {} } { 0.000ns 0.000ns 1.700ns 3.100ns 0.600ns 2.800ns } { 0.000ns 2.800ns 2.300ns 2.300ns 2.300ns 1.800ns } "" } } { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { a[6] t[6]~155 t[6]$latch } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { a[6] {} a[6]~out {} t[6]~155 {} t[6]$latch {} } { 0.000ns 0.000ns 3.100ns 0.600ns } { 0.000ns 3.500ns 1.800ns 2.300ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 11 11:29:41 2021 " "Info: Processing ended: Sat Dec 11 11:29:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
