Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 06:19:06 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row0_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row0_reg[12]/CK (DFF_X2)                              0.0000     0.0000 r
  row0_reg[12]/Q (DFF_X2)                               0.6172     0.6172 f
  U1068/ZN (XNOR2_X2)                                   0.3151     0.9323 r
  U1076/ZN (XNOR2_X2)                                   0.3223     1.2546 r
  U629/ZN (XNOR2_X2)                                    0.3208     1.5754 r
  U627/ZN (NAND3_X2)                                    0.1160     1.6914 f
  U631/ZN (NAND3_X2)                                    0.1130     1.8043 r
  U630/ZN (NAND2_X2)                                    0.0869     1.8913 f
  U510/ZN (INV_X4)                                      0.0576     1.9488 r
  U1078/ZN (AOI21_X2)                                   0.0518     2.0006 f
  dut_sram_write_data_reg[10]/D (DFF_X2)                0.0000     2.0006 f
  data arrival time                                                2.0006

  clock clk (rise edge)                                 2.3200     2.3200
  clock network delay (ideal)                           0.0000     2.3200
  clock uncertainty                                    -0.0500     2.2700
  dut_sram_write_data_reg[10]/CK (DFF_X2)               0.0000     2.2700 r
  library setup time                                   -0.3077     1.9623
  data required time                                               1.9623
  --------------------------------------------------------------------------
  data required time                                               1.9623
  data arrival time                                               -2.0006
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0383


1
