{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import json\n",
    "from pathlib import Path\n",
    "import os\n",
    "import re"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "with open(\"/workdir/circt-seeds/command_mapping.json\", \"r\") as f:\n",
    "    cmd_string_mapping = json.load(f)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'annotations-generic.mlir': ('circt-opt',\n",
       "  ['-firrtl-lower-annotations',\n",
       "   '-mlir-print-op-generic',\n",
       "   '-split-input-file',\n",
       "   '%s']),\n",
       " 'test_clockgates.mlir': ('circt-opt', ['--lower-pipeline-to-hw', '%s']),\n",
       " 'flatten-io.mlir': ('circt-opt', ['--hw-flatten-io', '%s']),\n",
       " 'test_basic.mlir': ('circt-opt',\n",
       "  ['-split-input-file', '-convert-fsm-to-sv', '%s']),\n",
       " 'imcp-locations.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl-imconstprop))'\",\n",
       "   '--mlir-print-local-scope',\n",
       "   '--mlir-print-debuginfo',\n",
       "   '%s']),\n",
       " 'remove-groups-1.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(calyx.component(calyx-remove-groups))'\",\n",
       "   '%s']),\n",
       " 'modulo-problems.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-ssp-roundtrip=verifycirct-opt',\n",
       "   '%s',\n",
       "   '-ssp-schedule=scheduler=simplex']),\n",
       " 'canonicalization-10.mlir': ('circt-opt',\n",
       "  [\"-canonicalize='top-down=true\", \"region-simplify=true'\", '%s']),\n",
       " 'test_struct_create.mlir': ('circt-opt', ['-lower-handshake-to-hw', '%s']),\n",
       " 'grand-central.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl-grand-central,symbol-dce))'\",\n",
       "   '-split-input-file',\n",
       "   '%s']),\n",
       " 'lower-vectorizations-boundary.mlir': ('circt-opt',\n",
       "  ['%s', '--arc-lower-vectorizations=mode=boundary', '-split-input-file']),\n",
       " 'hw-legalize-modules-packed-arrays.mlir': ('circt-opt',\n",
       "  ['-split-input-file', '-hw-legalize-modules', '-verify-diagnostics', '%s']),\n",
       " 'round-trip-1.mlir': ('circt-opt', ['%s']),\n",
       " 'decl-align.mlir': ('circt-opt', ['%s', '-export-verilog']),\n",
       " 'arc-canonicalizer.mlir': ('circt-opt', ['%s', '--arc-canonicalizer']),\n",
       " 'wait.mlir': ('circt-opt', ['%s']),\n",
       " 'lower-invoke.mlir': ('circt-opt',\n",
       "  ['--split-input-file',\n",
       "   \"-pass-pipeline='builtin.module(calyx.component(lower-calyx-to-fsm))'\",\n",
       "   '%s']),\n",
       " 'modules.mlir': ('circt-opt', ['%s', '-verify-diagnostics']),\n",
       " 'external-memory.mlir': ('circt-opt',\n",
       "  ['-lower-cf-to-handshake', '%s', '--split-input-file']),\n",
       " 'vectorization.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl.module(vectorization)))'\",\n",
       "   '%s']),\n",
       " 'canonicalization-8.mlir': ('circt-opt', ['-canonicalize', '%s']),\n",
       " 'simple_loop_buffered.mlir': ('circt-opt',\n",
       "  ['-lower-cf-to-handshake', '-handshake-materialize-forks-sinks', '%s']),\n",
       " 'link-modules.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '--verify-diagnostics',\n",
       "   \"-pass-pipeline='builtin.module(om-link-modules)'\",\n",
       "   '--split-input-file',\n",
       "   '-allow-unregistered-dialect']),\n",
       " 'clock-gate.mlir': ('circt-opt', ['--lower-seq-to-sv', '%s']),\n",
       " 'simple_loop.mlir': ('circt-opt',\n",
       "  ['-lower-cf-to-handshake', '-handshake-materialize-forks-sinks', '%s']),\n",
       " 'verif.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '--test-apply-lowering-options=\"options=emittedLineLength=9001,verifLabels\"',\n",
       "   '--export-verilog',\n",
       "   '--verify-diagnostics']),\n",
       " 'sv-interfaces-1.mlir': ('circt-opt',\n",
       "  ['%s', '-export-verilog', '-verify-diagnostics']),\n",
       " 'lower-fifo.mlir': ('circt-opt',\n",
       "  ['--lower-seq-fifo', '--canonicalize', '%s']),\n",
       " 'bugs.mlir': ('circt-opt', ['%s', '-export-verilog', '-verify-diagnostics']),\n",
       " 'scheduling-analysis.mlir': ('circt-opt',\n",
       "  ['%s', '-test-scheduling-analysis']),\n",
       " 'test_sync.mlir': ('circt-opt',\n",
       "  ['-lower-handshake-to-hw', '-split-input-file', '%s']),\n",
       " 'check-comb-cycles.mlir': ('circt-opt',\n",
       "  ['-allow-unregistered-dialect',\n",
       "   \"--pass-pipeline='builtin.module(firrtl.circuit(firrtl-check-comb-loops))'\",\n",
       "   '--split-input-file',\n",
       "   '--verify-diagnostics',\n",
       "   '%s']),\n",
       " 'clk-insertion.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(calyx.component(calyx-clk-insertion,calyx-reset-insertion))'\",\n",
       "   '%s']),\n",
       " 'lower-matches.mlir': ('circt-opt',\n",
       "  ['--pass-pipeline=\"builtin.module(firrtl.circuit(firrtl.module(firrtl-lower-matches)))\"',\n",
       "   '%s']),\n",
       " 'inliner.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl-inliner))'\",\n",
       "   '-allow-unregistered-dialect',\n",
       "   '%s']),\n",
       " 'convert_entity.mlir': ('circt-opt',\n",
       "  ['%s', '--convert-llhd-to-llvm', '--split-input-file']),\n",
       " 'clock-mux.mlir': ('circt-opt', ['--lower-seq-to-sv', '%s']),\n",
       " 'instance-choice-1.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   \"-export-split-verilog='dir-name=%t.dir'cat\",\n",
       "   '%t.dir%{fs-sep}top.sv']),\n",
       " 'arith-ops.mlir': ('circt-opt', ['-lower-cf-to-handshake', '%s']),\n",
       " 'test_cond_br.mlir': ('circt-opt',\n",
       "  ['-split-input-file', '-lower-handshake-to-hw', '%s']),\n",
       " 'merge-connections.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl.module(merge-connections)))'\",\n",
       "   '%s']),\n",
       " 'isolate-clocks.mlir': ('circt-opt', ['%s', '--arc-isolate-clocks']),\n",
       " 'convert_extract.mlir': ('circt-opt', ['%s', '--convert-llhd-to-llvm']),\n",
       " 'hoist-passthrough.mlir': ('circt-opt',\n",
       "  ['%s', '-split-input-file', '--firrtl-hoist-passthrough']),\n",
       " 'explicit-regs.mlir': ('circt-opt',\n",
       "  ['-pipeline-explicit-regs', '--allow-unregistered-dialect', '%s']),\n",
       " 'test_print.mlir': ('circt-opt', ['--lower-verif-to-sv', '%s']),\n",
       " 'comb-1.mlir': ('circt-opt',\n",
       "  ['%s', '--convert-hw-to-btor2', '-o', 'tmp.mlir']),\n",
       " 'inline-modules.mlir': ('circt-opt', ['%s', '--arc-inline-modules']),\n",
       " 'test_instance.mlir': ('circt-opt',\n",
       "  ['-lower-handshake-to-hw', '-split-input-file', '%s']),\n",
       " 'call-1.mlir': ('circt-opt', ['%s', '--split-input-file']),\n",
       " 'print-instance-graph-1.mlir': ('circt-opt',\n",
       "  ['-firrtl-print-instance-graph', '%s', '-o', '%t', '2>&1']),\n",
       " 'lower-firmem.mlir': ('circt-opt',\n",
       "  ['--lower-seq-firmem', '%s', '--verify-diagnostics']),\n",
       " 'omir.mlir': ('circt-opt',\n",
       "  ['-firrtl-lower-annotations', '-split-input-file', '%s']),\n",
       " 'annotations.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl-lower-annotations))'\",\n",
       "   '--split-input-file',\n",
       "   '%s']),\n",
       " 'infer-memories-names.mlir': ('circt-opt',\n",
       "  ['%s', '--arc-infer-memories=\"tap-memories=0\"']),\n",
       " 'alias.mlir': ('circt-opt',\n",
       "  ['%s', '--convert-hw-to-btor2', '-o', 'tmp.mlir']),\n",
       " 'convert_pipeline.mlir': ('circt-opt',\n",
       "  ['%s', '-lower-loopschedule-to-calyx', '-split-input-file']),\n",
       " 'layer-sink.mlir': ('circt-opt',\n",
       "  ['-pass-pipeline=\"builtin.module(firrtl.circuit(firrtl.module(firrtl-layer-sink)))\"',\n",
       "   '%s']),\n",
       " 'locations.mlir': ('circt-opt', ['%s']),\n",
       " 'lower-signatures.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl-lower-signatures))'\",\n",
       "   '%s']),\n",
       " 'classes.mlir': ('circt-opt', ['%s']),\n",
       " 'lower-arcs-to-funcs.mlir': ('circt-opt',\n",
       "  ['%s', '--arc-lower-arcs-to-funcs', '--verify-diagnostics']),\n",
       " 'test-dematerialize.mlir': ('circt-opt',\n",
       "  ['-split-input-file', '--handshake-dematerialize-forks-sinks', '%s']),\n",
       " 'infer-top-level.mlir': ('circt-opt',\n",
       "  ['-split-input-file', '-test-infer-top-level', '-verify-diagnostics', '%s']),\n",
       " 'constantProp.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl-imconstprop),\",\n",
       "   'canonicalize{top-down',\n",
       "   'region-simplify},',\n",
       "   \"firrtl.circuit(firrtl.module(firrtl-register-optimizer)))'\",\n",
       "   '%s']),\n",
       " 'lower-to-hw-memories.mlir': ('circt-opt',\n",
       "  ['--lower-firrtl-to-hw', '--verify-diagnostics', '%s']),\n",
       " 'gicm.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(calyx.component(calyx-gicm))'\", '%s']),\n",
       " 'convert_simple-1.mlir': ('circt-opt',\n",
       "  ['%s', '--lower-scf-to-calyx', '-canonicalize', '-split-input-file']),\n",
       " 'round-trip.mlir': ('circt-opt', ['%s', '-verify-diagnostics']),\n",
       " 'time.mlir': ('circt-opt', ['%s', '-allow-unregistered-dialect']),\n",
       " 'register-optimizer.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl.module(firrtl-register-optimizer)))'\",\n",
       "   '%s']),\n",
       " 'lower-types-aggregate.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl-lower-types{preserve-aggregate=all}))'\",\n",
       "   '%s']),\n",
       " 'round-trip-7.mlir': ('circt-opt', ['%s']),\n",
       " 'lower-layers.mlir': ('circt-opt',\n",
       "  ['-firrtl-lower-layers', '-split-input-file', '%s']),\n",
       " 'sv-alwayscomb.mlir': ('circt-opt',\n",
       "  ['--split-input-file', '--export-verilog', '%s']),\n",
       " 'shared-operators-problems.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-ssp-roundtrip=verifycirct-opt',\n",
       "   '%s',\n",
       "   '-ssp-schedule=scheduler=simplex']),\n",
       " 'mem-to-reg-of-vec.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl-mem-to-reg-of-vec))'\",\n",
       "   '%s']),\n",
       " 'canonicalization-9.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   \"-canonicalize='top-down=true\",\n",
       "   \"region-simplify=false'\",\n",
       "   '--allow-unregistered-dialect']),\n",
       " 'test_simple_loop.mlir': ('circt-opt',\n",
       "  ['-lower-handshake-to-hw', '-split-input-file', '%s']),\n",
       " 'allocate-state.mlir': ('circt-opt', ['%s', '--arc-allocate-state']),\n",
       " 'cse-1.mlir': ('circt-opt', ['-cse', '%s']),\n",
       " 'handshake_to_dc.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(ibis.class(ibis-convert-handshake-to-dc))'\",\n",
       "   '%s']),\n",
       " 'lower-vectorizations-full.mlir': ('circt-opt',\n",
       "  ['%s', '--arc-lower-vectorizations=mode=full', '-split-input-file']),\n",
       " 'convert_process_persistence.mlir': ('circt-opt',\n",
       "  ['%s', '--convert-llhd-to-llvm']),\n",
       " 'basic-15.mlir': ('circt-opt', ['%s', '--verify-diagnostics']),\n",
       " 'func-3.mlir': ('circt-opt', ['%s']),\n",
       " 'containerize.mlir': ('circt-opt', ['--ibis-containerize', '%s']),\n",
       " 'canonicalization-11.mlir': ('circt-opt',\n",
       "  [\"-canonicalize='top-down=true\", \"region-simplify=true'\", '%s']),\n",
       " 'verilog-basic.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   \"-test-apply-lowering-options='options=emitBindComments'\",\n",
       "   '-export-verilog',\n",
       "   '-verify-diagnostics']),\n",
       " 'naming.mlir': ('circt-opt', ['-lower-cf-to-handshake', '%s']),\n",
       " 'canonicalizers.mlir': ('circt-opt', ['--canonicalize', '%s']),\n",
       " 'lower-hlmem.mlir': ('circt-opt', ['--lower-seq-hlmem', '%s']),\n",
       " 'round-trip-9.mlir': ('circt-opt', ['%s', '-verify-diagnostics']),\n",
       " 'generates.mlir': ('circt-opt', ['%s']),\n",
       " 'hw-cleanup.mlir': ('circt-opt', ['-hw-cleanup', '%s']),\n",
       " 'memoryToBlockArgument.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-llhd-memory-to-block-argument',\n",
       "   '-split-input-file',\n",
       "   '-verify-diagnostics']),\n",
       " 'func-4.mlir': ('circt-opt', ['-split-input-file', '%s']),\n",
       " 'lower-while.mlir': ('circt-opt',\n",
       "  ['--split-input-file',\n",
       "   \"-pass-pipeline='builtin.module(calyx.component(lower-calyx-to-fsm))'\",\n",
       "   '%s']),\n",
       " 'emit-metadata.mlir': ('circt-opt',\n",
       "  ['--firrtl-emit-metadata=\"repl-seq-mem=true',\n",
       "   'repl-seq-mem-file=dut.conf\"',\n",
       "   '-split-input-file',\n",
       "   '%s']),\n",
       " 'problems.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-ssp-roundtrip=verifycirct-opt',\n",
       "   '%s',\n",
       "   '-ssp-schedule=scheduler=asap']),\n",
       " 'mux-to-control-flow.mlir': ('circt-opt',\n",
       "  ['%s', '--arc-mux-to-control-flow']),\n",
       " 'cse.mlir': ('circt-opt', ['-cse', '%s']),\n",
       " 'remove-comb-groups.mlir': ('circt-opt',\n",
       "  ['--split-input-file',\n",
       "   '--calyx-remove-comb-groups',\n",
       "   '%s',\n",
       "   '--canonicalize']),\n",
       " 'canonicalization-1.mlir': ('circt-opt', ['%s', '--canonicalize']),\n",
       " 'strip-debuginfo-pred.mlir': ('circt-opt',\n",
       "  ['-allow-unregistered-dialect',\n",
       "   '%s',\n",
       "   '-mlir-print-debuginfo',\n",
       "   '-mlir-print-local-scope',\n",
       "   \"-pass-pipeline='builtin.module(strip-debuginfo-with-pred{drop-suffix=txt})'\"]),\n",
       " 'lower-classes.mlir': ('circt-opt', ['-firrtl-lower-classes', '%s']),\n",
       " 'dependence-analysis.mlir': ('circt-opt',\n",
       "  ['%s', '-test-dependence-analysis']),\n",
       " 'shiftreg.mlir': ('circt-opt', ['%s']),\n",
       " 'clean_selfdrivers.mlir': ('circt-opt',\n",
       "  ['--allow-unregistered-dialect',\n",
       "   '--split-input-file',\n",
       "   '--ibis-clean-selfdrivers',\n",
       "   '%s']),\n",
       " 'lower-to-hw-module.mlir': ('circt-opt',\n",
       "  ['-lower-firrtl-to-hw', '%s', '-verify-diagnostics']),\n",
       " 'lower-extmem-esi.mlir': ('circt-opt',\n",
       "  ['-split-input-file',\n",
       "   '-handshake-lower-extmem-to-hw=\"wrap-esi=true\"',\n",
       "   '%s']),\n",
       " 'imdce.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl-imdeadcodeelim)'\",\n",
       "   '--split-input-file',\n",
       "   '-verify-diagnostics',\n",
       "   '%s']),\n",
       " 'lower-types-remat.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl-lower-types))'\",\n",
       "   '%s']),\n",
       " 'dedup-1.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl-dedup))'\", '%s']),\n",
       " 'insert-buffer-cycles.mlir': ('circt-opt',\n",
       "  ['-handshake-insert-buffers=strategy=cycles', '%s']),\n",
       " 'make-tables.mlir': ('circt-opt', ['%s', '--arc-make-tables']),\n",
       " 'nonstallable_test1.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-pipeline-explicit-regs',\n",
       "   '-lower-pipeline-to-hw',\n",
       "   '-lower-seq-to-sv',\n",
       "   '-sv-trace-iverilog',\n",
       "   '-export-verilog',\n",
       "   '-o',\n",
       "   '%t.mlir',\n",
       "   '>',\n",
       "   '%t.svcirct-cocotb-driver.py',\n",
       "   '--objdir=%T',\n",
       "   '--topLevel=nonstallable_test1',\n",
       "   '--pythonModule=nonstallable_test1',\n",
       "   '--pythonFolder=\"%S,%S/..\"',\n",
       "   '%t.sv',\n",
       "   '2>&1']),\n",
       " 'add-taps.mlir': ('circt-opt', ['%s', '--arc-add-taps']),\n",
       " 'specialize-option.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl-specialize-option{select=Platform=FPGA,Performance=Fast}))'\",\n",
       "   '%s']),\n",
       " 'basic-18.mlir': ('circt-opt', ['%s']),\n",
       " 'test-lock-functions.mlir': ('circt-opt',\n",
       "  ['--split-input-file', '-handshake-lock-functions', '%s']),\n",
       " 'convert_aggregates.mlir': ('circt-opt', ['%s', '--convert-hw-to-llvm']),\n",
       " 'legalize-state-update.mlir': ('circt-opt',\n",
       "  ['%s', '--arc-legalize-state-update']),\n",
       " 'containers_to_hw.mlir': ('circt-opt',\n",
       "  ['--split-input-file', '--ibis-convert-containers-to-hw', '%s']),\n",
       " 'lower-extmem.mlir': ('circt-opt', ['-handshake-lower-extmem-to-hw', '%s']),\n",
       " 'argify_blocks.mlir': ('circt-opt', ['--ibis-argify-blocks', '%s']),\n",
       " 'basic-7.mlir': ('circt-opt', ['--lower-dc-to-hw', '%s']),\n",
       " 'hw-dialect.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   \"--test-apply-lowering-options='options=emittedLineLength=100,emitBindComments'\",\n",
       "   '-export-verilog',\n",
       "   '-verify-diagnostics',\n",
       "   '-o',\n",
       "   '%t.mlir']),\n",
       " 'canonicalization-7.mlir': ('circt-opt',\n",
       "  ['%s', '--canonicalize', '--cse', '--canonicalize']),\n",
       " 'basic-13.mlir': ('circt-opt', ['%s', '-verify-diagnostics']),\n",
       " 'convert-to-arcs.mlir': ('circt-opt', ['%s', '--convert-to-arcs']),\n",
       " 'const.mlir': ('circt-opt', ['%s']),\n",
       " 'extract-1.mlir': ('circt-opt',\n",
       "  ['%s', \"-canonicalize='top-down=true\", \"region-simplify=true'\"]),\n",
       " 'signal-init.mlir': ('circt-opt', ['%s', '--convert-llhd-to-llvm']),\n",
       " 'insert-buffer-all.mlir': ('circt-opt',\n",
       "  ['-handshake-insert-buffers=strategy=all', '%s']),\n",
       " 'basic-6.mlir': ('circt-opt',\n",
       "  ['%s', '--convert-moore-to-core', '--verify-diagnostics']),\n",
       " 'canonicalization-3.mlir': ('circt-opt',\n",
       "  ['%s', '-canonicalize', '-split-input-file']),\n",
       " 'func-1.mlir': ('circt-opt',\n",
       "  ['--split-input-file', '-lower-cf-to-handshake', '%s']),\n",
       " 'dematerialize-forks-sinks.mlir': ('circt-opt',\n",
       "  ['-pass-pipeline=\"builtin.module(func.func(dc-dematerialize-forks-sinks))\"',\n",
       "   '%s']),\n",
       " 'convert_wait_halt.mlir': ('circt-opt', ['%s', '--convert-llhd-to-llvm']),\n",
       " 'cider_source_location.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   \"--lower-scf-to-calyx='cider-source-location-metadata'\",\n",
       "   '-canonicalize']),\n",
       " 'manifest.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '--esi-connect-services',\n",
       "   '--esi-appid-hier=top=top',\n",
       "   '--esi-build-manifest=\"top=top\"',\n",
       "   '>',\n",
       "   '%t1.mlir',\n",
       "   'circt-opt',\n",
       "   '%t1.mlir']),\n",
       " 'source-constants.mlir': ('circt-opt',\n",
       "  ['-lower-cf-to-handshake=\"source-constants\"', '%s']),\n",
       " 'reblock.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(ibis.class(ibis.method(ibis-reblock)))'\",\n",
       "   '%s']),\n",
       " 'canonicalization-6.mlir': ('circt-opt',\n",
       "  ['-split-input-file',\n",
       "   \"-canonicalize='top-down=true\",\n",
       "   \"region-simplify=true'\",\n",
       "   '%s']),\n",
       " 'basic-11.mlir': ('circt-opt', ['%s']),\n",
       " 'types.mlir': ('circt-opt', ['%s']),\n",
       " 'test_sink.mlir': ('circt-opt', ['-lower-handshake-to-hw', '%s']),\n",
       " 'strip-sv.mlir': ('circt-opt',\n",
       "  ['%s', '--arc-strip-sv', '--verify-diagnostics']),\n",
       " 'add-seqmem-ports.mlir': ('circt-opt', ['-firrtl-add-seqmem-ports', '%s']),\n",
       " 'chaining-cyclic-problems.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-ssp-roundtrip=verifycirct-opt',\n",
       "   '%s',\n",
       "   '-ssp-schedule=\"scheduler=simplex',\n",
       "   'options=cycle-time=5.0\"']),\n",
       " 'totalFunctionInlining.mlir': ('circt-opt',\n",
       "  ['%s', '-inline=\"default-pipeline=\\'\\'\"', '-llhd-function-elimination']),\n",
       " 'resolve-traces.mlir': ('circt-opt',\n",
       "  ['%s', '-firrtl-resolve-traces', '-split-input-file']),\n",
       " 'schedule_pipeline.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(ibis-add-operator-library,\",\n",
       "   \"ibis.class(ibis.method.df(ibis.sblock.isolated(pipeline-schedule-linear))))'\",\n",
       "   '%s']),\n",
       " 'simplify-variadic-ops.mlir': ('circt-opt',\n",
       "  ['%s', '--arc-simplify-variadic-ops']),\n",
       " 'round-trip-3.mlir': ('circt-opt', ['%s', '-verify-diagnostics']),\n",
       " 'basic-4.mlir': ('circt-opt', ['%s', '-lower-calyx-to-hw']),\n",
       " 'ref.mlir': ('circt-opt', ['%s', '-split-input-file']),\n",
       " 'simple-1.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-pipeline-explicit-regs',\n",
       "   '-lower-pipeline-to-hw',\n",
       "   '-lower-seq-to-sv',\n",
       "   '-sv-trace-iverilog',\n",
       "   '-export-verilog',\n",
       "   '-o',\n",
       "   '%t.mlir',\n",
       "   '>',\n",
       "   '%t.svcirct-cocotb-driver.py',\n",
       "   '--objdir=%T',\n",
       "   '--topLevel=simple',\n",
       "   '--pythonModule=simple',\n",
       "   '--pythonFolder=\"%S,%S/..\"',\n",
       "   '%t.sv',\n",
       "   '2>&1']),\n",
       " 'tuple-ops.mlir': ('circt-opt', ['-split-input-file', '%s']),\n",
       " 'bitwise.mlir': ('circt-opt', ['%s']),\n",
       " 'extract-instances.mlir': ('circt-opt', ['--firrtl-extract-instances', '%s']),\n",
       " 'imconstprop.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl-imconstprop))'\",\n",
       "   '--split-input-file',\n",
       "   '%s']),\n",
       " 'round-trip-4.mlir': ('circt-opt', ['%s', '-verify-diagnostics']),\n",
       " 'maximize-ssa.mlir': ('circt-opt',\n",
       "  ['--maximize-ssa', '%s', '--split-input-file']),\n",
       " 'test_basic-1.mlir': ('circt-opt', ['--lower-pipeline-to-hw', '%s']),\n",
       " 'methods_to_containers.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(ibis.class(ibis-convert-methods-to-containers))'\",\n",
       "   '%s']),\n",
       " 'hw-typedecls.mlir': ('circt-opt',\n",
       "  ['%s', '-export-verilog', '-verify-diagnostics']),\n",
       " 'call.mlir': ('circt-opt',\n",
       "  ['-lower-cf-to-handshake', '-split-input-file', '%s']),\n",
       " 'inner-names.mlir': ('circt-opt', ['--verify-diagnostics', '%s']),\n",
       " 'round-trip-8.mlir': ('circt-opt', ['%s']),\n",
       " 'vb-to-bv.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl-vb-to-bv))'\", '%s']),\n",
       " 'inline_sblocks.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(ibis.class(ibis.method(ibis-inline-sblocks)))'\",\n",
       "   '--allow-unregistered-dialect',\n",
       "   '%s']),\n",
       " 'memory-1.mlir': ('circt-opt', ['%s', '-cse']),\n",
       " 'lower-if.mlir': ('circt-opt',\n",
       "  ['--split-input-file',\n",
       "   \"-pass-pipeline='builtin.module(calyx.component(lower-calyx-to-fsm))'\",\n",
       "   '%s']),\n",
       " 'sfc-compat.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl.module(firrtl-sfc-compat)))'\",\n",
       "   '--verify-diagnostics',\n",
       "   '--split-input-file',\n",
       "   '%s']),\n",
       " 'lower-types.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl-lower-types))'\",\n",
       "   '--allow-unregistered-dialect',\n",
       "   '%s']),\n",
       " 'signal.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-mlir-print-op-generic',\n",
       "   '-split-input-file',\n",
       "   '-verify-diagnostics']),\n",
       " 'cf_to_handshake.mlir': ('circt-opt',\n",
       "  ['--pass-pipeline=\"builtin.module(ibis.class(ibis-convert-cf-to-handshake))\"',\n",
       "   '--allow-unregistered-dialect',\n",
       "   '%s']),\n",
       " 'seq.mlir': ('circt-opt', ['%s', '--convert-hw-to-btor2', '-o', 'tmp.mlir']),\n",
       " 'infer-resets.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl-infer-resets))'\",\n",
       "   '--verify-diagnostics',\n",
       "   '--split-input-file',\n",
       "   '%s']),\n",
       " 'lower-comb.mlir': ('circt-opt', ['%s', '--lower-comb']),\n",
       " 'loops.mlir': ('circt-opt', ['-convert-affine-to-loopschedule', '%s']),\n",
       " 'debug-analysis.mlir': ('circt-opt', ['%s', '--test-debug-analysis']),\n",
       " 'comb-to-arith.mlir': ('circt-opt', ['%s', '--convert-comb-to-arith']),\n",
       " 'flatten-memory.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl.module(firrtl-flatten-memory)))'\",\n",
       "   '%s']),\n",
       " 'canonicalization.mlir': ('circt-opt',\n",
       "  [\"-canonicalize='top-down=true\", \"region-simplify=true'\", '%s']),\n",
       " 'test.mlir': ('circt-opt', ['%s']),\n",
       " 'clock-type.mlir': ('circt-opt', ['--lower-seq-to-sv', '%s']),\n",
       " 'basic-16.mlir': ('circt-opt', ['%s']),\n",
       " 'basic-14.mlir': ('circt-opt',\n",
       "  ['%s', '--verify-diagnostics', '-split-input-file']),\n",
       " 'test_pack_unpack.mlir': ('circt-opt',\n",
       "  ['-lower-handshake-to-hw', '-split-input-file', '%s']),\n",
       " 'constantPropFail.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl-imconstprop),\",\n",
       "   'canonicalize{top-down',\n",
       "   'region-simplify},',\n",
       "   \"firrtl.circuit(firrtl.module(firrtl-register-optimizer)))'\",\n",
       "   '%s']),\n",
       " 'latency-retiming.mlir': ('circt-opt', ['%s', '--arc-latency-retiming']),\n",
       " 'interfaces.mlir': ('circt-opt', ['%s']),\n",
       " 'dynamic_instance.mlir': ('circt-opt', ['%s', '-verify-diagnostics']),\n",
       " 'prefix-modules.mlir': ('circt-opt',\n",
       "  ['--pass-pipeline=\"builtin.module(firrtl.circuit(firrtl-prefix-modules))\"',\n",
       "   '%s']),\n",
       " 'mitigate-vivado-array-index-const-prop-bug.mlir': ('circt-opt',\n",
       "  ['--export-verilog', '%s']),\n",
       " 'lower-memory.mlir': ('circt-opt', ['-firrtl-lower-memory', '%s']),\n",
       " 'test_join.mlir': ('circt-opt',\n",
       "  ['-lower-handshake-to-hw', '-split-input-file', '%s']),\n",
       " 'output-file.mlir': ('circt-opt', ['%s', '--export-verilog']),\n",
       " 'emit-omir.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl-emit-omir{file=omir.json}))'\",\n",
       "   '%s']),\n",
       " 'lower-lut.mlir': ('circt-opt', ['%s', '--arc-lower-lut']),\n",
       " 'simplify-mems.mlir': ('circt-opt',\n",
       "  ['--split-input-file',\n",
       "   \"-canonicalize='top-down=true\",\n",
       "   \"region-simplify=true'\",\n",
       "   '%s']),\n",
       " 'materialize-debug-info.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl.module(firrtl-materialize-debug-info)))'\",\n",
       "   '%s']),\n",
       " 'schedule-linear-pipeline.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(any(pipeline-schedule-linear))'\", '%s']),\n",
       " 'expand-whens.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(any(firrtl-expand-whens)))'\",\n",
       "   '%s']),\n",
       " 'debug-info-1.mlir': ('circt-opt', ['--export-verilog', '%s']),\n",
       " 'split-loops.mlir': ('circt-opt', ['%s', '--arc-split-loops']),\n",
       " 'join.mlir': ('circt-opt', ['-split-input-file', '%s']),\n",
       " 'compile-control.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(calyx.component(calyx-compile-control))'\",\n",
       "   '%s']),\n",
       " 'flatten_memref.mlir': ('circt-opt',\n",
       "  ['-split-input-file', '--flatten-memref', '%s']),\n",
       " 'dedup.mlir': ('circt-opt', ['%s', '--arc-dedup']),\n",
       " 'lower-chirrtl.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl.module(firrtl-lower-chirrtl)))'\",\n",
       "   '%s']),\n",
       " 'firmem.mlir': ('circt-opt', ['%s', '--verify-diagnostics']),\n",
       " 'location-style.mlir': ('circt-opt',\n",
       "  ['%s', '-export-verilog', '--split-input-file']),\n",
       " 'probe-dce.mlir': ('circt-opt',\n",
       "  ['--firrtl-probe-dce', '--split-input-file', '%s']),\n",
       " 'resolve-paths.mlir': ('circt-opt',\n",
       "  ['%s', '-firrtl-resolve-paths', '-split-input-file']),\n",
       " 'basic-9.mlir': ('circt-opt', ['%s', '-verify-diagnostics']),\n",
       " 'print-graph.mlir': ('circt-opt', ['--fsm-print-graph', '%s', '2>&1']),\n",
       " 'structure-2.mlir': ('circt-opt', ['%s']),\n",
       " 'portref_lowering.mlir': ('circt-opt',\n",
       "  ['--split-input-file', '--ibis-lower-portrefs', '%s']),\n",
       " 'structure.mlir': ('circt-opt',\n",
       "  ['--convert-hw-to-systemc', '--verify-diagnostics', '%s']),\n",
       " 'remove-unused-ports.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl-remove-unused-ports))'\",\n",
       "   '%s',\n",
       "   '-split-input-file']),\n",
       " 'name-legalize.mlir': ('circt-opt',\n",
       "  ['%s', '-export-verilog', '-verify-diagnostics', '-o', '%t.mlir']),\n",
       " 'test_buffer.mlir': ('circt-opt',\n",
       "  ['-lower-handshake-to-hw', '--split-input-file', '%s']),\n",
       " 'test_mux.mlir': ('circt-opt',\n",
       "  ['-lower-handshake-to-hw', '-split-input-file', '%s']),\n",
       " 'module-hierarchy-file.mlir': ('circt-opt',\n",
       "  ['-lower-firrtl-to-hw', '--split-input-file', '%s']),\n",
       " 'misc-lowering-opts.mlir': ('circt-opt',\n",
       "  ['%s', '-export-verilog', '--split-input-file']),\n",
       " 'connect-1.mlir': ('circt-opt', ['%s', '-split-input-file']),\n",
       " 'basic.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-export-verilog',\n",
       "   '-verify-diagnostics',\n",
       "   '-o',\n",
       "   '%t2.mlir',\n",
       "   '>',\n",
       "   '%t1.svcirct-rtl-sim.py',\n",
       "   '%t1.sv',\n",
       "   '--cycles',\n",
       "   '8',\n",
       "   '2>&1']),\n",
       " 'test_constant.mlir': ('circt-opt',\n",
       "  ['-lower-handshake-to-hw', '-split-input-file', '%s']),\n",
       " 'materialize-forks-sinks.mlir': ('circt-opt',\n",
       "  ['-pass-pipeline=\"builtin.module(func.func(dc-materialize-forks-sinks))\"',\n",
       "   '%s']),\n",
       " 'basic-17.mlir': ('circt-opt', ['%s']),\n",
       " 'convert_signals.mlir': ('circt-opt', ['%s', '--convert-llhd-to-llvm']),\n",
       " 'print.mlir': ('circt-opt', ['-ssp-print', '%s', '2>&1']),\n",
       " 'drop-const.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl-drop-const))'\",\n",
       "   '%s']),\n",
       " 'services.mlir': ('circt-opt',\n",
       "  ['--esi-connect-services', '--canonicalize', '%s']),\n",
       " 'remove_buffers.mlir': ('circt-opt',\n",
       "  ['--split-input-file', '--handshake-remove-buffers', '%s']),\n",
       " 'signalOps.mlir': ('circt-opt',\n",
       "  ['%s', \"-canonicalize='top-down=true\", \"region-simplify=true'\"]),\n",
       " 'convert_controlflow.mlir': ('circt-opt',\n",
       "  ['%s', '--lower-scf-to-calyx', '-canonicalize', '-split-input-file']),\n",
       " 'print-nla-table.mlir': ('circt-opt',\n",
       "  ['-firrtl-print-nla-table', '%s', '2>&1']),\n",
       " 'convert_simple.mlir': ('circt-opt', ['%s', '--convert-llhd-to-llvm']),\n",
       " 'verilog-locations.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-export-verilog',\n",
       "   '-verify-diagnostics',\n",
       "   '--mlir-print-debuginfo',\n",
       "   '--split-input-file']),\n",
       " 'disable-task-pipelining.mlir': ('circt-opt',\n",
       "  ['-lower-cf-to-handshake=\"disable-task-pipelining\"',\n",
       "   '%s',\n",
       "   '--split-input-file']),\n",
       " 'nonstallable_test2.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-pipeline-explicit-regs',\n",
       "   '-lower-pipeline-to-hw',\n",
       "   '-lower-seq-to-sv',\n",
       "   '-sv-trace-iverilog',\n",
       "   '-export-verilog',\n",
       "   '-o',\n",
       "   '%t.mlir',\n",
       "   '>',\n",
       "   '%t.svcirct-cocotb-driver.py',\n",
       "   '--objdir=%T',\n",
       "   '--topLevel=nonstallable_test2',\n",
       "   '--pythonModule=nonstallable_test2',\n",
       "   '--pythonFolder=\"%S,%S/..\"',\n",
       "   '%t.sv',\n",
       "   '2>&1']),\n",
       " 'hw-export-module-hierarchy.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(hw-export-module-hierarchy)'\", '%s']),\n",
       " 'convert_memory-1.mlir': ('circt-opt',\n",
       "  ['%s', '--lower-scf-to-calyx', '-canonicalize', '-split-input-file']),\n",
       " 'hw-eliminate-inout-ports-named.mlir': ('circt-opt',\n",
       "  ['--hw-eliminate-inout-ports=\"read-suffix=', 'write-suffix=\"', '%s']),\n",
       " 'go-insertion.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(calyx.component(calyx-go-insertion))'\",\n",
       "   '%s']),\n",
       " 'types-1.mlir': ('circt-opt', ['%s']),\n",
       " 'inner-symbol-dce.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl-inner-symbol-dce)'\", '%s']),\n",
       " 'legalize-memrefs.mlir': ('circt-opt',\n",
       "  ['--handshake-legalize-memrefs', '%s']),\n",
       " 'dividers.mlir': ('circt-opt', ['--lower-seq-to-sv', '%s']),\n",
       " 'chaining-problems.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-ssp-roundtrip=verifycirct-opt',\n",
       "   '%s',\n",
       "   '-ssp-schedule=\"scheduler=simplex',\n",
       "   'options=cycle-time=5.0\"']),\n",
       " 'const-prop-single-module.mlir': ('circt-opt',\n",
       "  [\"-canonicalize='top-down=true\", \"region-simplify=true'\", '%s']),\n",
       " 'clock-inv.mlir': ('circt-opt', ['--lower-seq-to-sv', '%s']),\n",
       " 'version-comment.mlir': ('circt-opt',\n",
       "  ['%s', '-export-verilog', '--split-input-file']),\n",
       " 'emit-chisel-asserts-as-sva.mlir': ('circt-opt',\n",
       "  ['-lower-firrtl-to-hw=emit-chisel-asserts-as-sva', '%s']),\n",
       " 'passive-wire.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl.module(firrtl-passive-wires)))'\",\n",
       "   '--allow-unregistered-dialect',\n",
       "   '%s']),\n",
       " 'cyclic-problems.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-ssp-roundtrip=verifycirct-opt',\n",
       "   '%s',\n",
       "   '-ssp-schedule=scheduler=simplex']),\n",
       " 'materialize-fsm.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(calyx.component(materialize-calyx-to-fsm))'\",\n",
       "   '%s']),\n",
       " 'map-arith-to-comb.mlir': ('circt-opt',\n",
       "  ['-split-input-file',\n",
       "   '-verify-diagnostics',\n",
       "   \"--pass-pipeline='builtin.module(any(map-arith-to-comb))'\",\n",
       "   '%s']),\n",
       " 'externalize-clock-gate.mlir': ('circt-opt',\n",
       "  ['%s', '--externalize-clock-gate', '--verify-diagnostics']),\n",
       " 'sv-dialect.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   \"-test-apply-lowering-options='options=explicitBitcast,maximumNumberOfTermsPerExpression=10,emitBindComments'\",\n",
       "   '-export-verilog',\n",
       "   '-verify-diagnostics']),\n",
       " 'layer-merge.mlir': ('circt-opt',\n",
       "  ['-pass-pipeline=\"builtin.module(firrtl.circuit(firrtl.module(firrtl-layer-merge)))\"',\n",
       "   '%s']),\n",
       " 'round-trip-6.mlir': ('circt-opt', ['%s']),\n",
       " 'constant.mlir': ('circt-opt',\n",
       "  ['%s', \"-canonicalize='top-down=true\", \"region-simplify=true'\"]),\n",
       " 'inline.mlir': ('circt-opt', ['-inline', '%s']),\n",
       " 'stallTest.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-pipeline-explicit-regs',\n",
       "   '-lower-pipeline-to-hw',\n",
       "   '-lower-seq-to-sv',\n",
       "   '-sv-trace-iverilog',\n",
       "   '-export-verilog',\n",
       "   '-o',\n",
       "   '%t.mlir',\n",
       "   '>',\n",
       "   '%t.svcirct-cocotb-driver.py',\n",
       "   '--objdir=%T',\n",
       "   '--topLevel=stallTest',\n",
       "   '--pythonModule=stallTest',\n",
       "   '--pythonFolder=\"%S,%S/..\"',\n",
       "   '%t.sv',\n",
       "   '2>&1']),\n",
       " 'group-resets-and-enables.mlir': ('circt-opt',\n",
       "  ['%s', '--arc-group-resets-and-enables']),\n",
       " 'prettify-verilog.mlir': ('circt-opt', ['-prettify-verilog', '%s']),\n",
       " 'parameters.mlir': ('circt-opt', ['%s', '-verify-diagnostics']),\n",
       " 'extract.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-mlir-print-op-generic',\n",
       "   '-split-input-file',\n",
       "   '-verify-diagnostics']),\n",
       " 'test_ce.mlir': ('circt-opt',\n",
       "  ['--lower-pipeline-to-hw=\"clock-gate-regs\"', '%s']),\n",
       " 'wire-dft.mlir': ('circt-opt', ['-firrtl-dft', '%s', '--verify-diagnostics']),\n",
       " 'lower-state.mlir': ('circt-opt', ['%s', '--arc-lower-state']),\n",
       " 'flatten_memref_calls.mlir': ('circt-opt',\n",
       "  ['-split-input-file', '--flatten-memref-calls', '%s']),\n",
       " 'memory.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-mlir-print-op-generic',\n",
       "   '-split-input-file',\n",
       "   '-verify-diagnostics']),\n",
       " 'port-decl-sharing.mlir': ('circt-opt',\n",
       "  ['%s', '-export-verilog', '--split-input-file']),\n",
       " 'expand-whens-locations.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl.module(firrtl-expand-whens)))'\",\n",
       "   '--mlir-print-local-scope',\n",
       "   '--mlir-print-debuginfo',\n",
       "   '%s']),\n",
       " 'lower-arc-to-llvm.mlir': ('circt-opt', ['%s', '--lower-arc-to-llvm']),\n",
       " 'location.mlir': ('circt-opt', ['%s', '-verify-diagnostics']),\n",
       " 'schedule.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-ssp-schedule=\"scheduler=simplex',\n",
       "   'options=last-op-name=sink,cycle-time=5.0\"']),\n",
       " 'attributes.mlir': ('circt-opt',\n",
       "  ['%s', '--allow-unregistered-dialect', '-verify-diagnostics']),\n",
       " 'memref.mlir': ('circt-opt',\n",
       "  ['-lower-cf-to-handshake', '%s', '--split-input-file']),\n",
       " 'test_poweron.mlir': ('circt-opt',\n",
       "  ['--lower-pipeline-to-hw=\"enable-poweron-values\"', '%s']),\n",
       " 'lower-vectorizations-inline-body.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '--arc-lower-vectorizations=mode=inline-body',\n",
       "   '--split-input-file',\n",
       "   '--verify-diagnostics']),\n",
       " 'scoperef_tunneling.mlir': ('circt-opt',\n",
       "  ['--split-input-file', '--ibis-tunneling', '%s']),\n",
       " 'canonicalization-2.mlir': ('circt-opt', ['%s', '-canonicalize']),\n",
       " 'insert-merge-blocks.mlir': ('circt-opt',\n",
       "  ['--insert-merge-blocks', '%s', '--split-input-file']),\n",
       " 'commandline-5.mlir': ('circt-opt', ['--help']),\n",
       " 'primitives.mlir': ('circt-opt',\n",
       "  ['--split-input-file', '-lower-calyx-to-hw', '%s']),\n",
       " 'task-pipelining.mlir': ('circt-opt',\n",
       "  ['-lower-cf-to-handshake', '%s', '--split-input-file']),\n",
       " 'round-trip-5.mlir': ('circt-opt',\n",
       "  ['%s', '--verify-diagnostics', '--split-input-file']),\n",
       " 'windows.mlir': ('circt-opt', ['%s']),\n",
       " 'variadic-operand-splitting.mlir': ('circt-opt',\n",
       "  [\"-test-apply-lowering-options='options=maximumNumberOfTermsPerExpression=4'\",\n",
       "   '-export-verilog',\n",
       "   '%s']),\n",
       " 'compreg.mlir': ('circt-opt',\n",
       "  ['%s', '--convert-hw-to-btor2', '-o', 'tmp.mlir']),\n",
       " 'structure-1.mlir': ('circt-opt',\n",
       "  ['--convert-hw-to-llhd', '--verify-diagnostics', '%s']),\n",
       " 'add-ids.mlir': ('circt-opt', ['--handshake-add-ids', '%s']),\n",
       " 'compose-buffers.mlir': ('circt-opt',\n",
       "  ['--handshake-insert-buffers=\"strategy=allFIFO\"', '%s']),\n",
       " 'trivial.mlir': ('circt-opt', ['%s', '-allow-unregistered-dialect']),\n",
       " 'lower-intrinsics.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl-lower-intrinsics))'\",\n",
       "   '%s']),\n",
       " 'appid_hier.mlir': ('circt-opt', ['%s', '--esi-appid-hier=top=main']),\n",
       " 'stop.mlir': ('circt-opt', ['--lower-sim-to-sv', '%s']),\n",
       " 'structure-4.mlir': ('circt-opt', ['%s']),\n",
       " 'zero-width.mlir': ('circt-opt', ['-lower-firrtl-to-hw', '%s']),\n",
       " 'legacy-wiring.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl-lower-annotations))'\",\n",
       "   '--split-input-file',\n",
       "   '%s']),\n",
       " 'hw-enums.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   \"--test-apply-lowering-options='options=emittedLineLength=100,emitBindComments'\",\n",
       "   '-export-verilog',\n",
       "   '-split-input-file',\n",
       "   '-o',\n",
       "   '%t.mlir']),\n",
       " 'lowering.mlir': ('circt-opt',\n",
       "  ['%s', '--lower-esi-to-physical', '-verify-diagnostics']),\n",
       " 'reg.mlir': ('circt-opt', ['%s', '-split-input-file', '-verify-diagnostics']),\n",
       " 'convert_memory.mlir': ('circt-opt', ['%s', '--convert-llhd-to-llvm']),\n",
       " 'roundtrip.mlir': ('circt-opt', ['%s']),\n",
       " 'remove-groups.mlir': ('circt-opt',\n",
       "  ['--split-input-file', '--calyx-remove-groups-fsm', '%s']),\n",
       " 'plusargs.mlir': ('circt-opt', ['--lower-sim-to-sv', '%s']),\n",
       " 'combOOO.mlir': ('circt-opt',\n",
       "  ['%s', '--convert-hw-to-btor2', '-o', 'tmp.mlir']),\n",
       " 'hw-extract-test-code.mlir': ('circt-opt',\n",
       "  ['--sv-extract-test-code', '--split-input-file', '%s']),\n",
       " 'typedecls.mlir': ('circt-opt', ['%s']),\n",
       " 'hw-eliminate-inout-ports.mlir': ('circt-opt',\n",
       "  ['--hw-eliminate-inout-ports', '%s']),\n",
       " 'infer-memories.mlir': ('circt-opt',\n",
       "  ['%s', '--arc-infer-memories=tap-ports=0']),\n",
       " 'lint-1.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl.module(firrtl-lint)))'\",\n",
       "   '--verify-diagnostics',\n",
       "   '--split-input-file',\n",
       "   '%s']),\n",
       " 'canonicalize.mlir': ('circt-opt', ['--canonicalize', '%s']),\n",
       " 'sv-fwrite.mlir': ('circt-opt',\n",
       "  ['%s', '-export-verilog', '-verify-diagnostics']),\n",
       " 'infer-widths.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl-infer-widths))'\",\n",
       "   '--verify-diagnostics',\n",
       "   '%s']),\n",
       " 'connect.mlir': ('circt-opt', ['%s']),\n",
       " 'lower-to-hw.mlir': ('circt-opt',\n",
       "  ['-pass-pipeline=\"builtin.module(lower-firrtl-to-hw)\"',\n",
       "   '-verify-diagnostics',\n",
       "   '%s',\n",
       "   '--split-input-file']),\n",
       " 'basic-2.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '--lower-esi-to-physical',\n",
       "   '--lower-esi-ports',\n",
       "   '--lower-esi-to-hw',\n",
       "   '--lower-seq-to-sv',\n",
       "   '-verify-diagnostics',\n",
       "   '>',\n",
       "   '%t1.mlircirct-opt',\n",
       "   '%t1.mlir',\n",
       "   '-export-verilog',\n",
       "   '-verify-diagnostics',\n",
       "   '-o',\n",
       "   't3.mlir',\n",
       "   '>',\n",
       "   '%t2.svcirct-rtl-sim.py',\n",
       "   '%t2.sv',\n",
       "   '%ESI_COLLATERAL_PATH%/ESIPrimitives.sv',\n",
       "   '%S/../supplements/integers.sv',\n",
       "   '--cycles',\n",
       "   '150']),\n",
       " 'pretty.mlir': ('circt-opt', ['-export-verilog', '--split-input-file', '%s']),\n",
       " 'convert-to-arcs-names.mlir': ('circt-opt',\n",
       "  ['%s', '--convert-to-arcs=\"tap-registers=0\"']),\n",
       " 'lowerXMR.mlir': ('circt-opt',\n",
       "  ['%s', '--firrtl-lower-xmr', '-split-input-file']),\n",
       " 'canonicalization-5.mlir': ('circt-opt', ['--canonicalize', '%s']),\n",
       " 'standalone-lib.mlir': ('circt-opt', ['%s']),\n",
       " 'infer-state-properties.mlir': ('circt-opt',\n",
       "  ['%s', '--arc-infer-state-properties']),\n",
       " 'lower-open-aggs.mlir': ('circt-opt',\n",
       "  ['--pass-pipeline=\"builtin.module(firrtl.circuit(firrtl-lower-open-aggs))\"',\n",
       "   '%s',\n",
       "   '--split-input-file']),\n",
       " 'inject-dut-hierarchy.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl-inject-dut-hier))'\",\n",
       "   '-split-input-file',\n",
       "   '%s']),\n",
       " 'prepare-for-emission.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-prepare-for-emission',\n",
       "   '--split-input-file',\n",
       "   '-verify-diagnostics']),\n",
       " 'hw-lower-instance-choices.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-hw-lower-instance-choices',\n",
       "   '--split-input-file',\n",
       "   '-verify-diagnostics']),\n",
       " 'instance-choice.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   \"-export-split-verilog='dir-name=%t.dir'verilator\",\n",
       "   '%driver',\n",
       "   '--cc',\n",
       "   '--sv',\n",
       "   '--exe',\n",
       "   '--build',\n",
       "   '-I%t.dir',\n",
       "   '-F',\n",
       "   '%t.dir%{fs-sep}filelist.f',\n",
       "   '-o',\n",
       "   '%t.exe',\n",
       "   '--top-module',\n",
       "   'top%t.exe',\n",
       "   '--cycles',\n",
       "   '10',\n",
       "   '2>&1']),\n",
       " 'sv-trace-iverilog.mlir': ('circt-opt',\n",
       "  ['--sv-trace-iverilog', '--export-verilog', '%s']),\n",
       " 'constructs.mlir': ('circt-opt', ['%s', '-verify-diagnostics']),\n",
       " 'entity.mlir': ('circt-opt', ['%s']),\n",
       " 'sv-always-wire.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-prettify-verilog',\n",
       "   '--export-verilog',\n",
       "   '--verify-diagnostics',\n",
       "   '-o',\n",
       "   '%t']),\n",
       " 'probeCSE.mlir': ('circt-opt', ['%s', '-cse']),\n",
       " 'bitcasts.mlir': ('circt-opt',\n",
       "  ['%s', '--firrtl-lower-types', '--lower-firrtl-to-hw', '--canonicalize']),\n",
       " 'max-terms.mlir': ('circt-opt',\n",
       "  [\"-test-apply-lowering-options='options=maximumNumberOfTermsPerExpression=4,disallowLocalVariables'\",\n",
       "   '--export-verilog',\n",
       "   '%s']),\n",
       " 'no-wrap.mlir': ('circt-opt',\n",
       "  ['-export-verilog', '--split-input-file', '%s']),\n",
       " 'lower-clocks-to-funcs.mlir': ('circt-opt',\n",
       "  ['%s', '--arc-lower-clocks-to-funcs', '--verify-diagnostics']),\n",
       " 'basics.mlir': ('circt-opt', ['--split-input-file', '%s']),\n",
       " 'proc.mlir': ('circt-opt', ['%s']),\n",
       " 'round-trip-2.mlir': ('circt-opt', ['%s']),\n",
       " 'top.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '--convert-fsm-to-sv',\n",
       "   '--canonicalize',\n",
       "   '--lower-seq-to-sv',\n",
       "   '--export-split-verilog',\n",
       "   '-o',\n",
       "   '%t2.mlircirct-rtl-sim.py',\n",
       "   '--compileargs=\"-I%T/..\"',\n",
       "   'top.sv',\n",
       "   '%S/driver.cpp',\n",
       "   '--no-default-driver']),\n",
       " 'imconstprop-aggregate.mlir': ('circt-opt',\n",
       "  [\"-pass-pipeline='builtin.module(firrtl.circuit(firrtl-imconstprop))'\",\n",
       "   '--split-input-file',\n",
       "   '%s']),\n",
       " 'test_fork.mlir': ('circt-opt',\n",
       "  ['-lower-handshake-to-hw', '-split-input-file', '%s']),\n",
       " 'canonicalization-4.mlir': ('circt-opt',\n",
       "  ['--allow-unregistered-dialect',\n",
       "   '--split-input-file',\n",
       "   '--canonicalize',\n",
       "   '--cse',\n",
       "   '%s']),\n",
       " 'connectivity.mlir': ('circt-opt', ['%s', '-verify-diagnostics']),\n",
       " 'prepare_scheduling.mlir': ('circt-opt',\n",
       "  ['--pass-pipeline=\"builtin.module(ibis.class(ibis.method.df(ibis.sblock.isolated(ibis-prepare-scheduling))))\"',\n",
       "   '--allow-unregistered-dialect',\n",
       "   '%s']),\n",
       " 'hw-generator-callout.mlir': ('circt-opt',\n",
       "  [\"-hw-generator-callout='schema-name=Schema_Name\",\n",
       "   'generator-executable=echo',\n",
       "   'generator-executable-arguments=file1.v,file2.v,file3.v,file4.v',\n",
       "   \"'\",\n",
       "   '%s']),\n",
       " 'basic-12.mlir': ('circt-opt', ['%s', '-verify-diagnostics']),\n",
       " 'test_select.mlir': ('circt-opt',\n",
       "  ['-lower-handshake-to-hw', '-split-input-file', '%s']),\n",
       " 'top-1.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '--convert-fsm-to-sv',\n",
       "   '--canonicalize',\n",
       "   '--lower-seq-to-sv',\n",
       "   '--export-split-verilog',\n",
       "   '-o',\n",
       "   '%t2.mlircirct-rtl-sim.py',\n",
       "   '--compileargs=\"-I%T/..\"',\n",
       "   'top.sv',\n",
       "   '%S/driver.cpp',\n",
       "   '--no-default-driver']),\n",
       " 'header-file.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   \"--export-split-verilog='dir-name=%t.dir'\",\n",
       "   '&&',\n",
       "   'cat',\n",
       "   '%t.dir/circt_header.svh']),\n",
       " 'test_basic-2.mlir': ('circt-opt',\n",
       "  ['-split-input-file', '-lower-hwarith-to-hw', '%s']),\n",
       " 'freeze-paths.mlir': ('circt-opt', ['-om-freeze-paths', '%s']),\n",
       " 'pruning.mlir': ('circt-opt',\n",
       "  ['--export-verilog', '--verify-diagnostics', '%s', '-o', '%t']),\n",
       " 'test_cmerge.mlir': ('circt-opt',\n",
       "  ['-lower-handshake-to-hw', '-split-input-file', '%s']),\n",
       " 'disallow-local-vars.mlir': ('circt-opt', ['--export-verilog', '%s']),\n",
       " 'inferRW.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl.module(firrtl-infer-rw)))'\",\n",
       "   '%s']),\n",
       " 'hw-memsim.mlir': ('circt-opt', ['-hw-memory-sim', '%s']),\n",
       " 'sync-1.mlir': ('circt-opt', ['-split-input-file', '%s']),\n",
       " 'hw-stub-external-modules.mlir': ('circt-opt',\n",
       "  ['-hw-stub-external-modules', '%s']),\n",
       " 'structure-3.mlir': ('circt-opt', ['%s']),\n",
       " 'earlyCodeMotion.mlir': ('circt-opt', ['%s', '-llhd-early-code-motion']),\n",
       " 'bundles.mlir': ('circt-opt', ['%s', '--canonicalize']),\n",
       " 'compreg-1.mlir': ('circt-opt', ['%s', '-verify-diagnostics']),\n",
       " 'list.mlir': ('circt-opt', ['%s', '-verify-diagnostics']),\n",
       " 'complex-locations.mlir': ('circt-opt', ['%s', '-export-verilog']),\n",
       " 'max-1.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '--lower-dc-to-hw',\n",
       "   '--lower-esi-to-physical',\n",
       "   '--lower-esi-ports',\n",
       "   '--lower-esi-to-hw',\n",
       "   '--export-verilog',\n",
       "   '-o',\n",
       "   '%t_low.mlir',\n",
       "   '>',\n",
       "   '%t.svcirct-cocotb-driver.py',\n",
       "   '--objdir=%T',\n",
       "   '--topLevel=top',\n",
       "   '--pythonModule=max',\n",
       "   '--pythonFolders=\"%S,%S/..\"',\n",
       "   '%t.sv',\n",
       "   '2>&1']),\n",
       " 'interop.mlir': ('circt-opt', ['--systemc-lower-instance-interop', '%s']),\n",
       " 'basic-10.mlir': ('circt-opt', ['%s']),\n",
       " 'line-length.mlir': ('circt-opt',\n",
       "  [\"--test-apply-lowering-options='options=emittedLineLength=40'\",\n",
       "   '--export-verilog',\n",
       "   '%s']),\n",
       " 'nested_diamonds.mlir': ('circt-opt', ['%s', '--insert-merge-blocks']),\n",
       " 'print-instance-graph.mlir': ('circt-opt',\n",
       "  ['-hw-print-instance-graph', '%s', '-o', '%t', '2>&1']),\n",
       " 'extract-instances-inject-dut-hier.mlir': ('circt-opt',\n",
       "  ['--firrtl-inject-dut-hier',\n",
       "   '--firrtl-extract-instances',\n",
       "   '--verify-diagnostics',\n",
       "   '%s']),\n",
       " 'specialize.mlir': ('circt-opt',\n",
       "  ['%s', '--split-input-file', '--hw-specialize']),\n",
       " 'load-dialect.mlir': ('circt-opt', ['%s', '-export-verilog']),\n",
       " 'lower-seq.mlir': ('circt-opt',\n",
       "  ['--split-input-file',\n",
       "   \"-pass-pipeline='builtin.module(calyx.component(lower-calyx-to-fsm))'\",\n",
       "   '%s']),\n",
       " 'dedup-locations.mlir': ('circt-opt',\n",
       "  ['-mlir-print-debuginfo',\n",
       "   '-mlir-print-local-scope',\n",
       "   \"-pass-pipeline='builtin.module(firrtl.circuit(firrtl-dedup))'\",\n",
       "   '%s']),\n",
       " 'test_source.mlir': ('circt-opt', ['-lower-handshake-to-hw', '%s']),\n",
       " 'firreg.mlir': ('circt-opt',\n",
       "  ['%s', '-verify-diagnostics', '--lower-seq-to-sv']),\n",
       " 'sv-verifLabels.mlir': ('circt-opt', ['--export-verilog', '%s']),\n",
       " 'convert_func.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '--lower-scf-to-calyx=\"top-level-function=main\"',\n",
       "   '-canonicalize',\n",
       "   '-split-input-file']),\n",
       " 'basic-5.mlir': ('circt-opt', ['%s', '--lower-handshake-to-dc']),\n",
       " 'basic-3.mlir': ('circt-opt',\n",
       "  ['%s', '--export-chisel-interface', '--split-input-file']),\n",
       " 'wrapif-lowering.mlir': ('circt-opt',\n",
       "  ['%s', '--lower-esi-to-hw', '-verify-diagnostics']),\n",
       " 'drop-name.mlir': ('circt-opt',\n",
       "  [\"--pass-pipeline='builtin.module(firrtl.circuit(firrtl.module(firrtl-drop-names{preserve-values=all})))'\",\n",
       "   '%s']),\n",
       " 'verif-to-sv.mlir': ('circt-opt', ['--lower-verif-to-sv', '%s']),\n",
       " 'materialize.mlir': ('circt-opt',\n",
       "  ['-split-input-file', '--handshake-materialize-forks-sinks', '%s']),\n",
       " 'intrinsics.mlir': ('circt-opt',\n",
       "  ['--lower-firrtl-to-hw', '--verify-diagnostics', '%s']),\n",
       " 'roundtrip-1.mlir': ('circt-opt', ['%s']),\n",
       " 'test_trigger.mlir': ('circt-opt',\n",
       "  ['--lower-hw-to-sv', '--allow-unregistered-dialect', '%s']),\n",
       " 'sv-interfaces.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-export-verilog',\n",
       "   '-verify-diagnostics',\n",
       "   '-o',\n",
       "   '%t2.mlir',\n",
       "   '>',\n",
       "   '%t1.svverilator',\n",
       "   '--lint-only',\n",
       "   '--top-module',\n",
       "   'top',\n",
       "   '%t1.svcirct-rtl-sim.py',\n",
       "   '%t1.sv',\n",
       "   '--cycles',\n",
       "   '2',\n",
       "   '2>&1']),\n",
       " 'processLowering.mlir': ('circt-opt',\n",
       "  ['%s',\n",
       "   '-llhd-process-lowering',\n",
       "   '-split-input-file',\n",
       "   '-verify-diagnostics'])}"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "def get_cmd(text):\n",
    "    # for now let's only consider mlir-opt\n",
    "    pattern = r\"^(circt-opt) (.*?)[|\\n]\"\n",
    "    matches = re.findall(pattern, text)\n",
    "    if len(matches) < 1:\n",
    "        return None\n",
    "    if len(matches) > 1:\n",
    "        #print(text)\n",
    "        #raise ValueError(\"Expected at most one match\")\n",
    "        return None\n",
    "    command, args = matches[0]\n",
    "    return command, args.split()\n",
    "\n",
    "cmd_mapping = dict()\n",
    "for filename, command_strings in cmd_string_mapping.items():\n",
    "    # concatenate command strings\n",
    "    full_string = \"\"\n",
    "    for cmd_str in command_strings:\n",
    "        matches = re.findall(r\"//\\s+RUN:\\s+(\\S.*)\", cmd_str)\n",
    "        if len(matches) < 1:\n",
    "            break\n",
    "        if len(matches) > 1:\n",
    "            raise ValueError(\"Expected at most one match\")\n",
    "        full_string += matches[0]\n",
    "    full_string = full_string.replace(\"\\\\\", \"\")\n",
    "    #if \"mlir-opt\" in full_string:\n",
    "    #    print(full_string)\n",
    "    #    print(\"----\")\n",
    "    try:\n",
    "        cmd_mapping[filename] = get_cmd(full_string)\n",
    "    except:\n",
    "        print(filename)\n",
    "\n",
    "# filter out non mlir-opt commands\n",
    "cmd_mapping = {file: cmdargs for file, cmdargs in cmd_mapping.items() if cmdargs is not None}\n",
    "cmd_mapping"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "dialects = [\n",
    "    \"arc\",\n",
    "    \"calyx\",\n",
    "    \"chirrtl\",\n",
    "    \"comb\",\n",
    "    \"dc\",\n",
    "    \"emit\",\n",
    "    \"esi\",\n",
    "    \"firrtl\",\n",
    "    \"fsm\",\n",
    "    \"handshake\",\n",
    "    \"hw\",\n",
    "    \"hwarith\",\n",
    "    \"ibis\",\n",
    "    \"llhd\",\n",
    "    \"loopschedule\",\n",
    "    \"ltl\",\n",
    "    \"moore\",\n",
    "    \"msft\",\n",
    "    \"om\",\n",
    "    \"pipeline\",\n",
    "    \"seq\",\n",
    "    \"sim\",\n",
    "    \"sim\",\n",
    "    \"ssp\",\n",
    "    \"sv\",\n",
    "    \"systemc\",\n",
    "    \"verif\",\n",
    "]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "dialect_associations = dict()\n",
    "for cmd, args in cmd_mapping.values():\n",
    "    for arg in args:\n",
    "        possible_match = re.match(r\"--?convert-([a-z]+)-to\", arg)\n",
    "        if possible_match:\n",
    "            dialect = possible_match.group(1)\n",
    "            if dialect not in dialect_associations:\n",
    "                dialect_associations[dialect] = []\n",
    "            if arg not in dialect_associations[dialect]:\n",
    "                dialect_associations[dialect].append(arg)\n",
    "        possible_match = re.match(r\"--?([a-z]+)\", arg)\n",
    "        if possible_match:\n",
    "            dialect = possible_match.group(1)\n",
    "            if dialect in dialects:\n",
    "                if dialect not in dialect_associations:\n",
    "                    dialect_associations[dialect] = []\n",
    "                if arg not in dialect_associations[dialect]:\n",
    "                    dialect_associations[dialect].append(arg)\n",
    "with open(\"/workdir/mlir-eval/circt/dialect-associations.json\", \"w\") as f:\n",
    "    json.dump(dialect_associations, f)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'firrtl': ['-firrtl-lower-annotations',\n",
       "  '--firrtl-hoist-passthrough',\n",
       "  '-firrtl-print-instance-graph',\n",
       "  '-firrtl-lower-layers',\n",
       "  '--firrtl-emit-metadata=\"repl-seq-mem=true',\n",
       "  '-firrtl-lower-classes',\n",
       "  '-firrtl-add-seqmem-ports',\n",
       "  '-firrtl-resolve-traces',\n",
       "  '--firrtl-extract-instances',\n",
       "  '-firrtl-lower-memory',\n",
       "  '--firrtl-probe-dce',\n",
       "  '-firrtl-resolve-paths',\n",
       "  '-firrtl-print-nla-table',\n",
       "  '-firrtl-dft',\n",
       "  '--firrtl-lower-xmr',\n",
       "  '--firrtl-lower-types',\n",
       "  '--firrtl-inject-dut-hier'],\n",
       " 'hw': ['--hw-flatten-io',\n",
       "  '-hw-legalize-modules',\n",
       "  '--convert-hw-to-btor2',\n",
       "  '-hw-cleanup',\n",
       "  '--convert-hw-to-llvm',\n",
       "  '--convert-hw-to-systemc',\n",
       "  '--hw-eliminate-inout-ports=\"read-suffix=',\n",
       "  '--convert-hw-to-llhd',\n",
       "  '--hw-eliminate-inout-ports',\n",
       "  '-hw-lower-instance-choices',\n",
       "  \"-hw-generator-callout='schema-name=Schema_Name\",\n",
       "  '-hw-memory-sim',\n",
       "  '-hw-stub-external-modules',\n",
       "  '-hw-print-instance-graph',\n",
       "  '--hw-specialize'],\n",
       " 'fsm': ['-convert-fsm-to-sv', '--fsm-print-graph', '--convert-fsm-to-sv'],\n",
       " 'ssp': ['-ssp-roundtrip=verifycirct-opt',\n",
       "  '-ssp-schedule=scheduler=simplex',\n",
       "  '-ssp-schedule=scheduler=asap',\n",
       "  '-ssp-schedule=\"scheduler=simplex',\n",
       "  '-ssp-print'],\n",
       " 'arc': ['--arc-lower-vectorizations=mode=boundary',\n",
       "  '--arc-canonicalizer',\n",
       "  '--arc-isolate-clocks',\n",
       "  '--arc-inline-modules',\n",
       "  '--arc-infer-memories=\"tap-memories=0\"',\n",
       "  '--arc-lower-arcs-to-funcs',\n",
       "  '--arc-allocate-state',\n",
       "  '--arc-lower-vectorizations=mode=full',\n",
       "  '--arc-mux-to-control-flow',\n",
       "  '--arc-make-tables',\n",
       "  '--arc-add-taps',\n",
       "  '--arc-legalize-state-update',\n",
       "  '--arc-strip-sv',\n",
       "  '--arc-simplify-variadic-ops',\n",
       "  '--arc-latency-retiming',\n",
       "  '--arc-lower-lut',\n",
       "  '--arc-split-loops',\n",
       "  '--arc-dedup',\n",
       "  '--arc-group-resets-and-enables',\n",
       "  '--arc-lower-state',\n",
       "  '--arc-lower-vectorizations=mode=inline-body',\n",
       "  '--arc-infer-memories=tap-ports=0',\n",
       "  '--arc-infer-state-properties',\n",
       "  '--arc-lower-clocks-to-funcs'],\n",
       " 'handshake': ['-handshake-materialize-forks-sinks',\n",
       "  '--handshake-dematerialize-forks-sinks',\n",
       "  '-handshake-lower-extmem-to-hw=\"wrap-esi=true\"',\n",
       "  '-handshake-insert-buffers=strategy=cycles',\n",
       "  '-handshake-lock-functions',\n",
       "  '-handshake-lower-extmem-to-hw',\n",
       "  '-handshake-insert-buffers=strategy=all',\n",
       "  '--handshake-remove-buffers',\n",
       "  '--handshake-legalize-memrefs',\n",
       "  '--handshake-add-ids',\n",
       "  '--handshake-insert-buffers=\"strategy=allFIFO\"',\n",
       "  '--handshake-materialize-forks-sinks'],\n",
       " 'llhd': ['--convert-llhd-to-llvm',\n",
       "  '-llhd-memory-to-block-argument',\n",
       "  '-llhd-function-elimination',\n",
       "  '-llhd-early-code-motion',\n",
       "  '-llhd-process-lowering'],\n",
       " 'pipeline': ['-pipeline-explicit-regs'],\n",
       " 'ibis': ['--ibis-containerize',\n",
       "  '--ibis-clean-selfdrivers',\n",
       "  '--ibis-convert-containers-to-hw',\n",
       "  '--ibis-argify-blocks',\n",
       "  '--ibis-lower-portrefs',\n",
       "  '--ibis-tunneling'],\n",
       " 'calyx': ['--calyx-remove-comb-groups', '--calyx-remove-groups-fsm'],\n",
       " 'sv': ['-sv-trace-iverilog',\n",
       "  '--sv-extract-test-code',\n",
       "  '--sv',\n",
       "  '--sv-trace-iverilog'],\n",
       " 'moore': ['--convert-moore-to-core'],\n",
       " 'esi': ['--esi-connect-services',\n",
       "  '--esi-appid-hier=top=top',\n",
       "  '--esi-build-manifest=\"top=top\"',\n",
       "  '--esi-appid-hier=top=main'],\n",
       " 'affine': ['-convert-affine-to-loopschedule'],\n",
       " 'comb': ['--convert-comb-to-arith'],\n",
       " 'om': ['-om-freeze-paths'],\n",
       " 'systemc': ['--systemc-lower-instance-interop']}"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dialect_associations"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "synthfuzz",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
