[{"DBLP title": "A Methodology for Cognitive NoC Design.", "DBLP authors": ["Wo-Tak Wu", "Ahmed Louri"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2447535", "OA papers": [{"PaperId": "https://openalex.org/W2439887327", "PaperTitle": "A Methodology for Cognitive NoC Design", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["Wo-Tak Wu", "Ahmed Louri"]}]}, {"DBLP title": "Dynamic Resource Sharing for High-Performance 3-D Networks-on-Chip.", "DBLP authors": ["Seyyed Hossein Seyyedaghaei Rezaei", "Abbas Mazloumi", "Mehdi Modarressi", "Pejman Lotfi-Kamran"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2448532", "OA papers": [{"PaperId": "https://openalex.org/W2431764991", "PaperTitle": "Dynamic Resource Sharing for High-Performance 3-D Networks-on-Chip", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Tehran": 3.0, "Institute for Research in Fundamental Sciences": 1.0}, "Authors": ["Seyyed Hossein SeyyedAghaei Rezaei", "Abbas Mazloumi", "Mehdi Modarressi", "Pejman Lotfi-Kamran"]}]}, {"DBLP title": "End-Point Congestion Filter for Adaptive Routing with Congestion-Insensitive Performance.", "DBLP authors": ["Miguel Gorgues", "Jose Flich"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2429130", "OA papers": [{"PaperId": "https://openalex.org/W2440916926", "PaperTitle": "End-Point Congestion Filter for Adaptive Routing with Congestion-Insensitive Performance", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 2.0}, "Authors": ["Miguel Gorgues", "Jose Flich"]}]}, {"DBLP title": "Expert Prefetch Prediction: An Expert Predicting the Usefulness of Hardware Prefetchers.", "DBLP authors": ["Biswabandan Panda", "Shankar Balachandran"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2428703", "OA papers": [{"PaperId": "https://openalex.org/W2434397002", "PaperTitle": "Expert Prefetch Prediction: An Expert Predicting the Usefulness of Hardware Prefetchers", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["Biswabandan Panda", "Shankar Balachandran"]}]}, {"DBLP title": "Exploiting Existing Copies in Register File for Soft Error Correction.", "DBLP authors": ["Abdulaziz Eker", "Oguz Ergin"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2435705", "OA papers": [{"PaperId": "https://openalex.org/W2427698979", "PaperTitle": "Exploiting Existing Copies in Register File for Soft Error Correction", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TOBB University of Economics and Technology": 2.0}, "Authors": ["Abdulaziz Eker", "Oguz Ergin"]}]}, {"DBLP title": "Hardware Enforced Statistical Privacy.", "DBLP authors": ["Matthew Maycock", "Simha Sethumadhavan"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2403359", "OA papers": [{"PaperId": "https://openalex.org/W2313226396", "PaperTitle": "Hardware Enforced Statistical Privacy", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Columbia University": 2.0}, "Authors": ["Matthew Maycock", "Simha Sethumadhavan"]}]}, {"DBLP title": "Inter-Core Locality Aware Memory Scheduling.", "DBLP authors": ["Dongdong Li", "Tor M. Aamodt"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2435709", "OA papers": [{"PaperId": "https://openalex.org/W2441593292", "PaperTitle": "Inter-Core Locality Aware Memory Scheduling", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Dongdong Li", "Tor M. Aamodt"]}]}, {"DBLP title": "Non-Intrusive Persistence with a Backend NVM Controller.", "DBLP authors": ["Libei Pu", "Kshitij A. Doshi", "Ellis Giles", "Peter J. Varman"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2443105", "OA papers": [{"PaperId": "https://openalex.org/W2290122798", "PaperTitle": "Non-Intrusive Persistence with a Backend NVM Controller", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Rice University": 3.0, "Intel (United States)": 1.0}, "Authors": ["Libei Pu", "Kshitij A. Doshi", "Ellis Giles", "Peter Varman"]}]}, {"DBLP title": "On-Chip Message Passing Sub-System for Embedded Inter-Domain Communication.", "DBLP authors": ["Paulo Garcia", "Tiago Gomes", "Jo\u00e3o L. Monteiro", "Adriano Tavares", "Mongkol Ekpanyapong"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2419260", "OA papers": [{"PaperId": "https://openalex.org/W2316299007", "PaperTitle": "On-Chip Message Passing Sub-System for Embedded Inter-Domain Communication", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Minho": 4.0, "Asian Institute of Technology": 1.0}, "Authors": ["Paulo J. V. Garcia", "T\u00e2nia A. T. Gomes", "Jo\u00e3o L. Monteiro", "Adriano Tavares", "Mongkol Ekpanyapong"]}]}, {"DBLP title": "PATer: A Hardware Prefetching Automatic Tuner on IBM POWER8 Processor.", "DBLP authors": ["Minghua Li", "Guancheng Chen", "Qijun Wang", "Yonghua Lin", "H. Peter Hofstee", "Per Stenstr\u00f6m", "Dian Zhou"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2442972", "OA papers": [{"PaperId": "https://openalex.org/W2228040714", "PaperTitle": "PATer: A Hardware Prefetching Automatic Tuner on IBM POWER8 Processor", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Texas at Dallas": 2.0, "IBM Research - China": 3.0, "IBM Research - Austin": 1.0, "Chalmers University of Technology": 1.0}, "Authors": ["Ming-Hua Li", "Guan-Cheng Chen", "Qi-Jun Wang", "Yonghua Lin", "Peter Hofstee", "Per Stenstr\u00f6m", "Dian Zhou"]}]}, {"DBLP title": "pd-gem5: Simulation Infrastructure for Parallel/Distributed Computer Systems.", "DBLP authors": ["Mohammad Alian", "Daehoon Kim", "Nam Sung Kim"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2438295", "OA papers": [{"PaperId": "https://openalex.org/W2435302077", "PaperTitle": "&lt;italic&gt;pd-gem5&lt;/italic&gt;: Simulation Infrastructure for Parallel/Distributed Computer Systems", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Mohammad Alian", "Daehoon Kim", "Nam Kim"]}]}, {"DBLP title": "Ramulator: A Fast and Extensible DRAM Simulator.", "DBLP authors": ["Yoongu Kim", "Weikun Yang", "Onur Mutlu"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2414456", "OA papers": [{"PaperId": "https://openalex.org/W2034861439", "PaperTitle": "Ramulator: A Fast and Extensible DRAM Simulator", "Year": 2016, "CitationCount": 341, "EstimatedCitation": 341, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Yoon-Gu Kim", "Weikun Yang", "Onur Mutlu"]}]}, {"DBLP title": "Security Implications of Third-Party Accelerators.", "DBLP authors": ["Lena E. Olson", "Simha Sethumadhavan", "Mark D. Hill"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2445337", "OA papers": [{"PaperId": "https://openalex.org/W2434348546", "PaperTitle": "Security Implications of Third-Party Accelerators", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Columbia University": 1.0}, "Authors": ["Lena E. Olson", "Simha Sethumadhavan", "Mark D. Hill"]}]}, {"DBLP title": "The Case for VLIW-CMP as a Building Block for Exascale.", "DBLP authors": ["Bruce L. Jacob"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2424699", "OA papers": [{"PaperId": "https://openalex.org/W2322237991", "PaperTitle": "The Case for VLIW-CMP as a Building Block for Exascale", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Maryland, College Park": 1.0}, "Authors": ["Bruce Jacob"]}]}, {"DBLP title": "Toward Multi-Layer Holistic Evaluation of System Designs.", "DBLP authors": ["Marios Kleanthous", "Yiannakis Sazeides", "Emre \u00d6zer", "Chrysostomos Nicopoulos", "Panagiota Nikolaou", "Zacharias Hadjilambrou"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2445877", "OA papers": [{"PaperId": "https://openalex.org/W2426616324", "PaperTitle": "Toward Multi-Layer Holistic Evaluation of System Designs", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Cyprus": 5.0, "ARM (United Kingdom)": 1.0}, "Authors": ["Marios Kleanthous", "Yiannakis Sazeides", "Emre Ozer", "Chrysostomos Nicopoulos", "Panagiota Nikolaou", "Zacharias Hadjilambrou"]}]}, {"DBLP title": "Towards High-Performance Bufferless NoCs with SCEPTER.", "DBLP authors": ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2428699", "OA papers": [{"PaperId": "https://openalex.org/W2334976892", "PaperTitle": "Towards High-Performance Bufferless NoCs with SCEPTER", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Massachusetts Institute of Technology": 3.0}, "Authors": ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "A Coarse-Grained Reconfigurable Architecture for Compute-Intensive MapReduce Acceleration.", "DBLP authors": ["Shuang Liang", "Shouyi Yin", "Leibo Liu", "Yike Guo", "Shaojun Wei"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2458318", "OA papers": [{"PaperId": "https://openalex.org/W2521356618", "PaperTitle": "A Coarse-Grained Reconfigurable Architecture for Compute-Intensive MapReduce Acceleration", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Shuang Liang", "Shouyi Yin", "Leibo Liu", "Yike Guo", "Shaojun Wei"]}]}, {"DBLP title": "A Quantitative Method to Data Reuse Patterns of SIMT Applications.", "DBLP authors": ["Bo-Cheng Charles Lai", "Luis Garrido Platero", "Hsien-Kai Kuo"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2491279", "OA papers": [{"PaperId": "https://openalex.org/W2522015594", "PaperTitle": "A Quantitative Method to Data Reuse Patterns of SIMT Applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 1.0, "Barcelona Supercomputing Center": 1.0, "MediaTek (Taiwan)": 1.0}, "Authors": ["Bo-Cheng Lai", "Luis Garrido Platero", "Hsien-Kai Kuo"]}]}, {"DBLP title": "Cyclic Power-Gating as an Alternative to Voltage and Frequency Scaling.", "DBLP authors": ["Yaman Cakmaki", "Will Toms", "Javier Navaridas", "Mikel Luj\u00e1n"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2478784", "OA papers": [{"PaperId": "https://openalex.org/W2344601583", "PaperTitle": "Cyclic Power-Gating as an Alternative to Voltage and Frequency Scaling", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Manchester": 4.0}, "Authors": ["Yaman Cakmaki", "Will Toms", "Javier Navaridas", "Mikel Luj\u00e1n"]}]}, {"DBLP title": "Diversity: A Design Goal for Heterogeneous Processors.", "DBLP authors": ["Erik Tomusk", "Christophe Dubach"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2499739", "OA papers": [{"PaperId": "https://openalex.org/W2344724911", "PaperTitle": "Diversity: A Design Goal for Heterogeneous Processors", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Edinburgh": 2.0}, "Authors": ["Erik Tomusk", "Christophe Dubach"]}]}, {"DBLP title": "Efficient Execution of Bursty Applications.", "DBLP authors": ["Milad Hashemi", "Debbie Marr", "Doug Carmean", "Yale N. Patt"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2456013", "OA papers": [{"PaperId": "https://openalex.org/W2521513200", "PaperTitle": "Efficient Execution of Bursty Applications", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at Austin": 2.0, "Intel (United States)": 1.0, "Microsoft (United States)": 1.0}, "Authors": ["Milad Hashemi", "Debbie Marr", "Doug Carmean", "Yale N. Patt"]}]}, {"DBLP title": "Energy Aware Persistence: Reducing the Energy Overheads of Persistent Memory.", "DBLP authors": ["Sudarsun Kannan", "Moinuddin K. Qureshi", "Ada Gavrilovska", "Karsten Schwan"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2472410", "OA papers": [{"PaperId": "https://openalex.org/W2522047165", "PaperTitle": "Energy Aware Persistence: Reducing the Energy Overheads of Persistent Memory", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Sudarsun Kannan", "Moinudin Qureshi", "Ada Gavrilovska", "Karsten Schwan"]}]}, {"DBLP title": "Enhancing the L1 Data Cache Design to Mitigate HCI.", "DBLP authors": ["Alejandro Valero", "Negar Miralaei", "Salvador Petit", "Julio Sahuquillo", "Timothy M. Jones"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2460736", "OA papers": [{"PaperId": "https://openalex.org/W2224475358", "PaperTitle": "Enhancing the L1 Data Cache Design to Mitigate HCI", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 3.0, "University of Cambridge": 2.0}, "Authors": ["Alejandro Valero", "Negar Miralaei", "Salvador Petit", "Julio Sahuquillo", "Timothy W. Jones"]}]}, {"DBLP title": "GPGPU Footprint Models to Estimate per-Core Power.", "DBLP authors": ["Rathijit Sen", "David A. Wood"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2456909", "OA papers": [{"PaperId": "https://openalex.org/W2522716670", "PaperTitle": "GPGPU Footprint Models to Estimate per-Core Power", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Rathijit Sen", "David A. Wood"]}]}, {"DBLP title": "Large Pages on Steroids: Small Ideas to Accelerate Big Memory Applications.", "DBLP authors": ["Daejin Jung", "Sheng Li", "Jung Ho Ahn"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2495103", "OA papers": [{"PaperId": "https://openalex.org/W2342766681", "PaperTitle": "Large Pages on Steroids: Small Ideas to Accelerate Big Memory Applications", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Seoul National University": 2.0, "Intel (United States)": 1.0}, "Authors": ["Dae-Jin Jung", "Sheng Li", "Jung Yong Ahn"]}]}, {"DBLP title": "Performance Scalability Analysis of JavaScript Applications with Web Workers.", "DBLP authors": ["Javier Verd\u00fa", "Alex Pajuelo"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2494585", "OA papers": [{"PaperId": "https://openalex.org/W2342460262", "PaperTitle": "Performance Scalability Analysis of JavaScript Applications with Web Workers", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0}, "Authors": ["Javier Verd\u00fa", "Alex Pajuelo"]}]}, {"DBLP title": "Security Implications of Data Mining in Cloud Scheduling.", "DBLP authors": ["Christina Delimitrou", "Christos Kozyrakis"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2461215", "OA papers": [{"PaperId": "https://openalex.org/W2522960851", "PaperTitle": "Security Implications of Data Mining in Cloud Scheduling", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Stanford University": 2.0}, "Authors": ["Christina Delimitrou", "Christos Kozyrakis"]}]}, {"DBLP title": "Simultaneous Multikernel: Fine-Grained Sharing of GPUs.", "DBLP authors": ["Zhenning Wang", "Jun Yang", "Rami G. Melhem", "Bruce R. Childers", "Youtao Zhang", "Minyi Guo"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2477405", "OA papers": [{"PaperId": "https://openalex.org/W2522765117", "PaperTitle": "Simultaneous Multikernel: Fine-Grained Sharing of GPUs", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Shanghai Jiao Tong University": 2.0, "University of Pittsburgh": 4.0}, "Authors": ["Zhenning Wang", "Jun Yang", "Rami Melhem", "Bruce R. Childers", "Youtao Zhang", "Minyi Guo"]}]}, {"DBLP title": "Studying Inter-Warp Divergence Aware Execution on GPUs.", "DBLP authors": ["Chulian Zhang", "Hamed Tabkhi", "Gunar Schirner"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2478778", "OA papers": [{"PaperId": "https://openalex.org/W2523339648", "PaperTitle": "Studying Inter-Warp Divergence Aware Execution on GPUs", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Northeastern University": 3.0}, "Authors": ["Chulian Zhang", "Hamed Tabkhi", "Gunar Schirner"]}]}, {"DBLP title": "TBM: Twin Block Management Policy to Enhance the Utilization of Plane-Level Parallelism in SSDs.", "DBLP authors": ["Arash Tavakkol", "Pooyan Mehrvarzy", "Hamid Sarbazi-Azad"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2461162", "OA papers": [{"PaperId": "https://openalex.org/W2523574417", "PaperTitle": "TBM: Twin Block Management Policy to Enhance the Utilization of Plane-Level Parallelism in SSDs", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Sharif University of Technology": 1.5, "Institute for Research in Fundamental Sciences": 1.5}, "Authors": ["Arash Tavakkol", "Pooyan Mehrvarzy", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "The 2 PetaFLOP, 3 Petabyte, 9 TB/s, 90 kW Cabinet: A System Architecture for Exascale and Big Data.", "DBLP authors": ["Bruce L. Jacob"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2451652", "OA papers": [{"PaperId": "https://openalex.org/W2521589984", "PaperTitle": "The 2 PetaFLOP, 3 Petabyte, 9 TB/s, 90 kW Cabinet: A System Architecture for Exascale and Big Data", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Maryland, College Park": 1.0}, "Authors": ["Bruce Jacob"]}]}, {"DBLP title": "Thermally Adaptive Cache Access Mechanisms for 3D Many-Core Architectures.", "DBLP authors": ["He Xiao", "Wen Yueh", "Saibal Mukhopadhyay", "Sudhakar Yalamanchili"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2495125", "OA papers": [{"PaperId": "https://openalex.org/W2345233042", "PaperTitle": "Thermally Adaptive Cache Access Mechanisms for 3D Many-Core Architectures", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["He Xiao", "Wen Yueh", "Saibal Mukhopadhyay", "Sudhakar Yalamanchili"]}]}, {"DBLP title": "Threads and Data Mapping: Affinity Analysis for Traffic Reduction.", "DBLP authors": ["Qi Hu", "Peng Liu", "Michael C. Huang"], "year": 2016, "doi": "https://doi.org/10.1109/LCA.2015.2451172", "OA papers": [{"PaperId": "https://openalex.org/W2521685197", "PaperTitle": "Threads and Data Mapping: Affinity Analysis for Traffic Reduction", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Zhejiang University": 2.0, "University of Rochester": 1.0}, "Authors": ["Qi Hu", "Peng Liu", "Michael H. Huang"]}]}]