{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09965,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.0999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000347412,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000551523,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000199104,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000551523,
	"finish__design__instance__count__class:fill_cell": 934,
	"finish__design__instance__area__class:fill_cell": 6074.91,
	"finish__design__instance__count__class:tap_cell": 112,
	"finish__design__instance__area__class:tap_cell": 29.792,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 6.384,
	"finish__design__instance__count__class:timing_repair_buffer": 29,
	"finish__design__instance__area__class:timing_repair_buffer": 23.142,
	"finish__design__instance__count__class:inverter": 14,
	"finish__design__instance__area__class:inverter": 7.714,
	"finish__design__instance__count__class:multi_input_combinational_cell": 66,
	"finish__design__instance__area__class:multi_input_combinational_cell": 114.38,
	"finish__design__instance__count": 1160,
	"finish__design__instance__area": 6256.32,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.733946,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.774532,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 6.56466e-05,
	"finish__power__switching__total": 5.17407e-05,
	"finish__power__leakage__total": 3.64383e-06,
	"finish__power__total": 0.000121031,
	"finish__design__io": 34,
	"finish__design__die__area": 10000,
	"finish__design__core__area": 6256.32,
	"finish__design__instance__count": 226,
	"finish__design__instance__area": 181.412,
	"finish__design__instance__count__stdcell": 226,
	"finish__design__instance__area__stdcell": 181.412,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0289966,
	"finish__design__instance__utilization__stdcell": 0.0289966,
	"finish__design__rows": 56,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 56,
	"finish__design__sites": 23520,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 23520,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}