<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91sam7x.h File Reference</h1>AT91 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91sam7x_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&nbsp;&nbsp;&nbsp;0x100000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#d35c1036b7f001b47306c58a18329400">RAM_BASE</a>&nbsp;&nbsp;&nbsp;0x200000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#06e62ae0435abbcb3fb1150edd27ea74">TC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFA0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter base address.  <a href="#06e62ae0435abbcb3fb1150edd27ea74"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#5fded4883230158775d3eb6f987922be">UDP_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFB0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB device port base address.  <a href="#5fded4883230158775d3eb6f987922be"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#dc5197ae8715bf77a793b38331e3e94b">TWI_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFB8000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two-wire interface base address.  <a href="#dc5197ae8715bf77a793b38331e3e94b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#c0876dab14e1a1017ec198c230ada762">USART0_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFC0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0 base address.  <a href="#c0876dab14e1a1017ec198c230ada762"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFC4000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1 base address.  <a href="#86162ab3f740db9026c1320d46938b4d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#7a62ac8f44be9303f9902c4dc6b9cee5">PWMC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFCC000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PWM controller base address.  <a href="#7a62ac8f44be9303f9902c4dc6b9cee5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#cbe030cda8eb3031d55a759612a9042d">CAN_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFD0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CAN controller base address.  <a href="#cbe030cda8eb3031d55a759612a9042d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#b643f676ca8d6eae0b69f493697449b2">SSC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFD4000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial synchronous controller base address.  <a href="#b643f676ca8d6eae0b69f493697449b2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#d06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFD8000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC base address.  <a href="#d06cb9e5985bd216a376f26f22303cd6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#c7ecf1c950ec610d7aafcf978a6f5e63">EMAC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFDC000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EMAC base address.  <a href="#c7ecf1c950ec610d7aafcf978a6f5e63"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#deaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFE0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI0 base address.  <a href="#deaa49ab944c7dcae2a868b0450232c8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFE4000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI0 base address.  <a href="#50cd8b47929f18b05efbd0f41253bf8d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#73e8c639f520378d9230fa591f4f3ce4">AIC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AIC base address.  <a href="#73e8c639f520378d9230fa591f4f3ce4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#942d53df0dfb2b8921ef4c7a61704c10">DBGU_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU base address.  <a href="#942d53df0dfb2b8921ef4c7a61704c10"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#54c038f709c7b1ceacc393de9789e401">PIOA_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIO A base address.  <a href="#54c038f709c7b1ceacc393de9789e401"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#f1e6efc73a0679ae21ab55f4789bf812">PIOB_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF600</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIO B base address.  <a href="#f1e6efc73a0679ae21ab55f4789bf812"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#4e92bd47dc68cc81e62c344586a4cdfa">PMC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFC00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PMC base address.  <a href="#4e92bd47dc68cc81e62c344586a4cdfa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#d19530570ec1dbb633f0cf23dca69024">RSTC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Resect controller register base address.  <a href="#d19530570ec1dbb633f0cf23dca69024"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#f94adec5c52236a594efcca584d58dd4">RTT_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Realtime timer base address.  <a href="#f94adec5c52236a594efcca584d58dd4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#f00b86ba33a2cfe7bb100b4f01905f41">PIT_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Periodic interval timer base address.  <a href="#f00b86ba33a2cfe7bb100b4f01905f41"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#f99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD40</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watch Dog register base address.  <a href="#f99229879e6e3249a0ab9bcefcaf208b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#f61292b0e5c5bc4c19bb36503148aa34">VREG_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD60</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Voltage regulator mode controller base address.  <a href="#f61292b0e5c5bc4c19bb36503148aa34"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#09e33d5002e0b673237365ee9da38b77">MC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFF00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory controller base.  <a href="#09e33d5002e0b673237365ee9da38b77"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#9e5ebcb4e1ad2a31a6c013f04bf717e7">PERIPH_RPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive pointer register offset.  <a href="#9e5ebcb4e1ad2a31a6c013f04bf717e7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#d417b7a5db47291c51c61cd4794a8fd1">PERIPH_RCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000104</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive counter register offset.  <a href="#d417b7a5db47291c51c61cd4794a8fd1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#53d79bc36b0947d23aa03d10861331b3">PERIPH_TPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000108</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit pointer register offset.  <a href="#53d79bc36b0947d23aa03d10861331b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#cc7c2fbb7d13ebb4d8b49bea09fd50cc">PERIPH_TCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000010C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit counter register offset.  <a href="#cc7c2fbb7d13ebb4d8b49bea09fd50cc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#18abbb766ae7630d80ef58533489acf9">PERIPH_RNPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000110</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive next pointer register offset.  <a href="#18abbb766ae7630d80ef58533489acf9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#ea3a16fef442546c9de0ed7d936ca306">PERIPH_RNCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000114</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive next counter register offset.  <a href="#ea3a16fef442546c9de0ed7d936ca306"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#33c726860491bfa52d657db28820ac22">PERIPH_TNPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000118</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit next pointer register offset.  <a href="#33c726860491bfa52d657db28820ac22"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#72382109184b7934b62da1522d5e3d4f">PERIPH_TNCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000011C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit next counter register offset.  <a href="#72382109184b7934b62da1522d5e3d4f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#df0969a953a3bccb702614a583258cc6">PERIPH_PTCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000120</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDC transfer control register offset.  <a href="#df0969a953a3bccb702614a583258cc6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#9b8b8b39ce36ee513a98c01c8f120b75">PERIPH_PTSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000124</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDC transfer status register offset.  <a href="#9b8b8b39ce36ee513a98c01c8f120b75"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#12b12457da932ae50e4d458ee84d74f8">PDC_RXTEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver transfer enable.  <a href="#12b12457da932ae50e4d458ee84d74f8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#3dcf124d2fcec6d22229cc448e77327d">PDC_RXTDIS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver transfer disable.  <a href="#3dcf124d2fcec6d22229cc448e77327d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#e6665ed39ca65884beef3b32788f8ce8">PDC_TXTEN</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter transfer enable.  <a href="#e6665ed39ca65884beef3b32788f8ce8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#5cc11151483115a4839a482ce9558560">PDC_TXTDIS</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter transfer disable.  <a href="#5cc11151483115a4839a482ce9558560"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#d49fdd639d2245c75c6b45c7d61e2548">DBGU_HAS_PDC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#cfa7b7b88fa60dde8c8a6a5f810b1e9f">SPI_HAS_PDC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#0857e7c3721c00e65e379192bc3dd049">SSC_HAS_PDC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#c8e8f46a10f11848d059c194bc9221a7">USART_HAS_PDC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#2cddd14ad548eda82bff60187a62e37a">USART_HAS_MODE</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#169eb43a9587f3fbf6c5f87f9c8cf8d2">PIO_HAS_MULTIDRIVER</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#0a5d1ad4bf6f92b4b612033cddd83185">PIO_HAS_PULLUP</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#410aab2edfb45736f180a63a31b7488b">PIO_HAS_PERIPHERALSELECT</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7x_8h.html#187a717abf2eb72d7c18c3a2e6035612">PIO_HAS_OUTPUTWRITEENABLE</a></td></tr>

<tr><td colspan="2"><br><h2>Peripheral Identifiers and Interrupts</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g8b68e69dab74b6e96bfb83449bf36ffb">FIQ_ID</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast interrupt ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g8b68e69dab74b6e96bfb83449bf36ffb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g52c2e29f1df2df2a5b0d271905b72402">SYSC_ID</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System controller interrupt.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g52c2e29f1df2df2a5b0d271905b72402"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gccea91b3060044876bcd339c871ae392">PIOA_ID</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parallel I/O controller ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gccea91b3060044876bcd339c871ae392"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga83b5894e7b8056adc1ed310e1538d0a">PIOB_ID</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parallel I/O controller ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga83b5894e7b8056adc1ed310e1538d0a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g5492a6fef1f50dd330ca4dcff44c082c">SPI0_ID</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial peripheral interface 0 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g5492a6fef1f50dd330ca4dcff44c082c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g818e98e55d3f2a4d004c8d2f70d8feb4">SPI1_ID</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial peripheral interface 1 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g818e98e55d3f2a4d004c8d2f70d8feb4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gea2b4def6f333bf12e9ad77d5f97d3ca">US0_ID</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gea2b4def6f333bf12e9ad77d5f97d3ca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g3195ad24b74a05eed40fdd6d481fd79a">US1_ID</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g3195ad24b74a05eed40fdd6d481fd79a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g3812f94a9188822c4b6fcacd1a3d3bdf">SSC_ID</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronous serial controller ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g3812f94a9188822c4b6fcacd1a3d3bdf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gbc916ef475c496677ec9e55919f2c3e9">TWI_ID</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two-wire interface ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gbc916ef475c496677ec9e55919f2c3e9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ge83a2d5494a01f6c6861a7852d614347">PWMC_ID</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PWM controller ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ge83a2d5494a01f6c6861a7852d614347"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gdad65b44e8813444555b9e1253eda0c9">UDP_ID</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB device port ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gdad65b44e8813444555b9e1253eda0c9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ge8d162c6112aa589270dd080ff87b97e">TC0_ID</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer 0 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ge8d162c6112aa589270dd080ff87b97e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gf56431cefe6df0cb68d9dc8501ba9e2b">TC1_ID</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer 1 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gf56431cefe6df0cb68d9dc8501ba9e2b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57">TC2_ID</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer 2 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g1aa9f4ad6589c2013d008a60bd73dfba">CAN_ID</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CAN controller ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g1aa9f4ad6589c2013d008a60bd73dfba"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g2ee2dc291bbe35cf3d1764d795c04f76">EMAC_ID</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ethernet MAC ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g2ee2dc291bbe35cf3d1764d795c04f76"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga5701a5f7b8a7707514ffd9bf27656af">ADC_ID</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Analog to digital converter ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga5701a5f7b8a7707514ffd9bf27656af"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g4b4803976b78fdb0574b8eedc448d927">IRQ0_ID</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 0 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g4b4803976b78fdb0574b8eedc448d927"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gc7ad7cadea6f7257b3b9950f6d9ce26d">IRQ1_ID</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 1 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gc7ad7cadea6f7257b3b9950f6d9ce26d"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Historical SPI0 Peripheral Multiplexing Names</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gbb961f21df229f25823835dd34313734">SPI0_NPCS0_PA12A</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gbb961f21df229f25823835dd34313734"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaa3cec65c4df8d1afcee6f925e5f72e5">SPI0_NPCS1_PA13A</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gaa3cec65c4df8d1afcee6f925e5f72e5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g3f4883a52649c7bebbdacfb88ff21574">SPI0_NPCS1_PA07B</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g3f4883a52649c7bebbdacfb88ff21574"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g97ba4dac6fd23fe0854a165d8fb540d2">SPI0_NPCS1_PB13B</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-B Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g97ba4dac6fd23fe0854a165d8fb540d2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g04c060e6083f0881c07f57ae6f4764c0">SPI0_NPCS2_PA14A</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g04c060e6083f0881c07f57ae6f4764c0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ge3dc1be9fc6e5918208b19a8f1adfc71">SPI0_NPCS2_PA08B</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ge3dc1be9fc6e5918208b19a8f1adfc71"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g5258cb4f57d5fd75e61a9ab76dcf4e1c">SPI0_NPCS2_PB14B</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-B Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g5258cb4f57d5fd75e61a9ab76dcf4e1c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gf32e281ce41ea8afcbd45aa29ed80133">SPI0_NPCS3_PA15A</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gf32e281ce41ea8afcbd45aa29ed80133"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g25845f4483010429548d0902aeba17f5">SPI0_NPCS3_PA09B</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g25845f4483010429548d0902aeba17f5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g9b6a72552762a9d527956e17671ec5d2">SPI0_NPCS3_PB17B</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-B Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g9b6a72552762a9d527956e17671ec5d2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g295ae049bc11b5262fb1a926699749b4">SPI0_MISO_PA16A</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g295ae049bc11b5262fb1a926699749b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g495f72713b533f18d2f8eecebddadc9a">SPI0_MOSI_PA17A</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g495f72713b533f18d2f8eecebddadc9a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gc6296bd7ae190e7c0a4212212f83b473">SPI0_SPCK_PA18A</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gc6296bd7ae190e7c0a4212212f83b473"></a><br></td></tr>
<tr><td colspan="2"><br><h2>USART Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g571b9a9d9ff9356ddcb7d2dd97633fee">PA0_RXD0_A</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g9562638093de8d8222e6789637227536">PA1_TXD0_A</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga3a8e08ea499a3246b39094f4272483e">PA2_SCK0_A</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g37af89ceba227dafec34dbe4638e1818">PA3_RTS0_A</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g4b14f87e68c8edd398f65a49b4d0260a">PA4_CTS0_A</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g39c1fc4c64ea7e08cd85385f64ce009e">PA5_RXD1_A</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g979ba64bc298f65f2b8a2c162c864894">PA6_TXD1_A</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g01a8e850d2ac94bae46f322d26a52df4">PA7_SCK1_A</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g04b507e3bf74e366b4e528f1c4ea592e">PA8_RTS1_A</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g44d66fd7d420119d15e32d919bad46de">PA9_CTS1_A</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g4c747ea63aff840730030b2188115171">PB23_DCD1_B</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g2e480848b9245955c9313ff41487359d">PB24_DSR1_B</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g465068b3db8b2e1022dbca81cc729626">PB25_DTR1_B</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga98aa3b99d011b4beb53aaa1b4f9b214">PB26_RI1_B</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td colspan="2"><br><h2>SPI Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gde49b3af06c0a8c63c27aeb933fc0648">PA16_SPI0_MISO_A</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g23d38d60e95eefd6997d9da276bf97c0">PA17_SPI0_MOSI_A</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gf0551a22c0d96a947f47eb562dafacef">PA18_SPI0_SPCK_A</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g032824199eeeac28d3a2a1a26f6e7d88">PA12_SPI0_NPCS0_A</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gbc5c71fb5f53572416e91efed8fd24fb">PA13_SPI0_NPCS1_A</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g8d1147f4d879e7696f4f1b2160a7a25d">PA7_SPI0_NPCS1_B</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g8ac4cf40a68f7b503bb1c52132197910">PA14_SPI0_NPCS2_A</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g300ca4b904acbf66e456c2ad1032f6c0">PB14_SPI0_NPCS2_B</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g516d49cdf4796b60253b4df23fc3e86c">PA8_SPI0_NPCS2_B</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g7ffcb22c53086180d6cf45ff35a35c88">PA15_SPI0_NPCS3_A</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g279cd5154dcb1cc4cc1e6099302c2104">PA9_SPI0_NPCS3_B</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gee97b34a14d573c542658c4ff57231dd">SPI0_PINS</a>&nbsp;&nbsp;&nbsp;_BV(PA16_SPI0_MISO_A) | _BV(PA17_SPI0_MOSI_A) | _BV(PA18_SPI0_SPCK_A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g8376435623c2be86f703366d1ef397b8">SPI0_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gb0e9d1149291aeef37eddd9dee5a8034">SPI0_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g238df910f0a39ba0fb4b405f82fb926f">SPI0_CS0_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PA12_SPI0_NPCS0_A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gc57e9491f28ce1268406599d05fbace1">SPI0_CS0_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g4f05f28d9adaceac26a1bf73a60fe569">SPI0_CS0_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g6717cd9a36b9a64190448c7dca96ec10">SPI0_CS1_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PA13_SPI0_NPCS1_A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gbb316ce86f89c05a216b1a6ce89465c2">SPI0_CS1_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g0185bb3695fcbfcc4c11cb47476a891b">SPI0_CS1_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga23b26d346ec77757f3cf659b707c8e7">SPI0_CS2_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PA14_SPI0_NPCS2_A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g5c8b2898844b110984a6b24aa2673b8b">SPI0_CS2_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gd863bde822caa89e9db751b1b4b2d7ea">SPI0_CS2_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga9827fb7f70ef6d0da2617afb3870ab7">SPI0_CS3_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PA15_SPI0_NPCS3_A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g597302e5df99afcecb77394a8e4f62f4">SPI0_CS3_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#geb25b90de946708218b67045dd5414a3">SPI0_CS3_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g96caf0a4edd389f32518c1f13ddc6ec4">PA24_SPI1_MISO_B</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ge467286937102dd32f8d5d63527c03db">PA23_SPI1_MOSI_B</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g14583aa458385c9361b7ca5f81e29ec9">PA22_SPI1_SPCK_B</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g7ef2f57d3e9c672c933463d46fbdc78e">PA21_SPI1_NPCS0_B</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g9e6c9b5043d16aab4e0a9f1c946c3878">PA25_SPI1_NPCS1_B</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaa9164de8d18ea019f08ce7461b03157">PB13_SPI0_NPCS1_B</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g504592b447d14d7590cd3d6d761be5cb">PA2_SPI1_NPCS1_B</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g6d815f70df98329245fcea10b30654d8">PB10_SPI1_NPCS1_B</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g5433fff41494d24863134e0abfe0efb3">PA26_SPI1_NPCS2_B</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g3ed1624bbb50cdd5bbd657ec7dd74edd">PA3_SPI1_NPCS2_B</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g04c1a7edd5607c75814743c917206fb6">PB11_SPI1_NPCS2_B</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g8e728446b457aee19c47eb57fcdf84bb">PB17_SPI0_NPCS3_B</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g11c768f01df9fd748411110c6152bfff">PA4_SPI1_NPCS3_B</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g48359952432b48fa35e387004034362a">PA29_SPI1_NPCS3_B</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g10ec74ad617e8181f71072b51057485f">PB16_SPI1_NPCS3_B</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g25dd00463b0e5e7e979d9223332d0e4d">SPI1_PINS</a>&nbsp;&nbsp;&nbsp;_BV(PA24_SPI1_MISO_B) | _BV(PA23_SPI1_MOSI_B) | _BV(PA22_SPI1_SPCK_B)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gab6d91e088995fb82ee7c5a545a05b56">SPI1_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g46e5bb4b213570be733fc9cae0274f1a">SPI1_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_BSR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g53250de80e79206b4346f83e3e1eebba">SPI1_CS0_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PA21_SPI1_NPCS0_B)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gd43034ba5288c7654ff6b12a3492f5ef">SPI1_CS0_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gc22a761098f450628efd575cad9499f3">SPI1_CS0_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_BSR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g9d09451fd73e4115116bff359ed0e922">SPI1_CS1_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PA25_SPI1_NPCS1_B)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gc6d4315664d1d41dda17e22d01d689a9">SPI1_CS1_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g74b7f0a98c13f261643cc37a24d7c96f">SPI1_CS1_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_BSR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gb0dd0fd758a90322d48d6252c795b088">SPI1_CS2_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PA26_SPI1_NPCS2_B)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g81959d9fd822a5b22c819b442261e69a">SPI1_CS2_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g6182a48260fc2ef43368f55c04b78bf3">SPI1_CS2_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_BSR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g3fc4295179aff1ce61a05c631988bb19">SPI1_CS3_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PA29_SPI1_NPCS3_B)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g8c08e8e1ac9e1bf4cc1d725e4efb900f">SPI1_CS3_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g19522f1ff88a5ca7f85b430ebb522346">SPI1_CS3_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_BSR_OFF</td></tr>

<tr><td colspan="2"><br><h2>EMAC Interface Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g350ee4279f789c20ea9107350ef67d26">PB0_ETXCK_EREFCK_A</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g2c2626940a4ea839adff7d1f87e80e37">PB1_ETXEN_A</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ge38527e130021bfef81e27f8d7db830d">PB2_ETX0_A</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g7c574a643ee6093690cddc7e211c9353">PB3_ETX1_A</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gb87cb15a9d51947823e9c7f18705629d">PB4_ECRS_A</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g6deb49e0b1a992f81094cebcb11f671f">PB5_ERX0_A</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g2c34877aa7c2d545ac5529c90135cee5">PB6_ERX1_A</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaf684c08b6bfc220a2c455c1f2945a30">PB7_ERXER_A</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g1d484623359a57bec8d7758e350f3a2c">PB8_EMDC_A</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g88d7af0582e39315f9856ef5c651ddc5">PB9_EMDIO_A</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g033d3ccbe657d703a51a9459cd743195">PB10_ETX2_A</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g18f2deb176b9e0393f3ac2f01a6ffe02">PB11_ETX3_A</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g171706bd79c8376cccd7856186764bdb">PB12_ETXER_A</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gacdd89e846ce4b83e11a5e760e57b1b4">PB13_ERX2_A</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga60ba108b5715c00319eb520da6f553f">PB14_ERX3_A</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g74ab8bb1fc34b246191793be5bed39ca">PB15_ERXDV_ECRSDV_A</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g26e09e6ee38777389ad9814d3ee194ee">PB16_ECOL_A</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g8ce11def9e4482382921cdfb24455f72">PB17_ERXCK_A</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g203054ffe3a6f00dc9627f8bb701b383">PB18_EF100_A</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td colspan="2"><br><h2>Debug Unit Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g0f0ed68f5c6ca864acecbda7b8157278">PA27_DRXD_A</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g34403f0940cc7e1d38bd22b979fe16cb">PA28_DTXD_A</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td colspan="2"><br><h2>Synchronous Serial Controller Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gf835cd3e970b6fb65d5c8a5b4e1e1823">PA23_TD_A</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gf835cd3e970b6fb65d5c8a5b4e1e1823"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g1caef847974c0677757be5ac9159c7a4">PA24_RD_A</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g1caef847974c0677757be5ac9159c7a4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g8975d9747d6dbcd67b976f1eb8bb25dc">PA22_TK_A</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit clock pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g8975d9747d6dbcd67b976f1eb8bb25dc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g856f30c26f045768cf8cf77618a895fd">PA25_RK_A</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive clock pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g856f30c26f045768cf8cf77618a895fd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gc8dc826894898c84c915a6bbc8fa96ef">PA21_TF_A</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit frame sync. pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gc8dc826894898c84c915a6bbc8fa96ef"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gc965e6132e3b2ec3339fc8d56e228297">PA26_RF_A</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive frame sync. pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gc965e6132e3b2ec3339fc8d56e228297"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Two Wire Interface Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g7092e2140ebd64df297c18651fccbaf1">PA10_TWD_A</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two wire serial data pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g7092e2140ebd64df297c18651fccbaf1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gf387f35c8f47456d42631ce96c90c7c8">PA11_TWCK_A</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two wire serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gf387f35c8f47456d42631ce96c90c7c8"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Timer/Counter Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g7910808600946367555072f8a3668d9e">PB23_TIOA0_A</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g65b9c145247bc3d1df3c7baeae4d4f2d">PB24_TIOB0_A</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gd1a9e48b64f960b08e5357b92482477a">PB12_TCLK0_B</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g883da570a75c2bd8111bf65517449537">PB25_TIOA1_A</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g2c3ea382ea04574269bba02ad4fe118c">PB26_TIOB1_A</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g7a74c047f8e37b541825d1aa5c361cbe">PB19_TCLK1_B</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gddece5b1e3db9619ecfe11cf4f31f69d">PB27_TIOA2_A</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g96c487f0d13a5ffa14c5e8d954aee9cb">PB28_TIOB2_A</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g88fffc83fa1d39f06d775b5e36f30c67">PA15_TCLK2_B</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td colspan="2"><br><h2>Clocks, Oscillators and PLLs Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g7db3601dd9187c683bc69bafe9266d52">PB0_PCK0_B</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g3ac005bd9b689df491da53aa9fe69ba9">PB20_PCK0_B</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g8430b8485b1b518cd59c27105495dc2e">PA13_PCK1_B</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gfdc590b09a4700bd5b0dbd76b4d6e2a2">PB29_PCK1_A</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g7302bbc308e63726b26b2ba7a831c1c4">PB21_PCK1_B</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g988c2668239b2dc9ca3c018b0a0f976e">PA30_PCK2_B</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gbcd669636551983444603fcd31fde596">PB30_PCK2_A</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g0cb3df6e3fa63ed163db76aa4d3efc84">PB22_PCK2_B</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gaf624dc06d85938fa535062882a126cf">PA27_PCK3_B</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td colspan="2"><br><h2>Advanced Interrupt Controller Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g960e779d0e621cb6bcb3d83750c84459">PA29_FIQ_A</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gdd2b9303ea818b6d53d8a7622d68d79f">PA30_IRQ0_A</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g2d607861c55cb1f46666aa488a19138c">PA14_IRQ1_B</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td colspan="2"><br><h2>ADC Interface Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g6835090dbf76237a62e6ecd9a33ec867">PB18_ADTRG_B</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC trigger pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g6835090dbf76237a62e6ecd9a33ec867"></a><br></td></tr>
<tr><td colspan="2"><br><h2>CAN Interface Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g150c3e6e859dced08845e4bb003984f9">PA19_CANRX_A</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga78280efecacee1fb487e34770591a0d">PA20_CANTX_A</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td colspan="2"><br><h2>PWM Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g21307707f16d9f13539f374f06abbf2f">PB19_PWM0_A</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gc033aa67811c04d31af97eee555f1237">PB27_PWM0_B</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gd8901fabfd0226c74c0e81b26b1224f5">PB20_PWM1_A</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gefb8b69ad4a524187fd501b77c516136">PB28_PWM1_B</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g9a9a3bca124c12aefb56d79b1c585feb">PB21_PWM2_A</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gb1c2db7c7b14074c8ea706a68ea59e3a">PB29_PWM2_B</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g980767636a3d29c4c46612eda8fcc897">PB22_PWM3_A</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g3c715848dac10676272abc50d6eb4141">PB30_PWM3_B</a>&nbsp;&nbsp;&nbsp;30</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
Change to sam7x.h By HU Daoxu, 2006/05/26<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.12  2008/10/23 08:50:43  haraldkipp
 * Prepared AT91 UART hardware handshake.
 *
 * Revision 1.11  2007/12/09 21:28:56  olereinhardt
 * Added adc support
 *
 * Revision 1.10  2007/09/06 19:45:16  olereinhardt
 * include/arch/arm/at91sam7x.h
 *
 * Revision 1.9  2007/07/13 15:21:36  olereinhardt
 * 2007-07-13  Ole Reinhardt &lt;ole.reinhardt@embedded-it.de&gt;
 *         * include/arch/arm/at91sam7x.h: Added UDP support
 *         * include/arch/arm/at91_udp.h: Defines for arm7 UDP controller
 *
 * Revision 1.8  2007/02/15 16:11:14  haraldkipp
 * Support for system controller interrupts added.
 *
 * Revision 1.7  2006/10/08 16:48:09  haraldkipp
 * Documentation fixed
 *
 * Revision 1.6  2006/09/29 12:45:08  haraldkipp
 * Added PIO features and SPI peripheral selections.
 *
 * Revision 1.5  2006/09/07 09:09:06  haraldkipp
 * Added missing definitions for peripheral multiplexing. Now following the
 * same naming conventions like those for the SAM9260.
 *
 * Revision 1.4  2006/08/05 11:57:38  haraldkipp
 * PDC register configuration added.
 * Added register definitions for synchronous serial controller.
 *
 * Revision 1.3  2006/07/21 09:03:56  haraldkipp
 * Added SPI support, kindly contributed by Andras Albert.
 *
 * Revision 1.2  2006/07/15 11:14:45  haraldkipp
 * Missing base addresses and peripheral IDs added.
 *
 * Revision 1.1  2006/07/05 07:45:28  haraldkipp
 * Split on-chip interface definitions.
 *
 * Revision 1.3  2006/01/05 16:52:49  haraldkipp
 * Baudrate calculation is now based on NutGetCpuClock().
 * The AT91_US_BAUD macro had been marked deprecated.
 *
 * Revision 1.2  2005/11/20 14:44:14  haraldkipp
 * Register offsets added.
 *
 * Revision 1.1  2005/10/24 10:31:13  haraldkipp
 * Moved from parent directory.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="23a9099a5f8fc9c6e253c0eecb2be8db"></a><!-- doxytag: member="at91sam7x.h::FLASH_BASE" ref="23a9099a5f8fc9c6e253c0eecb2be8db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASE&nbsp;&nbsp;&nbsp;0x100000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00099">99</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d35c1036b7f001b47306c58a18329400"></a><!-- doxytag: member="at91sam7x.h::RAM_BASE" ref="d35c1036b7f001b47306c58a18329400" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAM_BASE&nbsp;&nbsp;&nbsp;0x200000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00100">100</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="06e62ae0435abbcb3fb1150edd27ea74"></a><!-- doxytag: member="at91sam7x.h::TC_BASE" ref="06e62ae0435abbcb3fb1150edd27ea74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BASE&nbsp;&nbsp;&nbsp;0xFFFA0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Timer/counter base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00102">102</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5fded4883230158775d3eb6f987922be"></a><!-- doxytag: member="at91sam7x.h::UDP_BASE" ref="5fded4883230158775d3eb6f987922be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_BASE&nbsp;&nbsp;&nbsp;0xFFFB0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USB device port base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00103">103</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="dc5197ae8715bf77a793b38331e3e94b"></a><!-- doxytag: member="at91sam7x.h::TWI_BASE" ref="dc5197ae8715bf77a793b38331e3e94b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BASE&nbsp;&nbsp;&nbsp;0xFFFB8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Two-wire interface base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00104">104</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c0876dab14e1a1017ec198c230ada762"></a><!-- doxytag: member="at91sam7x.h::USART0_BASE" ref="c0876dab14e1a1017ec198c230ada762" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART0_BASE&nbsp;&nbsp;&nbsp;0xFFFC0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART 0 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00105">105</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="86162ab3f740db9026c1320d46938b4d"></a><!-- doxytag: member="at91sam7x.h::USART1_BASE" ref="86162ab3f740db9026c1320d46938b4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_BASE&nbsp;&nbsp;&nbsp;0xFFFC4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART 1 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00106">106</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="7a62ac8f44be9303f9902c4dc6b9cee5"></a><!-- doxytag: member="at91sam7x.h::PWMC_BASE" ref="7a62ac8f44be9303f9902c4dc6b9cee5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_BASE&nbsp;&nbsp;&nbsp;0xFFFCC000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PWM controller base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00107">107</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="cbe030cda8eb3031d55a759612a9042d"></a><!-- doxytag: member="at91sam7x.h::CAN_BASE" ref="cbe030cda8eb3031d55a759612a9042d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BASE&nbsp;&nbsp;&nbsp;0xFFFD0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CAN controller base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00108">108</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b643f676ca8d6eae0b69f493697449b2"></a><!-- doxytag: member="at91sam7x.h::SSC_BASE" ref="b643f676ca8d6eae0b69f493697449b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_BASE&nbsp;&nbsp;&nbsp;0xFFFD4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Serial synchronous controller base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00109">109</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d06cb9e5985bd216a376f26f22303cd6"></a><!-- doxytag: member="at91sam7x.h::ADC_BASE" ref="d06cb9e5985bd216a376f26f22303cd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BASE&nbsp;&nbsp;&nbsp;0xFFFD8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
ADC base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00110">110</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c7ecf1c950ec610d7aafcf978a6f5e63"></a><!-- doxytag: member="at91sam7x.h::EMAC_BASE" ref="c7ecf1c950ec610d7aafcf978a6f5e63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_BASE&nbsp;&nbsp;&nbsp;0xFFFDC000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EMAC base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00111">111</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="deaa49ab944c7dcae2a868b0450232c8"></a><!-- doxytag: member="at91sam7x.h::SPI0_BASE" ref="deaa49ab944c7dcae2a868b0450232c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_BASE&nbsp;&nbsp;&nbsp;0xFFFE0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI0 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00112">112</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="50cd8b47929f18b05efbd0f41253bf8d"></a><!-- doxytag: member="at91sam7x.h::SPI1_BASE" ref="50cd8b47929f18b05efbd0f41253bf8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE&nbsp;&nbsp;&nbsp;0xFFFE4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI0 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00113">113</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

<p>Referenced by <a class="el" href="spibus__at91_8c-source.html#l00137">At91SpiBusNodeInit()</a>, <a class="el" href="at91__spi_8c-source.html#l00257">At91SpiInit()</a>, <a class="el" href="at91__spi_8c-source.html#l00327">At91SpiInitChipSelects()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="73e8c639f520378d9230fa591f4f3ce4"></a><!-- doxytag: member="at91sam7x.h::AIC_BASE" ref="73e8c639f520378d9230fa591f4f3ce4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_BASE&nbsp;&nbsp;&nbsp;0xFFFFF000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AIC base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00115">115</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="942d53df0dfb2b8921ef4c7a61704c10"></a><!-- doxytag: member="at91sam7x.h::DBGU_BASE" ref="942d53df0dfb2b8921ef4c7a61704c10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_BASE&nbsp;&nbsp;&nbsp;0xFFFFF200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00116">116</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="54c038f709c7b1ceacc393de9789e401"></a><!-- doxytag: member="at91sam7x.h::PIOA_BASE" ref="54c038f709c7b1ceacc393de9789e401" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIOA_BASE&nbsp;&nbsp;&nbsp;0xFFFFF400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PIO A base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00117">117</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f1e6efc73a0679ae21ab55f4789bf812"></a><!-- doxytag: member="at91sam7x.h::PIOB_BASE" ref="f1e6efc73a0679ae21ab55f4789bf812" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIOB_BASE&nbsp;&nbsp;&nbsp;0xFFFFF600          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PIO B base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00118">118</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="4e92bd47dc68cc81e62c344586a4cdfa"></a><!-- doxytag: member="at91sam7x.h::PMC_BASE" ref="4e92bd47dc68cc81e62c344586a4cdfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_BASE&nbsp;&nbsp;&nbsp;0xFFFFFC00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PMC base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00119">119</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d19530570ec1dbb633f0cf23dca69024"></a><!-- doxytag: member="at91sam7x.h::RSTC_BASE" ref="d19530570ec1dbb633f0cf23dca69024" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTC_BASE&nbsp;&nbsp;&nbsp;0xFFFFFD00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Resect controller register base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00120">120</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f94adec5c52236a594efcca584d58dd4"></a><!-- doxytag: member="at91sam7x.h::RTT_BASE" ref="f94adec5c52236a594efcca584d58dd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_BASE&nbsp;&nbsp;&nbsp;0xFFFFFD20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Realtime timer base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00121">121</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f00b86ba33a2cfe7bb100b4f01905f41"></a><!-- doxytag: member="at91sam7x.h::PIT_BASE" ref="f00b86ba33a2cfe7bb100b4f01905f41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIT_BASE&nbsp;&nbsp;&nbsp;0xFFFFFD30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Periodic interval timer base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00122">122</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f99229879e6e3249a0ab9bcefcaf208b"></a><!-- doxytag: member="at91sam7x.h::WDT_BASE" ref="f99229879e6e3249a0ab9bcefcaf208b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_BASE&nbsp;&nbsp;&nbsp;0xFFFFFD40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Watch Dog register base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00123">123</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f61292b0e5c5bc4c19bb36503148aa34"></a><!-- doxytag: member="at91sam7x.h::VREG_BASE" ref="f61292b0e5c5bc4c19bb36503148aa34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREG_BASE&nbsp;&nbsp;&nbsp;0xFFFFFD60          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Voltage regulator mode controller base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00124">124</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="09e33d5002e0b673237365ee9da38b77"></a><!-- doxytag: member="at91sam7x.h::MC_BASE" ref="09e33d5002e0b673237365ee9da38b77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_BASE&nbsp;&nbsp;&nbsp;0xFFFFFF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Memory controller base. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00125">125</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="9e5ebcb4e1ad2a31a6c013f04bf717e7"></a><!-- doxytag: member="at91sam7x.h::PERIPH_RPR_OFF" ref="9e5ebcb4e1ad2a31a6c013f04bf717e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RPR_OFF&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive pointer register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00127">127</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d417b7a5db47291c51c61cd4794a8fd1"></a><!-- doxytag: member="at91sam7x.h::PERIPH_RCR_OFF" ref="d417b7a5db47291c51c61cd4794a8fd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RCR_OFF&nbsp;&nbsp;&nbsp;0x00000104          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive counter register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00128">128</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="53d79bc36b0947d23aa03d10861331b3"></a><!-- doxytag: member="at91sam7x.h::PERIPH_TPR_OFF" ref="53d79bc36b0947d23aa03d10861331b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TPR_OFF&nbsp;&nbsp;&nbsp;0x00000108          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit pointer register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00129">129</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="cc7c2fbb7d13ebb4d8b49bea09fd50cc"></a><!-- doxytag: member="at91sam7x.h::PERIPH_TCR_OFF" ref="cc7c2fbb7d13ebb4d8b49bea09fd50cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TCR_OFF&nbsp;&nbsp;&nbsp;0x0000010C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit counter register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00130">130</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="18abbb766ae7630d80ef58533489acf9"></a><!-- doxytag: member="at91sam7x.h::PERIPH_RNPR_OFF" ref="18abbb766ae7630d80ef58533489acf9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RNPR_OFF&nbsp;&nbsp;&nbsp;0x00000110          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive next pointer register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00131">131</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ea3a16fef442546c9de0ed7d936ca306"></a><!-- doxytag: member="at91sam7x.h::PERIPH_RNCR_OFF" ref="ea3a16fef442546c9de0ed7d936ca306" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RNCR_OFF&nbsp;&nbsp;&nbsp;0x00000114          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive next counter register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00132">132</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="33c726860491bfa52d657db28820ac22"></a><!-- doxytag: member="at91sam7x.h::PERIPH_TNPR_OFF" ref="33c726860491bfa52d657db28820ac22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TNPR_OFF&nbsp;&nbsp;&nbsp;0x00000118          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit next pointer register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00133">133</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="72382109184b7934b62da1522d5e3d4f"></a><!-- doxytag: member="at91sam7x.h::PERIPH_TNCR_OFF" ref="72382109184b7934b62da1522d5e3d4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TNCR_OFF&nbsp;&nbsp;&nbsp;0x0000011C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit next counter register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00134">134</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="df0969a953a3bccb702614a583258cc6"></a><!-- doxytag: member="at91sam7x.h::PERIPH_PTCR_OFF" ref="df0969a953a3bccb702614a583258cc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_PTCR_OFF&nbsp;&nbsp;&nbsp;0x00000120          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PDC transfer control register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00135">135</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="9b8b8b39ce36ee513a98c01c8f120b75"></a><!-- doxytag: member="at91sam7x.h::PERIPH_PTSR_OFF" ref="9b8b8b39ce36ee513a98c01c8f120b75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_PTSR_OFF&nbsp;&nbsp;&nbsp;0x00000124          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PDC transfer status register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00136">136</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="12b12457da932ae50e4d458ee84d74f8"></a><!-- doxytag: member="at91sam7x.h::PDC_RXTEN" ref="12b12457da932ae50e4d458ee84d74f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RXTEN&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver transfer enable. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00138">138</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="3dcf124d2fcec6d22229cc448e77327d"></a><!-- doxytag: member="at91sam7x.h::PDC_RXTDIS" ref="3dcf124d2fcec6d22229cc448e77327d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RXTDIS&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver transfer disable. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00139">139</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e6665ed39ca65884beef3b32788f8ce8"></a><!-- doxytag: member="at91sam7x.h::PDC_TXTEN" ref="e6665ed39ca65884beef3b32788f8ce8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TXTEN&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter transfer enable. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00140">140</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5cc11151483115a4839a482ce9558560"></a><!-- doxytag: member="at91sam7x.h::PDC_TXTDIS" ref="5cc11151483115a4839a482ce9558560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TXTDIS&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter transfer disable. 
<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00141">141</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d49fdd639d2245c75c6b45c7d61e2548"></a><!-- doxytag: member="at91sam7x.h::DBGU_HAS_PDC" ref="d49fdd639d2245c75c6b45c7d61e2548" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_HAS_PDC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00143">143</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="cfa7b7b88fa60dde8c8a6a5f810b1e9f"></a><!-- doxytag: member="at91sam7x.h::SPI_HAS_PDC" ref="cfa7b7b88fa60dde8c8a6a5f810b1e9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_HAS_PDC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00144">144</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="0857e7c3721c00e65e379192bc3dd049"></a><!-- doxytag: member="at91sam7x.h::SSC_HAS_PDC" ref="0857e7c3721c00e65e379192bc3dd049" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_HAS_PDC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00145">145</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c8e8f46a10f11848d059c194bc9221a7"></a><!-- doxytag: member="at91sam7x.h::USART_HAS_PDC" ref="c8e8f46a10f11848d059c194bc9221a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_HAS_PDC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00146">146</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="2cddd14ad548eda82bff60187a62e37a"></a><!-- doxytag: member="at91sam7x.h::USART_HAS_MODE" ref="2cddd14ad548eda82bff60187a62e37a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_HAS_MODE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00147">147</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="169eb43a9587f3fbf6c5f87f9c8cf8d2"></a><!-- doxytag: member="at91sam7x.h::PIO_HAS_MULTIDRIVER" ref="169eb43a9587f3fbf6c5f87f9c8cf8d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_MULTIDRIVER          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00149">149</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="0a5d1ad4bf6f92b4b612033cddd83185"></a><!-- doxytag: member="at91sam7x.h::PIO_HAS_PULLUP" ref="0a5d1ad4bf6f92b4b612033cddd83185" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_PULLUP          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00150">150</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="410aab2edfb45736f180a63a31b7488b"></a><!-- doxytag: member="at91sam7x.h::PIO_HAS_PERIPHERALSELECT" ref="410aab2edfb45736f180a63a31b7488b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_PERIPHERALSELECT          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00151">151</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="187a717abf2eb72d7c18c3a2e6035612"></a><!-- doxytag: member="at91sam7x.h::PIO_HAS_OUTPUTWRITEENABLE" ref="187a717abf2eb72d7c18c3a2e6035612" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_OUTPUTWRITEENABLE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7x_8h-source.html#l00152">152</a> of file <a class="el" href="at91sam7x_8h-source.html">at91sam7x.h</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
