This document makes DhÄtu-BhÄá¹£Ä real at the hardware level.
It explains why RISC-V is the first target and how the language maps to it.

As requested, below is the entire file written end-to-end, ready for you to download, save, and commit.

# RISC-V Backend

DhÄtu-BhÄá¹£Ä is designed as a **RISC-Vâ€“first systems programming language**.

This document explains:
- why RISC-V is the primary target
- what assumptions the language makes about the hardware
- how DhÄtu-BhÄá¹£Ä maps to RISC-V concepts
- how future architectures will be supported

---

## ğŸ¯ Why RISC-V?

RISC-V is an ideal first target for DhÄtu-BhÄá¹£Ä because it is:

- open and royalty-free
- clean and orthogonal in design
- minimal yet extensible
- widely used in research, embedded systems, and education
- well-suited for bare-metal and OS-level programming

RISC-Vâ€™s simplicity aligns naturally with DhÄtu-BhÄá¹£Äâ€™s goals of **explicitness and clarity**.

---

## ğŸ§­ Target Profile

Initial target:

- Architecture: **RISC-V**
- Mode: **64-bit**
- Base ISA: `RV64I`
- Extensions:
  - `M` (integer multiplication/division)
  - Optional future support for `A`, `F`, `D`

This profile may evolve, but early development assumes a **simple, well-defined core**.

---

## ğŸ§± Execution Model

DhÄtu-BhÄá¹£Ä assumes a **bare-metalâ€“friendly execution model**.

- No operating system is required
- No runtime initialization is hidden
- Startup code is explicit
- The programmer controls memory layout

OS-hosted execution will be supported later as a layer on top of this model.

---

## ğŸ“¦ Registers

DhÄtu-BhÄá¹£Ä exposes RISC-V registers conceptually but safely.

Key principles:
- Registers are not implicitly manipulated
- Register usage is deterministic
- Inline access is explicit and marked unsafe

Conceptual mapping:

| RISC-V Register | Purpose |
|---------------|--------|
| x0 | constant zero |
| x1 | return address |
| x2 | stack pointer |
| x10â€“x17 | argument / return registers |
| x5â€“x7, x28â€“x31 | temporaries |
| x8â€“x9, x18â€“x27 | saved registers |

Direct register manipulation requires explicit unsafe context.

---

## ğŸ”Œ Memory-Mapped I/O (MMIO)

DhÄtu-BhÄá¹£Ä fully supports memory-mapped I/O.

Example (conceptual):

```sanskrit
à¤…à¤¸à¥à¤°à¤•à¥à¤·à¤¿à¤¤ {
    à¤¸à¥à¤®à¥ƒà¤¤à¤¿[0x80000000] = à¥§;
}


Rules:

MMIO access is always unsafe

Addresses are explicit

No abstraction hides the underlying load/store

This allows:

device drivers

embedded firmware

hardware experimentation

ğŸ§® Instruction Mapping

DhÄtu-BhÄá¹£Ä does not attempt to expose assembly directly by default.

Instead:

high-level constructs map predictably to RISC-V instructions

there is no hidden control flow

instruction selection is deterministic

For example:

arithmetic â†’ ADD, SUB, MUL

branching â†’ BEQ, BNE, BLT

memory access â†’ LW, SW, LD, SD

Advanced users may opt into inline assembly later.

âš ï¸ Unsafe Hardware Operations

Hardware-level operations require explicit intent.

Examples:

CSR access

interrupt configuration

register manipulation

direct memory writes

These must be wrapped in:

à¤…à¤¸à¥à¤°à¤•à¥à¤·à¤¿à¤¤ {
    // hardware operation
}


This makes low-level code:

visible

auditable

isolated from safe logic

ğŸ§  Calling Convention

DhÄtu-BhÄá¹£Ä follows the standard RISC-V calling convention:

arguments passed via registers when possible

stack used when registers are exhausted

return values in designated registers

caller/callee-save rules respected

This ensures:

interoperability with other RISC-V code

predictable performance

compatibility with existing toolchains

ğŸ› ï¸ Backend Strategy

The compiler backend strategy is:

Parse DhÄtu-BhÄá¹£Ä source

Lower into an intermediate representation (IR)

Generate RISC-V code directly or via LLVM

Emit:

ELF binaries

or raw binaries for bare-metal use

Early versions may rely on LLVM for correctness and speed of development.

ğŸ”® Future Architectures

RISC-V is the reference architecture.

Future backends may include:

ARM (AArch64)

x86_64

WASM (experimental)

The front-end language design is architecture-agnostic.
Only the backend changes.

ğŸ“Œ Summary

The RISC-V backend provides:

a clean, open hardware target

direct access to memory and registers

predictable code generation

a foundation for bare-metal systems programming

By targeting RISC-V first, DhÄtu-BhÄá¹£Ä stays true to its goal:
clarity, control, and openness from grammar down to silicon.