`timescale 1ns / 1ps

module I2C_Master (
    input  logic clk,
    input  logic reset,
    
    // Command Interface
    input  logic cmd_master, // 래퍼에서 누락되었던 포트
    input  logic cmd_write,
    input  logic cmd_read,
    input  logic cmd_stop,
    input  logic cmd_start,
    
    // Data & Status
    input  logic [7:0] tx_data,
    input  logic ack_in,
    output logic [7:0] rx_data,
    output logic done,
    output logic ack_out,
    output logic busy,

    // I2C Physical Interface
    output logic scl,
    inout  wire  sda  // 반드시 wire로 선언 (inout 구동을 위해)
);

    // --- State Machine Definition ---
    typedef enum logic [2:0] {
        IDLE     = 3'b000,
        START    = 3'b001,
        WAIT_CMD = 3'b010,
        DATA     = 3'b011,
        DATA_ACK = 3'b100,
        STOP     = 3'b101
    } i2c_state_e;



    i2c_state_e state;

    // --- Internal Signals ---
    logic [7:0] div_cnt;
    logic       qtr_tick;
    logic       scl_r, sda_r; // sda_r이 0이면 Low, 1이면 High-Z
    logic [1:0] step;
    logic [7:0] tx_shift_reg, rx_shift_reg;
    logic [2:0] bit_cnt;
    logic       is_read, ack_in_r;

   
    assign sda = (sda_r == 1'b0) ? 1'b0 : 1'bz;
    
   
    logic sda_i;
    assign sda_i = sda; 

    assign scl  = scl_r;
    assign busy = (state != IDLE);

   
    always_ff @(posedge clk or posedge reset) begin
        if (reset) begin
            div_cnt  <= 0;
            qtr_tick <= 1'b0;
        end else begin
            if (div_cnt == 250 - 1) begin  
                div_cnt  <= 0;
                qtr_tick <= 1'b1;
            end else begin
                div_cnt  <= div_cnt + 1;
                qtr_tick <= 1'b0;
            end
        end
    end


    always_ff @(posedge clk or posedge reset) begin
        if (reset) begin
            state        <= IDLE;
            scl_r        <= 1'b1;
            sda_r        <= 1'b1; 
            step         <= 0;
            tx_shift_reg <= 0;
            rx_shift_reg <= 0;
            is_read      <= 1'b0;
            bit_cnt      <= 0;
            ack_in_r     <= 1'b1;
            done         <= 1'b0; // 초기화 명시
            ack_out      <= 1'b0; // 초기화 명시
            rx_data      <= 8'h00; // 초기화 명시
        end else begin
            done <= 1'b0; 
            
            case (state)
                IDLE: begin
                    scl_r <= 1'b1;
                    sda_r <= 1'b1;
                    if (cmd_start) begin
                        state <= START;
                        step  <= 0;
                    end
                end

                START: begin
                    if (qtr_tick) begin
                        case (step)
                            2'd0: begin scl_r <= 1'b1; sda_r <= 1'b1; step <= 2'd1; end
                            2'd1: begin sda_r <= 1'b0; step <= 2'd2; end // SDA Falling
                            2'd2: begin step <= 2'd3; end
                            2'd3: begin scl_r <= 1'b0; step <= 2'd0; done <= 1'b1; state <= WAIT_CMD; end
                        endcase
                    end
                end

                WAIT_CMD: begin
                    if (cmd_write) begin
                        tx_shift_reg <= tx_data;
                        bit_cnt      <= 0;
                        is_read      <= 1'b0;
                        state        <= DATA;
                    end else if (cmd_read) begin
                        rx_shift_reg <= 0;
                        bit_cnt      <= 0;
                        is_read      <= 1'b1;
                        ack_in_r     <= ack_in;
                        state        <= DATA;
                    end else if (cmd_stop) begin
                        state <= STOP;
                    end else if (cmd_start) begin
                        state <= START;
                    end
                end

                DATA: begin
                    if (qtr_tick) begin
                        case (step)
                            2'd0: begin
                                scl_r <= 1'b0;
                                // Write일 때만 데이터 전송, Read일 때는 SDA 릴리스 (1'b1 -> High-Z)
                                sda_r <= is_read ? 1'b1 : tx_shift_reg[7];
                                step  <= 2'd1;
                            end 
                            2'd1: begin scl_r <= 1'b1; step <= 2'd2; end
                            2'd2: begin
                                scl_r <= 1'b1;
                                if (is_read) begin
                                    rx_shift_reg <= {rx_shift_reg[6:0], sda_i}; // 데이터 읽기
                                end
                                step <= 2'd3;
                            end
                            2'd3: begin
                                scl_r <= 1'b0;
                                if (!is_read) begin
                                    tx_shift_reg <= {tx_shift_reg[6:0], 1'b0};
                                end
                                step <= 2'd0;

                                if (bit_cnt == 7) begin
                                    state <= DATA_ACK;
                                end else begin
                                    bit_cnt <= bit_cnt + 1;
                                end
                            end
                        endcase
                    end
                end

                DATA_ACK: begin
                    if (qtr_tick) begin
                        case (step)
                            2'd0: begin
                                scl_r <= 1'b0;
                                if (is_read) begin
                                    sda_r <= ack_in_r; // Master가 ACK 전송
                                end else begin
                                    sda_r <= 1'b1;     // Slave의 ACK 대기 (SDA 릴리스)
                                end
                                step <= 2'd1;
                            end 
                            2'd1: begin scl_r <= 1'b1; step <= 2'd2; end
                            2'd2: begin
                                scl_r <= 1'b1;
                                if (!is_read) begin
                                    ack_out <= sda_i; // Slave가 보낸 ACK 읽기
                                end 
                                if (is_read) begin
                                    rx_data <= rx_shift_reg; // 수신 데이터 확정
                                end
                                step <= 2'd3;
                            end
                            2'd3: begin
                                scl_r <= 1'b0;
                                done  <= 1'b1;
                                step  <= 2'd0;
                                state <= WAIT_CMD;
                            end
                        endcase
                    end
                end

                STOP: begin
                    if (qtr_tick) begin
                        case (step)
                            2'd0: begin scl_r <= 1'b0; sda_r <= 1'b0; step <= 2'd1; end
                            2'd1: begin scl_r <= 1'b1; step <= 2'd2; end
                            2'd2: begin sda_r <= 1'b1; step <= 2'd3; end // SDA Rising (Stop)
                            2'd3: begin step <= 2'd0; done <= 1'b1; state <= IDLE; end
                        endcase
                    end
                end

                default: begin
                    state <= IDLE;
                end
            endcase
        end
    end

endmodule