{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1428590273514 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TX 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"TX\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1428590273534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428590273676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428590273676 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1428590275240 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1428590275306 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1428590275831 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "DDR3_DQS_n\[0\] " "Can't turn on open-drain option for differential I/O pin DDR3_DQS_n\[0\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 109 9695 10437 0 0 }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1428590276620 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "DDR3_DQS_n\[1\] " "Can't turn on open-drain option for differential I/O pin DDR3_DQS_n\[1\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 110 9695 10437 0 0 }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1428590276621 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "DDR3_DQS_n\[2\] " "Can't turn on open-drain option for differential I/O pin DDR3_DQS_n\[2\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 111 9695 10437 0 0 }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1428590276621 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "DDR3_DQS_n\[3\] " "Can't turn on open-drain option for differential I/O pin DDR3_DQS_n\[3\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 112 9695 10437 0 0 }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1428590276622 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "DDR3_DQS_p\[0\] " "Can't turn on open-drain option for differential I/O pin DDR3_DQS_p\[0\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 113 9695 10437 0 0 }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1428590276622 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "DDR3_DQS_p\[1\] " "Can't turn on open-drain option for differential I/O pin DDR3_DQS_p\[1\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 114 9695 10437 0 0 }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1428590276622 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "DDR3_DQS_p\[2\] " "Can't turn on open-drain option for differential I/O pin DDR3_DQS_p\[2\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 115 9695 10437 0 0 }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1428590276622 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "DDR3_DQS_p\[3\] " "Can't turn on open-drain option for differential I/O pin DDR3_DQS_p\[3\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 116 9695 10437 0 0 }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1428590276622 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428590276625 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "41 " "Following 41 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SI5338_SDA a permanently disabled " "Pin SI5338_SDA has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SI5338_SDA } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SI5338_SDA" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 187 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[0\] a permanently disabled " "Pin DDR3_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 77 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[1\] a permanently disabled " "Pin DDR3_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 78 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[2\] a permanently disabled " "Pin DDR3_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 79 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[3\] a permanently disabled " "Pin DDR3_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 80 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[4\] a permanently disabled " "Pin DDR3_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 81 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[5\] a permanently disabled " "Pin DDR3_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 82 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[6\] a permanently disabled " "Pin DDR3_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 83 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[7\] a permanently disabled " "Pin DDR3_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 84 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[8\] a permanently disabled " "Pin DDR3_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 85 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[9\] a permanently disabled " "Pin DDR3_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 86 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[10\] a permanently disabled " "Pin DDR3_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 87 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[11\] a permanently disabled " "Pin DDR3_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 88 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[12\] a permanently disabled " "Pin DDR3_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 89 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[13\] a permanently disabled " "Pin DDR3_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 90 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[14\] a permanently disabled " "Pin DDR3_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 91 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[15\] a permanently disabled " "Pin DDR3_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 92 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[16\] a permanently disabled " "Pin DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 93 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[17\] a permanently disabled " "Pin DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 94 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[18\] a permanently disabled " "Pin DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 95 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[19\] a permanently disabled " "Pin DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 96 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[20\] a permanently disabled " "Pin DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 97 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[21\] a permanently disabled " "Pin DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 98 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[22\] a permanently disabled " "Pin DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 99 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[23\] a permanently disabled " "Pin DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 100 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[24\] a permanently disabled " "Pin DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 101 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[25\] a permanently disabled " "Pin DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 102 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[26\] a permanently disabled " "Pin DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 103 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[27\] a permanently disabled " "Pin DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 104 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[28\] a permanently disabled " "Pin DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 105 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[29\] a permanently disabled " "Pin DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 106 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[30\] a permanently disabled " "Pin DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 107 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[31\] a permanently disabled " "Pin DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 108 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS_n\[0\] a permanently disabled " "Pin DDR3_DQS_n\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 109 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS_n\[1\] a permanently disabled " "Pin DDR3_DQS_n\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 110 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS_n\[2\] a permanently disabled " "Pin DDR3_DQS_n\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 111 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS_n\[3\] a permanently disabled " "Pin DDR3_DQS_n\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 112 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS_p\[0\] a permanently disabled " "Pin DDR3_DQS_p\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 113 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS_p\[1\] a permanently disabled " "Pin DDR3_DQS_p\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 114 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS_p\[2\] a permanently disabled " "Pin DDR3_DQS_p\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 115 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS_p\[3\] a permanently disabled " "Pin DDR3_DQS_p\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 116 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428590276978 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1428590276978 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "125 " "Following 125 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[0\] GND " "Pin LED\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 19 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[1\] GND " "Pin LED\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 20 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[2\] GND " "Pin LED\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 21 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[3\] GND " "Pin LED\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 22 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SI5338_SCL GND " "Pin SI5338_SCL has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SI5338_SCL } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SI5338_SCL" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 186 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TEMP_CS_n GND " "Pin TEMP_CS_n has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { TEMP_CS_n } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEMP_CS_n" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 188 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TEMP_DIN GND " "Pin TEMP_DIN has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { TEMP_DIN } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEMP_DIN" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 189 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TEMP_SCLK GND " "Pin TEMP_SCLK has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { TEMP_SCLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEMP_SCLK" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 191 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[0\] GND " "Pin VGA_B\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 31 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[1\] GND " "Pin VGA_B\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_B[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 32 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[2\] GND " "Pin VGA_B\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_B[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 33 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[3\] GND " "Pin VGA_B\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_B[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 34 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[4\] GND " "Pin VGA_B\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_B[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 35 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[5\] GND " "Pin VGA_B\[5\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_B[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 36 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[6\] GND " "Pin VGA_B\[6\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_B[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 37 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[7\] GND " "Pin VGA_B\[7\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_B[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 38 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_BLANK_n GND " "Pin VGA_BLANK_n has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_BLANK_n } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_n" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 192 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_CLK GND " "Pin VGA_CLK has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_CLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 193 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[0\] GND " "Pin VGA_G\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_G[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 39 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[1\] GND " "Pin VGA_G\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_G[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 40 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[2\] GND " "Pin VGA_G\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_G[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 41 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[3\] GND " "Pin VGA_G\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_G[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 42 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[4\] GND " "Pin VGA_G\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_G[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 43 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[5\] GND " "Pin VGA_G\[5\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_G[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 44 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[6\] GND " "Pin VGA_G\[6\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_G[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 45 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[7\] GND " "Pin VGA_G\[7\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_G[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 46 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_HS GND " "Pin VGA_HS has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_HS } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 194 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[0\] GND " "Pin VGA_R\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 47 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[1\] GND " "Pin VGA_R\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_R[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 48 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[2\] GND " "Pin VGA_R\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 49 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[3\] GND " "Pin VGA_R\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 50 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[4\] GND " "Pin VGA_R\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_R[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 51 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[5\] GND " "Pin VGA_R\[5\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_R[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 52 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[6\] GND " "Pin VGA_R\[6\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_R[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 53 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[7\] GND " "Pin VGA_R\[7\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_R[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 54 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC_n GND " "Pin VGA_SYNC_n has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_SYNC_n } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_n" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 195 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_VS GND " "Pin VGA_VS has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { VGA_VS } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 196 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_A\[0\] GND " "Pin DDR3_A\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_A[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[0\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 55 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_A\[1\] GND " "Pin DDR3_A\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_A[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 56 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_A\[2\] GND " "Pin DDR3_A\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_A[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 57 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_A\[3\] GND " "Pin DDR3_A\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_A[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 58 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_A\[4\] GND " "Pin DDR3_A\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_A[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[4\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 59 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_A\[5\] GND " "Pin DDR3_A\[5\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_A[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[5\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 60 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_A\[6\] GND " "Pin DDR3_A\[6\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_A[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[6\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 61 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_A\[7\] GND " "Pin DDR3_A\[7\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_A[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[7\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 62 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_A\[8\] GND " "Pin DDR3_A\[8\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_A[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[8\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 63 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_A\[9\] GND " "Pin DDR3_A\[9\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_A[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[9\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 64 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_A\[10\] GND " "Pin DDR3_A\[10\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_A[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[10\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 65 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_A\[11\] GND " "Pin DDR3_A\[11\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_A[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[11\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 66 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_A\[12\] GND " "Pin DDR3_A\[12\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_A[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[12\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 67 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_A\[13\] GND " "Pin DDR3_A\[13\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_A[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[13\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 68 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_A\[14\] GND " "Pin DDR3_A\[14\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_A[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[14\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 69 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_BA\[0\] GND " "Pin DDR3_BA\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_BA[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[0\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 136 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 70 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_BA\[1\] GND " "Pin DDR3_BA\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_BA[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 136 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 71 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_BA\[2\] GND " "Pin DDR3_BA\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_BA[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 136 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 72 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_CAS_n GND " "Pin DDR3_CAS_n has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_CAS_n } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CAS_n" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 197 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_CK_n GND " "Pin DDR3_CK_n has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_CK_n } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_n" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 198 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_CK_p GND " "Pin DDR3_CK_p has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_CK_p } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_p" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 199 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_CKE GND " "Pin DDR3_CKE has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_CKE } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CKE" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 200 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_CS_n GND " "Pin DDR3_CS_n has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_CS_n } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CS_n" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 201 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DM\[0\] GND " "Pin DDR3_DM\[0\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DM[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[0\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 73 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DM\[1\] GND " "Pin DDR3_DM\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DM[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 74 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DM\[2\] GND " "Pin DDR3_DM\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DM[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 75 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DM\[3\] GND " "Pin DDR3_DM\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DM[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 76 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_ODT GND " "Pin DDR3_ODT has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_ODT } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ODT" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 202 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_RAS_n GND " "Pin DDR3_RAS_n has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_RAS_n } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_RAS_n" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 203 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_RESET_n GND " "Pin DDR3_RESET_n has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_RESET_n } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_RESET_n" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 204 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_WE_n GND " "Pin DDR3_WE_n has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_WE_n } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_WE_n" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 150 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 206 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RX2CC\[1\] GND " "Pin RX2CC\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RX2CC[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX2CC\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 173 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RX2CC\[2\] GND " "Pin RX2CC\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RX2CC[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX2CC\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 174 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RX2CC\[3\] GND " "Pin RX2CC\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RX2CC[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX2CC\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 175 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RX2CC\[4\] GND " "Pin RX2CC\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RX2CC[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX2CC\[4\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 176 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RX2CC_EN GND " "Pin RX2CC_EN has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RX2CC_EN } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX2CC_EN" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 214 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RX2SERTC GND " "Pin RX2SERTC has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RX2SERTC } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX2SERTC" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 215 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RX2SERTC_EN GND " "Pin RX2SERTC_EN has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RX2SERTC_EN } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX2SERTC_EN" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 216 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RX2SERTFG_EN GND " "Pin RX2SERTFG_EN has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RX2SERTFG_EN } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX2SERTFG_EN" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 218 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RXCC\[1\] GND " "Pin RXCC\[1\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RXCC[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXCC\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 177 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RXCC\[2\] GND " "Pin RXCC\[2\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RXCC[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXCC\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 178 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RXCC\[3\] GND " "Pin RXCC\[3\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RXCC[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXCC\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 179 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RXCC\[4\] GND " "Pin RXCC\[4\] has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RXCC[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXCC\[4\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 180 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RXCC_EN GND " "Pin RXCC_EN has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RXCC_EN } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXCC_EN" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 219 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RXSERTC GND " "Pin RXSERTC has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RXSERTC } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXSERTC" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 223 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RXSERTC_EN GND " "Pin RXSERTC_EN has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RXSERTC_EN } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXSERTC_EN" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 224 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RXSERTFG_EN GND " "Pin RXSERTFG_EN has GND driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { RXSERTFG_EN } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXSERTFG_EN" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 226 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SI5338_SDA VCC " "Pin SI5338_SDA has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SI5338_SDA } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SI5338_SDA" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 187 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[0\] VCC " "Pin DDR3_DQ\[0\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 77 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[1\] VCC " "Pin DDR3_DQ\[1\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 78 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[2\] VCC " "Pin DDR3_DQ\[2\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 79 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[3\] VCC " "Pin DDR3_DQ\[3\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 80 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[4\] VCC " "Pin DDR3_DQ\[4\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 81 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[5\] VCC " "Pin DDR3_DQ\[5\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 82 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[6\] VCC " "Pin DDR3_DQ\[6\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 83 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[7\] VCC " "Pin DDR3_DQ\[7\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 84 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[8\] VCC " "Pin DDR3_DQ\[8\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 85 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[9\] VCC " "Pin DDR3_DQ\[9\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 86 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[10\] VCC " "Pin DDR3_DQ\[10\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 87 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[11\] VCC " "Pin DDR3_DQ\[11\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 88 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[12\] VCC " "Pin DDR3_DQ\[12\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 89 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[13\] VCC " "Pin DDR3_DQ\[13\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 90 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[14\] VCC " "Pin DDR3_DQ\[14\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 91 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[15\] VCC " "Pin DDR3_DQ\[15\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 92 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[16\] VCC " "Pin DDR3_DQ\[16\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 93 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[17\] VCC " "Pin DDR3_DQ\[17\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 94 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[18\] VCC " "Pin DDR3_DQ\[18\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 95 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[19\] VCC " "Pin DDR3_DQ\[19\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 96 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[20\] VCC " "Pin DDR3_DQ\[20\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 97 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[21\] VCC " "Pin DDR3_DQ\[21\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 98 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[22\] VCC " "Pin DDR3_DQ\[22\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 99 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[23\] VCC " "Pin DDR3_DQ\[23\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 100 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[24\] VCC " "Pin DDR3_DQ\[24\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 101 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[25\] VCC " "Pin DDR3_DQ\[25\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 102 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[26\] VCC " "Pin DDR3_DQ\[26\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 103 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[27\] VCC " "Pin DDR3_DQ\[27\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 104 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[28\] VCC " "Pin DDR3_DQ\[28\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 105 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[29\] VCC " "Pin DDR3_DQ\[29\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 106 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[30\] VCC " "Pin DDR3_DQ\[30\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 107 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[31\] VCC " "Pin DDR3_DQ\[31\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 108 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS_n\[0\] VCC " "Pin DDR3_DQS_n\[0\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 109 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS_n\[1\] VCC " "Pin DDR3_DQS_n\[1\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 110 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS_n\[2\] VCC " "Pin DDR3_DQS_n\[2\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 111 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS_n\[3\] VCC " "Pin DDR3_DQS_n\[3\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 112 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS_p\[0\] VCC " "Pin DDR3_DQS_p\[0\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 113 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS_p\[1\] VCC " "Pin DDR3_DQS_p\[1\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 114 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS_p\[2\] VCC " "Pin DDR3_DQS_p\[2\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[2\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 115 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS_p\[3\] VCC " "Pin DDR3_DQS_p\[3\] has VCC driving its datain port" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[3\]" } } } } { "tx.v" "" { Text "C:/Users/quentin/GitHub/TX5125/Quartus/tx.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quentin/GitHub/TX5125/Quartus/" { { 0 { 0 ""} 0 116 9695 10437 0 0 }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1428590276988 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1428590276988 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 11802 "Can't fit design in device" 0 0 "Fitter" 0 -1 1428590277008 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 9 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 9 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "883 " "Peak virtual memory: 883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428590277448 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 09 16:37:57 2015 " "Processing ended: Thu Apr 09 16:37:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428590277448 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428590277448 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428590277448 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1428590277448 ""}
