

================================================================
== Vitis HLS Report for 'backProp_64_8_4_Pipeline_VITIS_LOOP_190_1'
================================================================
* Date:           Sat Apr 12 12:19:12 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.701 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_190_1  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     58|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      11|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln193_fu_106_p2  |         +|   0|  0|  32|          25|          25|
    |i_36_fu_89_p2        |         +|   0|  0|  12|           4|           1|
    |icmp_ln190_fu_83_p2  |      icmp|   0|  0|  12|           4|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  58|          34|          33|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_03_fu_32               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_03_fu_32               |  4|   0|    4|          0|
    |zext_ln190_reg_123       |  4|   0|   64|         60|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   71|         60|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-----------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1|  return value|
|biases_address0  |  out|    3|   ap_memory|                                        biases|         array|
|biases_ce0       |  out|    1|   ap_memory|                                        biases|         array|
|biases_q0        |   in|   25|   ap_memory|                                        biases|         array|
|C_0_address0     |  out|    3|   ap_memory|                                           C_0|         array|
|C_0_ce0          |  out|    1|   ap_memory|                                           C_0|         array|
|C_0_q0           |   in|   25|   ap_memory|                                           C_0|         array|
|net_0_address0   |  out|    3|   ap_memory|                                         net_0|         array|
|net_0_ce0        |  out|    1|   ap_memory|                                         net_0|         array|
|net_0_we0        |  out|    1|   ap_memory|                                         net_0|         array|
|net_0_d0         |  out|   25|   ap_memory|                                         net_0|         array|
+-----------------+-----+-----+------------+----------------------------------------------+--------------+

