Protel Design System Design Rule Check
PCB File : C:\Users\janst\Nextcloud\Thuis\Projecten\Fri3d\2024 Bluetooth Speaker\PCB design\JSP016RB (bluetooth speaker)\JSP016RB.PcbDoc
Date     : 11/07/2024
Time     : 23:42:59

Processing Rule : Clearance Constraint (Gap=0.16mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=5mm) (Preferred=0.15mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C36-1(48.65mm,19.25mm) on Top Layer And Pad R45-1(48.48mm,20.3mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad C49-1(43.35mm,35.9mm) on Top Layer And Pad R67-1(43.35mm,36.954mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad C49-2(44.45mm,35.9mm) on Top Layer And Pad R67-2(44.45mm,36.954mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-1(64.89mm,45.015mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-10(63.89mm,42.165mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad IC11-1(11.731mm,27.5mm) on Top Layer And Pad IC11-2(12.381mm,27.5mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-11(64.39mm,42.165mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad IC11-2(12.381mm,27.5mm) on Top Layer And Pad IC11-3(13.031mm,27.5mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-12(64.89mm,42.165mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-13(65.565mm,42.84mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-14(65.565mm,43.34mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-15(65.565mm,43.84mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-16(65.565mm,44.34mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-2(64.39mm,45.015mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-3(63.89mm,45.015mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-4(63.39mm,45.015mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-5(62.715mm,44.34mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-6(62.715mm,43.84mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-7(62.715mm,43.34mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-8(62.715mm,42.84mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC1-9(63.39mm,42.165mm) on Top Layer And Pad IC1-E(64.14mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-1(59.29mm,45.015mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-10(58.29mm,42.165mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-11(58.79mm,42.165mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-12(59.29mm,42.165mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-13(59.965mm,42.84mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-14(59.965mm,43.34mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-15(59.965mm,43.84mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-16(59.965mm,44.34mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-2(58.79mm,45.015mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-3(58.29mm,45.015mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-4(57.79mm,45.015mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-5(57.115mm,44.34mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-6(57.115mm,43.84mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-7(57.115mm,43.34mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-8(57.115mm,42.84mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad IC2-9(57.79mm,42.165mm) on Top Layer And Pad IC2-E(58.54mm,43.59mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-1(14.45mm,47.1mm) on Top Layer And Pad IC3-2(14.45mm,46.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-10(14.45mm,39.9mm) on Top Layer And Pad IC3-11(14.45mm,39.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-10(14.45mm,39.9mm) on Top Layer And Pad IC3-9(14.45mm,40.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-11(14.45mm,39.1mm) on Top Layer And Pad IC3-12(14.45mm,38.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-12(14.45mm,38.3mm) on Top Layer And Pad IC3-13(14.45mm,37.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-14(15.15mm,36.25mm) on Top Layer And Pad IC3-15(15.95mm,36.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-15(15.95mm,36.25mm) on Top Layer And Pad IC3-16(16.75mm,36.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-16(16.75mm,36.25mm) on Top Layer And Pad IC3-17(17.55mm,36.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-17(17.55mm,36.25mm) on Top Layer And Pad IC3-18(18.35mm,36.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-18(18.35mm,36.25mm) on Top Layer And Pad IC3-19(19.15mm,36.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-19(19.15mm,36.25mm) on Top Layer And Pad IC3-20(19.95mm,36.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-2(14.45mm,46.3mm) on Top Layer And Pad IC3-3(14.45mm,45.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-20(19.95mm,36.25mm) on Top Layer And Pad IC3-21(20.75mm,36.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-21(20.75mm,36.25mm) on Top Layer And Pad IC3-22(21.55mm,36.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-22(21.55mm,36.25mm) on Top Layer And Pad IC3-23(22.35mm,36.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-23(22.35mm,36.25mm) on Top Layer And Pad IC3-24(23.15mm,36.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-24(23.15mm,36.25mm) on Top Layer And Pad IC3-25(23.95mm,36.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-25(23.95mm,36.25mm) on Top Layer And Pad IC3-26(24.75mm,36.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-26(24.75mm,36.25mm) on Top Layer And Pad IC3-27(25.55mm,36.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-28(26.25mm,37.5mm) on Top Layer And Pad IC3-29(26.25mm,38.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-29(26.25mm,38.3mm) on Top Layer And Pad IC3-30(26.25mm,39.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-3(14.45mm,45.5mm) on Top Layer And Pad IC3-4(14.45mm,44.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-30(26.25mm,39.1mm) on Top Layer And Pad IC3-31(26.25mm,39.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-31(26.25mm,39.9mm) on Top Layer And Pad IC3-32(26.25mm,40.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-32(26.25mm,40.7mm) on Top Layer And Pad IC3-33(26.25mm,41.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-33(26.25mm,41.5mm) on Top Layer And Pad IC3-34(26.25mm,42.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-34(26.25mm,42.3mm) on Top Layer And Pad IC3-35(26.25mm,43.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-35(26.25mm,43.1mm) on Top Layer And Pad IC3-36(26.25mm,43.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-36(26.25mm,43.9mm) on Top Layer And Pad IC3-37(26.25mm,44.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-37(26.25mm,44.7mm) on Top Layer And Pad IC3-38(26.25mm,45.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-38(26.25mm,45.5mm) on Top Layer And Pad IC3-39(26.25mm,46.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-39(26.25mm,46.3mm) on Top Layer And Pad IC3-40(26.25mm,47.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-4(14.45mm,44.7mm) on Top Layer And Pad IC3-5(14.45mm,43.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-41(25.55mm,48.35mm) on Top Layer And Pad IC3-42(24.75mm,48.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-42(24.75mm,48.35mm) on Top Layer And Pad IC3-43(23.95mm,48.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-43(23.95mm,48.35mm) on Top Layer And Pad IC3-44(23.15mm,48.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-44(23.15mm,48.35mm) on Top Layer And Pad IC3-45(22.35mm,48.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-45(22.35mm,48.35mm) on Top Layer And Pad IC3-46(21.55mm,48.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-46(21.55mm,48.35mm) on Top Layer And Pad IC3-47(20.75mm,48.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-47(20.75mm,48.35mm) on Top Layer And Pad IC3-48(19.95mm,48.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-48(19.95mm,48.35mm) on Top Layer And Pad IC3-49(19.15mm,48.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-49(19.15mm,48.35mm) on Top Layer And Pad IC3-50(18.35mm,48.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-5(14.45mm,43.9mm) on Top Layer And Pad IC3-6(14.45mm,43.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-50(18.35mm,48.35mm) on Top Layer And Pad IC3-51(17.55mm,48.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-51(17.55mm,48.35mm) on Top Layer And Pad IC3-52(16.75mm,48.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-52(16.75mm,48.35mm) on Top Layer And Pad IC3-53(15.95mm,48.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-53(15.95mm,48.35mm) on Top Layer And Pad IC3-54(15.15mm,48.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-6(14.45mm,43.1mm) on Top Layer And Pad IC3-7(14.45mm,42.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-7(14.45mm,42.3mm) on Top Layer And Pad IC3-8(14.45mm,41.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IC3-8(14.45mm,41.5mm) on Top Layer And Pad IC3-9(14.45mm,40.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC5-A1(59.05mm,11.65mm) on Top Layer And Pad IC5-A2(59.05mm,12.05mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC5-A1(59.05mm,11.65mm) on Top Layer And Pad IC5-B1(59.45mm,11.65mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC5-A1(59.05mm,11.65mm) on Top Layer And Pad IC5-B2(59.45mm,12.05mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC5-A2(59.05mm,12.05mm) on Top Layer And Pad IC5-A3(59.05mm,12.45mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC5-A2(59.05mm,12.05mm) on Top Layer And Pad IC5-B1(59.45mm,11.65mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC5-A2(59.05mm,12.05mm) on Top Layer And Pad IC5-B2(59.45mm,12.05mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC5-A2(59.05mm,12.05mm) on Top Layer And Pad IC5-B3(59.45mm,12.45mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC5-A3(59.05mm,12.45mm) on Top Layer And Pad IC5-B2(59.45mm,12.05mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC5-A3(59.05mm,12.45mm) on Top Layer And Pad IC5-B3(59.45mm,12.45mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC5-B1(59.45mm,11.65mm) on Top Layer And Pad IC5-B2(59.45mm,12.05mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC5-B1(59.45mm,11.65mm) on Top Layer And Pad IC5-C1(59.85mm,11.65mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC5-B1(59.45mm,11.65mm) on Top Layer And Pad IC5-C2(59.85mm,12.05mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC5-B2(59.45mm,12.05mm) on Top Layer And Pad IC5-B3(59.45mm,12.45mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC5-B2(59.45mm,12.05mm) on Top Layer And Pad IC5-C1(59.85mm,11.65mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC5-B2(59.45mm,12.05mm) on Top Layer And Pad IC5-C2(59.85mm,12.05mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC5-B2(59.45mm,12.05mm) on Top Layer And Pad IC5-C3(59.85mm,12.45mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC5-B3(59.45mm,12.45mm) on Top Layer And Pad IC5-C2(59.85mm,12.05mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC5-B3(59.45mm,12.45mm) on Top Layer And Pad IC5-C3(59.85mm,12.45mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC5-C1(59.85mm,11.65mm) on Top Layer And Pad IC5-C2(59.85mm,12.05mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC5-C2(59.85mm,12.05mm) on Top Layer And Pad IC5-C3(59.85mm,12.45mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.214mm < 0.254mm) Between Pad IC6-1(50.15mm,1.762mm) on Top Layer And Pad IC6-2(51.65mm,4.15mm) on Top Layer [Top Solder] Mask Sliver [0.214mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.214mm < 0.254mm) Between Pad IC6-2(51.65mm,4.15mm) on Top Layer And Pad IC6-3(53.15mm,1.762mm) on Top Layer [Top Solder] Mask Sliver [0.214mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad IC6-2(51.65mm,4.15mm) on Top Layer And Pad IC6-4(53.15mm,5.062mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad IC6-2(51.65mm,4.15mm) on Top Layer And Pad IC6-5(50.15mm,5.062mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC7-A1(68.7mm,11.75mm) on Top Layer And Pad IC7-A2(68.7mm,12.15mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC7-A1(68.7mm,11.75mm) on Top Layer And Pad IC7-B1(69.1mm,11.75mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC7-A1(68.7mm,11.75mm) on Top Layer And Pad IC7-B2(69.1mm,12.15mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC7-A2(68.7mm,12.15mm) on Top Layer And Pad IC7-A3(68.7mm,12.55mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC7-A2(68.7mm,12.15mm) on Top Layer And Pad IC7-B1(69.1mm,11.75mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC7-A2(68.7mm,12.15mm) on Top Layer And Pad IC7-B2(69.1mm,12.15mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC7-A2(68.7mm,12.15mm) on Top Layer And Pad IC7-B3(69.1mm,12.55mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC7-A3(68.7mm,12.55mm) on Top Layer And Pad IC7-B2(69.1mm,12.15mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC7-A3(68.7mm,12.55mm) on Top Layer And Pad IC7-B3(69.1mm,12.55mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC7-B1(69.1mm,11.75mm) on Top Layer And Pad IC7-B2(69.1mm,12.15mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC7-B1(69.1mm,11.75mm) on Top Layer And Pad IC7-C1(69.5mm,11.75mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC7-B1(69.1mm,11.75mm) on Top Layer And Pad IC7-C2(69.5mm,12.15mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC7-B2(69.1mm,12.15mm) on Top Layer And Pad IC7-B3(69.1mm,12.55mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC7-B2(69.1mm,12.15mm) on Top Layer And Pad IC7-C1(69.5mm,11.75mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC7-B2(69.1mm,12.15mm) on Top Layer And Pad IC7-C2(69.5mm,12.15mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC7-B2(69.1mm,12.15mm) on Top Layer And Pad IC7-C3(69.5mm,12.55mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC7-B3(69.1mm,12.55mm) on Top Layer And Pad IC7-C2(69.5mm,12.15mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC7-B3(69.1mm,12.55mm) on Top Layer And Pad IC7-C3(69.5mm,12.55mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC7-C1(69.5mm,11.75mm) on Top Layer And Pad IC7-C2(69.5mm,12.15mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Pad IC7-C2(69.5mm,12.15mm) on Top Layer And Pad IC7-C3(69.5mm,12.55mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC9-1(95.69mm,25mm) on Top Layer And Pad IC9-2(95.69mm,25.5mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Pad IC9-1(95.69mm,25mm) on Top Layer And Pad IC9-8(95.05mm,25.035mm) on Top Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC9-2(95.69mm,25.5mm) on Top Layer And Pad IC9-3(95.69mm,26mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Pad IC9-2(95.69mm,25.5mm) on Top Layer And Pad IC9-4(95.05mm,25.965mm) on Top Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Pad IC9-2(95.69mm,25.5mm) on Top Layer And Pad IC9-8(95.05mm,25.035mm) on Top Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Pad IC9-3(95.69mm,26mm) on Top Layer And Pad IC9-4(95.05mm,25.965mm) on Top Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Pad IC9-4(95.05mm,25.965mm) on Top Layer And Pad IC9-5(94.41mm,26mm) on Top Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Pad IC9-4(95.05mm,25.965mm) on Top Layer And Pad IC9-6(94.41mm,25.5mm) on Top Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad IC9-4(95.05mm,25.965mm) on Top Layer And Pad IC9-8(95.05mm,25.035mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC9-5(94.41mm,26mm) on Top Layer And Pad IC9-6(94.41mm,25.5mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC9-6(94.41mm,25.5mm) on Top Layer And Pad IC9-7(94.41mm,25mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Pad IC9-6(94.41mm,25.5mm) on Top Layer And Pad IC9-8(95.05mm,25.035mm) on Top Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Pad IC9-7(94.41mm,25mm) on Top Layer And Pad IC9-8(95.05mm,25.035mm) on Top Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad J1-1(63.3mm,26.5mm) on Multi-Layer And Pad J1-2(61.3mm,26.5mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad J1-2(61.3mm,26.5mm) on Multi-Layer And Pad J1-3(59.3mm,26.5mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad J1-3(59.3mm,26.5mm) on Multi-Layer And Pad J1-4(57.3mm,26.5mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad J2-A1B12(10.9mm,7.525mm) on Top Layer And Pad J2-A4B9(11.7mm,7.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad J2-A4B9(11.7mm,7.525mm) on Top Layer And Pad J2-B8(12.35mm,7.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad J2-A5(12.85mm,7.525mm) on Top Layer And Pad J2-B7(13.35mm,7.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad J2-A5(12.85mm,7.525mm) on Top Layer And Pad J2-B8(12.35mm,7.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad J2-A6(13.85mm,7.525mm) on Top Layer And Pad J2-A7(14.352mm,7.525mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad J2-A6(13.85mm,7.525mm) on Top Layer And Pad J2-B7(13.35mm,7.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J2-A7(14.352mm,7.525mm) on Top Layer And Pad J2-B6(14.85mm,7.525mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad J2-A8(15.35mm,7.525mm) on Top Layer And Pad J2-B5(15.85mm,7.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad J2-A8(15.35mm,7.525mm) on Top Layer And Pad J2-B6(14.85mm,7.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad J2-B1A12(17.3mm,7.525mm) on Top Layer And Pad J2-B4A9(16.5mm,7.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad J2-B4A9(16.5mm,7.525mm) on Top Layer And Pad J2-B5(15.85mm,7.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad J8-1(39.75mm,31.3mm) on Multi-Layer And Pad J8-2(41.75mm,31.3mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad J8-2(41.75mm,31.3mm) on Multi-Layer And Pad J8-3(43.75mm,31.3mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad J8-3(43.75mm,31.3mm) on Multi-Layer And Pad J8-4(45.75mm,31.3mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad Q3-G(94.65mm,23mm) on Top Layer And Pad Q3-G2(94.65mm,22.5mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad Q3-G(94.65mm,23mm) on Top Layer And Pad Q3-S(93.65mm,23mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad Q3-G(94.65mm,23mm) on Top Layer And Pad Q3-S(95.65mm,23mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad Q3-G2(94.65mm,22.5mm) on Top Layer And Pad Q3-S2(93.65mm,22.5mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad Q3-G2(94.65mm,22.5mm) on Top Layer And Pad Q3-S2(95.65mm,22.5mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad Q3-S(93.65mm,23mm) on Top Layer And Pad Q3-S2(93.65mm,22.5mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad Q3-S(95.65mm,23mm) on Top Layer And Pad Q3-S2(95.65mm,22.5mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
Rule Violations :168

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Arc (19.585mm,19.475mm) on Top Overlay And Pad IC4-1(20.28mm,19.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Arc (2.35mm,10.5mm) on Top Overlay And Pad IC8-1(3.045mm,10.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (45.15mm,40mm) on Top Overlay And Pad IC13-1(44.585mm,40mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (49.55mm,1.612mm) on Top Overlay And Pad IC6-1(50.15mm,1.762mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (59.29mm,45.89mm) on Top Overlay And Pad C7-2(59.14mm,46.24mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.006mm < 0.254mm) Between Arc (64.89mm,45.89mm) on Top Overlay And Pad C3-2(64.39mm,46.24mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.006mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad C1-+(60.3mm,50.6mm) on Multi-Layer And Track (60.3mm,51.6mm)(60.3mm,52.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(12.4mm,46.6mm) on Top Layer And Track (12.1mm,46.05mm)(12.7mm,46.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(12.4mm,45.5mm) on Top Layer And Track (12.1mm,46.05mm)(12.7mm,46.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C13-1(17.935mm,23mm) on Multi-Layer And Track (18.2mm,21.45mm)(18.2mm,23.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad C13-1(17.935mm,23mm) on Multi-Layer And Track (19.165mm,21.4mm)(19.165mm,24.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C13-2(12.855mm,23mm) on Multi-Layer And Track (11.625mm,21.4mm)(11.625mm,24.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(59.05mm,14.7mm) on Top Layer And Track (59.6mm,15mm)(59.6mm,14.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(60.15mm,14.7mm) on Top Layer And Track (59.6mm,15mm)(59.6mm,14.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(53.3mm,6.55mm) on Top Layer And Track (52.75mm,6.25mm)(52.75mm,6.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(52.2mm,6.55mm) on Top Layer And Track (52.75mm,6.25mm)(52.75mm,6.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(60.15mm,9.8mm) on Top Layer And Track (59.6mm,9.5mm)(59.6mm,10.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(59.05mm,9.8mm) on Top Layer And Track (59.6mm,9.5mm)(59.6mm,10.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(50mm,6.55mm) on Top Layer And Track (50.55mm,6.25mm)(50.55mm,6.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(51.1mm,6.55mm) on Top Layer And Track (50.55mm,6.25mm)(50.55mm,6.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(69.8mm,14.7mm) on Top Layer And Text "R71" (69.55mm,14.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-1(69.8mm,14.7mm) on Top Layer And Track (69.25mm,14.4mm)(69.25mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-2(68.7mm,14.7mm) on Top Layer And Track (69.25mm,14.4mm)(69.25mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(69.8mm,9.9mm) on Top Layer And Track (69.25mm,9.6mm)(69.25mm,10.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-2(68.7mm,9.9mm) on Top Layer And Track (69.25mm,9.6mm)(69.25mm,10.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C30-+(88.5mm,25.2mm) on Multi-Layer And Track (89.5mm,25.2mm)(90.5mm,25.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(63.29mm,46.24mm) on Top Layer And Track (63.84mm,45.94mm)(63.84mm,46.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(64.39mm,46.24mm) on Top Layer And Track (63.84mm,45.94mm)(63.84mm,46.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-1(5.65mm,7.5mm) on Top Layer And Track (6.2mm,7.2mm)(6.2mm,7.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-2(6.75mm,7.5mm) on Top Layer And Track (6.2mm,7.2mm)(6.2mm,7.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad C33-1(102.49mm,33.35mm) on Multi-Layer And Track (103.72mm,31.75mm)(103.72mm,34.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C33-2(97.41mm,33.35mm) on Multi-Layer And Track (96.18mm,31.75mm)(96.18mm,34.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C34-1(10.2mm,16.725mm) on Top Layer And Track (9.65mm,16.425mm)(9.65mm,17.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C34-2(9.1mm,16.725mm) on Top Layer And Track (9.65mm,16.425mm)(9.65mm,17.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad C35-1(8.75mm,30.79mm) on Multi-Layer And Track (7.15mm,32.02mm)(10.35mm,32.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad C35-2(8.75mm,25.71mm) on Multi-Layer And Track (7.15mm,24.48mm)(10.35mm,24.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C36-1(48.65mm,19.25mm) on Top Layer And Track (48.1mm,18.95mm)(48.1mm,19.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C36-2(47.55mm,19.25mm) on Top Layer And Track (48.1mm,18.95mm)(48.1mm,19.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C37-1(49.3mm,10.45mm) on Top Layer And Track (48.75mm,10.15mm)(48.75mm,10.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C37-2(48.2mm,10.45mm) on Top Layer And Track (48.75mm,10.15mm)(48.75mm,10.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C38-1(29.35mm,15.4mm) on Top Layer And Track (29.05mm,14.85mm)(29.65mm,14.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C38-2(29.35mm,14.3mm) on Top Layer And Track (29.05mm,14.85mm)(29.65mm,14.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad C39-1(5.35mm,53.24mm) on Multi-Layer And Track (3.75mm,54.47mm)(6.95mm,54.47mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad C39-2(5.35mm,48.16mm) on Multi-Layer And Track (3.75mm,46.93mm)(6.95mm,46.93mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C40-1(89.16mm,45.95mm) on Multi-Layer And Track (87.93mm,44.35mm)(87.93mm,47.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad C40-2(94.24mm,45.95mm) on Multi-Layer And Track (95.47mm,44.35mm)(95.47mm,47.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad C4-1(67.05mm,31.5mm) on Multi-Layer And Track (68.28mm,29.9mm)(68.28mm,33.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad C41-1(1.75mm,48.16mm) on Multi-Layer And Track (0.15mm,46.93mm)(3.35mm,46.93mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad C41-2(1.75mm,53.24mm) on Multi-Layer And Track (0.15mm,54.47mm)(3.35mm,54.47mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C4-2(61.97mm,31.5mm) on Multi-Layer And Track (60.74mm,29.9mm)(60.74mm,33.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad C42-1(94.24mm,49.6mm) on Multi-Layer And Track (95.47mm,48mm)(95.47mm,51.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C42-2(89.16mm,49.6mm) on Multi-Layer And Track (87.93mm,48mm)(87.93mm,51.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad C45-+(43.2mm,50.45mm) on Multi-Layer And Track (43.2mm,48.45mm)(43.2mm,49.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C47-1(42.6mm,43.7mm) on Top Layer And Track (43.15mm,43.4mm)(43.15mm,44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C47-2(43.7mm,43.7mm) on Top Layer And Track (43.15mm,43.4mm)(43.15mm,44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C48-1(42.25mm,37.672mm) on Top Layer And Track (41.7mm,37.372mm)(41.7mm,37.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C48-2(41.15mm,37.672mm) on Top Layer And Track (41.7mm,37.372mm)(41.7mm,37.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C49-1(43.35mm,35.9mm) on Top Layer And Track (43.9mm,35.6mm)(43.9mm,36.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C49-2(44.45mm,35.9mm) on Top Layer And Track (43.9mm,35.6mm)(43.9mm,36.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C50-1(39.8mm,38.8mm) on Top Layer And Track (39.5mm,39.35mm)(40.1mm,39.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C50-2(39.8mm,39.9mm) on Top Layer And Track (39.5mm,39.35mm)(40.1mm,39.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad C5-1(67.04mm,35.85mm) on Multi-Layer And Track (68.27mm,34.25mm)(68.27mm,37.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C51-1(30.36mm,36.45mm) on Multi-Layer And Track (29.13mm,34.85mm)(29.13mm,38.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad C51-2(35.44mm,36.45mm) on Multi-Layer And Track (36.67mm,34.85mm)(36.67mm,38.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C5-2(61.96mm,35.85mm) on Multi-Layer And Track (60.73mm,34.25mm)(60.73mm,37.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(58.04mm,46.24mm) on Top Layer And Track (58.59mm,46.54mm)(58.59mm,45.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-2(59.14mm,46.24mm) on Top Layer And Track (58.59mm,46.54mm)(58.59mm,45.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C8-1(53.762mm,35.85mm) on Multi-Layer And Track (52.531mm,34.25mm)(52.531mm,37.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad C8-2(58.842mm,35.85mm) on Multi-Layer And Track (60.072mm,34.25mm)(60.072mm,37.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C9-1(53.86mm,32mm) on Multi-Layer And Track (52.63mm,33.6mm)(52.63mm,30.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad C9-2(58.94mm,32mm) on Multi-Layer And Track (60.17mm,33.6mm)(60.17mm,30.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-1(11.55mm,53.188mm) on Top Layer And Track (12mm,52.35mm)(12mm,54.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad D1-1(11.55mm,53.188mm) on Top Layer And Track (8mm,52.35mm)(12mm,52.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(11.8mm,53.112mm) on Top Layer And Track (12mm,52.35mm)(12mm,54.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad D1-2(10.45mm,53.188mm) on Top Layer And Track (8mm,52.35mm)(12mm,52.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad D1-3(9.425mm,53.188mm) on Top Layer And Track (8mm,52.35mm)(12mm,52.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-4(8.2mm,53.112mm) on Top Layer And Track (8mm,52.35mm)(8mm,54.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad D1-4(8.425mm,53.188mm) on Top Layer And Track (8mm,52.35mm)(12mm,52.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-4(8.425mm,53.188mm) on Top Layer And Track (8mm,52.35mm)(8mm,54.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad D2-1(95.35mm,53.188mm) on Top Layer And Track (91.8mm,52.35mm)(95.8mm,52.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-1(95.35mm,53.188mm) on Top Layer And Track (95.8mm,52.35mm)(95.8mm,54.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-1(95.6mm,53.112mm) on Top Layer And Track (95.8mm,52.35mm)(95.8mm,54.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad D2-2(94.25mm,53.188mm) on Top Layer And Track (91.8mm,52.35mm)(95.8mm,52.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad D2-3(93.225mm,53.188mm) on Top Layer And Track (91.8mm,52.35mm)(95.8mm,52.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-4(92.225mm,53.188mm) on Top Layer And Track (91.8mm,52.35mm)(91.8mm,54.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad D2-4(92.225mm,53.188mm) on Top Layer And Track (91.8mm,52.35mm)(95.8mm,52.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-4(92mm,53.112mm) on Top Layer And Track (91.8mm,52.35mm)(91.8mm,54.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad IC10-1(48.175mm,17.65mm) on Top Layer And Track (48.45mm,15.45mm)(48.45mm,17.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad IC10-12(41.025mm,17.65mm) on Top Layer And Track (40.75mm,12.65mm)(40.75mm,17.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad IC10-13(41.025mm,12.05mm) on Top Layer And Track (40.75mm,12.65mm)(40.75mm,17.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC10-24(48.175mm,12.05mm) on Top Layer And Track (48.45mm,12.75mm)(48.45mm,14.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad IC11-3(13.031mm,27.5mm) on Top Layer And Text "R68" (14.05mm,25.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC13-1(44.585mm,40mm) on Top Layer And Track (44.7mm,39.25mm)(44.7mm,39.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad IC13-12(41.815mm,40mm) on Top Layer And Text "C50" (41.25mm,38.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC13-12(41.815mm,40mm) on Top Layer And Track (41.7mm,39.6mm)(41.7mm,39.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC13-13(42.45mm,39.365mm) on Top Layer And Track (41.7mm,39.25mm)(42.05mm,39.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC13-16(43.95mm,39.365mm) on Top Layer And Track (44.35mm,39.25mm)(44.7mm,39.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC13-4(44.585mm,41.5mm) on Top Layer And Track (44.7mm,41.9mm)(44.7mm,42.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC13-5(43.95mm,42.135mm) on Top Layer And Track (44.35mm,42.25mm)(44.7mm,42.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC13-8(42.45mm,42.135mm) on Top Layer And Track (41.7mm,42.25mm)(42.05mm,42.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC13-9(41.815mm,41.5mm) on Top Layer And Track (41.7mm,42.25mm)(41.7mm,41.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-1(14.45mm,47.1mm) on Top Layer And Track (13.75mm,35.5mm)(13.75mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-10(14.45mm,39.9mm) on Top Layer And Track (13.75mm,35.5mm)(13.75mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-11(14.45mm,39.1mm) on Top Layer And Track (13.75mm,35.5mm)(13.75mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-12(14.45mm,38.3mm) on Top Layer And Track (13.75mm,35.5mm)(13.75mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-13(14.45mm,37.5mm) on Top Layer And Track (13.75mm,35.5mm)(13.75mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-2(14.45mm,46.3mm) on Top Layer And Track (13.75mm,35.5mm)(13.75mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-28(26.25mm,37.5mm) on Top Layer And Track (26.95mm,35.5mm)(26.95mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-29(26.25mm,38.3mm) on Top Layer And Track (26.95mm,35.5mm)(26.95mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-3(14.45mm,45.5mm) on Top Layer And Track (13.75mm,35.5mm)(13.75mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-30(26.25mm,39.1mm) on Top Layer And Track (26.95mm,35.5mm)(26.95mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-31(26.25mm,39.9mm) on Top Layer And Track (26.95mm,35.5mm)(26.95mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-32(26.25mm,40.7mm) on Top Layer And Track (26.95mm,35.5mm)(26.95mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-33(26.25mm,41.5mm) on Top Layer And Track (26.95mm,35.5mm)(26.95mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-34(26.25mm,42.3mm) on Top Layer And Track (26.95mm,35.5mm)(26.95mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-35(26.25mm,43.1mm) on Top Layer And Track (26.95mm,35.5mm)(26.95mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-36(26.25mm,43.9mm) on Top Layer And Track (26.95mm,35.5mm)(26.95mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-37(26.25mm,44.7mm) on Top Layer And Track (26.95mm,35.5mm)(26.95mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-38(26.25mm,45.5mm) on Top Layer And Track (26.95mm,35.5mm)(26.95mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-39(26.25mm,46.3mm) on Top Layer And Track (26.95mm,35.5mm)(26.95mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-4(14.45mm,44.7mm) on Top Layer And Track (13.75mm,35.5mm)(13.75mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-40(26.25mm,47.1mm) on Top Layer And Track (26.95mm,35.5mm)(26.95mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-5(14.45mm,43.9mm) on Top Layer And Track (13.75mm,35.5mm)(13.75mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-6(14.45mm,43.1mm) on Top Layer And Track (13.75mm,35.5mm)(13.75mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-7(14.45mm,42.3mm) on Top Layer And Track (13.75mm,35.5mm)(13.75mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-8(14.45mm,41.5mm) on Top Layer And Track (13.75mm,35.5mm)(13.75mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-9(14.45mm,40.7mm) on Top Layer And Track (13.75mm,35.5mm)(13.75mm,54.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad IC4-1(20.28mm,19.3mm) on Top Layer And Track (19.725mm,19.95mm)(19.725mm,23.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad IC4-16(20.28mm,24.6mm) on Top Layer And Track (19.725mm,19.95mm)(19.725mm,23.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad IC4-8(29.17mm,19.3mm) on Top Layer And Track (29.725mm,23.95mm)(29.725mm,19.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad IC4-9(29.17mm,24.6mm) on Top Layer And Track (29.725mm,23.95mm)(29.725mm,19.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad IC5-A1(59.05mm,11.65mm) on Top Layer And Track (58.7mm,11.35mm)(58.7mm,12.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC5-A1(59.05mm,11.65mm) on Top Layer And Track (58.7mm,11.35mm)(60.2mm,11.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad IC5-A2(59.05mm,12.05mm) on Top Layer And Track (58.7mm,11.35mm)(58.7mm,12.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad IC5-A3(59.05mm,12.45mm) on Top Layer And Track (58.7mm,11.35mm)(58.7mm,12.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad IC5-A3(59.05mm,12.45mm) on Top Layer And Track (58.7mm,12.75mm)(60.2mm,12.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC5-B1(59.45mm,11.65mm) on Top Layer And Track (58.7mm,11.35mm)(60.2mm,11.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad IC5-B3(59.45mm,12.45mm) on Top Layer And Track (58.7mm,12.75mm)(60.2mm,12.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC5-C1(59.85mm,11.65mm) on Top Layer And Track (58.7mm,11.35mm)(60.2mm,11.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad IC5-C1(59.85mm,11.65mm) on Top Layer And Track (60.2mm,11.35mm)(60.2mm,12.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad IC5-C2(59.85mm,12.05mm) on Top Layer And Track (60.2mm,11.35mm)(60.2mm,12.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad IC5-C3(59.85mm,12.45mm) on Top Layer And Track (58.7mm,12.75mm)(60.2mm,12.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad IC5-C3(59.85mm,12.45mm) on Top Layer And Track (60.2mm,11.35mm)(60.2mm,12.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad IC6-1(50.15mm,1.762mm) on Top Layer And Track (49.4mm,2.287mm)(49.7mm,2.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC6-3(53.15mm,1.762mm) on Top Layer And Track (53.6mm,2.287mm)(53.9mm,2.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC6-4(53.15mm,5.062mm) on Top Layer And Track (53.6mm,4.637mm)(53.9mm,4.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC6-5(50.15mm,5.062mm) on Top Layer And Track (49.4mm,4.637mm)(49.7mm,4.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad IC7-A1(68.7mm,11.75mm) on Top Layer And Track (68.35mm,11.45mm)(68.35mm,12.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC7-A1(68.7mm,11.75mm) on Top Layer And Track (68.35mm,11.45mm)(69.85mm,11.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad IC7-A2(68.7mm,12.15mm) on Top Layer And Track (68.35mm,11.45mm)(68.35mm,12.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad IC7-A3(68.7mm,12.55mm) on Top Layer And Track (68.35mm,11.45mm)(68.35mm,12.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad IC7-A3(68.7mm,12.55mm) on Top Layer And Track (68.35mm,12.85mm)(69.85mm,12.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC7-B1(69.1mm,11.75mm) on Top Layer And Track (68.35mm,11.45mm)(69.85mm,11.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad IC7-B3(69.1mm,12.55mm) on Top Layer And Track (68.35mm,12.85mm)(69.85mm,12.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC7-C1(69.5mm,11.75mm) on Top Layer And Track (68.35mm,11.45mm)(69.85mm,11.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad IC7-C1(69.5mm,11.75mm) on Top Layer And Track (69.85mm,11.45mm)(69.85mm,12.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad IC7-C2(69.5mm,12.15mm) on Top Layer And Track (69.85mm,11.45mm)(69.85mm,12.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad IC7-C3(69.5mm,12.55mm) on Top Layer And Text "R71" (69.55mm,14.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad IC7-C3(69.5mm,12.55mm) on Top Layer And Track (68.35mm,12.85mm)(69.85mm,12.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad IC7-C3(69.5mm,12.55mm) on Top Layer And Track (69.85mm,11.45mm)(69.85mm,12.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad IC8-1(3.045mm,10.5mm) on Top Layer And Track (2.5mm,11.25mm)(2.5mm,15.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad IC8-4(6.855mm,10.5mm) on Top Layer And Track (7.4mm,11.25mm)(7.4mm,15.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC8-5(6.855mm,15.9mm) on Top Layer And Track (7.4mm,11.25mm)(7.4mm,15.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad IC8-8(3.045mm,15.9mm) on Top Layer And Track (2.5mm,11.25mm)(2.5mm,15.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC9-1(95.69mm,25mm) on Top Layer And Track (93.95mm,24.55mm)(96.15mm,24.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad IC9-1(95.69mm,25mm) on Top Layer And Track (96.15mm,26.45mm)(96.15mm,24.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad IC9-2(95.69mm,25.5mm) on Top Layer And Track (96.15mm,26.45mm)(96.15mm,24.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC9-3(95.69mm,26mm) on Top Layer And Track (93.95mm,26.45mm)(96.15mm,26.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad IC9-3(95.69mm,26mm) on Top Layer And Track (96.15mm,26.45mm)(96.15mm,24.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad IC9-4(95.05mm,25.965mm) on Top Layer And Track (93.95mm,26.45mm)(96.15mm,26.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad IC9-5(94.41mm,26mm) on Top Layer And Track (93.95mm,24.55mm)(93.95mm,26.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC9-5(94.41mm,26mm) on Top Layer And Track (93.95mm,26.45mm)(96.15mm,26.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad IC9-6(94.41mm,25.5mm) on Top Layer And Track (93.95mm,24.55mm)(93.95mm,26.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad IC9-7(94.41mm,25mm) on Top Layer And Track (93.95mm,24.55mm)(93.95mm,26.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC9-7(94.41mm,25mm) on Top Layer And Track (93.95mm,24.55mm)(96.15mm,24.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad IC9-8(95.05mm,25.035mm) on Top Layer And Track (93.95mm,24.55mm)(96.15mm,24.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J10-1(78.81mm,53.46mm) on Multi-Layer And Track (64.85mm,52.19mm)(80.08mm,52.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad J10-1(78.81mm,53.46mm) on Multi-Layer And Track (64.85mm,54.73mm)(80.08mm,54.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad J10-1(78.81mm,53.46mm) on Multi-Layer And Track (80.08mm,52.19mm)(80.08mm,54.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J10-2(76.27mm,53.46mm) on Multi-Layer And Track (64.85mm,52.19mm)(80.08mm,52.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J10-2(76.27mm,53.46mm) on Multi-Layer And Track (64.85mm,54.73mm)(80.08mm,54.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J10-3(73.73mm,53.46mm) on Multi-Layer And Track (64.85mm,52.19mm)(80.08mm,52.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J10-3(73.73mm,53.46mm) on Multi-Layer And Track (64.85mm,54.73mm)(80.08mm,54.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J10-4(71.19mm,53.46mm) on Multi-Layer And Track (64.85mm,52.19mm)(80.08mm,52.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J10-4(71.19mm,53.46mm) on Multi-Layer And Track (64.85mm,54.73mm)(80.08mm,54.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J10-5(68.65mm,53.46mm) on Multi-Layer And Track (64.85mm,52.19mm)(80.08mm,52.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J10-5(68.65mm,53.46mm) on Multi-Layer And Track (64.85mm,54.73mm)(80.08mm,54.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad J10-6(66.11mm,53.46mm) on Multi-Layer And Track (64.84mm,52.19mm)(64.84mm,54.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J10-6(66.11mm,53.46mm) on Multi-Layer And Track (64.85mm,52.19mm)(80.08mm,52.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J10-6(66.11mm,53.46mm) on Multi-Layer And Track (64.85mm,54.73mm)(80.08mm,54.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J11-1(78.8mm,50.2mm) on Multi-Layer And Track (64.84mm,48.93mm)(80.07mm,48.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad J11-1(78.8mm,50.2mm) on Multi-Layer And Track (64.84mm,51.47mm)(80.07mm,51.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad J11-1(78.8mm,50.2mm) on Multi-Layer And Track (80.07mm,48.93mm)(80.07mm,51.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J11-2(76.26mm,50.2mm) on Multi-Layer And Track (64.84mm,48.93mm)(80.07mm,48.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J11-2(76.26mm,50.2mm) on Multi-Layer And Track (64.84mm,51.47mm)(80.07mm,51.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J11-3(73.72mm,50.2mm) on Multi-Layer And Track (64.84mm,48.93mm)(80.07mm,48.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J11-3(73.72mm,50.2mm) on Multi-Layer And Track (64.84mm,51.47mm)(80.07mm,51.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J11-4(71.18mm,50.2mm) on Multi-Layer And Track (64.84mm,48.93mm)(80.07mm,48.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J11-4(71.18mm,50.2mm) on Multi-Layer And Track (64.84mm,51.47mm)(80.07mm,51.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J11-5(68.64mm,50.2mm) on Multi-Layer And Track (64.84mm,48.93mm)(80.07mm,48.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J11-5(68.64mm,50.2mm) on Multi-Layer And Track (64.84mm,51.47mm)(80.07mm,51.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad J11-6(66.1mm,50.2mm) on Multi-Layer And Track (64.83mm,48.93mm)(64.83mm,51.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J11-6(66.1mm,50.2mm) on Multi-Layer And Track (64.84mm,48.93mm)(80.07mm,48.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J11-6(66.1mm,50.2mm) on Multi-Layer And Track (64.84mm,51.47mm)(80.07mm,51.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad J12-1(98.3mm,48.41mm) on Multi-Layer And Track (97.03mm,47.14mm)(97.03mm,54.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J12-1(98.3mm,48.41mm) on Multi-Layer And Track (97.03mm,47.14mm)(99.57mm,47.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad J12-1(98.3mm,48.41mm) on Multi-Layer And Track (99.57mm,47.14mm)(99.57mm,54.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad J12-2(98.3mm,50.95mm) on Multi-Layer And Track (97.03mm,47.14mm)(97.03mm,54.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J12-2(98.3mm,50.95mm) on Multi-Layer And Track (99.57mm,47.14mm)(99.57mm,54.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad J12-3(98.3mm,53.49mm) on Multi-Layer And Track (97.03mm,47.14mm)(97.03mm,54.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J12-3(98.3mm,53.49mm) on Multi-Layer And Track (97.03mm,54.76mm)(99.57mm,54.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J12-3(98.3mm,53.49mm) on Multi-Layer And Track (99.57mm,47.14mm)(99.57mm,54.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad J2-0(19.72mm,6.375mm) on Multi-Layer And Track (19.05mm,0.25mm)(19.05mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad J2-0(8.48mm,6.375mm) on Multi-Layer And Track (9.15mm,0.25mm)(9.15mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J2-A1B12(10.9mm,7.525mm) on Top Layer And Track (9.15mm,8.35mm)(19.05mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J2-A4B9(11.7mm,7.525mm) on Top Layer And Track (9.15mm,8.35mm)(19.05mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J2-A5(12.85mm,7.525mm) on Top Layer And Track (9.15mm,8.35mm)(19.05mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J2-A6(13.85mm,7.525mm) on Top Layer And Track (9.15mm,8.35mm)(19.05mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J2-A7(14.352mm,7.525mm) on Top Layer And Track (9.15mm,8.35mm)(19.05mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J2-A8(15.35mm,7.525mm) on Top Layer And Track (9.15mm,8.35mm)(19.05mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J2-B1A12(17.3mm,7.525mm) on Top Layer And Track (9.15mm,8.35mm)(19.05mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J2-B4A9(16.5mm,7.525mm) on Top Layer And Track (9.15mm,8.35mm)(19.05mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J2-B5(15.85mm,7.525mm) on Top Layer And Track (9.15mm,8.35mm)(19.05mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J2-B6(14.85mm,7.525mm) on Top Layer And Track (9.15mm,8.35mm)(19.05mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J2-B7(13.35mm,7.525mm) on Top Layer And Track (9.15mm,8.35mm)(19.05mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J2-B8(12.35mm,7.525mm) on Top Layer And Track (9.15mm,8.35mm)(19.05mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad J3-1(1.5mm,35.72mm) on Multi-Layer And Track (0.23mm,31.91mm)(0.23mm,36.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad J3-1(1.5mm,35.72mm) on Multi-Layer And Track (0.23mm,36.99mm)(2.77mm,36.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad J3-1(1.5mm,35.72mm) on Multi-Layer And Track (2.77mm,31.91mm)(2.77mm,36.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad J3-2(1.5mm,33.18mm) on Multi-Layer And Track (0.23mm,31.91mm)(0.23mm,36.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J3-2(1.5mm,33.18mm) on Multi-Layer And Track (0.23mm,31.91mm)(2.77mm,31.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J3-2(1.5mm,33.18mm) on Multi-Layer And Track (2.77mm,31.91mm)(2.77mm,36.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad J5-1(66.5mm,5.28mm) on Multi-Layer And Track (65.23mm,4.01mm)(65.23mm,9.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J5-1(66.5mm,5.28mm) on Multi-Layer And Track (65.23mm,4.01mm)(67.77mm,4.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad J5-1(66.5mm,5.28mm) on Multi-Layer And Track (67.77mm,4.01mm)(67.77mm,9.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad J5-2(66.5mm,7.82mm) on Multi-Layer And Track (65.23mm,4.01mm)(65.23mm,9.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J5-2(66.5mm,7.82mm) on Multi-Layer And Track (65.23mm,9.09mm)(67.77mm,9.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J5-2(66.5mm,7.82mm) on Multi-Layer And Track (67.77mm,4.01mm)(67.77mm,9.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J6-1(36.2mm,24.8mm) on Multi-Layer And Track (34.3mm,25.75mm)(51.1mm,25.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J6-10(45.2mm,22.8mm) on Multi-Layer And Track (34.3mm,21.85mm)(51.1mm,21.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J6-11(46.2mm,24.8mm) on Multi-Layer And Track (34.3mm,25.75mm)(51.1mm,25.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J6-12(47.2mm,22.8mm) on Multi-Layer And Track (34.3mm,21.85mm)(51.1mm,21.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J6-13(48.2mm,24.8mm) on Multi-Layer And Track (34.3mm,25.75mm)(51.1mm,25.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J6-14(49.2mm,22.8mm) on Multi-Layer And Track (34.3mm,21.85mm)(51.1mm,21.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J6-2(37.2mm,22.8mm) on Multi-Layer And Track (34.3mm,21.85mm)(51.1mm,21.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J6-3(38.2mm,24.8mm) on Multi-Layer And Track (34.3mm,25.75mm)(51.1mm,25.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J6-4(39.2mm,22.8mm) on Multi-Layer And Track (34.3mm,21.85mm)(51.1mm,21.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J6-5(40.2mm,24.8mm) on Multi-Layer And Track (34.3mm,25.75mm)(51.1mm,25.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J6-6(41.2mm,22.8mm) on Multi-Layer And Track (34.3mm,21.85mm)(51.1mm,21.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J6-7(42.2mm,24.8mm) on Multi-Layer And Track (34.3mm,25.75mm)(51.1mm,25.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J6-8(43.2mm,22.8mm) on Multi-Layer And Track (34.3mm,21.85mm)(51.1mm,21.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J6-9(44.2mm,24.8mm) on Multi-Layer And Track (34.3mm,25.75mm)(51.1mm,25.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad J7-8(25.05mm,12.42mm) on Top Layer And Track (23.15mm,12.17mm)(24.45mm,12.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad J7-9(34.95mm,12.42mm) on Top Layer And Track (35.55mm,12.17mm)(36.85mm,12.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad J9-1(91.625mm,10.65mm) on Multi-Layer And Track (92.55mm,8.35mm)(92.55mm,21.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad J9-1(91.625mm,10.65mm) on Multi-Layer And Track (93.5mm,0.25mm)(93.5mm,21.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad J9-2(18.375mm,10.65mm) on Multi-Layer And Track (16.5mm,0.25mm)(16.5mm,21.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J9-2(18.375mm,10.65mm) on Multi-Layer And Track (9.15mm,8.35mm)(19.05mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L5-1(56.15mm,13.1mm) on Top Layer And Track (54.05mm,13.85mm)(54.05mm,9.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L5-1(56.15mm,13.1mm) on Top Layer And Track (54.05mm,13.85mm)(58.25mm,13.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L5-1(56.15mm,13.1mm) on Top Layer And Track (58.25mm,9.35mm)(58.25mm,13.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L5-2(56.15mm,10.1mm) on Top Layer And Track (54.05mm,13.85mm)(54.05mm,9.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L5-2(56.15mm,10.1mm) on Top Layer And Track (54.05mm,9.35mm)(58.25mm,9.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L5-2(56.15mm,10.1mm) on Top Layer And Track (58.25mm,9.35mm)(58.25mm,13.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L6-1(65.8mm,13.2mm) on Top Layer And Track (63.7mm,13.95mm)(67.9mm,13.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L6-1(65.8mm,13.2mm) on Top Layer And Track (63.7mm,9.45mm)(63.7mm,13.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L6-1(65.8mm,13.2mm) on Top Layer And Track (67.9mm,13.95mm)(67.9mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L6-2(65.8mm,10.2mm) on Top Layer And Track (63.7mm,9.45mm)(63.7mm,13.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L6-2(65.8mm,10.2mm) on Top Layer And Track (63.7mm,9.45mm)(67.9mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L6-2(65.8mm,10.2mm) on Top Layer And Track (67.9mm,13.95mm)(67.9mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad Q1-1(26.1mm,28.6mm) on Top Layer And Track (24.45mm,28.1mm)(25.4mm,28.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q1-1(26.1mm,28.6mm) on Top Layer And Track (25.75mm,29.25mm)(25.75mm,29.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad Q1-2(26.1mm,30.5mm) on Top Layer And Track (24.45mm,31mm)(25.4mm,31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q1-2(26.1mm,30.5mm) on Top Layer And Track (25.75mm,29.25mm)(25.75mm,29.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q1-3(24.1mm,29.55mm) on Top Layer And Track (24.45mm,28.1mm)(24.45mm,28.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q1-3(24.1mm,29.55mm) on Top Layer And Track (24.45mm,30.25mm)(24.45mm,31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad Q2-1(20.7mm,30.5mm) on Top Layer And Track (21.05mm,29.25mm)(21.05mm,29.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad Q2-1(20.7mm,30.5mm) on Top Layer And Track (21.4mm,31mm)(22.35mm,31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q2-2(20.7mm,28.6mm) on Top Layer And Track (21.05mm,29.25mm)(21.05mm,29.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad Q2-2(20.7mm,28.6mm) on Top Layer And Track (21.4mm,28.1mm)(22.35mm,28.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q2-3(22.7mm,29.55mm) on Top Layer And Track (22.35mm,28.1mm)(22.35mm,28.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q2-3(22.7mm,29.55mm) on Top Layer And Track (22.35mm,30.25mm)(22.35mm,31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad Q3-S(93.65mm,23mm) on Top Layer And Track (92.85mm,21.85mm)(92.85mm,23.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q3-S(95.65mm,23mm) on Top Layer And Track (96.45mm,21.85mm)(96.45mm,23.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad Q3-S2(93.65mm,22.5mm) on Top Layer And Track (92.85mm,21.85mm)(92.85mm,23.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q3-S2(95.65mm,22.5mm) on Top Layer And Track (96.45mm,21.85mm)(96.45mm,23.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q4-D(37.2mm,19.875mm) on Top Layer And Track (36.2mm,19.975mm)(36.6mm,19.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q4-D(37.2mm,19.875mm) on Top Layer And Track (37.8mm,19.975mm)(38.2mm,19.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q5-1(35.15mm,19.875mm) on Top Layer And Track (33.9mm,19.525mm)(34.5mm,19.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad Q5-1(35.15mm,19.875mm) on Top Layer And Track (35.65mm,18.225mm)(35.65mm,19.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad Q5-2(33.25mm,19.875mm) on Top Layer And Track (32.75mm,18.225mm)(32.75mm,19.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q5-2(33.25mm,19.875mm) on Top Layer And Track (33.9mm,19.525mm)(34.5mm,19.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q5-3(34.2mm,17.875mm) on Top Layer And Track (32.75mm,18.225mm)(33.5mm,18.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q5-3(34.2mm,17.875mm) on Top Layer And Track (34.9mm,18.225mm)(35.65mm,18.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-1(0.8mm,8.9mm) on Top Layer And Track (0.5mm,8.35mm)(1.1mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-2(0.8mm,7.8mm) on Top Layer And Track (0.5mm,8.35mm)(1.1mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(60.65mm,46.55mm) on Top Layer And Track (61.2mm,46.85mm)(61.2mm,46.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(61.75mm,46.55mm) on Top Layer And Track (61.2mm,46.85mm)(61.2mm,46.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-1(1.9mm,7.8mm) on Top Layer And Track (1.6mm,8.35mm)(2.2mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-2(1.9mm,8.9mm) on Top Layer And Track (1.6mm,8.35mm)(2.2mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R14-1(3mm,8.9mm) on Top Layer And Track (2.7mm,8.35mm)(3.3mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R14-2(3mm,7.8mm) on Top Layer And Track (2.7mm,8.35mm)(3.3mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-1(4.1mm,8.9mm) on Top Layer And Track (3.8mm,8.35mm)(4.4mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-2(4.1mm,7.8mm) on Top Layer And Track (3.8mm,8.35mm)(4.4mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R16-1(98.65mm,25.988mm) on Top Layer And Track (98.35mm,25.437mm)(98.95mm,25.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R16-2(98.65mm,24.887mm) on Top Layer And Track (98.35mm,25.437mm)(98.95mm,25.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R17-1(97.55mm,25.988mm) on Top Layer And Track (97.25mm,25.437mm)(97.85mm,25.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R17-2(97.55mm,24.887mm) on Top Layer And Track (97.25mm,25.437mm)(97.85mm,25.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R18-1(93.05mm,25.2mm) on Top Layer And Track (92.75mm,25.75mm)(93.35mm,25.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R18-2(93.05mm,26.3mm) on Top Layer And Track (92.75mm,25.75mm)(93.35mm,25.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R19-1(24.1mm,26.2mm) on Top Layer And Track (23.8mm,26.75mm)(24.4mm,26.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R19-2(24.1mm,27.3mm) on Top Layer And Track (23.8mm,26.75mm)(24.4mm,26.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R20-1(91.95mm,28.95mm) on Top Layer And Track (90.7mm,32.35mm)(90.7mm,29.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R20-1(91.95mm,28.95mm) on Top Layer And Track (93.2mm,29.85mm)(93.2mm,32.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R20-2(91.95mm,33.25mm) on Top Layer And Track (90.7mm,32.35mm)(90.7mm,29.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R20-2(91.95mm,33.25mm) on Top Layer And Track (93.2mm,29.85mm)(93.2mm,32.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(15.9mm,15.85mm) on Top Layer And Track (15.6mm,16.4mm)(16.2mm,16.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R21-1(37.75mm,16.85mm) on Top Layer And Track (37.2mm,16.55mm)(37.2mm,17.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R21-2(36.65mm,16.85mm) on Top Layer And Track (37.2mm,16.55mm)(37.2mm,17.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(15.9mm,16.95mm) on Top Layer And Track (15.6mm,16.4mm)(16.2mm,16.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R22-1(73mm,13.1mm) on Top Layer And Track (72.7mm,12.55mm)(73.3mm,12.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R22-2(73mm,12mm) on Top Layer And Track (72.7mm,12.55mm)(73.3mm,12.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R23-1(73mm,15.3mm) on Top Layer And Track (72.7mm,14.75mm)(73.3mm,14.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R23-2(73mm,14.2mm) on Top Layer And Track (72.7mm,14.75mm)(73.3mm,14.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R24-1(81.761mm,28.939mm) on Top Layer And Track (81.938mm,28.338mm)(82.362mm,28.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R24-2(82.539mm,28.161mm) on Top Layer And Track (81.938mm,28.338mm)(82.362mm,28.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R25-1(33.05mm,22.25mm) on Top Layer And Track (32.75mm,21.7mm)(33.35mm,21.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R25-2(33.05mm,21.15mm) on Top Layer And Track (32.75mm,21.7mm)(33.35mm,21.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R26-1(75.85mm,10.75mm) on Top Layer And Track (75.55mm,10.2mm)(76.15mm,10.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R26-2(75.85mm,9.65mm) on Top Layer And Track (75.55mm,10.2mm)(76.15mm,10.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R27-1(80.989mm,29.711mm) on Top Layer And Track (80.388mm,29.888mm)(80.812mm,30.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R27-2(80.211mm,30.489mm) on Top Layer And Track (80.388mm,29.888mm)(80.812mm,30.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R28-1(15.85mm,34.45mm) on Top Layer And Track (15.55mm,33.9mm)(16.15mm,33.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R28-2(15.85mm,33.35mm) on Top Layer And Track (15.55mm,33.9mm)(16.15mm,33.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R29-1(79.411mm,28.161mm) on Top Layer And Track (79.588mm,28.762mm)(80.012mm,28.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R29-2(80.189mm,28.939mm) on Top Layer And Track (79.588mm,28.762mm)(80.012mm,28.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R30-1(90.489mm,20.561mm) on Top Layer And Track (89.888mm,20.738mm)(90.312mm,21.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R30-2(89.711mm,21.339mm) on Top Layer And Track (89.888mm,20.738mm)(90.312mm,21.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-1(15.9mm,13.356mm) on Top Layer And Track (15.6mm,13.907mm)(16.2mm,13.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-1(33.05mm,23.35mm) on Top Layer And Track (32.75mm,23.9mm)(33.35mm,23.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-2(33.05mm,24.45mm) on Top Layer And Track (32.75mm,23.9mm)(33.35mm,23.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-2(15.9mm,14.456mm) on Top Layer And Track (15.6mm,13.907mm)(16.2mm,13.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R32-1(47.1mm,9.35mm) on Top Layer And Track (47.65mm,9.05mm)(47.65mm,9.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R32-2(48.2mm,9.35mm) on Top Layer And Track (47.65mm,9.05mm)(47.65mm,9.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-1(47.1mm,8.25mm) on Top Layer And Track (47.65mm,7.95mm)(47.65mm,8.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-2(48.2mm,8.25mm) on Top Layer And Track (47.65mm,7.95mm)(47.65mm,8.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-1(71.639mm,36.139mm) on Top Layer And Track (71.038mm,35.962mm)(71.462mm,35.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-2(70.861mm,35.361mm) on Top Layer And Track (71.038mm,35.962mm)(71.462mm,35.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-1(73.2mm,37.7mm) on Top Layer And Track (72.599mm,37.523mm)(73.023mm,37.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-2(72.422mm,36.922mm) on Top Layer And Track (72.599mm,37.523mm)(73.023mm,37.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R36-1(84.989mm,49.389mm) on Top Layer And Track (84.388mm,49.212mm)(84.812mm,48.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R36-2(84.211mm,48.611mm) on Top Layer And Track (84.388mm,49.212mm)(84.812mm,48.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-1(16.95mm,33.35mm) on Top Layer And Track (16.65mm,33.9mm)(17.25mm,33.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-2(16.95mm,34.45mm) on Top Layer And Track (16.65mm,33.9mm)(17.25mm,33.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-1(75.939mm,31.939mm) on Top Layer And Track (75.338mm,31.762mm)(75.762mm,31.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-2(75.161mm,31.161mm) on Top Layer And Track (75.338mm,31.762mm)(75.762mm,31.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R39-1(18.05mm,33.35mm) on Top Layer And Track (17.75mm,33.9mm)(18.35mm,33.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R39-2(18.05mm,34.45mm) on Top Layer And Track (17.75mm,33.9mm)(18.35mm,33.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-1(34.95mm,14.3mm) on Top Layer And Track (34.4mm,14mm)(34.4mm,14.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-2(33.85mm,14.3mm) on Top Layer And Track (34.4mm,14mm)(34.4mm,14.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-1(10.2mm,41.5mm) on Top Layer And Track (9.65mm,41.8mm)(9.65mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-1(77.489mm,33.489mm) on Top Layer And Track (76.888mm,33.312mm)(77.312mm,32.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-2(76.711mm,32.711mm) on Top Layer And Track (76.888mm,33.312mm)(77.312mm,32.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-2(9.1mm,41.5mm) on Top Layer And Track (9.65mm,41.8mm)(9.65mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R42-1(71.639mm,37.711mm) on Top Layer And Track (71.038mm,37.888mm)(71.462mm,38.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R42-2(70.861mm,38.489mm) on Top Layer And Track (71.038mm,37.888mm)(71.462mm,38.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-1(23.8mm,33.35mm) on Top Layer And Track (23.5mm,33.9mm)(24.1mm,33.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-2(23.8mm,34.45mm) on Top Layer And Track (23.5mm,33.9mm)(24.1mm,33.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-1(29.1mm,41.05mm) on Top Layer And Track (28.55mm,40.75mm)(28.55mm,41.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-2(28mm,41.05mm) on Top Layer And Track (28.55mm,40.75mm)(28.55mm,41.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-1(48.48mm,20.3mm) on Top Layer And Track (49.03mm,20mm)(49.03mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-2(49.58mm,20.3mm) on Top Layer And Track (49.03mm,20mm)(49.03mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-1(49.75mm,17.6mm) on Top Layer And Track (49.45mm,18.15mm)(50.05mm,18.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-2(49.75mm,18.7mm) on Top Layer And Track (49.45mm,18.15mm)(50.05mm,18.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R47-1(24.9mm,33.35mm) on Top Layer And Track (24.6mm,33.9mm)(25.2mm,33.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R47-2(24.9mm,34.45mm) on Top Layer And Track (24.6mm,33.9mm)(25.2mm,33.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R48-1(29.1mm,42.15mm) on Top Layer And Track (28.55mm,41.85mm)(28.55mm,42.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R48-2(28mm,42.15mm) on Top Layer And Track (28.55mm,41.85mm)(28.55mm,42.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R49-1(38.7mm,42.1mm) on Top Layer And Track (38.4mm,41.55mm)(39mm,41.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R49-2(38.7mm,41mm) on Top Layer And Track (38.4mm,41.55mm)(39mm,41.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R50-1(38.7mm,39.9mm) on Top Layer And Track (38.4mm,39.35mm)(39mm,39.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R50-2(38.7mm,38.8mm) on Top Layer And Track (38.4mm,39.35mm)(39mm,39.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5-1(12.429mm,41.5mm) on Top Layer And Track (11.879mm,41.2mm)(11.879mm,41.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R51-1(38.7mm,37.7mm) on Top Layer And Track (39.25mm,37.4mm)(39.25mm,38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R51-2(39.8mm,37.7mm) on Top Layer And Track (39.25mm,37.4mm)(39.25mm,38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5-2(11.329mm,41.5mm) on Top Layer And Track (11.879mm,41.2mm)(11.879mm,41.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R54-1(39.8mm,41mm) on Top Layer And Track (39.5mm,41.55mm)(40.1mm,41.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R54-2(39.8mm,42.1mm) on Top Layer And Track (39.5mm,41.55mm)(40.1mm,41.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R55-1(22.85mm,26.2mm) on Top Layer And Track (22.55mm,26.75mm)(23.15mm,26.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R55-2(22.85mm,27.3mm) on Top Layer And Track (22.55mm,26.75mm)(23.15mm,26.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R56-1(19.45mm,26.2mm) on Top Layer And Track (19.15mm,26.75mm)(19.75mm,26.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R56-2(19.45mm,27.3mm) on Top Layer And Track (19.15mm,26.75mm)(19.75mm,26.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R57-1(19.15mm,33.328mm) on Top Layer And Track (18.85mm,33.878mm)(19.45mm,33.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R57-2(19.15mm,34.428mm) on Top Layer And Track (18.85mm,33.878mm)(19.45mm,33.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R58-1(28mm,43.25mm) on Top Layer And Track (28.55mm,42.95mm)(28.55mm,43.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R58-2(29.1mm,43.25mm) on Top Layer And Track (28.55mm,42.95mm)(28.55mm,43.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R59-1(28mm,44.35mm) on Top Layer And Track (28.55mm,44.05mm)(28.55mm,44.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R59-2(29.1mm,44.35mm) on Top Layer And Track (28.55mm,44.05mm)(28.55mm,44.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R60-1(20.7mm,33.35mm) on Top Layer And Track (20.4mm,33.9mm)(21mm,33.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R60-2(20.7mm,34.45mm) on Top Layer And Track (20.4mm,33.9mm)(21mm,33.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-1(14.75mm,34.45mm) on Top Layer And Track (14.45mm,33.9mm)(15.05mm,33.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R61-1(19.45mm,28.4mm) on Top Layer And Track (19.15mm,28.95mm)(19.75mm,28.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R61-2(19.45mm,29.5mm) on Top Layer And Track (19.15mm,28.95mm)(19.75mm,28.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-2(14.75mm,33.35mm) on Top Layer And Track (14.45mm,33.9mm)(15.05mm,33.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R62-1(94.4mm,27.172mm) on Top Layer And Track (94.1mm,27.722mm)(94.7mm,27.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R62-2(94.4mm,28.272mm) on Top Layer And Track (94.1mm,27.722mm)(94.7mm,27.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R63-1(75.85mm,12.95mm) on Top Layer And Track (75.55mm,12.4mm)(76.15mm,12.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R63-2(75.85mm,11.85mm) on Top Layer And Track (75.55mm,12.4mm)(76.15mm,12.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R64-1(61mm,12.363mm) on Top Layer And Text "R7" (61.4mm,12.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R64-1(61mm,12.363mm) on Top Layer And Track (61.55mm,12.063mm)(61.55mm,12.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R64-2(62.1mm,12.363mm) on Top Layer And Track (61.55mm,12.063mm)(61.55mm,12.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R65-1(45.575mm,8.34mm) on Top Layer And Track (45.275mm,8.89mm)(45.875mm,8.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R65-2(45.575mm,9.44mm) on Top Layer And Track (45.275mm,8.89mm)(45.875mm,8.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R66-1(42.25mm,36.55mm) on Top Layer And Track (41.7mm,36.25mm)(41.7mm,36.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R66-2(41.15mm,36.55mm) on Top Layer And Track (41.7mm,36.25mm)(41.7mm,36.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R67-1(43.35mm,36.954mm) on Top Layer And Track (43.9mm,36.654mm)(43.9mm,37.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R67-2(44.45mm,36.954mm) on Top Layer And Track (43.9mm,36.654mm)(43.9mm,37.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R68-1(14.2mm,29.5mm) on Top Layer And Track (13.9mm,28.95mm)(14.5mm,28.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R68-2(14.2mm,28.4mm) on Top Layer And Track (13.9mm,28.95mm)(14.5mm,28.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R69-1(55.6mm,6.33mm) on Top Layer And Track (55.3mm,5.78mm)(55.9mm,5.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R69-2(55.6mm,5.23mm) on Top Layer And Track (55.3mm,5.78mm)(55.9mm,5.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R70-1(42.254mm,35.45mm) on Top Layer And Track (41.704mm,35.15mm)(41.704mm,35.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R70-2(41.154mm,35.45mm) on Top Layer And Track (41.704mm,35.15mm)(41.704mm,35.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(59.06mm,13.45mm) on Top Layer And Track (59.61mm,13.15mm)(59.61mm,13.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R71-1(70.9mm,12.95mm) on Top Layer And Track (70.6mm,13.5mm)(71.2mm,13.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad R71-2(70.9mm,14.05mm) on Top Layer And Text "C24" (70.85mm,14.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R71-2(70.9mm,14.05mm) on Top Layer And Track (70.6mm,13.5mm)(71.2mm,13.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(60.16mm,13.45mm) on Top Layer And Track (59.61mm,13.15mm)(59.61mm,13.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R72-1(56.7mm,6.33mm) on Top Layer And Track (56.4mm,5.78mm)(57mm,5.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R72-2(56.7mm,5.23mm) on Top Layer And Track (56.4mm,5.78mm)(57mm,5.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R73-1(57.79mm,6.33mm) on Top Layer And Track (57.49mm,5.78mm)(58.09mm,5.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R73-2(57.79mm,5.23mm) on Top Layer And Track (57.49mm,5.78mm)(58.09mm,5.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R74-1(6.9mm,17.825mm) on Top Layer And Track (7.45mm,17.525mm)(7.45mm,18.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R74-2(8mm,17.825mm) on Top Layer And Track (7.45mm,17.525mm)(7.45mm,18.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R75-1(9.1mm,17.825mm) on Top Layer And Track (9.65mm,17.525mm)(9.65mm,18.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R75-2(10.2mm,17.825mm) on Top Layer And Track (9.65mm,17.525mm)(9.65mm,18.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-1(50mm,8.75mm) on Top Layer And Track (49.7mm,8.2mm)(50.3mm,8.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-2(50mm,7.65mm) on Top Layer And Track (49.7mm,8.2mm)(50.3mm,8.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-1(69.8mm,13.575mm) on Top Layer And Text "R71" (69.55mm,14.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-1(69.8mm,13.575mm) on Top Layer And Track (69.25mm,13.275mm)(69.25mm,13.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-2(68.7mm,13.575mm) on Top Layer And Track (69.25mm,13.275mm)(69.25mm,13.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-0(75.141mm,19.809mm) on Top Layer And Track (73.232mm,17.9mm)(74.434mm,19.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-0(75.141mm,19.809mm) on Top Layer And Track (75.848mm,20.516mm)(79.384mm,24.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-0(80.091mm,24.759mm) on Top Layer And Track (75.848mm,20.516mm)(79.384mm,24.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-0(80.091mm,24.759mm) on Top Layer And Track (80.798mm,25.466mm)(82mm,26.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-0(83.909mm,11.041mm) on Top Layer And Track (84.616mm,11.748mm)(88.152mm,15.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-0(88.859mm,15.991mm) on Top Layer And Track (84.616mm,11.748mm)(88.152mm,15.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-1(74.823mm,17.087mm) on Top Layer And Track (73.232mm,17.9mm)(73.798mm,17.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-1(74.823mm,17.087mm) on Top Layer And Track (75.07mm,16.062mm)(75.919mm,15.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-2(76.944mm,14.966mm) on Top Layer And Track (75.07mm,16.062mm)(75.919mm,15.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-2(76.944mm,14.966mm) on Top Layer And Track (77.192mm,13.94mm)(78.04mm,13.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-3(79.066mm,12.844mm) on Top Layer And Track (77.192mm,13.94mm)(78.04mm,13.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-4(82.813mm,25.077mm) on Top Layer And Track (82mm,26.668mm)(82.566mm,26.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-4(82.813mm,25.077mm) on Top Layer And Track (83.838mm,24.83mm)(84.687mm,23.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-5(84.934mm,22.956mm) on Top Layer And Track (83.838mm,24.83mm)(84.687mm,23.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-5(84.934mm,22.956mm) on Top Layer And Track (85.96mm,22.708mm)(86.808mm,21.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-6(87.056mm,20.834mm) on Top Layer And Track (85.96mm,22.708mm)(86.808mm,21.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-0(75.141mm,42.009mm) on Top Layer And Track (73.232mm,40.1mm)(74.434mm,41.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-0(75.141mm,42.009mm) on Top Layer And Track (75.848mm,42.716mm)(79.384mm,46.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-0(80.091mm,46.959mm) on Top Layer And Track (75.848mm,42.716mm)(79.384mm,46.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-0(80.091mm,46.959mm) on Top Layer And Track (80.798mm,47.666mm)(82mm,48.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-0(83.909mm,33.241mm) on Top Layer And Track (84.616mm,33.948mm)(88.152mm,37.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-0(88.859mm,38.191mm) on Top Layer And Track (84.616mm,33.948mm)(88.152mm,37.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-1(74.823mm,39.287mm) on Top Layer And Track (73.232mm,40.1mm)(73.798mm,39.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-1(74.823mm,39.287mm) on Top Layer And Track (75.07mm,38.262mm)(75.919mm,37.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-2(76.944mm,37.166mm) on Top Layer And Track (75.07mm,38.262mm)(75.919mm,37.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-2(76.944mm,37.166mm) on Top Layer And Track (77.192mm,36.14mm)(78.04mm,35.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-3(79.066mm,35.044mm) on Top Layer And Track (77.192mm,36.14mm)(78.04mm,35.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-4(82.813mm,47.277mm) on Top Layer And Track (82mm,48.868mm)(82.566mm,48.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-4(82.813mm,47.277mm) on Top Layer And Track (83.838mm,47.03mm)(84.687mm,46.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-5(84.934mm,45.156mm) on Top Layer And Track (83.838mm,47.03mm)(84.687mm,46.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-5(84.934mm,45.156mm) on Top Layer And Track (85.96mm,44.908mm)(86.808mm,44.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-6(87.056mm,43.034mm) on Top Layer And Track (85.96mm,44.908mm)(86.808mm,44.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad S3-1(96mm,10mm) on Multi-Layer And Track (92.55mm,8.35mm)(99.45mm,8.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad S3-3(96mm,19.4mm) on Multi-Layer And Track (92.55mm,21.05mm)(99.45mm,21.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
Rule Violations :475

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.159mm < 0.254mm) Between Arc (2.35mm,10.5mm) on Top Overlay And Text "R13" (2.1mm,9.85mm) on Top Overlay Silk Text to Silk Clearance [0.159mm]
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.254mm) Between Arc (62.2mm,13.913mm) on Top Overlay And Text "R7" (61.4mm,12.9mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (0.041mm < 0.254mm) Between Text "BATTERY 3.7V" (81.5mm,20.35mm) on Bottom Overlay And Track (16.5mm,21.05mm)(93.5mm,21.05mm) on Bottom Overlay Silk Text to Silk Clearance [0.041mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "C24" (70.85mm,14.5mm) on Top Overlay And Track (72.7mm,14.75mm)(73.3mm,14.75mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "C31" (5.45mm,4.85mm) on Top Overlay And Text "C32" (5.45mm,4mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "C48" (38.55mm,36mm) on Top Overlay And Text "R66" (38.55mm,35.1mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "R16" (101.05mm,24.75mm) on Top Overlay And Text "R17" (100.2mm,24.75mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R47" (25.3mm,31.25mm) on Top Overlay And Track (24.45mm,31mm)(25.4mm,31mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R64" (63.45mm,11.15mm) on Top Overlay And Track (63.7mm,9.45mm)(63.7mm,13.95mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "R66" (38.55mm,35.1mm) on Top Overlay And Text "R70" (38.55mm,34.25mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "R7" (61.4mm,12.9mm) on Top Overlay And Track (61.55mm,12.063mm)(61.55mm,12.663mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "R71" (69.55mm,14.3mm) on Top Overlay And Track (68.35mm,12.85mm)(69.85mm,12.85mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.254mm < 0.254mm) Between Text "R71" (69.55mm,14.3mm) on Top Overlay And Track (69.25mm,13.275mm)(69.25mm,13.875mm) on Top Overlay Silk Text to Silk Clearance [0.254mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "R71" (69.55mm,14.3mm) on Top Overlay And Track (69.85mm,11.45mm)(69.85mm,12.85mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
Rule Violations :14

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Cutout Edge): (Collision < 0.25mm) Between Arc (36.2mm,26.55mm) on Bottom Overlay And Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer 
   Violation between Board Outline Clearance(Cutout Edge): (Collision < 0.25mm) Between Arc (36.2mm,26.55mm) on Bottom Overlay And Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer 
   Violation between Board Outline Clearance(Cutout Edge): (0.05mm < 0.25mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (37.75mm,29.1mm)(37.75mm,34.2mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Cutout Edge): (0.05mm < 0.25mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (37.75mm,29.1mm)(37.75mm,34.2mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Cutout Edge): (0.05mm < 0.25mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (37.75mm,29.1mm)(47.75mm,29.1mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Cutout Edge): (0.05mm < 0.25mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (37.75mm,29.1mm)(47.75mm,29.1mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Cutout Edge): (0.05mm < 0.25mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (47.75mm,29.1mm)(47.75mm,34.2mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Cutout Edge): (0.05mm < 0.25mm) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (47.75mm,29.1mm)(47.75mm,34.2mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.025mm < 0.25mm) Between Board Edge And Pad J2-A1B12(10.9mm,7.525mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.025mm < 0.25mm) Between Board Edge And Pad J2-A4B9(11.7mm,7.525mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.025mm < 0.25mm) Between Board Edge And Pad J2-A5(12.85mm,7.525mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.025mm < 0.25mm) Between Board Edge And Pad J2-A6(13.85mm,7.525mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.025mm < 0.25mm) Between Board Edge And Pad J2-A7(14.352mm,7.525mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.025mm < 0.25mm) Between Board Edge And Pad J2-A8(15.35mm,7.525mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.025mm < 0.25mm) Between Board Edge And Pad J2-B1A12(17.3mm,7.525mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.025mm < 0.25mm) Between Board Edge And Pad J2-B4A9(16.5mm,7.525mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.025mm < 0.25mm) Between Board Edge And Pad J2-B5(15.85mm,7.525mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.025mm < 0.25mm) Between Board Edge And Pad J2-B6(14.85mm,7.525mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.025mm < 0.25mm) Between Board Edge And Pad J2-B7(13.35mm,7.525mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.025mm < 0.25mm) Between Board Edge And Pad J2-B8(12.35mm,7.525mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.25mm < 0.25mm) Between Board Edge And Polygon Region (0 hole(s)) Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.25mm < 0.25mm) Between Board Edge And Polygon Region (25 hole(s)) Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.25mm < 0.25mm) Between Board Edge And Polygon Region (6 hole(s)) Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.25mm < 0.25mm) Between Board Edge And Polygon Region (7 hole(s)) Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.15mm < 0.25mm) Between Board Edge And Track (0.15mm,46.93mm)(0.15mm,54.47mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.15mm < 0.25mm) Between Board Edge And Track (0.15mm,46.93mm)(3.35mm,46.93mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.15mm < 0.25mm) Between Board Edge And Track (0.15mm,54.47mm)(3.35mm,54.47mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.23mm < 0.25mm) Between Board Edge And Track (0.23mm,31.91mm)(0.23mm,36.99mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.23mm < 0.25mm) Between Board Edge And Track (0.23mm,31.91mm)(2.77mm,31.91mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.23mm < 0.25mm) Between Board Edge And Track (0.23mm,36.99mm)(2.77mm,36.99mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.2mm < 0.25mm) Between Board Edge And Track (0.2mm,18.85mm)(0.2mm,30.85mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.2mm < 0.25mm) Between Board Edge And Track (0.2mm,18.85mm)(3.2mm,18.85mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.2mm < 0.25mm) Between Board Edge And Track (0.2mm,30.85mm)(1.7mm,30.85mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.18mm < 0.25mm) Between Board Edge And Track (103.72mm,31.75mm)(103.72mm,34.95mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.2mm < 0.25mm) Between Board Edge And Track (12mm,52.35mm)(12mm,54.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.25mm) Between Board Edge And Track (16.5mm,0.25mm)(16.5mm,21.05mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.25mm) Between Board Edge And Track (16.5mm,0.25mm)(93.5mm,0.25mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.2mm < 0.25mm) Between Board Edge And Track (19.05mm,0.25mm)(19.05mm,8.35mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.1mm < 0.25mm) Between Board Edge And Track (19.74mm,0.15mm)(19.74mm,1.25mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.22mm < 0.25mm) Between Board Edge And Track (64.84mm,52.19mm)(64.84mm,54.73mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.22mm < 0.25mm) Between Board Edge And Track (64.85mm,54.73mm)(80.08mm,54.73mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.2mm < 0.25mm) Between Board Edge And Track (8.45mm,54.75mm)(12mm,54.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.1mm < 0.25mm) Between Board Edge And Track (8.5mm,0.15mm)(8.5mm,1.25mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.22mm < 0.25mm) Between Board Edge And Track (80.08mm,52.19mm)(80.08mm,54.73mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.2mm < 0.25mm) Between Board Edge And Track (8mm,54.3mm)(8.45mm,54.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.2mm < 0.25mm) Between Board Edge And Track (9.15mm,0.25mm)(9.15mm,8.35mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.2mm < 0.25mm) Between Board Edge And Track (91.8mm,54.3mm)(92.25mm,54.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.2mm < 0.25mm) Between Board Edge And Track (92.25mm,54.75mm)(95.8mm,54.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.2mm < 0.25mm) Between Board Edge And Track (93.5mm,0.25mm)(93.5mm,21.05mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.2mm < 0.25mm) Between Board Edge And Track (95.8mm,52.35mm)(95.8mm,54.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.18mm < 0.25mm) Between Board Edge And Track (96.18mm,31.75mm)(103.72mm,31.75mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.18mm < 0.25mm) Between Board Edge And Track (96.18mm,34.95mm)(103.72mm,34.95mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.19mm < 0.25mm) Between Board Edge And Track (97.03mm,47.14mm)(97.03mm,54.76mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.19mm < 0.25mm) Between Board Edge And Track (97.03mm,54.76mm)(99.57mm,54.76mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.19mm < 0.25mm) Between Board Edge And Track (99.57mm,47.14mm)(99.57mm,54.76mm) on Top Overlay 
Rule Violations :55

Processing Rule : Room AUDIO (Bounding Region = (517.4mm, 190.1mm, 721.4mm, 230.1mm) (Disabled)(InComponentClass('AUDIO'))
Rule Violations :0

Processing Rule : Room PSU (Bounding Region = (506.4mm, 263.25mm, 615.4mm, 282.25mm) (Disabled)(InComponentClass('PSU'))
Rule Violations :0

Processing Rule : Room GIO (Bounding Region = (291.599mm, 95.4mm, 581.149mm, 118.35mm) (Disabled)(InComponentClass('GIO'))
Rule Violations :0

Processing Rule : Room MCU (Bounding Region = (518.44mm, 232.2mm, 619.44mm, 263.2mm) (Disabled)(InComponentClass('MCU'))
Rule Violations :0

Processing Rule : Room MOTOR (Bounding Region = (291.599mm, 143.75mm, 423.499mm, 159.2mm) (Disabled)(InComponentClass('MOTOR'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
   Violation between Height Constraint: Small Component S3-push-button (96mm,14.7mm) on Top Layer Actual Height = 26.67mm
Rule Violations :1


Violations Detected : 713
Waived Violations : 0
Time Elapsed        : 00:00:14