$date
	Fri Aug 29 11:38:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 2 " s [1:0] $end
$var reg 4 # w [3:0] $end
$scope module m $end
$var wire 2 $ s [1:0] $end
$var wire 4 % w [3:0] $end
$var wire 1 ! out $end
$var wire 1 & m2out $end
$var wire 1 ' m1out $end
$scope module m1 $end
$var wire 1 ( s $end
$var wire 2 ) w [1:0] $end
$var reg 1 ' out $end
$upscope $end
$scope module m2 $end
$var wire 1 * s $end
$var wire 2 + w [1:0] $end
$var reg 1 & out $end
$upscope $end
$scope module m3 $end
$var wire 1 , s $end
$var wire 2 - w [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 -
0,
b10 +
0*
b1 )
0(
1'
0&
b1001 %
b0 $
b1001 #
b0 "
1!
$end
#20
0!
0'
b10 -
1&
1(
1*
b1 "
b1 $
#40
1'
b1 -
0&
0!
0(
0*
1,
b10 "
b10 $
#60
1!
0'
b10 -
1&
1(
1*
b11 "
b11 $
#80
