// Seed: 3968061151
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  input id_1;
  assign id_3 = id_1;
  logic id_3;
  assign id_2 = 1;
  type_6(
      1, id_1, 1
  );
  logic id_4;
  type_8(
      1, 1 - id_3, id_1
  );
endmodule
