{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479467275160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479467275163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 11:07:54 2016 " "Processing started: Fri Nov 18 11:07:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479467275163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479467275163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex1 -c ex1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex1 -c ex1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479467275163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479467275749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479467275749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ex1_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ex1_top " "Found entity 1: ex1_top" {  } { { "ex1_top.bdf" "" { Schematic "H:/Veri/part_1/ex1/ex1_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479467284146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479467284146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my7seg_incomplete.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my7seg_incomplete.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 My7seg_incomplete " "Found entity 1: My7seg_incomplete" {  } { { "My7seg_incomplete.bdf" "" { Schematic "H:/Veri/part_1/ex1/My7seg_incomplete.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479467284153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479467284153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex1_top " "Elaborating entity \"ex1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479467284191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My7seg_incomplete My7seg_incomplete:inst " "Elaborating entity \"My7seg_incomplete\" for hierarchy \"My7seg_incomplete:inst\"" {  } { { "ex1_top.bdf" "inst" { Schematic "H:/Veri/part_1/ex1/ex1_top.bdf" { { 144 496 632 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479467284223 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst19 " "Primitive \"AND4\" of instance \"inst19\" not used" {  } { { "My7seg_incomplete.bdf" "" { Schematic "H:/Veri/part_1/ex1/My7seg_incomplete.bdf" { { 280 360 424 360 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1479467284241 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst20 " "Primitive \"AND3\" of instance \"inst20\" not used" {  } { { "My7seg_incomplete.bdf" "" { Schematic "H:/Veri/part_1/ex1/My7seg_incomplete.bdf" { { 368 360 424 416 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1479467284241 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst21 " "Primitive \"AND3\" of instance \"inst21\" not used" {  } { { "My7seg_incomplete.bdf" "" { Schematic "H:/Veri/part_1/ex1/My7seg_incomplete.bdf" { { 424 352 416 472 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1479467284243 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst22 " "Primitive \"AND4\" of instance \"inst22\" not used" {  } { { "My7seg_incomplete.bdf" "" { Schematic "H:/Veri/part_1/ex1/My7seg_incomplete.bdf" { { 480 360 424 560 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1479467284243 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR4 inst23 " "Primitive \"OR4\" of instance \"inst23\" not used" {  } { { "My7seg_incomplete.bdf" "" { Schematic "H:/Veri/part_1/ex1/My7seg_incomplete.bdf" { { 384 456 520 464 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1479467284243 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "ex1_top.bdf" "" { Schematic "H:/Veri/part_1/ex1/ex1_top.bdf" { { 160 736 914 176 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479467284851 "|ex1_top|HEX0[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1479467284851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479467284925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479467285664 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479467285664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479467286164 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479467286164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479467286164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479467286164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "880 " "Peak virtual memory: 880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479467286235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 11:08:06 2016 " "Processing ended: Fri Nov 18 11:08:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479467286235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479467286235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479467286235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479467286235 ""}
