--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Nov 13 10:05:18 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     ContB
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            73 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 993.232ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             q1_170  (from clk_c +)
   Destination:    FD1S3AX    D              j8_168  (to clk_c +)

   Delay:                   6.608ns  (29.1% logic, 70.9% route), 4 logic levels.

 Constraint Details:

      6.608ns data_path q1_170 to j8_168 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.232ns

 Path Details: q1_170 to j8_168

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              q1_170 (from clk_c)
Route        10   e 1.662                                  q1_c
LUT4        ---     0.493              B to Z              i1_2_lut_rep_8_3_lut_4_lut
Route         2   e 1.141                                  n314
LUT4        ---     0.493              B to Z              i1_2_lut_rep_2_3_lut_4_lut
Route         1   e 0.941                                  n308
LUT4        ---     0.493              D to Z              i216_4_lut
Route         1   e 0.941                                  j8_N_86
                  --------
                    6.608  (29.1% logic, 70.9% route), 4 logic levels.


Passed:  The following path meets requirements by 993.232ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             q1_170  (from clk_c +)
   Destination:    FD1S3AX    D              j8_168  (to clk_c +)

   Delay:                   6.608ns  (29.1% logic, 70.9% route), 4 logic levels.

 Constraint Details:

      6.608ns data_path q1_170 to j8_168 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.232ns

 Path Details: q1_170 to j8_168

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              q1_170 (from clk_c)
Route        10   e 1.662                                  q1_c
LUT4        ---     0.493              B to Z              i1_2_lut_rep_7_3_lut_4_lut
Route         2   e 1.141                                  n313
LUT4        ---     0.493              B to Z              i1_2_lut_rep_1_3_lut_4_lut
Route         1   e 0.941                                  n307
LUT4        ---     0.493              B to Z              i216_4_lut
Route         1   e 0.941                                  j8_N_86
                  --------
                    6.608  (29.1% logic, 70.9% route), 4 logic levels.


Passed:  The following path meets requirements by 993.232ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             q1_170  (from clk_c +)
   Destination:    FD1S3AX    D              j7_167  (to clk_c +)

   Delay:                   6.608ns  (29.1% logic, 70.9% route), 4 logic levels.

 Constraint Details:

      6.608ns data_path q1_170 to j7_167 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.232ns

 Path Details: q1_170 to j7_167

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              q1_170 (from clk_c)
Route        10   e 1.662                                  q1_c
LUT4        ---     0.493              B to Z              i2_2_lut_rep_9_3_lut
Route         2   e 1.141                                  n315
LUT4        ---     0.493              B to Z              i1_2_lut_rep_3_3_lut_4_lut
Route         1   e 0.941                                  n309
LUT4        ---     0.493              D to Z              i215_3_lut_4_lut_4_lut
Route         1   e 0.941                                  j7_N_69
                  --------
                    6.608  (29.1% logic, 70.9% route), 4 logic levels.

Report: 6.768 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     6.768 ns|     4  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  73 paths, 47 nets, and 113 connections (86.3% coverage)


Peak memory: 55320576 bytes, TRCE: 1028096 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
