{"sha": "f313cce5c0dae5c0ef31cd01b4a7421032b88d68", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjMxM2NjZTVjMGRhZTVjMGVmMzFjZDAxYjRhNzQyMTAzMmI4OGQ2OA==", "commit": {"author": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2013-12-26T00:05:44Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2013-12-26T00:05:44Z"}, "message": "driver-i386.c (decode_caches_intel): Add missing entries.\n\n\t* config/i386/driver-i386.c (decode_caches_intel): Add missing entries.\n\nFrom-SVN: r206203", "tree": {"sha": "d87323d17db4626057a1870d478c1207d9d72cb0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d87323d17db4626057a1870d478c1207d9d72cb0"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f313cce5c0dae5c0ef31cd01b4a7421032b88d68", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f313cce5c0dae5c0ef31cd01b4a7421032b88d68", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f313cce5c0dae5c0ef31cd01b4a7421032b88d68", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f313cce5c0dae5c0ef31cd01b4a7421032b88d68/comments", "author": null, "committer": null, "parents": [{"sha": "b97de419c269933d065a5b30ea2c828966eb30c8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b97de419c269933d065a5b30ea2c828966eb30c8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b97de419c269933d065a5b30ea2c828966eb30c8"}], "stats": {"total": 34, "additions": 27, "deletions": 7}, "files": [{"sha": "0b851a5262276717ae66aa2dde65c0208ebdacd8", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 7, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f313cce5c0dae5c0ef31cd01b4a7421032b88d68/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f313cce5c0dae5c0ef31cd01b4a7421032b88d68/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f313cce5c0dae5c0ef31cd01b4a7421032b88d68", "patch": "@@ -1,16 +1,18 @@\n+2013-12-26  Uros Bizjak  <ubizjak@gmail.com>\n+\n+\t* config/i386/driver-i386.c (decode_caches_intel): Add missing entries.\n+\n 2013-12-25   H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/59587\n-\t* config/i386/i386.c (struct ptt): Add a field for processor\n-\tname.\n-\t(processor_target_table): Sync with processor_type.  Add\n-\tprocessor names.\n+\t* config/i386/i386.c (struct ptt): Add a field for processor name.\n+\t(processor_target_table): Sync with processor_type.\n+\tAdd processor names.\n \t(cpu_names): Removed.\n \t(ix86_option_override_internal): Default x_ix86_tune_string\n \tto processor_target_table[TARGET_CPU_DEFAULT].name.\n-\t(ix86_function_specific_print): Assert arch and tune <\n-\tPROCESSOR_max.  Use processor_target_table to print arch and\n-\ttune names.\n+\t(ix86_function_specific_print): Assert arch and tune < PROCESSOR_max.\n+\tUse processor_target_table to print arch and tune names.\n \t* config/i386/i386.h (TARGET_CPU_DEFAULT): Default to\n \tPROCESSOR_GENERIC.\n \t(target_cpu_default): Removed."}, {"sha": "e02d05d66208a8310e21e2f56db88bc5afff7911", "filename": "gcc/config/i386/driver-i386.c", "status": "modified", "additions": 18, "deletions": 0, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f313cce5c0dae5c0ef31cd01b4a7421032b88d68/gcc%2Fconfig%2Fi386%2Fdriver-i386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f313cce5c0dae5c0ef31cd01b4a7421032b88d68/gcc%2Fconfig%2Fi386%2Fdriver-i386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fdriver-i386.c?ref=f313cce5c0dae5c0ef31cd01b4a7421032b88d68", "patch": "@@ -126,6 +126,18 @@ decode_caches_intel (unsigned reg, bool xeon_mp,\n       case 0x0c:\n \tlevel1->sizekb = 16; level1->assoc = 4; level1->line = 32;\n \tbreak;\n+      case 0x0d:\n+\tlevel1->sizekb = 16; level1->assoc = 4; level1->line = 64;\n+\tbreak;\n+      case 0x0e:\n+\tlevel1->sizekb = 24; level1->assoc = 6; level1->line = 64;\n+\tbreak;\n+      case 0x21:\n+\tlevel2->sizekb = 256; level2->assoc = 8; level2->line = 64;\n+\tbreak;\n+      case 0x24:\n+\tlevel2->sizekb = 1024; level2->assoc = 16; level2->line = 64;\n+\tbreak;\n       case 0x2c:\n \tlevel1->sizekb = 32; level1->assoc = 8; level1->line = 64;\n \tbreak;\n@@ -162,6 +174,9 @@ decode_caches_intel (unsigned reg, bool xeon_mp,\n       case 0x45:\n \tlevel2->sizekb = 2048; level2->assoc = 4; level2->line = 32;\n \tbreak;\n+      case 0x48:\n+\tlevel2->sizekb = 3072; level2->assoc = 12; level2->line = 64;\n+\tbreak;\n       case 0x49:\n \tif (xeon_mp)\n \t  break;\n@@ -203,6 +218,9 @@ decode_caches_intel (unsigned reg, bool xeon_mp,\n       case 0x7f:\n \tlevel2->sizekb = 512; level2->assoc = 2; level2->line = 64;\n \tbreak;\n+      case 0x80:\n+\tlevel2->sizekb = 512; level2->assoc = 8; level2->line = 64;\n+\tbreak;\n       case 0x82:\n \tlevel2->sizekb = 256; level2->assoc = 8; level2->line = 32;\n \tbreak;"}]}