<stg><name>NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31</name>


<trans_list>

<trans id="136" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten39"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %c_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten52 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten52"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i17 0, i17 %indvar_flatten52

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:6 %store_ln34 = store i9 0, i9 %c_5

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i8 0, i8 %indvar_flatten39

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:8 %store_ln35 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln36 = store i4 0, i4 %j_2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.body8.i24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body8.i24:0 %indvar_flatten52_load = load i17 %indvar_flatten52

]]></Node>
<StgValue><ssdm name="indvar_flatten52_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body8.i24:1 %icmp_ln34 = icmp_eq  i17 %indvar_flatten52_load, i17 86400

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body8.i24:2 %add_ln34 = add i17 %indvar_flatten52_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i24:3 %br_ln34 = br i1 %icmp_ln34, void %for.inc36.i, void %_Z4pad3PfS_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc36.i:0 %j_2_load = load i4 %j_2

]]></Node>
<StgValue><ssdm name="j_2_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc36.i:1 %i_load = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc36.i:2 %indvar_flatten39_load = load i8 %indvar_flatten39

]]></Node>
<StgValue><ssdm name="indvar_flatten39_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc36.i:7 %icmp_ln35 = icmp_eq  i8 %indvar_flatten39_load, i8 225

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc36.i:8 %select_ln34 = select i1 %icmp_ln35, i4 0, i4 %i_load

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc36.i:9 %xor_ln34 = xor i1 %icmp_ln35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln34"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc36.i:10 %icmp_ln36 = icmp_eq  i4 %j_2_load, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc36.i:11 %and_ln34 = and i1 %icmp_ln36, i1 %xor_ln34

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc36.i:13 %add_ln35_1 = add i4 %select_ln34, i4 1

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc36.i:14 %empty = or i1 %and_ln34, i1 %icmp_ln35

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc36.i:15 %j_2_mid2 = select i1 %empty, i4 0, i4 %j_2_load

]]></Node>
<StgValue><ssdm name="j_2_mid2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc36.i:16 %select_ln35 = select i1 %and_ln34, i4 %add_ln35_1, i4 %select_ln34

]]></Node>
<StgValue><ssdm name="select_ln35"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="4">
<![CDATA[
for.inc36.i:21 %zext_ln35 = zext i4 %select_ln35

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc36.i:22 %cmp9_i16 = icmp_eq  i4 %select_ln35, i4 0

]]></Node>
<StgValue><ssdm name="cmp9_i16"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc36.i:23 %p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln35, i4 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc36.i:24 %empty_1357 = sub i8 %p_shl, i8 %zext_ln35

]]></Node>
<StgValue><ssdm name="empty_1357"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc36.i:26 %cmp10_i17 = icmp_ugt  i4 %select_ln35, i4 13

]]></Node>
<StgValue><ssdm name="cmp10_i17"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc36.i:27 %empty_1358 = mul i8 %zext_ln35, i8 13

]]></Node>
<StgValue><ssdm name="empty_1358"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc36.i:83 %add_ln36 = add i4 %j_2_mid2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc36.i:84 %add_ln35 = add i8 %indvar_flatten39_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc36.i:85 %select_ln35_2 = select i1 %icmp_ln35, i8 1, i8 %add_ln35

]]></Node>
<StgValue><ssdm name="select_ln35_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc36.i:86 %store_ln34 = store i17 %add_ln34, i17 %indvar_flatten52

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc36.i:88 %store_ln35 = store i8 %select_ln35_2, i8 %indvar_flatten39

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc36.i:89 %store_ln35 = store i4 %select_ln35, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc36.i:90 %store_ln36 = store i4 %add_ln36, i4 %j_2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc36.i:27 %empty_1358 = mul i8 %zext_ln35, i8 13

]]></Node>
<StgValue><ssdm name="empty_1358"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc36.i:3 %c_5_load = load i9 %c_5

]]></Node>
<StgValue><ssdm name="c_5_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc36.i:4 %add_ln34_1 = add i9 %c_5_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc36.i:12 %select_ln34_2 = select i1 %icmp_ln35, i9 %add_ln34_1, i9 %c_5_load

]]></Node>
<StgValue><ssdm name="select_ln34_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="9">
<![CDATA[
for.inc36.i:17 %zext_ln34 = zext i9 %select_ln34_2

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc36.i:18 %empty_1356 = mul i17 %zext_ln34, i17 225

]]></Node>
<StgValue><ssdm name="empty_1356"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="9">
<![CDATA[
for.inc36.i:19 %select_ln34_3_cast = zext i9 %select_ln34_2

]]></Node>
<StgValue><ssdm name="select_ln34_3_cast"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc36.i:20 %mul_ln35 = mul i16 %select_ln34_3_cast, i16 169

]]></Node>
<StgValue><ssdm name="mul_ln35"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc36.i:27 %empty_1358 = mul i8 %zext_ln35, i8 13

]]></Node>
<StgValue><ssdm name="empty_1358"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="8">
<![CDATA[
for.inc36.i:28 %zext_ln36 = zext i8 %empty_1358

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc36.i:41 %add_ln45 = add i16 %mul_ln35, i16 %zext_ln36

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc36.i:87 %store_ln34 = store i9 %select_ln34_2, i9 %c_5

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc36.i:18 %empty_1356 = mul i17 %zext_ln34, i17 225

]]></Node>
<StgValue><ssdm name="empty_1356"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="4">
<![CDATA[
for.inc36.i:30 %zext_ln36_4 = zext i4 %j_2_mid2

]]></Node>
<StgValue><ssdm name="zext_ln36_4"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc36.i:41 %add_ln45 = add i16 %mul_ln35, i16 %zext_ln36

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="17" op_0_bw="16">
<![CDATA[
for.inc36.i:42 %zext_ln45_1 = zext i16 %add_ln45

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc36.i:43 %add_ln45_4 = add i5 %zext_ln36_4, i5 18

]]></Node>
<StgValue><ssdm name="add_ln45_4"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="5">
<![CDATA[
for.inc36.i:44 %sext_ln45_1 = sext i5 %add_ln45_4

]]></Node>
<StgValue><ssdm name="sext_ln45_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc36.i:45 %add_ln45_1 = add i17 %sext_ln45_1, i17 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc36.i:18 %empty_1356 = mul i17 %zext_ln34, i17 225

]]></Node>
<StgValue><ssdm name="empty_1356"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="4">
<![CDATA[
for.inc36.i:29 %zext_ln36_3 = zext i4 %j_2_mid2

]]></Node>
<StgValue><ssdm name="zext_ln36_3"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc36.i:37 %add_ln41 = add i17 %empty_1356, i17 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="17">
<![CDATA[
for.inc36.i:46 %sext_ln45 = sext i17 %add_ln45_1

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="129" op_0_bw="64">
<![CDATA[
for.inc36.i:47 %zext_ln45 = zext i64 %sext_ln45

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
for.inc36.i:48 %mul_ln45 = mul i129 %zext_ln45, i129 22703685013796371220

]]></Node>
<StgValue><ssdm name="mul_ln45"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="61" op_0_bw="61" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc36.i:49 %tmp_176 = partselect i61 @_ssdm_op_PartSelect.i61.i129.i32.i32, i129 %mul_ln45, i32 68, i32 128

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="61">
<![CDATA[
for.inc36.i:50 %zext_ln45_3 = zext i61 %tmp_176

]]></Node>
<StgValue><ssdm name="zext_ln45_3"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.i:54 %Conv3_out_img_addr = getelementptr i32 %Conv3_out_img, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="Conv3_out_img_addr"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.i:55 %Conv3_out_img_1_addr = getelementptr i32 %Conv3_out_img_1, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="Conv3_out_img_1_addr"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.i:56 %Conv3_out_img_2_addr = getelementptr i32 %Conv3_out_img_2, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="Conv3_out_img_2_addr"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.i:57 %Conv3_out_img_3_addr = getelementptr i32 %Conv3_out_img_3, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="Conv3_out_img_3_addr"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.i:58 %Conv3_out_img_4_addr = getelementptr i32 %Conv3_out_img_4, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="Conv3_out_img_4_addr"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.i:59 %Conv3_out_img_5_addr = getelementptr i32 %Conv3_out_img_5, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="Conv3_out_img_5_addr"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.i:60 %Conv3_out_img_6_addr = getelementptr i32 %Conv3_out_img_6, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="Conv3_out_img_6_addr"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.i:61 %Conv3_out_img_7_addr = getelementptr i32 %Conv3_out_img_7, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="Conv3_out_img_7_addr"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.i:62 %Conv3_out_img_8_addr = getelementptr i32 %Conv3_out_img_8, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="Conv3_out_img_8_addr"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.i:63 %Conv3_out_img_9_addr = getelementptr i32 %Conv3_out_img_9, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="Conv3_out_img_9_addr"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.i:64 %Conv3_out_img_10_addr = getelementptr i32 %Conv3_out_img_10, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="Conv3_out_img_10_addr"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.i:65 %Conv3_out_img_11_addr = getelementptr i32 %Conv3_out_img_11, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="Conv3_out_img_11_addr"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.i:66 %Conv3_out_img_12_addr = getelementptr i32 %Conv3_out_img_12, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="Conv3_out_img_12_addr"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:67 %Conv3_out_img_load = load i13 %Conv3_out_img_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_load"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:68 %Conv3_out_img_1_load = load i13 %Conv3_out_img_1_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_1_load"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:69 %Conv3_out_img_2_load = load i13 %Conv3_out_img_2_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_2_load"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:70 %Conv3_out_img_3_load = load i13 %Conv3_out_img_3_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_3_load"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:71 %Conv3_out_img_4_load = load i13 %Conv3_out_img_4_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_4_load"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:72 %Conv3_out_img_5_load = load i13 %Conv3_out_img_5_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_5_load"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:73 %Conv3_out_img_6_load = load i13 %Conv3_out_img_6_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_6_load"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:74 %Conv3_out_img_7_load = load i13 %Conv3_out_img_7_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_7_load"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:75 %Conv3_out_img_8_load = load i13 %Conv3_out_img_8_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_8_load"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:76 %Conv3_out_img_9_load = load i13 %Conv3_out_img_9_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_9_load"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:77 %Conv3_out_img_10_load = load i13 %Conv3_out_img_10_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_10_load"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:78 %Conv3_out_img_11_load = load i13 %Conv3_out_img_11_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_11_load"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:79 %Conv3_out_img_12_load = load i13 %Conv3_out_img_12_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_12_load"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0">
<![CDATA[
_Z4pad3PfS_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc36.i:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc36.i:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 86400, i64 86400, i64 86400

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="8">
<![CDATA[
for.inc36.i:25 %p_cast34 = zext i8 %empty_1357

]]></Node>
<StgValue><ssdm name="p_cast34"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc36.i:31 %specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln37"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc36.i:32 %icmp_ln39 = icmp_eq  i4 %j_2_mid2, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc36.i:33 %icmp_ln39_2 = icmp_ugt  i4 %j_2_mid2, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln39_2"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc36.i:34 %or_ln39 = or i1 %cmp9_i16, i1 %cmp10_i17

]]></Node>
<StgValue><ssdm name="or_ln39"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc36.i:35 %or_ln39_4 = or i1 %icmp_ln39, i1 %icmp_ln39_2

]]></Node>
<StgValue><ssdm name="or_ln39_4"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc36.i:36 %or_ln39_3 = or i1 %or_ln39_4, i1 %or_ln39

]]></Node>
<StgValue><ssdm name="or_ln39_3"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc36.i:37 %add_ln41 = add i17 %empty_1356, i17 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc36.i:38 %add_ln41_1 = add i17 %add_ln41, i17 %p_cast34

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="17">
<![CDATA[
for.inc36.i:39 %zext_ln41 = zext i17 %add_ln41_1

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.i:40 %Pad3_out_img_addr = getelementptr i32 %Pad3_out_img, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="Pad3_out_img_addr"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc36.i:51 %icmp_ln45 = icmp_ult  i4 %j_2_mid2, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc36.i:52 %add_ln45_5 = add i4 %j_2_mid2, i4 3

]]></Node>
<StgValue><ssdm name="add_ln45_5"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc36.i:53 %select_ln45 = select i1 %icmp_ln45, i4 %j_2_mid2, i4 %add_ln45_5

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:67 %Conv3_out_img_load = load i13 %Conv3_out_img_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_load"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:68 %Conv3_out_img_1_load = load i13 %Conv3_out_img_1_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_1_load"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:69 %Conv3_out_img_2_load = load i13 %Conv3_out_img_2_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_2_load"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:70 %Conv3_out_img_3_load = load i13 %Conv3_out_img_3_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_3_load"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:71 %Conv3_out_img_4_load = load i13 %Conv3_out_img_4_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_4_load"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:72 %Conv3_out_img_5_load = load i13 %Conv3_out_img_5_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_5_load"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:73 %Conv3_out_img_6_load = load i13 %Conv3_out_img_6_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_6_load"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:74 %Conv3_out_img_7_load = load i13 %Conv3_out_img_7_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_7_load"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:75 %Conv3_out_img_8_load = load i13 %Conv3_out_img_8_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_8_load"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:76 %Conv3_out_img_9_load = load i13 %Conv3_out_img_9_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_9_load"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:77 %Conv3_out_img_10_load = load i13 %Conv3_out_img_10_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_10_load"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:78 %Conv3_out_img_11_load = load i13 %Conv3_out_img_11_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_11_load"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.i:79 %Conv3_out_img_12_load = load i13 %Conv3_out_img_12_addr

]]></Node>
<StgValue><ssdm name="Conv3_out_img_12_load"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="32" op_28_bw="4">
<![CDATA[
for.inc36.i:80 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 1, i32 %Conv3_out_img_load, i4 2, i32 %Conv3_out_img_1_load, i4 3, i32 %Conv3_out_img_2_load, i4 4, i32 %Conv3_out_img_3_load, i4 5, i32 %Conv3_out_img_4_load, i4 6, i32 %Conv3_out_img_5_load, i4 7, i32 %Conv3_out_img_6_load, i4 8, i32 %Conv3_out_img_7_load, i4 9, i32 %Conv3_out_img_8_load, i4 10, i32 %Conv3_out_img_9_load, i4 11, i32 %Conv3_out_img_10_load, i4 12, i32 %Conv3_out_img_11_load, i4 0, i32 %Conv3_out_img_12_load, i32 <undef>, i4 %select_ln45

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc36.i:81 %storemerge70 = select i1 %or_ln39_3, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="storemerge70"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
for.inc36.i:82 %store_ln39 = store i32 %storemerge70, i17 %Pad3_out_img_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
for.inc36.i:91 %br_ln36 = br void %for.body8.i24

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
