

================================================================
== Vitis HLS Report for 'case_3'
================================================================
* Date:           Tue Jan 20 10:11:46 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.757 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1412|     1412|  16.944 us|  16.944 us|  1413|  1413|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n1_1          |      144|      144|        18|          -|          -|     8|        no|
        | + L_n1_2         |       16|       16|         2|          -|          -|     8|        no|
        |- L_n2_1          |      208|      208|        26|          -|          -|     8|        no|
        | + L_n2_2         |       24|       24|         3|          -|          -|     8|        no|
        |- L_n3_1          |      552|      552|        69|          -|          -|     8|        no|
        | + L_n3_2_L_n3_3  |       66|       66|         4|          1|          1|    64|       yes|
        |- L_n7_1          |      208|      208|        26|          -|          -|     8|        no|
        | + L_n7_2         |       24|       24|         3|          -|          -|     8|        no|
        |- L_n8_1_L_n8_2   |       66|       66|         3|          1|          1|    64|       yes|
        |- L_n9_1          |      208|      208|        26|          -|          -|     8|        no|
        | + L_n9_2         |       24|       24|         3|          -|          -|     8|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 15 16 17 18 }
  Pipeline-1 : II = 1, D = 3, States = { 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 3 
5 --> 4 
6 --> 7 
7 --> 11 8 
8 --> 9 7 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 20 15 
15 --> 19 16 
16 --> 17 
17 --> 18 
18 --> 15 
19 --> 14 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 30 27 
27 --> 28 26 
28 --> 29 
29 --> 27 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 31 
34 --> 35 
35 --> 39 36 
36 --> 37 35 
37 --> 38 
38 --> 36 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%i_n1_0 = alloca i32 1" [case_3.cc:84]   --->   Operation 46 'alloca' 'i_n1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%m29_1 = alloca i32 1" [case_3.cc:22]   --->   Operation 47 'alloca' 'm29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add_i4401_lcssa_phi = alloca i32 1"   --->   Operation 48 'alloca' 'add_i4401_lcssa_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%in_scalar_addr = getelementptr i4 %in_scalar, i64 0, i64 13"   --->   Operation 49 'getelementptr' 'in_scalar_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%in_scalar_load = load i5 %in_scalar_addr"   --->   Operation 50 'load' 'in_scalar_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 0, i32 %m29_1" [case_3.cc:22]   --->   Operation 51 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln84 = store i4 0, i4 %i_n1_0" [case_3.cc:84]   --->   Operation 52 'store' 'store_ln84' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [case_3.cc:7]   --->   Operation 53 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [case_3.cc:7]   --->   Operation 54 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_0, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_0"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_1, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_1"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_2, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_2"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_3, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_3"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_4, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_4"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_5, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_5"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_6, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_6"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_7, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_7"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_8, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_8"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_9, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_9"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_10, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_10"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_11, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_11"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_12, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_12"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_13, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_13"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_14, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_14"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %in_data_15, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_data_15"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_scalar, void @empty_19, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_scalar"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_0"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_0, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_1"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_1, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_2"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_2, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_3"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_3, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load = load i5 %in_scalar_addr"   --->   Operation 97 'load' 'in_scalar_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i4 %in_scalar_load" [case_3.cc:84]   --->   Operation 98 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i4 %in_scalar_load" [case_3.cc:84]   --->   Operation 99 'sext' 'sext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i7 %sext_ln84_1" [case_3.cc:84]   --->   Operation 100 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln84 = br void %L_n1_2" [case_3.cc:84]   --->   Operation 101 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%i_n1_0_1 = load i4 %i_n1_0" [case_3.cc:84]   --->   Operation 102 'load' 'i_n1_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%m29_3 = load i32 %m29_1"   --->   Operation 103 'load' 'm29_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.73ns)   --->   "%icmp_ln84 = icmp_eq  i4 %i_n1_0_1, i4 8" [case_3.cc:84]   --->   Operation 104 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.73ns)   --->   "%i_n1_0_2 = add i4 %i_n1_0_1, i4 1" [case_3.cc:84]   --->   Operation 105 'add' 'i_n1_0_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %L_n1_2.split, void %for.cond.cleanup" [case_3.cc:84]   --->   Operation 106 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln1 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1]   --->   Operation 107 'specpipeline' 'specpipeline_ln1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_3.cc:22]   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [case_3.cc:84]   --->   Operation 109 'specloopname' 'specloopname_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.58ns)   --->   "%br_ln85 = br void %for.inc" [case_3.cc:85]   --->   Operation 110 'br' 'br_ln85' <Predicate = (!icmp_ln84)> <Delay = 1.58>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%i_n2_0 = alloca i32 1" [case_3.cc:91]   --->   Operation 111 'alloca' 'i_n2_0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%m29_2 = alloca i32 1" [case_3.cc:22]   --->   Operation 112 'alloca' 'm29_2' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%add_i4195_lcssa_phi = alloca i32 1"   --->   Operation 113 'alloca' 'add_i4195_lcssa_phi' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%in_scalar_addr_1 = getelementptr i4 %in_scalar, i64 0, i64 23"   --->   Operation 114 'getelementptr' 'in_scalar_addr_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 115 [2/2] (2.32ns)   --->   "%m36_1 = load i5 %in_scalar_addr_1"   --->   Operation 115 'load' 'm36_1' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_3 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m29_3, i32 %m29_2" [case_3.cc:22]   --->   Operation 116 'store' 'store_ln22' <Predicate = (icmp_ln84)> <Delay = 1.58>
ST_3 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln91 = store i4 0, i4 %i_n2_0" [case_3.cc:91]   --->   Operation 117 'store' 'store_ln91' <Predicate = (icmp_ln84)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.32>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%i_n1_1 = phi i4 0, void %L_n1_2.split, i4 %add_ln85, void %fpga_resource_hint.for.inc.63" [case_3.cc:85]   --->   Operation 118 'phi' 'i_n1_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.73ns)   --->   "%icmp_ln85 = icmp_eq  i4 %i_n1_1, i4 8" [case_3.cc:85]   --->   Operation 119 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (1.73ns)   --->   "%add_ln85 = add i4 %i_n1_1, i4 1" [case_3.cc:85]   --->   Operation 120 'add' 'add_ln85' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %fpga_resource_hint.for.inc.63, void %for.inc23" [case_3.cc:85]   --->   Operation 121 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i4 %i_n1_1" [case_3.cc:85]   --->   Operation 122 'zext' 'zext_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%in_data_4_addr = getelementptr i2 %in_data_4, i64 0, i64 %zext_ln85" [case_3.cc:86]   --->   Operation 123 'getelementptr' 'in_data_4_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (2.32ns)   --->   "%in_data_4_load = load i4 %in_data_4_addr" [case_3.cc:86]   --->   Operation 124 'load' 'in_data_4_load' <Predicate = (!icmp_ln85)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_4 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln84 = store i4 %i_n1_0_2, i4 %i_n1_0" [case_3.cc:84]   --->   Operation 125 'store' 'store_ln84' <Predicate = (icmp_ln85)> <Delay = 1.58>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln84 = br void %L_n1_2" [case_3.cc:84]   --->   Operation 126 'br' 'br_ln84' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.19>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%m29_1_load = load i32 %m29_1" [case_3.cc:88]   --->   Operation 127 'load' 'm29_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:2]   --->   Operation 128 'specpipeline' 'specpipeline_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_3.cc:22]   --->   Operation 129 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [case_3.cc:85]   --->   Operation 130 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [case_3.cc:85]   --->   Operation 131 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load = load i4 %in_data_4_addr" [case_3.cc:86]   --->   Operation 132 'load' 'in_data_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i2 %in_data_4_load" [case_3.cc:86]   --->   Operation 133 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i2 %in_data_4_load" [case_3.cc:86]   --->   Operation 134 'sext' 'sext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i7 %sext_ln86_1" [case_3.cc:86]   --->   Operation 135 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.73ns)   --->   "%m32 = add i5 %sext_ln86, i5 %sext_ln84" [case_3.cc:86]   --->   Operation 136 'add' 'm32' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.87ns)   --->   "%add_ln86 = add i8 %zext_ln86, i8 %zext_ln84" [case_3.cc:86]   --->   Operation 137 'add' 'add_ln86' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i8 %add_ln86" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:35]   --->   Operation 138 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i5 %m32, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:35]   --->   Operation 139 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%rend110 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [case_3.cc:86]   --->   Operation 140 'specregionend' 'rend110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [case_3.cc:86]   --->   Operation 141 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:36]   --->   Operation 142 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%rend108 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin1" [case_3.cc:87]   --->   Operation 143 'specregionend' 'rend108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i5 %m32" [case_3.cc:88]   --->   Operation 144 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (2.55ns)   --->   "%m29 = add i32 %sext_ln88, i32 %m29_1_load" [case_3.cc:88]   --->   Operation 145 'add' 'm29' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %zext_ln35, i32 %add_i4401_lcssa_phi" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:35]   --->   Operation 146 'store' 'store_ln35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m29, i32 %m29_1" [case_3.cc:22]   --->   Operation 147 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.inc" [case_3.cc:85]   --->   Operation 148 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.32>
ST_6 : Operation 149 [1/2] ( I:2.32ns O:2.32ns )   --->   "%m36_1 = load i5 %in_scalar_addr_1"   --->   Operation 149 'load' 'm36_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%m36 = sext i4 %m36_1"   --->   Operation 150 'sext' 'm36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i4 %m36_1" [case_3.cc:22]   --->   Operation 151 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln91 = br void %L_n2_2" [case_3.cc:91]   --->   Operation 152 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.32>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%i_n2_0_1 = load i4 %i_n2_0" [case_3.cc:91]   --->   Operation 153 'load' 'i_n2_0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%m29_6 = load i32 %m29_2"   --->   Operation 154 'load' 'm29_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (1.73ns)   --->   "%icmp_ln91 = icmp_eq  i4 %i_n2_0_1, i4 8" [case_3.cc:91]   --->   Operation 155 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (1.73ns)   --->   "%i_n2_0_2 = add i4 %i_n2_0_1, i4 1" [case_3.cc:91]   --->   Operation 156 'add' 'i_n2_0_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %L_n2_2.split, void %for.cond.cleanup28" [case_3.cc:91]   --->   Operation 157 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln3 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:3]   --->   Operation 158 'specpipeline' 'specpipeline_ln3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_3.cc:22]   --->   Operation 159 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [case_3.cc:91]   --->   Operation 160 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (1.58ns)   --->   "%br_ln92 = br void %for.inc53" [case_3.cc:92]   --->   Operation 161 'br' 'br_ln92' <Predicate = (!icmp_ln91)> <Delay = 1.58>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%i_n3_0 = alloca i32 1" [case_3.cc:98]   --->   Operation 162 'alloca' 'i_n3_0' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%add_i3721_lcssa_lcssa_phi = alloca i32 1"   --->   Operation 163 'alloca' 'add_i3721_lcssa_lcssa_phi' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%mul_i3788_lcssa2_lcssa_phi = alloca i32 1"   --->   Operation 164 'alloca' 'mul_i3788_lcssa2_lcssa_phi' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%m29_4 = alloca i32 1" [case_3.cc:22]   --->   Operation 165 'alloca' 'm29_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%in_scalar_addr_2 = getelementptr i4 %in_scalar, i64 0, i64 17"   --->   Operation 166 'getelementptr' 'in_scalar_addr_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 167 [2/2] (2.32ns)   --->   "%in_scalar_load_2 = load i5 %in_scalar_addr_2"   --->   Operation 167 'load' 'in_scalar_load_2' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%in_scalar_addr_3 = getelementptr i4 %in_scalar, i64 0, i64 25"   --->   Operation 168 'getelementptr' 'in_scalar_addr_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 169 [2/2] (2.32ns)   --->   "%m47 = load i5 %in_scalar_addr_3"   --->   Operation 169 'load' 'm47' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_7 : Operation 170 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m29_6, i32 %m29_4" [case_3.cc:22]   --->   Operation 170 'store' 'store_ln22' <Predicate = (icmp_ln91)> <Delay = 1.58>
ST_7 : Operation 171 [1/1] (1.58ns)   --->   "%store_ln98 = store i4 0, i4 %i_n3_0" [case_3.cc:98]   --->   Operation 171 'store' 'store_ln98' <Predicate = (icmp_ln91)> <Delay = 1.58>

State 8 <SV = 5> <Delay = 3.32>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%i_n2_1 = phi i4 0, void %L_n2_2.split, i4 %add_ln92, void %fpga_resource_hint.for.inc53.61" [case_3.cc:92]   --->   Operation 172 'phi' 'i_n2_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (1.73ns)   --->   "%icmp_ln92 = icmp_eq  i4 %i_n2_1, i4 8" [case_3.cc:92]   --->   Operation 173 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (1.73ns)   --->   "%add_ln92 = add i4 %i_n2_1, i4 1" [case_3.cc:92]   --->   Operation 174 'add' 'add_ln92' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %fpga_resource_hint.for.inc53.61, void %for.inc56" [case_3.cc:92]   --->   Operation 175 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i4 %i_n2_1" [case_3.cc:92]   --->   Operation 176 'zext' 'zext_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%in_data_0_addr = getelementptr i2 %in_data_0, i64 0, i64 %zext_ln92" [case_3.cc:94]   --->   Operation 177 'getelementptr' 'in_data_0_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_8 : Operation 178 [2/2] (2.32ns)   --->   "%in_data_0_load = load i4 %in_data_0_addr" [case_3.cc:94]   --->   Operation 178 'load' 'in_data_0_load' <Predicate = (!icmp_ln92)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%in_data_4_addr_1 = getelementptr i2 %in_data_4, i64 0, i64 %zext_ln92" [case_3.cc:94]   --->   Operation 179 'getelementptr' 'in_data_4_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_8 : Operation 180 [2/2] (2.32ns)   --->   "%in_data_4_load_1 = load i4 %in_data_4_addr_1" [case_3.cc:94]   --->   Operation 180 'load' 'in_data_4_load_1' <Predicate = (!icmp_ln92)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_8 : Operation 181 [1/1] (1.58ns)   --->   "%store_ln91 = store i4 %i_n2_0_2, i4 %i_n2_0" [case_3.cc:91]   --->   Operation 181 'store' 'store_ln91' <Predicate = (icmp_ln92)> <Delay = 1.58>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln91 = br void %L_n2_2" [case_3.cc:91]   --->   Operation 182 'br' 'br_ln91' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 4.42>
ST_9 : Operation 183 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load = load i4 %in_data_0_addr" [case_3.cc:94]   --->   Operation 183 'load' 'in_data_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_9 : Operation 184 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_1 = load i4 %in_data_4_addr_1" [case_3.cc:94]   --->   Operation 184 'load' 'in_data_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i2 %in_data_0_load" [case_3.cc:94]   --->   Operation 185 'sext' 'sext_ln94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln94_1 = sext i2 %in_data_0_load" [case_3.cc:94]   --->   Operation 186 'sext' 'sext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i17 %sext_ln94_1" [case_3.cc:94]   --->   Operation 187 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln94_2 = sext i2 %in_data_4_load_1" [case_3.cc:94]   --->   Operation 188 'sext' 'sext_ln94_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln94_3 = sext i2 %in_data_4_load_1" [case_3.cc:94]   --->   Operation 189 'sext' 'sext_ln94_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i17 %sext_ln94_3" [case_3.cc:94]   --->   Operation 190 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (1.56ns)   --->   "%m37 = add i3 %sext_ln94_2, i3 %sext_ln94" [case_3.cc:94]   --->   Operation 191 'add' 'm37' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (2.10ns)   --->   "%add_ln94 = add i18 %zext_ln94_1, i18 %zext_ln94" [case_3.cc:94]   --->   Operation 192 'add' 'add_ln94' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i18 %add_ln94" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:38]   --->   Operation 193 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i3 %m37, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:38]   --->   Operation 194 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln38 = store i32 %zext_ln38, i32 %add_i4195_lcssa_phi" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:38]   --->   Operation 195 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 5.87>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%m29_2_load = load i32 %m29_2" [case_3.cc:95]   --->   Operation 196 'load' 'm29_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:4]   --->   Operation 197 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_3.cc:22]   --->   Operation 198 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [case_3.cc:92]   --->   Operation 199 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [case_3.cc:93]   --->   Operation 200 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin2" [case_3.cc:94]   --->   Operation 201 'specregionend' 'rend132' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i3 %m37" [case_3.cc:95]   --->   Operation 202 'sext' 'sext_ln95' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (1.73ns)   --->   "%add_ln95 = add i5 %m36, i5 %sext_ln95" [case_3.cc:95]   --->   Operation 203 'add' 'add_ln95' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln95_1 = sext i5 %add_ln95" [case_3.cc:95]   --->   Operation 204 'sext' 'sext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (2.55ns)   --->   "%m29_9 = add i32 %m29_2_load, i32 %sext_ln95_1" [case_3.cc:95]   --->   Operation 205 'add' 'm29_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m29_9, i32 %m29_2" [case_3.cc:22]   --->   Operation 206 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.inc53" [case_3.cc:92]   --->   Operation 207 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 2.32>
ST_11 : Operation 208 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_2 = load i5 %in_scalar_addr_2"   --->   Operation 208 'load' 'in_scalar_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_11 : Operation 209 [1/2] ( I:2.32ns O:2.32ns )   --->   "%m47 = load i5 %in_scalar_addr_3"   --->   Operation 209 'load' 'm47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%in_scalar_addr_4 = getelementptr i4 %in_scalar, i64 0, i64 9"   --->   Operation 210 'getelementptr' 'in_scalar_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [2/2] (2.32ns)   --->   "%in_scalar_load_4 = load i5 %in_scalar_addr_4"   --->   Operation 211 'load' 'in_scalar_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%in_scalar_addr_5 = getelementptr i4 %in_scalar, i64 0, i64 1"   --->   Operation 212 'getelementptr' 'in_scalar_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [2/2] (2.32ns)   --->   "%in_scalar_load_5 = load i5 %in_scalar_addr_5"   --->   Operation 213 'load' 'in_scalar_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>

State 12 <SV = 6> <Delay = 2.32>
ST_12 : Operation 214 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_4 = load i5 %in_scalar_addr_4"   --->   Operation 214 'load' 'in_scalar_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%m48 = trunc i4 %in_scalar_load_4"   --->   Operation 215 'trunc' 'm48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_5 = load i5 %in_scalar_addr_5"   --->   Operation 216 'load' 'in_scalar_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%in_scalar_addr_6 = getelementptr i4 %in_scalar, i64 0, i64 15"   --->   Operation 217 'getelementptr' 'in_scalar_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [2/2] (2.32ns)   --->   "%in_scalar_load_6 = load i5 %in_scalar_addr_6"   --->   Operation 218 'load' 'in_scalar_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%in_scalar_addr_7 = getelementptr i4 %in_scalar, i64 0, i64 19"   --->   Operation 219 'getelementptr' 'in_scalar_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [2/2] (2.32ns)   --->   "%in_scalar_load_7 = load i5 %in_scalar_addr_7"   --->   Operation 220 'load' 'in_scalar_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>

State 13 <SV = 7> <Delay = 4.05>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%add_i4195_lcssa_phi_load_1 = load i32 %add_i4195_lcssa_phi"   --->   Operation 221 'load' 'add_i4195_lcssa_phi_load_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%add_i4401_lcssa_phi_load = load i32 %add_i4401_lcssa_phi" [case_3.cc:86]   --->   Operation 222 'load' 'add_i4401_lcssa_phi_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %add_i4401_lcssa_phi_load" [case_3.cc:86]   --->   Operation 223 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%conv_i4118 = sext i4 %m36_1"   --->   Operation 224 'sext' 'conv_i4118' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%empty = trunc i32 %add_i4195_lcssa_phi_load_1"   --->   Operation 225 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (1.54ns)   --->   "%m41 = add i12 %empty, i12 %conv_i4118"   --->   Operation 226 'add' 'm41' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%in_scalar_load_2_cast = sext i4 %in_scalar_load_2"   --->   Operation 227 'sext' 'in_scalar_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln86_cast = sext i6 %trunc_ln86" [case_3.cc:86]   --->   Operation 228 'sext' 'trunc_ln86_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (3.78ns)   --->   "%m42 = mul i10 %trunc_ln86_cast, i10 %in_scalar_load_2_cast" [case_3.cc:86]   --->   Operation 229 'mul' 'm42' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%m41_cast = sext i12 %m41"   --->   Operation 230 'sext' 'm41_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%empty_28 = trunc i32 %add_i4195_lcssa_phi_load_1"   --->   Operation 231 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%conv_i3809_cast = sext i6 %empty_28"   --->   Operation 232 'sext' 'conv_i3809_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%in_scalar_load_2_cast21 = sext i4 %in_scalar_load_2"   --->   Operation 233 'sext' 'in_scalar_load_2_cast21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%conv25_i3720_cast_cast_cast = sext i4 %in_scalar_load_2"   --->   Operation 234 'sext' 'conv25_i3720_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%conv25_i3720_cast_cast_cast_cast = zext i14 %conv25_i3720_cast_cast_cast"   --->   Operation 235 'zext' 'conv25_i3720_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_6 = load i5 %in_scalar_addr_6"   --->   Operation 236 'load' 'in_scalar_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%in_scalar_load_6_cast = sext i4 %in_scalar_load_6"   --->   Operation 237 'sext' 'in_scalar_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (1.73ns)   --->   "%m50 = add i5 %in_scalar_load_6_cast, i5 %m36"   --->   Operation 238 'add' 'm50' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 239 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_7 = load i5 %in_scalar_addr_7"   --->   Operation 239 'load' 'in_scalar_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i5 %m50" [case_3.cc:22]   --->   Operation 240 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i5 %m50" [case_3.cc:22]   --->   Operation 241 'sext' 'sext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%m47_cast = sext i4 %m47"   --->   Operation 242 'sext' 'm47_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%m48_cast = sext i2 %m48"   --->   Operation 243 'sext' 'm48_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%in_scalar_load_5_cast = sext i4 %in_scalar_load_5"   --->   Operation 244 'sext' 'in_scalar_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i4 %in_scalar_load_7" [case_3.cc:98]   --->   Operation 245 'sext' 'sext_ln98' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln98 = br void %L_n3_2" [case_3.cc:98]   --->   Operation 246 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 3.32>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%i_n3_0_1 = load i4 %i_n3_0" [case_3.cc:98]   --->   Operation 247 'load' 'i_n3_0_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (1.73ns)   --->   "%icmp_ln98 = icmp_eq  i4 %i_n3_0_1, i4 8" [case_3.cc:98]   --->   Operation 248 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 249 [1/1] (1.73ns)   --->   "%i_n3_0_2 = add i4 %i_n3_0_1, i4 1" [case_3.cc:98]   --->   Operation 249 'add' 'i_n3_0_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %L_n3_2.split, void %for.cond.cleanup61" [case_3.cc:98]   --->   Operation 250 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:5]   --->   Operation 251 'specpipeline' 'specpipeline_ln5' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_3.cc:22]   --->   Operation 252 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [case_3.cc:98]   --->   Operation 253 'specloopname' 'specloopname_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (1.58ns)   --->   "%br_ln99 = br void %for.inc168" [case_3.cc:99]   --->   Operation 254 'br' 'br_ln99' <Predicate = (!icmp_ln98)> <Delay = 1.58>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%i_n7_0 = alloca i32 1" [case_3.cc:155]   --->   Operation 255 'alloca' 'i_n7_0' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%m29_7 = alloca i32 1" [case_3.cc:22]   --->   Operation 256 'alloca' 'm29_7' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%mul_i2303_lcssa1_phi = alloca i32 1"   --->   Operation 257 'alloca' 'mul_i2303_lcssa1_phi' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%mul_i2530_lcssa_phi = alloca i32 1"   --->   Operation 258 'alloca' 'mul_i2530_lcssa_phi' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%in_data_12_addr = getelementptr i2 %in_data_12, i64 0, i64 0"   --->   Operation 259 'getelementptr' 'in_data_12_addr' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_14 : Operation 260 [2/2] (2.32ns)   --->   "%in_data_12_load = load i4 %in_data_12_addr"   --->   Operation 260 'load' 'in_data_12_load' <Predicate = (icmp_ln98)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%in_data_12_addr_1 = getelementptr i2 %in_data_12, i64 0, i64 1"   --->   Operation 261 'getelementptr' 'in_data_12_addr_1' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_14 : Operation 262 [2/2] (2.32ns)   --->   "%in_data_12_load_1 = load i4 %in_data_12_addr_1"   --->   Operation 262 'load' 'in_data_12_load_1' <Predicate = (icmp_ln98)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%empty_33 = trunc i4 %in_scalar_load_5"   --->   Operation 263 'trunc' 'empty_33' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%in_data_6_addr = getelementptr i2 %in_data_6, i64 0, i64 0"   --->   Operation 264 'getelementptr' 'in_data_6_addr' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_14 : Operation 265 [2/2] (2.32ns)   --->   "%in_data_6_load = load i4 %in_data_6_addr"   --->   Operation 265 'load' 'in_data_6_load' <Predicate = (icmp_ln98)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%in_data_6_addr_1 = getelementptr i2 %in_data_6, i64 0, i64 1"   --->   Operation 266 'getelementptr' 'in_data_6_addr_1' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_14 : Operation 267 [2/2] (2.32ns)   --->   "%in_data_6_load_1 = load i4 %in_data_6_addr_1"   --->   Operation 267 'load' 'in_data_6_load_1' <Predicate = (icmp_ln98)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%conv25_i2356 = sext i4 %m36_1"   --->   Operation 268 'sext' 'conv25_i2356' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (1.82ns)   --->   "%m76 = add i6 %conv25_i2356, i6 %trunc_ln86" [case_3.cc:86]   --->   Operation 269 'add' 'm76' <Predicate = (icmp_ln98)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 270 [1/1] (1.58ns)   --->   "%store_ln155 = store i4 0, i4 %i_n7_0" [case_3.cc:155]   --->   Operation 270 'store' 'store_ln155' <Predicate = (icmp_ln98)> <Delay = 1.58>

State 15 <SV = 9> <Delay = 5.08>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void %L_n3_2.split, i7 %add_ln99, void %fpga_resource_hint.for.inc168.60" [case_3.cc:99]   --->   Operation 271 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%i_n3_2 = phi i4 0, void %L_n3_2.split, i4 %add_ln100, void %fpga_resource_hint.for.inc168.60" [case_3.cc:100]   --->   Operation 272 'phi' 'i_n3_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:6]   --->   Operation 273 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (1.87ns)   --->   "%icmp_ln99 = icmp_eq  i7 %indvar_flatten, i7 64" [case_3.cc:99]   --->   Operation 274 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 275 [1/1] (1.87ns)   --->   "%add_ln99 = add i7 %indvar_flatten, i7 1" [case_3.cc:99]   --->   Operation 275 'add' 'add_ln99' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %fpga_resource_hint.for.inc168.60, void %for.inc174" [case_3.cc:99]   --->   Operation 276 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 277 [1/1] (1.73ns)   --->   "%icmp_ln100 = icmp_eq  i4 %i_n3_2, i4 8" [case_3.cc:100]   --->   Operation 277 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln99)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 278 [1/1] (1.02ns)   --->   "%select_ln6 = select i1 %icmp_ln100, i4 0, i4 %i_n3_2" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:6]   --->   Operation 278 'select' 'select_ln6' <Predicate = (!icmp_ln99)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i4 %select_ln6" [case_3.cc:100]   --->   Operation 279 'zext' 'zext_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%in_data_12_addr_8 = getelementptr i2 %in_data_12, i64 0, i64 %zext_ln100" [case_3.cc:106]   --->   Operation 280 'getelementptr' 'in_data_12_addr_8' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_15 : Operation 281 [2/2] (2.32ns)   --->   "%in_data_12_load_8 = load i4 %in_data_12_addr_8" [case_3.cc:106]   --->   Operation 281 'load' 'in_data_12_load_8' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_15 : Operation 282 [1/1] (1.73ns)   --->   "%add_ln100 = add i4 %select_ln6, i4 1" [case_3.cc:100]   --->   Operation 282 'add' 'add_ln100' <Predicate = (!icmp_ln99)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 2.32>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%in_data_6_addr_8 = getelementptr i2 %in_data_6, i64 0, i64 %zext_ln100" [case_3.cc:103]   --->   Operation 283 'getelementptr' 'in_data_6_addr_8' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_16 : Operation 284 [2/2] (2.32ns)   --->   "%in_data_6_load_8 = load i4 %in_data_6_addr_8" [case_3.cc:103]   --->   Operation 284 'load' 'in_data_6_load_8' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_16 : Operation 285 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_8 = load i4 %in_data_12_addr_8" [case_3.cc:106]   --->   Operation 285 'load' 'in_data_12_load_8' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%in_data_0_addr_1 = getelementptr i2 %in_data_0, i64 0, i64 %zext_ln100" [case_3.cc:108]   --->   Operation 286 'getelementptr' 'in_data_0_addr_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_16 : Operation 287 [2/2] (2.32ns)   --->   "%in_data_0_load_1 = load i4 %in_data_0_addr_1" [case_3.cc:108]   --->   Operation 287 'load' 'in_data_0_load_1' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>

State 17 <SV = 11> <Delay = 8.75>
ST_17 : Operation 288 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_8 = load i4 %in_data_6_addr_8" [case_3.cc:103]   --->   Operation 288 'load' 'in_data_6_load_8' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i2 %in_data_6_load_8" [case_3.cc:103]   --->   Operation 289 'sext' 'sext_ln103' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (1.73ns)   --->   "%m43 = add i5 %m36, i5 %sext_ln103" [case_3.cc:103]   --->   Operation 290 'add' 'm43' <Predicate = (!icmp_ln99)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i5 %m43" [case_3.cc:105]   --->   Operation 291 'sext' 'sext_ln105' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i2 %in_data_12_load_8" [case_3.cc:106]   --->   Operation 292 'sext' 'sext_ln106' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (5.38ns)   --->   "%mul_ln106 = mul i8 %conv_i3809_cast, i8 %sext_ln106" [case_3.cc:106]   --->   Operation 293 'mul' 'mul_ln106' <Predicate = (!icmp_ln99)> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i8 %mul_ln106" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:43]   --->   Operation 294 'sext' 'sext_ln43' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "%specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln106, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:43]   --->   Operation 295 'specfucore' 'specfucore_ln43' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "%m45 = trunc i8 %mul_ln106" [case_3.cc:106]   --->   Operation 296 'trunc' 'm45' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i6 %m45" [case_3.cc:108]   --->   Operation 297 'sext' 'sext_ln108' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 298 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_1 = load i4 %in_data_0_addr_1" [case_3.cc:108]   --->   Operation 298 'load' 'in_data_0_load_1' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i2 %in_data_0_load_1" [case_3.cc:108]   --->   Operation 299 'sext' 'sext_ln108_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln108_2 = sext i2 %in_data_0_load_1" [case_3.cc:108]   --->   Operation 300 'sext' 'sext_ln108_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i14 %sext_ln108_2" [case_3.cc:108]   --->   Operation 301 'zext' 'zext_ln108' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (1.73ns)   --->   "%m46 = add i5 %sext_ln108_1, i5 %in_scalar_load_2_cast21" [case_3.cc:108]   --->   Operation 302 'add' 'm46' <Predicate = (!icmp_ln99)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 303 [1/1] (1.81ns)   --->   "%add_ln108 = add i15 %zext_ln108, i15 %conv25_i3720_cast_cast_cast_cast" [case_3.cc:108]   --->   Operation 303 'add' 'add_ln108' <Predicate = (!icmp_ln99)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i15 %add_ln108" [case_3.cc:108]   --->   Operation 304 'zext' 'zext_ln108_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i5 %m46" [case_3.cc:34]   --->   Operation 305 'sext' 'sext_ln34' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (1.73ns)   --->   "%add_ln115 = add i10 %m42, i10 %sext_ln34" [case_3.cc:115]   --->   Operation 306 'add' 'add_ln115' <Predicate = (!icmp_ln99)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 307 [1/1] (1.82ns)   --->   "%add_ln115_1 = add i7 %sext_ln22_1, i7 %sext_ln108" [case_3.cc:115]   --->   Operation 307 'add' 'add_ln115_1' <Predicate = (!icmp_ln99)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i7 %add_ln115_1" [case_3.cc:115]   --->   Operation 308 'sext' 'sext_ln115' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 309 [1/1] (1.54ns)   --->   "%add_ln115_2 = add i13 %sext_ln115, i13 %m41_cast" [case_3.cc:115]   --->   Operation 309 'add' 'add_ln115_2' <Predicate = (!icmp_ln99)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 310 [1/1] (1.78ns)   --->   "%add_ln115_4 = add i6 %sext_ln105, i6 %m47_cast" [case_3.cc:115]   --->   Operation 310 'add' 'add_ln115_4' <Predicate = (!icmp_ln99)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln115_2 = sext i6 %add_ln115_4" [case_3.cc:115]   --->   Operation 311 'sext' 'sext_ln115_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (1.73ns)   --->   "%add_ln115_5 = add i5 %sext_ln98, i5 %m48_cast" [case_3.cc:115]   --->   Operation 312 'add' 'add_ln115_5' <Predicate = (!icmp_ln99)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln115_3 = sext i5 %add_ln115_5" [case_3.cc:115]   --->   Operation 313 'sext' 'sext_ln115_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (1.78ns)   --->   "%add_ln115_6 = add i6 %sext_ln115_3, i6 %in_scalar_load_5_cast" [case_3.cc:115]   --->   Operation 314 'add' 'add_ln115_6' <Predicate = (!icmp_ln99)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln115_4 = sext i6 %add_ln115_6" [case_3.cc:115]   --->   Operation 315 'sext' 'sext_ln115_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (1.82ns)   --->   "%add_ln115_7 = add i7 %sext_ln115_4, i7 %sext_ln115_2" [case_3.cc:115]   --->   Operation 316 'add' 'add_ln115_7' <Predicate = (!icmp_ln99)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %sext_ln43, i32 %mul_i3788_lcssa2_lcssa_phi" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:43]   --->   Operation 317 'store' 'store_ln43' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %zext_ln108_1, i32 %add_i3721_lcssa_lcssa_phi" [case_3.cc:108]   --->   Operation 318 'store' 'store_ln108' <Predicate = (!icmp_ln99)> <Delay = 0.00>

State 18 <SV = 12> <Delay = 7.95>
ST_18 : Operation 319 [1/1] (0.00ns)   --->   "%m29_4_load_1 = load i32 %m29_4" [case_3.cc:115]   --->   Operation 319 'load' 'm29_4_load_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 320 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:6]   --->   Operation 320 'specpipeline' 'specpipeline_ln6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 321 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n3_2_L_n3_3_str"   --->   Operation 321 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 322 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 323 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:6]   --->   Operation 323 'specpipeline' 'specpipeline_ln6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:7]   --->   Operation 324 'specpipeline' 'specpipeline_ln7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 325 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [case_3.cc:105]   --->   Operation 325 'specregionbegin' 'rbegin3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%rend112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3" [case_3.cc:106]   --->   Operation 326 'specregionend' 'rend112' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i10 %add_ln115" [case_3.cc:115]   --->   Operation 327 'sext' 'sext_ln115_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_3 = add i13 %add_ln115_2, i13 %sext_ln115_1" [case_3.cc:115]   --->   Operation 328 'add' 'add_ln115_3' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln115_5 = sext i7 %add_ln115_7" [case_3.cc:115]   --->   Operation 329 'sext' 'sext_ln115_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 330 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln115_8 = add i13 %sext_ln115_5, i13 %add_ln115_3" [case_3.cc:115]   --->   Operation 330 'add' 'add_ln115_8' <Predicate = (!icmp_ln99)> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln115_6 = sext i13 %add_ln115_8" [case_3.cc:115]   --->   Operation 331 'sext' 'sext_ln115_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 332 [1/1] (2.55ns)   --->   "%m29_21 = add i32 %m29_4_load_1, i32 %sext_ln115_6" [case_3.cc:115]   --->   Operation 332 'add' 'm29_21' <Predicate = (!icmp_ln99)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 333 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m29_21, i32 %m29_4" [case_3.cc:22]   --->   Operation 333 'store' 'store_ln22' <Predicate = (!icmp_ln99)> <Delay = 1.58>
ST_18 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc168" [case_3.cc:100]   --->   Operation 334 'br' 'br_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 1.58>
ST_19 : Operation 335 [1/1] (1.58ns)   --->   "%store_ln98 = store i4 %i_n3_0_2, i4 %i_n3_0" [case_3.cc:98]   --->   Operation 335 'store' 'store_ln98' <Predicate = true> <Delay = 1.58>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln98 = br void %L_n3_2" [case_3.cc:98]   --->   Operation 336 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 20 <SV = 9> <Delay = 3.88>
ST_20 : Operation 337 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load = load i4 %in_data_12_addr"   --->   Operation 337 'load' 'in_data_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_20 : Operation 338 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_1 = load i4 %in_data_12_addr_1"   --->   Operation 338 'load' 'in_data_12_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_20 : Operation 339 [1/1] (0.00ns)   --->   "%in_data_12_addr_2 = getelementptr i2 %in_data_12, i64 0, i64 2"   --->   Operation 339 'getelementptr' 'in_data_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 340 [2/2] (2.32ns)   --->   "%in_data_12_load_2 = load i4 %in_data_12_addr_2"   --->   Operation 340 'load' 'in_data_12_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_20 : Operation 341 [1/1] (0.00ns)   --->   "%in_data_12_addr_3 = getelementptr i2 %in_data_12, i64 0, i64 3"   --->   Operation 341 'getelementptr' 'in_data_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 342 [2/2] (2.32ns)   --->   "%in_data_12_load_3 = load i4 %in_data_12_addr_3"   --->   Operation 342 'load' 'in_data_12_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_20 : Operation 343 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load = load i4 %in_data_6_addr"   --->   Operation 343 'load' 'in_data_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_20 : Operation 344 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_1 = load i4 %in_data_6_addr_1"   --->   Operation 344 'load' 'in_data_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_20 : Operation 345 [1/1] (0.00ns)   --->   "%in_data_6_addr_2 = getelementptr i2 %in_data_6, i64 0, i64 2"   --->   Operation 345 'getelementptr' 'in_data_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 346 [2/2] (2.32ns)   --->   "%in_data_6_load_2 = load i4 %in_data_6_addr_2"   --->   Operation 346 'load' 'in_data_6_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_20 : Operation 347 [1/1] (0.00ns)   --->   "%in_data_6_addr_3 = getelementptr i2 %in_data_6, i64 0, i64 3"   --->   Operation 347 'getelementptr' 'in_data_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 348 [2/2] (2.32ns)   --->   "%in_data_6_load_3 = load i4 %in_data_6_addr_3"   --->   Operation 348 'load' 'in_data_6_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_20 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln143_17 = sext i2 %in_data_6_load" [case_3.cc:143]   --->   Operation 349 'sext' 'sext_ln143_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln143_18 = sext i2 %in_data_6_load_1" [case_3.cc:143]   --->   Operation 350 'sext' 'sext_ln143_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 351 [1/1] (1.56ns)   --->   "%tmp33 = add i3 %sext_ln143_17, i3 %sext_ln143_18" [case_3.cc:143]   --->   Operation 351 'add' 'tmp33' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 5.53>
ST_21 : Operation 352 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_2 = load i4 %in_data_12_addr_2"   --->   Operation 352 'load' 'in_data_12_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_21 : Operation 353 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_3 = load i4 %in_data_12_addr_3"   --->   Operation 353 'load' 'in_data_12_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_21 : Operation 354 [1/1] (0.00ns)   --->   "%in_data_12_addr_4 = getelementptr i2 %in_data_12, i64 0, i64 4"   --->   Operation 354 'getelementptr' 'in_data_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 355 [2/2] (2.32ns)   --->   "%in_data_12_load_4 = load i4 %in_data_12_addr_4"   --->   Operation 355 'load' 'in_data_12_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_21 : Operation 356 [1/1] (0.00ns)   --->   "%in_data_12_addr_5 = getelementptr i2 %in_data_12, i64 0, i64 5"   --->   Operation 356 'getelementptr' 'in_data_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 357 [2/2] (2.32ns)   --->   "%in_data_12_load_5 = load i4 %in_data_12_addr_5"   --->   Operation 357 'load' 'in_data_12_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_21 : Operation 358 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_2 = load i4 %in_data_6_addr_2"   --->   Operation 358 'load' 'in_data_6_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_21 : Operation 359 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_3 = load i4 %in_data_6_addr_3"   --->   Operation 359 'load' 'in_data_6_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_21 : Operation 360 [1/1] (0.00ns)   --->   "%in_data_6_addr_4 = getelementptr i2 %in_data_6, i64 0, i64 4"   --->   Operation 360 'getelementptr' 'in_data_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 361 [2/2] (2.32ns)   --->   "%in_data_6_load_4 = load i4 %in_data_6_addr_4"   --->   Operation 361 'load' 'in_data_6_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_21 : Operation 362 [1/1] (0.00ns)   --->   "%in_data_6_addr_5 = getelementptr i2 %in_data_6, i64 0, i64 5"   --->   Operation 362 'getelementptr' 'in_data_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 363 [2/2] (2.32ns)   --->   "%in_data_6_load_5 = load i4 %in_data_6_addr_5"   --->   Operation 363 'load' 'in_data_6_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_21 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln143_19 = sext i2 %in_data_6_load_2" [case_3.cc:143]   --->   Operation 364 'sext' 'sext_ln143_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln143_20 = sext i2 %in_data_6_load_3" [case_3.cc:143]   --->   Operation 365 'sext' 'sext_ln143_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 366 [1/1] (0.00ns)   --->   "%tmp33_cast = sext i3 %tmp33" [case_3.cc:143]   --->   Operation 366 'sext' 'tmp33_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 367 [1/1] (1.56ns)   --->   "%tmp34 = add i3 %sext_ln143_19, i3 %sext_ln143_20" [case_3.cc:143]   --->   Operation 367 'add' 'tmp34' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 368 [1/1] (0.00ns)   --->   "%tmp34_cast = sext i3 %tmp34" [case_3.cc:143]   --->   Operation 368 'sext' 'tmp34_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 369 [1/1] (1.65ns)   --->   "%tmp32 = add i4 %tmp34_cast, i4 %tmp33_cast" [case_3.cc:143]   --->   Operation 369 'add' 'tmp32' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 3.88>
ST_22 : Operation 370 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_4 = load i4 %in_data_12_addr_4"   --->   Operation 370 'load' 'in_data_12_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_22 : Operation 371 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_5 = load i4 %in_data_12_addr_5"   --->   Operation 371 'load' 'in_data_12_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_22 : Operation 372 [1/1] (0.00ns)   --->   "%in_data_12_addr_6 = getelementptr i2 %in_data_12, i64 0, i64 6"   --->   Operation 372 'getelementptr' 'in_data_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 373 [2/2] (2.32ns)   --->   "%in_data_12_load_6 = load i4 %in_data_12_addr_6"   --->   Operation 373 'load' 'in_data_12_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_22 : Operation 374 [1/1] (0.00ns)   --->   "%in_data_12_addr_7 = getelementptr i2 %in_data_12, i64 0, i64 7"   --->   Operation 374 'getelementptr' 'in_data_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 375 [2/2] (2.32ns)   --->   "%in_data_12_load_7 = load i4 %in_data_12_addr_7"   --->   Operation 375 'load' 'in_data_12_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_22 : Operation 376 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_4 = load i4 %in_data_6_addr_4"   --->   Operation 376 'load' 'in_data_6_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_22 : Operation 377 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_5 = load i4 %in_data_6_addr_5"   --->   Operation 377 'load' 'in_data_6_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_22 : Operation 378 [1/1] (0.00ns)   --->   "%in_data_6_addr_6 = getelementptr i2 %in_data_6, i64 0, i64 6"   --->   Operation 378 'getelementptr' 'in_data_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 379 [2/2] (2.32ns)   --->   "%in_data_6_load_6 = load i4 %in_data_6_addr_6"   --->   Operation 379 'load' 'in_data_6_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_22 : Operation 380 [1/1] (0.00ns)   --->   "%in_data_6_addr_7 = getelementptr i2 %in_data_6, i64 0, i64 7"   --->   Operation 380 'getelementptr' 'in_data_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 381 [2/2] (2.32ns)   --->   "%in_data_6_load_7 = load i4 %in_data_6_addr_7"   --->   Operation 381 'load' 'in_data_6_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_22 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln143_21 = sext i2 %in_data_6_load_4" [case_3.cc:143]   --->   Operation 382 'sext' 'sext_ln143_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln143_22 = sext i2 %in_data_6_load_5" [case_3.cc:143]   --->   Operation 383 'sext' 'sext_ln143_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 384 [1/1] (1.56ns)   --->   "%tmp36 = add i3 %sext_ln143_21, i3 %sext_ln143_22" [case_3.cc:143]   --->   Operation 384 'add' 'tmp36' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 7.27>
ST_23 : Operation 385 [1/1] (0.00ns)   --->   "%mul_i3788_lcssa2_lcssa_phi_load = load i32 %mul_i3788_lcssa2_lcssa_phi" [case_3.cc:106]   --->   Operation 385 'load' 'mul_i3788_lcssa2_lcssa_phi_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 386 [1/1] (0.00ns)   --->   "%add_i4195_lcssa_phi_load = load i32 %add_i4195_lcssa_phi"   --->   Operation 386 'load' 'add_i4195_lcssa_phi_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 387 [1/1] (0.00ns)   --->   "%in_scalar_addr_8 = getelementptr i4 %in_scalar, i64 0, i64 21"   --->   Operation 387 'getelementptr' 'in_scalar_addr_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 388 [2/2] (2.32ns)   --->   "%in_scalar_load_8 = load i5 %in_scalar_addr_8"   --->   Operation 388 'load' 'in_scalar_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_23 : Operation 389 [1/1] (0.00ns)   --->   "%empty_29 = trunc i32 %add_i4195_lcssa_phi_load"   --->   Operation 389 'trunc' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 390 [1/1] (0.00ns)   --->   "%empty_30 = trunc i32 %mul_i3788_lcssa2_lcssa_phi_load" [case_3.cc:106]   --->   Operation 390 'trunc' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 391 [1/1] (3.49ns)   --->   "%mul_i3092 = mul i5 %empty_30, i5 %empty_29" [case_3.cc:106]   --->   Operation 391 'mul' 'mul_i3092' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i32 %mul_i3788_lcssa2_lcssa_phi_load" [case_3.cc:106]   --->   Operation 392 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 393 [1/1] (2.34ns)   --->   "%mul_i2994 = mul i8 %sext_ln22, i8 %sext_ln22" [case_3.cc:22]   --->   Operation 393 'mul' 'mul_i2994' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 394 [1/1] (0.00ns)   --->   "%empty_31 = trunc i8 %mul_i2994" [case_3.cc:22]   --->   Operation 394 'trunc' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 395 [1/1] (0.00ns)   --->   "%empty_32 = trunc i32 %add_i4195_lcssa_phi_load"   --->   Operation 395 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 396 [1/1] (0.00ns)   --->   "%conv4_i2839 = sext i4 %in_scalar_load"   --->   Operation 396 'sext' 'conv4_i2839' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 397 [1/1] (1.91ns)   --->   "%conv_i2819 = add i8 %empty_32, i8 %conv4_i2839"   --->   Operation 397 'add' 'conv_i2819' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 398 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_6 = load i4 %in_data_12_addr_6"   --->   Operation 398 'load' 'in_data_12_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_23 : Operation 399 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_7 = load i4 %in_data_12_addr_7"   --->   Operation 399 'load' 'in_data_12_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_23 : Operation 400 [1/1] (0.00ns)   --->   "%conv_i2951_7 = sext i2 %in_data_12_load_7"   --->   Operation 400 'sext' 'conv_i2951_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 401 [1/1] (1.62ns)   --->   "%conv_i2917_7 = mul i3 %empty_31, i3 %conv_i2951_7" [case_3.cc:22]   --->   Operation 401 'mul' 'conv_i2917_7' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 402 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_6 = load i4 %in_data_6_addr_6"   --->   Operation 402 'load' 'in_data_6_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_23 : Operation 403 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_7 = load i4 %in_data_6_addr_7"   --->   Operation 403 'load' 'in_data_6_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_23 : Operation 404 [1/1] (0.00ns)   --->   "%empty_34 = trunc i8 %mul_i2994" [case_3.cc:22]   --->   Operation 404 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 405 [1/1] (0.00ns)   --->   "%in_data_6_load_6_cast = sext i2 %in_data_6_load_6"   --->   Operation 405 'sext' 'in_data_6_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 406 [1/1] (0.00ns)   --->   "%in_data_6_load_7_cast = sext i2 %in_data_6_load_7"   --->   Operation 406 'sext' 'in_data_6_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 407 [1/1] (0.00ns)   --->   "%tmp32_cast = sext i4 %tmp32" [case_3.cc:143]   --->   Operation 407 'sext' 'tmp32_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 408 [1/1] (0.00ns)   --->   "%tmp36_cast = sext i3 %tmp36" [case_3.cc:143]   --->   Operation 408 'sext' 'tmp36_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 409 [1/1] (1.56ns)   --->   "%tmp37 = add i3 %in_data_6_load_6_cast, i3 %in_data_6_load_7_cast"   --->   Operation 409 'add' 'tmp37' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 410 [1/1] (0.00ns)   --->   "%tmp37_cast = sext i3 %tmp37"   --->   Operation 410 'sext' 'tmp37_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 411 [1/1] (1.65ns)   --->   "%tmp35 = add i4 %tmp37_cast, i4 %tmp36_cast" [case_3.cc:143]   --->   Operation 411 'add' 'tmp35' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 412 [1/1] (0.00ns)   --->   "%tmp35_cast = sext i4 %tmp35" [case_3.cc:143]   --->   Operation 412 'sext' 'tmp35_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 413 [1/1] (1.73ns)   --->   "%tmp31 = add i5 %tmp35_cast, i5 %tmp32_cast" [case_3.cc:143]   --->   Operation 413 'add' 'tmp31' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 414 [1/1] (0.00ns)   --->   "%m73 = trunc i8 %mul_i2994" [case_3.cc:22]   --->   Operation 414 'trunc' 'm73' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 415 [1/1] (0.00ns)   --->   "%empty_35 = trunc i8 %mul_i2994" [case_3.cc:22]   --->   Operation 415 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>

State 24 <SV = 13> <Delay = 8.64>
ST_24 : Operation 416 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_8 = load i5 %in_scalar_addr_8"   --->   Operation 416 'load' 'in_scalar_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_24 : Operation 417 [1/1] (0.00ns)   --->   "%conv_i2951 = sext i2 %in_data_12_load"   --->   Operation 417 'sext' 'conv_i2951' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 418 [1/1] (0.00ns)   --->   "%conv_i2951_1 = sext i2 %in_data_12_load_1"   --->   Operation 418 'sext' 'conv_i2951_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 419 [1/1] (0.00ns)   --->   "%conv_i2951_2 = sext i2 %in_data_12_load_2"   --->   Operation 419 'sext' 'conv_i2951_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 420 [1/1] (0.00ns)   --->   "%conv_i2951_3 = sext i2 %in_data_12_load_3"   --->   Operation 420 'sext' 'conv_i2951_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 421 [1/1] (1.62ns)   --->   "%conv_i2917_3 = mul i3 %empty_31, i3 %conv_i2951_3" [case_3.cc:22]   --->   Operation 421 'mul' 'conv_i2917_3' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 422 [1/1] (0.00ns)   --->   "%conv_i2951_4 = sext i2 %in_data_12_load_4"   --->   Operation 422 'sext' 'conv_i2951_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 423 [1/1] (1.62ns)   --->   "%conv_i2917_4 = mul i3 %empty_31, i3 %conv_i2951_4" [case_3.cc:22]   --->   Operation 423 'mul' 'conv_i2917_4' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 424 [1/1] (0.00ns)   --->   "%conv_i2951_5 = sext i2 %in_data_12_load_5"   --->   Operation 424 'sext' 'conv_i2951_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 425 [1/1] (0.00ns)   --->   "%conv_i2951_6 = sext i2 %in_data_12_load_6"   --->   Operation 425 'sext' 'conv_i2951_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 426 [1/1] (1.62ns)   --->   "%conv_i2917 = mul i3 %empty_31, i3 %conv_i2951" [case_3.cc:22]   --->   Operation 426 'mul' 'conv_i2917' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 427 [1/1] (1.62ns)   --->   "%conv_i2917_1 = mul i3 %empty_31, i3 %conv_i2951_1" [case_3.cc:22]   --->   Operation 427 'mul' 'conv_i2917_1' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 428 [1/1] (1.62ns)   --->   "%conv_i2917_2 = mul i3 %empty_31, i3 %conv_i2951_2" [case_3.cc:22]   --->   Operation 428 'mul' 'conv_i2917_2' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 429 [1/1] (1.65ns)   --->   "%add_i2718 = add i3 %conv_i2917_7, i3 %conv_i2951" [case_3.cc:22]   --->   Operation 429 'add' 'add_i2718' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 430 [1/1] (1.65ns)   --->   "%add_i2718_1 = add i3 %conv_i2917_7, i3 %conv_i2951_1" [case_3.cc:22]   --->   Operation 430 'add' 'add_i2718_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 431 [1/1] (1.65ns)   --->   "%add_i2718_2 = add i3 %conv_i2917_7, i3 %conv_i2951_2" [case_3.cc:22]   --->   Operation 431 'add' 'add_i2718_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 432 [1/1] (1.62ns)   --->   "%conv_i2628_2 = mul i3 %empty_33, i3 %conv_i2951_2"   --->   Operation 432 'mul' 'conv_i2628_2' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 433 [1/1] (1.65ns)   --->   "%add_i2718_3 = add i3 %conv_i2917_7, i3 %conv_i2951_3" [case_3.cc:22]   --->   Operation 433 'add' 'add_i2718_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 434 [1/1] (1.62ns)   --->   "%conv_i2628_3 = mul i3 %empty_33, i3 %conv_i2951_3"   --->   Operation 434 'mul' 'conv_i2628_3' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 435 [1/1] (1.65ns)   --->   "%add_i2718_4 = add i3 %conv_i2917_7, i3 %conv_i2951_4" [case_3.cc:22]   --->   Operation 435 'add' 'add_i2718_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 436 [1/1] (1.62ns)   --->   "%conv_i2628_4 = mul i3 %empty_33, i3 %conv_i2951_4"   --->   Operation 436 'mul' 'conv_i2628_4' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 437 [1/1] (1.62ns)   --->   "%conv_i2628_5 = mul i3 %empty_33, i3 %conv_i2951_5"   --->   Operation 437 'mul' 'conv_i2628_5' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 438 [1/1] (1.62ns)   --->   "%conv_i2628_6 = mul i3 %empty_33, i3 %conv_i2951_6"   --->   Operation 438 'mul' 'conv_i2628_6' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 439 [1/1] (1.62ns)   --->   "%conv_i2628_7 = mul i3 %empty_33, i3 %conv_i2951_7"   --->   Operation 439 'mul' 'conv_i2628_7' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 440 [1/1] (1.62ns)   --->   "%conv_i2917_5 = mul i3 %empty_31, i3 %conv_i2951_5" [case_3.cc:22]   --->   Operation 440 'mul' 'conv_i2917_5' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 441 [1/1] (1.62ns)   --->   "%conv_i2628 = mul i3 %empty_33, i3 %conv_i2951"   --->   Operation 441 'mul' 'conv_i2628' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 442 [1/1] (1.62ns)   --->   "%conv_i2628_1 = mul i3 %empty_33, i3 %conv_i2951_1"   --->   Operation 442 'mul' 'conv_i2628_1' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 443 [1/1] (1.65ns)   --->   "%add_i2718_5 = add i3 %conv_i2917_7, i3 %conv_i2951_5" [case_3.cc:22]   --->   Operation 443 'add' 'add_i2718_5' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 444 [1/1] (1.62ns)   --->   "%conv_i2917_6 = mul i3 %empty_31, i3 %conv_i2951_6" [case_3.cc:22]   --->   Operation 444 'mul' 'conv_i2917_6' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 445 [1/1] (1.65ns)   --->   "%add_i2718_6 = add i3 %conv_i2917_7, i3 %conv_i2951_6" [case_3.cc:22]   --->   Operation 445 'add' 'add_i2718_6' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i7 %empty_34" [case_3.cc:132]   --->   Operation 446 'sext' 'sext_ln132' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 447 [1/1] (0.00ns)   --->   "%conv_i2819_cast = sext i8 %conv_i2819"   --->   Operation 447 'sext' 'conv_i2819_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 448 [1/1] (1.65ns)   --->   "%add_i2718_7 = add i3 %conv_i2917_7, i3 %conv_i2951_7" [case_3.cc:22]   --->   Operation 448 'add' 'add_i2718_7' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln132_1 = sext i3 %conv_i2628" [case_3.cc:132]   --->   Operation 449 'sext' 'sext_ln132_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln132_2 = sext i3 %conv_i2917" [case_3.cc:132]   --->   Operation 450 'sext' 'sext_ln132_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln132_3 = sext i3 %conv_i2628_1" [case_3.cc:132]   --->   Operation 451 'sext' 'sext_ln132_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln132_4 = sext i3 %conv_i2917_1" [case_3.cc:132]   --->   Operation 452 'sext' 'sext_ln132_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln132_5 = sext i3 %conv_i2628_2" [case_3.cc:132]   --->   Operation 453 'sext' 'sext_ln132_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln132_6 = sext i3 %conv_i2917_2" [case_3.cc:132]   --->   Operation 454 'sext' 'sext_ln132_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln132_7 = sext i3 %conv_i2628_3" [case_3.cc:132]   --->   Operation 455 'sext' 'sext_ln132_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i3 %conv_i2917_3" [case_3.cc:143]   --->   Operation 456 'sext' 'sext_ln143' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln143_1 = sext i3 %conv_i2628_4" [case_3.cc:143]   --->   Operation 457 'sext' 'sext_ln143_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln143_2 = sext i3 %conv_i2917_4" [case_3.cc:143]   --->   Operation 458 'sext' 'sext_ln143_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln143_3 = sext i3 %conv_i2628_5" [case_3.cc:143]   --->   Operation 459 'sext' 'sext_ln143_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln143_4 = sext i3 %conv_i2917_5" [case_3.cc:143]   --->   Operation 460 'sext' 'sext_ln143_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln143_5 = sext i3 %conv_i2628_6" [case_3.cc:143]   --->   Operation 461 'sext' 'sext_ln143_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln143_6 = sext i3 %conv_i2917_6" [case_3.cc:143]   --->   Operation 462 'sext' 'sext_ln143_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln143_7 = sext i3 %conv_i2628_7" [case_3.cc:143]   --->   Operation 463 'sext' 'sext_ln143_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln143_8 = sext i3 %conv_i2917_7" [case_3.cc:143]   --->   Operation 464 'sext' 'sext_ln143_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln143_9 = sext i3 %add_i2718_3" [case_3.cc:143]   --->   Operation 465 'sext' 'sext_ln143_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln143_10 = sext i3 %add_i2718_4" [case_3.cc:143]   --->   Operation 466 'sext' 'sext_ln143_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln143_11 = sext i3 %add_i2718_1" [case_3.cc:143]   --->   Operation 467 'sext' 'sext_ln143_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln143_12 = sext i3 %add_i2718_2" [case_3.cc:143]   --->   Operation 468 'sext' 'sext_ln143_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln143_13 = sext i3 %add_i2718" [case_3.cc:143]   --->   Operation 469 'sext' 'sext_ln143_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln143_14 = sext i3 %add_i2718_5" [case_3.cc:143]   --->   Operation 470 'sext' 'sext_ln143_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln143_15 = sext i3 %add_i2718_6" [case_3.cc:143]   --->   Operation 471 'sext' 'sext_ln143_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln143_16 = sext i3 %add_i2718_7" [case_3.cc:143]   --->   Operation 472 'sext' 'sext_ln143_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 473 [1/1] (1.65ns)   --->   "%tmp7 = add i4 %sext_ln132_2, i4 %sext_ln132_1" [case_3.cc:132]   --->   Operation 473 'add' 'tmp7' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 474 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i4 %tmp7" [case_3.cc:132]   --->   Operation 474 'sext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 475 [1/1] (1.65ns)   --->   "%tmp9 = add i4 %sext_ln132_3, i4 %sext_ln132_4" [case_3.cc:132]   --->   Operation 475 'add' 'tmp9' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 476 [1/1] (0.00ns)   --->   "%tmp9_cast = sext i4 %tmp9" [case_3.cc:132]   --->   Operation 476 'sext' 'tmp9_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 477 [1/1] (1.73ns)   --->   "%tmp6 = add i5 %tmp9_cast, i5 %tmp7_cast" [case_3.cc:132]   --->   Operation 477 'add' 'tmp6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 478 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i5 %tmp6" [case_3.cc:132]   --->   Operation 478 'sext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 479 [1/1] (1.65ns)   --->   "%tmp11 = add i4 %sext_ln132_5, i4 %sext_ln132_6" [case_3.cc:132]   --->   Operation 479 'add' 'tmp11' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 480 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i4 %tmp11" [case_3.cc:132]   --->   Operation 480 'sext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 481 [1/1] (1.65ns)   --->   "%tmp13 = add i4 %sext_ln132_7, i4 %sext_ln143" [case_3.cc:132]   --->   Operation 481 'add' 'tmp13' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 482 [1/1] (0.00ns)   --->   "%tmp13_cast = sext i4 %tmp13" [case_3.cc:132]   --->   Operation 482 'sext' 'tmp13_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 483 [1/1] (1.73ns)   --->   "%tmp10 = add i5 %tmp13_cast, i5 %tmp11_cast" [case_3.cc:132]   --->   Operation 483 'add' 'tmp10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 484 [1/1] (0.00ns)   --->   "%tmp10_cast = sext i5 %tmp10" [case_3.cc:132]   --->   Operation 484 'sext' 'tmp10_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 485 [1/1] (1.78ns)   --->   "%tmp2 = add i6 %tmp10_cast, i6 %tmp6_cast" [case_3.cc:132]   --->   Operation 485 'add' 'tmp2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 486 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i6 %tmp2" [case_3.cc:132]   --->   Operation 486 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 487 [1/1] (1.65ns)   --->   "%tmp16 = add i4 %sext_ln143_1, i4 %sext_ln143_2" [case_3.cc:143]   --->   Operation 487 'add' 'tmp16' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 488 [1/1] (0.00ns)   --->   "%tmp16_cast = sext i4 %tmp16" [case_3.cc:143]   --->   Operation 488 'sext' 'tmp16_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 489 [1/1] (1.65ns)   --->   "%tmp17 = add i4 %sext_ln143_3, i4 %sext_ln143_4" [case_3.cc:143]   --->   Operation 489 'add' 'tmp17' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 490 [1/1] (0.00ns)   --->   "%tmp17_cast = sext i4 %tmp17" [case_3.cc:143]   --->   Operation 490 'sext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 491 [1/1] (1.73ns)   --->   "%tmp15 = add i5 %tmp17_cast, i5 %tmp16_cast" [case_3.cc:143]   --->   Operation 491 'add' 'tmp15' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 492 [1/1] (0.00ns)   --->   "%tmp15_cast = sext i5 %tmp15" [case_3.cc:143]   --->   Operation 492 'sext' 'tmp15_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 493 [1/1] (1.65ns)   --->   "%tmp19 = add i4 %sext_ln143_5, i4 %sext_ln143_6" [case_3.cc:143]   --->   Operation 493 'add' 'tmp19' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 494 [1/1] (0.00ns)   --->   "%tmp19_cast = sext i4 %tmp19" [case_3.cc:143]   --->   Operation 494 'sext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 495 [1/1] (1.65ns)   --->   "%tmp20 = add i4 %sext_ln143_7, i4 %sext_ln143_8" [case_3.cc:143]   --->   Operation 495 'add' 'tmp20' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 496 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i4 %tmp20" [case_3.cc:143]   --->   Operation 496 'sext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 497 [1/1] (1.73ns)   --->   "%tmp18 = add i5 %tmp20_cast, i5 %tmp19_cast" [case_3.cc:143]   --->   Operation 497 'add' 'tmp18' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 498 [1/1] (0.00ns)   --->   "%tmp18_cast = sext i5 %tmp18" [case_3.cc:143]   --->   Operation 498 'sext' 'tmp18_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 499 [1/1] (1.78ns)   --->   "%tmp14 = add i6 %tmp18_cast, i6 %tmp15_cast" [case_3.cc:143]   --->   Operation 499 'add' 'tmp14' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 500 [1/1] (0.00ns)   --->   "%tmp14_cast = sext i6 %tmp14" [case_3.cc:143]   --->   Operation 500 'sext' 'tmp14_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 501 [1/1] (1.82ns)   --->   "%tmp = add i7 %tmp14_cast, i7 %tmp2_cast" [case_3.cc:143]   --->   Operation 501 'add' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 502 [1/1] (1.65ns)   --->   "%tmp26 = add i4 %sext_ln143_9, i4 %sext_ln143_10" [case_3.cc:143]   --->   Operation 502 'add' 'tmp26' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 503 [1/1] (0.00ns)   --->   "%tmp26_cast = sext i4 %tmp26" [case_3.cc:143]   --->   Operation 503 'sext' 'tmp26_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 504 [1/1] (1.65ns)   --->   "%tmp27 = add i4 %sext_ln143_11, i4 %sext_ln143_12" [case_3.cc:143]   --->   Operation 504 'add' 'tmp27' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 505 [1/1] (0.00ns)   --->   "%tmp27_cast = sext i4 %tmp27" [case_3.cc:143]   --->   Operation 505 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 506 [1/1] (1.73ns)   --->   "%tmp25 = add i5 %tmp27_cast, i5 %tmp26_cast" [case_3.cc:143]   --->   Operation 506 'add' 'tmp25' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 507 [1/1] (0.00ns)   --->   "%tmp25_cast = sext i5 %tmp25" [case_3.cc:143]   --->   Operation 507 'sext' 'tmp25_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 508 [1/1] (1.65ns)   --->   "%tmp29 = add i4 %sext_ln143_13, i4 %sext_ln143_14" [case_3.cc:143]   --->   Operation 508 'add' 'tmp29' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 509 [1/1] (0.00ns)   --->   "%tmp29_cast = sext i4 %tmp29" [case_3.cc:143]   --->   Operation 509 'sext' 'tmp29_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 510 [1/1] (1.65ns)   --->   "%tmp30 = add i4 %sext_ln143_15, i4 %sext_ln143_16" [case_3.cc:143]   --->   Operation 510 'add' 'tmp30' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 511 [1/1] (0.00ns)   --->   "%tmp30_cast = sext i4 %tmp30" [case_3.cc:143]   --->   Operation 511 'sext' 'tmp30_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 512 [1/1] (1.73ns)   --->   "%tmp28 = add i5 %tmp30_cast, i5 %tmp29_cast" [case_3.cc:143]   --->   Operation 512 'add' 'tmp28' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 513 [1/1] (0.00ns)   --->   "%tmp28_cast = sext i5 %tmp28" [case_3.cc:143]   --->   Operation 513 'sext' 'tmp28_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 514 [1/1] (1.78ns)   --->   "%tmp24 = add i6 %tmp28_cast, i6 %tmp25_cast" [case_3.cc:143]   --->   Operation 514 'add' 'tmp24' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 515 [1/1] (0.00ns)   --->   "%tmp24_cast = sext i6 %tmp24" [case_3.cc:143]   --->   Operation 515 'sext' 'tmp24_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 516 [1/1] (0.00ns)   --->   "%tmp31_cast = sext i5 %tmp31" [case_3.cc:143]   --->   Operation 516 'sext' 'tmp31_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 517 [1/1] (1.82ns)   --->   "%tmp23 = add i7 %tmp31_cast, i7 %tmp24_cast" [case_3.cc:143]   --->   Operation 517 'add' 'tmp23' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 518 [1/1] (0.00ns)   --->   "%in_scalar_load_8_cast = sext i4 %in_scalar_load_8"   --->   Operation 518 'sext' 'in_scalar_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 519 [1/1] (0.00ns)   --->   "%mul_i3092_cast = sext i5 %mul_i3092" [case_3.cc:106]   --->   Operation 519 'sext' 'mul_i3092_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp38 = add i9 %conv_i2819_cast, i9 %sext_ln132" [case_3.cc:132]   --->   Operation 520 'add' 'tmp38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 521 [1/1] (1.78ns)   --->   "%tmp39 = add i6 %mul_i3092_cast, i6 %in_scalar_load_8_cast" [case_3.cc:106]   --->   Operation 521 'add' 'tmp39' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 522 [1/1] (0.00ns)   --->   "%tmp39_cast = sext i6 %tmp39" [case_3.cc:106]   --->   Operation 522 'sext' 'tmp39_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 523 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp21 = add i9 %tmp39_cast, i9 %tmp38" [case_3.cc:106]   --->   Operation 523 'add' 'tmp21' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 14> <Delay = 7.82>
ST_25 : Operation 524 [1/1] (0.00ns)   --->   "%m29_4_load = load i32 %m29_4" [case_3.cc:143]   --->   Operation 524 'load' 'm29_4_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 525 [1/1] (0.00ns)   --->   "%in_scalar_load_8_cast93 = sext i4 %in_scalar_load_8"   --->   Operation 525 'sext' 'in_scalar_load_8_cast93' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_cast = sext i7 %tmp" [case_3.cc:143]   --->   Operation 526 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 527 [1/1] (0.00ns)   --->   "%tmp23_cast = sext i7 %tmp23" [case_3.cc:143]   --->   Operation 527 'sext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 528 [1/1] (1.87ns)   --->   "%tmp4 = add i8 %tmp23_cast, i8 %tmp_cast" [case_3.cc:143]   --->   Operation 528 'add' 'tmp4' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp4, i6 0" [case_3.cc:143]   --->   Operation 529 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 530 [1/1] (0.00ns)   --->   "%tmp1 = sext i14 %tmp_5" [case_3.cc:143]   --->   Operation 530 'sext' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %tmp21, i9 0" [case_3.cc:106]   --->   Operation 531 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 532 [1/1] (0.00ns)   --->   "%tmp3 = sext i18 %tmp_6" [case_3.cc:106]   --->   Operation 532 'sext' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143 = add i32 %m29_4_load, i32 %tmp1" [case_3.cc:143]   --->   Operation 533 'add' 'add_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 534 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln143_1 = add i32 %add_ln143, i32 %tmp3" [case_3.cc:143]   --->   Operation 534 'add' 'add_ln143_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 535 [1/1] (0.00ns)   --->   "%in_scalar_load_4_cast = sext i4 %in_scalar_load_4"   --->   Operation 535 'sext' 'in_scalar_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 536 [1/1] (0.00ns)   --->   "%m73_cast = sext i6 %m73" [case_3.cc:22]   --->   Operation 536 'sext' 'm73_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 537 [1/1] (0.00ns)   --->   "%conv_i2324_cast = sext i5 %empty_35" [case_3.cc:22]   --->   Operation 537 'sext' 'conv_i2324_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i6 %m76" [case_3.cc:155]   --->   Operation 538 'sext' 'sext_ln155' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 539 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %add_ln143_1, i32 %m29_7" [case_3.cc:22]   --->   Operation 539 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_25 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln155 = br void %L_n7_2" [case_3.cc:155]   --->   Operation 540 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>

State 26 <SV = 15> <Delay = 4.86>
ST_26 : Operation 541 [1/1] (0.00ns)   --->   "%i_n7_0_1 = load i4 %i_n7_0" [case_3.cc:155]   --->   Operation 541 'load' 'i_n7_0_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 542 [1/1] (0.00ns)   --->   "%m29_12 = load i32 %m29_7"   --->   Operation 542 'load' 'm29_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 543 [1/1] (1.73ns)   --->   "%icmp_ln155 = icmp_eq  i4 %i_n7_0_1, i4 8" [case_3.cc:155]   --->   Operation 543 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 544 [1/1] (1.73ns)   --->   "%i_n7_0_2 = add i4 %i_n7_0_1, i4 1" [case_3.cc:155]   --->   Operation 544 'add' 'i_n7_0_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %L_n7_2.split, void %for.cond.cleanup330" [case_3.cc:155]   --->   Operation 545 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 546 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:17]   --->   Operation 546 'specpipeline' 'specpipeline_ln17' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_26 : Operation 547 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_3.cc:22]   --->   Operation 547 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_26 : Operation 548 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [case_3.cc:155]   --->   Operation 548 'specloopname' 'specloopname_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_26 : Operation 549 [1/1] (1.58ns)   --->   "%br_ln156 = br void %for.inc399" [case_3.cc:156]   --->   Operation 549 'br' 'br_ln156' <Predicate = (!icmp_ln155)> <Delay = 1.58>
ST_26 : Operation 550 [1/1] (0.00ns)   --->   "%p_phi = alloca i32 1"   --->   Operation 550 'alloca' 'p_phi' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_26 : Operation 551 [1/1] (0.00ns)   --->   "%phi_ln174 = alloca i32 1"   --->   Operation 551 'alloca' 'phi_ln174' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_26 : Operation 552 [1/1] (0.00ns)   --->   "%i_n8_1 = alloca i32 1" [case_3.cc:170]   --->   Operation 552 'alloca' 'i_n8_1' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_26 : Operation 553 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 553 'alloca' 'indvar_flatten6' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_26 : Operation 554 [1/1] (0.00ns)   --->   "%m29_10 = alloca i32 1" [case_3.cc:22]   --->   Operation 554 'alloca' 'm29_10' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_26 : Operation 555 [1/1] (0.00ns)   --->   "%in_scalar_addr_9 = getelementptr i4 %in_scalar, i64 0, i64 27"   --->   Operation 555 'getelementptr' 'in_scalar_addr_9' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_26 : Operation 556 [2/2] (2.32ns)   --->   "%in_scalar_load_9 = load i5 %in_scalar_addr_9"   --->   Operation 556 'load' 'in_scalar_load_9' <Predicate = (icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_26 : Operation 557 [1/1] (4.86ns)   --->   "%m87 = mul i9 %sext_ln22_2, i9 %in_scalar_load_8_cast93" [case_3.cc:22]   --->   Operation 557 'mul' 'm87' <Predicate = (icmp_ln155)> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln106_cast = sext i6 %trunc_ln106" [case_3.cc:106]   --->   Operation 558 'sext' 'trunc_ln106_cast' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_26 : Operation 559 [1/1] (0.00ns)   --->   "%add_i2718_7_cast115 = sext i3 %add_i2718_7" [case_3.cc:22]   --->   Operation 559 'sext' 'add_i2718_7_cast115' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_26 : Operation 560 [1/1] (1.82ns)   --->   "%m88 = add i7 %add_i2718_7_cast115, i7 %trunc_ln106_cast" [case_3.cc:22]   --->   Operation 560 'add' 'm88' <Predicate = (icmp_ln155)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 561 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m29_12, i32 %m29_10" [case_3.cc:22]   --->   Operation 561 'store' 'store_ln22' <Predicate = (icmp_ln155)> <Delay = 1.58>
ST_26 : Operation 562 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten6"   --->   Operation 562 'store' 'store_ln0' <Predicate = (icmp_ln155)> <Delay = 1.58>
ST_26 : Operation 563 [1/1] (1.58ns)   --->   "%store_ln170 = store i4 0, i4 %i_n8_1" [case_3.cc:170]   --->   Operation 563 'store' 'store_ln170' <Predicate = (icmp_ln155)> <Delay = 1.58>

State 27 <SV = 16> <Delay = 3.32>
ST_27 : Operation 564 [1/1] (0.00ns)   --->   "%i_n7_1 = phi i4 0, void %L_n7_2.split, i4 %add_ln156, void %fpga_resource_hint.for.inc399.40" [case_3.cc:156]   --->   Operation 564 'phi' 'i_n7_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 565 [1/1] (1.73ns)   --->   "%icmp_ln156 = icmp_eq  i4 %i_n7_1, i4 8" [case_3.cc:156]   --->   Operation 565 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 566 [1/1] (1.73ns)   --->   "%add_ln156 = add i4 %i_n7_1, i4 1" [case_3.cc:156]   --->   Operation 566 'add' 'add_ln156' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %fpga_resource_hint.for.inc399.40, void %for.inc402" [case_3.cc:156]   --->   Operation 567 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i4 %i_n7_1" [case_3.cc:156]   --->   Operation 568 'zext' 'zext_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_27 : Operation 569 [1/1] (0.00ns)   --->   "%in_data_0_addr_2 = getelementptr i2 %in_data_0, i64 0, i64 %zext_ln156" [case_3.cc:158]   --->   Operation 569 'getelementptr' 'in_data_0_addr_2' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_27 : Operation 570 [2/2] (2.32ns)   --->   "%in_data_0_load_2 = load i4 %in_data_0_addr_2" [case_3.cc:158]   --->   Operation 570 'load' 'in_data_0_load_2' <Predicate = (!icmp_ln156)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_27 : Operation 571 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:63]   --->   Operation 571 'specfucore' 'specfucore_ln63' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_27 : Operation 572 [1/1] (0.00ns)   --->   "%in_data_14_addr = getelementptr i2 %in_data_14, i64 0, i64 %zext_ln156" [case_3.cc:162]   --->   Operation 572 'getelementptr' 'in_data_14_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_27 : Operation 573 [2/2] (2.32ns)   --->   "%in_data_14_load = load i4 %in_data_14_addr" [case_3.cc:162]   --->   Operation 573 'load' 'in_data_14_load' <Predicate = (!icmp_ln156)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_27 : Operation 574 [1/1] (1.58ns)   --->   "%store_ln155 = store i4 %i_n7_0_2, i4 %i_n7_0" [case_3.cc:155]   --->   Operation 574 'store' 'store_ln155' <Predicate = (icmp_ln156)> <Delay = 1.58>
ST_27 : Operation 575 [1/1] (0.00ns)   --->   "%br_ln155 = br void %L_n7_2" [case_3.cc:155]   --->   Operation 575 'br' 'br_ln155' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 28 <SV = 17> <Delay = 7.63>
ST_28 : Operation 576 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_2 = load i4 %in_data_0_addr_2" [case_3.cc:158]   --->   Operation 576 'load' 'in_data_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_28 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln158 = sext i2 %in_data_0_load_2" [case_3.cc:158]   --->   Operation 577 'sext' 'sext_ln158' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 578 [1/1] (2.34ns)   --->   "%m74 = mul i6 %in_scalar_load_4_cast, i6 %sext_ln158" [case_3.cc:158]   --->   Operation 578 'mul' 'm74' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln158_1 = sext i6 %m74" [case_3.cc:158]   --->   Operation 579 'sext' 'sext_ln158_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln160 = sext i6 %m74" [case_3.cc:160]   --->   Operation 580 'sext' 'sext_ln160' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 581 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load = load i4 %in_data_14_addr" [case_3.cc:162]   --->   Operation 581 'load' 'in_data_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_28 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i2 %in_data_14_load" [case_3.cc:162]   --->   Operation 582 'sext' 'sext_ln162' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 583 [1/1] (3.49ns)   --->   "%mul_ln162 = mul i7 %conv_i2324_cast, i7 %sext_ln162" [case_3.cc:162]   --->   Operation 583 'mul' 'mul_ln162' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln162_1 = sext i7 %mul_ln162" [case_3.cc:162]   --->   Operation 584 'sext' 'sext_ln162_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 585 [1/1] (0.00ns)   --->   "%m77 = trunc i7 %mul_ln162" [case_3.cc:162]   --->   Operation 585 'trunc' 'm77' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln163 = sext i5 %m77" [case_3.cc:163]   --->   Operation 586 'sext' 'sext_ln163' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 587 [1/1] (1.82ns)   --->   "%add_ln163 = add i7 %sext_ln160, i7 %sext_ln155" [case_3.cc:163]   --->   Operation 587 'add' 'add_ln163' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 588 [1/1] (1.82ns)   --->   "%add_ln163_1 = add i7 %m73_cast, i7 %sext_ln163" [case_3.cc:163]   --->   Operation 588 'add' 'add_ln163_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 589 [1/1] (0.00ns)   --->   "%store_ln158 = store i32 %sext_ln158_1, i32 %mul_i2530_lcssa_phi" [case_3.cc:158]   --->   Operation 589 'store' 'store_ln158' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 590 [1/1] (0.00ns)   --->   "%store_ln162 = store i32 %sext_ln162_1, i32 %mul_i2303_lcssa1_phi" [case_3.cc:162]   --->   Operation 590 'store' 'store_ln162' <Predicate = true> <Delay = 0.00>

State 29 <SV = 18> <Delay = 6.01>
ST_29 : Operation 591 [1/1] (0.00ns)   --->   "%m29_7_load = load i32 %m29_7" [case_3.cc:163]   --->   Operation 591 'load' 'm29_7_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 592 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:18]   --->   Operation 592 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 593 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_3.cc:22]   --->   Operation 593 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 594 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [case_3.cc:156]   --->   Operation 594 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 595 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [case_3.cc:160]   --->   Operation 595 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 596 [1/1] (0.00ns)   --->   "%rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin4" [case_3.cc:161]   --->   Operation 596 'specregionend' 'rend120' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln163_1 = sext i7 %add_ln163" [case_3.cc:163]   --->   Operation 597 'sext' 'sext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln163_2 = sext i7 %add_ln163_1" [case_3.cc:163]   --->   Operation 598 'sext' 'sext_ln163_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 599 [1/1] (1.87ns)   --->   "%add_ln163_2 = add i8 %sext_ln163_2, i8 %sext_ln163_1" [case_3.cc:163]   --->   Operation 599 'add' 'add_ln163_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln163_3 = sext i8 %add_ln163_2" [case_3.cc:163]   --->   Operation 600 'sext' 'sext_ln163_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 601 [1/1] (2.55ns)   --->   "%m29_16 = add i32 %m29_7_load, i32 %sext_ln163_3" [case_3.cc:163]   --->   Operation 601 'add' 'm29_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 602 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m29_16, i32 %m29_7" [case_3.cc:22]   --->   Operation 602 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_29 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln156 = br void %for.inc399" [case_3.cc:156]   --->   Operation 603 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>

State 30 <SV = 16> <Delay = 7.18>
ST_30 : Operation 604 [1/1] (0.00ns)   --->   "%mul_i2303_lcssa1_phi_load_1 = load i32 %mul_i2303_lcssa1_phi" [case_3.cc:162]   --->   Operation 604 'load' 'mul_i2303_lcssa1_phi_load_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln162 = trunc i32 %mul_i2303_lcssa1_phi_load_1" [case_3.cc:162]   --->   Operation 605 'trunc' 'trunc_ln162' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 606 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_9 = load i5 %in_scalar_addr_9"   --->   Operation 606 'load' 'in_scalar_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 28> <RAM>
ST_30 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln162_cast = sext i5 %trunc_ln162" [case_3.cc:162]   --->   Operation 607 'sext' 'trunc_ln162_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 608 [1/1] (0.00ns)   --->   "%in_scalar_load_9_cast = sext i4 %in_scalar_load_9"   --->   Operation 608 'sext' 'in_scalar_load_9_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 609 [1/1] (4.86ns)   --->   "%m82 = mul i9 %trunc_ln162_cast, i9 %in_scalar_load_9_cast" [case_3.cc:162]   --->   Operation 609 'mul' 'm82' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 610 [1/1] (0.00ns)   --->   "%mul_i2053_cast = sext i9 %m82" [case_3.cc:162]   --->   Operation 610 'sext' 'mul_i2053_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 611 [1/1] (0.00ns)   --->   "%mul_i1680_cast = sext i9 %m87" [case_3.cc:22]   --->   Operation 611 'sext' 'mul_i1680_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln169 = br void %for.inc489" [case_3.cc:169]   --->   Operation 612 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>

State 31 <SV = 17> <Delay = 6.08>
ST_31 : Operation 613 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i7 %indvar_flatten6" [case_3.cc:169]   --->   Operation 613 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 614 [1/1] (1.87ns)   --->   "%icmp_ln169 = icmp_eq  i7 %indvar_flatten6_load, i7 64" [case_3.cc:169]   --->   Operation 614 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 615 [1/1] (1.87ns)   --->   "%add_ln169 = add i7 %indvar_flatten6_load, i7 1" [case_3.cc:169]   --->   Operation 615 'add' 'add_ln169' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 616 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %fpga_resource_hint.for.inc489.39, void %for.cond.cleanup407" [case_3.cc:169]   --->   Operation 616 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 617 [1/1] (0.00ns)   --->   "%i_n8_1_load = load i4 %i_n8_1" [case_3.cc:170]   --->   Operation 617 'load' 'i_n8_1_load' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_31 : Operation 618 [1/1] (1.73ns)   --->   "%icmp_ln170 = icmp_eq  i4 %i_n8_1_load, i4 8" [case_3.cc:170]   --->   Operation 618 'icmp' 'icmp_ln170' <Predicate = (!icmp_ln169)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 619 [1/1] (1.02ns)   --->   "%select_ln19 = select i1 %icmp_ln170, i4 0, i4 %i_n8_1_load" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:19]   --->   Operation 619 'select' 'select_ln19' <Predicate = (!icmp_ln169)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i4 %select_ln19" [case_3.cc:170]   --->   Operation 620 'zext' 'zext_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_31 : Operation 621 [1/1] (0.00ns)   --->   "%specfucore_ln67 = specfucore void @_ssdm_op_SpecFUCore, i9 %m82, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:67]   --->   Operation 621 'specfucore' 'specfucore_ln67' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_31 : Operation 622 [1/1] (0.00ns)   --->   "%in_data_4_addr_2 = getelementptr i2 %in_data_4, i64 0, i64 %zext_ln170" [case_3.cc:172]   --->   Operation 622 'getelementptr' 'in_data_4_addr_2' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_31 : Operation 623 [2/2] (2.32ns)   --->   "%in_data_4_load_2 = load i4 %in_data_4_addr_2" [case_3.cc:172]   --->   Operation 623 'load' 'in_data_4_load_2' <Predicate = (!icmp_ln169)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_31 : Operation 624 [1/1] (0.00ns)   --->   "%in_data_12_addr_9 = getelementptr i2 %in_data_12, i64 0, i64 %zext_ln170" [case_3.cc:174]   --->   Operation 624 'getelementptr' 'in_data_12_addr_9' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_31 : Operation 625 [2/2] (2.32ns)   --->   "%in_data_12_load_9 = load i4 %in_data_12_addr_9" [case_3.cc:174]   --->   Operation 625 'load' 'in_data_12_load_9' <Predicate = (!icmp_ln169)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_31 : Operation 626 [1/1] (0.00ns)   --->   "%specfucore_ln72 = specfucore void @_ssdm_op_SpecFUCore, i9 %m87, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:72]   --->   Operation 626 'specfucore' 'specfucore_ln72' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_31 : Operation 627 [1/1] (0.00ns)   --->   "%specfucore_ln73 = specfucore void @_ssdm_op_SpecFUCore, i7 %m88, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:73]   --->   Operation 627 'specfucore' 'specfucore_ln73' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_31 : Operation 628 [1/1] (1.73ns)   --->   "%add_ln170 = add i4 %select_ln19, i4 1" [case_3.cc:170]   --->   Operation 628 'add' 'add_ln170' <Predicate = (!icmp_ln169)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 629 [1/1] (1.58ns)   --->   "%store_ln169 = store i7 %add_ln169, i7 %indvar_flatten6" [case_3.cc:169]   --->   Operation 629 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 1.58>
ST_31 : Operation 630 [1/1] (1.58ns)   --->   "%store_ln170 = store i4 %add_ln170, i4 %i_n8_1" [case_3.cc:170]   --->   Operation 630 'store' 'store_ln170' <Predicate = (!icmp_ln169)> <Delay = 1.58>

State 32 <SV = 18> <Delay = 7.57>
ST_32 : Operation 631 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_2 = load i4 %in_data_4_addr_2" [case_3.cc:172]   --->   Operation 631 'load' 'in_data_4_load_2' <Predicate = (!icmp_ln169)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_32 : Operation 632 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_9 = load i4 %in_data_12_addr_9" [case_3.cc:174]   --->   Operation 632 'load' 'in_data_12_load_9' <Predicate = (!icmp_ln169)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_32 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i2 %in_data_12_load_9" [case_3.cc:174]   --->   Operation 633 'sext' 'sext_ln174' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_32 : Operation 634 [1/1] (1.65ns)   --->   "%m85 = add i4 %sext_ln174, i4 %sext_ln143_8" [case_3.cc:174]   --->   Operation 634 'add' 'm85' <Predicate = (!icmp_ln169)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln176 = sext i2 %in_data_4_load_2" [case_3.cc:176]   --->   Operation 635 'sext' 'sext_ln176' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_32 : Operation 636 [1/1] (1.73ns)   --->   "%add_ln180_1 = add i4 %m85, i4 %sext_ln176" [case_3.cc:180]   --->   Operation 636 'add' 'add_ln180_1' <Predicate = (!icmp_ln169)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln180_2 = sext i4 %add_ln180_1" [case_3.cc:180]   --->   Operation 637 'sext' 'sext_ln180_2' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_32 : Operation 638 [1/1] (1.87ns)   --->   "%add_ln180_2 = add i7 %sext_ln180_2, i7 %m88" [case_3.cc:180]   --->   Operation 638 'add' 'add_ln180_2' <Predicate = (!icmp_ln169)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 639 [1/1] (0.00ns)   --->   "%store_ln174 = store i4 %m85, i4 %phi_ln174" [case_3.cc:174]   --->   Operation 639 'store' 'store_ln174' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_32 : Operation 640 [1/1] (0.00ns)   --->   "%store_ln172 = store i2 %in_data_4_load_2, i2 %p_phi" [case_3.cc:172]   --->   Operation 640 'store' 'store_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.00>

State 33 <SV = 19> <Delay = 7.86>
ST_33 : Operation 641 [1/1] (0.00ns)   --->   "%m29_15 = load i32 %m29_10" [case_3.cc:180]   --->   Operation 641 'load' 'm29_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 642 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:19]   --->   Operation 642 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 643 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:19]   --->   Operation 643 'specpipeline' 'specpipeline_ln19' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 644 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n8_1_L_n8_2_str"   --->   Operation 644 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 645 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 645 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 646 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:19]   --->   Operation 646 'specpipeline' 'specpipeline_ln19' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 647 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:20]   --->   Operation 647 'specpipeline' 'specpipeline_ln20' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 648 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [case_3.cc:170]   --->   Operation 648 'specregionbegin' 'rbegin5' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 649 [1/1] (0.00ns)   --->   "%rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin5" [case_3.cc:171]   --->   Operation 649 'specregionend' 'rend128' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 650 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [case_3.cc:176]   --->   Operation 650 'specregionbegin' 'rbegin6' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 651 [1/1] (0.00ns)   --->   "%rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin6" [case_3.cc:177]   --->   Operation 651 'specregionend' 'rend126' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 652 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [case_3.cc:177]   --->   Operation 652 'specregionbegin' 'rbegin7' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 653 [1/1] (0.00ns)   --->   "%rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin7" [case_3.cc:178]   --->   Operation 653 'specregionend' 'rend124' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 654 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [case_3.cc:178]   --->   Operation 654 'specregionbegin' 'rbegin8' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 655 [1/1] (0.00ns)   --->   "%specfucore_ln74 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:74]   --->   Operation 655 'specfucore' 'specfucore_ln74' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 656 [1/1] (0.00ns)   --->   "%rend122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin8" [case_3.cc:179]   --->   Operation 656 'specregionend' 'rend122' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln180 = add i10 %mul_i2053_cast, i10 %mul_i1680_cast" [case_3.cc:180]   --->   Operation 657 'add' 'add_ln180' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i7 %add_ln180_2" [case_3.cc:180]   --->   Operation 658 'sext' 'sext_ln180' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 659 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln180_3 = add i10 %sext_ln180, i10 %add_ln180" [case_3.cc:180]   --->   Operation 659 'add' 'add_ln180_3' <Predicate = (!icmp_ln169)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln180_1 = sext i10 %add_ln180_3" [case_3.cc:180]   --->   Operation 660 'sext' 'sext_ln180_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_33 : Operation 661 [1/1] (2.55ns)   --->   "%m29_22 = add i32 %m29_15, i32 %sext_ln180_1" [case_3.cc:180]   --->   Operation 661 'add' 'm29_22' <Predicate = (!icmp_ln169)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 662 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m29_22, i32 %m29_10" [case_3.cc:22]   --->   Operation 662 'store' 'store_ln22' <Predicate = (!icmp_ln169)> <Delay = 1.58>
ST_33 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln170 = br void %for.inc489" [case_3.cc:170]   --->   Operation 663 'br' 'br_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00>

State 34 <SV = 20> <Delay = 1.58>
ST_34 : Operation 664 [1/1] (0.00ns)   --->   "%i_n9_0 = alloca i32 1" [case_3.cc:183]   --->   Operation 664 'alloca' 'i_n9_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 665 [1/1] (0.00ns)   --->   "%m29_14 = alloca i32 1" [case_3.cc:22]   --->   Operation 665 'alloca' 'm29_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 666 [1/1] (0.00ns)   --->   "%mul_i2303_lcssa1_phi_load = load i32 %mul_i2303_lcssa1_phi"   --->   Operation 666 'load' 'mul_i2303_lcssa1_phi_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 667 [1/1] (0.00ns)   --->   "%mul_i2530_lcssa_phi_load = load i32 %mul_i2530_lcssa_phi" [case_3.cc:158]   --->   Operation 667 'load' 'mul_i2530_lcssa_phi_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i32 %mul_i2530_lcssa_phi_load" [case_3.cc:158]   --->   Operation 668 'trunc' 'trunc_ln158' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 669 [1/1] (0.00ns)   --->   "%empty_36 = trunc i32 %mul_i2303_lcssa1_phi_load"   --->   Operation 669 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 670 [1/1] (0.00ns)   --->   "%m93 = trunc i8 %mul_i2994" [case_3.cc:22]   --->   Operation 670 'trunc' 'm93' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i4 %m93" [case_3.cc:183]   --->   Operation 671 'sext' 'sext_ln183' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 672 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m29_15, i32 %m29_14" [case_3.cc:22]   --->   Operation 672 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_34 : Operation 673 [1/1] (1.58ns)   --->   "%store_ln183 = store i4 0, i4 %i_n9_0" [case_3.cc:183]   --->   Operation 673 'store' 'store_ln183' <Predicate = true> <Delay = 1.58>
ST_34 : Operation 674 [1/1] (0.00ns)   --->   "%br_ln183 = br void %L_n9_2" [case_3.cc:183]   --->   Operation 674 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>

State 35 <SV = 21> <Delay = 3.32>
ST_35 : Operation 675 [1/1] (0.00ns)   --->   "%i_n9_0_1 = load i4 %i_n9_0" [case_3.cc:183]   --->   Operation 675 'load' 'i_n9_0_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 676 [1/1] (1.73ns)   --->   "%icmp_ln183 = icmp_eq  i4 %i_n9_0_1, i4 8" [case_3.cc:183]   --->   Operation 676 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 677 [1/1] (1.73ns)   --->   "%i_n9_0_2 = add i4 %i_n9_0_1, i4 1" [case_3.cc:183]   --->   Operation 677 'add' 'i_n9_0_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 678 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln183, void %L_n9_2.split, void %for.cond.cleanup497" [case_3.cc:183]   --->   Operation 678 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 679 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:21]   --->   Operation 679 'specpipeline' 'specpipeline_ln21' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_35 : Operation 680 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_3.cc:22]   --->   Operation 680 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_35 : Operation 681 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [case_3.cc:183]   --->   Operation 681 'specloopname' 'specloopname_ln183' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_35 : Operation 682 [1/1] (1.58ns)   --->   "%br_ln184 = br void %for.inc521" [case_3.cc:184]   --->   Operation 682 'br' 'br_ln184' <Predicate = (!icmp_ln183)> <Delay = 1.58>
ST_35 : Operation 683 [1/1] (0.00ns)   --->   "%phi_ln174_load = load i4 %phi_ln174"   --->   Operation 683 'load' 'phi_ln174_load' <Predicate = (icmp_ln183)> <Delay = 0.00>
ST_35 : Operation 684 [1/1] (0.00ns)   --->   "%phi_ln174_cast = sext i4 %phi_ln174_load"   --->   Operation 684 'sext' 'phi_ln174_cast' <Predicate = (icmp_ln183)> <Delay = 0.00>
ST_35 : Operation 685 [1/1] (1.73ns)   --->   "%add_i1108 = add i5 %phi_ln174_cast, i5 %m36"   --->   Operation 685 'add' 'add_i1108' <Predicate = (icmp_ln183)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 686 [1/1] (0.00ns)   --->   "%empty_38 = trunc i8 %conv_i2819"   --->   Operation 686 'trunc' 'empty_38' <Predicate = (icmp_ln183)> <Delay = 0.00>
ST_35 : Operation 687 [1/1] (0.00ns)   --->   "%in_data_10_addr_6 = getelementptr i2 %in_data_10, i64 0, i64 6"   --->   Operation 687 'getelementptr' 'in_data_10_addr_6' <Predicate = (icmp_ln183)> <Delay = 0.00>
ST_35 : Operation 688 [2/2] (2.32ns)   --->   "%in_data_10_load_6 = load i4 %in_data_10_addr_6"   --->   Operation 688 'load' 'in_data_10_load_6' <Predicate = (icmp_ln183)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_35 : Operation 689 [1/1] (0.00ns)   --->   "%in_data_10_addr_7 = getelementptr i2 %in_data_10, i64 0, i64 7"   --->   Operation 689 'getelementptr' 'in_data_10_addr_7' <Predicate = (icmp_ln183)> <Delay = 0.00>
ST_35 : Operation 690 [2/2] (2.32ns)   --->   "%in_data_10_load_7 = load i4 %in_data_10_addr_7"   --->   Operation 690 'load' 'in_data_10_load_7' <Predicate = (icmp_ln183)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_35 : Operation 691 [1/1] (0.00ns)   --->   "%m47_cast100 = sext i4 %m47"   --->   Operation 691 'sext' 'm47_cast100' <Predicate = (icmp_ln183)> <Delay = 0.00>
ST_35 : Operation 692 [1/1] (0.00ns)   --->   "%conv_i712_cast = sext i4 %empty_38"   --->   Operation 692 'sext' 'conv_i712_cast' <Predicate = (icmp_ln183)> <Delay = 0.00>
ST_35 : Operation 693 [1/1] (1.73ns)   --->   "%tmp139812 = add i5 %conv_i712_cast, i5 %m47_cast100"   --->   Operation 693 'add' 'tmp139812' <Predicate = (icmp_ln183)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 22> <Delay = 3.32>
ST_36 : Operation 694 [1/1] (0.00ns)   --->   "%i_n9_1 = phi i4 0, void %L_n9_2.split, i4 %add_ln184, void %fpga_resource_hint.for.inc521.35" [case_3.cc:184]   --->   Operation 694 'phi' 'i_n9_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 695 [1/1] (1.73ns)   --->   "%icmp_ln184 = icmp_eq  i4 %i_n9_1, i4 8" [case_3.cc:184]   --->   Operation 695 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 696 [1/1] (1.73ns)   --->   "%add_ln184 = add i4 %i_n9_1, i4 1" [case_3.cc:184]   --->   Operation 696 'add' 'add_ln184' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 697 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %fpga_resource_hint.for.inc521.35, void %for.inc524" [case_3.cc:184]   --->   Operation 697 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i4 %i_n9_1" [case_3.cc:184]   --->   Operation 698 'zext' 'zext_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_36 : Operation 699 [1/1] (0.00ns)   --->   "%in_data_2_addr = getelementptr i2 %in_data_2, i64 0, i64 %zext_ln184" [case_3.cc:185]   --->   Operation 699 'getelementptr' 'in_data_2_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_36 : Operation 700 [2/2] (2.32ns)   --->   "%in_data_2_load = load i4 %in_data_2_addr" [case_3.cc:185]   --->   Operation 700 'load' 'in_data_2_load' <Predicate = (!icmp_ln184)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_36 : Operation 701 [1/1] (1.58ns)   --->   "%store_ln183 = store i4 %i_n9_0_2, i4 %i_n9_0" [case_3.cc:183]   --->   Operation 701 'store' 'store_ln183' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_36 : Operation 702 [1/1] (0.00ns)   --->   "%br_ln183 = br void %L_n9_2" [case_3.cc:183]   --->   Operation 702 'br' 'br_ln183' <Predicate = (icmp_ln184)> <Delay = 0.00>

State 37 <SV = 23> <Delay = 5.79>
ST_37 : Operation 703 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load = load i4 %in_data_2_addr" [case_3.cc:185]   --->   Operation 703 'load' 'in_data_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_37 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i2 %in_data_2_load" [case_3.cc:185]   --->   Operation 704 'sext' 'sext_ln185' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 705 [1/1] (1.73ns)   --->   "%m92 = add i4 %sext_ln185, i4 %empty_36" [case_3.cc:185]   --->   Operation 705 'add' 'm92' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 706 [1/1] (0.00ns)   --->   "%specfucore_ln75 = specfucore void @_ssdm_op_SpecFUCore, i4 %m92, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:75]   --->   Operation 706 'specfucore' 'specfucore_ln75' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln187 = sext i4 %m92" [case_3.cc:187]   --->   Operation 707 'sext' 'sext_ln187' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 708 [1/1] (1.73ns)   --->   "%add_ln187 = add i5 %sext_ln187, i5 %sext_ln183" [case_3.cc:187]   --->   Operation 708 'add' 'add_ln187' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 24> <Delay = 4.14>
ST_38 : Operation 709 [1/1] (0.00ns)   --->   "%m29_14_load_1 = load i32 %m29_14" [case_3.cc:187]   --->   Operation 709 'load' 'm29_14_load_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 710 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:22]   --->   Operation 710 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 711 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_3.cc:22]   --->   Operation 711 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 712 [1/1] (0.00ns)   --->   "%specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [case_3.cc:184]   --->   Operation 712 'specloopname' 'specloopname_ln184' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 713 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [case_3.cc:184]   --->   Operation 713 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 714 [1/1] (0.00ns)   --->   "%rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin9" [case_3.cc:185]   --->   Operation 714 'specregionend' 'rend130' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln187_1 = sext i5 %add_ln187" [case_3.cc:187]   --->   Operation 715 'sext' 'sext_ln187_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 716 [1/1] (2.55ns)   --->   "%m29_20 = add i32 %m29_14_load_1, i32 %sext_ln187_1" [case_3.cc:187]   --->   Operation 716 'add' 'm29_20' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 717 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m29_20, i32 %m29_14" [case_3.cc:22]   --->   Operation 717 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_38 : Operation 718 [1/1] (0.00ns)   --->   "%br_ln184 = br void %for.inc521" [case_3.cc:184]   --->   Operation 718 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 39 <SV = 22> <Delay = 2.32>
ST_39 : Operation 719 [1/1] (0.00ns)   --->   "%in_data_14_addr_2 = getelementptr i2 %in_data_14, i64 0, i64 1"   --->   Operation 719 'getelementptr' 'in_data_14_addr_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 720 [2/2] (2.32ns)   --->   "%in_data_14_load_2 = load i4 %in_data_14_addr_2"   --->   Operation 720 'load' 'in_data_14_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_39 : Operation 721 [1/1] (0.00ns)   --->   "%in_data_10_addr = getelementptr i2 %in_data_10, i64 0, i64 0"   --->   Operation 721 'getelementptr' 'in_data_10_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 722 [2/2] (2.32ns)   --->   "%in_data_10_load = load i4 %in_data_10_addr"   --->   Operation 722 'load' 'in_data_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_39 : Operation 723 [1/1] (0.00ns)   --->   "%in_data_10_addr_1 = getelementptr i2 %in_data_10, i64 0, i64 1"   --->   Operation 723 'getelementptr' 'in_data_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 724 [2/2] (2.32ns)   --->   "%in_data_10_load_1 = load i4 %in_data_10_addr_1"   --->   Operation 724 'load' 'in_data_10_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_39 : Operation 725 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_6 = load i4 %in_data_10_addr_6"   --->   Operation 725 'load' 'in_data_10_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_39 : Operation 726 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_7 = load i4 %in_data_10_addr_7"   --->   Operation 726 'load' 'in_data_10_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>

State 40 <SV = 23> <Delay = 2.32>
ST_40 : Operation 727 [1/1] (0.00ns)   --->   "%in_data_14_addr_1 = getelementptr i2 %in_data_14, i64 0, i64 0"   --->   Operation 727 'getelementptr' 'in_data_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 728 [2/2] (2.32ns)   --->   "%in_data_14_load_1 = load i4 %in_data_14_addr_1"   --->   Operation 728 'load' 'in_data_14_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_40 : Operation 729 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_2 = load i4 %in_data_14_addr_2"   --->   Operation 729 'load' 'in_data_14_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_40 : Operation 730 [1/1] (0.00ns)   --->   "%in_data_14_addr_4 = getelementptr i2 %in_data_14, i64 0, i64 3"   --->   Operation 730 'getelementptr' 'in_data_14_addr_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 731 [2/2] (2.32ns)   --->   "%in_data_14_load_4 = load i4 %in_data_14_addr_4"   --->   Operation 731 'load' 'in_data_14_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_40 : Operation 732 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load = load i4 %in_data_10_addr"   --->   Operation 732 'load' 'in_data_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_40 : Operation 733 [1/1] (0.00ns)   --->   "%add_i1108_cast = sext i5 %add_i1108"   --->   Operation 733 'sext' 'add_i1108_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 734 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_1 = load i4 %in_data_10_addr_1"   --->   Operation 734 'load' 'in_data_10_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_40 : Operation 735 [1/1] (0.00ns)   --->   "%in_data_10_addr_2 = getelementptr i2 %in_data_10, i64 0, i64 2"   --->   Operation 735 'getelementptr' 'in_data_10_addr_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 736 [2/2] (2.32ns)   --->   "%in_data_10_load_2 = load i4 %in_data_10_addr_2"   --->   Operation 736 'load' 'in_data_10_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_40 : Operation 737 [1/1] (0.00ns)   --->   "%in_data_10_addr_3 = getelementptr i2 %in_data_10, i64 0, i64 3"   --->   Operation 737 'getelementptr' 'in_data_10_addr_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 738 [2/2] (2.32ns)   --->   "%in_data_10_load_3 = load i4 %in_data_10_addr_3"   --->   Operation 738 'load' 'in_data_10_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_40 : Operation 739 [1/1] (0.00ns)   --->   "%in_data_10_load_7_cast = sext i2 %in_data_10_load_7"   --->   Operation 739 'sext' 'in_data_10_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 740 [3/3] (1.05ns) (grouped into DSP with root node tmp70)   --->   "%conv_i289_7 = mul i7 %add_i1108_cast, i7 %in_data_10_load_7_cast"   --->   Operation 740 'mul' 'conv_i289_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 24> <Delay = 2.32>
ST_41 : Operation 741 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_1 = load i4 %in_data_14_addr_1"   --->   Operation 741 'load' 'in_data_14_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_41 : Operation 742 [1/1] (0.00ns)   --->   "%in_data_14_addr_3 = getelementptr i2 %in_data_14, i64 0, i64 2"   --->   Operation 742 'getelementptr' 'in_data_14_addr_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 743 [2/2] (2.32ns)   --->   "%in_data_14_load_3 = load i4 %in_data_14_addr_3"   --->   Operation 743 'load' 'in_data_14_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_41 : Operation 744 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_4 = load i4 %in_data_14_addr_4"   --->   Operation 744 'load' 'in_data_14_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_41 : Operation 745 [1/1] (0.00ns)   --->   "%in_data_14_addr_6 = getelementptr i2 %in_data_14, i64 0, i64 5"   --->   Operation 745 'getelementptr' 'in_data_14_addr_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 746 [2/2] (2.32ns)   --->   "%in_data_14_load_6 = load i4 %in_data_14_addr_6"   --->   Operation 746 'load' 'in_data_14_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_41 : Operation 747 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_2 = load i4 %in_data_10_addr_2"   --->   Operation 747 'load' 'in_data_10_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_41 : Operation 748 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_3 = load i4 %in_data_10_addr_3"   --->   Operation 748 'load' 'in_data_10_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_41 : Operation 749 [1/1] (0.00ns)   --->   "%in_data_10_addr_4 = getelementptr i2 %in_data_10, i64 0, i64 4"   --->   Operation 749 'getelementptr' 'in_data_10_addr_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 750 [2/2] (2.32ns)   --->   "%in_data_10_load_4 = load i4 %in_data_10_addr_4"   --->   Operation 750 'load' 'in_data_10_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_41 : Operation 751 [1/1] (0.00ns)   --->   "%in_data_10_addr_5 = getelementptr i2 %in_data_10, i64 0, i64 5"   --->   Operation 751 'getelementptr' 'in_data_10_addr_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 752 [2/2] (2.32ns)   --->   "%in_data_10_load_5 = load i4 %in_data_10_addr_5"   --->   Operation 752 'load' 'in_data_10_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_41 : Operation 753 [2/3] (1.05ns) (grouped into DSP with root node tmp70)   --->   "%conv_i289_7 = mul i7 %add_i1108_cast, i7 %in_data_10_load_7_cast"   --->   Operation 753 'mul' 'conv_i289_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 25> <Delay = 5.81>
ST_42 : Operation 754 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_3 = load i4 %in_data_14_addr_3"   --->   Operation 754 'load' 'in_data_14_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_42 : Operation 755 [1/1] (0.00ns)   --->   "%in_data_14_addr_5 = getelementptr i2 %in_data_14, i64 0, i64 4"   --->   Operation 755 'getelementptr' 'in_data_14_addr_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 756 [2/2] (2.32ns)   --->   "%in_data_14_load_5 = load i4 %in_data_14_addr_5"   --->   Operation 756 'load' 'in_data_14_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_42 : Operation 757 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_6 = load i4 %in_data_14_addr_6"   --->   Operation 757 'load' 'in_data_14_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_42 : Operation 758 [1/1] (0.00ns)   --->   "%in_data_14_addr_8 = getelementptr i2 %in_data_14, i64 0, i64 7"   --->   Operation 758 'getelementptr' 'in_data_14_addr_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 759 [2/2] (2.32ns)   --->   "%in_data_14_load_8 = load i4 %in_data_14_addr_8"   --->   Operation 759 'load' 'in_data_14_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_42 : Operation 760 [1/1] (0.00ns)   --->   "%in_data_10_load_cast = sext i2 %in_data_10_load"   --->   Operation 760 'sext' 'in_data_10_load_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 761 [1/1] (3.49ns)   --->   "%conv_i289 = mul i7 %add_i1108_cast, i7 %in_data_10_load_cast"   --->   Operation 761 'mul' 'conv_i289' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 762 [1/1] (0.00ns)   --->   "%in_data_10_load_1_cast = sext i2 %in_data_10_load_1"   --->   Operation 762 'sext' 'in_data_10_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 763 [1/1] (3.49ns)   --->   "%conv_i289_1 = mul i7 %add_i1108_cast, i7 %in_data_10_load_1_cast"   --->   Operation 763 'mul' 'conv_i289_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 764 [1/1] (0.00ns)   --->   "%in_data_10_load_2_cast = sext i2 %in_data_10_load_2"   --->   Operation 764 'sext' 'in_data_10_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 765 [1/1] (3.49ns)   --->   "%conv_i289_2 = mul i7 %add_i1108_cast, i7 %in_data_10_load_2_cast"   --->   Operation 765 'mul' 'conv_i289_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 766 [1/1] (0.00ns)   --->   "%in_data_10_load_3_cast = sext i2 %in_data_10_load_3"   --->   Operation 766 'sext' 'in_data_10_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 767 [1/1] (3.49ns)   --->   "%conv_i289_3 = mul i7 %add_i1108_cast, i7 %in_data_10_load_3_cast"   --->   Operation 767 'mul' 'conv_i289_3' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 768 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_4 = load i4 %in_data_10_addr_4"   --->   Operation 768 'load' 'in_data_10_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_42 : Operation 769 [1/1] (0.00ns)   --->   "%in_data_10_load_4_cast = sext i2 %in_data_10_load_4"   --->   Operation 769 'sext' 'in_data_10_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 770 [1/1] (3.49ns)   --->   "%conv_i289_4 = mul i7 %add_i1108_cast, i7 %in_data_10_load_4_cast"   --->   Operation 770 'mul' 'conv_i289_4' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 771 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_5 = load i4 %in_data_10_addr_5"   --->   Operation 771 'load' 'in_data_10_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_42 : Operation 772 [1/1] (0.00ns)   --->   "%in_data_10_load_5_cast = sext i2 %in_data_10_load_5"   --->   Operation 772 'sext' 'in_data_10_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 773 [1/1] (3.49ns)   --->   "%conv_i289_5 = mul i7 %add_i1108_cast, i7 %in_data_10_load_5_cast"   --->   Operation 773 'mul' 'conv_i289_5' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 774 [1/1] (0.00ns)   --->   "%in_data_10_load_6_cast = sext i2 %in_data_10_load_6"   --->   Operation 774 'sext' 'in_data_10_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 775 [1/1] (3.49ns)   --->   "%conv_i289_6 = mul i7 %add_i1108_cast, i7 %in_data_10_load_6_cast"   --->   Operation 775 'mul' 'conv_i289_6' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 776 [1/3] (0.00ns) (grouped into DSP with root node tmp70)   --->   "%conv_i289_7 = mul i7 %add_i1108_cast, i7 %in_data_10_load_7_cast"   --->   Operation 776 'mul' 'conv_i289_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln223_7 = sext i7 %conv_i289_6" [case_3.cc:223]   --->   Operation 777 'sext' 'sext_ln223_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 778 [1/1] (0.00ns) (grouped into DSP with root node tmp70)   --->   "%conv_i289_7_cast = sext i7 %conv_i289_7"   --->   Operation 778 'sext' 'conv_i289_7_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 779 [2/2] (2.10ns) (root node of the DSP)   --->   "%tmp70 = add i8 %sext_ln223_7, i8 %conv_i289_7_cast" [case_3.cc:223]   --->   Operation 779 'add' 'tmp70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 26> <Delay = 7.36>
ST_43 : Operation 780 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_5 = load i4 %in_data_14_addr_5"   --->   Operation 780 'load' 'in_data_14_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_43 : Operation 781 [1/1] (0.00ns)   --->   "%in_data_14_addr_7 = getelementptr i2 %in_data_14, i64 0, i64 6"   --->   Operation 781 'getelementptr' 'in_data_14_addr_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 782 [2/2] (2.32ns)   --->   "%in_data_14_load_7 = load i4 %in_data_14_addr_7"   --->   Operation 782 'load' 'in_data_14_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_43 : Operation 783 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_8 = load i4 %in_data_14_addr_8"   --->   Operation 783 'load' 'in_data_14_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_43 : Operation 784 [1/1] (0.00ns)   --->   "%conv_i537 = sext i10 %trunc_ln158" [case_3.cc:158]   --->   Operation 784 'sext' 'conv_i537' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 785 [1/1] (0.00ns)   --->   "%conv_i547 = sext i2 %in_data_12_load"   --->   Operation 785 'sext' 'conv_i547' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 786 [1/1] (1.73ns)   --->   "%add_i526 = add i11 %conv_i537, i11 %conv_i547" [case_3.cc:158]   --->   Operation 786 'add' 'add_i526' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 787 [1/1] (0.00ns)   --->   "%conv_i547_1 = sext i2 %in_data_12_load_1"   --->   Operation 787 'sext' 'conv_i547_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 788 [1/1] (1.73ns)   --->   "%add_i526_1 = add i11 %conv_i537, i11 %conv_i547_1" [case_3.cc:158]   --->   Operation 788 'add' 'add_i526_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 789 [1/1] (0.00ns)   --->   "%conv_i547_2 = sext i2 %in_data_12_load_2"   --->   Operation 789 'sext' 'conv_i547_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 790 [1/1] (1.73ns)   --->   "%add_i526_2 = add i11 %conv_i537, i11 %conv_i547_2" [case_3.cc:158]   --->   Operation 790 'add' 'add_i526_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 791 [1/1] (0.00ns)   --->   "%conv_i547_3 = sext i2 %in_data_12_load_3"   --->   Operation 791 'sext' 'conv_i547_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 792 [1/1] (0.00ns)   --->   "%conv_i547_4 = sext i2 %in_data_12_load_4"   --->   Operation 792 'sext' 'conv_i547_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 793 [1/1] (0.00ns)   --->   "%conv_i547_5 = sext i2 %in_data_12_load_5"   --->   Operation 793 'sext' 'conv_i547_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 794 [1/1] (0.00ns)   --->   "%conv_i547_6 = sext i2 %in_data_12_load_6"   --->   Operation 794 'sext' 'conv_i547_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 795 [1/1] (1.73ns)   --->   "%add_i526_3 = add i11 %conv_i537, i11 %conv_i547_3" [case_3.cc:158]   --->   Operation 795 'add' 'add_i526_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 796 [1/1] (1.73ns)   --->   "%add_i526_4 = add i11 %conv_i537, i11 %conv_i547_4" [case_3.cc:158]   --->   Operation 796 'add' 'add_i526_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 797 [1/1] (0.00ns)   --->   "%conv_i547_7 = sext i2 %in_data_12_load_7"   --->   Operation 797 'sext' 'conv_i547_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 798 [1/1] (1.73ns)   --->   "%add_i526_5 = add i11 %conv_i537, i11 %conv_i547_5" [case_3.cc:158]   --->   Operation 798 'add' 'add_i526_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 799 [1/1] (1.73ns)   --->   "%add_i526_6 = add i11 %conv_i537, i11 %conv_i547_6" [case_3.cc:158]   --->   Operation 799 'add' 'add_i526_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_i526_7 = add i11 %conv_i537, i11 %conv_i547_7" [case_3.cc:158]   --->   Operation 800 'add' 'add_i526_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tmp139812, i3 0"   --->   Operation 801 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln210_8 = sext i8 %tmp_8" [case_3.cc:210]   --->   Operation 802 'sext' 'sext_ln210_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln210_1 = sext i11 %add_i526_3" [case_3.cc:210]   --->   Operation 803 'sext' 'sext_ln210_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln210_2 = sext i11 %add_i526_4" [case_3.cc:210]   --->   Operation 804 'sext' 'sext_ln210_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln210_3 = sext i11 %add_i526_1" [case_3.cc:210]   --->   Operation 805 'sext' 'sext_ln210_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln210_4 = sext i11 %add_i526_2" [case_3.cc:210]   --->   Operation 806 'sext' 'sext_ln210_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln210_5 = sext i11 %add_i526" [case_3.cc:210]   --->   Operation 807 'sext' 'sext_ln210_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln210_6 = sext i11 %add_i526_5" [case_3.cc:210]   --->   Operation 808 'sext' 'sext_ln210_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln210_7 = sext i11 %add_i526_6" [case_3.cc:210]   --->   Operation 809 'sext' 'sext_ln210_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln223 = sext i7 %conv_i289" [case_3.cc:223]   --->   Operation 810 'sext' 'sext_ln223' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln223_1 = sext i7 %conv_i289" [case_3.cc:223]   --->   Operation 811 'sext' 'sext_ln223_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln223_2 = sext i7 %conv_i289_1" [case_3.cc:223]   --->   Operation 812 'sext' 'sext_ln223_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln223_3 = sext i7 %conv_i289_2" [case_3.cc:223]   --->   Operation 813 'sext' 'sext_ln223_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln223_4 = sext i7 %conv_i289_3" [case_3.cc:223]   --->   Operation 814 'sext' 'sext_ln223_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln223_5 = sext i7 %conv_i289_4" [case_3.cc:223]   --->   Operation 815 'sext' 'sext_ln223_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln223_6 = sext i7 %conv_i289_5" [case_3.cc:223]   --->   Operation 816 'sext' 'sext_ln223_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 817 [1/1] (1.87ns)   --->   "%tmp65 = add i8 %sext_ln223, i8 %sext_ln223_2" [case_3.cc:223]   --->   Operation 817 'add' 'tmp65' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 818 [1/1] (0.00ns)   --->   "%tmp65_cast26 = sext i8 %tmp65" [case_3.cc:223]   --->   Operation 818 'sext' 'tmp65_cast26' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 819 [1/1] (1.91ns)   --->   "%tmp64 = add i9 %tmp65_cast26, i9 %sext_ln210_8" [case_3.cc:223]   --->   Operation 819 'add' 'tmp64' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 820 [1/1] (0.00ns)   --->   "%tmp64_cast = sext i9 %tmp64" [case_3.cc:223]   --->   Operation 820 'sext' 'tmp64_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 821 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp67 = add i8 %sext_ln223_4, i8 %sext_ln223_5" [case_3.cc:223]   --->   Operation 821 'add' 'tmp67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 822 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp66 = add i8 %tmp67, i8 %sext_ln223_3" [case_3.cc:223]   --->   Operation 822 'add' 'tmp66' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 823 [1/1] (0.00ns)   --->   "%tmp66_cast27 = sext i8 %tmp66" [case_3.cc:223]   --->   Operation 823 'sext' 'tmp66_cast27' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 824 [1/1] (1.82ns)   --->   "%tmp63 = add i10 %tmp66_cast27, i10 %tmp64_cast" [case_3.cc:223]   --->   Operation 824 'add' 'tmp63' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 825 [1/2] (2.10ns) (root node of the DSP)   --->   "%tmp70 = add i8 %sext_ln223_7, i8 %conv_i289_7_cast" [case_3.cc:223]   --->   Operation 825 'add' 'tmp70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 826 [1/1] (1.91ns)   --->   "%tmp69 = add i8 %tmp70, i8 %sext_ln223_6" [case_3.cc:223]   --->   Operation 826 'add' 'tmp69' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp72 = add i12 %sext_ln210_1, i12 %sext_ln210_3" [case_3.cc:210]   --->   Operation 827 'add' 'tmp72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 828 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp71 = add i12 %tmp72, i12 %sext_ln210_2" [case_3.cc:210]   --->   Operation 828 'add' 'tmp71' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp76 = add i12 %sext_ln210_5, i12 %sext_ln210_6" [case_3.cc:210]   --->   Operation 829 'add' 'tmp76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 830 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp75 = add i12 %tmp76, i12 %sext_ln210_4" [case_3.cc:210]   --->   Operation 830 'add' 'tmp75' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 831 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp78 = add i11 %add_i526_7, i11 %sext_ln223_1" [case_3.cc:158]   --->   Operation 831 'add' 'tmp78' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 832 [1/1] (0.00ns)   --->   "%tmp78_cast = sext i11 %tmp78" [case_3.cc:158]   --->   Operation 832 'sext' 'tmp78_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 833 [1/1] (1.63ns)   --->   "%tmp77 = add i12 %tmp78_cast, i12 %sext_ln210_7" [case_3.cc:158]   --->   Operation 833 'add' 'tmp77' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp81 = add i8 %sext_ln223_3, i8 %sext_ln223_4" [case_3.cc:223]   --->   Operation 834 'add' 'tmp81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 835 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp80 = add i8 %tmp81, i8 %sext_ln223_2" [case_3.cc:223]   --->   Operation 835 'add' 'tmp80' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 836 [1/1] (0.00ns)   --->   "%tmp80_cast = sext i8 %tmp80" [case_3.cc:223]   --->   Operation 836 'sext' 'tmp80_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 837 [1/1] (1.87ns)   --->   "%tmp83 = add i8 %sext_ln223_5, i8 %sext_ln223_6" [case_3.cc:223]   --->   Operation 837 'add' 'tmp83' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 838 [1/1] (0.00ns)   --->   "%tmp83_cast33 = sext i8 %tmp83" [case_3.cc:223]   --->   Operation 838 'sext' 'tmp83_cast33' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 839 [1/1] (0.00ns)   --->   "%tmp70_cast32 = sext i8 %tmp70" [case_3.cc:223]   --->   Operation 839 'sext' 'tmp70_cast32' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp82 = add i9 %tmp70_cast32, i9 %tmp83_cast33" [case_3.cc:223]   --->   Operation 840 'add' 'tmp82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 841 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp79 = add i9 %tmp82, i9 %tmp80_cast" [case_3.cc:223]   --->   Operation 841 'add' 'tmp79' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 27> <Delay = 7.79>
ST_44 : Operation 842 [1/1] (0.00ns)   --->   "%p_phi_load = load i2 %p_phi"   --->   Operation 842 'load' 'p_phi_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 843 [1/1] (0.00ns)   --->   "%add_i3721_lcssa_lcssa_phi_load = load i32 %add_i3721_lcssa_lcssa_phi"   --->   Operation 843 'load' 'add_i3721_lcssa_lcssa_phi_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 844 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %add_i3721_lcssa_lcssa_phi_load"   --->   Operation 844 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 845 [1/1] (0.00ns)   --->   "%in_data_14_load_1_cast = sext i2 %in_data_14_load_1"   --->   Operation 845 'sext' 'in_data_14_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 846 [1/1] (0.00ns)   --->   "%in_data_14_load_2_cast = sext i2 %in_data_14_load_2"   --->   Operation 846 'sext' 'in_data_14_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 847 [1/1] (0.00ns)   --->   "%in_data_14_load_3_cast = sext i2 %in_data_14_load_3"   --->   Operation 847 'sext' 'in_data_14_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 848 [1/1] (0.00ns)   --->   "%in_data_14_load_4_cast = sext i2 %in_data_14_load_4"   --->   Operation 848 'sext' 'in_data_14_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 849 [1/1] (1.91ns)   --->   "%conv_i1183_3 = add i8 %empty_37, i8 %in_data_14_load_4_cast"   --->   Operation 849 'add' 'conv_i1183_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 850 [1/1] (0.00ns)   --->   "%in_data_14_load_5_cast = sext i2 %in_data_14_load_5"   --->   Operation 850 'sext' 'in_data_14_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 851 [1/1] (1.91ns)   --->   "%conv_i1183_4 = add i8 %empty_37, i8 %in_data_14_load_5_cast"   --->   Operation 851 'add' 'conv_i1183_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 852 [1/1] (0.00ns)   --->   "%in_data_14_load_6_cast = sext i2 %in_data_14_load_6"   --->   Operation 852 'sext' 'in_data_14_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 853 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_7 = load i4 %in_data_14_addr_7"   --->   Operation 853 'load' 'in_data_14_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16> <RAM>
ST_44 : Operation 854 [1/1] (0.00ns)   --->   "%in_data_14_load_7_cast = sext i2 %in_data_14_load_7"   --->   Operation 854 'sext' 'in_data_14_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 855 [1/1] (0.00ns)   --->   "%in_data_14_load_8_cast = sext i2 %in_data_14_load_8"   --->   Operation 855 'sext' 'in_data_14_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 856 [1/1] (1.91ns)   --->   "%conv_i1183 = add i8 %empty_37, i8 %in_data_14_load_1_cast"   --->   Operation 856 'add' 'conv_i1183' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 857 [1/1] (1.91ns)   --->   "%conv_i1183_1 = add i8 %empty_37, i8 %in_data_14_load_2_cast"   --->   Operation 857 'add' 'conv_i1183_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 858 [1/1] (1.91ns)   --->   "%conv_i1183_2 = add i8 %empty_37, i8 %in_data_14_load_3_cast"   --->   Operation 858 'add' 'conv_i1183_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 859 [1/1] (1.91ns)   --->   "%conv_i1183_7 = add i8 %empty_37, i8 %in_data_14_load_8_cast"   --->   Operation 859 'add' 'conv_i1183_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 860 [1/1] (1.91ns)   --->   "%conv_i1183_6 = add i8 %empty_37, i8 %in_data_14_load_7_cast"   --->   Operation 860 'add' 'conv_i1183_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 861 [1/1] (1.91ns)   --->   "%conv_i1183_5 = add i8 %empty_37, i8 %in_data_14_load_6_cast"   --->   Operation 861 'add' 'conv_i1183_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 862 [1/1] (0.00ns)   --->   "%p_lcssa_phi_cast = sext i2 %p_phi_load"   --->   Operation 862 'sext' 'p_lcssa_phi_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 863 [1/1] (0.00ns)   --->   "%in_scalar_load_8_cast97 = sext i4 %in_scalar_load_8"   --->   Operation 863 'sext' 'in_scalar_load_8_cast97' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 864 [1/1] (1.73ns)   --->   "%add_i634 = add i5 %in_scalar_load_8_cast97, i5 %p_lcssa_phi_cast"   --->   Operation 864 'add' 'add_i634' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln210 = sext i4 %m93" [case_3.cc:210]   --->   Operation 865 'sext' 'sext_ln210' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 866 [1/1] (0.00ns)   --->   "%add_i634_cast = sext i5 %add_i634"   --->   Operation 866 'sext' 'add_i634_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln190 = sext i8 %conv_i1183" [case_3.cc:190]   --->   Operation 867 'sext' 'sext_ln190' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln190_1 = sext i8 %conv_i1183_1" [case_3.cc:190]   --->   Operation 868 'sext' 'sext_ln190_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln190_2 = sext i8 %conv_i1183_2" [case_3.cc:190]   --->   Operation 869 'sext' 'sext_ln190_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln190_3 = sext i8 %conv_i1183_3" [case_3.cc:190]   --->   Operation 870 'sext' 'sext_ln190_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln190_4 = sext i8 %conv_i1183_4" [case_3.cc:190]   --->   Operation 871 'sext' 'sext_ln190_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln190_5 = sext i8 %conv_i1183_5" [case_3.cc:190]   --->   Operation 872 'sext' 'sext_ln190_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 873 [1/1] (0.00ns)   --->   "%conv_i1183_6_cast = sext i8 %conv_i1183_6"   --->   Operation 873 'sext' 'conv_i1183_6_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 874 [1/1] (0.00ns)   --->   "%conv_i1183_7_cast = sext i8 %conv_i1183_7"   --->   Operation 874 'sext' 'conv_i1183_7_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 875 [1/1] (1.91ns)   --->   "%tmp55 = add i9 %add_i634_cast, i9 %sext_ln190" [case_3.cc:190]   --->   Operation 875 'add' 'tmp55' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 876 [1/1] (0.00ns)   --->   "%tmp55_cast = sext i9 %tmp55" [case_3.cc:190]   --->   Operation 876 'sext' 'tmp55_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 877 [1/1] (1.91ns)   --->   "%tmp57 = add i9 %sext_ln190_2, i9 %sext_ln190_3" [case_3.cc:190]   --->   Operation 877 'add' 'tmp57' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 878 [1/1] (0.00ns)   --->   "%tmp57_cast = sext i9 %tmp57" [case_3.cc:190]   --->   Operation 878 'sext' 'tmp57_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 879 [1/1] (1.82ns)   --->   "%tmp56 = add i10 %tmp57_cast, i10 %sext_ln190_1" [case_3.cc:190]   --->   Operation 879 'add' 'tmp56' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 880 [1/1] (0.00ns)   --->   "%tmp56_cast = sext i10 %tmp56" [case_3.cc:190]   --->   Operation 880 'sext' 'tmp56_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 881 [1/1] (1.73ns)   --->   "%tmp54 = add i11 %tmp56_cast, i11 %tmp55_cast" [case_3.cc:190]   --->   Operation 881 'add' 'tmp54' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 882 [1/1] (1.91ns)   --->   "%tmp59 = add i9 %sext_ln190_4, i9 %sext_ln190_5" [case_3.cc:190]   --->   Operation 882 'add' 'tmp59' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 883 [1/1] (0.00ns)   --->   "%tmp59_cast = sext i9 %tmp59" [case_3.cc:190]   --->   Operation 883 'sext' 'tmp59_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 884 [1/1] (1.91ns)   --->   "%tmp61 = add i9 %conv_i1183_7_cast, i9 %sext_ln210" [case_3.cc:210]   --->   Operation 884 'add' 'tmp61' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 885 [1/1] (0.00ns)   --->   "%tmp61_cast = sext i9 %tmp61" [case_3.cc:210]   --->   Operation 885 'sext' 'tmp61_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 886 [1/1] (1.82ns)   --->   "%tmp60 = add i10 %tmp61_cast, i10 %conv_i1183_6_cast" [case_3.cc:210]   --->   Operation 886 'add' 'tmp60' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 887 [1/1] (0.00ns)   --->   "%tmp60_cast = sext i10 %tmp60" [case_3.cc:210]   --->   Operation 887 'sext' 'tmp60_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 888 [1/1] (1.73ns)   --->   "%tmp58 = add i11 %tmp60_cast, i11 %tmp59_cast" [case_3.cc:210]   --->   Operation 888 'add' 'tmp58' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 889 [1/1] (0.00ns)   --->   "%tmp63_cast144 = sext i10 %tmp63" [case_3.cc:223]   --->   Operation 889 'sext' 'tmp63_cast144' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 890 [1/1] (0.00ns)   --->   "%tmp69_cast = sext i8 %tmp69" [case_3.cc:223]   --->   Operation 890 'sext' 'tmp69_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp68 = add i12 %tmp71, i12 %tmp69_cast" [case_3.cc:210]   --->   Operation 891 'add' 'tmp68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 892 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp62 = add i12 %tmp68, i12 %tmp63_cast144" [case_3.cc:210]   --->   Operation 892 'add' 'tmp62' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 893 [1/1] (0.00ns)   --->   "%tmp62_cast = sext i12 %tmp62" [case_3.cc:210]   --->   Operation 893 'sext' 'tmp62_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 894 [1/1] (0.00ns)   --->   "%tmp75_cast = sext i12 %tmp75" [case_3.cc:210]   --->   Operation 894 'sext' 'tmp75_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 895 [1/1] (0.00ns)   --->   "%tmp77_cast = sext i12 %tmp77" [case_3.cc:158]   --->   Operation 895 'sext' 'tmp77_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 896 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp74 = add i13 %tmp77_cast, i13 %tmp75_cast" [case_3.cc:158]   --->   Operation 896 'add' 'tmp74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 897 [1/1] (0.00ns)   --->   "%tmp79_cast = sext i9 %tmp79" [case_3.cc:223]   --->   Operation 897 'sext' 'tmp79_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 898 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp73 = add i13 %tmp79_cast, i13 %tmp74" [case_3.cc:223]   --->   Operation 898 'add' 'tmp73' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 899 [1/1] (0.00ns)   --->   "%tmp73_cast35 = sext i13 %tmp73" [case_3.cc:223]   --->   Operation 899 'sext' 'tmp73_cast35' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 900 [1/1] (1.67ns)   --->   "%tmp96 = add i14 %tmp73_cast35, i14 %tmp62_cast" [case_3.cc:223]   --->   Operation 900 'add' 'tmp96' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 28> <Delay = 8.14>
ST_45 : Operation 901 [1/1] (0.00ns)   --->   "%m29_14_load = load i32 %m29_14" [case_3.cc:223]   --->   Operation 901 'load' 'm29_14_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 902 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 %add_i1108, i9 0" [case_3.cc:190]   --->   Operation 902 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 903 [1/1] (0.00ns)   --->   "%shl_ln_cast = sext i14 %shl_ln" [case_3.cc:190]   --->   Operation 903 'sext' 'shl_ln_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 904 [1/1] (0.00ns)   --->   "%tmp54_cast = sext i11 %tmp54" [case_3.cc:190]   --->   Operation 904 'sext' 'tmp54_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 905 [1/1] (0.00ns)   --->   "%tmp58_cast = sext i11 %tmp58" [case_3.cc:210]   --->   Operation 905 'sext' 'tmp58_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 906 [1/1] (1.63ns)   --->   "%tmp710 = add i12 %tmp58_cast, i12 %tmp54_cast" [case_3.cc:210]   --->   Operation 906 'add' 'tmp710' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i12.i6, i12 %tmp710, i6 0" [case_3.cc:210]   --->   Operation 907 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i18 %tmp_7" [case_3.cc:210]   --->   Operation 908 'sext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 909 [1/1] (0.00ns)   --->   "%tmp5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp96, i3 0" [case_3.cc:223]   --->   Operation 909 'bitconcatenate' 'tmp5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln223_8 = sext i17 %tmp5" [case_3.cc:223]   --->   Operation 910 'sext' 'sext_ln223_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 911 [1/1] (2.13ns)   --->   "%add_ln223 = add i19 %shl_ln_cast, i19 %tmp_7_cast" [case_3.cc:223]   --->   Operation 911 'add' 'add_ln223' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln223_9 = sext i19 %add_ln223" [case_3.cc:223]   --->   Operation 912 'sext' 'sext_ln223_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 913 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln223_1 = add i32 %m29_14_load, i32 %sext_ln223_8" [case_3.cc:223]   --->   Operation 913 'add' 'add_ln223_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 914 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%m29_19 = add i32 %add_ln223_1, i32 %sext_ln223_9" [case_3.cc:223]   --->   Operation 914 'add' 'm29_19' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln244 = trunc i32 %m29_19" [case_3.cc:244]   --->   Operation 915 'trunc' 'trunc_ln244' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %m29_19, i32 8" [case_3.cc:245]   --->   Operation 916 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %m29_19, i32 16" [case_3.cc:246]   --->   Operation 917 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %m29_19, i32 24" [case_3.cc:247]   --->   Operation 918 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 919 [1/1] (0.00ns)   --->   "%write_ln244 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_0, i8 %trunc_ln244" [case_3.cc:244]   --->   Operation 919 'write' 'write_ln244' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 920 [1/1] (0.00ns)   --->   "%write_ln245 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_1, i8 %tmp_2" [case_3.cc:245]   --->   Operation 920 'write' 'write_ln245' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 921 [1/1] (0.00ns)   --->   "%write_ln246 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_2, i8 %tmp_3" [case_3.cc:246]   --->   Operation 921 'write' 'write_ln246' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 922 [1/1] (0.00ns)   --->   "%write_ln247 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_3, i8 %tmp_4" [case_3.cc:247]   --->   Operation 922 'write' 'write_ln247' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 923 [1/1] (0.00ns)   --->   "%ret_ln249 = ret" [case_3.cc:249]   --->   Operation 923 'ret' 'ret_ln249' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('in_scalar_addr') [69]  (0.000 ns)
	'load' operation 4 bit ('in_scalar_load') on array 'in_scalar' [70]  (2.322 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 4 bit ('in_scalar_load') on array 'in_scalar' [70]  (2.322 ns)

 <State 3>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('i_n1_0', case_3.cc:84) on local variable 'i_n1_0', case_3.cc:84 [78]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln84', case_3.cc:84) [80]  (1.735 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm29' on local variable 'm29', case_3.cc:22 [129]  (1.588 ns)

 <State 4>: 3.323ns
The critical path consists of the following:
	'phi' operation 4 bit ('i_n1_1', case_3.cc:85) with incoming values : ('add_ln85', case_3.cc:85) [89]  (0.000 ns)
	'getelementptr' operation 4 bit ('in_data_4_addr', case_3.cc:86) [100]  (0.000 ns)
	'load' operation 2 bit ('in_data_4_load', case_3.cc:86) on array 'in_data_4' [101]  (2.322 ns)
	blocking operation 1.001 ns on control path)

 <State 5>: 8.197ns
The critical path consists of the following:
	'load' operation 2 bit ('in_data_4_load', case_3.cc:86) on array 'in_data_4' [101]  (2.322 ns)
	'add' operation 5 bit ('m32', case_3.cc:86) [105]  (1.735 ns)
	'add' operation 32 bit ('m29', case_3.cc:88) [114]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm29', case_3.cc:88 on local variable 'm29', case_3.cc:22 [116]  (1.588 ns)

 <State 6>: 2.322ns
The critical path consists of the following:
	'load' operation 4 bit ('m36') on array 'in_scalar' [126]  (2.322 ns)

 <State 7>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('i_n2_0', case_3.cc:91) on local variable 'i_n2_0', case_3.cc:91 [133]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln91', case_3.cc:91) [135]  (1.735 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm29' on local variable 'm29', case_3.cc:22 [221]  (1.588 ns)

 <State 8>: 3.323ns
The critical path consists of the following:
	'phi' operation 4 bit ('i_n2_1', case_3.cc:92) with incoming values : ('add_ln92', case_3.cc:92) [144]  (0.000 ns)
	'getelementptr' operation 4 bit ('in_data_0_addr', case_3.cc:94) [155]  (0.000 ns)
	'load' operation 2 bit ('in_data_0_load', case_3.cc:94) on array 'in_data_0' [156]  (2.322 ns)
	blocking operation 1.001 ns on control path)

 <State 9>: 4.429ns
The critical path consists of the following:
	'load' operation 2 bit ('in_data_0_load', case_3.cc:94) on array 'in_data_0' [156]  (2.322 ns)
	'add' operation 18 bit ('add_ln94', case_3.cc:94) [166]  (2.107 ns)

 <State 10>: 5.875ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln95', case_3.cc:95) [171]  (1.735 ns)
	'add' operation 32 bit ('m29', case_3.cc:95) [173]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm29', case_3.cc:95 on local variable 'm29', case_3.cc:22 [175]  (1.588 ns)

 <State 11>: 2.322ns
The critical path consists of the following:
	'load' operation 4 bit ('in_scalar_load_2') on array 'in_scalar' [192]  (2.322 ns)

 <State 12>: 2.322ns
The critical path consists of the following:
	'load' operation 4 bit ('in_scalar_load_4') on array 'in_scalar' [205]  (2.322 ns)

 <State 13>: 4.057ns
The critical path consists of the following:
	'load' operation 4 bit ('in_scalar_load_6') on array 'in_scalar' [210]  (2.322 ns)
	'add' operation 5 bit ('m50') [212]  (1.735 ns)

 <State 14>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('i_n3_0', case_3.cc:98) on local variable 'i_n3_0', case_3.cc:98 [225]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln98', case_3.cc:98) [226]  (1.735 ns)
	'store' operation 0 bit ('store_ln155', case_3.cc:155) of constant 0 on local variable 'i_n7_0', case_3.cc:155 [502]  (1.588 ns)

 <State 15>: 5.081ns
The critical path consists of the following:
	'phi' operation 4 bit ('i_n3_2', case_3.cc:100) with incoming values : ('add_ln100', case_3.cc:100) [236]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln100', case_3.cc:100) [246]  (1.735 ns)
	'select' operation 4 bit ('select_ln6', /home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:6) [247]  (1.024 ns)
	'getelementptr' operation 4 bit ('in_data_12_addr_8', case_3.cc:106) [257]  (0.000 ns)
	'load' operation 2 bit ('in_data_12_load_8', case_3.cc:106) on array 'in_data_12' [258]  (2.322 ns)

 <State 16>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('in_data_6_addr_8', case_3.cc:103) [251]  (0.000 ns)
	'load' operation 2 bit ('in_data_6_load_8', case_3.cc:103) on array 'in_data_6' [252]  (2.322 ns)

 <State 17>: 8.757ns
The critical path consists of the following:
	'mul' operation 8 bit ('mul_ln106', case_3.cc:106) [260]  (5.385 ns)
	'add' operation 7 bit ('add_ln115_1', case_3.cc:115) [277]  (1.825 ns)
	'add' operation 13 bit ('add_ln115_2', case_3.cc:115) [279]  (1.547 ns)

 <State 18>: 7.955ns
The critical path consists of the following:
	'add' operation 13 bit ('add_ln115_3', case_3.cc:115) [280]  (0.000 ns)
	'add' operation 13 bit ('add_ln115_8', case_3.cc:115) [289]  (3.815 ns)
	'add' operation 32 bit ('m29', case_3.cc:115) [291]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm29', case_3.cc:115 on local variable 'm29', case_3.cc:22 [293]  (1.588 ns)

 <State 19>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln98', case_3.cc:98) of variable 'i_n3_0', case_3.cc:98 on local variable 'i_n3_0', case_3.cc:98 [298]  (1.588 ns)

 <State 20>: 3.887ns
The critical path consists of the following:
	'load' operation 2 bit ('in_data_6_load') on array 'in_data_6' [352]  (2.322 ns)
	'add' operation 3 bit ('tmp33', case_3.cc:143) [464]  (1.565 ns)

 <State 21>: 5.537ns
The critical path consists of the following:
	'load' operation 2 bit ('in_data_6_load_2') on array 'in_data_6' [358]  (2.322 ns)
	'add' operation 3 bit ('tmp34', case_3.cc:143) [466]  (1.565 ns)
	'add' operation 4 bit ('tmp32', case_3.cc:143) [468]  (1.650 ns)

 <State 22>: 3.887ns
The critical path consists of the following:
	'load' operation 2 bit ('in_data_6_load_4') on array 'in_data_6' [366]  (2.322 ns)
	'add' operation 3 bit ('tmp36', case_3.cc:143) [470]  (1.565 ns)

 <State 23>: 7.272ns
The critical path consists of the following:
	'load' operation 2 bit ('in_data_6_load_6') on array 'in_data_6' [373]  (2.322 ns)
	'add' operation 3 bit ('tmp37') [472]  (1.565 ns)
	'add' operation 4 bit ('tmp35', case_3.cc:143) [474]  (1.650 ns)
	'add' operation 5 bit ('tmp31', case_3.cc:143) [476]  (1.735 ns)

 <State 24>: 8.640ns
The critical path consists of the following:
	'add' operation 3 bit ('add_i2718', case_3.cc:22) [353]  (1.650 ns)
	'add' operation 4 bit ('tmp29', case_3.cc:143) [456]  (1.650 ns)
	'add' operation 5 bit ('tmp28', case_3.cc:143) [460]  (1.735 ns)
	'add' operation 6 bit ('tmp24', case_3.cc:143) [462]  (1.780 ns)
	'add' operation 7 bit ('tmp23', case_3.cc:143) [478]  (1.825 ns)

 <State 25>: 7.829ns
The critical path consists of the following:
	'add' operation 8 bit ('tmp4', case_3.cc:143) [480]  (1.870 ns)
	'add' operation 32 bit ('add_ln143', case_3.cc:143) [491]  (0.000 ns)
	'add' operation 32 bit ('add_ln143_1', case_3.cc:143) [492]  (4.371 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'add_ln143_1', case_3.cc:143 on local variable 'm29', case_3.cc:22 [501]  (1.588 ns)

 <State 26>: 4.865ns
The critical path consists of the following:
	'mul' operation 9 bit ('m87', case_3.cc:22) [570]  (4.865 ns)

 <State 27>: 3.323ns
The critical path consists of the following:
	'phi' operation 4 bit ('i_n7_1', case_3.cc:156) with incoming values : ('add_ln156', case_3.cc:156) [516]  (0.000 ns)
	'getelementptr' operation 4 bit ('in_data_0_addr_2', case_3.cc:158) [526]  (0.000 ns)
	'load' operation 2 bit ('in_data_0_load_2', case_3.cc:158) on array 'in_data_0' [527]  (2.322 ns)
	blocking operation 1.001 ns on control path)

 <State 28>: 7.637ns
The critical path consists of the following:
	'load' operation 2 bit ('in_data_14_load', case_3.cc:162) on array 'in_data_14' [536]  (2.322 ns)
	'mul' operation 7 bit ('mul_ln162', case_3.cc:162) [538]  (3.490 ns)
	'add' operation 7 bit ('add_ln163_1', case_3.cc:163) [544]  (1.825 ns)

 <State 29>: 6.010ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln163_2', case_3.cc:163) [546]  (1.870 ns)
	'add' operation 32 bit ('m29', case_3.cc:163) [548]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm29', case_3.cc:163 on local variable 'm29', case_3.cc:22 [551]  (1.588 ns)

 <State 30>: 7.187ns
The critical path consists of the following:
	'load' operation 4 bit ('in_scalar_load_9') on array 'in_scalar' [565]  (2.322 ns)
	'mul' operation 9 bit ('m82', case_3.cc:162) [568]  (4.865 ns)

 <State 31>: 6.082ns
The critical path consists of the following:
	'load' operation 4 bit ('i_n8_1_load', case_3.cc:170) on local variable 'i_n8_1', case_3.cc:170 [587]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln170', case_3.cc:170) [591]  (1.735 ns)
	'select' operation 4 bit ('select_ln19', /home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:19) [592]  (1.024 ns)
	'add' operation 4 bit ('add_ln170', case_3.cc:170) [623]  (1.735 ns)
	'store' operation 0 bit ('store_ln170', case_3.cc:170) of variable 'add_ln170', case_3.cc:170 on local variable 'i_n8_1', case_3.cc:170 [626]  (1.588 ns)

 <State 32>: 7.577ns
The critical path consists of the following:
	'load' operation 2 bit ('in_data_12_load_9', case_3.cc:174) on array 'in_data_12' [602]  (2.322 ns)
	'add' operation 4 bit ('m85', case_3.cc:174) [604]  (1.650 ns)
	'add' operation 4 bit ('add_ln180_1', case_3.cc:180) [616]  (1.735 ns)
	'add' operation 7 bit ('add_ln180_2', case_3.cc:180) [618]  (1.870 ns)

 <State 33>: 7.868ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln180', case_3.cc:180) [615]  (0.000 ns)
	'add' operation 10 bit ('add_ln180_3', case_3.cc:180) [620]  (3.728 ns)
	'add' operation 32 bit ('m29', case_3.cc:180) [622]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm29', case_3.cc:180 on local variable 'm29', case_3.cc:22 [624]  (1.588 ns)

 <State 34>: 1.588ns
The critical path consists of the following:
	'alloca' operation 32 bit ('m29', case_3.cc:22) [632]  (0.000 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm29', case_3.cc:180 on local variable 'm29', case_3.cc:22 [639]  (1.588 ns)

 <State 35>: 3.323ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('in_data_10_addr_6') [769]  (0.000 ns)
	'load' operation 2 bit ('in_data_10_load_6') on array 'in_data_10' [770]  (2.322 ns)
	blocking operation 1.001 ns on control path)

 <State 36>: 3.323ns
The critical path consists of the following:
	'phi' operation 4 bit ('i_n9_1', case_3.cc:184) with incoming values : ('add_ln184', case_3.cc:184) [653]  (0.000 ns)
	'getelementptr' operation 4 bit ('in_data_2_addr', case_3.cc:185) [664]  (0.000 ns)
	'load' operation 2 bit ('in_data_2_load', case_3.cc:185) on array 'in_data_2' [665]  (2.322 ns)
	blocking operation 1.001 ns on control path)

 <State 37>: 5.792ns
The critical path consists of the following:
	'load' operation 2 bit ('in_data_2_load', case_3.cc:185) on array 'in_data_2' [665]  (2.322 ns)
	'add' operation 4 bit ('m92', case_3.cc:185) [667]  (1.735 ns)
	'add' operation 5 bit ('add_ln187', case_3.cc:187) [671]  (1.735 ns)

 <State 38>: 4.140ns
The critical path consists of the following:
	'load' operation 32 bit ('m29_14_load_1', case_3.cc:187) on local variable 'm29', case_3.cc:22 [658]  (0.000 ns)
	'add' operation 32 bit ('m29', case_3.cc:187) [673]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm29', case_3.cc:187 on local variable 'm29', case_3.cc:22 [674]  (1.588 ns)

 <State 39>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('in_data_14_addr_2') [690]  (0.000 ns)
	'load' operation 2 bit ('in_data_14_load_2') on array 'in_data_14' [691]  (2.322 ns)

 <State 40>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('in_data_14_addr_1') [687]  (0.000 ns)
	'load' operation 2 bit ('in_data_14_load_1') on array 'in_data_14' [688]  (2.322 ns)

 <State 41>: 2.322ns
The critical path consists of the following:
	'load' operation 2 bit ('in_data_14_load_1') on array 'in_data_14' [688]  (2.322 ns)

 <State 42>: 5.812ns
The critical path consists of the following:
	'load' operation 2 bit ('in_data_10_load_4') on array 'in_data_10' [762]  (2.322 ns)
	'mul' operation 7 bit ('conv_i289_4') [764]  (3.490 ns)

 <State 43>: 7.367ns
The critical path consists of the following:
	'add' operation 8 bit ('tmp80', case_3.cc:223) [851]  (3.669 ns)
	'add' operation 9 bit ('tmp79', case_3.cc:223) [857]  (3.698 ns)

 <State 44>: 7.791ns
The critical path consists of the following:
	'load' operation 2 bit ('in_data_14_load_7') on array 'in_data_14' [708]  (2.322 ns)
	'add' operation 8 bit ('conv_i1183_6') [717]  (1.915 ns)
	'add' operation 10 bit ('tmp60', case_3.cc:210) [797]  (1.823 ns)
	'add' operation 11 bit ('tmp58', case_3.cc:210) [799]  (1.731 ns)

 <State 45>: 8.146ns
The critical path consists of the following:
	'add' operation 12 bit ('tmp710', case_3.cc:210) [801]  (1.639 ns)
	'add' operation 19 bit ('add_ln223', case_3.cc:223) [864]  (2.136 ns)
	'add' operation 32 bit ('m29', case_3.cc:223) [867]  (4.371 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
