0.6
2019.1
May 24 2019
15:06:07
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sim_1/new/lab1_alu_tb.v,1587807954,verilog,,,,lab1_alu_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sim_1/new/lab1_sort_tb.v,1587809316,verilog,,,,lab1_sort_tb,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/ALU.v,1587807899,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/mux.v,,alu,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/mux.v,1587801271,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/register.v,,mux2;mux4,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/register.v,1587686464,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/sort.v,,register,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sources_1/new/sort.v,1587809801,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab1/src/project_1/project_1.srcs/sim_1/new/lab1_sort_tb.v,,sort,,,,,,,,
