// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module f_sum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        X_address0,
        X_ce0,
        X_q0,
        Y_address0,
        Y_ce0,
        Y_we0,
        Y_d0
);

parameter    ap_ST_fsm_state1 = 60'd1;
parameter    ap_ST_fsm_state2 = 60'd2;
parameter    ap_ST_fsm_state3 = 60'd4;
parameter    ap_ST_fsm_state4 = 60'd8;
parameter    ap_ST_fsm_state5 = 60'd16;
parameter    ap_ST_fsm_state6 = 60'd32;
parameter    ap_ST_fsm_state7 = 60'd64;
parameter    ap_ST_fsm_state8 = 60'd128;
parameter    ap_ST_fsm_state9 = 60'd256;
parameter    ap_ST_fsm_state10 = 60'd512;
parameter    ap_ST_fsm_state11 = 60'd1024;
parameter    ap_ST_fsm_state12 = 60'd2048;
parameter    ap_ST_fsm_state13 = 60'd4096;
parameter    ap_ST_fsm_state14 = 60'd8192;
parameter    ap_ST_fsm_state15 = 60'd16384;
parameter    ap_ST_fsm_state16 = 60'd32768;
parameter    ap_ST_fsm_state17 = 60'd65536;
parameter    ap_ST_fsm_state18 = 60'd131072;
parameter    ap_ST_fsm_state19 = 60'd262144;
parameter    ap_ST_fsm_state20 = 60'd524288;
parameter    ap_ST_fsm_state21 = 60'd1048576;
parameter    ap_ST_fsm_state22 = 60'd2097152;
parameter    ap_ST_fsm_state23 = 60'd4194304;
parameter    ap_ST_fsm_state24 = 60'd8388608;
parameter    ap_ST_fsm_state25 = 60'd16777216;
parameter    ap_ST_fsm_state26 = 60'd33554432;
parameter    ap_ST_fsm_state27 = 60'd67108864;
parameter    ap_ST_fsm_state28 = 60'd134217728;
parameter    ap_ST_fsm_state29 = 60'd268435456;
parameter    ap_ST_fsm_state30 = 60'd536870912;
parameter    ap_ST_fsm_state31 = 60'd1073741824;
parameter    ap_ST_fsm_state32 = 60'd2147483648;
parameter    ap_ST_fsm_state33 = 60'd4294967296;
parameter    ap_ST_fsm_state34 = 60'd8589934592;
parameter    ap_ST_fsm_state35 = 60'd17179869184;
parameter    ap_ST_fsm_state36 = 60'd34359738368;
parameter    ap_ST_fsm_state37 = 60'd68719476736;
parameter    ap_ST_fsm_state38 = 60'd137438953472;
parameter    ap_ST_fsm_state39 = 60'd274877906944;
parameter    ap_ST_fsm_state40 = 60'd549755813888;
parameter    ap_ST_fsm_state41 = 60'd1099511627776;
parameter    ap_ST_fsm_state42 = 60'd2199023255552;
parameter    ap_ST_fsm_state43 = 60'd4398046511104;
parameter    ap_ST_fsm_state44 = 60'd8796093022208;
parameter    ap_ST_fsm_state45 = 60'd17592186044416;
parameter    ap_ST_fsm_state46 = 60'd35184372088832;
parameter    ap_ST_fsm_state47 = 60'd70368744177664;
parameter    ap_ST_fsm_state48 = 60'd140737488355328;
parameter    ap_ST_fsm_state49 = 60'd281474976710656;
parameter    ap_ST_fsm_state50 = 60'd562949953421312;
parameter    ap_ST_fsm_state51 = 60'd1125899906842624;
parameter    ap_ST_fsm_state52 = 60'd2251799813685248;
parameter    ap_ST_fsm_state53 = 60'd4503599627370496;
parameter    ap_ST_fsm_state54 = 60'd9007199254740992;
parameter    ap_ST_fsm_state55 = 60'd18014398509481984;
parameter    ap_ST_fsm_state56 = 60'd36028797018963968;
parameter    ap_ST_fsm_state57 = 60'd72057594037927936;
parameter    ap_ST_fsm_state58 = 60'd144115188075855872;
parameter    ap_ST_fsm_state59 = 60'd288230376151711744;
parameter    ap_ST_fsm_state60 = 60'd576460752303423488;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] X_address0;
output   X_ce0;
input  [0:0] X_q0;
output  [6:0] Y_address0;
output   Y_ce0;
output   Y_we0;
output  [63:0] Y_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] X_address0;
reg X_ce0;
reg Y_ce0;
reg Y_we0;

(* fsm_encoding = "none" *) reg   [59:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] indvars_iv_next2_fu_280_p2;
reg   [6:0] indvars_iv_next2_reg_826;
wire    ap_CS_fsm_state2;
wire   [8:0] tmp_fu_286_p1;
reg   [8:0] tmp_reg_831;
wire   [0:0] exitcond1_fu_274_p2;
wire   [9:0] ix_6_fu_296_p2;
reg   [9:0] ix_6_reg_836;
wire   [8:0] ixstart_cast_fu_302_p2;
reg   [8:0] ixstart_cast_reg_841;
wire    ap_CS_fsm_state10;
wire   [19:0] mul_fu_780_p2;
reg   [19:0] mul_reg_847;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire   [63:0] s11_cast_fu_340_p1;
wire    ap_CS_fsm_state13;
wire   [8:0] ix_7_fu_350_p2;
reg   [8:0] ix_7_reg_865;
wire    ap_CS_fsm_state14;
wire   [0:0] exitcond_fu_344_p2;
wire   [0:0] tmp_51_fu_357_p2;
reg   [0:0] tmp_51_reg_873;
wire   [0:0] ap_phi_mux_b5_phi_fu_231_p4;
wire   [31:0] ixstart_11_fu_363_p2;
wire   [31:0] p_s_fu_393_p3;
wire   [0:0] tmp_57_fu_369_p2;
wire   [0:0] tmp_45_fu_401_p2;
reg   [0:0] tmp_45_reg_890;
reg   [0:0] b4_reg_170;
reg   [6:0] tmp_45_cast_reg_894;
wire    ap_CS_fsm_state15;
reg   [5:0] tmp_89_reg_899;
wire   [4:0] tmp_55_fu_494_p2;
reg   [4:0] tmp_55_reg_904;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
reg   [6:0] tmp_37_cast_reg_914;
wire    ap_CS_fsm_state28;
reg   [5:0] tmp_83_reg_919;
wire   [4:0] tmp_48_fu_603_p2;
reg   [4:0] tmp_48_reg_924;
wire    ap_CS_fsm_state39;
wire   [63:0] s_2_fu_665_p3;
wire    ap_CS_fsm_state40;
wire   [6:0] i_fu_763_p2;
reg   [6:0] i_reg_934;
wire    ap_CS_fsm_state50;
wire   [8:0] indvars_iv_next_fu_769_p2;
reg   [8:0] indvars_iv_next_reg_939;
reg   [6:0] indvars_iv1_reg_134;
wire    ap_CS_fsm_state60;
reg   [8:0] indvars_iv_reg_146;
reg   [6:0] iy_reg_158;
reg   [9:0] ix_reg_184;
reg   [63:0] s_1_reg_195;
reg   [31:0] ixstart_reg_206;
reg  signed [31:0] ixstart_5_reg_240;
reg   [8:0] ix_1_reg_217;
reg   [0:0] b5_reg_226;
wire   [31:0] ixstart_14_cast_fu_537_p1;
reg  signed [31:0] ap_phi_mux_ixstart_5_phi_fu_244_p8;
wire   [31:0] ixstart_15_cast_fu_516_p1;
wire   [63:0] tmp_40_fu_335_p1;
wire  signed [63:0] tmp_60_fu_542_p1;
wire  signed [63:0] tmp_58_fu_775_p1;
reg   [31:0] i7_fu_96;
wire   [31:0] p_3_fu_425_p3;
wire   [31:0] i23_1_cast_fu_709_p1;
wire   [31:0] i23_cast_fu_754_p1;
wire   [8:0] grp_fu_255_p0;
wire   [3:0] grp_fu_255_p1;
wire   [3:0] grp_fu_263_p1;
wire   [3:0] grp_fu_290_p1;
wire   [6:0] grp_fu_290_p2;
wire   [5:0] tmp_76_fu_316_p4;
wire   [6:0] tmp_65_fu_310_p2;
wire  signed [6:0] tmp_99_cast_fu_325_p1;
wire   [6:0] tmp_s_fu_329_p2;
wire   [31:0] ixstart_12_fu_375_p2;
wire   [0:0] tmp_59_fu_381_p2;
wire   [31:0] ixstart_13_fu_387_p2;
wire   [31:0] i23_2_fu_407_p2;
wire   [0:0] tmp_53_fu_413_p2;
wire   [31:0] i23_3_fu_419_p2;
wire   [19:0] mul3_fu_786_p2;
wire   [19:0] mul9_fu_793_p2;
wire   [3:0] grp_fu_459_p1;
wire    ap_CS_fsm_state16;
wire   [3:0] grp_fu_255_p2;
wire   [2:0] tmp_87_fu_468_p1;
wire   [3:0] grp_fu_459_p2;
wire   [3:0] tmp_88_fu_480_p1;
wire   [3:0] tmp_86_fu_464_p1;
wire   [3:0] tmp2_fu_484_p2;
wire   [4:0] tmp_44_fu_472_p3;
wire   [4:0] tmp2_cast_fu_490_p1;
wire  signed [8:0] tmp_49_fu_507_p1;
wire   [8:0] tmp_56_fu_500_p3;
wire   [8:0] ixstart_10_fu_510_p2;
wire  signed [8:0] tmp_41_fu_528_p1;
wire   [8:0] tmp_50_fu_521_p3;
wire   [8:0] ixstart_9_fu_531_p2;
wire   [19:0] mul6_fu_800_p2;
wire   [19:0] mul4_fu_807_p2;
wire   [3:0] grp_fu_568_p1;
wire    ap_CS_fsm_state29;
wire   [2:0] tmp_81_fu_577_p1;
wire   [3:0] grp_fu_568_p2;
wire   [3:0] tmp_82_fu_589_p1;
wire   [3:0] tmp_80_fu_573_p1;
wire   [3:0] tmp1_fu_593_p2;
wire   [4:0] tmp_36_fu_581_p3;
wire   [4:0] tmp1_cast_fu_599_p1;
wire   [63:0] tmp_61_fu_609_p1;
wire   [33:0] tmp_91_fu_625_p1;
wire   [33:0] tmp_63_fu_621_p1;
wire   [34:0] tmp_90_fu_617_p1;
wire   [34:0] tmp_62_fu_613_p1;
wire   [34:0] s_12_cast_fu_641_p2;
wire   [63:0] s_9_fu_629_p2;
wire   [33:0] s_10_fu_635_p2;
wire   [0:0] tmp_92_fu_647_p3;
wire   [63:0] s_3_fu_655_p2;
wire   [63:0] s_14_cast_fu_661_p1;
wire   [6:0] grp_fu_263_p2;
wire   [6:0] mul2_fu_683_p1;
wire   [15:0] mul2_fu_683_p2;
wire   [5:0] tmp_85_fu_689_p4;
wire   [6:0] tmp_84_fu_673_p2;
wire  signed [6:0] tmp_42_fu_699_p1;
wire   [6:0] i23_1_fu_703_p2;
wire   [6:0] mul1_fu_728_p1;
wire   [15:0] mul1_fu_728_p2;
wire   [5:0] tmp_79_fu_734_p4;
wire   [6:0] tmp_78_fu_718_p2;
wire  signed [6:0] tmp_34_fu_744_p1;
wire   [6:0] i23_fu_748_p2;
wire   [10:0] mul_fu_780_p0;
wire   [8:0] mul_fu_780_p1;
wire   [10:0] mul3_fu_786_p0;
wire   [8:0] mul3_fu_786_p1;
wire   [19:0] zext4_cast_fu_438_p1;
wire   [10:0] mul9_fu_793_p0;
wire   [8:0] mul9_fu_793_p1;
wire   [10:0] mul6_fu_800_p0;
wire   [8:0] mul6_fu_800_p1;
wire   [19:0] zext5_cast_fu_547_p1;
wire   [10:0] mul4_fu_807_p0;
wire   [8:0] mul4_fu_807_p1;
reg    grp_fu_255_ap_start;
wire    grp_fu_255_ap_done;
reg    grp_fu_263_ap_start;
wire    grp_fu_263_ap_done;
reg    grp_fu_290_ap_start;
wire    grp_fu_290_ap_done;
reg    grp_fu_459_ap_start;
wire    grp_fu_459_ap_done;
reg    grp_fu_568_ap_start;
wire    grp_fu_568_ap_done;
reg   [59:0] ap_NS_fsm;
wire   [15:0] mul1_fu_728_p10;
wire   [15:0] mul2_fu_683_p10;
wire   [19:0] mul_fu_780_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 60'd1;
end

lenetSynthMatlab_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
lenetSynthMatlab_fYi_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_255_ap_start),
    .done(grp_fu_255_ap_done),
    .din0(grp_fu_255_p0),
    .din1(grp_fu_255_p1),
    .ce(1'b1),
    .dout(grp_fu_255_p2)
);

lenetSynthMatlab_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 7 ))
lenetSynthMatlab_g8j_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_263_ap_start),
    .done(grp_fu_263_ap_done),
    .din0(iy_reg_158),
    .din1(grp_fu_263_p1),
    .ce(1'b1),
    .dout(grp_fu_263_p2)
);

lenetSynthMatlab_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 7 ))
lenetSynthMatlab_g8j_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_290_ap_start),
    .done(grp_fu_290_ap_done),
    .din0(indvars_iv1_reg_134),
    .din1(grp_fu_290_p1),
    .ce(1'b1),
    .dout(grp_fu_290_p2)
);

lenetSynthMatlab_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
lenetSynthMatlab_hbi_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_459_ap_start),
    .done(grp_fu_459_ap_done),
    .din0(tmp_45_cast_reg_894),
    .din1(grp_fu_459_p1),
    .ce(1'b1),
    .dout(grp_fu_459_p2)
);

lenetSynthMatlab_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
lenetSynthMatlab_hbi_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_568_ap_start),
    .done(grp_fu_568_ap_done),
    .din0(tmp_37_cast_reg_914),
    .din1(grp_fu_568_p1),
    .ce(1'b1),
    .dout(grp_fu_568_p2)
);

lenetSynthMatlab_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 20 ))
lenetSynthMatlab_ibs_U27(
    .din0(mul_fu_780_p0),
    .din1(mul_fu_780_p1),
    .dout(mul_fu_780_p2)
);

lenetSynthMatlab_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 20 ))
lenetSynthMatlab_ibs_U28(
    .din0(mul3_fu_786_p0),
    .din1(mul3_fu_786_p1),
    .dout(mul3_fu_786_p2)
);

lenetSynthMatlab_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 20 ))
lenetSynthMatlab_ibs_U29(
    .din0(mul9_fu_793_p0),
    .din1(mul9_fu_793_p1),
    .dout(mul9_fu_793_p2)
);

lenetSynthMatlab_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 20 ))
lenetSynthMatlab_ibs_U30(
    .din0(mul6_fu_800_p0),
    .din1(mul6_fu_800_p1),
    .dout(mul6_fu_800_p2)
);

lenetSynthMatlab_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 20 ))
lenetSynthMatlab_ibs_U31(
    .din0(mul4_fu_807_p0),
    .din1(mul4_fu_807_p1),
    .dout(mul4_fu_807_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        b4_reg_170 <= 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        b4_reg_170 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        b5_reg_226 <= 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        b5_reg_226 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (b4_reg_170 == 1'd1))) begin
        i7_fu_96 <= i23_cast_fu_754_p1;
    end else if (((1'b1 == ap_CS_fsm_state50) & (tmp_45_reg_890 == 1'd1) & (b4_reg_170 == 1'd0))) begin
        i7_fu_96 <= i23_1_cast_fu_709_p1;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_344_p2 == 1'd1) & (b4_reg_170 == 1'd0) & (tmp_45_fu_401_p2 == 1'd0))) begin
        i7_fu_96 <= p_3_fu_425_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i7_fu_96 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv1_reg_134 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        indvars_iv1_reg_134 <= indvars_iv_next2_reg_826;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv_reg_146 <= 9'd4;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        indvars_iv_reg_146 <= indvars_iv_next_reg_939;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        ix_1_reg_217 <= ix_7_reg_865;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        ix_1_reg_217 <= ixstart_cast_reg_841;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ix_reg_184 <= 10'd1023;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        ix_reg_184 <= ix_6_reg_836;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (tmp_57_fu_369_p2 == 1'd0) & (ap_phi_mux_b5_phi_fu_231_p4 == 1'd0) & (tmp_51_fu_357_p2 == 1'd0) & (exitcond_fu_344_p2 == 1'd0))) begin
        ixstart_5_reg_240 <= ixstart_11_fu_363_p2;
    end else if (((1'b1 == ap_CS_fsm_state14) & (tmp_57_fu_369_p2 == 1'd1) & (ap_phi_mux_b5_phi_fu_231_p4 == 1'd0) & (tmp_51_fu_357_p2 == 1'd0) & (exitcond_fu_344_p2 == 1'd0))) begin
        ixstart_5_reg_240 <= p_s_fu_393_p3;
    end else if (((1'b1 == ap_CS_fsm_state27) & (tmp_51_reg_873 == 1'd1) & (b5_reg_226 == 1'd0))) begin
        ixstart_5_reg_240 <= ixstart_15_cast_fu_516_p1;
    end else if (((1'b1 == ap_CS_fsm_state27) & (b5_reg_226 == 1'd1))) begin
        ixstart_5_reg_240 <= ixstart_14_cast_fu_537_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        ixstart_reg_206 <= ixstart_5_reg_240;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        ixstart_reg_206 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        iy_reg_158 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        iy_reg_158 <= i_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        s_1_reg_195 <= s_2_fu_665_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        s_1_reg_195 <= s11_cast_fu_340_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        i_reg_934 <= i_fu_763_p2;
        indvars_iv_next_reg_939 <= indvars_iv_next_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        indvars_iv_next2_reg_826 <= indvars_iv_next2_fu_280_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_274_p2 == 1'd0))) begin
        ix_6_reg_836 <= ix_6_fu_296_p2;
        tmp_reg_831 <= tmp_fu_286_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_344_p2 == 1'd0))) begin
        ix_7_reg_865 <= ix_7_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ixstart_cast_reg_841 <= ixstart_cast_fu_302_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        mul_reg_847 <= mul_fu_780_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_37_cast_reg_914 <= {{mul6_fu_800_p2[18:12]}};
        tmp_83_reg_919 <= {{mul4_fu_807_p2[19:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tmp_45_cast_reg_894 <= {{mul3_fu_786_p2[18:12]}};
        tmp_89_reg_899 <= {{mul9_fu_793_p2[19:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_344_p2 == 1'd1) & (b4_reg_170 == 1'd0))) begin
        tmp_45_reg_890 <= tmp_45_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        tmp_48_reg_924 <= tmp_48_fu_603_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (ap_phi_mux_b5_phi_fu_231_p4 == 1'd0) & (exitcond_fu_344_p2 == 1'd0))) begin
        tmp_51_reg_873 <= tmp_51_fu_357_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        tmp_55_reg_904 <= tmp_55_fu_494_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        X_address0 = tmp_60_fu_542_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        X_address0 = tmp_40_fu_335_p1;
    end else begin
        X_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state12))) begin
        X_ce0 = 1'b1;
    end else begin
        X_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        Y_ce0 = 1'b1;
    end else begin
        Y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        Y_we0 = 1'b1;
    end else begin
        Y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_274_p2 == 1'd1)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        if (((tmp_51_reg_873 == 1'd1) & (b5_reg_226 == 1'd0))) begin
            ap_phi_mux_ixstart_5_phi_fu_244_p8 = ixstart_15_cast_fu_516_p1;
        end else if ((b5_reg_226 == 1'd1)) begin
            ap_phi_mux_ixstart_5_phi_fu_244_p8 = ixstart_14_cast_fu_537_p1;
        end else begin
            ap_phi_mux_ixstart_5_phi_fu_244_p8 = ixstart_5_reg_240;
        end
    end else begin
        ap_phi_mux_ixstart_5_phi_fu_244_p8 = ixstart_5_reg_240;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_274_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state14) & (ap_phi_mux_b5_phi_fu_231_p4 == 1'd1) & (exitcond_fu_344_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state14) & (tmp_51_fu_357_p2 == 1'd1) & (ap_phi_mux_b5_phi_fu_231_p4 == 1'd0) & (exitcond_fu_344_p2 == 1'd0)))) begin
        grp_fu_255_ap_start = 1'b1;
    end else begin
        grp_fu_255_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state14) & (b4_reg_170 == 1'd1) & (exitcond_fu_344_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state14) & (tmp_45_fu_401_p2 == 1'd1) & (exitcond_fu_344_p2 == 1'd1) & (b4_reg_170 == 1'd0)))) begin
        grp_fu_263_ap_start = 1'b1;
    end else begin
        grp_fu_263_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_274_p2 == 1'd0))) begin
        grp_fu_290_ap_start = 1'b1;
    end else begin
        grp_fu_290_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_459_ap_start = 1'b1;
    end else begin
        grp_fu_459_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_568_ap_start = 1'b1;
    end else begin
        grp_fu_568_ap_start = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_274_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_344_p2 == 1'd1) & (b4_reg_170 == 1'd0) & (tmp_45_fu_401_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else if (((1'b1 == ap_CS_fsm_state14) & (tmp_45_fu_401_p2 == 1'd1) & (exitcond_fu_344_p2 == 1'd1) & (b4_reg_170 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else if (((1'b1 == ap_CS_fsm_state14) & (b4_reg_170 == 1'd1) & (exitcond_fu_344_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else if (((1'b1 == ap_CS_fsm_state14) & (ap_phi_mux_b5_phi_fu_231_p4 == 1'd0) & (tmp_51_fu_357_p2 == 1'd0) & (exitcond_fu_344_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((1'b1 == ap_CS_fsm_state14) & (tmp_51_fu_357_p2 == 1'd1) & (ap_phi_mux_b5_phi_fu_231_p4 == 1'd0) & (exitcond_fu_344_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Y_address0 = tmp_58_fu_775_p1;

assign Y_d0 = s_1_reg_195;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_phi_mux_b5_phi_fu_231_p4 = b5_reg_226;

assign exitcond1_fu_274_p2 = ((iy_reg_158 == 7'd80) ? 1'b1 : 1'b0);

assign exitcond_fu_344_p2 = ((ix_1_reg_217 == indvars_iv_reg_146) ? 1'b1 : 1'b0);

assign grp_fu_255_p0 = (ix_1_reg_217 + 9'd1);

assign grp_fu_255_p1 = 9'd5;

assign grp_fu_263_p1 = 7'd5;

assign grp_fu_290_p1 = 7'd5;

assign grp_fu_459_p1 = 7'd5;

assign grp_fu_568_p1 = 7'd5;

assign i23_1_cast_fu_709_p1 = i23_1_fu_703_p2;

assign i23_1_fu_703_p2 = ($signed(tmp_84_fu_673_p2) + $signed(tmp_42_fu_699_p1));

assign i23_2_fu_407_p2 = (i7_fu_96 + 32'd16);

assign i23_3_fu_419_p2 = ($signed(i7_fu_96) + $signed(32'd4294967233));

assign i23_cast_fu_754_p1 = i23_fu_748_p2;

assign i23_fu_748_p2 = ($signed(tmp_78_fu_718_p2) + $signed(tmp_34_fu_744_p1));

assign i_fu_763_p2 = (iy_reg_158 + 7'd1);

assign indvars_iv_next2_fu_280_p2 = (indvars_iv1_reg_134 + 7'd1);

assign indvars_iv_next_fu_769_p2 = (indvars_iv_reg_146 + 9'd5);

assign ix_6_fu_296_p2 = (10'd5 + ix_reg_184);

assign ix_7_fu_350_p2 = (ix_1_reg_217 + 9'd1);

assign ixstart_10_fu_510_p2 = ($signed(tmp_49_fu_507_p1) + $signed(tmp_56_fu_500_p3));

assign ixstart_11_fu_363_p2 = (ixstart_reg_206 + 32'd80);

assign ixstart_12_fu_375_p2 = ($signed(ixstart_reg_206) + $signed(32'd4294966992));

assign ixstart_13_fu_387_p2 = ($signed(ixstart_reg_206) + $signed(32'd4294966913));

assign ixstart_14_cast_fu_537_p1 = ixstart_9_fu_531_p2;

assign ixstart_15_cast_fu_516_p1 = ixstart_10_fu_510_p2;

assign ixstart_9_fu_531_p2 = ($signed(tmp_41_fu_528_p1) + $signed(tmp_50_fu_521_p3));

assign ixstart_cast_fu_302_p2 = (9'd1 + tmp_reg_831);

assign mul1_fu_728_p1 = mul1_fu_728_p10;

assign mul1_fu_728_p10 = iy_reg_158;

assign mul1_fu_728_p2 = (16'd205 * mul1_fu_728_p1);

assign mul2_fu_683_p1 = mul2_fu_683_p10;

assign mul2_fu_683_p10 = iy_reg_158;

assign mul2_fu_683_p2 = (16'd205 * mul2_fu_683_p1);

assign mul3_fu_786_p0 = 20'd820;

assign mul3_fu_786_p1 = zext4_cast_fu_438_p1;

assign mul4_fu_807_p0 = 20'd656;

assign mul4_fu_807_p1 = zext5_cast_fu_547_p1;

assign mul6_fu_800_p0 = 20'd820;

assign mul6_fu_800_p1 = zext5_cast_fu_547_p1;

assign mul9_fu_793_p0 = 20'd656;

assign mul9_fu_793_p1 = zext4_cast_fu_438_p1;

assign mul_fu_780_p0 = 20'd656;

assign mul_fu_780_p1 = mul_fu_780_p10;

assign mul_fu_780_p10 = ixstart_cast_reg_841;

assign p_3_fu_425_p3 = ((tmp_53_fu_413_p2[0:0] === 1'b1) ? i23_3_fu_419_p2 : i23_2_fu_407_p2);

assign p_s_fu_393_p3 = ((tmp_59_fu_381_p2[0:0] === 1'b1) ? ixstart_13_fu_387_p2 : ixstart_12_fu_375_p2);

assign s11_cast_fu_340_p1 = X_q0;

assign s_10_fu_635_p2 = (tmp_91_fu_625_p1 + tmp_63_fu_621_p1);

assign s_12_cast_fu_641_p2 = (tmp_90_fu_617_p1 + tmp_62_fu_613_p1);

assign s_14_cast_fu_661_p1 = s_10_fu_635_p2;

assign s_2_fu_665_p3 = ((tmp_92_fu_647_p3[0:0] === 1'b1) ? s_3_fu_655_p2 : s_14_cast_fu_661_p1);

assign s_3_fu_655_p2 = (s_9_fu_629_p2 | 64'd18446744056529682432);

assign s_9_fu_629_p2 = (tmp_61_fu_609_p1 + s_1_reg_195);

assign tmp1_cast_fu_599_p1 = tmp1_fu_593_p2;

assign tmp1_fu_593_p2 = (tmp_82_fu_589_p1 + tmp_80_fu_573_p1);

assign tmp2_cast_fu_490_p1 = tmp2_fu_484_p2;

assign tmp2_fu_484_p2 = (tmp_88_fu_480_p1 + tmp_86_fu_464_p1);

assign tmp_34_fu_744_p1 = $signed(tmp_79_fu_734_p4);

assign tmp_36_fu_581_p3 = {{tmp_81_fu_577_p1}, {2'd0}};

assign tmp_40_fu_335_p1 = tmp_s_fu_329_p2;

assign tmp_41_fu_528_p1 = $signed(tmp_83_reg_919);

assign tmp_42_fu_699_p1 = $signed(tmp_85_fu_689_p4);

assign tmp_44_fu_472_p3 = {{tmp_87_fu_468_p1}, {2'd0}};

assign tmp_45_fu_401_p2 = (($signed(i7_fu_96) > $signed(32'd2147483631)) ? 1'b1 : 1'b0);

assign tmp_48_fu_603_p2 = (tmp_36_fu_581_p3 + tmp1_cast_fu_599_p1);

assign tmp_49_fu_507_p1 = $signed(tmp_89_reg_899);

assign tmp_50_fu_521_p3 = {{tmp_48_reg_924}, {4'd0}};

assign tmp_51_fu_357_p2 = (($signed(ixstart_reg_206) > $signed(32'd2147483567)) ? 1'b1 : 1'b0);

assign tmp_53_fu_413_p2 = (($signed(i23_2_fu_407_p2) > $signed(32'd79)) ? 1'b1 : 1'b0);

assign tmp_55_fu_494_p2 = (tmp_44_fu_472_p3 + tmp2_cast_fu_490_p1);

assign tmp_56_fu_500_p3 = {{tmp_55_reg_904}, {4'd0}};

assign tmp_57_fu_369_p2 = (($signed(ixstart_11_fu_363_p2) > $signed(32'd399)) ? 1'b1 : 1'b0);

assign tmp_58_fu_775_p1 = $signed(i7_fu_96);

assign tmp_59_fu_381_p2 = (($signed(ixstart_12_fu_375_p2) > $signed(32'd79)) ? 1'b1 : 1'b0);

assign tmp_60_fu_542_p1 = ap_phi_mux_ixstart_5_phi_fu_244_p8;

assign tmp_61_fu_609_p1 = X_q0;

assign tmp_62_fu_613_p1 = X_q0;

assign tmp_63_fu_621_p1 = X_q0;

assign tmp_65_fu_310_p2 = grp_fu_290_p2 << 7'd4;

assign tmp_76_fu_316_p4 = {{mul_reg_847[19:14]}};

assign tmp_78_fu_718_p2 = grp_fu_263_p2 << 7'd4;

assign tmp_79_fu_734_p4 = {{mul1_fu_728_p2[15:10]}};

assign tmp_80_fu_573_p1 = grp_fu_255_p2[3:0];

assign tmp_81_fu_577_p1 = grp_fu_255_p2[2:0];

assign tmp_82_fu_589_p1 = grp_fu_568_p2[3:0];

assign tmp_84_fu_673_p2 = grp_fu_263_p2 << 7'd4;

assign tmp_85_fu_689_p4 = {{mul2_fu_683_p2[15:10]}};

assign tmp_86_fu_464_p1 = grp_fu_255_p2[3:0];

assign tmp_87_fu_468_p1 = grp_fu_255_p2[2:0];

assign tmp_88_fu_480_p1 = grp_fu_459_p2[3:0];

assign tmp_90_fu_617_p1 = s_1_reg_195[34:0];

assign tmp_91_fu_625_p1 = s_1_reg_195[33:0];

assign tmp_92_fu_647_p3 = s_12_cast_fu_641_p2[32'd34];

assign tmp_99_cast_fu_325_p1 = $signed(tmp_76_fu_316_p4);

assign tmp_fu_286_p1 = ix_reg_184[8:0];

assign tmp_s_fu_329_p2 = ($signed(tmp_65_fu_310_p2) + $signed(tmp_99_cast_fu_325_p1));

assign zext4_cast_fu_438_p1 = ix_7_reg_865;

assign zext5_cast_fu_547_p1 = ix_7_reg_865;

endmodule //f_sum
