#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 19 17:28:52 2020
# Process ID: 3744
# Current directory: C:/Users/jc170/Documents/Vivado Projects/VGA_Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8868 C:\Users\jc170\Documents\Vivado Projects\VGA_Controller\VGA_Controller.xpr
# Log file: C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vivado.log
# Journal file: C:/Users/jc170/Documents/Vivado Projects/VGA_Controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/jc170/Documents/Vivado Projects/coords_to_tables/coords_to_tables.srcs/sources_1/new/coords_to_tables.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/jc170/Documents/Vivado Projects/display_memory/display_memory.srcs/sources_1/new/display_memory.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/jc170/Documents/Vivado Projects/coords_to_addr/coords_to_addr.srcs/sources_1/new/pixel_coords_to_addr.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/jc170/Documents/Vivado Projects/coords_to_addr/coords_to_addr.srcs/sources_1/new/tile_coords_to_addr.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/jc170/Documents/Vivado Projects/tileset_memory/tileset_memory.srcs/sources_1/new/tileset_memory.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 809.770 ; gain = 147.711
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/tile_coords_to_addr.v} {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/tileset_memory.v} {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/coords_to_tables.v} {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/pixel_coords_to_addr.v} {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/display_memory.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sim_1/new/display_memory_testbench.v} {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sim_1/new/tileset_testbench.v} {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sim_1/new/coords_to_addr_testbench.v} {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sim_1/new/counters_convert_testbench.v}}
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_controller_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_controller_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/coords_to_tables.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module within_bounds
INFO: [VRFC 10-311] analyzing module counter_to_tables
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/display_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/pixel_coords_to_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_coords_to_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/tile_coords_to_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tile_coords_to_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/tileset_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tileset_memory
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xelab -wto 3582165413f04b888d97708ff46a105a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_controller_testbench_behav xil_defaultlib.vga_controller_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3582165413f04b888d97708ff46a105a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_controller_testbench_behav xil_defaultlib.vga_controller_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wr_en' [C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/top.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'write_tile' [C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/top.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'write_addr' [C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/top.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wr_en' [C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/top.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'color_in' [C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sources_1/new/top.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.within_bounds
Compiling module xil_defaultlib.counter_to_tables
Compiling module xil_defaultlib.tile_coords_to_addr
Compiling module xil_defaultlib.pixel_coords_to_addr
Compiling module xil_defaultlib.display_memory
Compiling module xil_defaultlib.tileset_memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.vga_controller_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_controller_testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 881.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_controller_testbench_behav -key {Behavioral:sim_1:Functional:vga_controller_testbench} -tclbatch {vga_controller_testbench.tcl} -view {{C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source vga_controller_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 889.879 ; gain = 8.102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_controller_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 889.879 ; gain = 8.102
export_ip_user_files -of_objects  [get_files {{C:/Users/jc170/Documents/Vivado Projects/coords_to_tables/coords_to_tables.srcs/sources_1/new/coords_to_tables.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/coords_to_tables/coords_to_tables.srcs/sources_1/new/coords_to_tables.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jc170/Documents/Vivado Projects/display_memory/display_memory.srcs/sources_1/new/display_memory.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/display_memory/display_memory.srcs/sources_1/new/display_memory.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jc170/Documents/Vivado Projects/coords_to_addr/coords_to_addr.srcs/sources_1/new/pixel_coords_to_addr.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/coords_to_addr/coords_to_addr.srcs/sources_1/new/pixel_coords_to_addr.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jc170/Documents/Vivado Projects/tileset_memory/tileset_memory.srcs/sources_1/new/tileset_memory.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/tileset_memory/tileset_memory.srcs/sources_1/new/tileset_memory.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jc170/Documents/Vivado Projects/coords_to_addr/coords_to_addr.srcs/sources_1/new/tile_coords_to_addr.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jc170/Documents/Vivado Projects/coords_to_addr/coords_to_addr.srcs/sources_1/new/tile_coords_to_addr.v}}
set_property top coords_to_addr_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 17:36:33 2020...
