// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "02/06/2020 13:08:43"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SoC (
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW,
	CLOCK_50,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_HS,
	VGA_SYNC_N,
	VGA_VS);
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
input 	logic [3:0] KEY ;
output 	logic [9:0] LEDR ;
input 	logic [9:0] SW ;
input 	reg CLOCK_50 ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	reg VGA_BLANK_N ;
output 	reg VGA_CLK ;
output 	reg VGA_HS ;
output 	reg VGA_SYNC_N ;
output 	reg VGA_VS ;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \fb|Add1~21_sumout ;
wire \fb|Equal1~1_combout ;
wire \KEY[2]~input_o ;
wire \fb|Add1~10 ;
wire \fb|Add1~13_sumout ;
wire \fb|Add0~1_sumout ;
wire \fb|Add0~2 ;
wire \fb|Add0~29_sumout ;
wire \fb|Add0~30 ;
wire \fb|Add0~33_sumout ;
wire \fb|Add0~34 ;
wire \fb|Add0~37_sumout ;
wire \fb|Add0~38 ;
wire \fb|Add0~41_sumout ;
wire \fb|Add0~42 ;
wire \fb|Add0~17_sumout ;
wire \fb|Add0~18 ;
wire \fb|Add0~25_sumout ;
wire \fb|Add0~26 ;
wire \fb|Add0~21_sumout ;
wire \fb|Add0~22 ;
wire \fb|Add0~5_sumout ;
wire \fb|Add0~6 ;
wire \fb|Add0~9_sumout ;
wire \fb|Equal0~0_combout ;
wire \fb|Add0~10 ;
wire \fb|Add0~13_sumout ;
wire \fb|Equal0~1_combout ;
wire \fb|h_count[1]~0_combout ;
wire \fb|Add1~14 ;
wire \fb|Add1~17_sumout ;
wire \fb|Add1~18 ;
wire \fb|Add1~1_sumout ;
wire \fb|Equal1~0_combout ;
wire \fb|v_count[9]~0_combout ;
wire \fb|Add1~22 ;
wire \fb|Add1~25_sumout ;
wire \fb|Add1~26 ;
wire \fb|Add1~29_sumout ;
wire \fb|Add1~30 ;
wire \fb|Add1~33_sumout ;
wire \fb|Add1~34 ;
wire \fb|Add1~37_sumout ;
wire \fb|Add1~38 ;
wire \fb|Add1~5_sumout ;
wire \fb|Add1~6 ;
wire \fb|Add1~9_sumout ;
wire \fb|Add7~2 ;
wire \fb|Add7~3 ;
wire \fb|Add7~6 ;
wire \fb|Add7~7 ;
wire \fb|Add7~10 ;
wire \fb|Add7~11 ;
wire \fb|Add7~14 ;
wire \fb|Add7~15 ;
wire \fb|Add7~18 ;
wire \fb|Add7~19 ;
wire \fb|Add7~22 ;
wire \fb|Add7~23 ;
wire \fb|Add7~26 ;
wire \fb|Add7~27 ;
wire \fb|Add7~30 ;
wire \fb|Add7~31 ;
wire \fb|Add7~33_sumout ;
wire \cdivin|divided_clocks[0]~0_combout ;
wire \cdivin|Add0~57_sumout ;
wire \cdivin|Add0~58 ;
wire \cdivin|Add0~53_sumout ;
wire \cdivin|Add0~54 ;
wire \cdivin|Add0~49_sumout ;
wire \cdivin|Add0~50 ;
wire \cdivin|Add0~45_sumout ;
wire \cdivin|Add0~46 ;
wire \cdivin|Add0~41_sumout ;
wire \cdivin|Add0~42 ;
wire \cdivin|Add0~37_sumout ;
wire \cdivin|Add0~38 ;
wire \cdivin|Add0~33_sumout ;
wire \cdivin|Add0~34 ;
wire \cdivin|Add0~29_sumout ;
wire \cdivin|Add0~30 ;
wire \cdivin|Add0~25_sumout ;
wire \cdivin|Add0~26 ;
wire \cdivin|Add0~21_sumout ;
wire \cdivin|Add0~22 ;
wire \cdivin|Add0~17_sumout ;
wire \cdivin|Add0~18 ;
wire \cdivin|Add0~13_sumout ;
wire \cdivin|Add0~14 ;
wire \cdivin|Add0~9_sumout ;
wire \cdivin|Add0~10 ;
wire \cdivin|Add0~5_sumout ;
wire \cdivin|Add0~6 ;
wire \cdivin|Add0~1_sumout ;
wire \~GND~combout ;
wire \cs|lines|write_done~feeder_combout ;
wire \cs|lines|xil[9]~feeder_combout ;
wire \cs|lines|xil[4]~feeder_combout ;
wire \cs|lines|Add12~17_sumout ;
wire \cs|lines|xil[0]~feeder_combout ;
wire \cs|cl|Add0~1_sumout ;
wire \cs|cl|Add0~26 ;
wire \cs|cl|Add0~37_sumout ;
wire \KEY[3]~input_o ;
wire \cs|cl|Add1~33_sumout ;
wire \cs|cl|y[1]~0_combout ;
wire \cs|cl|y[1]~1_combout ;
wire \cs|cl|Add1~34 ;
wire \cs|cl|Add1~29_sumout ;
wire \cs|cl|Add1~30 ;
wire \cs|cl|Add1~25_sumout ;
wire \cs|cl|Add1~26 ;
wire \cs|cl|Add1~21_sumout ;
wire \cs|cl|Add1~22 ;
wire \cs|cl|Add1~13_sumout ;
wire \cs|cl|Add1~14 ;
wire \cs|cl|Add1~17_sumout ;
wire \cs|cl|Add1~18 ;
wire \cs|cl|Add1~5_sumout ;
wire \cs|cl|Add1~6 ;
wire \cs|cl|Add1~9_sumout ;
wire \cs|cl|Add1~10 ;
wire \cs|cl|Add1~1_sumout ;
wire \cs|cl|LessThan1~0_combout ;
wire \cs|cl|LessThan1~1_combout ;
wire \cs|cl|x[7]~1_combout ;
wire \cs|cl|Add0~38 ;
wire \cs|cl|Add0~33_sumout ;
wire \cs|cl|Add0~34 ;
wire \cs|cl|Add0~29_sumout ;
wire \cs|cl|x[9]~feeder_combout ;
wire \cs|cl|Equal0~0_combout ;
wire \cs|cl|Equal0~1_combout ;
wire \cs|cl|x[7]~0_combout ;
wire \cs|cl|Add0~2 ;
wire \cs|cl|Add0~5_sumout ;
wire \cs|cl|Add0~6 ;
wire \cs|cl|Add0~9_sumout ;
wire \cs|cl|Add0~10 ;
wire \cs|cl|Add0~13_sumout ;
wire \cs|cl|Add0~14 ;
wire \cs|cl|Add0~17_sumout ;
wire \cs|cl|Add0~18 ;
wire \cs|cl|Add0~21_sumout ;
wire \cs|cl|Add0~22 ;
wire \cs|cl|Add0~25_sumout ;
wire \cs|cl|LessThan0~0_combout ;
wire \cs|cl|cleared~0_combout ;
wire \cs|cl|cleared~q ;
wire \cs|nextstate~0_combout ;
wire \cs|nextstate~q ;
wire \cs|Selector3~0_combout ;
wire \cs|ps~2_combout ;
wire \cs|Equal0~0_combout ;
wire \cs|ps~0_combout ;
wire \cs|ps~1_combout ;
wire \cs|Selector3~1_combout ;
wire \cs|ps~3_combout ;
wire \cs|WideOr0~0_combout ;
wire \cs|WideOr4~0_combout ;
wire \cs|x0[2]~1_combout ;
wire \cs|WideOr5~0_combout ;
wire \cs|x0[1]~0_combout ;
wire \cs|WideOr6~0_combout ;
wire \cs|WideOr7~0_combout ;
wire \cs|WideOr8~0_combout ;
wire \cs|WideOr1~0_combout ;
wire \cs|WideOr9~0_combout ;
wire \cs|lines|Add3~34 ;
wire \cs|lines|Add3~35 ;
wire \cs|lines|Add3~30 ;
wire \cs|lines|Add3~31 ;
wire \cs|lines|Add3~26 ;
wire \cs|lines|Add3~27 ;
wire \cs|lines|Add3~22 ;
wire \cs|lines|Add3~23 ;
wire \cs|lines|Add3~18 ;
wire \cs|lines|Add3~19 ;
wire \cs|lines|Add3~14 ;
wire \cs|lines|Add3~15 ;
wire \cs|lines|Add3~10 ;
wire \cs|lines|Add3~11 ;
wire \cs|lines|Add3~6 ;
wire \cs|lines|Add3~7 ;
wire \cs|lines|Add3~2 ;
wire \cs|lines|Add3~3 ;
wire \cs|lines|testx[9]~1_sumout ;
wire \cs|lines|tempx0[0]~6_combout ;
wire \cs|WideOr10~0_combout ;
wire \cs|WideOr2~0_combout ;
wire \cs|WideOr11~0_combout ;
wire \cs|WideOr3~0_combout ;
wire \cs|y0~0_combout ;
wire \cs|y1[0]~0_combout ;
wire \cs|lines|Add1~34 ;
wire \cs|lines|Add1~35 ;
wire \cs|lines|Add1~30 ;
wire \cs|lines|Add1~31 ;
wire \cs|lines|Add1~26 ;
wire \cs|lines|Add1~27 ;
wire \cs|lines|Add1~22 ;
wire \cs|lines|Add1~23 ;
wire \cs|lines|Add1~18 ;
wire \cs|lines|Add1~19 ;
wire \cs|lines|Add1~14 ;
wire \cs|lines|Add1~15 ;
wire \cs|lines|Add1~10 ;
wire \cs|lines|Add1~11 ;
wire \cs|lines|Add1~6 ;
wire \cs|lines|Add1~7 ;
wire \cs|lines|testy[8]~1_sumout ;
wire \cs|lines|Add2~38 ;
wire \cs|lines|Add2~39 ;
wire \cs|lines|Add2~34 ;
wire \cs|lines|Add2~35 ;
wire \cs|lines|Add2~30 ;
wire \cs|lines|Add2~31 ;
wire \cs|lines|Add2~26 ;
wire \cs|lines|Add2~27 ;
wire \cs|lines|Add2~22 ;
wire \cs|lines|Add2~23 ;
wire \cs|lines|Add2~18 ;
wire \cs|lines|Add2~19 ;
wire \cs|lines|Add2~14 ;
wire \cs|lines|Add2~15 ;
wire \cs|lines|Add2~10 ;
wire \cs|lines|Add2~11 ;
wire \cs|lines|Add2~6 ;
wire \cs|lines|Add2~7 ;
wire \cs|lines|Add2~1_sumout ;
wire \cs|lines|Add4~38 ;
wire \cs|lines|Add4~39 ;
wire \cs|lines|Add4~34 ;
wire \cs|lines|Add4~35 ;
wire \cs|lines|Add4~30 ;
wire \cs|lines|Add4~31 ;
wire \cs|lines|Add4~26 ;
wire \cs|lines|Add4~27 ;
wire \cs|lines|Add4~22 ;
wire \cs|lines|Add4~23 ;
wire \cs|lines|Add4~18 ;
wire \cs|lines|Add4~19 ;
wire \cs|lines|Add4~14 ;
wire \cs|lines|Add4~15 ;
wire \cs|lines|Add4~10 ;
wire \cs|lines|Add4~11 ;
wire \cs|lines|Add4~6 ;
wire \cs|lines|Add4~7 ;
wire \cs|lines|Add4~1_sumout ;
wire \cs|lines|testy[8]~2 ;
wire \cs|lines|testy[8]~3 ;
wire \cs|lines|Add1~1_sumout ;
wire \cs|lines|Add4~5_sumout ;
wire \cs|lines|Add2~5_sumout ;
wire \cs|lines|Add3~1_sumout ;
wire \cs|lines|Add2~9_sumout ;
wire \cs|lines|Add3~5_sumout ;
wire \cs|lines|Add4~9_sumout ;
wire \cs|lines|absx[7]~0_combout ;
wire \cs|lines|Add1~5_sumout ;
wire \cs|lines|Add2~13_sumout ;
wire \cs|lines|Add3~9_sumout ;
wire \cs|lines|Add4~13_sumout ;
wire \cs|lines|absx[6]~1_combout ;
wire \cs|lines|Add1~9_sumout ;
wire \cs|lines|Add2~17_sumout ;
wire \cs|lines|Add3~13_sumout ;
wire \cs|lines|Add4~17_sumout ;
wire \cs|lines|absx[5]~2_combout ;
wire \cs|lines|Add1~13_sumout ;
wire \cs|lines|Add2~21_sumout ;
wire \cs|lines|Add3~17_sumout ;
wire \cs|lines|Add4~21_sumout ;
wire \cs|lines|absx[4]~3_combout ;
wire \cs|lines|Add1~17_sumout ;
wire \cs|lines|Add2~25_sumout ;
wire \cs|lines|Add3~21_sumout ;
wire \cs|lines|Add4~25_sumout ;
wire \cs|lines|absx[3]~4_combout ;
wire \cs|lines|Add1~21_sumout ;
wire \cs|lines|Add2~29_sumout ;
wire \cs|lines|Add1~25_sumout ;
wire \cs|lines|Add3~25_sumout ;
wire \cs|lines|Add4~29_sumout ;
wire \cs|lines|absx[2]~5_combout ;
wire \cs|lines|Add2~33_sumout ;
wire \cs|lines|Add4~33_sumout ;
wire \cs|lines|Add3~29_sumout ;
wire \cs|lines|absx[1]~6_combout ;
wire \cs|lines|Add1~29_sumout ;
wire \cs|lines|Add2~37_sumout ;
wire \cs|lines|Add3~33_sumout ;
wire \cs|lines|Add4~37_sumout ;
wire \cs|lines|absx[0]~7_combout ;
wire \cs|lines|Add1~33_sumout ;
wire \cs|lines|Add0~42_cout ;
wire \cs|lines|Add0~38_cout ;
wire \cs|lines|Add0~34_cout ;
wire \cs|lines|Add0~30_cout ;
wire \cs|lines|Add0~26_cout ;
wire \cs|lines|Add0~22_cout ;
wire \cs|lines|Add0~18_cout ;
wire \cs|lines|Add0~14_cout ;
wire \cs|lines|Add0~10_cout ;
wire \cs|lines|Add0~6_cout ;
wire \cs|lines|Add0~1_sumout ;
wire \cs|lines|tempx0[0]~7_combout ;
wire \cs|lines|always1~0_combout ;
wire \cs|lines|tempx1[7]~9_combout ;
wire \cs|lines|tempx1[7]~10_combout ;
wire \cs|lines|tempx1[8]~2_combout ;
wire \cs|lines|tempx1[8]~3_combout ;
wire \cs|lines|LessThan0~3_combout ;
wire \cs|lines|tempx1[6]~4_combout ;
wire \cs|lines|tempx1[6]~5_combout ;
wire \cs|lines|tempx1[5]~8_combout ;
wire \cs|lines|LessThan0~1_combout ;
wire \cs|lines|tempx1[0]~6_combout ;
wire \cs|lines|tempx1[0]~7_combout ;
wire \cs|lines|LessThan0~0_combout ;
wire \cs|lines|tempx1[3]~0_combout ;
wire \cs|lines|tempx1[3]~1_combout ;
wire \cs|lines|LessThan0~2_combout ;
wire \cs|lines|LessThan0~4_combout ;
wire \cs|lines|LessThan0~5_combout ;
wire \cs|lines|xil[4]~0_combout ;
wire \cs|lines|Add12~18 ;
wire \cs|lines|Add12~13_sumout ;
wire \cs|lines|xil[1]~feeder_combout ;
wire \cs|lines|tempx0[6]~4_combout ;
wire \cs|lines|tempx0[6]~5_combout ;
wire \cs|lines|tempx0[6]~5_wirecell_combout ;
wire \cs|lines|Add12~14 ;
wire \cs|lines|Add12~9_sumout ;
wire \cs|lines|xil[2]~feeder_combout ;
wire \cs|lines|tempx0[8]~2_combout ;
wire \cs|lines|tempx0[8]~3_combout ;
wire \cs|lines|Add12~10 ;
wire \cs|lines|Add12~5_sumout ;
wire \cs|lines|xil[3]~feeder_combout ;
wire \cs|lines|tempx0[3]~0_combout ;
wire \cs|lines|tempx0[3]~1_combout ;
wire \cs|lines|Add12~6 ;
wire \cs|lines|Add12~29_sumout ;
wire \cs|lines|Add12~30 ;
wire \cs|lines|Add12~25_sumout ;
wire \cs|lines|xil[5]~feeder_combout ;
wire \cs|lines|tempx0[5]~8_combout ;
wire \cs|lines|Add12~26 ;
wire \cs|lines|Add12~21_sumout ;
wire \cs|lines|xil[6]~feeder_combout ;
wire \cs|lines|Add12~22 ;
wire \cs|lines|Add12~37_sumout ;
wire \cs|lines|xil[7]~feeder_combout ;
wire \cs|lines|tempx0[7]~9_combout ;
wire \cs|lines|tempx0[7]~10_combout ;
wire \cs|lines|Add12~38 ;
wire \cs|lines|Add12~33_sumout ;
wire \cs|lines|xil[8]~feeder_combout ;
wire \cs|lines|Add12~34 ;
wire \cs|lines|Add12~1_sumout ;
wire \cs|lines|write_done~0_combout ;
wire \cs|lines|write_done~q ;
wire \cs|lines|y[8]~feeder_combout ;
wire \cs|lines|tempy0[7]~6_combout ;
wire \cs|lines|tempy1[7]~1_combout ;
wire \cs|lines|tempy0[6]~2_combout ;
wire \cs|lines|tempy1[6]~0_combout ;
wire \cs|lines|tempy0[3]~4_combout ;
wire \cs|lines|tempy1[3]~2_combout ;
wire \cs|lines|tempy0[0]~0_combout ;
wire \cs|lines|tempy1[0]~3_combout ;
wire \cs|lines|Add6~42_cout ;
wire \cs|lines|Add6~38 ;
wire \cs|lines|Add6~10 ;
wire \cs|lines|Add6~34 ;
wire \cs|lines|Add6~30 ;
wire \cs|lines|Add6~26 ;
wire \cs|lines|Add6~6 ;
wire \cs|lines|Add6~22 ;
wire \cs|lines|Add6~18 ;
wire \cs|lines|Add6~14 ;
wire \cs|lines|Add6~1_sumout ;
wire \cs|lines|yil[4]~feeder_combout ;
wire \cs|lines|Add9~1_sumout ;
wire \cs|lines|yil[0]~feeder_combout ;
wire \cs|lines|tempy0[0]~1_combout ;
wire \cs|lines|Add5~42_cout ;
wire \cs|lines|Add5~38 ;
wire \cs|lines|Add5~14 ;
wire \cs|lines|Add5~9_sumout ;
wire \cs|lines|Add5~13_sumout ;
wire \cs|lines|Add8~42 ;
wire \cs|lines|Add8~5_sumout ;
wire \cs|lines|Add7~42_cout ;
wire \cs|lines|Add7~38 ;
wire \cs|lines|Add7~5_sumout ;
wire \cs|lines|Add6~9_sumout ;
wire \cs|lines|Add6~37_sumout ;
wire \cs|lines|Add7~37_sumout ;
wire \cs|lines|Add8~41_sumout ;
wire \cs|lines|Add11~50 ;
wire \cs|lines|Add11~45_sumout ;
wire \cs|lines|Add5~37_sumout ;
wire \cs|lines|Add11~49_sumout ;
wire \cs|lines|Add10~50_cout ;
wire \cs|lines|Add10~45_sumout ;
wire \cs|lines|error~11_combout ;
wire \cs|lines|Add11~46 ;
wire \cs|lines|Add11~5_sumout ;
wire \cs|lines|Add10~46 ;
wire \cs|lines|Add10~5_sumout ;
wire \cs|lines|error~1_combout ;
wire \cs|lines|Add5~10 ;
wire \cs|lines|Add5~34 ;
wire \cs|lines|Add5~30 ;
wire \cs|lines|Add5~6 ;
wire \cs|lines|Add5~1_sumout ;
wire \cs|lines|Add5~5_sumout ;
wire \cs|lines|Add5~29_sumout ;
wire \cs|lines|Add5~33_sumout ;
wire \cs|lines|Add8~6 ;
wire \cs|lines|Add8~38 ;
wire \cs|lines|Add8~34 ;
wire \cs|lines|Add8~30 ;
wire \cs|lines|Add8~1_sumout ;
wire \cs|lines|Add7~6 ;
wire \cs|lines|Add7~34 ;
wire \cs|lines|Add7~30 ;
wire \cs|lines|Add7~26 ;
wire \cs|lines|Add7~1_sumout ;
wire \cs|lines|Add6~5_sumout ;
wire \cs|lines|Add7~25_sumout ;
wire \cs|lines|Add8~29_sumout ;
wire \cs|lines|Add6~25_sumout ;
wire \cs|lines|Add6~29_sumout ;
wire \cs|lines|Add7~29_sumout ;
wire \cs|lines|Add8~33_sumout ;
wire \cs|lines|Add6~33_sumout ;
wire \cs|lines|Add7~33_sumout ;
wire \cs|lines|Add8~37_sumout ;
wire \cs|lines|Add11~6 ;
wire \cs|lines|Add11~41_sumout ;
wire \cs|lines|Add10~6 ;
wire \cs|lines|Add10~41_sumout ;
wire \cs|lines|error~10_combout ;
wire \cs|lines|Add11~42 ;
wire \cs|lines|Add11~37_sumout ;
wire \cs|lines|Add10~42 ;
wire \cs|lines|Add10~37_sumout ;
wire \cs|lines|error~9_combout ;
wire \cs|lines|Add11~38 ;
wire \cs|lines|Add11~33_sumout ;
wire \cs|lines|Add10~38 ;
wire \cs|lines|Add10~33_sumout ;
wire \cs|lines|error~8_combout ;
wire \cs|lines|Add11~34 ;
wire \cs|lines|Add11~1_sumout ;
wire \cs|lines|Add10~34 ;
wire \cs|lines|Add10~1_sumout ;
wire \cs|lines|error~0_combout ;
wire \cs|lines|Add5~2 ;
wire \cs|lines|Add5~26 ;
wire \cs|lines|Add5~22 ;
wire \cs|lines|Add5~17_sumout ;
wire \cs|lines|Add5~21_sumout ;
wire \cs|lines|Add5~25_sumout ;
wire \cs|lines|Add8~2 ;
wire \cs|lines|Add8~26 ;
wire \cs|lines|Add8~22 ;
wire \cs|lines|Add8~18 ;
wire \cs|lines|Add8~13_sumout ;
wire \cs|lines|Add7~2 ;
wire \cs|lines|Add7~22 ;
wire \cs|lines|Add7~18 ;
wire \cs|lines|Add7~14 ;
wire \cs|lines|Add7~9_sumout ;
wire \cs|lines|Add6~13_sumout ;
wire \cs|lines|Add7~13_sumout ;
wire \cs|lines|Add8~17_sumout ;
wire \cs|lines|Add7~17_sumout ;
wire \cs|lines|Add6~17_sumout ;
wire \cs|lines|Add8~21_sumout ;
wire \cs|lines|Add7~21_sumout ;
wire \cs|lines|Add8~25_sumout ;
wire \cs|lines|Add6~21_sumout ;
wire \cs|lines|Add11~2 ;
wire \cs|lines|Add11~29_sumout ;
wire \cs|lines|Add10~2 ;
wire \cs|lines|Add10~29_sumout ;
wire \cs|lines|error~7_combout ;
wire \cs|lines|Add11~30 ;
wire \cs|lines|Add11~25_sumout ;
wire \cs|lines|Add10~30 ;
wire \cs|lines|Add10~25_sumout ;
wire \cs|lines|error~6_combout ;
wire \cs|lines|Add11~26 ;
wire \cs|lines|Add11~21_sumout ;
wire \cs|lines|Add10~26 ;
wire \cs|lines|Add10~21_sumout ;
wire \cs|lines|error~5_combout ;
wire \cs|lines|Add11~22 ;
wire \cs|lines|Add11~17_sumout ;
wire \cs|lines|Add10~22 ;
wire \cs|lines|Add10~17_sumout ;
wire \cs|lines|error~4_combout ;
wire \cs|lines|Add8~14 ;
wire \cs|lines|Add8~9_sumout ;
wire \cs|lines|Add11~18 ;
wire \cs|lines|Add11~13_sumout ;
wire \cs|lines|Add10~18 ;
wire \cs|lines|Add10~13_sumout ;
wire \cs|lines|error~3_combout ;
wire \cs|lines|LessThan1~0_combout ;
wire \cs|lines|LessThan1~1_combout ;
wire \cs|lines|error[11]~feeder_combout ;
wire \cs|lines|Add11~14 ;
wire \cs|lines|Add11~9_sumout ;
wire \cs|lines|Add10~14 ;
wire \cs|lines|Add10~9_sumout ;
wire \cs|lines|error~2_combout ;
wire \cs|lines|LessThan1~2_combout ;
wire \cs|lines|yil[1]~0_combout ;
wire \cs|lines|Add9~2 ;
wire \cs|lines|Add9~5_sumout ;
wire \cs|lines|yil[1]~feeder_combout ;
wire \cs|lines|tempy0[6]~2_wirecell_combout ;
wire \cs|lines|Add9~6 ;
wire \cs|lines|Add9~9_sumout ;
wire \cs|lines|yil[2]~feeder_combout ;
wire \cs|lines|tempy0[8]~3_combout ;
wire \cs|lines|Add9~10 ;
wire \cs|lines|Add9~13_sumout ;
wire \cs|lines|yil[3]~feeder_combout ;
wire \cs|lines|tempy0[3]~5_combout ;
wire \cs|lines|Add9~14 ;
wire \cs|lines|Add9~17_sumout ;
wire \cs|lines|Add9~18 ;
wire \cs|lines|Add9~21_sumout ;
wire \cs|lines|yil[5]~feeder_combout ;
wire \cs|lines|Add9~22 ;
wire \cs|lines|Add9~25_sumout ;
wire \cs|lines|yil[6]~feeder_combout ;
wire \cs|lines|Add9~26 ;
wire \cs|lines|Add9~33_sumout ;
wire \cs|lines|yil[7]~feeder_combout ;
wire \cs|lines|Add9~34 ;
wire \cs|lines|Add9~29_sumout ;
wire \cs|lines|yil[8]~feeder_combout ;
wire \cs|lines|y[7]~feeder_combout ;
wire \cs|lines|y[6]~feeder_combout ;
wire \cs|lines|y[5]~feeder_combout ;
wire \cs|lines|y[4]~feeder_combout ;
wire \cs|lines|y[3]~feeder_combout ;
wire \cs|lines|yil[9]~feeder_combout ;
wire \cs|lines|Add9~30 ;
wire \cs|lines|Add9~37_sumout ;
wire \cs|lines|x[9]~feeder_combout ;
wire \cs|x[9]~9_combout ;
wire \cs|lines|y[2]~feeder_combout ;
wire \fb|Add5~18 ;
wire \fb|Add5~22 ;
wire \fb|Add5~26 ;
wire \fb|Add5~30 ;
wire \fb|Add5~10 ;
wire \fb|Add5~14 ;
wire \fb|Add5~1_sumout ;
wire \fb|Add5~13_sumout ;
wire \fb|Add5~9_sumout ;
wire \fb|Add5~29_sumout ;
wire \fb|Add5~25_sumout ;
wire \fb|Add5~21_sumout ;
wire \cs|lines|y[1]~feeder_combout ;
wire \cs|lines|y[0]~feeder_combout ;
wire \fb|Add5~17_sumout ;
wire \cs|lines|x[8]~feeder_combout ;
wire \cs|x[8]~8_combout ;
wire \cs|lines|x[7]~feeder_combout ;
wire \cs|x[7]~7_combout ;
wire \fb|Add4~26 ;
wire \fb|Add4~30 ;
wire \fb|Add4~34 ;
wire \fb|Add4~38 ;
wire \fb|Add4~42 ;
wire \fb|Add4~46 ;
wire \fb|Add4~18 ;
wire \fb|Add4~22 ;
wire \fb|Add4~5_sumout ;
wire \fb|Add5~2 ;
wire \fb|Add5~5_sumout ;
wire \fb|Add4~6 ;
wire \fb|Add4~10 ;
wire \fb|Add4~1_sumout ;
wire \fb|Add4~21_sumout ;
wire \fb|Add4~2 ;
wire \fb|Add4~13_sumout ;
wire \fb|Add4~9_sumout ;
wire \fb|Add4~17_sumout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1356w[3]~0_combout ;
wire \cs|Selector0~0_combout ;
wire \cs|lines|x[0]~feeder_combout ;
wire \cs|x[0]~0_combout ;
wire \cs|lines|x[1]~feeder_combout ;
wire \cs|x[1]~1_combout ;
wire \cs|lines|x[2]~feeder_combout ;
wire \cs|x[2]~2_combout ;
wire \cs|lines|x[3]~feeder_combout ;
wire \cs|x[3]~3_combout ;
wire \cs|lines|x[4]~feeder_combout ;
wire \cs|x[4]~4_combout ;
wire \cs|lines|x[5]~feeder_combout ;
wire \cs|x[5]~5_combout ;
wire \cs|lines|x[6]~feeder_combout ;
wire \cs|x[6]~6_combout ;
wire \fb|Add4~25_sumout ;
wire \fb|Add4~29_sumout ;
wire \fb|Add4~33_sumout ;
wire \fb|Add4~37_sumout ;
wire \fb|Add4~41_sumout ;
wire \fb|Add4~45_sumout ;
wire \fb|Add7~1_sumout ;
wire \fb|Add7~5_sumout ;
wire \fb|Add7~9_sumout ;
wire \fb|Add7~13_sumout ;
wire \fb|Add7~17_sumout ;
wire \fb|Add7~21_sumout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1396w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1303w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \fb|Add7~34 ;
wire \fb|Add7~35 ;
wire \fb|Add7~37_sumout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1263w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1283w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1336w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1243w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1376w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout ;
wire \fb|Add7~25_sumout ;
wire \fb|Add7~29_sumout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1386w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1253w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1293w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1346w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1273w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1366w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1232w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1325w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout ;
wire \fb|Add7~38 ;
wire \fb|Add7~39 ;
wire \fb|Add7~41_sumout ;
wire \fb|Add7~42 ;
wire \fb|Add7~43 ;
wire \fb|Add7~45_sumout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode767w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode838w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode744w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode714w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode734w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode724w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode694w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode684w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode704w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1087w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1107w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1097w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1117w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1150w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1139w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1170w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1160w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1180w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1210w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1190w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1200w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1077w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1046w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1057w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1067w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode953w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode931w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1024w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1014w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1004w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ;
wire \fb|LessThan3~0_combout ;
wire \fb|VGA_BLANK_N~0_combout ;
wire \fb|VGA_BLANK_N~q ;
wire \fb|LessThan0~0_combout ;
wire \fb|Add3~22 ;
wire \fb|Add3~26 ;
wire \fb|Add3~30 ;
wire \fb|Add3~34 ;
wire \fb|Add3~38 ;
wire \fb|Add3~2 ;
wire \fb|Add3~6 ;
wire \fb|Add3~10 ;
wire \fb|Add3~13_sumout ;
wire \fb|Add3~14 ;
wire \fb|Add3~17_sumout ;
wire \fb|Add3~9_sumout ;
wire \fb|Add3~33_sumout ;
wire \fb|Add3~25_sumout ;
wire \fb|Add3~37_sumout ;
wire \fb|Add3~29_sumout ;
wire \fb|Add3~21_sumout ;
wire \fb|LessThan1~0_combout ;
wire \fb|Add3~1_sumout ;
wire \fb|Add3~5_sumout ;
wire \fb|LessThan1~1_combout ;
wire [10:0] \fb|h_count ;
wire [8:0] \cs|cl|y ;
wire [9:0] \cs|lines|x ;
wire [9:0] \cs|cl|x ;
wire [11:0] \cs|lines|error ;
wire [3:0] \fb|buffer_rtl_0|auto_generated|decode2|w_anode667w ;
wire [9:0] \cs|lines|xil ;
wire [9:0] \fb|v_count ;
wire [31:0] \cs|ps ;
wire [8:0] \cs|lines|y ;
wire [9:0] \cs|lines|yil ;
wire [5:0] \fb|buffer_rtl_0|auto_generated|address_reg_b ;
wire [31:0] \cdivin|divided_clocks ;

wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;

assign \fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a7~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a14~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a23~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a43~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a62~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a55~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\SW[4]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\SW[5]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\SW[6]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\SW[7]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\fb|VGA_BLANK_N~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\fb|h_count [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(!\fb|LessThan0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\fb|LessThan1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N0
cyclonev_lcell_comb \fb|Add1~21 (
// Equation(s):
// \fb|Add1~21_sumout  = SUM(( \fb|v_count [0] ) + ( VCC ) + ( !VCC ))
// \fb|Add1~22  = CARRY(( \fb|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~21_sumout ),
	.cout(\fb|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~21 .extended_lut = "off";
defparam \fb|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \fb|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N30
cyclonev_lcell_comb \fb|Equal1~1 (
// Equation(s):
// \fb|Equal1~1_combout  = ( \fb|v_count [3] & ( (!\fb|v_count [2] & (\fb|v_count [0] & \fb|v_count [1])) ) )

	.dataa(gnd),
	.datab(!\fb|v_count [2]),
	.datac(!\fb|v_count [0]),
	.datad(!\fb|v_count [1]),
	.datae(gnd),
	.dataf(!\fb|v_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal1~1 .extended_lut = "off";
defparam \fb|Equal1~1 .lut_mask = 64'h00000000000C000C;
defparam \fb|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N18
cyclonev_lcell_comb \fb|Add1~9 (
// Equation(s):
// \fb|Add1~9_sumout  = SUM(( \fb|v_count [6] ) + ( GND ) + ( \fb|Add1~6  ))
// \fb|Add1~10  = CARRY(( \fb|v_count [6] ) + ( GND ) + ( \fb|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~9_sumout ),
	.cout(\fb|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~9 .extended_lut = "off";
defparam \fb|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N21
cyclonev_lcell_comb \fb|Add1~13 (
// Equation(s):
// \fb|Add1~13_sumout  = SUM(( \fb|v_count [7] ) + ( GND ) + ( \fb|Add1~10  ))
// \fb|Add1~14  = CARRY(( \fb|v_count [7] ) + ( GND ) + ( \fb|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~13_sumout ),
	.cout(\fb|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~13 .extended_lut = "off";
defparam \fb|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N0
cyclonev_lcell_comb \fb|Add0~1 (
// Equation(s):
// \fb|Add0~1_sumout  = SUM(( \fb|h_count [0] ) + ( VCC ) + ( !VCC ))
// \fb|Add0~2  = CARRY(( \fb|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\fb|h_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~1_sumout ),
	.cout(\fb|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~1 .extended_lut = "off";
defparam \fb|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \fb|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N2
dffeas \fb|h_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|h_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[0] .is_wysiwyg = "true";
defparam \fb|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N3
cyclonev_lcell_comb \fb|Add0~29 (
// Equation(s):
// \fb|Add0~29_sumout  = SUM(( \fb|h_count [1] ) + ( GND ) + ( \fb|Add0~2  ))
// \fb|Add0~30  = CARRY(( \fb|h_count [1] ) + ( GND ) + ( \fb|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~29_sumout ),
	.cout(\fb|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~29 .extended_lut = "off";
defparam \fb|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N5
dffeas \fb|h_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|h_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[1] .is_wysiwyg = "true";
defparam \fb|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N6
cyclonev_lcell_comb \fb|Add0~33 (
// Equation(s):
// \fb|Add0~33_sumout  = SUM(( \fb|h_count [2] ) + ( GND ) + ( \fb|Add0~30  ))
// \fb|Add0~34  = CARRY(( \fb|h_count [2] ) + ( GND ) + ( \fb|Add0~30  ))

	.dataa(gnd),
	.datab(!\fb|h_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~33_sumout ),
	.cout(\fb|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~33 .extended_lut = "off";
defparam \fb|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \fb|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N8
dffeas \fb|h_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|h_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[2] .is_wysiwyg = "true";
defparam \fb|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N9
cyclonev_lcell_comb \fb|Add0~37 (
// Equation(s):
// \fb|Add0~37_sumout  = SUM(( \fb|h_count [3] ) + ( GND ) + ( \fb|Add0~34  ))
// \fb|Add0~38  = CARRY(( \fb|h_count [3] ) + ( GND ) + ( \fb|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|h_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~37_sumout ),
	.cout(\fb|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~37 .extended_lut = "off";
defparam \fb|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N11
dffeas \fb|h_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|h_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[3] .is_wysiwyg = "true";
defparam \fb|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N12
cyclonev_lcell_comb \fb|Add0~41 (
// Equation(s):
// \fb|Add0~41_sumout  = SUM(( \fb|h_count [4] ) + ( GND ) + ( \fb|Add0~38  ))
// \fb|Add0~42  = CARRY(( \fb|h_count [4] ) + ( GND ) + ( \fb|Add0~38  ))

	.dataa(gnd),
	.datab(!\fb|h_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~41_sumout ),
	.cout(\fb|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~41 .extended_lut = "off";
defparam \fb|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \fb|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N14
dffeas \fb|h_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|h_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[4] .is_wysiwyg = "true";
defparam \fb|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N15
cyclonev_lcell_comb \fb|Add0~17 (
// Equation(s):
// \fb|Add0~17_sumout  = SUM(( \fb|h_count [5] ) + ( GND ) + ( \fb|Add0~42  ))
// \fb|Add0~18  = CARRY(( \fb|h_count [5] ) + ( GND ) + ( \fb|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|h_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~17_sumout ),
	.cout(\fb|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~17 .extended_lut = "off";
defparam \fb|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N17
dffeas \fb|h_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|h_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[5] .is_wysiwyg = "true";
defparam \fb|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N18
cyclonev_lcell_comb \fb|Add0~25 (
// Equation(s):
// \fb|Add0~25_sumout  = SUM(( \fb|h_count [6] ) + ( GND ) + ( \fb|Add0~18  ))
// \fb|Add0~26  = CARRY(( \fb|h_count [6] ) + ( GND ) + ( \fb|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|h_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~25_sumout ),
	.cout(\fb|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~25 .extended_lut = "off";
defparam \fb|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N20
dffeas \fb|h_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|h_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[6] .is_wysiwyg = "true";
defparam \fb|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N21
cyclonev_lcell_comb \fb|Add0~21 (
// Equation(s):
// \fb|Add0~21_sumout  = SUM(( \fb|h_count [7] ) + ( GND ) + ( \fb|Add0~26  ))
// \fb|Add0~22  = CARRY(( \fb|h_count [7] ) + ( GND ) + ( \fb|Add0~26  ))

	.dataa(!\fb|h_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~21_sumout ),
	.cout(\fb|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~21 .extended_lut = "off";
defparam \fb|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \fb|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N23
dffeas \fb|h_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|h_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[7] .is_wysiwyg = "true";
defparam \fb|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N24
cyclonev_lcell_comb \fb|Add0~5 (
// Equation(s):
// \fb|Add0~5_sumout  = SUM(( \fb|h_count [8] ) + ( GND ) + ( \fb|Add0~22  ))
// \fb|Add0~6  = CARRY(( \fb|h_count [8] ) + ( GND ) + ( \fb|Add0~22  ))

	.dataa(gnd),
	.datab(!\fb|h_count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~5_sumout ),
	.cout(\fb|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~5 .extended_lut = "off";
defparam \fb|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \fb|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N26
dffeas \fb|h_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|h_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[8] .is_wysiwyg = "true";
defparam \fb|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N27
cyclonev_lcell_comb \fb|Add0~9 (
// Equation(s):
// \fb|Add0~9_sumout  = SUM(( \fb|h_count [9] ) + ( GND ) + ( \fb|Add0~6  ))
// \fb|Add0~10  = CARRY(( \fb|h_count [9] ) + ( GND ) + ( \fb|Add0~6  ))

	.dataa(!\fb|h_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~9_sumout ),
	.cout(\fb|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~9 .extended_lut = "off";
defparam \fb|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \fb|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N29
dffeas \fb|h_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|h_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[9] .is_wysiwyg = "true";
defparam \fb|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N54
cyclonev_lcell_comb \fb|Equal0~0 (
// Equation(s):
// \fb|Equal0~0_combout  = ( \fb|h_count [0] & ( \fb|h_count [2] & ( (\fb|h_count [4] & \fb|h_count [1]) ) ) )

	.dataa(gnd),
	.datab(!\fb|h_count [4]),
	.datac(!\fb|h_count [1]),
	.datad(gnd),
	.datae(!\fb|h_count [0]),
	.dataf(!\fb|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal0~0 .extended_lut = "off";
defparam \fb|Equal0~0 .lut_mask = 64'h0000000000000303;
defparam \fb|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N30
cyclonev_lcell_comb \fb|Add0~13 (
// Equation(s):
// \fb|Add0~13_sumout  = SUM(( \fb|h_count [10] ) + ( GND ) + ( \fb|Add0~10  ))

	.dataa(gnd),
	.datab(!\fb|h_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~13 .extended_lut = "off";
defparam \fb|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \fb|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N32
dffeas \fb|h_count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|h_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[10] .is_wysiwyg = "true";
defparam \fb|h_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N48
cyclonev_lcell_comb \fb|Equal0~1 (
// Equation(s):
// \fb|Equal0~1_combout  = ( !\fb|h_count [7] & ( \fb|h_count [5] & ( (\fb|h_count [3] & (\fb|h_count [10] & !\fb|h_count [6])) ) ) )

	.dataa(!\fb|h_count [3]),
	.datab(!\fb|h_count [10]),
	.datac(!\fb|h_count [6]),
	.datad(gnd),
	.datae(!\fb|h_count [7]),
	.dataf(!\fb|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal0~1 .extended_lut = "off";
defparam \fb|Equal0~1 .lut_mask = 64'h0000000010100000;
defparam \fb|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N42
cyclonev_lcell_comb \fb|h_count[1]~0 (
// Equation(s):
// \fb|h_count[1]~0_combout  = ( \fb|Equal0~0_combout  & ( \fb|Equal0~1_combout  & ( (!\KEY[2]~input_o ) # ((!\fb|h_count [8] & \fb|h_count [9])) ) ) ) # ( !\fb|Equal0~0_combout  & ( \fb|Equal0~1_combout  & ( !\KEY[2]~input_o  ) ) ) # ( \fb|Equal0~0_combout  
// & ( !\fb|Equal0~1_combout  & ( !\KEY[2]~input_o  ) ) ) # ( !\fb|Equal0~0_combout  & ( !\fb|Equal0~1_combout  & ( !\KEY[2]~input_o  ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\fb|h_count [8]),
	.datac(!\fb|h_count [9]),
	.datad(gnd),
	.datae(!\fb|Equal0~0_combout ),
	.dataf(!\fb|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|h_count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|h_count[1]~0 .extended_lut = "off";
defparam \fb|h_count[1]~0 .lut_mask = 64'hAAAAAAAAAAAAAEAE;
defparam \fb|h_count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y60_N23
dffeas \fb|v_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|v_count[9]~0_combout ),
	.sload(gnd),
	.ena(\fb|h_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[7] .is_wysiwyg = "true";
defparam \fb|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N24
cyclonev_lcell_comb \fb|Add1~17 (
// Equation(s):
// \fb|Add1~17_sumout  = SUM(( \fb|v_count [8] ) + ( GND ) + ( \fb|Add1~14  ))
// \fb|Add1~18  = CARRY(( \fb|v_count [8] ) + ( GND ) + ( \fb|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~17_sumout ),
	.cout(\fb|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~17 .extended_lut = "off";
defparam \fb|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y60_N26
dffeas \fb|v_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|v_count[9]~0_combout ),
	.sload(gnd),
	.ena(\fb|h_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[8] .is_wysiwyg = "true";
defparam \fb|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N27
cyclonev_lcell_comb \fb|Add1~1 (
// Equation(s):
// \fb|Add1~1_sumout  = SUM(( \fb|v_count [9] ) + ( GND ) + ( \fb|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~1 .extended_lut = "off";
defparam \fb|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y60_N29
dffeas \fb|v_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|v_count[9]~0_combout ),
	.sload(gnd),
	.ena(\fb|h_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[9] .is_wysiwyg = "true";
defparam \fb|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N39
cyclonev_lcell_comb \fb|Equal1~0 (
// Equation(s):
// \fb|Equal1~0_combout  = ( !\fb|v_count [8] & ( (\fb|v_count [9] & (!\fb|v_count [6] & !\fb|v_count [7])) ) )

	.dataa(gnd),
	.datab(!\fb|v_count [9]),
	.datac(!\fb|v_count [6]),
	.datad(!\fb|v_count [7]),
	.datae(gnd),
	.dataf(!\fb|v_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal1~0 .extended_lut = "off";
defparam \fb|Equal1~0 .lut_mask = 64'h3000300000000000;
defparam \fb|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N48
cyclonev_lcell_comb \fb|v_count[9]~0 (
// Equation(s):
// \fb|v_count[9]~0_combout  = ( \fb|Equal1~0_combout  & ( (!\KEY[2]~input_o ) # ((\fb|Equal1~1_combout  & (!\fb|v_count [4] & !\fb|v_count [5]))) ) ) # ( !\fb|Equal1~0_combout  & ( !\KEY[2]~input_o  ) )

	.dataa(!\fb|Equal1~1_combout ),
	.datab(!\fb|v_count [4]),
	.datac(!\KEY[2]~input_o ),
	.datad(!\fb|v_count [5]),
	.datae(gnd),
	.dataf(!\fb|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|v_count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|v_count[9]~0 .extended_lut = "off";
defparam \fb|v_count[9]~0 .lut_mask = 64'hF0F0F0F0F4F0F4F0;
defparam \fb|v_count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y60_N2
dffeas \fb|v_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|v_count[9]~0_combout ),
	.sload(gnd),
	.ena(\fb|h_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[0] .is_wysiwyg = "true";
defparam \fb|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N3
cyclonev_lcell_comb \fb|Add1~25 (
// Equation(s):
// \fb|Add1~25_sumout  = SUM(( \fb|v_count [1] ) + ( GND ) + ( \fb|Add1~22  ))
// \fb|Add1~26  = CARRY(( \fb|v_count [1] ) + ( GND ) + ( \fb|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~25_sumout ),
	.cout(\fb|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~25 .extended_lut = "off";
defparam \fb|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y60_N5
dffeas \fb|v_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|v_count[9]~0_combout ),
	.sload(gnd),
	.ena(\fb|h_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[1] .is_wysiwyg = "true";
defparam \fb|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N6
cyclonev_lcell_comb \fb|Add1~29 (
// Equation(s):
// \fb|Add1~29_sumout  = SUM(( \fb|v_count [2] ) + ( GND ) + ( \fb|Add1~26  ))
// \fb|Add1~30  = CARRY(( \fb|v_count [2] ) + ( GND ) + ( \fb|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~29_sumout ),
	.cout(\fb|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~29 .extended_lut = "off";
defparam \fb|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y60_N8
dffeas \fb|v_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|v_count[9]~0_combout ),
	.sload(gnd),
	.ena(\fb|h_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[2] .is_wysiwyg = "true";
defparam \fb|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N9
cyclonev_lcell_comb \fb|Add1~33 (
// Equation(s):
// \fb|Add1~33_sumout  = SUM(( \fb|v_count [3] ) + ( GND ) + ( \fb|Add1~30  ))
// \fb|Add1~34  = CARRY(( \fb|v_count [3] ) + ( GND ) + ( \fb|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~33_sumout ),
	.cout(\fb|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~33 .extended_lut = "off";
defparam \fb|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y60_N11
dffeas \fb|v_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|v_count[9]~0_combout ),
	.sload(gnd),
	.ena(\fb|h_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[3] .is_wysiwyg = "true";
defparam \fb|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N12
cyclonev_lcell_comb \fb|Add1~37 (
// Equation(s):
// \fb|Add1~37_sumout  = SUM(( \fb|v_count [4] ) + ( GND ) + ( \fb|Add1~34  ))
// \fb|Add1~38  = CARRY(( \fb|v_count [4] ) + ( GND ) + ( \fb|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~37_sumout ),
	.cout(\fb|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~37 .extended_lut = "off";
defparam \fb|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y60_N14
dffeas \fb|v_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|v_count[9]~0_combout ),
	.sload(gnd),
	.ena(\fb|h_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[4] .is_wysiwyg = "true";
defparam \fb|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N15
cyclonev_lcell_comb \fb|Add1~5 (
// Equation(s):
// \fb|Add1~5_sumout  = SUM(( \fb|v_count [5] ) + ( GND ) + ( \fb|Add1~38  ))
// \fb|Add1~6  = CARRY(( \fb|v_count [5] ) + ( GND ) + ( \fb|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~5_sumout ),
	.cout(\fb|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~5 .extended_lut = "off";
defparam \fb|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y60_N17
dffeas \fb|v_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|v_count[9]~0_combout ),
	.sload(gnd),
	.ena(\fb|h_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[5] .is_wysiwyg = "true";
defparam \fb|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y60_N20
dffeas \fb|v_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|v_count[9]~0_combout ),
	.sload(gnd),
	.ena(\fb|h_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[6] .is_wysiwyg = "true";
defparam \fb|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N0
cyclonev_lcell_comb \fb|Add7~1 (
// Equation(s):
// \fb|Add7~1_sumout  = SUM(( !\fb|h_count [8] $ (!\fb|v_count [0]) ) + ( !VCC ) + ( !VCC ))
// \fb|Add7~2  = CARRY(( !\fb|h_count [8] $ (!\fb|v_count [0]) ) + ( !VCC ) + ( !VCC ))
// \fb|Add7~3  = SHARE((\fb|h_count [8] & \fb|v_count [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|h_count [8]),
	.datad(!\fb|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add7~1_sumout ),
	.cout(\fb|Add7~2 ),
	.shareout(\fb|Add7~3 ));
// synopsys translate_off
defparam \fb|Add7~1 .extended_lut = "off";
defparam \fb|Add7~1 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add7~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N3
cyclonev_lcell_comb \fb|Add7~5 (
// Equation(s):
// \fb|Add7~5_sumout  = SUM(( !\fb|v_count [1] $ (!\fb|h_count [9]) ) + ( \fb|Add7~3  ) + ( \fb|Add7~2  ))
// \fb|Add7~6  = CARRY(( !\fb|v_count [1] $ (!\fb|h_count [9]) ) + ( \fb|Add7~3  ) + ( \fb|Add7~2  ))
// \fb|Add7~7  = SHARE((\fb|v_count [1] & \fb|h_count [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [1]),
	.datad(!\fb|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~2 ),
	.sharein(\fb|Add7~3 ),
	.combout(),
	.sumout(\fb|Add7~5_sumout ),
	.cout(\fb|Add7~6 ),
	.shareout(\fb|Add7~7 ));
// synopsys translate_off
defparam \fb|Add7~5 .extended_lut = "off";
defparam \fb|Add7~5 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add7~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N6
cyclonev_lcell_comb \fb|Add7~9 (
// Equation(s):
// \fb|Add7~9_sumout  = SUM(( !\fb|v_count [0] $ (!\fb|h_count [10] $ (\fb|v_count [2])) ) + ( \fb|Add7~7  ) + ( \fb|Add7~6  ))
// \fb|Add7~10  = CARRY(( !\fb|v_count [0] $ (!\fb|h_count [10] $ (\fb|v_count [2])) ) + ( \fb|Add7~7  ) + ( \fb|Add7~6  ))
// \fb|Add7~11  = SHARE((!\fb|v_count [0] & (\fb|h_count [10] & \fb|v_count [2])) # (\fb|v_count [0] & ((\fb|v_count [2]) # (\fb|h_count [10]))))

	.dataa(!\fb|v_count [0]),
	.datab(gnd),
	.datac(!\fb|h_count [10]),
	.datad(!\fb|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~6 ),
	.sharein(\fb|Add7~7 ),
	.combout(),
	.sumout(\fb|Add7~9_sumout ),
	.cout(\fb|Add7~10 ),
	.shareout(\fb|Add7~11 ));
// synopsys translate_off
defparam \fb|Add7~9 .extended_lut = "off";
defparam \fb|Add7~9 .lut_mask = 64'h0000055F00005AA5;
defparam \fb|Add7~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N9
cyclonev_lcell_comb \fb|Add7~13 (
// Equation(s):
// \fb|Add7~13_sumout  = SUM(( !\fb|v_count [1] $ (!\fb|v_count [3]) ) + ( \fb|Add7~11  ) + ( \fb|Add7~10  ))
// \fb|Add7~14  = CARRY(( !\fb|v_count [1] $ (!\fb|v_count [3]) ) + ( \fb|Add7~11  ) + ( \fb|Add7~10  ))
// \fb|Add7~15  = SHARE((\fb|v_count [1] & \fb|v_count [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [1]),
	.datad(!\fb|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~10 ),
	.sharein(\fb|Add7~11 ),
	.combout(),
	.sumout(\fb|Add7~13_sumout ),
	.cout(\fb|Add7~14 ),
	.shareout(\fb|Add7~15 ));
// synopsys translate_off
defparam \fb|Add7~13 .extended_lut = "off";
defparam \fb|Add7~13 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add7~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N12
cyclonev_lcell_comb \fb|Add7~17 (
// Equation(s):
// \fb|Add7~17_sumout  = SUM(( !\fb|v_count [4] $ (!\fb|v_count [2]) ) + ( \fb|Add7~15  ) + ( \fb|Add7~14  ))
// \fb|Add7~18  = CARRY(( !\fb|v_count [4] $ (!\fb|v_count [2]) ) + ( \fb|Add7~15  ) + ( \fb|Add7~14  ))
// \fb|Add7~19  = SHARE((\fb|v_count [4] & \fb|v_count [2]))

	.dataa(gnd),
	.datab(!\fb|v_count [4]),
	.datac(gnd),
	.datad(!\fb|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~14 ),
	.sharein(\fb|Add7~15 ),
	.combout(),
	.sumout(\fb|Add7~17_sumout ),
	.cout(\fb|Add7~18 ),
	.shareout(\fb|Add7~19 ));
// synopsys translate_off
defparam \fb|Add7~17 .extended_lut = "off";
defparam \fb|Add7~17 .lut_mask = 64'h00000033000033CC;
defparam \fb|Add7~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N15
cyclonev_lcell_comb \fb|Add7~21 (
// Equation(s):
// \fb|Add7~21_sumout  = SUM(( !\fb|v_count [5] $ (!\fb|v_count [3]) ) + ( \fb|Add7~19  ) + ( \fb|Add7~18  ))
// \fb|Add7~22  = CARRY(( !\fb|v_count [5] $ (!\fb|v_count [3]) ) + ( \fb|Add7~19  ) + ( \fb|Add7~18  ))
// \fb|Add7~23  = SHARE((\fb|v_count [5] & \fb|v_count [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [5]),
	.datad(!\fb|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~18 ),
	.sharein(\fb|Add7~19 ),
	.combout(),
	.sumout(\fb|Add7~21_sumout ),
	.cout(\fb|Add7~22 ),
	.shareout(\fb|Add7~23 ));
// synopsys translate_off
defparam \fb|Add7~21 .extended_lut = "off";
defparam \fb|Add7~21 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add7~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N18
cyclonev_lcell_comb \fb|Add7~25 (
// Equation(s):
// \fb|Add7~25_sumout  = SUM(( !\fb|v_count [4] $ (!\fb|v_count [6]) ) + ( \fb|Add7~23  ) + ( \fb|Add7~22  ))
// \fb|Add7~26  = CARRY(( !\fb|v_count [4] $ (!\fb|v_count [6]) ) + ( \fb|Add7~23  ) + ( \fb|Add7~22  ))
// \fb|Add7~27  = SHARE((\fb|v_count [4] & \fb|v_count [6]))

	.dataa(gnd),
	.datab(!\fb|v_count [4]),
	.datac(!\fb|v_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~22 ),
	.sharein(\fb|Add7~23 ),
	.combout(),
	.sumout(\fb|Add7~25_sumout ),
	.cout(\fb|Add7~26 ),
	.shareout(\fb|Add7~27 ));
// synopsys translate_off
defparam \fb|Add7~25 .extended_lut = "off";
defparam \fb|Add7~25 .lut_mask = 64'h0000030300003C3C;
defparam \fb|Add7~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N21
cyclonev_lcell_comb \fb|Add7~29 (
// Equation(s):
// \fb|Add7~29_sumout  = SUM(( !\fb|v_count [5] $ (!\fb|v_count [7]) ) + ( \fb|Add7~27  ) + ( \fb|Add7~26  ))
// \fb|Add7~30  = CARRY(( !\fb|v_count [5] $ (!\fb|v_count [7]) ) + ( \fb|Add7~27  ) + ( \fb|Add7~26  ))
// \fb|Add7~31  = SHARE((\fb|v_count [5] & \fb|v_count [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [5]),
	.datad(!\fb|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~26 ),
	.sharein(\fb|Add7~27 ),
	.combout(),
	.sumout(\fb|Add7~29_sumout ),
	.cout(\fb|Add7~30 ),
	.shareout(\fb|Add7~31 ));
// synopsys translate_off
defparam \fb|Add7~29 .extended_lut = "off";
defparam \fb|Add7~29 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add7~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N24
cyclonev_lcell_comb \fb|Add7~33 (
// Equation(s):
// \fb|Add7~33_sumout  = SUM(( !\fb|v_count [6] $ (!\fb|v_count [8]) ) + ( \fb|Add7~31  ) + ( \fb|Add7~30  ))
// \fb|Add7~34  = CARRY(( !\fb|v_count [6] $ (!\fb|v_count [8]) ) + ( \fb|Add7~31  ) + ( \fb|Add7~30  ))
// \fb|Add7~35  = SHARE((\fb|v_count [6] & \fb|v_count [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [6]),
	.datad(!\fb|v_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~30 ),
	.sharein(\fb|Add7~31 ),
	.combout(),
	.sumout(\fb|Add7~33_sumout ),
	.cout(\fb|Add7~34 ),
	.shareout(\fb|Add7~35 ));
// synopsys translate_off
defparam \fb|Add7~33 .extended_lut = "off";
defparam \fb|Add7~33 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add7~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y64_N25
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add7~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|h_count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N54
cyclonev_lcell_comb \cdivin|divided_clocks[0]~0 (
// Equation(s):
// \cdivin|divided_clocks[0]~0_combout  = ( !\cdivin|divided_clocks [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cdivin|divided_clocks [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cdivin|divided_clocks[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdivin|divided_clocks[0]~0 .extended_lut = "off";
defparam \cdivin|divided_clocks[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \cdivin|divided_clocks[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N56
dffeas \cdivin|divided_clocks[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdivin|divided_clocks[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[0] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N0
cyclonev_lcell_comb \cdivin|Add0~57 (
// Equation(s):
// \cdivin|Add0~57_sumout  = SUM(( \cdivin|divided_clocks [1] ) + ( \cdivin|divided_clocks [0] ) + ( !VCC ))
// \cdivin|Add0~58  = CARRY(( \cdivin|divided_clocks [1] ) + ( \cdivin|divided_clocks [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cdivin|divided_clocks [0]),
	.datac(!\cdivin|divided_clocks [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cdivin|Add0~57_sumout ),
	.cout(\cdivin|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cdivin|Add0~57 .extended_lut = "off";
defparam \cdivin|Add0~57 .lut_mask = 64'h0000CCCC00000F0F;
defparam \cdivin|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N2
dffeas \cdivin|divided_clocks[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdivin|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[1] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N3
cyclonev_lcell_comb \cdivin|Add0~53 (
// Equation(s):
// \cdivin|Add0~53_sumout  = SUM(( \cdivin|divided_clocks [2] ) + ( GND ) + ( \cdivin|Add0~58  ))
// \cdivin|Add0~54  = CARRY(( \cdivin|divided_clocks [2] ) + ( GND ) + ( \cdivin|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdivin|divided_clocks [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdivin|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdivin|Add0~53_sumout ),
	.cout(\cdivin|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cdivin|Add0~53 .extended_lut = "off";
defparam \cdivin|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdivin|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N4
dffeas \cdivin|divided_clocks[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdivin|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[2] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N6
cyclonev_lcell_comb \cdivin|Add0~49 (
// Equation(s):
// \cdivin|Add0~49_sumout  = SUM(( \cdivin|divided_clocks [3] ) + ( GND ) + ( \cdivin|Add0~54  ))
// \cdivin|Add0~50  = CARRY(( \cdivin|divided_clocks [3] ) + ( GND ) + ( \cdivin|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdivin|divided_clocks [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdivin|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdivin|Add0~49_sumout ),
	.cout(\cdivin|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cdivin|Add0~49 .extended_lut = "off";
defparam \cdivin|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdivin|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N7
dffeas \cdivin|divided_clocks[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdivin|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[3] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N9
cyclonev_lcell_comb \cdivin|Add0~45 (
// Equation(s):
// \cdivin|Add0~45_sumout  = SUM(( \cdivin|divided_clocks [4] ) + ( GND ) + ( \cdivin|Add0~50  ))
// \cdivin|Add0~46  = CARRY(( \cdivin|divided_clocks [4] ) + ( GND ) + ( \cdivin|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdivin|divided_clocks [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdivin|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdivin|Add0~45_sumout ),
	.cout(\cdivin|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cdivin|Add0~45 .extended_lut = "off";
defparam \cdivin|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdivin|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N11
dffeas \cdivin|divided_clocks[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdivin|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[4] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N12
cyclonev_lcell_comb \cdivin|Add0~41 (
// Equation(s):
// \cdivin|Add0~41_sumout  = SUM(( \cdivin|divided_clocks [5] ) + ( GND ) + ( \cdivin|Add0~46  ))
// \cdivin|Add0~42  = CARRY(( \cdivin|divided_clocks [5] ) + ( GND ) + ( \cdivin|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdivin|divided_clocks [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdivin|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdivin|Add0~41_sumout ),
	.cout(\cdivin|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cdivin|Add0~41 .extended_lut = "off";
defparam \cdivin|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdivin|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N13
dffeas \cdivin|divided_clocks[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdivin|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[5] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N15
cyclonev_lcell_comb \cdivin|Add0~37 (
// Equation(s):
// \cdivin|Add0~37_sumout  = SUM(( \cdivin|divided_clocks [6] ) + ( GND ) + ( \cdivin|Add0~42  ))
// \cdivin|Add0~38  = CARRY(( \cdivin|divided_clocks [6] ) + ( GND ) + ( \cdivin|Add0~42  ))

	.dataa(!\cdivin|divided_clocks [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdivin|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdivin|Add0~37_sumout ),
	.cout(\cdivin|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cdivin|Add0~37 .extended_lut = "off";
defparam \cdivin|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \cdivin|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N16
dffeas \cdivin|divided_clocks[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdivin|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[6] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N18
cyclonev_lcell_comb \cdivin|Add0~33 (
// Equation(s):
// \cdivin|Add0~33_sumout  = SUM(( \cdivin|divided_clocks [7] ) + ( GND ) + ( \cdivin|Add0~38  ))
// \cdivin|Add0~34  = CARRY(( \cdivin|divided_clocks [7] ) + ( GND ) + ( \cdivin|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdivin|divided_clocks [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdivin|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdivin|Add0~33_sumout ),
	.cout(\cdivin|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cdivin|Add0~33 .extended_lut = "off";
defparam \cdivin|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdivin|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N19
dffeas \cdivin|divided_clocks[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdivin|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[7] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N21
cyclonev_lcell_comb \cdivin|Add0~29 (
// Equation(s):
// \cdivin|Add0~29_sumout  = SUM(( \cdivin|divided_clocks [8] ) + ( GND ) + ( \cdivin|Add0~34  ))
// \cdivin|Add0~30  = CARRY(( \cdivin|divided_clocks [8] ) + ( GND ) + ( \cdivin|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdivin|divided_clocks [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdivin|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdivin|Add0~29_sumout ),
	.cout(\cdivin|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cdivin|Add0~29 .extended_lut = "off";
defparam \cdivin|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdivin|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N22
dffeas \cdivin|divided_clocks[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdivin|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[8] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N24
cyclonev_lcell_comb \cdivin|Add0~25 (
// Equation(s):
// \cdivin|Add0~25_sumout  = SUM(( \cdivin|divided_clocks [9] ) + ( GND ) + ( \cdivin|Add0~30  ))
// \cdivin|Add0~26  = CARRY(( \cdivin|divided_clocks [9] ) + ( GND ) + ( \cdivin|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdivin|divided_clocks [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdivin|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdivin|Add0~25_sumout ),
	.cout(\cdivin|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cdivin|Add0~25 .extended_lut = "off";
defparam \cdivin|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdivin|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N25
dffeas \cdivin|divided_clocks[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdivin|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[9] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N27
cyclonev_lcell_comb \cdivin|Add0~21 (
// Equation(s):
// \cdivin|Add0~21_sumout  = SUM(( \cdivin|divided_clocks [10] ) + ( GND ) + ( \cdivin|Add0~26  ))
// \cdivin|Add0~22  = CARRY(( \cdivin|divided_clocks [10] ) + ( GND ) + ( \cdivin|Add0~26  ))

	.dataa(!\cdivin|divided_clocks [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdivin|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdivin|Add0~21_sumout ),
	.cout(\cdivin|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cdivin|Add0~21 .extended_lut = "off";
defparam \cdivin|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \cdivin|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N28
dffeas \cdivin|divided_clocks[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdivin|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[10] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N30
cyclonev_lcell_comb \cdivin|Add0~17 (
// Equation(s):
// \cdivin|Add0~17_sumout  = SUM(( \cdivin|divided_clocks [11] ) + ( GND ) + ( \cdivin|Add0~22  ))
// \cdivin|Add0~18  = CARRY(( \cdivin|divided_clocks [11] ) + ( GND ) + ( \cdivin|Add0~22  ))

	.dataa(!\cdivin|divided_clocks [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdivin|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdivin|Add0~17_sumout ),
	.cout(\cdivin|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cdivin|Add0~17 .extended_lut = "off";
defparam \cdivin|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \cdivin|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N31
dffeas \cdivin|divided_clocks[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdivin|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[11] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N33
cyclonev_lcell_comb \cdivin|Add0~13 (
// Equation(s):
// \cdivin|Add0~13_sumout  = SUM(( \cdivin|divided_clocks [12] ) + ( GND ) + ( \cdivin|Add0~18  ))
// \cdivin|Add0~14  = CARRY(( \cdivin|divided_clocks [12] ) + ( GND ) + ( \cdivin|Add0~18  ))

	.dataa(gnd),
	.datab(!\cdivin|divided_clocks [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdivin|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdivin|Add0~13_sumout ),
	.cout(\cdivin|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cdivin|Add0~13 .extended_lut = "off";
defparam \cdivin|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \cdivin|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N34
dffeas \cdivin|divided_clocks[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdivin|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[12] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N36
cyclonev_lcell_comb \cdivin|Add0~9 (
// Equation(s):
// \cdivin|Add0~9_sumout  = SUM(( \cdivin|divided_clocks [13] ) + ( GND ) + ( \cdivin|Add0~14  ))
// \cdivin|Add0~10  = CARRY(( \cdivin|divided_clocks [13] ) + ( GND ) + ( \cdivin|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdivin|divided_clocks [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdivin|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdivin|Add0~9_sumout ),
	.cout(\cdivin|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cdivin|Add0~9 .extended_lut = "off";
defparam \cdivin|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdivin|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N37
dffeas \cdivin|divided_clocks[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdivin|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[13] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N39
cyclonev_lcell_comb \cdivin|Add0~5 (
// Equation(s):
// \cdivin|Add0~5_sumout  = SUM(( \cdivin|divided_clocks [14] ) + ( GND ) + ( \cdivin|Add0~10  ))
// \cdivin|Add0~6  = CARRY(( \cdivin|divided_clocks [14] ) + ( GND ) + ( \cdivin|Add0~10  ))

	.dataa(!\cdivin|divided_clocks [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdivin|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdivin|Add0~5_sumout ),
	.cout(\cdivin|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cdivin|Add0~5 .extended_lut = "off";
defparam \cdivin|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \cdivin|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N40
dffeas \cdivin|divided_clocks[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdivin|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[14] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N42
cyclonev_lcell_comb \cdivin|Add0~1 (
// Equation(s):
// \cdivin|Add0~1_sumout  = SUM(( \cdivin|divided_clocks [15] ) + ( GND ) + ( \cdivin|Add0~6  ))

	.dataa(gnd),
	.datab(!\cdivin|divided_clocks [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdivin|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdivin|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdivin|Add0~1 .extended_lut = "off";
defparam \cdivin|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \cdivin|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y62_N44
dffeas \cdivin|divided_clocks[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\cdivin|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdivin|divided_clocks [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cdivin|divided_clocks[15] .is_wysiwyg = "true";
defparam \cdivin|divided_clocks[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N48
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N42
cyclonev_lcell_comb \cs|lines|write_done~feeder (
// Equation(s):
// \cs|lines|write_done~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|write_done~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|write_done~feeder .extended_lut = "off";
defparam \cs|lines|write_done~feeder .lut_mask = 64'h3333333333333333;
defparam \cs|lines|write_done~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N30
cyclonev_lcell_comb \cs|lines|xil[9]~feeder (
// Equation(s):
// \cs|lines|xil[9]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|xil[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|xil[9]~feeder .extended_lut = "off";
defparam \cs|lines|xil[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|xil[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N15
cyclonev_lcell_comb \cs|lines|xil[4]~feeder (
// Equation(s):
// \cs|lines|xil[4]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\~GND~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|xil[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|xil[4]~feeder .extended_lut = "off";
defparam \cs|lines|xil[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cs|lines|xil[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N0
cyclonev_lcell_comb \cs|lines|Add12~17 (
// Equation(s):
// \cs|lines|Add12~17_sumout  = SUM(( \cs|lines|xil [0] ) + ( VCC ) + ( !VCC ))
// \cs|lines|Add12~18  = CARRY(( \cs|lines|xil [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|xil [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add12~17_sumout ),
	.cout(\cs|lines|Add12~18 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add12~17 .extended_lut = "off";
defparam \cs|lines|Add12~17 .lut_mask = 64'h0000000000000F0F;
defparam \cs|lines|Add12~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N9
cyclonev_lcell_comb \cs|lines|xil[0]~feeder (
// Equation(s):
// \cs|lines|xil[0]~feeder_combout  = ( \cs|lines|Add12~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|Add12~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|xil[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|xil[0]~feeder .extended_lut = "off";
defparam \cs|lines|xil[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|xil[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N30
cyclonev_lcell_comb \cs|cl|Add0~1 (
// Equation(s):
// \cs|cl|Add0~1_sumout  = SUM(( \cs|cl|x [0] ) + ( VCC ) + ( !VCC ))
// \cs|cl|Add0~2  = CARRY(( \cs|cl|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add0~1_sumout ),
	.cout(\cs|cl|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add0~1 .extended_lut = "off";
defparam \cs|cl|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \cs|cl|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N48
cyclonev_lcell_comb \cs|cl|Add0~25 (
// Equation(s):
// \cs|cl|Add0~25_sumout  = SUM(( \cs|cl|x [6] ) + ( GND ) + ( \cs|cl|Add0~22  ))
// \cs|cl|Add0~26  = CARRY(( \cs|cl|x [6] ) + ( GND ) + ( \cs|cl|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add0~25_sumout ),
	.cout(\cs|cl|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add0~25 .extended_lut = "off";
defparam \cs|cl|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N51
cyclonev_lcell_comb \cs|cl|Add0~37 (
// Equation(s):
// \cs|cl|Add0~37_sumout  = SUM(( \cs|cl|x [7] ) + ( GND ) + ( \cs|cl|Add0~26  ))
// \cs|cl|Add0~38  = CARRY(( \cs|cl|x [7] ) + ( GND ) + ( \cs|cl|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add0~37_sumout ),
	.cout(\cs|cl|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add0~37 .extended_lut = "off";
defparam \cs|cl|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N0
cyclonev_lcell_comb \cs|cl|Add1~33 (
// Equation(s):
// \cs|cl|Add1~33_sumout  = SUM(( \cs|cl|y [0] ) + ( VCC ) + ( !VCC ))
// \cs|cl|Add1~34  = CARRY(( \cs|cl|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add1~33_sumout ),
	.cout(\cs|cl|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add1~33 .extended_lut = "off";
defparam \cs|cl|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \cs|cl|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N3
cyclonev_lcell_comb \cs|cl|y[1]~0 (
// Equation(s):
// \cs|cl|y[1]~0_combout  = ( \cs|cl|LessThan1~1_combout  ) # ( !\cs|cl|LessThan1~1_combout  & ( (!\cs|lines|write_done~q ) # ((!\KEY[2]~input_o ) # (\cs|cl|LessThan0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cs|lines|write_done~q ),
	.datac(!\KEY[2]~input_o ),
	.datad(!\cs|cl|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\cs|cl|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|cl|y[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|cl|y[1]~0 .extended_lut = "off";
defparam \cs|cl|y[1]~0 .lut_mask = 64'hFCFFFCFFFFFFFFFF;
defparam \cs|cl|y[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N0
cyclonev_lcell_comb \cs|cl|y[1]~1 (
// Equation(s):
// \cs|cl|y[1]~1_combout  = ( \cs|cl|LessThan0~0_combout  & ( \cs|cl|LessThan1~1_combout  & ( (!\KEY[3]~input_o ) # ((!\cs|lines|write_done~q ) # (!\KEY[2]~input_o )) ) ) ) # ( !\cs|cl|LessThan0~0_combout  & ( \cs|cl|LessThan1~1_combout  & ( 
// (!\KEY[3]~input_o ) # ((!\cs|lines|write_done~q ) # (!\KEY[2]~input_o )) ) ) ) # ( \cs|cl|LessThan0~0_combout  & ( !\cs|cl|LessThan1~1_combout  & ( (!\KEY[3]~input_o ) # ((!\cs|lines|write_done~q ) # (!\KEY[2]~input_o )) ) ) ) # ( 
// !\cs|cl|LessThan0~0_combout  & ( !\cs|cl|LessThan1~1_combout  & ( (!\cs|lines|write_done~q ) # ((!\KEY[2]~input_o ) # (\cs|cl|Equal0~1_combout )) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\cs|lines|write_done~q ),
	.datac(!\KEY[2]~input_o ),
	.datad(!\cs|cl|Equal0~1_combout ),
	.datae(!\cs|cl|LessThan0~0_combout ),
	.dataf(!\cs|cl|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|cl|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|cl|y[1]~1 .extended_lut = "off";
defparam \cs|cl|y[1]~1 .lut_mask = 64'hFCFFFEFEFEFEFEFE;
defparam \cs|cl|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y63_N2
dffeas \cs|cl|y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|y[1]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|y[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|y[0] .is_wysiwyg = "true";
defparam \cs|cl|y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N3
cyclonev_lcell_comb \cs|cl|Add1~29 (
// Equation(s):
// \cs|cl|Add1~29_sumout  = SUM(( \cs|cl|y [1] ) + ( GND ) + ( \cs|cl|Add1~34  ))
// \cs|cl|Add1~30  = CARRY(( \cs|cl|y [1] ) + ( GND ) + ( \cs|cl|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add1~29_sumout ),
	.cout(\cs|cl|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add1~29 .extended_lut = "off";
defparam \cs|cl|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y63_N5
dffeas \cs|cl|y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|y[1]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|y[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|y[1] .is_wysiwyg = "true";
defparam \cs|cl|y[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N6
cyclonev_lcell_comb \cs|cl|Add1~25 (
// Equation(s):
// \cs|cl|Add1~25_sumout  = SUM(( \cs|cl|y [2] ) + ( GND ) + ( \cs|cl|Add1~30  ))
// \cs|cl|Add1~26  = CARRY(( \cs|cl|y [2] ) + ( GND ) + ( \cs|cl|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add1~25_sumout ),
	.cout(\cs|cl|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add1~25 .extended_lut = "off";
defparam \cs|cl|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y63_N8
dffeas \cs|cl|y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|y[1]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|y[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|y[2] .is_wysiwyg = "true";
defparam \cs|cl|y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N9
cyclonev_lcell_comb \cs|cl|Add1~21 (
// Equation(s):
// \cs|cl|Add1~21_sumout  = SUM(( \cs|cl|y [3] ) + ( GND ) + ( \cs|cl|Add1~26  ))
// \cs|cl|Add1~22  = CARRY(( \cs|cl|y [3] ) + ( GND ) + ( \cs|cl|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add1~21_sumout ),
	.cout(\cs|cl|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add1~21 .extended_lut = "off";
defparam \cs|cl|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y63_N11
dffeas \cs|cl|y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|y[1]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|y[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|y[3] .is_wysiwyg = "true";
defparam \cs|cl|y[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N12
cyclonev_lcell_comb \cs|cl|Add1~13 (
// Equation(s):
// \cs|cl|Add1~13_sumout  = SUM(( \cs|cl|y [4] ) + ( GND ) + ( \cs|cl|Add1~22  ))
// \cs|cl|Add1~14  = CARRY(( \cs|cl|y [4] ) + ( GND ) + ( \cs|cl|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add1~13_sumout ),
	.cout(\cs|cl|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add1~13 .extended_lut = "off";
defparam \cs|cl|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y63_N14
dffeas \cs|cl|y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|y[1]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|y[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|y[4] .is_wysiwyg = "true";
defparam \cs|cl|y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N15
cyclonev_lcell_comb \cs|cl|Add1~17 (
// Equation(s):
// \cs|cl|Add1~17_sumout  = SUM(( \cs|cl|y [5] ) + ( GND ) + ( \cs|cl|Add1~14  ))
// \cs|cl|Add1~18  = CARRY(( \cs|cl|y [5] ) + ( GND ) + ( \cs|cl|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add1~17_sumout ),
	.cout(\cs|cl|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add1~17 .extended_lut = "off";
defparam \cs|cl|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y63_N17
dffeas \cs|cl|y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|y[1]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|y[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|y[5] .is_wysiwyg = "true";
defparam \cs|cl|y[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N18
cyclonev_lcell_comb \cs|cl|Add1~5 (
// Equation(s):
// \cs|cl|Add1~5_sumout  = SUM(( \cs|cl|y [6] ) + ( GND ) + ( \cs|cl|Add1~18  ))
// \cs|cl|Add1~6  = CARRY(( \cs|cl|y [6] ) + ( GND ) + ( \cs|cl|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add1~5_sumout ),
	.cout(\cs|cl|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add1~5 .extended_lut = "off";
defparam \cs|cl|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y63_N20
dffeas \cs|cl|y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|y[1]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|y[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|y[6] .is_wysiwyg = "true";
defparam \cs|cl|y[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N21
cyclonev_lcell_comb \cs|cl|Add1~9 (
// Equation(s):
// \cs|cl|Add1~9_sumout  = SUM(( \cs|cl|y [7] ) + ( GND ) + ( \cs|cl|Add1~6  ))
// \cs|cl|Add1~10  = CARRY(( \cs|cl|y [7] ) + ( GND ) + ( \cs|cl|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add1~9_sumout ),
	.cout(\cs|cl|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add1~9 .extended_lut = "off";
defparam \cs|cl|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y63_N23
dffeas \cs|cl|y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|y[1]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|y[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|y[7] .is_wysiwyg = "true";
defparam \cs|cl|y[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N24
cyclonev_lcell_comb \cs|cl|Add1~1 (
// Equation(s):
// \cs|cl|Add1~1_sumout  = SUM(( \cs|cl|y [8] ) + ( GND ) + ( \cs|cl|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add1~1 .extended_lut = "off";
defparam \cs|cl|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y63_N26
dffeas \cs|cl|y[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|y[1]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|y[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|y[8] .is_wysiwyg = "true";
defparam \cs|cl|y[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N51
cyclonev_lcell_comb \cs|cl|LessThan1~0 (
// Equation(s):
// \cs|cl|LessThan1~0_combout  = ( !\cs|cl|y [0] & ( !\cs|cl|y [1] & ( (!\cs|cl|y [3] & (!\cs|cl|y [2] & !\cs|cl|y [4])) ) ) )

	.dataa(!\cs|cl|y [3]),
	.datab(gnd),
	.datac(!\cs|cl|y [2]),
	.datad(!\cs|cl|y [4]),
	.datae(!\cs|cl|y [0]),
	.dataf(!\cs|cl|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|cl|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|cl|LessThan1~0 .extended_lut = "off";
defparam \cs|cl|LessThan1~0 .lut_mask = 64'hA000000000000000;
defparam \cs|cl|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N6
cyclonev_lcell_comb \cs|cl|LessThan1~1 (
// Equation(s):
// \cs|cl|LessThan1~1_combout  = ( \cs|cl|y [6] & ( !\cs|cl|LessThan1~0_combout  & ( (\cs|cl|y [7] & (\cs|cl|y [8] & \cs|cl|y [5])) ) ) )

	.dataa(!\cs|cl|y [7]),
	.datab(!\cs|cl|y [8]),
	.datac(!\cs|cl|y [5]),
	.datad(gnd),
	.datae(!\cs|cl|y [6]),
	.dataf(!\cs|cl|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|cl|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|cl|LessThan1~1 .extended_lut = "off";
defparam \cs|cl|LessThan1~1 .lut_mask = 64'h0000010100000000;
defparam \cs|cl|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N18
cyclonev_lcell_comb \cs|cl|x[7]~1 (
// Equation(s):
// \cs|cl|x[7]~1_combout  = ( \cs|cl|LessThan0~0_combout  & ( (!\KEY[3]~input_o ) # ((!\cs|lines|write_done~q ) # (!\KEY[2]~input_o )) ) ) # ( !\cs|cl|LessThan0~0_combout  & ( (!\KEY[3]~input_o ) # ((!\cs|lines|write_done~q ) # ((!\cs|cl|LessThan1~1_combout 
// ) # (!\KEY[2]~input_o ))) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\cs|lines|write_done~q ),
	.datac(!\cs|cl|LessThan1~1_combout ),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\cs|cl|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|cl|x[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|cl|x[7]~1 .extended_lut = "off";
defparam \cs|cl|x[7]~1 .lut_mask = 64'hFFFEFFFEFFEEFFEE;
defparam \cs|cl|x[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y64_N53
dffeas \cs|cl|x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|x[7]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|x[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|x[7] .is_wysiwyg = "true";
defparam \cs|cl|x[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N54
cyclonev_lcell_comb \cs|cl|Add0~33 (
// Equation(s):
// \cs|cl|Add0~33_sumout  = SUM(( \cs|cl|x [8] ) + ( GND ) + ( \cs|cl|Add0~38  ))
// \cs|cl|Add0~34  = CARRY(( \cs|cl|x [8] ) + ( GND ) + ( \cs|cl|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add0~33_sumout ),
	.cout(\cs|cl|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add0~33 .extended_lut = "off";
defparam \cs|cl|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y64_N56
dffeas \cs|cl|x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|x[7]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|x[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|x[8] .is_wysiwyg = "true";
defparam \cs|cl|x[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N57
cyclonev_lcell_comb \cs|cl|Add0~29 (
// Equation(s):
// \cs|cl|Add0~29_sumout  = SUM(( \cs|cl|x [9] ) + ( GND ) + ( \cs|cl|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|cl|x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add0~29 .extended_lut = "off";
defparam \cs|cl|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cs|cl|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N39
cyclonev_lcell_comb \cs|cl|x[9]~feeder (
// Equation(s):
// \cs|cl|x[9]~feeder_combout  = ( \cs|cl|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|cl|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|cl|x[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|cl|x[9]~feeder .extended_lut = "off";
defparam \cs|cl|x[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|cl|x[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y63_N41
dffeas \cs|cl|x[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|x[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|x[7]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|x[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|x[9] .is_wysiwyg = "true";
defparam \cs|cl|x[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N15
cyclonev_lcell_comb \cs|cl|Equal0~0 (
// Equation(s):
// \cs|cl|Equal0~0_combout  = ( !\cs|cl|x [4] & ( (!\cs|cl|x [1] & (!\cs|cl|x [0] & (!\cs|cl|x [3] & !\cs|cl|x [2]))) ) )

	.dataa(!\cs|cl|x [1]),
	.datab(!\cs|cl|x [0]),
	.datac(!\cs|cl|x [3]),
	.datad(!\cs|cl|x [2]),
	.datae(gnd),
	.dataf(!\cs|cl|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|cl|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Equal0~0 .extended_lut = "off";
defparam \cs|cl|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \cs|cl|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N24
cyclonev_lcell_comb \cs|cl|Equal0~1 (
// Equation(s):
// \cs|cl|Equal0~1_combout  = ( !\cs|cl|x [8] & ( \cs|cl|Equal0~0_combout  & ( (!\cs|cl|x [6] & (!\cs|cl|x [5] & (\cs|cl|x [7] & \cs|cl|x [9]))) ) ) )

	.dataa(!\cs|cl|x [6]),
	.datab(!\cs|cl|x [5]),
	.datac(!\cs|cl|x [7]),
	.datad(!\cs|cl|x [9]),
	.datae(!\cs|cl|x [8]),
	.dataf(!\cs|cl|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|cl|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Equal0~1 .extended_lut = "off";
defparam \cs|cl|Equal0~1 .lut_mask = 64'h0000000000080000;
defparam \cs|cl|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N21
cyclonev_lcell_comb \cs|cl|x[7]~0 (
// Equation(s):
// \cs|cl|x[7]~0_combout  = ( \cs|cl|LessThan1~1_combout  ) # ( !\cs|cl|LessThan1~1_combout  & ( ((!\cs|lines|write_done~q ) # ((!\KEY[2]~input_o ) # (\cs|cl|Equal0~1_combout ))) # (\cs|cl|LessThan0~0_combout ) ) )

	.dataa(!\cs|cl|LessThan0~0_combout ),
	.datab(!\cs|lines|write_done~q ),
	.datac(!\cs|cl|Equal0~1_combout ),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\cs|cl|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|cl|x[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|cl|x[7]~0 .extended_lut = "off";
defparam \cs|cl|x[7]~0 .lut_mask = 64'hFFDFFFDFFFFFFFFF;
defparam \cs|cl|x[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y64_N32
dffeas \cs|cl|x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|x[7]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|x[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|x[0] .is_wysiwyg = "true";
defparam \cs|cl|x[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N33
cyclonev_lcell_comb \cs|cl|Add0~5 (
// Equation(s):
// \cs|cl|Add0~5_sumout  = SUM(( \cs|cl|x [1] ) + ( GND ) + ( \cs|cl|Add0~2  ))
// \cs|cl|Add0~6  = CARRY(( \cs|cl|x [1] ) + ( GND ) + ( \cs|cl|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add0~5_sumout ),
	.cout(\cs|cl|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add0~5 .extended_lut = "off";
defparam \cs|cl|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y64_N35
dffeas \cs|cl|x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|x[7]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|x[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|x[1] .is_wysiwyg = "true";
defparam \cs|cl|x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N36
cyclonev_lcell_comb \cs|cl|Add0~9 (
// Equation(s):
// \cs|cl|Add0~9_sumout  = SUM(( \cs|cl|x [2] ) + ( GND ) + ( \cs|cl|Add0~6  ))
// \cs|cl|Add0~10  = CARRY(( \cs|cl|x [2] ) + ( GND ) + ( \cs|cl|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add0~9_sumout ),
	.cout(\cs|cl|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add0~9 .extended_lut = "off";
defparam \cs|cl|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y64_N38
dffeas \cs|cl|x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|x[7]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|x[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|x[2] .is_wysiwyg = "true";
defparam \cs|cl|x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N39
cyclonev_lcell_comb \cs|cl|Add0~13 (
// Equation(s):
// \cs|cl|Add0~13_sumout  = SUM(( \cs|cl|x [3] ) + ( GND ) + ( \cs|cl|Add0~10  ))
// \cs|cl|Add0~14  = CARRY(( \cs|cl|x [3] ) + ( GND ) + ( \cs|cl|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add0~13_sumout ),
	.cout(\cs|cl|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add0~13 .extended_lut = "off";
defparam \cs|cl|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y64_N41
dffeas \cs|cl|x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|x[7]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|x[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|x[3] .is_wysiwyg = "true";
defparam \cs|cl|x[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N42
cyclonev_lcell_comb \cs|cl|Add0~17 (
// Equation(s):
// \cs|cl|Add0~17_sumout  = SUM(( \cs|cl|x [4] ) + ( GND ) + ( \cs|cl|Add0~14  ))
// \cs|cl|Add0~18  = CARRY(( \cs|cl|x [4] ) + ( GND ) + ( \cs|cl|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add0~17_sumout ),
	.cout(\cs|cl|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add0~17 .extended_lut = "off";
defparam \cs|cl|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y64_N44
dffeas \cs|cl|x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|x[7]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|x[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|x[4] .is_wysiwyg = "true";
defparam \cs|cl|x[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N45
cyclonev_lcell_comb \cs|cl|Add0~21 (
// Equation(s):
// \cs|cl|Add0~21_sumout  = SUM(( \cs|cl|x [5] ) + ( GND ) + ( \cs|cl|Add0~18  ))
// \cs|cl|Add0~22  = CARRY(( \cs|cl|x [5] ) + ( GND ) + ( \cs|cl|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|cl|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|cl|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|cl|Add0~21_sumout ),
	.cout(\cs|cl|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cs|cl|Add0~21 .extended_lut = "off";
defparam \cs|cl|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|cl|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y64_N47
dffeas \cs|cl|x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|x[7]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|x[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|x[5] .is_wysiwyg = "true";
defparam \cs|cl|x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y64_N50
dffeas \cs|cl|x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cs|cl|x[7]~0_combout ),
	.sload(gnd),
	.ena(\cs|cl|x[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|x[6] .is_wysiwyg = "true";
defparam \cs|cl|x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N6
cyclonev_lcell_comb \cs|cl|LessThan0~0 (
// Equation(s):
// \cs|cl|LessThan0~0_combout  = ( \cs|cl|x [8] & ( \cs|cl|Equal0~0_combout  & ( \cs|cl|x [9] ) ) ) # ( !\cs|cl|x [8] & ( \cs|cl|Equal0~0_combout  & ( (\cs|cl|x [7] & (\cs|cl|x [9] & ((\cs|cl|x [5]) # (\cs|cl|x [6])))) ) ) ) # ( \cs|cl|x [8] & ( 
// !\cs|cl|Equal0~0_combout  & ( \cs|cl|x [9] ) ) ) # ( !\cs|cl|x [8] & ( !\cs|cl|Equal0~0_combout  & ( (\cs|cl|x [7] & \cs|cl|x [9]) ) ) )

	.dataa(!\cs|cl|x [6]),
	.datab(!\cs|cl|x [5]),
	.datac(!\cs|cl|x [7]),
	.datad(!\cs|cl|x [9]),
	.datae(!\cs|cl|x [8]),
	.dataf(!\cs|cl|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|cl|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|cl|LessThan0~0 .extended_lut = "off";
defparam \cs|cl|LessThan0~0 .lut_mask = 64'h000F00FF000700FF;
defparam \cs|cl|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N18
cyclonev_lcell_comb \cs|cl|cleared~0 (
// Equation(s):
// \cs|cl|cleared~0_combout  = ( \cs|lines|write_done~q  & ( (\KEY[2]~input_o  & ((\cs|cl|LessThan1~1_combout ) # (\cs|cl|LessThan0~0_combout ))) ) )

	.dataa(!\cs|cl|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\cs|cl|LessThan1~1_combout ),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\cs|lines|write_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|cl|cleared~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|cl|cleared~0 .extended_lut = "off";
defparam \cs|cl|cleared~0 .lut_mask = 64'h00000000005F005F;
defparam \cs|cl|cleared~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N20
dffeas \cs|cl|cleared (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|cl|cleared~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|cl|cleared~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cs|cl|cleared .is_wysiwyg = "true";
defparam \cs|cl|cleared .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N51
cyclonev_lcell_comb \cs|nextstate~0 (
// Equation(s):
// \cs|nextstate~0_combout  = ( \cs|nextstate~q  & ( \cs|Selector3~1_combout  & ( (\KEY[2]~input_o  & \KEY[3]~input_o ) ) ) ) # ( !\cs|nextstate~q  & ( \cs|Selector3~1_combout  & ( (\KEY[2]~input_o  & \KEY[3]~input_o ) ) ) ) # ( \cs|nextstate~q  & ( 
// !\cs|Selector3~1_combout  & ( (\cs|lines|write_done~q  & (\KEY[2]~input_o  & \KEY[3]~input_o )) ) ) ) # ( !\cs|nextstate~q  & ( !\cs|Selector3~1_combout  & ( (\cs|cl|cleared~q  & (\KEY[2]~input_o  & \KEY[3]~input_o )) ) ) )

	.dataa(!\cs|cl|cleared~q ),
	.datab(!\cs|lines|write_done~q ),
	.datac(!\KEY[2]~input_o ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\cs|nextstate~q ),
	.dataf(!\cs|Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|nextstate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|nextstate~0 .extended_lut = "off";
defparam \cs|nextstate~0 .lut_mask = 64'h00050003000F000F;
defparam \cs|nextstate~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N53
dffeas \cs|nextstate (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|nextstate~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|nextstate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cs|nextstate .is_wysiwyg = "true";
defparam \cs|nextstate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N51
cyclonev_lcell_comb \cs|Selector3~0 (
// Equation(s):
// \cs|Selector3~0_combout  = ( \cs|nextstate~q  & ( \cs|ps [1] ) ) # ( !\cs|nextstate~q  & ( !\cs|ps [1] $ (((!\cs|ps [0]) # (!\cs|cl|cleared~q ))) ) )

	.dataa(gnd),
	.datab(!\cs|ps [1]),
	.datac(!\cs|ps [0]),
	.datad(!\cs|cl|cleared~q ),
	.datae(gnd),
	.dataf(!\cs|nextstate~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|Selector3~0 .extended_lut = "off";
defparam \cs|Selector3~0 .lut_mask = 64'h333C333C33333333;
defparam \cs|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N33
cyclonev_lcell_comb \cs|ps~2 (
// Equation(s):
// \cs|ps~2_combout  = ( \cs|Selector3~0_combout  & ( (\KEY[3]~input_o  & (!\cs|Selector3~1_combout  & \KEY[2]~input_o )) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(!\cs|Selector3~1_combout ),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\cs|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|ps~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|ps~2 .extended_lut = "off";
defparam \cs|ps~2 .lut_mask = 64'h0000000000500050;
defparam \cs|ps~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y60_N35
dffeas \cs|ps[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|ps~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|ps [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|ps[1] .is_wysiwyg = "true";
defparam \cs|ps[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N33
cyclonev_lcell_comb \cs|Equal0~0 (
// Equation(s):
// \cs|Equal0~0_combout  = ( \cs|cl|cleared~q  & ( !\cs|nextstate~q  & ( (\cs|ps [1] & \cs|ps [0]) ) ) )

	.dataa(gnd),
	.datab(!\cs|ps [1]),
	.datac(!\cs|ps [0]),
	.datad(gnd),
	.datae(!\cs|cl|cleared~q ),
	.dataf(!\cs|nextstate~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|Equal0~0 .extended_lut = "off";
defparam \cs|Equal0~0 .lut_mask = 64'h0000030300000000;
defparam \cs|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N33
cyclonev_lcell_comb \cs|ps~0 (
// Equation(s):
// \cs|ps~0_combout  = ( \KEY[2]~input_o  & ( (\KEY[3]~input_o  & ((!\cs|Equal0~0_combout  & (!\cs|ps [2] & \cs|ps [3])) # (\cs|Equal0~0_combout  & (\cs|ps [2] & !\cs|ps [3])))) ) )

	.dataa(!\cs|Equal0~0_combout ),
	.datab(!\cs|ps [2]),
	.datac(!\KEY[3]~input_o ),
	.datad(!\cs|ps [3]),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|ps~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|ps~0 .extended_lut = "off";
defparam \cs|ps~0 .lut_mask = 64'h0000000001080108;
defparam \cs|ps~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N35
dffeas \cs|ps[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|ps~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|ps [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|ps[3] .is_wysiwyg = "true";
defparam \cs|ps[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N39
cyclonev_lcell_comb \cs|ps~1 (
// Equation(s):
// \cs|ps~1_combout  = ( \cs|Equal0~0_combout  & ( (!\cs|ps [3] & (\KEY[2]~input_o  & (\KEY[3]~input_o  & !\cs|ps [2]))) ) ) # ( !\cs|Equal0~0_combout  & ( (!\cs|ps [3] & (\KEY[2]~input_o  & (\KEY[3]~input_o  & \cs|ps [2]))) ) )

	.dataa(!\cs|ps [3]),
	.datab(!\KEY[2]~input_o ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\cs|ps [2]),
	.datae(gnd),
	.dataf(!\cs|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|ps~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|ps~1 .extended_lut = "off";
defparam \cs|ps~1 .lut_mask = 64'h0002000202000200;
defparam \cs|ps~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N41
dffeas \cs|ps[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cs|ps~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|ps [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|ps[2] .is_wysiwyg = "true";
defparam \cs|ps[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N36
cyclonev_lcell_comb \cs|Selector3~1 (
// Equation(s):
// \cs|Selector3~1_combout  = ( \cs|ps [3] & ( \cs|ps [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|ps [2]),
	.datae(gnd),
	.dataf(!\cs|ps [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|Selector3~1 .extended_lut = "off";
defparam \cs|Selector3~1 .lut_mask = 64'h0000000000FF00FF;
defparam \cs|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N3
cyclonev_lcell_comb \cs|ps~3 (
// Equation(s):
// \cs|ps~3_combout  = ( \cs|nextstate~q  & ( \cs|ps [0] & ( (\KEY[3]~input_o  & (!\cs|Selector3~1_combout  & \KEY[2]~input_o )) ) ) ) # ( !\cs|nextstate~q  & ( \cs|ps [0] & ( (!\cs|cl|cleared~q  & (\KEY[3]~input_o  & (!\cs|Selector3~1_combout  & 
// \KEY[2]~input_o ))) ) ) ) # ( !\cs|nextstate~q  & ( !\cs|ps [0] & ( (\cs|cl|cleared~q  & (\KEY[3]~input_o  & (!\cs|Selector3~1_combout  & \KEY[2]~input_o ))) ) ) )

	.dataa(!\cs|cl|cleared~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|Selector3~1_combout ),
	.datad(!\KEY[2]~input_o ),
	.datae(!\cs|nextstate~q ),
	.dataf(!\cs|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|ps~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|ps~3 .extended_lut = "off";
defparam \cs|ps~3 .lut_mask = 64'h0010000000200030;
defparam \cs|ps~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y60_N44
dffeas \cs|ps[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cs|ps~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|ps [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|ps[0] .is_wysiwyg = "true";
defparam \cs|ps[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N48
cyclonev_lcell_comb \cs|WideOr0~0 (
// Equation(s):
// \cs|WideOr0~0_combout  = ( \cs|ps [1] & ( (!\cs|ps [2] & ((!\cs|ps [0]) # (\cs|ps [3]))) ) ) # ( !\cs|ps [1] & ( (\cs|ps [0] & (!\cs|ps [3] & !\cs|ps [2])) ) )

	.dataa(gnd),
	.datab(!\cs|ps [0]),
	.datac(!\cs|ps [3]),
	.datad(!\cs|ps [2]),
	.datae(gnd),
	.dataf(!\cs|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|WideOr0~0 .extended_lut = "off";
defparam \cs|WideOr0~0 .lut_mask = 64'h30003000CF00CF00;
defparam \cs|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N33
cyclonev_lcell_comb \cs|WideOr4~0 (
// Equation(s):
// \cs|WideOr4~0_combout  = ( !\cs|ps [3] & ( (!\cs|ps [1] & ((\cs|ps [2]))) # (\cs|ps [1] & (\cs|ps [0] & !\cs|ps [2])) ) )

	.dataa(!\cs|ps [1]),
	.datab(gnd),
	.datac(!\cs|ps [0]),
	.datad(!\cs|ps [2]),
	.datae(gnd),
	.dataf(!\cs|ps [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|WideOr4~0 .extended_lut = "off";
defparam \cs|WideOr4~0 .lut_mask = 64'h05AA05AA00000000;
defparam \cs|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N54
cyclonev_lcell_comb \cs|x0[2]~1 (
// Equation(s):
// \cs|x0[2]~1_combout  = ( \cs|ps [0] & ( (!\cs|ps [1] & (!\cs|ps [3] & !\cs|ps [2])) ) ) # ( !\cs|ps [0] & ( (\cs|ps [1] & (!\cs|ps [3] & !\cs|ps [2])) ) )

	.dataa(!\cs|ps [1]),
	.datab(gnd),
	.datac(!\cs|ps [3]),
	.datad(!\cs|ps [2]),
	.datae(gnd),
	.dataf(!\cs|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|x0[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|x0[2]~1 .extended_lut = "off";
defparam \cs|x0[2]~1 .lut_mask = 64'h50005000A000A000;
defparam \cs|x0[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N39
cyclonev_lcell_comb \cs|WideOr5~0 (
// Equation(s):
// \cs|WideOr5~0_combout  = ( \cs|ps [2] & ( (!\cs|ps [3] & ((!\cs|ps [1]) # (\cs|ps [0]))) ) ) # ( !\cs|ps [2] & ( (!\cs|ps [1] & \cs|ps [3]) ) )

	.dataa(!\cs|ps [1]),
	.datab(gnd),
	.datac(!\cs|ps [3]),
	.datad(!\cs|ps [0]),
	.datae(gnd),
	.dataf(!\cs|ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|WideOr5~0 .extended_lut = "off";
defparam \cs|WideOr5~0 .lut_mask = 64'h0A0A0A0AA0F0A0F0;
defparam \cs|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N30
cyclonev_lcell_comb \cs|x0[1]~0 (
// Equation(s):
// \cs|x0[1]~0_combout  = ( \cs|ps [0] & ( (!\cs|ps [2] & (!\cs|ps [1] & !\cs|ps [3])) ) ) # ( !\cs|ps [0] & ( (!\cs|ps [2] & (\cs|ps [1] & \cs|ps [3])) ) )

	.dataa(gnd),
	.datab(!\cs|ps [2]),
	.datac(!\cs|ps [1]),
	.datad(!\cs|ps [3]),
	.datae(gnd),
	.dataf(!\cs|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|x0[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|x0[1]~0 .extended_lut = "off";
defparam \cs|x0[1]~0 .lut_mask = 64'h000C000CC000C000;
defparam \cs|x0[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N45
cyclonev_lcell_comb \cs|WideOr6~0 (
// Equation(s):
// \cs|WideOr6~0_combout  = ( \cs|ps [2] & ( (!\cs|ps [1] & (\cs|ps [0] & !\cs|ps [3])) ) ) # ( !\cs|ps [2] & ( (!\cs|ps [1] & ((\cs|ps [3]))) # (\cs|ps [1] & (\cs|ps [0] & !\cs|ps [3])) ) )

	.dataa(!\cs|ps [1]),
	.datab(gnd),
	.datac(!\cs|ps [0]),
	.datad(!\cs|ps [3]),
	.datae(gnd),
	.dataf(!\cs|ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|WideOr6~0 .extended_lut = "off";
defparam \cs|WideOr6~0 .lut_mask = 64'h05AA05AA0A000A00;
defparam \cs|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N57
cyclonev_lcell_comb \cs|WideOr7~0 (
// Equation(s):
// \cs|WideOr7~0_combout  = ( \cs|ps [1] & ( (!\cs|ps [3] & (\cs|ps [0] & \cs|ps [2])) ) ) # ( !\cs|ps [1] & ( (!\cs|ps [3] & ((\cs|ps [2]))) # (\cs|ps [3] & (!\cs|ps [0] & !\cs|ps [2])) ) )

	.dataa(!\cs|ps [3]),
	.datab(!\cs|ps [0]),
	.datac(!\cs|ps [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|WideOr7~0 .extended_lut = "off";
defparam \cs|WideOr7~0 .lut_mask = 64'h4A4A4A4A02020202;
defparam \cs|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N54
cyclonev_lcell_comb \cs|WideOr8~0 (
// Equation(s):
// \cs|WideOr8~0_combout  = ( !\cs|ps [2] & ( \cs|ps [3] & ( (!\cs|ps [1] & !\cs|ps [0]) ) ) ) # ( \cs|ps [2] & ( !\cs|ps [3] & ( (!\cs|ps [1] & \cs|ps [0]) ) ) ) # ( !\cs|ps [2] & ( !\cs|ps [3] & ( (\cs|ps [1] & \cs|ps [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|ps [1]),
	.datad(!\cs|ps [0]),
	.datae(!\cs|ps [2]),
	.dataf(!\cs|ps [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|WideOr8~0 .extended_lut = "off";
defparam \cs|WideOr8~0 .lut_mask = 64'h000F00F0F0000000;
defparam \cs|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N48
cyclonev_lcell_comb \cs|WideOr1~0 (
// Equation(s):
// \cs|WideOr1~0_combout  = ( \cs|ps [3] & ( (\cs|ps [1] & !\cs|ps [2]) ) ) # ( !\cs|ps [3] & ( (!\cs|ps [1] & (\cs|ps [0] & !\cs|ps [2])) ) )

	.dataa(!\cs|ps [1]),
	.datab(gnd),
	.datac(!\cs|ps [0]),
	.datad(!\cs|ps [2]),
	.datae(gnd),
	.dataf(!\cs|ps [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|WideOr1~0 .extended_lut = "off";
defparam \cs|WideOr1~0 .lut_mask = 64'h0A000A0055005500;
defparam \cs|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N36
cyclonev_lcell_comb \cs|WideOr9~0 (
// Equation(s):
// \cs|WideOr9~0_combout  = ( \cs|ps [3] & ( (!\cs|ps [1] & (!\cs|ps [0] & !\cs|ps [2])) ) ) # ( !\cs|ps [3] & ( (\cs|ps [0] & \cs|ps [2]) ) )

	.dataa(!\cs|ps [1]),
	.datab(gnd),
	.datac(!\cs|ps [0]),
	.datad(!\cs|ps [2]),
	.datae(gnd),
	.dataf(!\cs|ps [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|WideOr9~0 .extended_lut = "off";
defparam \cs|WideOr9~0 .lut_mask = 64'h000F000FA000A000;
defparam \cs|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N0
cyclonev_lcell_comb \cs|lines|Add3~33 (
// Equation(s):
// \cs|lines|Add3~33_sumout  = SUM(( !\cs|WideOr1~0_combout  $ (!\cs|WideOr9~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \cs|lines|Add3~34  = CARRY(( !\cs|WideOr1~0_combout  $ (!\cs|WideOr9~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \cs|lines|Add3~35  = SHARE((!\cs|WideOr1~0_combout ) # (\cs|WideOr9~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr1~0_combout ),
	.datad(!\cs|WideOr9~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add3~33_sumout ),
	.cout(\cs|lines|Add3~34 ),
	.shareout(\cs|lines|Add3~35 ));
// synopsys translate_off
defparam \cs|lines|Add3~33 .extended_lut = "off";
defparam \cs|lines|Add3~33 .lut_mask = 64'h0000F0FF00000FF0;
defparam \cs|lines|Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N3
cyclonev_lcell_comb \cs|lines|Add3~29 (
// Equation(s):
// \cs|lines|Add3~29_sumout  = SUM(( !\cs|x0[1]~0_combout  $ (\cs|WideOr6~0_combout ) ) + ( \cs|lines|Add3~35  ) + ( \cs|lines|Add3~34  ))
// \cs|lines|Add3~30  = CARRY(( !\cs|x0[1]~0_combout  $ (\cs|WideOr6~0_combout ) ) + ( \cs|lines|Add3~35  ) + ( \cs|lines|Add3~34  ))
// \cs|lines|Add3~31  = SHARE((!\cs|x0[1]~0_combout  & \cs|WideOr6~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|x0[1]~0_combout ),
	.datad(!\cs|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add3~34 ),
	.sharein(\cs|lines|Add3~35 ),
	.combout(),
	.sumout(\cs|lines|Add3~29_sumout ),
	.cout(\cs|lines|Add3~30 ),
	.shareout(\cs|lines|Add3~31 ));
// synopsys translate_off
defparam \cs|lines|Add3~29 .extended_lut = "off";
defparam \cs|lines|Add3~29 .lut_mask = 64'h000000F00000F00F;
defparam \cs|lines|Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N6
cyclonev_lcell_comb \cs|lines|Add3~25 (
// Equation(s):
// \cs|lines|Add3~25_sumout  = SUM(( !\cs|WideOr4~0_combout  $ (\cs|x0[2]~1_combout ) ) + ( \cs|lines|Add3~31  ) + ( \cs|lines|Add3~30  ))
// \cs|lines|Add3~26  = CARRY(( !\cs|WideOr4~0_combout  $ (\cs|x0[2]~1_combout ) ) + ( \cs|lines|Add3~31  ) + ( \cs|lines|Add3~30  ))
// \cs|lines|Add3~27  = SHARE((\cs|WideOr4~0_combout  & !\cs|x0[2]~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr4~0_combout ),
	.datad(!\cs|x0[2]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add3~30 ),
	.sharein(\cs|lines|Add3~31 ),
	.combout(),
	.sumout(\cs|lines|Add3~25_sumout ),
	.cout(\cs|lines|Add3~26 ),
	.shareout(\cs|lines|Add3~27 ));
// synopsys translate_off
defparam \cs|lines|Add3~25 .extended_lut = "off";
defparam \cs|lines|Add3~25 .lut_mask = 64'h00000F000000F00F;
defparam \cs|lines|Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N9
cyclonev_lcell_comb \cs|lines|Add3~21 (
// Equation(s):
// \cs|lines|Add3~21_sumout  = SUM(( !\cs|x0[1]~0_combout  $ (\cs|WideOr8~0_combout ) ) + ( \cs|lines|Add3~27  ) + ( \cs|lines|Add3~26  ))
// \cs|lines|Add3~22  = CARRY(( !\cs|x0[1]~0_combout  $ (\cs|WideOr8~0_combout ) ) + ( \cs|lines|Add3~27  ) + ( \cs|lines|Add3~26  ))
// \cs|lines|Add3~23  = SHARE((\cs|x0[1]~0_combout  & !\cs|WideOr8~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|x0[1]~0_combout ),
	.datad(!\cs|WideOr8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add3~26 ),
	.sharein(\cs|lines|Add3~27 ),
	.combout(),
	.sumout(\cs|lines|Add3~21_sumout ),
	.cout(\cs|lines|Add3~22 ),
	.shareout(\cs|lines|Add3~23 ));
// synopsys translate_off
defparam \cs|lines|Add3~21 .extended_lut = "off";
defparam \cs|lines|Add3~21 .lut_mask = 64'h00000F000000F00F;
defparam \cs|lines|Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N12
cyclonev_lcell_comb \cs|lines|Add3~17 (
// Equation(s):
// \cs|lines|Add3~17_sumout  = SUM(( VCC ) + ( \cs|lines|Add3~23  ) + ( \cs|lines|Add3~22  ))
// \cs|lines|Add3~18  = CARRY(( VCC ) + ( \cs|lines|Add3~23  ) + ( \cs|lines|Add3~22  ))
// \cs|lines|Add3~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add3~22 ),
	.sharein(\cs|lines|Add3~23 ),
	.combout(),
	.sumout(\cs|lines|Add3~17_sumout ),
	.cout(\cs|lines|Add3~18 ),
	.shareout(\cs|lines|Add3~19 ));
// synopsys translate_off
defparam \cs|lines|Add3~17 .extended_lut = "off";
defparam \cs|lines|Add3~17 .lut_mask = 64'h000000000000FFFF;
defparam \cs|lines|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N15
cyclonev_lcell_comb \cs|lines|Add3~13 (
// Equation(s):
// \cs|lines|Add3~13_sumout  = SUM(( !\cs|WideOr0~0_combout  $ (\cs|WideOr7~0_combout ) ) + ( \cs|lines|Add3~19  ) + ( \cs|lines|Add3~18  ))
// \cs|lines|Add3~14  = CARRY(( !\cs|WideOr0~0_combout  $ (\cs|WideOr7~0_combout ) ) + ( \cs|lines|Add3~19  ) + ( \cs|lines|Add3~18  ))
// \cs|lines|Add3~15  = SHARE((!\cs|WideOr0~0_combout  & \cs|WideOr7~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr0~0_combout ),
	.datad(!\cs|WideOr7~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add3~18 ),
	.sharein(\cs|lines|Add3~19 ),
	.combout(),
	.sumout(\cs|lines|Add3~13_sumout ),
	.cout(\cs|lines|Add3~14 ),
	.shareout(\cs|lines|Add3~15 ));
// synopsys translate_off
defparam \cs|lines|Add3~13 .extended_lut = "off";
defparam \cs|lines|Add3~13 .lut_mask = 64'h000000F00000F00F;
defparam \cs|lines|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N18
cyclonev_lcell_comb \cs|lines|Add3~9 (
// Equation(s):
// \cs|lines|Add3~9_sumout  = SUM(( !\cs|x0[1]~0_combout  $ (\cs|WideOr6~0_combout ) ) + ( \cs|lines|Add3~15  ) + ( \cs|lines|Add3~14  ))
// \cs|lines|Add3~10  = CARRY(( !\cs|x0[1]~0_combout  $ (\cs|WideOr6~0_combout ) ) + ( \cs|lines|Add3~15  ) + ( \cs|lines|Add3~14  ))
// \cs|lines|Add3~11  = SHARE((\cs|x0[1]~0_combout  & !\cs|WideOr6~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|x0[1]~0_combout ),
	.datad(!\cs|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add3~14 ),
	.sharein(\cs|lines|Add3~15 ),
	.combout(),
	.sumout(\cs|lines|Add3~9_sumout ),
	.cout(\cs|lines|Add3~10 ),
	.shareout(\cs|lines|Add3~11 ));
// synopsys translate_off
defparam \cs|lines|Add3~9 .extended_lut = "off";
defparam \cs|lines|Add3~9 .lut_mask = 64'h00000F000000F00F;
defparam \cs|lines|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N21
cyclonev_lcell_comb \cs|lines|Add3~5 (
// Equation(s):
// \cs|lines|Add3~5_sumout  = SUM(( !\cs|WideOr0~0_combout  $ (\cs|WideOr5~0_combout ) ) + ( \cs|lines|Add3~11  ) + ( \cs|lines|Add3~10  ))
// \cs|lines|Add3~6  = CARRY(( !\cs|WideOr0~0_combout  $ (\cs|WideOr5~0_combout ) ) + ( \cs|lines|Add3~11  ) + ( \cs|lines|Add3~10  ))
// \cs|lines|Add3~7  = SHARE((\cs|WideOr0~0_combout  & !\cs|WideOr5~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr0~0_combout ),
	.datad(!\cs|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add3~10 ),
	.sharein(\cs|lines|Add3~11 ),
	.combout(),
	.sumout(\cs|lines|Add3~5_sumout ),
	.cout(\cs|lines|Add3~6 ),
	.shareout(\cs|lines|Add3~7 ));
// synopsys translate_off
defparam \cs|lines|Add3~5 .extended_lut = "off";
defparam \cs|lines|Add3~5 .lut_mask = 64'h00000F000000F00F;
defparam \cs|lines|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N24
cyclonev_lcell_comb \cs|lines|Add3~1 (
// Equation(s):
// \cs|lines|Add3~1_sumout  = SUM(( !\cs|WideOr4~0_combout  $ (\cs|x0[2]~1_combout ) ) + ( \cs|lines|Add3~7  ) + ( \cs|lines|Add3~6  ))
// \cs|lines|Add3~2  = CARRY(( !\cs|WideOr4~0_combout  $ (\cs|x0[2]~1_combout ) ) + ( \cs|lines|Add3~7  ) + ( \cs|lines|Add3~6  ))
// \cs|lines|Add3~3  = SHARE((\cs|WideOr4~0_combout  & !\cs|x0[2]~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr4~0_combout ),
	.datad(!\cs|x0[2]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add3~6 ),
	.sharein(\cs|lines|Add3~7 ),
	.combout(),
	.sumout(\cs|lines|Add3~1_sumout ),
	.cout(\cs|lines|Add3~2 ),
	.shareout(\cs|lines|Add3~3 ));
// synopsys translate_off
defparam \cs|lines|Add3~1 .extended_lut = "off";
defparam \cs|lines|Add3~1 .lut_mask = 64'h00000F000000F00F;
defparam \cs|lines|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N27
cyclonev_lcell_comb \cs|lines|testx[9]~1 (
// Equation(s):
// \cs|lines|testx[9]~1_sumout  = SUM(( VCC ) + ( \cs|lines|Add3~3  ) + ( \cs|lines|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add3~2 ),
	.sharein(\cs|lines|Add3~3 ),
	.combout(),
	.sumout(\cs|lines|testx[9]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|testx[9]~1 .extended_lut = "off";
defparam \cs|lines|testx[9]~1 .lut_mask = 64'h000000000000FFFF;
defparam \cs|lines|testx[9]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N48
cyclonev_lcell_comb \cs|lines|tempx0[0]~6 (
// Equation(s):
// \cs|lines|tempx0[0]~6_combout  = (!\cs|lines|testx[9]~1_sumout  & ((\cs|WideOr1~0_combout ))) # (\cs|lines|testx[9]~1_sumout  & (\cs|WideOr9~0_combout ))

	.dataa(gnd),
	.datab(!\cs|lines|testx[9]~1_sumout ),
	.datac(!\cs|WideOr9~0_combout ),
	.datad(!\cs|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx0[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx0[0]~6 .extended_lut = "off";
defparam \cs|lines|tempx0[0]~6 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \cs|lines|tempx0[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N30
cyclonev_lcell_comb \cs|WideOr10~0 (
// Equation(s):
// \cs|WideOr10~0_combout  = ( \cs|ps [0] & ( (\cs|ps [2] & !\cs|ps [3]) ) ) # ( !\cs|ps [0] & ( (!\cs|ps [2] & (\cs|ps [3] & !\cs|ps [1])) # (\cs|ps [2] & (!\cs|ps [3])) ) )

	.dataa(gnd),
	.datab(!\cs|ps [2]),
	.datac(!\cs|ps [3]),
	.datad(!\cs|ps [1]),
	.datae(gnd),
	.dataf(!\cs|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|WideOr10~0 .extended_lut = "off";
defparam \cs|WideOr10~0 .lut_mask = 64'h3C303C3030303030;
defparam \cs|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N36
cyclonev_lcell_comb \cs|WideOr2~0 (
// Equation(s):
// \cs|WideOr2~0_combout  = ( \cs|ps [0] & ( (!\cs|ps [3] $ (!\cs|ps [1])) # (\cs|ps [2]) ) ) # ( !\cs|ps [0] & ( ((\cs|ps [3] & !\cs|ps [1])) # (\cs|ps [2]) ) )

	.dataa(!\cs|ps [3]),
	.datab(gnd),
	.datac(!\cs|ps [1]),
	.datad(!\cs|ps [2]),
	.datae(gnd),
	.dataf(!\cs|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|WideOr2~0 .extended_lut = "off";
defparam \cs|WideOr2~0 .lut_mask = 64'h50FF50FF5AFF5AFF;
defparam \cs|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N51
cyclonev_lcell_comb \cs|WideOr11~0 (
// Equation(s):
// \cs|WideOr11~0_combout  = ( \cs|ps [1] & ( (!\cs|ps [3] & (!\cs|ps [0] & \cs|ps [2])) ) ) # ( !\cs|ps [1] & ( (!\cs|ps [0] & (!\cs|ps [3] $ (!\cs|ps [2]))) ) )

	.dataa(!\cs|ps [3]),
	.datab(!\cs|ps [0]),
	.datac(!\cs|ps [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|WideOr11~0 .extended_lut = "off";
defparam \cs|WideOr11~0 .lut_mask = 64'h4848484808080808;
defparam \cs|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N54
cyclonev_lcell_comb \cs|WideOr3~0 (
// Equation(s):
// \cs|WideOr3~0_combout  = ( \cs|ps [1] & ( (!\cs|ps [3]) # ((!\cs|ps [0]) # (\cs|ps [2])) ) ) # ( !\cs|ps [1] & ( (\cs|ps [2]) # (\cs|ps [3]) ) )

	.dataa(!\cs|ps [3]),
	.datab(!\cs|ps [0]),
	.datac(gnd),
	.datad(!\cs|ps [2]),
	.datae(gnd),
	.dataf(!\cs|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|WideOr3~0 .extended_lut = "off";
defparam \cs|WideOr3~0 .lut_mask = 64'h55FF55FFEEFFEEFF;
defparam \cs|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N57
cyclonev_lcell_comb \cs|y0~0 (
// Equation(s):
// \cs|y0~0_combout  = ( \cs|ps [3] & ( (!\cs|ps [2] & (\cs|ps [0] & \cs|ps [1])) ) ) # ( !\cs|ps [3] & ( (!\cs|ps [2] & (\cs|ps [0] & !\cs|ps [1])) ) )

	.dataa(!\cs|ps [2]),
	.datab(gnd),
	.datac(!\cs|ps [0]),
	.datad(!\cs|ps [1]),
	.datae(gnd),
	.dataf(!\cs|ps [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|y0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|y0~0 .extended_lut = "off";
defparam \cs|y0~0 .lut_mask = 64'h0A000A00000A000A;
defparam \cs|y0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N36
cyclonev_lcell_comb \cs|y1[0]~0 (
// Equation(s):
// \cs|y1[0]~0_combout  = ( \cs|ps [2] & ( (!\cs|ps [1] & (!\cs|ps [3] & !\cs|ps [0])) ) ) # ( !\cs|ps [2] & ( (!\cs|ps [1] & (\cs|ps [3] & !\cs|ps [0])) ) )

	.dataa(!\cs|ps [1]),
	.datab(gnd),
	.datac(!\cs|ps [3]),
	.datad(!\cs|ps [0]),
	.datae(gnd),
	.dataf(!\cs|ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|y1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|y1[0]~0 .extended_lut = "off";
defparam \cs|y1[0]~0 .lut_mask = 64'h0A000A00A000A000;
defparam \cs|y1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N0
cyclonev_lcell_comb \cs|lines|Add1~33 (
// Equation(s):
// \cs|lines|Add1~33_sumout  = SUM(( !\cs|WideOr0~0_combout  $ (!\cs|y1[0]~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \cs|lines|Add1~34  = CARRY(( !\cs|WideOr0~0_combout  $ (!\cs|y1[0]~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \cs|lines|Add1~35  = SHARE((!\cs|WideOr0~0_combout ) # (\cs|y1[0]~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr0~0_combout ),
	.datad(!\cs|y1[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add1~33_sumout ),
	.cout(\cs|lines|Add1~34 ),
	.shareout(\cs|lines|Add1~35 ));
// synopsys translate_off
defparam \cs|lines|Add1~33 .extended_lut = "off";
defparam \cs|lines|Add1~33 .lut_mask = 64'h0000F0FF00000FF0;
defparam \cs|lines|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N3
cyclonev_lcell_comb \cs|lines|Add1~29 (
// Equation(s):
// \cs|lines|Add1~29_sumout  = SUM(( !\cs|WideOr11~0_combout  $ (!\cs|WideOr3~0_combout ) ) + ( \cs|lines|Add1~35  ) + ( \cs|lines|Add1~34  ))
// \cs|lines|Add1~30  = CARRY(( !\cs|WideOr11~0_combout  $ (!\cs|WideOr3~0_combout ) ) + ( \cs|lines|Add1~35  ) + ( \cs|lines|Add1~34  ))
// \cs|lines|Add1~31  = SHARE((\cs|WideOr11~0_combout  & \cs|WideOr3~0_combout ))

	.dataa(!\cs|WideOr11~0_combout ),
	.datab(gnd),
	.datac(!\cs|WideOr3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add1~34 ),
	.sharein(\cs|lines|Add1~35 ),
	.combout(),
	.sumout(\cs|lines|Add1~29_sumout ),
	.cout(\cs|lines|Add1~30 ),
	.shareout(\cs|lines|Add1~31 ));
// synopsys translate_off
defparam \cs|lines|Add1~29 .extended_lut = "off";
defparam \cs|lines|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \cs|lines|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N6
cyclonev_lcell_comb \cs|lines|Add1~25 (
// Equation(s):
// \cs|lines|Add1~25_sumout  = SUM(( !\cs|WideOr10~0_combout  ) + ( \cs|lines|Add1~31  ) + ( \cs|lines|Add1~30  ))
// \cs|lines|Add1~26  = CARRY(( !\cs|WideOr10~0_combout  ) + ( \cs|lines|Add1~31  ) + ( \cs|lines|Add1~30  ))
// \cs|lines|Add1~27  = SHARE(\cs|WideOr10~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add1~30 ),
	.sharein(\cs|lines|Add1~31 ),
	.combout(),
	.sumout(\cs|lines|Add1~25_sumout ),
	.cout(\cs|lines|Add1~26 ),
	.shareout(\cs|lines|Add1~27 ));
// synopsys translate_off
defparam \cs|lines|Add1~25 .extended_lut = "off";
defparam \cs|lines|Add1~25 .lut_mask = 64'h00000F0F0000F0F0;
defparam \cs|lines|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N9
cyclonev_lcell_comb \cs|lines|Add1~21 (
// Equation(s):
// \cs|lines|Add1~21_sumout  = SUM(( !\cs|WideOr11~0_combout  $ (\cs|y0~0_combout ) ) + ( \cs|lines|Add1~27  ) + ( \cs|lines|Add1~26  ))
// \cs|lines|Add1~22  = CARRY(( !\cs|WideOr11~0_combout  $ (\cs|y0~0_combout ) ) + ( \cs|lines|Add1~27  ) + ( \cs|lines|Add1~26  ))
// \cs|lines|Add1~23  = SHARE((!\cs|WideOr11~0_combout  & \cs|y0~0_combout ))

	.dataa(!\cs|WideOr11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|y0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add1~26 ),
	.sharein(\cs|lines|Add1~27 ),
	.combout(),
	.sumout(\cs|lines|Add1~21_sumout ),
	.cout(\cs|lines|Add1~22 ),
	.shareout(\cs|lines|Add1~23 ));
// synopsys translate_off
defparam \cs|lines|Add1~21 .extended_lut = "off";
defparam \cs|lines|Add1~21 .lut_mask = 64'h000000AA0000AA55;
defparam \cs|lines|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N12
cyclonev_lcell_comb \cs|lines|Add1~17 (
// Equation(s):
// \cs|lines|Add1~17_sumout  = SUM(( VCC ) + ( \cs|lines|Add1~23  ) + ( \cs|lines|Add1~22  ))
// \cs|lines|Add1~18  = CARRY(( VCC ) + ( \cs|lines|Add1~23  ) + ( \cs|lines|Add1~22  ))
// \cs|lines|Add1~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add1~22 ),
	.sharein(\cs|lines|Add1~23 ),
	.combout(),
	.sumout(\cs|lines|Add1~17_sumout ),
	.cout(\cs|lines|Add1~18 ),
	.shareout(\cs|lines|Add1~19 ));
// synopsys translate_off
defparam \cs|lines|Add1~17 .extended_lut = "off";
defparam \cs|lines|Add1~17 .lut_mask = 64'h000000000000FFFF;
defparam \cs|lines|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N15
cyclonev_lcell_comb \cs|lines|Add1~13 (
// Equation(s):
// \cs|lines|Add1~13_sumout  = SUM(( !\cs|WideOr0~0_combout  $ (\cs|WideOr7~0_combout ) ) + ( \cs|lines|Add1~19  ) + ( \cs|lines|Add1~18  ))
// \cs|lines|Add1~14  = CARRY(( !\cs|WideOr0~0_combout  $ (\cs|WideOr7~0_combout ) ) + ( \cs|lines|Add1~19  ) + ( \cs|lines|Add1~18  ))
// \cs|lines|Add1~15  = SHARE((!\cs|WideOr0~0_combout  & \cs|WideOr7~0_combout ))

	.dataa(!\cs|WideOr0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|WideOr7~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add1~18 ),
	.sharein(\cs|lines|Add1~19 ),
	.combout(),
	.sumout(\cs|lines|Add1~13_sumout ),
	.cout(\cs|lines|Add1~14 ),
	.shareout(\cs|lines|Add1~15 ));
// synopsys translate_off
defparam \cs|lines|Add1~13 .extended_lut = "off";
defparam \cs|lines|Add1~13 .lut_mask = 64'h000000AA0000AA55;
defparam \cs|lines|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N18
cyclonev_lcell_comb \cs|lines|Add1~9 (
// Equation(s):
// \cs|lines|Add1~9_sumout  = SUM(( !\cs|WideOr11~0_combout  $ (!\cs|WideOr3~0_combout ) ) + ( \cs|lines|Add1~15  ) + ( \cs|lines|Add1~14  ))
// \cs|lines|Add1~10  = CARRY(( !\cs|WideOr11~0_combout  $ (!\cs|WideOr3~0_combout ) ) + ( \cs|lines|Add1~15  ) + ( \cs|lines|Add1~14  ))
// \cs|lines|Add1~11  = SHARE((!\cs|WideOr11~0_combout  & !\cs|WideOr3~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr11~0_combout ),
	.datad(!\cs|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add1~14 ),
	.sharein(\cs|lines|Add1~15 ),
	.combout(),
	.sumout(\cs|lines|Add1~9_sumout ),
	.cout(\cs|lines|Add1~10 ),
	.shareout(\cs|lines|Add1~11 ));
// synopsys translate_off
defparam \cs|lines|Add1~9 .extended_lut = "off";
defparam \cs|lines|Add1~9 .lut_mask = 64'h0000F00000000FF0;
defparam \cs|lines|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N21
cyclonev_lcell_comb \cs|lines|Add1~5 (
// Equation(s):
// \cs|lines|Add1~5_sumout  = SUM(( !\cs|WideOr7~0_combout  $ (!\cs|WideOr2~0_combout ) ) + ( \cs|lines|Add1~11  ) + ( \cs|lines|Add1~10  ))
// \cs|lines|Add1~6  = CARRY(( !\cs|WideOr7~0_combout  $ (!\cs|WideOr2~0_combout ) ) + ( \cs|lines|Add1~11  ) + ( \cs|lines|Add1~10  ))
// \cs|lines|Add1~7  = SHARE((!\cs|WideOr7~0_combout  & !\cs|WideOr2~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr7~0_combout ),
	.datad(!\cs|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add1~10 ),
	.sharein(\cs|lines|Add1~11 ),
	.combout(),
	.sumout(\cs|lines|Add1~5_sumout ),
	.cout(\cs|lines|Add1~6 ),
	.shareout(\cs|lines|Add1~7 ));
// synopsys translate_off
defparam \cs|lines|Add1~5 .extended_lut = "off";
defparam \cs|lines|Add1~5 .lut_mask = 64'h0000F00000000FF0;
defparam \cs|lines|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N24
cyclonev_lcell_comb \cs|lines|testy[8]~1 (
// Equation(s):
// \cs|lines|testy[8]~1_sumout  = SUM(( !\cs|WideOr10~0_combout  ) + ( \cs|lines|Add1~7  ) + ( \cs|lines|Add1~6  ))
// \cs|lines|testy[8]~2  = CARRY(( !\cs|WideOr10~0_combout  ) + ( \cs|lines|Add1~7  ) + ( \cs|lines|Add1~6  ))
// \cs|lines|testy[8]~3  = SHARE(\cs|WideOr10~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add1~6 ),
	.sharein(\cs|lines|Add1~7 ),
	.combout(),
	.sumout(\cs|lines|testy[8]~1_sumout ),
	.cout(\cs|lines|testy[8]~2 ),
	.shareout(\cs|lines|testy[8]~3 ));
// synopsys translate_off
defparam \cs|lines|testy[8]~1 .extended_lut = "off";
defparam \cs|lines|testy[8]~1 .lut_mask = 64'h00000F0F0000F0F0;
defparam \cs|lines|testy[8]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N0
cyclonev_lcell_comb \cs|lines|Add2~37 (
// Equation(s):
// \cs|lines|Add2~37_sumout  = SUM(( !\cs|y1[0]~0_combout  $ (!\cs|WideOr0~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \cs|lines|Add2~38  = CARRY(( !\cs|y1[0]~0_combout  $ (!\cs|WideOr0~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \cs|lines|Add2~39  = SHARE((!\cs|y1[0]~0_combout ) # (\cs|WideOr0~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|y1[0]~0_combout ),
	.datad(!\cs|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add2~37_sumout ),
	.cout(\cs|lines|Add2~38 ),
	.shareout(\cs|lines|Add2~39 ));
// synopsys translate_off
defparam \cs|lines|Add2~37 .extended_lut = "off";
defparam \cs|lines|Add2~37 .lut_mask = 64'h0000F0FF00000FF0;
defparam \cs|lines|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N3
cyclonev_lcell_comb \cs|lines|Add2~33 (
// Equation(s):
// \cs|lines|Add2~33_sumout  = SUM(( !\cs|WideOr3~0_combout  $ (!\cs|WideOr11~0_combout ) ) + ( \cs|lines|Add2~39  ) + ( \cs|lines|Add2~38  ))
// \cs|lines|Add2~34  = CARRY(( !\cs|WideOr3~0_combout  $ (!\cs|WideOr11~0_combout ) ) + ( \cs|lines|Add2~39  ) + ( \cs|lines|Add2~38  ))
// \cs|lines|Add2~35  = SHARE((!\cs|WideOr3~0_combout  & !\cs|WideOr11~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr3~0_combout ),
	.datad(!\cs|WideOr11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add2~38 ),
	.sharein(\cs|lines|Add2~39 ),
	.combout(),
	.sumout(\cs|lines|Add2~33_sumout ),
	.cout(\cs|lines|Add2~34 ),
	.shareout(\cs|lines|Add2~35 ));
// synopsys translate_off
defparam \cs|lines|Add2~33 .extended_lut = "off";
defparam \cs|lines|Add2~33 .lut_mask = 64'h0000F00000000FF0;
defparam \cs|lines|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N6
cyclonev_lcell_comb \cs|lines|Add2~29 (
// Equation(s):
// \cs|lines|Add2~29_sumout  = SUM(( !\cs|WideOr10~0_combout  ) + ( \cs|lines|Add2~35  ) + ( \cs|lines|Add2~34  ))
// \cs|lines|Add2~30  = CARRY(( !\cs|WideOr10~0_combout  ) + ( \cs|lines|Add2~35  ) + ( \cs|lines|Add2~34  ))
// \cs|lines|Add2~31  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add2~34 ),
	.sharein(\cs|lines|Add2~35 ),
	.combout(),
	.sumout(\cs|lines|Add2~29_sumout ),
	.cout(\cs|lines|Add2~30 ),
	.shareout(\cs|lines|Add2~31 ));
// synopsys translate_off
defparam \cs|lines|Add2~29 .extended_lut = "off";
defparam \cs|lines|Add2~29 .lut_mask = 64'h000000000000F0F0;
defparam \cs|lines|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N9
cyclonev_lcell_comb \cs|lines|Add2~25 (
// Equation(s):
// \cs|lines|Add2~25_sumout  = SUM(( !\cs|WideOr11~0_combout  $ (\cs|y0~0_combout ) ) + ( \cs|lines|Add2~31  ) + ( \cs|lines|Add2~30  ))
// \cs|lines|Add2~26  = CARRY(( !\cs|WideOr11~0_combout  $ (\cs|y0~0_combout ) ) + ( \cs|lines|Add2~31  ) + ( \cs|lines|Add2~30  ))
// \cs|lines|Add2~27  = SHARE((\cs|WideOr11~0_combout  & !\cs|y0~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr11~0_combout ),
	.datad(!\cs|y0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add2~30 ),
	.sharein(\cs|lines|Add2~31 ),
	.combout(),
	.sumout(\cs|lines|Add2~25_sumout ),
	.cout(\cs|lines|Add2~26 ),
	.shareout(\cs|lines|Add2~27 ));
// synopsys translate_off
defparam \cs|lines|Add2~25 .extended_lut = "off";
defparam \cs|lines|Add2~25 .lut_mask = 64'h00000F000000F00F;
defparam \cs|lines|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N12
cyclonev_lcell_comb \cs|lines|Add2~21 (
// Equation(s):
// \cs|lines|Add2~21_sumout  = SUM(( VCC ) + ( \cs|lines|Add2~27  ) + ( \cs|lines|Add2~26  ))
// \cs|lines|Add2~22  = CARRY(( VCC ) + ( \cs|lines|Add2~27  ) + ( \cs|lines|Add2~26  ))
// \cs|lines|Add2~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add2~26 ),
	.sharein(\cs|lines|Add2~27 ),
	.combout(),
	.sumout(\cs|lines|Add2~21_sumout ),
	.cout(\cs|lines|Add2~22 ),
	.shareout(\cs|lines|Add2~23 ));
// synopsys translate_off
defparam \cs|lines|Add2~21 .extended_lut = "off";
defparam \cs|lines|Add2~21 .lut_mask = 64'h000000000000FFFF;
defparam \cs|lines|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N15
cyclonev_lcell_comb \cs|lines|Add2~17 (
// Equation(s):
// \cs|lines|Add2~17_sumout  = SUM(( !\cs|WideOr0~0_combout  $ (\cs|WideOr7~0_combout ) ) + ( \cs|lines|Add2~23  ) + ( \cs|lines|Add2~22  ))
// \cs|lines|Add2~18  = CARRY(( !\cs|WideOr0~0_combout  $ (\cs|WideOr7~0_combout ) ) + ( \cs|lines|Add2~23  ) + ( \cs|lines|Add2~22  ))
// \cs|lines|Add2~19  = SHARE((\cs|WideOr0~0_combout  & !\cs|WideOr7~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr0~0_combout ),
	.datad(!\cs|WideOr7~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add2~22 ),
	.sharein(\cs|lines|Add2~23 ),
	.combout(),
	.sumout(\cs|lines|Add2~17_sumout ),
	.cout(\cs|lines|Add2~18 ),
	.shareout(\cs|lines|Add2~19 ));
// synopsys translate_off
defparam \cs|lines|Add2~17 .extended_lut = "off";
defparam \cs|lines|Add2~17 .lut_mask = 64'h00000F000000F00F;
defparam \cs|lines|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N18
cyclonev_lcell_comb \cs|lines|Add2~13 (
// Equation(s):
// \cs|lines|Add2~13_sumout  = SUM(( !\cs|WideOr11~0_combout  $ (!\cs|WideOr3~0_combout ) ) + ( \cs|lines|Add2~19  ) + ( \cs|lines|Add2~18  ))
// \cs|lines|Add2~14  = CARRY(( !\cs|WideOr11~0_combout  $ (!\cs|WideOr3~0_combout ) ) + ( \cs|lines|Add2~19  ) + ( \cs|lines|Add2~18  ))
// \cs|lines|Add2~15  = SHARE((\cs|WideOr11~0_combout  & \cs|WideOr3~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr11~0_combout ),
	.datad(!\cs|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add2~18 ),
	.sharein(\cs|lines|Add2~19 ),
	.combout(),
	.sumout(\cs|lines|Add2~13_sumout ),
	.cout(\cs|lines|Add2~14 ),
	.shareout(\cs|lines|Add2~15 ));
// synopsys translate_off
defparam \cs|lines|Add2~13 .extended_lut = "off";
defparam \cs|lines|Add2~13 .lut_mask = 64'h0000000F00000FF0;
defparam \cs|lines|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N21
cyclonev_lcell_comb \cs|lines|Add2~9 (
// Equation(s):
// \cs|lines|Add2~9_sumout  = SUM(( !\cs|WideOr2~0_combout  $ (!\cs|WideOr7~0_combout ) ) + ( \cs|lines|Add2~15  ) + ( \cs|lines|Add2~14  ))
// \cs|lines|Add2~10  = CARRY(( !\cs|WideOr2~0_combout  $ (!\cs|WideOr7~0_combout ) ) + ( \cs|lines|Add2~15  ) + ( \cs|lines|Add2~14  ))
// \cs|lines|Add2~11  = SHARE((\cs|WideOr2~0_combout  & \cs|WideOr7~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr2~0_combout ),
	.datad(!\cs|WideOr7~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add2~14 ),
	.sharein(\cs|lines|Add2~15 ),
	.combout(),
	.sumout(\cs|lines|Add2~9_sumout ),
	.cout(\cs|lines|Add2~10 ),
	.shareout(\cs|lines|Add2~11 ));
// synopsys translate_off
defparam \cs|lines|Add2~9 .extended_lut = "off";
defparam \cs|lines|Add2~9 .lut_mask = 64'h0000000F00000FF0;
defparam \cs|lines|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N24
cyclonev_lcell_comb \cs|lines|Add2~5 (
// Equation(s):
// \cs|lines|Add2~5_sumout  = SUM(( !\cs|WideOr10~0_combout  ) + ( \cs|lines|Add2~11  ) + ( \cs|lines|Add2~10  ))
// \cs|lines|Add2~6  = CARRY(( !\cs|WideOr10~0_combout  ) + ( \cs|lines|Add2~11  ) + ( \cs|lines|Add2~10  ))
// \cs|lines|Add2~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add2~10 ),
	.sharein(\cs|lines|Add2~11 ),
	.combout(),
	.sumout(\cs|lines|Add2~5_sumout ),
	.cout(\cs|lines|Add2~6 ),
	.shareout(\cs|lines|Add2~7 ));
// synopsys translate_off
defparam \cs|lines|Add2~5 .extended_lut = "off";
defparam \cs|lines|Add2~5 .lut_mask = 64'h000000000000F0F0;
defparam \cs|lines|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N27
cyclonev_lcell_comb \cs|lines|Add2~1 (
// Equation(s):
// \cs|lines|Add2~1_sumout  = SUM(( VCC ) + ( \cs|lines|Add2~7  ) + ( \cs|lines|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add2~6 ),
	.sharein(\cs|lines|Add2~7 ),
	.combout(),
	.sumout(\cs|lines|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add2~1 .extended_lut = "off";
defparam \cs|lines|Add2~1 .lut_mask = 64'h000000000000FFFF;
defparam \cs|lines|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N0
cyclonev_lcell_comb \cs|lines|Add4~37 (
// Equation(s):
// \cs|lines|Add4~37_sumout  = SUM(( !\cs|WideOr9~0_combout  $ (!\cs|WideOr1~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \cs|lines|Add4~38  = CARRY(( !\cs|WideOr9~0_combout  $ (!\cs|WideOr1~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \cs|lines|Add4~39  = SHARE((!\cs|WideOr9~0_combout ) # (\cs|WideOr1~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr9~0_combout ),
	.datad(!\cs|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add4~37_sumout ),
	.cout(\cs|lines|Add4~38 ),
	.shareout(\cs|lines|Add4~39 ));
// synopsys translate_off
defparam \cs|lines|Add4~37 .extended_lut = "off";
defparam \cs|lines|Add4~37 .lut_mask = 64'h0000F0FF00000FF0;
defparam \cs|lines|Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N3
cyclonev_lcell_comb \cs|lines|Add4~33 (
// Equation(s):
// \cs|lines|Add4~33_sumout  = SUM(( !\cs|x0[1]~0_combout  $ (\cs|WideOr6~0_combout ) ) + ( \cs|lines|Add4~39  ) + ( \cs|lines|Add4~38  ))
// \cs|lines|Add4~34  = CARRY(( !\cs|x0[1]~0_combout  $ (\cs|WideOr6~0_combout ) ) + ( \cs|lines|Add4~39  ) + ( \cs|lines|Add4~38  ))
// \cs|lines|Add4~35  = SHARE((\cs|x0[1]~0_combout  & !\cs|WideOr6~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|x0[1]~0_combout ),
	.datad(!\cs|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add4~38 ),
	.sharein(\cs|lines|Add4~39 ),
	.combout(),
	.sumout(\cs|lines|Add4~33_sumout ),
	.cout(\cs|lines|Add4~34 ),
	.shareout(\cs|lines|Add4~35 ));
// synopsys translate_off
defparam \cs|lines|Add4~33 .extended_lut = "off";
defparam \cs|lines|Add4~33 .lut_mask = 64'h00000F000000F00F;
defparam \cs|lines|Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N6
cyclonev_lcell_comb \cs|lines|Add4~29 (
// Equation(s):
// \cs|lines|Add4~29_sumout  = SUM(( !\cs|WideOr4~0_combout  $ (\cs|x0[2]~1_combout ) ) + ( \cs|lines|Add4~35  ) + ( \cs|lines|Add4~34  ))
// \cs|lines|Add4~30  = CARRY(( !\cs|WideOr4~0_combout  $ (\cs|x0[2]~1_combout ) ) + ( \cs|lines|Add4~35  ) + ( \cs|lines|Add4~34  ))
// \cs|lines|Add4~31  = SHARE((!\cs|WideOr4~0_combout  & \cs|x0[2]~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr4~0_combout ),
	.datad(!\cs|x0[2]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add4~34 ),
	.sharein(\cs|lines|Add4~35 ),
	.combout(),
	.sumout(\cs|lines|Add4~29_sumout ),
	.cout(\cs|lines|Add4~30 ),
	.shareout(\cs|lines|Add4~31 ));
// synopsys translate_off
defparam \cs|lines|Add4~29 .extended_lut = "off";
defparam \cs|lines|Add4~29 .lut_mask = 64'h000000F00000F00F;
defparam \cs|lines|Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N9
cyclonev_lcell_comb \cs|lines|Add4~25 (
// Equation(s):
// \cs|lines|Add4~25_sumout  = SUM(( !\cs|WideOr8~0_combout  $ (\cs|x0[1]~0_combout ) ) + ( \cs|lines|Add4~31  ) + ( \cs|lines|Add4~30  ))
// \cs|lines|Add4~26  = CARRY(( !\cs|WideOr8~0_combout  $ (\cs|x0[1]~0_combout ) ) + ( \cs|lines|Add4~31  ) + ( \cs|lines|Add4~30  ))
// \cs|lines|Add4~27  = SHARE((\cs|WideOr8~0_combout  & !\cs|x0[1]~0_combout ))

	.dataa(!\cs|WideOr8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|x0[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add4~30 ),
	.sharein(\cs|lines|Add4~31 ),
	.combout(),
	.sumout(\cs|lines|Add4~25_sumout ),
	.cout(\cs|lines|Add4~26 ),
	.shareout(\cs|lines|Add4~27 ));
// synopsys translate_off
defparam \cs|lines|Add4~25 .extended_lut = "off";
defparam \cs|lines|Add4~25 .lut_mask = 64'h000055000000AA55;
defparam \cs|lines|Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N12
cyclonev_lcell_comb \cs|lines|Add4~21 (
// Equation(s):
// \cs|lines|Add4~21_sumout  = SUM(( VCC ) + ( \cs|lines|Add4~27  ) + ( \cs|lines|Add4~26  ))
// \cs|lines|Add4~22  = CARRY(( VCC ) + ( \cs|lines|Add4~27  ) + ( \cs|lines|Add4~26  ))
// \cs|lines|Add4~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add4~26 ),
	.sharein(\cs|lines|Add4~27 ),
	.combout(),
	.sumout(\cs|lines|Add4~21_sumout ),
	.cout(\cs|lines|Add4~22 ),
	.shareout(\cs|lines|Add4~23 ));
// synopsys translate_off
defparam \cs|lines|Add4~21 .extended_lut = "off";
defparam \cs|lines|Add4~21 .lut_mask = 64'h000000000000FFFF;
defparam \cs|lines|Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N15
cyclonev_lcell_comb \cs|lines|Add4~17 (
// Equation(s):
// \cs|lines|Add4~17_sumout  = SUM(( !\cs|WideOr7~0_combout  $ (\cs|WideOr0~0_combout ) ) + ( \cs|lines|Add4~23  ) + ( \cs|lines|Add4~22  ))
// \cs|lines|Add4~18  = CARRY(( !\cs|WideOr7~0_combout  $ (\cs|WideOr0~0_combout ) ) + ( \cs|lines|Add4~23  ) + ( \cs|lines|Add4~22  ))
// \cs|lines|Add4~19  = SHARE((!\cs|WideOr7~0_combout  & \cs|WideOr0~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr7~0_combout ),
	.datad(!\cs|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add4~22 ),
	.sharein(\cs|lines|Add4~23 ),
	.combout(),
	.sumout(\cs|lines|Add4~17_sumout ),
	.cout(\cs|lines|Add4~18 ),
	.shareout(\cs|lines|Add4~19 ));
// synopsys translate_off
defparam \cs|lines|Add4~17 .extended_lut = "off";
defparam \cs|lines|Add4~17 .lut_mask = 64'h000000F00000F00F;
defparam \cs|lines|Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N18
cyclonev_lcell_comb \cs|lines|Add4~13 (
// Equation(s):
// \cs|lines|Add4~13_sumout  = SUM(( !\cs|x0[1]~0_combout  $ (\cs|WideOr6~0_combout ) ) + ( \cs|lines|Add4~19  ) + ( \cs|lines|Add4~18  ))
// \cs|lines|Add4~14  = CARRY(( !\cs|x0[1]~0_combout  $ (\cs|WideOr6~0_combout ) ) + ( \cs|lines|Add4~19  ) + ( \cs|lines|Add4~18  ))
// \cs|lines|Add4~15  = SHARE((!\cs|x0[1]~0_combout  & \cs|WideOr6~0_combout ))

	.dataa(gnd),
	.datab(!\cs|x0[1]~0_combout ),
	.datac(gnd),
	.datad(!\cs|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add4~18 ),
	.sharein(\cs|lines|Add4~19 ),
	.combout(),
	.sumout(\cs|lines|Add4~13_sumout ),
	.cout(\cs|lines|Add4~14 ),
	.shareout(\cs|lines|Add4~15 ));
// synopsys translate_off
defparam \cs|lines|Add4~13 .extended_lut = "off";
defparam \cs|lines|Add4~13 .lut_mask = 64'h000000CC0000CC33;
defparam \cs|lines|Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N21
cyclonev_lcell_comb \cs|lines|Add4~9 (
// Equation(s):
// \cs|lines|Add4~9_sumout  = SUM(( !\cs|WideOr0~0_combout  $ (\cs|WideOr5~0_combout ) ) + ( \cs|lines|Add4~15  ) + ( \cs|lines|Add4~14  ))
// \cs|lines|Add4~10  = CARRY(( !\cs|WideOr0~0_combout  $ (\cs|WideOr5~0_combout ) ) + ( \cs|lines|Add4~15  ) + ( \cs|lines|Add4~14  ))
// \cs|lines|Add4~11  = SHARE((!\cs|WideOr0~0_combout  & \cs|WideOr5~0_combout ))

	.dataa(!\cs|WideOr0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add4~14 ),
	.sharein(\cs|lines|Add4~15 ),
	.combout(),
	.sumout(\cs|lines|Add4~9_sumout ),
	.cout(\cs|lines|Add4~10 ),
	.shareout(\cs|lines|Add4~11 ));
// synopsys translate_off
defparam \cs|lines|Add4~9 .extended_lut = "off";
defparam \cs|lines|Add4~9 .lut_mask = 64'h000000AA0000AA55;
defparam \cs|lines|Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N24
cyclonev_lcell_comb \cs|lines|Add4~5 (
// Equation(s):
// \cs|lines|Add4~5_sumout  = SUM(( !\cs|WideOr4~0_combout  $ (\cs|x0[2]~1_combout ) ) + ( \cs|lines|Add4~11  ) + ( \cs|lines|Add4~10  ))
// \cs|lines|Add4~6  = CARRY(( !\cs|WideOr4~0_combout  $ (\cs|x0[2]~1_combout ) ) + ( \cs|lines|Add4~11  ) + ( \cs|lines|Add4~10  ))
// \cs|lines|Add4~7  = SHARE((!\cs|WideOr4~0_combout  & \cs|x0[2]~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr4~0_combout ),
	.datad(!\cs|x0[2]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add4~10 ),
	.sharein(\cs|lines|Add4~11 ),
	.combout(),
	.sumout(\cs|lines|Add4~5_sumout ),
	.cout(\cs|lines|Add4~6 ),
	.shareout(\cs|lines|Add4~7 ));
// synopsys translate_off
defparam \cs|lines|Add4~5 .extended_lut = "off";
defparam \cs|lines|Add4~5 .lut_mask = 64'h000000F00000F00F;
defparam \cs|lines|Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N27
cyclonev_lcell_comb \cs|lines|Add4~1 (
// Equation(s):
// \cs|lines|Add4~1_sumout  = SUM(( VCC ) + ( \cs|lines|Add4~7  ) + ( \cs|lines|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add4~6 ),
	.sharein(\cs|lines|Add4~7 ),
	.combout(),
	.sumout(\cs|lines|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add4~1 .extended_lut = "off";
defparam \cs|lines|Add4~1 .lut_mask = 64'h000000000000FFFF;
defparam \cs|lines|Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N27
cyclonev_lcell_comb \cs|lines|Add1~1 (
// Equation(s):
// \cs|lines|Add1~1_sumout  = SUM(( VCC ) + ( \cs|lines|testy[8]~3  ) + ( \cs|lines|testy[8]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|testy[8]~2 ),
	.sharein(\cs|lines|testy[8]~3 ),
	.combout(),
	.sumout(\cs|lines|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add1~1 .extended_lut = "off";
defparam \cs|lines|Add1~1 .lut_mask = 64'h000000000000FFFF;
defparam \cs|lines|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N48
cyclonev_lcell_comb \cs|lines|absx[7]~0 (
// Equation(s):
// \cs|lines|absx[7]~0_combout  = ( \cs|lines|Add4~9_sumout  & ( \cs|lines|testx[9]~1_sumout  ) ) # ( \cs|lines|Add4~9_sumout  & ( !\cs|lines|testx[9]~1_sumout  & ( \cs|lines|Add3~5_sumout  ) ) ) # ( !\cs|lines|Add4~9_sumout  & ( !\cs|lines|testx[9]~1_sumout 
//  & ( \cs|lines|Add3~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add3~5_sumout ),
	.datad(gnd),
	.datae(!\cs|lines|Add4~9_sumout ),
	.dataf(!\cs|lines|testx[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|absx[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|absx[7]~0 .extended_lut = "off";
defparam \cs|lines|absx[7]~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \cs|lines|absx[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N54
cyclonev_lcell_comb \cs|lines|absx[6]~1 (
// Equation(s):
// \cs|lines|absx[6]~1_combout  = ( \cs|lines|Add4~13_sumout  & ( (\cs|lines|testx[9]~1_sumout ) # (\cs|lines|Add3~9_sumout ) ) ) # ( !\cs|lines|Add4~13_sumout  & ( (\cs|lines|Add3~9_sumout  & !\cs|lines|testx[9]~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\cs|lines|Add3~9_sumout ),
	.datac(gnd),
	.datad(!\cs|lines|testx[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|absx[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|absx[6]~1 .extended_lut = "off";
defparam \cs|lines|absx[6]~1 .lut_mask = 64'h3300330033FF33FF;
defparam \cs|lines|absx[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N51
cyclonev_lcell_comb \cs|lines|absx[5]~2 (
// Equation(s):
// \cs|lines|absx[5]~2_combout  = ( \cs|lines|Add4~17_sumout  & ( (\cs|lines|testx[9]~1_sumout ) # (\cs|lines|Add3~13_sumout ) ) ) # ( !\cs|lines|Add4~17_sumout  & ( (\cs|lines|Add3~13_sumout  & !\cs|lines|testx[9]~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add3~13_sumout ),
	.datad(!\cs|lines|testx[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|absx[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|absx[5]~2 .extended_lut = "off";
defparam \cs|lines|absx[5]~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cs|lines|absx[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N45
cyclonev_lcell_comb \cs|lines|absx[4]~3 (
// Equation(s):
// \cs|lines|absx[4]~3_combout  = ( \cs|lines|Add4~21_sumout  & ( \cs|lines|testx[9]~1_sumout  ) ) # ( \cs|lines|Add4~21_sumout  & ( !\cs|lines|testx[9]~1_sumout  & ( \cs|lines|Add3~17_sumout  ) ) ) # ( !\cs|lines|Add4~21_sumout  & ( 
// !\cs|lines|testx[9]~1_sumout  & ( \cs|lines|Add3~17_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add3~17_sumout ),
	.datad(gnd),
	.datae(!\cs|lines|Add4~21_sumout ),
	.dataf(!\cs|lines|testx[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|absx[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|absx[4]~3 .extended_lut = "off";
defparam \cs|lines|absx[4]~3 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \cs|lines|absx[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N0
cyclonev_lcell_comb \cs|lines|absx[3]~4 (
// Equation(s):
// \cs|lines|absx[3]~4_combout  = ( \cs|lines|Add4~25_sumout  & ( (\cs|lines|testx[9]~1_sumout ) # (\cs|lines|Add3~21_sumout ) ) ) # ( !\cs|lines|Add4~25_sumout  & ( (\cs|lines|Add3~21_sumout  & !\cs|lines|testx[9]~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add3~21_sumout ),
	.datad(!\cs|lines|testx[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|absx[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|absx[3]~4 .extended_lut = "off";
defparam \cs|lines|absx[3]~4 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cs|lines|absx[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N57
cyclonev_lcell_comb \cs|lines|absx[2]~5 (
// Equation(s):
// \cs|lines|absx[2]~5_combout  = ( \cs|lines|testx[9]~1_sumout  & ( \cs|lines|Add4~29_sumout  ) ) # ( !\cs|lines|testx[9]~1_sumout  & ( \cs|lines|Add3~25_sumout  ) )

	.dataa(!\cs|lines|Add3~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|lines|Add4~29_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|testx[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|absx[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|absx[2]~5 .extended_lut = "off";
defparam \cs|lines|absx[2]~5 .lut_mask = 64'h5555555500FF00FF;
defparam \cs|lines|absx[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N3
cyclonev_lcell_comb \cs|lines|absx[1]~6 (
// Equation(s):
// \cs|lines|absx[1]~6_combout  = ( \cs|lines|testx[9]~1_sumout  & ( \cs|lines|Add4~33_sumout  ) ) # ( !\cs|lines|testx[9]~1_sumout  & ( \cs|lines|Add3~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add4~33_sumout ),
	.datad(!\cs|lines|Add3~29_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|testx[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|absx[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|absx[1]~6 .extended_lut = "off";
defparam \cs|lines|absx[1]~6 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cs|lines|absx[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N42
cyclonev_lcell_comb \cs|lines|absx[0]~7 (
// Equation(s):
// \cs|lines|absx[0]~7_combout  = ( \cs|lines|testx[9]~1_sumout  & ( \cs|lines|Add4~37_sumout  ) ) # ( !\cs|lines|testx[9]~1_sumout  & ( \cs|lines|Add3~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add3~33_sumout ),
	.datad(!\cs|lines|Add4~37_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|testx[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|absx[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|absx[0]~7 .extended_lut = "off";
defparam \cs|lines|absx[0]~7 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cs|lines|absx[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N6
cyclonev_lcell_comb \cs|lines|Add0~42 (
// Equation(s):
// \cs|lines|Add0~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cs|lines|Add0~42_cout ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add0~42 .extended_lut = "off";
defparam \cs|lines|Add0~42 .lut_mask = 64'h000000000000FFFF;
defparam \cs|lines|Add0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N9
cyclonev_lcell_comb \cs|lines|Add0~38 (
// Equation(s):
// \cs|lines|Add0~38_cout  = CARRY(( \cs|lines|absx[0]~7_combout  ) + ( (!\cs|lines|testy[8]~1_sumout  & ((!\cs|lines|Add1~33_sumout ))) # (\cs|lines|testy[8]~1_sumout  & (!\cs|lines|Add2~37_sumout )) ) + ( \cs|lines|Add0~42_cout  ))

	.dataa(!\cs|lines|Add2~37_sumout ),
	.datab(gnd),
	.datac(!\cs|lines|testy[8]~1_sumout ),
	.datad(!\cs|lines|absx[0]~7_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add1~33_sumout ),
	.datag(gnd),
	.cin(\cs|lines|Add0~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cs|lines|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add0~38 .extended_lut = "off";
defparam \cs|lines|Add0~38 .lut_mask = 64'h000005F5000000FF;
defparam \cs|lines|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N12
cyclonev_lcell_comb \cs|lines|Add0~34 (
// Equation(s):
// \cs|lines|Add0~34_cout  = CARRY(( \cs|lines|absx[1]~6_combout  ) + ( (!\cs|lines|testy[8]~1_sumout  & ((!\cs|lines|Add1~29_sumout ))) # (\cs|lines|testy[8]~1_sumout  & (!\cs|lines|Add2~33_sumout )) ) + ( \cs|lines|Add0~38_cout  ))

	.dataa(gnd),
	.datab(!\cs|lines|testy[8]~1_sumout ),
	.datac(!\cs|lines|Add2~33_sumout ),
	.datad(!\cs|lines|absx[1]~6_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add1~29_sumout ),
	.datag(gnd),
	.cin(\cs|lines|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cs|lines|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add0~34 .extended_lut = "off";
defparam \cs|lines|Add0~34 .lut_mask = 64'h000003CF000000FF;
defparam \cs|lines|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N15
cyclonev_lcell_comb \cs|lines|Add0~30 (
// Equation(s):
// \cs|lines|Add0~30_cout  = CARRY(( \cs|lines|absx[2]~5_combout  ) + ( (!\cs|lines|testy[8]~1_sumout  & ((!\cs|lines|Add1~25_sumout ))) # (\cs|lines|testy[8]~1_sumout  & (!\cs|lines|Add2~29_sumout )) ) + ( \cs|lines|Add0~34_cout  ))

	.dataa(!\cs|lines|Add2~29_sumout ),
	.datab(!\cs|lines|testy[8]~1_sumout ),
	.datac(!\cs|lines|Add1~25_sumout ),
	.datad(!\cs|lines|absx[2]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cs|lines|Add0~30_cout ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add0~30 .extended_lut = "off";
defparam \cs|lines|Add0~30 .lut_mask = 64'h00001D1D000000FF;
defparam \cs|lines|Add0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N18
cyclonev_lcell_comb \cs|lines|Add0~26 (
// Equation(s):
// \cs|lines|Add0~26_cout  = CARRY(( (!\cs|lines|testy[8]~1_sumout  & ((!\cs|lines|Add1~21_sumout ))) # (\cs|lines|testy[8]~1_sumout  & (!\cs|lines|Add2~25_sumout )) ) + ( \cs|lines|absx[3]~4_combout  ) + ( \cs|lines|Add0~30_cout  ))

	.dataa(!\cs|lines|Add2~25_sumout ),
	.datab(!\cs|lines|testy[8]~1_sumout ),
	.datac(!\cs|lines|absx[3]~4_combout ),
	.datad(!\cs|lines|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add0~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cs|lines|Add0~26_cout ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add0~26 .extended_lut = "off";
defparam \cs|lines|Add0~26 .lut_mask = 64'h0000F0F00000EE22;
defparam \cs|lines|Add0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N21
cyclonev_lcell_comb \cs|lines|Add0~22 (
// Equation(s):
// \cs|lines|Add0~22_cout  = CARRY(( \cs|lines|absx[4]~3_combout  ) + ( (!\cs|lines|testy[8]~1_sumout  & ((!\cs|lines|Add1~17_sumout ))) # (\cs|lines|testy[8]~1_sumout  & (!\cs|lines|Add2~21_sumout )) ) + ( \cs|lines|Add0~26_cout  ))

	.dataa(gnd),
	.datab(!\cs|lines|testy[8]~1_sumout ),
	.datac(!\cs|lines|Add2~21_sumout ),
	.datad(!\cs|lines|absx[4]~3_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add1~17_sumout ),
	.datag(gnd),
	.cin(\cs|lines|Add0~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cs|lines|Add0~22_cout ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add0~22 .extended_lut = "off";
defparam \cs|lines|Add0~22 .lut_mask = 64'h000003CF000000FF;
defparam \cs|lines|Add0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N24
cyclonev_lcell_comb \cs|lines|Add0~18 (
// Equation(s):
// \cs|lines|Add0~18_cout  = CARRY(( (!\cs|lines|testy[8]~1_sumout  & ((!\cs|lines|Add1~13_sumout ))) # (\cs|lines|testy[8]~1_sumout  & (!\cs|lines|Add2~17_sumout )) ) + ( \cs|lines|absx[5]~2_combout  ) + ( \cs|lines|Add0~22_cout  ))

	.dataa(!\cs|lines|Add2~17_sumout ),
	.datab(!\cs|lines|testy[8]~1_sumout ),
	.datac(!\cs|lines|absx[5]~2_combout ),
	.datad(!\cs|lines|Add1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add0~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cs|lines|Add0~18_cout ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add0~18 .extended_lut = "off";
defparam \cs|lines|Add0~18 .lut_mask = 64'h0000F0F00000EE22;
defparam \cs|lines|Add0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N27
cyclonev_lcell_comb \cs|lines|Add0~14 (
// Equation(s):
// \cs|lines|Add0~14_cout  = CARRY(( \cs|lines|absx[6]~1_combout  ) + ( (!\cs|lines|testy[8]~1_sumout  & ((!\cs|lines|Add1~9_sumout ))) # (\cs|lines|testy[8]~1_sumout  & (!\cs|lines|Add2~13_sumout )) ) + ( \cs|lines|Add0~18_cout  ))

	.dataa(gnd),
	.datab(!\cs|lines|testy[8]~1_sumout ),
	.datac(!\cs|lines|Add2~13_sumout ),
	.datad(!\cs|lines|absx[6]~1_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add1~9_sumout ),
	.datag(gnd),
	.cin(\cs|lines|Add0~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cs|lines|Add0~14_cout ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add0~14 .extended_lut = "off";
defparam \cs|lines|Add0~14 .lut_mask = 64'h000003CF000000FF;
defparam \cs|lines|Add0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N30
cyclonev_lcell_comb \cs|lines|Add0~10 (
// Equation(s):
// \cs|lines|Add0~10_cout  = CARRY(( \cs|lines|absx[7]~0_combout  ) + ( (!\cs|lines|testy[8]~1_sumout  & ((!\cs|lines|Add1~5_sumout ))) # (\cs|lines|testy[8]~1_sumout  & (!\cs|lines|Add2~9_sumout )) ) + ( \cs|lines|Add0~14_cout  ))

	.dataa(gnd),
	.datab(!\cs|lines|testy[8]~1_sumout ),
	.datac(!\cs|lines|Add2~9_sumout ),
	.datad(!\cs|lines|absx[7]~0_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add1~5_sumout ),
	.datag(gnd),
	.cin(\cs|lines|Add0~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cs|lines|Add0~10_cout ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add0~10 .extended_lut = "off";
defparam \cs|lines|Add0~10 .lut_mask = 64'h000003CF000000FF;
defparam \cs|lines|Add0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N33
cyclonev_lcell_comb \cs|lines|Add0~6 (
// Equation(s):
// \cs|lines|Add0~6_cout  = CARRY(( (!\cs|lines|testy[8]~1_sumout ) # (!\cs|lines|Add2~5_sumout ) ) + ( (!\cs|lines|testx[9]~1_sumout  & ((\cs|lines|Add3~1_sumout ))) # (\cs|lines|testx[9]~1_sumout  & (\cs|lines|Add4~5_sumout )) ) + ( \cs|lines|Add0~10_cout  
// ))

	.dataa(!\cs|lines|testx[9]~1_sumout ),
	.datab(!\cs|lines|testy[8]~1_sumout ),
	.datac(!\cs|lines|Add4~5_sumout ),
	.datad(!\cs|lines|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add3~1_sumout ),
	.datag(gnd),
	.cin(\cs|lines|Add0~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cs|lines|Add0~6_cout ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add0~6 .extended_lut = "off";
defparam \cs|lines|Add0~6 .lut_mask = 64'h0000FA500000FFCC;
defparam \cs|lines|Add0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N36
cyclonev_lcell_comb \cs|lines|Add0~1 (
// Equation(s):
// \cs|lines|Add0~1_sumout  = SUM(( (\cs|lines|testx[9]~1_sumout  & \cs|lines|Add4~1_sumout ) ) + ( (!\cs|lines|testy[8]~1_sumout  & ((!\cs|lines|Add1~1_sumout ))) # (\cs|lines|testy[8]~1_sumout  & (!\cs|lines|Add2~1_sumout )) ) + ( \cs|lines|Add0~6_cout  ))

	.dataa(!\cs|lines|testx[9]~1_sumout ),
	.datab(!\cs|lines|testy[8]~1_sumout ),
	.datac(!\cs|lines|Add2~1_sumout ),
	.datad(!\cs|lines|Add4~1_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add1~1_sumout ),
	.datag(gnd),
	.cin(\cs|lines|Add0~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add0~1 .extended_lut = "off";
defparam \cs|lines|Add0~1 .lut_mask = 64'h000003CF00000055;
defparam \cs|lines|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N51
cyclonev_lcell_comb \cs|lines|tempx0[0]~7 (
// Equation(s):
// \cs|lines|tempx0[0]~7_combout  = ( \cs|lines|Add0~1_sumout  & ( \cs|WideOr0~0_combout  ) ) # ( !\cs|lines|Add0~1_sumout  & ( \cs|lines|tempx0[0]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr0~0_combout ),
	.datad(!\cs|lines|tempx0[0]~6_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx0[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx0[0]~7 .extended_lut = "off";
defparam \cs|lines|tempx0[0]~7 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cs|lines|tempx0[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N12
cyclonev_lcell_comb \cs|lines|always1~0 (
// Equation(s):
// \cs|lines|always1~0_combout  = ( \cs|nextstate~q  ) # ( !\cs|nextstate~q  & ( !\KEY[2]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|nextstate~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|always1~0 .extended_lut = "off";
defparam \cs|lines|always1~0 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \cs|lines|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N51
cyclonev_lcell_comb \cs|lines|tempx1[7]~9 (
// Equation(s):
// \cs|lines|tempx1[7]~9_combout  = (!\cs|lines|testx[9]~1_sumout  & ((\cs|WideOr5~0_combout ))) # (\cs|lines|testx[9]~1_sumout  & (\cs|WideOr0~0_combout ))

	.dataa(gnd),
	.datab(!\cs|lines|testx[9]~1_sumout ),
	.datac(!\cs|WideOr0~0_combout ),
	.datad(!\cs|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx1[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx1[7]~9 .extended_lut = "off";
defparam \cs|lines|tempx1[7]~9 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \cs|lines|tempx1[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N42
cyclonev_lcell_comb \cs|lines|tempx1[7]~10 (
// Equation(s):
// \cs|lines|tempx1[7]~10_combout  = ( \cs|lines|tempx1[7]~9_combout  & ( (!\cs|lines|Add0~1_sumout ) # (\cs|WideOr7~0_combout ) ) ) # ( !\cs|lines|tempx1[7]~9_combout  & ( (\cs|lines|Add0~1_sumout  & \cs|WideOr7~0_combout ) ) )

	.dataa(!\cs|lines|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\cs|WideOr7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|tempx1[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx1[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx1[7]~10 .extended_lut = "off";
defparam \cs|lines|tempx1[7]~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cs|lines|tempx1[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N51
cyclonev_lcell_comb \cs|lines|tempx1[8]~2 (
// Equation(s):
// \cs|lines|tempx1[8]~2_combout  = ( \cs|x0[2]~1_combout  & ( \cs|lines|testx[9]~1_sumout  ) ) # ( \cs|x0[2]~1_combout  & ( !\cs|lines|testx[9]~1_sumout  & ( \cs|WideOr4~0_combout  ) ) ) # ( !\cs|x0[2]~1_combout  & ( !\cs|lines|testx[9]~1_sumout  & ( 
// \cs|WideOr4~0_combout  ) ) )

	.dataa(!\cs|WideOr4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cs|x0[2]~1_combout ),
	.dataf(!\cs|lines|testx[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx1[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx1[8]~2 .extended_lut = "off";
defparam \cs|lines|tempx1[8]~2 .lut_mask = 64'h555555550000FFFF;
defparam \cs|lines|tempx1[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N42
cyclonev_lcell_comb \cs|lines|tempx1[8]~3 (
// Equation(s):
// \cs|lines|tempx1[8]~3_combout  = ( \cs|lines|tempx1[8]~2_combout  & ( (!\cs|lines|Add0~1_sumout ) # (\cs|WideOr10~0_combout ) ) ) # ( !\cs|lines|tempx1[8]~2_combout  & ( (\cs|lines|Add0~1_sumout  & \cs|WideOr10~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cs|lines|Add0~1_sumout ),
	.datac(!\cs|WideOr10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|tempx1[8]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx1[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx1[8]~3 .extended_lut = "off";
defparam \cs|lines|tempx1[8]~3 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cs|lines|tempx1[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N51
cyclonev_lcell_comb \cs|lines|LessThan0~3 (
// Equation(s):
// \cs|lines|LessThan0~3_combout  = ( \cs|lines|tempx1[8]~3_combout  & ( (\cs|lines|xil [8] & (!\cs|lines|xil [7] $ (!\cs|lines|tempx1[7]~10_combout ))) ) ) # ( !\cs|lines|tempx1[8]~3_combout  & ( (!\cs|lines|xil [8] & (!\cs|lines|xil [7] $ 
// (!\cs|lines|tempx1[7]~10_combout ))) ) )

	.dataa(!\cs|lines|xil [8]),
	.datab(gnd),
	.datac(!\cs|lines|xil [7]),
	.datad(!\cs|lines|tempx1[7]~10_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempx1[8]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|LessThan0~3 .extended_lut = "off";
defparam \cs|lines|LessThan0~3 .lut_mask = 64'h0AA00AA005500550;
defparam \cs|lines|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N3
cyclonev_lcell_comb \cs|lines|tempx1[6]~4 (
// Equation(s):
// \cs|lines|tempx1[6]~4_combout  = ( \cs|x0[1]~0_combout  & ( (\cs|WideOr6~0_combout ) # (\cs|lines|testx[9]~1_sumout ) ) ) # ( !\cs|x0[1]~0_combout  & ( (!\cs|lines|testx[9]~1_sumout  & \cs|WideOr6~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cs|lines|testx[9]~1_sumout ),
	.datac(!\cs|WideOr6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|x0[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx1[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx1[6]~4 .extended_lut = "off";
defparam \cs|lines|tempx1[6]~4 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \cs|lines|tempx1[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N45
cyclonev_lcell_comb \cs|lines|tempx1[6]~5 (
// Equation(s):
// \cs|lines|tempx1[6]~5_combout  = ( \cs|lines|tempx1[6]~4_combout  & ( (!\cs|lines|Add0~1_sumout ) # (\cs|WideOr11~0_combout ) ) ) # ( !\cs|lines|tempx1[6]~4_combout  & ( (\cs|WideOr11~0_combout  & \cs|lines|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr11~0_combout ),
	.datad(!\cs|lines|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempx1[6]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx1[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx1[6]~5 .extended_lut = "off";
defparam \cs|lines|tempx1[6]~5 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cs|lines|tempx1[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N18
cyclonev_lcell_comb \cs|lines|tempx1[5]~8 (
// Equation(s):
// \cs|lines|tempx1[5]~8_combout  = ( \cs|lines|testx[9]~1_sumout  & ( (!\cs|lines|Add0~1_sumout  & (\cs|WideOr0~0_combout )) # (\cs|lines|Add0~1_sumout  & ((\cs|WideOr7~0_combout ))) ) ) # ( !\cs|lines|testx[9]~1_sumout  & ( \cs|WideOr7~0_combout  ) )

	.dataa(gnd),
	.datab(!\cs|WideOr0~0_combout ),
	.datac(!\cs|WideOr7~0_combout ),
	.datad(!\cs|lines|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|testx[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx1[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx1[5]~8 .extended_lut = "off";
defparam \cs|lines|tempx1[5]~8 .lut_mask = 64'h0F0F0F0F330F330F;
defparam \cs|lines|tempx1[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N39
cyclonev_lcell_comb \cs|lines|LessThan0~1 (
// Equation(s):
// \cs|lines|LessThan0~1_combout  = ( \cs|lines|tempx1[5]~8_combout  & ( (\cs|lines|xil [5] & (!\cs|lines|xil [4] & (!\cs|lines|tempx1[6]~5_combout  $ (!\cs|lines|xil [6])))) ) ) # ( !\cs|lines|tempx1[5]~8_combout  & ( (!\cs|lines|xil [5] & (!\cs|lines|xil 
// [4] & (!\cs|lines|tempx1[6]~5_combout  $ (!\cs|lines|xil [6])))) ) )

	.dataa(!\cs|lines|xil [5]),
	.datab(!\cs|lines|xil [4]),
	.datac(!\cs|lines|tempx1[6]~5_combout ),
	.datad(!\cs|lines|xil [6]),
	.datae(gnd),
	.dataf(!\cs|lines|tempx1[5]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|LessThan0~1 .extended_lut = "off";
defparam \cs|lines|LessThan0~1 .lut_mask = 64'h0880088004400440;
defparam \cs|lines|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N57
cyclonev_lcell_comb \cs|lines|tempx1[0]~6 (
// Equation(s):
// \cs|lines|tempx1[0]~6_combout  = ( \cs|WideOr9~0_combout  & ( (!\cs|lines|testx[9]~1_sumout ) # (\cs|WideOr1~0_combout ) ) ) # ( !\cs|WideOr9~0_combout  & ( (\cs|lines|testx[9]~1_sumout  & \cs|WideOr1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|testx[9]~1_sumout ),
	.datad(!\cs|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\cs|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx1[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx1[0]~6 .extended_lut = "off";
defparam \cs|lines|tempx1[0]~6 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cs|lines|tempx1[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N42
cyclonev_lcell_comb \cs|lines|tempx1[0]~7 (
// Equation(s):
// \cs|lines|tempx1[0]~7_combout  = ( \cs|lines|Add0~1_sumout  & ( \cs|y1[0]~0_combout  ) ) # ( !\cs|lines|Add0~1_sumout  & ( \cs|y1[0]~0_combout  & ( \cs|lines|tempx1[0]~6_combout  ) ) ) # ( !\cs|lines|Add0~1_sumout  & ( !\cs|y1[0]~0_combout  & ( 
// \cs|lines|tempx1[0]~6_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|tempx1[0]~6_combout ),
	.datad(gnd),
	.datae(!\cs|lines|Add0~1_sumout ),
	.dataf(!\cs|y1[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx1[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx1[0]~7 .extended_lut = "off";
defparam \cs|lines|tempx1[0]~7 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \cs|lines|tempx1[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N3
cyclonev_lcell_comb \cs|lines|LessThan0~0 (
// Equation(s):
// \cs|lines|LessThan0~0_combout  = ( \cs|lines|tempx1[6]~5_combout  & ( \cs|lines|tempx1[8]~3_combout  & ( (!\cs|lines|xil [2]) # ((!\cs|lines|xil [1]) # ((!\cs|lines|xil [0] & \cs|lines|tempx1[0]~7_combout ))) ) ) ) # ( !\cs|lines|tempx1[6]~5_combout  & ( 
// \cs|lines|tempx1[8]~3_combout  & ( (!\cs|lines|xil [2]) # ((!\cs|lines|xil [0] & (\cs|lines|tempx1[0]~7_combout  & !\cs|lines|xil [1]))) ) ) ) # ( \cs|lines|tempx1[6]~5_combout  & ( !\cs|lines|tempx1[8]~3_combout  & ( (!\cs|lines|xil [2] & 
// ((!\cs|lines|xil [1]) # ((!\cs|lines|xil [0] & \cs|lines|tempx1[0]~7_combout )))) ) ) ) # ( !\cs|lines|tempx1[6]~5_combout  & ( !\cs|lines|tempx1[8]~3_combout  & ( (!\cs|lines|xil [2] & (!\cs|lines|xil [0] & (\cs|lines|tempx1[0]~7_combout  & 
// !\cs|lines|xil [1]))) ) ) )

	.dataa(!\cs|lines|xil [2]),
	.datab(!\cs|lines|xil [0]),
	.datac(!\cs|lines|tempx1[0]~7_combout ),
	.datad(!\cs|lines|xil [1]),
	.datae(!\cs|lines|tempx1[6]~5_combout ),
	.dataf(!\cs|lines|tempx1[8]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|LessThan0~0 .extended_lut = "off";
defparam \cs|lines|LessThan0~0 .lut_mask = 64'h0800AA08AEAAFFAE;
defparam \cs|lines|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N57
cyclonev_lcell_comb \cs|lines|tempx1[3]~0 (
// Equation(s):
// \cs|lines|tempx1[3]~0_combout  = ( \cs|lines|testx[9]~1_sumout  & ( \cs|x0[1]~0_combout  ) ) # ( !\cs|lines|testx[9]~1_sumout  & ( \cs|WideOr8~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|x0[1]~0_combout ),
	.datad(!\cs|WideOr8~0_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|testx[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx1[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx1[3]~0 .extended_lut = "off";
defparam \cs|lines|tempx1[3]~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cs|lines|tempx1[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N12
cyclonev_lcell_comb \cs|lines|tempx1[3]~1 (
// Equation(s):
// \cs|lines|tempx1[3]~1_combout  = (!\cs|lines|Add0~1_sumout  & (\cs|lines|tempx1[3]~0_combout )) # (\cs|lines|Add0~1_sumout  & ((\cs|WideOr11~0_combout )))

	.dataa(!\cs|lines|tempx1[3]~0_combout ),
	.datab(!\cs|WideOr11~0_combout ),
	.datac(gnd),
	.datad(!\cs|lines|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx1[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx1[3]~1 .extended_lut = "off";
defparam \cs|lines|tempx1[3]~1 .lut_mask = 64'h5533553355335533;
defparam \cs|lines|tempx1[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N57
cyclonev_lcell_comb \cs|lines|LessThan0~2 (
// Equation(s):
// \cs|lines|LessThan0~2_combout  = ( \cs|lines|tempx1[5]~8_combout  & ( (!\cs|lines|xil [5] & ((!\cs|lines|tempx1[6]~5_combout ) # (!\cs|lines|xil [6]))) # (\cs|lines|xil [5] & (!\cs|lines|tempx1[6]~5_combout  & !\cs|lines|xil [6])) ) ) # ( 
// !\cs|lines|tempx1[5]~8_combout  & ( (!\cs|lines|tempx1[6]~5_combout  & !\cs|lines|xil [6]) ) )

	.dataa(!\cs|lines|xil [5]),
	.datab(gnd),
	.datac(!\cs|lines|tempx1[6]~5_combout ),
	.datad(!\cs|lines|xil [6]),
	.datae(gnd),
	.dataf(!\cs|lines|tempx1[5]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|LessThan0~2 .extended_lut = "off";
defparam \cs|lines|LessThan0~2 .lut_mask = 64'hF000F000FAA0FAA0;
defparam \cs|lines|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N30
cyclonev_lcell_comb \cs|lines|LessThan0~4 (
// Equation(s):
// \cs|lines|LessThan0~4_combout  = ( \cs|lines|LessThan0~2_combout  & ( \cs|lines|xil [3] & ( \cs|lines|LessThan0~3_combout  ) ) ) # ( !\cs|lines|LessThan0~2_combout  & ( \cs|lines|xil [3] & ( (\cs|lines|LessThan0~3_combout  & (\cs|lines|LessThan0~1_combout 
//  & (\cs|lines|LessThan0~0_combout  & !\cs|lines|tempx1[3]~1_combout ))) ) ) ) # ( \cs|lines|LessThan0~2_combout  & ( !\cs|lines|xil [3] & ( \cs|lines|LessThan0~3_combout  ) ) ) # ( !\cs|lines|LessThan0~2_combout  & ( !\cs|lines|xil [3] & ( 
// (\cs|lines|LessThan0~3_combout  & (\cs|lines|LessThan0~1_combout  & ((!\cs|lines|tempx1[3]~1_combout ) # (\cs|lines|LessThan0~0_combout )))) ) ) )

	.dataa(!\cs|lines|LessThan0~3_combout ),
	.datab(!\cs|lines|LessThan0~1_combout ),
	.datac(!\cs|lines|LessThan0~0_combout ),
	.datad(!\cs|lines|tempx1[3]~1_combout ),
	.datae(!\cs|lines|LessThan0~2_combout ),
	.dataf(!\cs|lines|xil [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|LessThan0~4 .extended_lut = "off";
defparam \cs|lines|LessThan0~4 .lut_mask = 64'h1101555501005555;
defparam \cs|lines|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N6
cyclonev_lcell_comb \cs|lines|LessThan0~5 (
// Equation(s):
// \cs|lines|LessThan0~5_combout  = ( \cs|lines|xil [7] & ( (\cs|lines|tempx1[8]~3_combout  & !\cs|lines|xil [8]) ) ) # ( !\cs|lines|xil [7] & ( (!\cs|lines|tempx1[8]~3_combout  & (!\cs|lines|xil [8] & !\cs|lines|tempx1[7]~10_combout )) # 
// (\cs|lines|tempx1[8]~3_combout  & ((!\cs|lines|xil [8]) # (!\cs|lines|tempx1[7]~10_combout ))) ) )

	.dataa(gnd),
	.datab(!\cs|lines|tempx1[8]~3_combout ),
	.datac(!\cs|lines|xil [8]),
	.datad(!\cs|lines|tempx1[7]~10_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|xil [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|LessThan0~5 .extended_lut = "off";
defparam \cs|lines|LessThan0~5 .lut_mask = 64'hF330F33030303030;
defparam \cs|lines|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N27
cyclonev_lcell_comb \cs|lines|xil[4]~0 (
// Equation(s):
// \cs|lines|xil[4]~0_combout  = ( \cs|lines|LessThan0~5_combout  & ( (!\cs|lines|xil [9]) # ((!\KEY[2]~input_o ) # (\cs|nextstate~q )) ) ) # ( !\cs|lines|LessThan0~5_combout  & ( ((!\KEY[2]~input_o ) # ((!\cs|lines|xil [9] & \cs|lines|LessThan0~4_combout 
// ))) # (\cs|nextstate~q ) ) )

	.dataa(!\cs|lines|xil [9]),
	.datab(!\cs|nextstate~q ),
	.datac(!\cs|lines|LessThan0~4_combout ),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\cs|lines|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|xil[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|xil[4]~0 .extended_lut = "off";
defparam \cs|lines|xil[4]~0 .lut_mask = 64'hFF3BFF3BFFBBFFBB;
defparam \cs|lines|xil[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y60_N11
dffeas \cs|lines|xil[0] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|xil[0]~feeder_combout ),
	.asdata(\cs|lines|tempx0[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|xil [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|xil[0] .is_wysiwyg = "true";
defparam \cs|lines|xil[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N3
cyclonev_lcell_comb \cs|lines|Add12~13 (
// Equation(s):
// \cs|lines|Add12~13_sumout  = SUM(( \cs|lines|xil [1] ) + ( GND ) + ( \cs|lines|Add12~18  ))
// \cs|lines|Add12~14  = CARRY(( \cs|lines|xil [1] ) + ( GND ) + ( \cs|lines|Add12~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|xil [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add12~13_sumout ),
	.cout(\cs|lines|Add12~14 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add12~13 .extended_lut = "off";
defparam \cs|lines|Add12~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cs|lines|Add12~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N24
cyclonev_lcell_comb \cs|lines|xil[1]~feeder (
// Equation(s):
// \cs|lines|xil[1]~feeder_combout  = ( \cs|lines|Add12~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|Add12~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|xil[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|xil[1]~feeder .extended_lut = "off";
defparam \cs|lines|xil[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|xil[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N54
cyclonev_lcell_comb \cs|lines|tempx0[6]~4 (
// Equation(s):
// \cs|lines|tempx0[6]~4_combout  = ( \cs|x0[1]~0_combout  & ( (!\cs|lines|testx[9]~1_sumout ) # (\cs|WideOr6~0_combout ) ) ) # ( !\cs|x0[1]~0_combout  & ( (\cs|lines|testx[9]~1_sumout  & \cs|WideOr6~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cs|lines|testx[9]~1_sumout ),
	.datac(gnd),
	.datad(!\cs|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(!\cs|x0[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx0[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx0[6]~4 .extended_lut = "off";
defparam \cs|lines|tempx0[6]~4 .lut_mask = 64'h00330033CCFFCCFF;
defparam \cs|lines|tempx0[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N0
cyclonev_lcell_comb \cs|lines|tempx0[6]~5 (
// Equation(s):
// \cs|lines|tempx0[6]~5_combout  = (!\cs|lines|Add0~1_sumout  & (!\cs|lines|tempx0[6]~4_combout )) # (\cs|lines|Add0~1_sumout  & ((\cs|WideOr3~0_combout )))

	.dataa(!\cs|lines|tempx0[6]~4_combout ),
	.datab(gnd),
	.datac(!\cs|WideOr3~0_combout ),
	.datad(!\cs|lines|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx0[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx0[6]~5 .extended_lut = "off";
defparam \cs|lines|tempx0[6]~5 .lut_mask = 64'hAA0FAA0FAA0FAA0F;
defparam \cs|lines|tempx0[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N48
cyclonev_lcell_comb \cs|lines|tempx0[6]~5_wirecell (
// Equation(s):
// \cs|lines|tempx0[6]~5_wirecell_combout  = !\cs|lines|tempx0[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|tempx0[6]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx0[6]~5_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx0[6]~5_wirecell .extended_lut = "off";
defparam \cs|lines|tempx0[6]~5_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \cs|lines|tempx0[6]~5_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y60_N26
dffeas \cs|lines|xil[1] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|xil[1]~feeder_combout ),
	.asdata(\cs|lines|tempx0[6]~5_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|xil [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|xil[1] .is_wysiwyg = "true";
defparam \cs|lines|xil[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N6
cyclonev_lcell_comb \cs|lines|Add12~9 (
// Equation(s):
// \cs|lines|Add12~9_sumout  = SUM(( \cs|lines|xil [2] ) + ( GND ) + ( \cs|lines|Add12~14  ))
// \cs|lines|Add12~10  = CARRY(( \cs|lines|xil [2] ) + ( GND ) + ( \cs|lines|Add12~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|xil [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add12~9_sumout ),
	.cout(\cs|lines|Add12~10 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add12~9 .extended_lut = "off";
defparam \cs|lines|Add12~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cs|lines|Add12~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N21
cyclonev_lcell_comb \cs|lines|xil[2]~feeder (
// Equation(s):
// \cs|lines|xil[2]~feeder_combout  = \cs|lines|Add12~9_sumout 

	.dataa(!\cs|lines|Add12~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|xil[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|xil[2]~feeder .extended_lut = "off";
defparam \cs|lines|xil[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \cs|lines|xil[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N9
cyclonev_lcell_comb \cs|lines|tempx0[8]~2 (
// Equation(s):
// \cs|lines|tempx0[8]~2_combout  = ( \cs|lines|testx[9]~1_sumout  & ( \cs|WideOr4~0_combout  ) ) # ( !\cs|lines|testx[9]~1_sumout  & ( \cs|x0[2]~1_combout  ) )

	.dataa(!\cs|WideOr4~0_combout ),
	.datab(gnd),
	.datac(!\cs|x0[2]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|testx[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx0[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx0[8]~2 .extended_lut = "off";
defparam \cs|lines|tempx0[8]~2 .lut_mask = 64'h0F0F0F0F55555555;
defparam \cs|lines|tempx0[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N48
cyclonev_lcell_comb \cs|lines|tempx0[8]~3 (
// Equation(s):
// \cs|lines|tempx0[8]~3_combout  = ( !\cs|lines|Add0~1_sumout  & ( \cs|lines|tempx0[8]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cs|lines|Add0~1_sumout ),
	.dataf(!\cs|lines|tempx0[8]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx0[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx0[8]~3 .extended_lut = "off";
defparam \cs|lines|tempx0[8]~3 .lut_mask = 64'h00000000FFFF0000;
defparam \cs|lines|tempx0[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y60_N23
dffeas \cs|lines|xil[2] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|xil[2]~feeder_combout ),
	.asdata(\cs|lines|tempx0[8]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|xil [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|xil[2] .is_wysiwyg = "true";
defparam \cs|lines|xil[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N9
cyclonev_lcell_comb \cs|lines|Add12~5 (
// Equation(s):
// \cs|lines|Add12~5_sumout  = SUM(( \cs|lines|xil [3] ) + ( GND ) + ( \cs|lines|Add12~10  ))
// \cs|lines|Add12~6  = CARRY(( \cs|lines|xil [3] ) + ( GND ) + ( \cs|lines|Add12~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|lines|xil [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add12~5_sumout ),
	.cout(\cs|lines|Add12~6 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add12~5 .extended_lut = "off";
defparam \cs|lines|Add12~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|lines|Add12~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N15
cyclonev_lcell_comb \cs|lines|xil[3]~feeder (
// Equation(s):
// \cs|lines|xil[3]~feeder_combout  = ( \cs|lines|Add12~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|Add12~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|xil[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|xil[3]~feeder .extended_lut = "off";
defparam \cs|lines|xil[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|xil[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N39
cyclonev_lcell_comb \cs|lines|tempx0[3]~0 (
// Equation(s):
// \cs|lines|tempx0[3]~0_combout  = ( \cs|WideOr8~0_combout  & ( (\cs|x0[1]~0_combout ) # (\cs|lines|testx[9]~1_sumout ) ) ) # ( !\cs|WideOr8~0_combout  & ( (!\cs|lines|testx[9]~1_sumout  & \cs|x0[1]~0_combout ) ) )

	.dataa(!\cs|lines|testx[9]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|x0[1]~0_combout ),
	.datae(gnd),
	.dataf(!\cs|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx0[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx0[3]~0 .extended_lut = "off";
defparam \cs|lines|tempx0[3]~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \cs|lines|tempx0[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N6
cyclonev_lcell_comb \cs|lines|tempx0[3]~1 (
// Equation(s):
// \cs|lines|tempx0[3]~1_combout  = ( \cs|lines|tempx0[3]~0_combout  & ( (!\cs|y0~0_combout  & \cs|lines|Add0~1_sumout ) ) ) # ( !\cs|lines|tempx0[3]~0_combout  & ( (!\cs|y0~0_combout ) # (!\cs|lines|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\cs|y0~0_combout ),
	.datac(gnd),
	.datad(!\cs|lines|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempx0[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx0[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx0[3]~1 .extended_lut = "off";
defparam \cs|lines|tempx0[3]~1 .lut_mask = 64'hFFCCFFCC00CC00CC;
defparam \cs|lines|tempx0[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y60_N17
dffeas \cs|lines|xil[3] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|xil[3]~feeder_combout ),
	.asdata(\cs|lines|tempx0[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|xil [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|xil[3] .is_wysiwyg = "true";
defparam \cs|lines|xil[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N12
cyclonev_lcell_comb \cs|lines|Add12~29 (
// Equation(s):
// \cs|lines|Add12~29_sumout  = SUM(( \cs|lines|xil [4] ) + ( GND ) + ( \cs|lines|Add12~6  ))
// \cs|lines|Add12~30  = CARRY(( \cs|lines|xil [4] ) + ( GND ) + ( \cs|lines|Add12~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|xil [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add12~29_sumout ),
	.cout(\cs|lines|Add12~30 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add12~29 .extended_lut = "off";
defparam \cs|lines|Add12~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cs|lines|Add12~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y62_N17
dffeas \cs|lines|xil[4] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|xil[4]~feeder_combout ),
	.asdata(\cs|lines|Add12~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|xil [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|xil[4] .is_wysiwyg = "true";
defparam \cs|lines|xil[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N15
cyclonev_lcell_comb \cs|lines|Add12~25 (
// Equation(s):
// \cs|lines|Add12~25_sumout  = SUM(( \cs|lines|xil [5] ) + ( GND ) + ( \cs|lines|Add12~30  ))
// \cs|lines|Add12~26  = CARRY(( \cs|lines|xil [5] ) + ( GND ) + ( \cs|lines|Add12~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|xil [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add12~25_sumout ),
	.cout(\cs|lines|Add12~26 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add12~25 .extended_lut = "off";
defparam \cs|lines|Add12~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cs|lines|Add12~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N54
cyclonev_lcell_comb \cs|lines|xil[5]~feeder (
// Equation(s):
// \cs|lines|xil[5]~feeder_combout  = ( \cs|lines|Add12~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|Add12~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|xil[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|xil[5]~feeder .extended_lut = "off";
defparam \cs|lines|xil[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|xil[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N54
cyclonev_lcell_comb \cs|lines|tempx0[5]~8 (
// Equation(s):
// \cs|lines|tempx0[5]~8_combout  = ( \cs|lines|Add0~1_sumout  & ( \cs|WideOr0~0_combout  ) ) # ( !\cs|lines|Add0~1_sumout  & ( (!\cs|lines|testx[9]~1_sumout  & (\cs|WideOr0~0_combout )) # (\cs|lines|testx[9]~1_sumout  & ((\cs|WideOr7~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\cs|WideOr0~0_combout ),
	.datac(!\cs|WideOr7~0_combout ),
	.datad(!\cs|lines|testx[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx0[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx0[5]~8 .extended_lut = "off";
defparam \cs|lines|tempx0[5]~8 .lut_mask = 64'h330F330F33333333;
defparam \cs|lines|tempx0[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y60_N56
dffeas \cs|lines|xil[5] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|xil[5]~feeder_combout ),
	.asdata(\cs|lines|tempx0[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|xil [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|xil[5] .is_wysiwyg = "true";
defparam \cs|lines|xil[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N18
cyclonev_lcell_comb \cs|lines|Add12~21 (
// Equation(s):
// \cs|lines|Add12~21_sumout  = SUM(( \cs|lines|xil [6] ) + ( GND ) + ( \cs|lines|Add12~26  ))
// \cs|lines|Add12~22  = CARRY(( \cs|lines|xil [6] ) + ( GND ) + ( \cs|lines|Add12~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|lines|xil [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add12~21_sumout ),
	.cout(\cs|lines|Add12~22 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add12~21 .extended_lut = "off";
defparam \cs|lines|Add12~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|lines|Add12~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N36
cyclonev_lcell_comb \cs|lines|xil[6]~feeder (
// Equation(s):
// \cs|lines|xil[6]~feeder_combout  = ( \cs|lines|Add12~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|Add12~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|xil[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|xil[6]~feeder .extended_lut = "off";
defparam \cs|lines|xil[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|xil[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y60_N38
dffeas \cs|lines|xil[6] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|xil[6]~feeder_combout ),
	.asdata(\cs|lines|tempx0[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|xil [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|xil[6] .is_wysiwyg = "true";
defparam \cs|lines|xil[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N21
cyclonev_lcell_comb \cs|lines|Add12~37 (
// Equation(s):
// \cs|lines|Add12~37_sumout  = SUM(( \cs|lines|xil [7] ) + ( GND ) + ( \cs|lines|Add12~22  ))
// \cs|lines|Add12~38  = CARRY(( \cs|lines|xil [7] ) + ( GND ) + ( \cs|lines|Add12~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|xil [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add12~37_sumout ),
	.cout(\cs|lines|Add12~38 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add12~37 .extended_lut = "off";
defparam \cs|lines|Add12~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cs|lines|Add12~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N42
cyclonev_lcell_comb \cs|lines|xil[7]~feeder (
// Equation(s):
// \cs|lines|xil[7]~feeder_combout  = ( \cs|lines|Add12~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|Add12~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|xil[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|xil[7]~feeder .extended_lut = "off";
defparam \cs|lines|xil[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|xil[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N42
cyclonev_lcell_comb \cs|lines|tempx0[7]~9 (
// Equation(s):
// \cs|lines|tempx0[7]~9_combout  = ( \cs|WideOr5~0_combout  & ( (\cs|lines|testx[9]~1_sumout ) # (\cs|WideOr0~0_combout ) ) ) # ( !\cs|WideOr5~0_combout  & ( (\cs|WideOr0~0_combout  & !\cs|lines|testx[9]~1_sumout ) ) )

	.dataa(!\cs|WideOr0~0_combout ),
	.datab(gnd),
	.datac(!\cs|lines|testx[9]~1_sumout ),
	.datad(gnd),
	.datae(!\cs|WideOr5~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx0[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx0[7]~9 .extended_lut = "off";
defparam \cs|lines|tempx0[7]~9 .lut_mask = 64'h50505F5F50505F5F;
defparam \cs|lines|tempx0[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N45
cyclonev_lcell_comb \cs|lines|tempx0[7]~10 (
// Equation(s):
// \cs|lines|tempx0[7]~10_combout  = ( \cs|lines|tempx0[7]~9_combout  & ( (\cs|WideOr2~0_combout  & \cs|lines|Add0~1_sumout ) ) ) # ( !\cs|lines|tempx0[7]~9_combout  & ( (!\cs|lines|Add0~1_sumout ) # (\cs|WideOr2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr2~0_combout ),
	.datad(!\cs|lines|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempx0[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempx0[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempx0[7]~10 .extended_lut = "off";
defparam \cs|lines|tempx0[7]~10 .lut_mask = 64'hFF0FFF0F000F000F;
defparam \cs|lines|tempx0[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y60_N44
dffeas \cs|lines|xil[7] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|xil[7]~feeder_combout ),
	.asdata(\cs|lines|tempx0[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|xil [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|xil[7] .is_wysiwyg = "true";
defparam \cs|lines|xil[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N24
cyclonev_lcell_comb \cs|lines|Add12~33 (
// Equation(s):
// \cs|lines|Add12~33_sumout  = SUM(( \cs|lines|xil [8] ) + ( GND ) + ( \cs|lines|Add12~38  ))
// \cs|lines|Add12~34  = CARRY(( \cs|lines|xil [8] ) + ( GND ) + ( \cs|lines|Add12~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|lines|xil [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add12~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add12~33_sumout ),
	.cout(\cs|lines|Add12~34 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add12~33 .extended_lut = "off";
defparam \cs|lines|Add12~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|lines|Add12~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N48
cyclonev_lcell_comb \cs|lines|xil[8]~feeder (
// Equation(s):
// \cs|lines|xil[8]~feeder_combout  = ( \cs|lines|Add12~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|Add12~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|xil[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|xil[8]~feeder .extended_lut = "off";
defparam \cs|lines|xil[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|xil[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y60_N50
dffeas \cs|lines|xil[8] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|xil[8]~feeder_combout ),
	.asdata(\cs|lines|tempx0[8]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|xil [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|xil[8] .is_wysiwyg = "true";
defparam \cs|lines|xil[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N27
cyclonev_lcell_comb \cs|lines|Add12~1 (
// Equation(s):
// \cs|lines|Add12~1_sumout  = SUM(( \cs|lines|xil [9] ) + ( GND ) + ( \cs|lines|Add12~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|xil [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add12~1 .extended_lut = "off";
defparam \cs|lines|Add12~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cs|lines|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N32
dffeas \cs|lines|xil[9] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|xil[9]~feeder_combout ),
	.asdata(\cs|lines|Add12~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|xil [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|xil[9] .is_wysiwyg = "true";
defparam \cs|lines|xil[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N57
cyclonev_lcell_comb \cs|lines|write_done~0 (
// Equation(s):
// \cs|lines|write_done~0_combout  = ( \cs|lines|LessThan0~4_combout  & ( \cs|lines|LessThan0~5_combout  & ( (!\cs|lines|xil [9] & ((\cs|lines|write_done~q ))) # (\cs|lines|xil [9] & (!\cs|cl|cleared~q )) ) ) ) # ( !\cs|lines|LessThan0~4_combout  & ( 
// \cs|lines|LessThan0~5_combout  & ( (!\cs|lines|xil [9] & ((\cs|lines|write_done~q ))) # (\cs|lines|xil [9] & (!\cs|cl|cleared~q )) ) ) ) # ( \cs|lines|LessThan0~4_combout  & ( !\cs|lines|LessThan0~5_combout  & ( (!\cs|lines|xil [9] & 
// ((\cs|lines|write_done~q ))) # (\cs|lines|xil [9] & (!\cs|cl|cleared~q )) ) ) ) # ( !\cs|lines|LessThan0~4_combout  & ( !\cs|lines|LessThan0~5_combout  & ( !\cs|cl|cleared~q  ) ) )

	.dataa(!\cs|lines|xil [9]),
	.datab(!\cs|cl|cleared~q ),
	.datac(!\cs|lines|write_done~q ),
	.datad(gnd),
	.datae(!\cs|lines|LessThan0~4_combout ),
	.dataf(!\cs|lines|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|write_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|write_done~0 .extended_lut = "off";
defparam \cs|lines|write_done~0 .lut_mask = 64'hCCCC4E4E4E4E4E4E;
defparam \cs|lines|write_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y63_N44
dffeas \cs|lines|write_done (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|write_done~feeder_combout ),
	.asdata(\cs|lines|write_done~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|write_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|write_done .is_wysiwyg = "true";
defparam \cs|lines|write_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N18
cyclonev_lcell_comb \cs|lines|y[8]~feeder (
// Equation(s):
// \cs|lines|y[8]~feeder_combout  = \cs|lines|xil [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|xil [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|y[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|y[8]~feeder .extended_lut = "off";
defparam \cs|lines|y[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cs|lines|y[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N3
cyclonev_lcell_comb \cs|lines|tempy0[7]~6 (
// Equation(s):
// \cs|lines|tempy0[7]~6_combout  = ( \cs|lines|Add0~1_sumout  & ( !\cs|WideOr0~0_combout  ) ) # ( !\cs|lines|Add0~1_sumout  & ( (!\cs|lines|testx[9]~1_sumout  & ((\cs|WideOr2~0_combout ))) # (\cs|lines|testx[9]~1_sumout  & (!\cs|WideOr7~0_combout )) ) )

	.dataa(!\cs|WideOr0~0_combout ),
	.datab(!\cs|lines|testx[9]~1_sumout ),
	.datac(!\cs|WideOr7~0_combout ),
	.datad(!\cs|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempy0[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempy0[7]~6 .extended_lut = "off";
defparam \cs|lines|tempy0[7]~6 .lut_mask = 64'h30FC30FCAAAAAAAA;
defparam \cs|lines|tempy0[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N12
cyclonev_lcell_comb \cs|lines|tempy1[7]~1 (
// Equation(s):
// \cs|lines|tempy1[7]~1_combout  = ( \cs|WideOr7~0_combout  & ( (\cs|lines|testx[9]~1_sumout  & \cs|WideOr2~0_combout ) ) ) # ( !\cs|WideOr7~0_combout  & ( (!\cs|lines|testx[9]~1_sumout ) # (\cs|WideOr2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|testx[9]~1_sumout ),
	.datad(!\cs|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\cs|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempy1[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempy1[7]~1 .extended_lut = "off";
defparam \cs|lines|tempy1[7]~1 .lut_mask = 64'hF0FFF0FF000F000F;
defparam \cs|lines|tempy1[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N54
cyclonev_lcell_comb \cs|lines|tempy0[6]~2 (
// Equation(s):
// \cs|lines|tempy0[6]~2_combout  = ( \cs|lines|Add0~1_sumout  & ( !\cs|x0[1]~0_combout  ) ) # ( !\cs|lines|Add0~1_sumout  & ( (!\cs|lines|testx[9]~1_sumout  & (\cs|WideOr3~0_combout )) # (\cs|lines|testx[9]~1_sumout  & ((!\cs|WideOr11~0_combout ))) ) )

	.dataa(!\cs|lines|testx[9]~1_sumout ),
	.datab(!\cs|x0[1]~0_combout ),
	.datac(!\cs|WideOr3~0_combout ),
	.datad(!\cs|WideOr11~0_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempy0[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempy0[6]~2 .extended_lut = "off";
defparam \cs|lines|tempy0[6]~2 .lut_mask = 64'h5F0A5F0ACCCCCCCC;
defparam \cs|lines|tempy0[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N9
cyclonev_lcell_comb \cs|lines|tempy1[6]~0 (
// Equation(s):
// \cs|lines|tempy1[6]~0_combout  = ( \cs|lines|testx[9]~1_sumout  & ( \cs|WideOr3~0_combout  ) ) # ( !\cs|lines|testx[9]~1_sumout  & ( !\cs|WideOr11~0_combout  ) )

	.dataa(!\cs|WideOr11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|testx[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempy1[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempy1[6]~0 .extended_lut = "off";
defparam \cs|lines|tempy1[6]~0 .lut_mask = 64'hAAAAAAAA00FF00FF;
defparam \cs|lines|tempy1[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N0
cyclonev_lcell_comb \cs|lines|tempy0[3]~4 (
// Equation(s):
// \cs|lines|tempy0[3]~4_combout  = ( \cs|lines|testx[9]~1_sumout  & ( \cs|WideOr11~0_combout  ) ) # ( !\cs|lines|testx[9]~1_sumout  & ( \cs|y0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|y0~0_combout ),
	.datad(!\cs|WideOr11~0_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|testx[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempy0[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempy0[3]~4 .extended_lut = "off";
defparam \cs|lines|tempy0[3]~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cs|lines|tempy0[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N6
cyclonev_lcell_comb \cs|lines|tempy1[3]~2 (
// Equation(s):
// \cs|lines|tempy1[3]~2_combout  = ( \cs|lines|testx[9]~1_sumout  & ( \cs|y0~0_combout  ) ) # ( !\cs|lines|testx[9]~1_sumout  & ( \cs|WideOr11~0_combout  ) )

	.dataa(!\cs|WideOr11~0_combout ),
	.datab(gnd),
	.datac(!\cs|y0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|testx[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempy1[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempy1[3]~2 .extended_lut = "off";
defparam \cs|lines|tempy1[3]~2 .lut_mask = 64'h555555550F0F0F0F;
defparam \cs|lines|tempy1[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N57
cyclonev_lcell_comb \cs|lines|tempy0[0]~0 (
// Equation(s):
// \cs|lines|tempy0[0]~0_combout  = ( \cs|lines|testx[9]~1_sumout  & ( \cs|y1[0]~0_combout  ) ) # ( !\cs|lines|testx[9]~1_sumout  & ( \cs|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr0~0_combout ),
	.datad(!\cs|y1[0]~0_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|testx[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempy0[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempy0[0]~0 .extended_lut = "off";
defparam \cs|lines|tempy0[0]~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cs|lines|tempy0[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N15
cyclonev_lcell_comb \cs|lines|tempy1[0]~3 (
// Equation(s):
// \cs|lines|tempy1[0]~3_combout  = ( \cs|lines|testx[9]~1_sumout  & ( \cs|WideOr0~0_combout  ) ) # ( !\cs|lines|testx[9]~1_sumout  & ( \cs|y1[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|y1[0]~0_combout ),
	.datad(!\cs|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|testx[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempy1[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempy1[0]~3 .extended_lut = "off";
defparam \cs|lines|tempy1[0]~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cs|lines|tempy1[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N18
cyclonev_lcell_comb \cs|lines|Add6~42 (
// Equation(s):
// \cs|lines|Add6~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cs|lines|Add6~42_cout ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add6~42 .extended_lut = "off";
defparam \cs|lines|Add6~42 .lut_mask = 64'h000000000000FFFF;
defparam \cs|lines|Add6~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N21
cyclonev_lcell_comb \cs|lines|Add6~37 (
// Equation(s):
// \cs|lines|Add6~37_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempy0[0]~0_combout ))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr1~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempy1[0]~3_combout ))) # (\cs|lines|Add0~1_sumout  
// & (\cs|WideOr9~0_combout )) ) + ( \cs|lines|Add6~42_cout  ))
// \cs|lines|Add6~38  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempy0[0]~0_combout ))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr1~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempy1[0]~3_combout ))) # (\cs|lines|Add0~1_sumout  & 
// (\cs|WideOr9~0_combout )) ) + ( \cs|lines|Add6~42_cout  ))

	.dataa(!\cs|lines|Add0~1_sumout ),
	.datab(!\cs|WideOr1~0_combout ),
	.datac(!\cs|WideOr9~0_combout ),
	.datad(!\cs|lines|tempy0[0]~0_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempy1[0]~3_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add6~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add6~37_sumout ),
	.cout(\cs|lines|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add6~37 .extended_lut = "off";
defparam \cs|lines|Add6~37 .lut_mask = 64'h0000FA500000EE44;
defparam \cs|lines|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N24
cyclonev_lcell_comb \cs|lines|Add6~9 (
// Equation(s):
// \cs|lines|Add6~9_sumout  = SUM(( \cs|lines|tempy0[6]~2_combout  ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempy1[6]~0_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr6~0_combout )) ) + ( \cs|lines|Add6~38  ))
// \cs|lines|Add6~10  = CARRY(( \cs|lines|tempy0[6]~2_combout  ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempy1[6]~0_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr6~0_combout )) ) + ( \cs|lines|Add6~38  ))

	.dataa(!\cs|lines|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\cs|WideOr6~0_combout ),
	.datad(!\cs|lines|tempy0[6]~2_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempy1[6]~0_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add6~9_sumout ),
	.cout(\cs|lines|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add6~9 .extended_lut = "off";
defparam \cs|lines|Add6~9 .lut_mask = 64'h000050FA000000FF;
defparam \cs|lines|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N27
cyclonev_lcell_comb \cs|lines|Add6~33 (
// Equation(s):
// \cs|lines|Add6~33_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((!\cs|WideOr10~0_combout ) # ((!\cs|lines|testx[9]~1_sumout )))) # (\cs|lines|Add0~1_sumout  & (((!\cs|x0[2]~1_combout )))) ) + ( (!\cs|lines|Add0~1_sumout  & (\cs|WideOr10~0_combout  & 
// (!\cs|lines|testx[9]~1_sumout ))) # (\cs|lines|Add0~1_sumout  & (((\cs|WideOr4~0_combout )))) ) + ( \cs|lines|Add6~10  ))
// \cs|lines|Add6~34  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((!\cs|WideOr10~0_combout ) # ((!\cs|lines|testx[9]~1_sumout )))) # (\cs|lines|Add0~1_sumout  & (((!\cs|x0[2]~1_combout )))) ) + ( (!\cs|lines|Add0~1_sumout  & (\cs|WideOr10~0_combout  & 
// (!\cs|lines|testx[9]~1_sumout ))) # (\cs|lines|Add0~1_sumout  & (((\cs|WideOr4~0_combout )))) ) + ( \cs|lines|Add6~10  ))

	.dataa(!\cs|lines|Add0~1_sumout ),
	.datab(!\cs|WideOr10~0_combout ),
	.datac(!\cs|lines|testx[9]~1_sumout ),
	.datad(!\cs|x0[2]~1_combout ),
	.datae(gnd),
	.dataf(!\cs|WideOr4~0_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add6~33_sumout ),
	.cout(\cs|lines|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add6~33 .extended_lut = "off";
defparam \cs|lines|Add6~33 .lut_mask = 64'h0000DF8A0000FDA8;
defparam \cs|lines|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N30
cyclonev_lcell_comb \cs|lines|Add6~29 (
// Equation(s):
// \cs|lines|Add6~29_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempy0[3]~4_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|x0[1]~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempy1[3]~2_combout ))) # (\cs|lines|Add0~1_sumout  & 
// (!\cs|WideOr8~0_combout )) ) + ( \cs|lines|Add6~34  ))
// \cs|lines|Add6~30  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempy0[3]~4_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|x0[1]~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempy1[3]~2_combout ))) # (\cs|lines|Add0~1_sumout  & 
// (!\cs|WideOr8~0_combout )) ) + ( \cs|lines|Add6~34  ))

	.dataa(!\cs|WideOr8~0_combout ),
	.datab(!\cs|x0[1]~0_combout ),
	.datac(!\cs|lines|Add0~1_sumout ),
	.datad(!\cs|lines|tempy0[3]~4_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempy1[3]~2_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add6~29_sumout ),
	.cout(\cs|lines|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add6~29 .extended_lut = "off";
defparam \cs|lines|Add6~29 .lut_mask = 64'h000005F5000003F3;
defparam \cs|lines|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N33
cyclonev_lcell_comb \cs|lines|Add6~25 (
// Equation(s):
// \cs|lines|Add6~25_sumout  = SUM(( VCC ) + ( GND ) + ( \cs|lines|Add6~30  ))
// \cs|lines|Add6~26  = CARRY(( VCC ) + ( GND ) + ( \cs|lines|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add6~25_sumout ),
	.cout(\cs|lines|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add6~25 .extended_lut = "off";
defparam \cs|lines|Add6~25 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cs|lines|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N36
cyclonev_lcell_comb \cs|lines|Add6~5 (
// Equation(s):
// \cs|lines|Add6~5_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|testx[9]~1_sumout  & ((!\cs|WideOr0~0_combout ))) # (\cs|lines|testx[9]~1_sumout  & (!\cs|WideOr7~0_combout )))) # (\cs|lines|Add0~1_sumout  & (((!\cs|WideOr0~0_combout )))) ) + ( 
// (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|testx[9]~1_sumout  & (\cs|WideOr7~0_combout )) # (\cs|lines|testx[9]~1_sumout  & ((\cs|WideOr0~0_combout ))))) # (\cs|lines|Add0~1_sumout  & (((\cs|WideOr7~0_combout )))) ) + ( \cs|lines|Add6~26  ))
// \cs|lines|Add6~6  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|testx[9]~1_sumout  & ((!\cs|WideOr0~0_combout ))) # (\cs|lines|testx[9]~1_sumout  & (!\cs|WideOr7~0_combout )))) # (\cs|lines|Add0~1_sumout  & (((!\cs|WideOr0~0_combout )))) ) + ( 
// (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|testx[9]~1_sumout  & (\cs|WideOr7~0_combout )) # (\cs|lines|testx[9]~1_sumout  & ((\cs|WideOr0~0_combout ))))) # (\cs|lines|Add0~1_sumout  & (((\cs|WideOr7~0_combout )))) ) + ( \cs|lines|Add6~26  ))

	.dataa(!\cs|lines|Add0~1_sumout ),
	.datab(!\cs|lines|testx[9]~1_sumout ),
	.datac(!\cs|WideOr7~0_combout ),
	.datad(!\cs|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\cs|WideOr0~0_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add6~5_sumout ),
	.cout(\cs|lines|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add6~5 .extended_lut = "off";
defparam \cs|lines|Add6~5 .lut_mask = 64'h0000F2D00000FD20;
defparam \cs|lines|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N39
cyclonev_lcell_comb \cs|lines|Add6~21 (
// Equation(s):
// \cs|lines|Add6~21_sumout  = SUM(( !\cs|lines|tempy0[6]~2_combout  ) + ( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempy1[6]~0_combout ))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr6~0_combout )) ) + ( \cs|lines|Add6~6  ))
// \cs|lines|Add6~22  = CARRY(( !\cs|lines|tempy0[6]~2_combout  ) + ( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempy1[6]~0_combout ))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr6~0_combout )) ) + ( \cs|lines|Add6~6  ))

	.dataa(!\cs|lines|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\cs|WideOr6~0_combout ),
	.datad(!\cs|lines|tempy0[6]~2_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempy1[6]~0_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add6~21_sumout ),
	.cout(\cs|lines|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add6~21 .extended_lut = "off";
defparam \cs|lines|Add6~21 .lut_mask = 64'h0000AF050000FF00;
defparam \cs|lines|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N42
cyclonev_lcell_comb \cs|lines|Add6~17 (
// Equation(s):
// \cs|lines|Add6~17_sumout  = SUM(( !\cs|lines|tempy0[7]~6_combout  ) + ( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempy1[7]~1_combout ))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr5~0_combout )) ) + ( \cs|lines|Add6~22  ))
// \cs|lines|Add6~18  = CARRY(( !\cs|lines|tempy0[7]~6_combout  ) + ( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempy1[7]~1_combout ))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr5~0_combout )) ) + ( \cs|lines|Add6~22  ))

	.dataa(!\cs|lines|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\cs|WideOr5~0_combout ),
	.datad(!\cs|lines|tempy0[7]~6_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempy1[7]~1_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add6~17_sumout ),
	.cout(\cs|lines|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add6~17 .extended_lut = "off";
defparam \cs|lines|Add6~17 .lut_mask = 64'h0000AF050000FF00;
defparam \cs|lines|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N45
cyclonev_lcell_comb \cs|lines|Add6~13 (
// Equation(s):
// \cs|lines|Add6~13_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((!\cs|WideOr10~0_combout ) # ((!\cs|lines|testx[9]~1_sumout )))) # (\cs|lines|Add0~1_sumout  & (((!\cs|x0[2]~1_combout )))) ) + ( (!\cs|lines|Add0~1_sumout  & (\cs|WideOr10~0_combout  & 
// (!\cs|lines|testx[9]~1_sumout ))) # (\cs|lines|Add0~1_sumout  & (((\cs|WideOr4~0_combout )))) ) + ( \cs|lines|Add6~18  ))
// \cs|lines|Add6~14  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((!\cs|WideOr10~0_combout ) # ((!\cs|lines|testx[9]~1_sumout )))) # (\cs|lines|Add0~1_sumout  & (((!\cs|x0[2]~1_combout )))) ) + ( (!\cs|lines|Add0~1_sumout  & (\cs|WideOr10~0_combout  & 
// (!\cs|lines|testx[9]~1_sumout ))) # (\cs|lines|Add0~1_sumout  & (((\cs|WideOr4~0_combout )))) ) + ( \cs|lines|Add6~18  ))

	.dataa(!\cs|lines|Add0~1_sumout ),
	.datab(!\cs|WideOr10~0_combout ),
	.datac(!\cs|lines|testx[9]~1_sumout ),
	.datad(!\cs|x0[2]~1_combout ),
	.datae(gnd),
	.dataf(!\cs|WideOr4~0_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add6~13_sumout ),
	.cout(\cs|lines|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add6~13 .extended_lut = "off";
defparam \cs|lines|Add6~13 .lut_mask = 64'h0000DF8A0000FDA8;
defparam \cs|lines|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N48
cyclonev_lcell_comb \cs|lines|Add6~1 (
// Equation(s):
// \cs|lines|Add6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \cs|lines|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add6~1 .extended_lut = "off";
defparam \cs|lines|Add6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cs|lines|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N48
cyclonev_lcell_comb \cs|lines|yil[4]~feeder (
// Equation(s):
// \cs|lines|yil[4]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|yil[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|yil[4]~feeder .extended_lut = "off";
defparam \cs|lines|yil[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \cs|lines|yil[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N30
cyclonev_lcell_comb \cs|lines|Add9~1 (
// Equation(s):
// \cs|lines|Add9~1_sumout  = SUM(( \cs|lines|yil [0] ) + ( VCC ) + ( !VCC ))
// \cs|lines|Add9~2  = CARRY(( \cs|lines|yil [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|yil [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add9~1_sumout ),
	.cout(\cs|lines|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add9~1 .extended_lut = "off";
defparam \cs|lines|Add9~1 .lut_mask = 64'h0000000000000F0F;
defparam \cs|lines|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N3
cyclonev_lcell_comb \cs|lines|yil[0]~feeder (
// Equation(s):
// \cs|lines|yil[0]~feeder_combout  = ( \cs|lines|Add9~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|Add9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|yil[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|yil[0]~feeder .extended_lut = "off";
defparam \cs|lines|yil[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|yil[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N3
cyclonev_lcell_comb \cs|lines|tempy0[0]~1 (
// Equation(s):
// \cs|lines|tempy0[0]~1_combout  = ( \cs|WideOr1~0_combout  & ( \cs|lines|Add0~1_sumout  ) ) # ( \cs|WideOr1~0_combout  & ( !\cs|lines|Add0~1_sumout  & ( \cs|lines|tempy0[0]~0_combout  ) ) ) # ( !\cs|WideOr1~0_combout  & ( !\cs|lines|Add0~1_sumout  & ( 
// \cs|lines|tempy0[0]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|tempy0[0]~0_combout ),
	.datad(gnd),
	.datae(!\cs|WideOr1~0_combout ),
	.dataf(!\cs|lines|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempy0[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempy0[0]~1 .extended_lut = "off";
defparam \cs|lines|tempy0[0]~1 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \cs|lines|tempy0[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N12
cyclonev_lcell_comb \cs|lines|Add5~42 (
// Equation(s):
// \cs|lines|Add5~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cs|lines|Add5~42_cout ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add5~42 .extended_lut = "off";
defparam \cs|lines|Add5~42 .lut_mask = 64'h000000000000FFFF;
defparam \cs|lines|Add5~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N15
cyclonev_lcell_comb \cs|lines|Add5~37 (
// Equation(s):
// \cs|lines|Add5~37_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempx1[0]~6_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|y1[0]~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempx0[0]~6_combout ))) # (\cs|lines|Add0~1_sumout  & 
// (!\cs|WideOr0~0_combout )) ) + ( \cs|lines|Add5~42_cout  ))
// \cs|lines|Add5~38  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempx1[0]~6_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|y1[0]~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempx0[0]~6_combout ))) # (\cs|lines|Add0~1_sumout  & 
// (!\cs|WideOr0~0_combout )) ) + ( \cs|lines|Add5~42_cout  ))

	.dataa(!\cs|y1[0]~0_combout ),
	.datab(!\cs|WideOr0~0_combout ),
	.datac(!\cs|lines|Add0~1_sumout ),
	.datad(!\cs|lines|tempx1[0]~6_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempx0[0]~6_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add5~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add5~37_sumout ),
	.cout(\cs|lines|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add5~37 .extended_lut = "off";
defparam \cs|lines|Add5~37 .lut_mask = 64'h000003F3000005F5;
defparam \cs|lines|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N18
cyclonev_lcell_comb \cs|lines|Add5~13 (
// Equation(s):
// \cs|lines|Add5~13_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempx0[6]~4_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr3~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempx1[6]~4_combout ))) # (\cs|lines|Add0~1_sumout  
// & (\cs|WideOr11~0_combout )) ) + ( \cs|lines|Add5~38  ))
// \cs|lines|Add5~14  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempx0[6]~4_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr3~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempx1[6]~4_combout ))) # (\cs|lines|Add0~1_sumout  & 
// (\cs|WideOr11~0_combout )) ) + ( \cs|lines|Add5~38  ))

	.dataa(!\cs|WideOr3~0_combout ),
	.datab(!\cs|lines|Add0~1_sumout ),
	.datac(!\cs|WideOr11~0_combout ),
	.datad(!\cs|lines|tempx0[6]~4_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempx1[6]~4_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add5~13_sumout ),
	.cout(\cs|lines|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add5~13 .extended_lut = "off";
defparam \cs|lines|Add5~13 .lut_mask = 64'h0000FC300000DD11;
defparam \cs|lines|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N21
cyclonev_lcell_comb \cs|lines|Add5~9 (
// Equation(s):
// \cs|lines|Add5~9_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempx1[8]~2_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr10~0_combout )) ) + ( (!\cs|lines|tempx0[8]~2_combout ) # (\cs|lines|Add0~1_sumout ) ) + ( \cs|lines|Add5~14  ))
// \cs|lines|Add5~10  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempx1[8]~2_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr10~0_combout )) ) + ( (!\cs|lines|tempx0[8]~2_combout ) # (\cs|lines|Add0~1_sumout ) ) + ( \cs|lines|Add5~14  ))

	.dataa(gnd),
	.datab(!\cs|lines|Add0~1_sumout ),
	.datac(!\cs|WideOr10~0_combout ),
	.datad(!\cs|lines|tempx1[8]~2_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempx0[8]~2_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add5~9_sumout ),
	.cout(\cs|lines|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add5~9 .extended_lut = "off";
defparam \cs|lines|Add5~9 .lut_mask = 64'h000000CC000003CF;
defparam \cs|lines|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N0
cyclonev_lcell_comb \cs|lines|Add8~41 (
// Equation(s):
// \cs|lines|Add8~41_sumout  = SUM(( !\cs|lines|Add5~13_sumout  ) + ( VCC ) + ( !VCC ))
// \cs|lines|Add8~42  = CARRY(( !\cs|lines|Add5~13_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|lines|Add5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add8~41_sumout ),
	.cout(\cs|lines|Add8~42 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add8~41 .extended_lut = "off";
defparam \cs|lines|Add8~41 .lut_mask = 64'h000000000000FF00;
defparam \cs|lines|Add8~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N3
cyclonev_lcell_comb \cs|lines|Add8~5 (
// Equation(s):
// \cs|lines|Add8~5_sumout  = SUM(( !\cs|lines|Add5~9_sumout  ) + ( GND ) + ( \cs|lines|Add8~42  ))
// \cs|lines|Add8~6  = CARRY(( !\cs|lines|Add5~9_sumout  ) + ( GND ) + ( \cs|lines|Add8~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|lines|Add5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add8~5_sumout ),
	.cout(\cs|lines|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add8~5 .extended_lut = "off";
defparam \cs|lines|Add8~5 .lut_mask = 64'h0000FFFF0000FF00;
defparam \cs|lines|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N6
cyclonev_lcell_comb \cs|lines|Add7~42 (
// Equation(s):
// \cs|lines|Add7~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cs|lines|Add7~42_cout ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add7~42 .extended_lut = "off";
defparam \cs|lines|Add7~42 .lut_mask = 64'h000000000000FFFF;
defparam \cs|lines|Add7~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N9
cyclonev_lcell_comb \cs|lines|Add7~37 (
// Equation(s):
// \cs|lines|Add7~37_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempy0[0]~0_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr1~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempy1[0]~3_combout ))) # (\cs|lines|Add0~1_sumout  
// & (!\cs|WideOr9~0_combout )) ) + ( \cs|lines|Add7~42_cout  ))
// \cs|lines|Add7~38  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempy0[0]~0_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr1~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempy1[0]~3_combout ))) # (\cs|lines|Add0~1_sumout  & 
// (!\cs|WideOr9~0_combout )) ) + ( \cs|lines|Add7~42_cout  ))

	.dataa(!\cs|WideOr9~0_combout ),
	.datab(!\cs|WideOr1~0_combout ),
	.datac(!\cs|lines|Add0~1_sumout ),
	.datad(!\cs|lines|tempy0[0]~0_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempy1[0]~3_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add7~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add7~37_sumout ),
	.cout(\cs|lines|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add7~37 .extended_lut = "off";
defparam \cs|lines|Add7~37 .lut_mask = 64'h000005F5000003F3;
defparam \cs|lines|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N12
cyclonev_lcell_comb \cs|lines|Add7~5 (
// Equation(s):
// \cs|lines|Add7~5_sumout  = SUM(( !\cs|lines|tempy0[6]~2_combout  ) + ( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempy1[6]~0_combout ))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr6~0_combout )) ) + ( \cs|lines|Add7~38  ))
// \cs|lines|Add7~6  = CARRY(( !\cs|lines|tempy0[6]~2_combout  ) + ( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempy1[6]~0_combout ))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr6~0_combout )) ) + ( \cs|lines|Add7~38  ))

	.dataa(gnd),
	.datab(!\cs|lines|Add0~1_sumout ),
	.datac(!\cs|WideOr6~0_combout ),
	.datad(!\cs|lines|tempy0[6]~2_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempy1[6]~0_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add7~5_sumout ),
	.cout(\cs|lines|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add7~5 .extended_lut = "off";
defparam \cs|lines|Add7~5 .lut_mask = 64'h0000CF030000FF00;
defparam \cs|lines|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N0
cyclonev_lcell_comb \cs|lines|Add11~49 (
// Equation(s):
// \cs|lines|Add11~49_sumout  = SUM(( VCC ) + ( GND ) + ( !VCC ))
// \cs|lines|Add11~50  = CARRY(( VCC ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add11~49_sumout ),
	.cout(\cs|lines|Add11~50 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add11~49 .extended_lut = "off";
defparam \cs|lines|Add11~49 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cs|lines|Add11~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N3
cyclonev_lcell_comb \cs|lines|Add11~45 (
// Equation(s):
// \cs|lines|Add11~45_sumout  = SUM(( \cs|lines|error [0] ) + ( (!\cs|lines|Add6~1_sumout  & (\cs|lines|Add6~37_sumout )) # (\cs|lines|Add6~1_sumout  & ((\cs|lines|Add7~37_sumout ))) ) + ( \cs|lines|Add11~50  ))
// \cs|lines|Add11~46  = CARRY(( \cs|lines|error [0] ) + ( (!\cs|lines|Add6~1_sumout  & (\cs|lines|Add6~37_sumout )) # (\cs|lines|Add6~1_sumout  & ((\cs|lines|Add7~37_sumout ))) ) + ( \cs|lines|Add11~50  ))

	.dataa(!\cs|lines|Add6~37_sumout ),
	.datab(!\cs|lines|Add7~37_sumout ),
	.datac(!\cs|lines|Add6~1_sumout ),
	.datad(!\cs|lines|error [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add11~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add11~45_sumout ),
	.cout(\cs|lines|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add11~45 .extended_lut = "off";
defparam \cs|lines|Add11~45 .lut_mask = 64'h0000ACAC000000FF;
defparam \cs|lines|Add11~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N0
cyclonev_lcell_comb \cs|lines|Add10~50 (
// Equation(s):
// \cs|lines|Add10~50_cout  = CARRY(( \cs|lines|Add11~49_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cs|lines|Add11~49_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cs|lines|Add10~50_cout ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add10~50 .extended_lut = "off";
defparam \cs|lines|Add10~50 .lut_mask = 64'h0000000000003333;
defparam \cs|lines|Add10~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N3
cyclonev_lcell_comb \cs|lines|Add10~45 (
// Equation(s):
// \cs|lines|Add10~45_sumout  = SUM(( \cs|lines|Add11~45_sumout  ) + ( !\cs|lines|Add5~37_sumout  ) + ( \cs|lines|Add10~50_cout  ))
// \cs|lines|Add10~46  = CARRY(( \cs|lines|Add11~45_sumout  ) + ( !\cs|lines|Add5~37_sumout  ) + ( \cs|lines|Add10~50_cout  ))

	.dataa(!\cs|lines|Add5~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|lines|Add11~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add10~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add10~45_sumout ),
	.cout(\cs|lines|Add10~46 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add10~45 .extended_lut = "off";
defparam \cs|lines|Add10~45 .lut_mask = 64'h00005555000000FF;
defparam \cs|lines|Add10~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N51
cyclonev_lcell_comb \cs|lines|error~11 (
// Equation(s):
// \cs|lines|error~11_combout  = ( \cs|lines|Add10~45_sumout  & ( (\cs|lines|Add11~45_sumout ) # (\cs|lines|LessThan1~2_combout ) ) ) # ( !\cs|lines|Add10~45_sumout  & ( (!\cs|lines|LessThan1~2_combout  & \cs|lines|Add11~45_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|LessThan1~2_combout ),
	.datad(!\cs|lines|Add11~45_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add10~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|error~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|error~11 .extended_lut = "off";
defparam \cs|lines|error~11 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cs|lines|error~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N2
dffeas \cs|lines|error[0] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|Add8~41_sumout ),
	.asdata(\cs|lines|error~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|error [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|error[0] .is_wysiwyg = "true";
defparam \cs|lines|error[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N6
cyclonev_lcell_comb \cs|lines|Add11~5 (
// Equation(s):
// \cs|lines|Add11~5_sumout  = SUM(( \cs|lines|error [1] ) + ( (!\cs|lines|Add6~1_sumout  & ((\cs|lines|Add6~9_sumout ))) # (\cs|lines|Add6~1_sumout  & (\cs|lines|Add7~5_sumout )) ) + ( \cs|lines|Add11~46  ))
// \cs|lines|Add11~6  = CARRY(( \cs|lines|error [1] ) + ( (!\cs|lines|Add6~1_sumout  & ((\cs|lines|Add6~9_sumout ))) # (\cs|lines|Add6~1_sumout  & (\cs|lines|Add7~5_sumout )) ) + ( \cs|lines|Add11~46  ))

	.dataa(gnd),
	.datab(!\cs|lines|Add6~1_sumout ),
	.datac(!\cs|lines|Add7~5_sumout ),
	.datad(!\cs|lines|error [1]),
	.datae(gnd),
	.dataf(!\cs|lines|Add6~9_sumout ),
	.datag(gnd),
	.cin(\cs|lines|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add11~5_sumout ),
	.cout(\cs|lines|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add11~5 .extended_lut = "off";
defparam \cs|lines|Add11~5 .lut_mask = 64'h0000FC30000000FF;
defparam \cs|lines|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N6
cyclonev_lcell_comb \cs|lines|Add10~5 (
// Equation(s):
// \cs|lines|Add10~5_sumout  = SUM(( \cs|lines|Add11~5_sumout  ) + ( !\cs|lines|Add5~13_sumout  ) + ( \cs|lines|Add10~46  ))
// \cs|lines|Add10~6  = CARRY(( \cs|lines|Add11~5_sumout  ) + ( !\cs|lines|Add5~13_sumout  ) + ( \cs|lines|Add10~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add5~13_sumout ),
	.datad(!\cs|lines|Add11~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add10~5_sumout ),
	.cout(\cs|lines|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add10~5 .extended_lut = "off";
defparam \cs|lines|Add10~5 .lut_mask = 64'h00000F0F000000FF;
defparam \cs|lines|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N42
cyclonev_lcell_comb \cs|lines|error~1 (
// Equation(s):
// \cs|lines|error~1_combout  = ( \cs|lines|Add10~5_sumout  & ( (\cs|lines|LessThan1~2_combout ) # (\cs|lines|Add11~5_sumout ) ) ) # ( !\cs|lines|Add10~5_sumout  & ( (\cs|lines|Add11~5_sumout  & !\cs|lines|LessThan1~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add11~5_sumout ),
	.datad(!\cs|lines|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add10~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|error~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|error~1 .extended_lut = "off";
defparam \cs|lines|error~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cs|lines|error~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N5
dffeas \cs|lines|error[1] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|Add8~5_sumout ),
	.asdata(\cs|lines|error~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|error [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|error[1] .is_wysiwyg = "true";
defparam \cs|lines|error[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N24
cyclonev_lcell_comb \cs|lines|Add5~33 (
// Equation(s):
// \cs|lines|Add5~33_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempx1[3]~0_combout ))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr11~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempx0[3]~0_combout ))) # (\cs|lines|Add0~1_sumout 
//  & (\cs|y0~0_combout )) ) + ( \cs|lines|Add5~10  ))
// \cs|lines|Add5~34  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempx1[3]~0_combout ))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr11~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempx0[3]~0_combout ))) # (\cs|lines|Add0~1_sumout  & 
// (\cs|y0~0_combout )) ) + ( \cs|lines|Add5~10  ))

	.dataa(!\cs|WideOr11~0_combout ),
	.datab(!\cs|y0~0_combout ),
	.datac(!\cs|lines|Add0~1_sumout ),
	.datad(!\cs|lines|tempx1[3]~0_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempx0[3]~0_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add5~33_sumout ),
	.cout(\cs|lines|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add5~33 .extended_lut = "off";
defparam \cs|lines|Add5~33 .lut_mask = 64'h0000FC0C0000FA0A;
defparam \cs|lines|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N27
cyclonev_lcell_comb \cs|lines|Add5~29 (
// Equation(s):
// \cs|lines|Add5~29_sumout  = SUM(( VCC ) + ( GND ) + ( \cs|lines|Add5~34  ))
// \cs|lines|Add5~30  = CARRY(( VCC ) + ( GND ) + ( \cs|lines|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add5~29_sumout ),
	.cout(\cs|lines|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add5~29 .extended_lut = "off";
defparam \cs|lines|Add5~29 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cs|lines|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N30
cyclonev_lcell_comb \cs|lines|Add5~5 (
// Equation(s):
// \cs|lines|Add5~5_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|testx[9]~1_sumout  & ((!\cs|WideOr0~0_combout ))) # (\cs|lines|testx[9]~1_sumout  & (!\cs|WideOr7~0_combout )))) # (\cs|lines|Add0~1_sumout  & (((!\cs|WideOr0~0_combout )))) ) + ( 
// (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|testx[9]~1_sumout  & (\cs|WideOr7~0_combout )) # (\cs|lines|testx[9]~1_sumout  & ((\cs|WideOr0~0_combout ))))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr7~0_combout )) ) + ( \cs|lines|Add5~30  ))
// \cs|lines|Add5~6  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|testx[9]~1_sumout  & ((!\cs|WideOr0~0_combout ))) # (\cs|lines|testx[9]~1_sumout  & (!\cs|WideOr7~0_combout )))) # (\cs|lines|Add0~1_sumout  & (((!\cs|WideOr0~0_combout )))) ) + ( 
// (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|testx[9]~1_sumout  & (\cs|WideOr7~0_combout )) # (\cs|lines|testx[9]~1_sumout  & ((\cs|WideOr0~0_combout ))))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr7~0_combout )) ) + ( \cs|lines|Add5~30  ))

	.dataa(!\cs|lines|Add0~1_sumout ),
	.datab(!\cs|WideOr7~0_combout ),
	.datac(!\cs|lines|testx[9]~1_sumout ),
	.datad(!\cs|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\cs|WideOr0~0_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add5~5_sumout ),
	.cout(\cs|lines|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add5~5 .extended_lut = "off";
defparam \cs|lines|Add5~5 .lut_mask = 64'h0000CEC40000FD08;
defparam \cs|lines|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N33
cyclonev_lcell_comb \cs|lines|Add5~1 (
// Equation(s):
// \cs|lines|Add5~1_sumout  = SUM(( !\cs|lines|tempx0[6]~5_combout  ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempx1[6]~4_combout ))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr11~0_combout )) ) + ( \cs|lines|Add5~6  ))
// \cs|lines|Add5~2  = CARRY(( !\cs|lines|tempx0[6]~5_combout  ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempx1[6]~4_combout ))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr11~0_combout )) ) + ( \cs|lines|Add5~6  ))

	.dataa(!\cs|lines|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\cs|WideOr11~0_combout ),
	.datad(!\cs|lines|tempx0[6]~5_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempx1[6]~4_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add5~1_sumout ),
	.cout(\cs|lines|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add5~1 .extended_lut = "off";
defparam \cs|lines|Add5~1 .lut_mask = 64'h000005AF0000FF00;
defparam \cs|lines|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N6
cyclonev_lcell_comb \cs|lines|Add8~37 (
// Equation(s):
// \cs|lines|Add8~37_sumout  = SUM(( !\cs|lines|Add5~33_sumout  ) + ( GND ) + ( \cs|lines|Add8~6  ))
// \cs|lines|Add8~38  = CARRY(( !\cs|lines|Add5~33_sumout  ) + ( GND ) + ( \cs|lines|Add8~6  ))

	.dataa(gnd),
	.datab(!\cs|lines|Add5~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add8~37_sumout ),
	.cout(\cs|lines|Add8~38 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add8~37 .extended_lut = "off";
defparam \cs|lines|Add8~37 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \cs|lines|Add8~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N9
cyclonev_lcell_comb \cs|lines|Add8~33 (
// Equation(s):
// \cs|lines|Add8~33_sumout  = SUM(( !\cs|lines|Add5~29_sumout  ) + ( GND ) + ( \cs|lines|Add8~38  ))
// \cs|lines|Add8~34  = CARRY(( !\cs|lines|Add5~29_sumout  ) + ( GND ) + ( \cs|lines|Add8~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add5~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add8~33_sumout ),
	.cout(\cs|lines|Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add8~33 .extended_lut = "off";
defparam \cs|lines|Add8~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cs|lines|Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N12
cyclonev_lcell_comb \cs|lines|Add8~29 (
// Equation(s):
// \cs|lines|Add8~29_sumout  = SUM(( !\cs|lines|Add5~5_sumout  ) + ( GND ) + ( \cs|lines|Add8~34  ))
// \cs|lines|Add8~30  = CARRY(( !\cs|lines|Add5~5_sumout  ) + ( GND ) + ( \cs|lines|Add8~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add8~29_sumout ),
	.cout(\cs|lines|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add8~29 .extended_lut = "off";
defparam \cs|lines|Add8~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cs|lines|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N15
cyclonev_lcell_comb \cs|lines|Add8~1 (
// Equation(s):
// \cs|lines|Add8~1_sumout  = SUM(( !\cs|lines|Add5~1_sumout  ) + ( GND ) + ( \cs|lines|Add8~30  ))
// \cs|lines|Add8~2  = CARRY(( !\cs|lines|Add5~1_sumout  ) + ( GND ) + ( \cs|lines|Add8~30  ))

	.dataa(!\cs|lines|Add5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add8~1_sumout ),
	.cout(\cs|lines|Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add8~1 .extended_lut = "off";
defparam \cs|lines|Add8~1 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \cs|lines|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N15
cyclonev_lcell_comb \cs|lines|Add7~33 (
// Equation(s):
// \cs|lines|Add7~33_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & (\cs|WideOr10~0_combout  & (\cs|lines|testx[9]~1_sumout ))) # (\cs|lines|Add0~1_sumout  & (((\cs|x0[2]~1_combout )))) ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|WideOr10~0_combout ) # 
// ((\cs|lines|testx[9]~1_sumout )))) # (\cs|lines|Add0~1_sumout  & (((!\cs|WideOr4~0_combout )))) ) + ( \cs|lines|Add7~6  ))
// \cs|lines|Add7~34  = CARRY(( (!\cs|lines|Add0~1_sumout  & (\cs|WideOr10~0_combout  & (\cs|lines|testx[9]~1_sumout ))) # (\cs|lines|Add0~1_sumout  & (((\cs|x0[2]~1_combout )))) ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|WideOr10~0_combout ) # 
// ((\cs|lines|testx[9]~1_sumout )))) # (\cs|lines|Add0~1_sumout  & (((!\cs|WideOr4~0_combout )))) ) + ( \cs|lines|Add7~6  ))

	.dataa(!\cs|WideOr10~0_combout ),
	.datab(!\cs|lines|Add0~1_sumout ),
	.datac(!\cs|lines|testx[9]~1_sumout ),
	.datad(!\cs|x0[2]~1_combout ),
	.datae(gnd),
	.dataf(!\cs|WideOr4~0_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add7~33_sumout ),
	.cout(\cs|lines|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add7~33 .extended_lut = "off";
defparam \cs|lines|Add7~33 .lut_mask = 64'h0000407300000437;
defparam \cs|lines|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N18
cyclonev_lcell_comb \cs|lines|Add7~29 (
// Equation(s):
// \cs|lines|Add7~29_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempy1[3]~2_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr8~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempy0[3]~4_combout ))) # (\cs|lines|Add0~1_sumout  
// & (!\cs|x0[1]~0_combout )) ) + ( \cs|lines|Add7~34  ))
// \cs|lines|Add7~30  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempy1[3]~2_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr8~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempy0[3]~4_combout ))) # (\cs|lines|Add0~1_sumout  & 
// (!\cs|x0[1]~0_combout )) ) + ( \cs|lines|Add7~34  ))

	.dataa(!\cs|WideOr8~0_combout ),
	.datab(!\cs|x0[1]~0_combout ),
	.datac(!\cs|lines|Add0~1_sumout ),
	.datad(!\cs|lines|tempy1[3]~2_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempy0[3]~4_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add7~29_sumout ),
	.cout(\cs|lines|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add7~29 .extended_lut = "off";
defparam \cs|lines|Add7~29 .lut_mask = 64'h000003F3000005F5;
defparam \cs|lines|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N21
cyclonev_lcell_comb \cs|lines|Add7~25 (
// Equation(s):
// \cs|lines|Add7~25_sumout  = SUM(( VCC ) + ( GND ) + ( \cs|lines|Add7~30  ))
// \cs|lines|Add7~26  = CARRY(( VCC ) + ( GND ) + ( \cs|lines|Add7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add7~25_sumout ),
	.cout(\cs|lines|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add7~25 .extended_lut = "off";
defparam \cs|lines|Add7~25 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cs|lines|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N24
cyclonev_lcell_comb \cs|lines|Add7~1 (
// Equation(s):
// \cs|lines|Add7~1_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|testx[9]~1_sumout  & (!\cs|WideOr7~0_combout )) # (\cs|lines|testx[9]~1_sumout  & ((!\cs|WideOr0~0_combout ))))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr7~0_combout )) ) + ( 
// (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|testx[9]~1_sumout  & ((\cs|WideOr0~0_combout ))) # (\cs|lines|testx[9]~1_sumout  & (\cs|WideOr7~0_combout )))) # (\cs|lines|Add0~1_sumout  & (((\cs|WideOr0~0_combout )))) ) + ( \cs|lines|Add7~26  ))
// \cs|lines|Add7~2  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|testx[9]~1_sumout  & (!\cs|WideOr7~0_combout )) # (\cs|lines|testx[9]~1_sumout  & ((!\cs|WideOr0~0_combout ))))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr7~0_combout )) ) + ( 
// (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|testx[9]~1_sumout  & ((\cs|WideOr0~0_combout ))) # (\cs|lines|testx[9]~1_sumout  & (\cs|WideOr7~0_combout )))) # (\cs|lines|Add0~1_sumout  & (((\cs|WideOr0~0_combout )))) ) + ( \cs|lines|Add7~26  ))

	.dataa(!\cs|WideOr7~0_combout ),
	.datab(!\cs|lines|Add0~1_sumout ),
	.datac(!\cs|lines|testx[9]~1_sumout ),
	.datad(!\cs|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\cs|WideOr0~0_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add7~1_sumout ),
	.cout(\cs|lines|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add7~1 .extended_lut = "off";
defparam \cs|lines|Add7~1 .lut_mask = 64'h0000FB080000AEA2;
defparam \cs|lines|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N9
cyclonev_lcell_comb \cs|lines|Add11~41 (
// Equation(s):
// \cs|lines|Add11~41_sumout  = SUM(( \cs|lines|error [2] ) + ( (!\cs|lines|Add6~1_sumout  & (\cs|lines|Add6~33_sumout )) # (\cs|lines|Add6~1_sumout  & ((\cs|lines|Add7~33_sumout ))) ) + ( \cs|lines|Add11~6  ))
// \cs|lines|Add11~42  = CARRY(( \cs|lines|error [2] ) + ( (!\cs|lines|Add6~1_sumout  & (\cs|lines|Add6~33_sumout )) # (\cs|lines|Add6~1_sumout  & ((\cs|lines|Add7~33_sumout ))) ) + ( \cs|lines|Add11~6  ))

	.dataa(!\cs|lines|Add6~33_sumout ),
	.datab(!\cs|lines|Add6~1_sumout ),
	.datac(!\cs|lines|Add7~33_sumout ),
	.datad(!\cs|lines|error [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add11~41_sumout ),
	.cout(\cs|lines|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add11~41 .extended_lut = "off";
defparam \cs|lines|Add11~41 .lut_mask = 64'h0000B8B8000000FF;
defparam \cs|lines|Add11~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N9
cyclonev_lcell_comb \cs|lines|Add10~41 (
// Equation(s):
// \cs|lines|Add10~41_sumout  = SUM(( \cs|lines|Add11~41_sumout  ) + ( !\cs|lines|Add5~9_sumout  ) + ( \cs|lines|Add10~6  ))
// \cs|lines|Add10~42  = CARRY(( \cs|lines|Add11~41_sumout  ) + ( !\cs|lines|Add5~9_sumout  ) + ( \cs|lines|Add10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add5~9_sumout ),
	.datad(!\cs|lines|Add11~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add10~41_sumout ),
	.cout(\cs|lines|Add10~42 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add10~41 .extended_lut = "off";
defparam \cs|lines|Add10~41 .lut_mask = 64'h00000F0F000000FF;
defparam \cs|lines|Add10~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N42
cyclonev_lcell_comb \cs|lines|error~10 (
// Equation(s):
// \cs|lines|error~10_combout  = ( \cs|lines|LessThan1~2_combout  & ( \cs|lines|Add10~41_sumout  ) ) # ( !\cs|lines|LessThan1~2_combout  & ( \cs|lines|Add11~41_sumout  ) )

	.dataa(gnd),
	.datab(!\cs|lines|Add10~41_sumout ),
	.datac(gnd),
	.datad(!\cs|lines|Add11~41_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|error~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|error~10 .extended_lut = "off";
defparam \cs|lines|error~10 .lut_mask = 64'h00FF00FF33333333;
defparam \cs|lines|error~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N8
dffeas \cs|lines|error[2] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|Add8~37_sumout ),
	.asdata(\cs|lines|error~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|error [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|error[2] .is_wysiwyg = "true";
defparam \cs|lines|error[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N12
cyclonev_lcell_comb \cs|lines|Add11~37 (
// Equation(s):
// \cs|lines|Add11~37_sumout  = SUM(( \cs|lines|error [3] ) + ( (!\cs|lines|Add6~1_sumout  & (\cs|lines|Add6~29_sumout )) # (\cs|lines|Add6~1_sumout  & ((\cs|lines|Add7~29_sumout ))) ) + ( \cs|lines|Add11~42  ))
// \cs|lines|Add11~38  = CARRY(( \cs|lines|error [3] ) + ( (!\cs|lines|Add6~1_sumout  & (\cs|lines|Add6~29_sumout )) # (\cs|lines|Add6~1_sumout  & ((\cs|lines|Add7~29_sumout ))) ) + ( \cs|lines|Add11~42  ))

	.dataa(!\cs|lines|Add6~29_sumout ),
	.datab(!\cs|lines|Add6~1_sumout ),
	.datac(!\cs|lines|Add7~29_sumout ),
	.datad(!\cs|lines|error [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add11~37_sumout ),
	.cout(\cs|lines|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add11~37 .extended_lut = "off";
defparam \cs|lines|Add11~37 .lut_mask = 64'h0000B8B8000000FF;
defparam \cs|lines|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N12
cyclonev_lcell_comb \cs|lines|Add10~37 (
// Equation(s):
// \cs|lines|Add10~37_sumout  = SUM(( \cs|lines|Add11~37_sumout  ) + ( !\cs|lines|Add5~33_sumout  ) + ( \cs|lines|Add10~42  ))
// \cs|lines|Add10~38  = CARRY(( \cs|lines|Add11~37_sumout  ) + ( !\cs|lines|Add5~33_sumout  ) + ( \cs|lines|Add10~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add5~33_sumout ),
	.datad(!\cs|lines|Add11~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add10~37_sumout ),
	.cout(\cs|lines|Add10~38 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add10~37 .extended_lut = "off";
defparam \cs|lines|Add10~37 .lut_mask = 64'h00000F0F000000FF;
defparam \cs|lines|Add10~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N39
cyclonev_lcell_comb \cs|lines|error~9 (
// Equation(s):
// \cs|lines|error~9_combout  = ( \cs|lines|Add10~37_sumout  & ( (\cs|lines|LessThan1~2_combout ) # (\cs|lines|Add11~37_sumout ) ) ) # ( !\cs|lines|Add10~37_sumout  & ( (\cs|lines|Add11~37_sumout  & !\cs|lines|LessThan1~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add11~37_sumout ),
	.datad(!\cs|lines|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add10~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|error~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|error~9 .extended_lut = "off";
defparam \cs|lines|error~9 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cs|lines|error~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N11
dffeas \cs|lines|error[3] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|Add8~33_sumout ),
	.asdata(\cs|lines|error~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|error [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|error[3] .is_wysiwyg = "true";
defparam \cs|lines|error[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N15
cyclonev_lcell_comb \cs|lines|Add11~33 (
// Equation(s):
// \cs|lines|Add11~33_sumout  = SUM(( \cs|lines|error [4] ) + ( (!\cs|lines|Add6~1_sumout  & ((\cs|lines|Add6~25_sumout ))) # (\cs|lines|Add6~1_sumout  & (\cs|lines|Add7~25_sumout )) ) + ( \cs|lines|Add11~38  ))
// \cs|lines|Add11~34  = CARRY(( \cs|lines|error [4] ) + ( (!\cs|lines|Add6~1_sumout  & ((\cs|lines|Add6~25_sumout ))) # (\cs|lines|Add6~1_sumout  & (\cs|lines|Add7~25_sumout )) ) + ( \cs|lines|Add11~38  ))

	.dataa(gnd),
	.datab(!\cs|lines|Add6~1_sumout ),
	.datac(!\cs|lines|Add7~25_sumout ),
	.datad(!\cs|lines|error [4]),
	.datae(gnd),
	.dataf(!\cs|lines|Add6~25_sumout ),
	.datag(gnd),
	.cin(\cs|lines|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add11~33_sumout ),
	.cout(\cs|lines|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add11~33 .extended_lut = "off";
defparam \cs|lines|Add11~33 .lut_mask = 64'h0000FC30000000FF;
defparam \cs|lines|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N15
cyclonev_lcell_comb \cs|lines|Add10~33 (
// Equation(s):
// \cs|lines|Add10~33_sumout  = SUM(( \cs|lines|Add11~33_sumout  ) + ( !\cs|lines|Add5~29_sumout  ) + ( \cs|lines|Add10~38  ))
// \cs|lines|Add10~34  = CARRY(( \cs|lines|Add11~33_sumout  ) + ( !\cs|lines|Add5~29_sumout  ) + ( \cs|lines|Add10~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add5~29_sumout ),
	.datad(!\cs|lines|Add11~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add10~33_sumout ),
	.cout(\cs|lines|Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add10~33 .extended_lut = "off";
defparam \cs|lines|Add10~33 .lut_mask = 64'h00000F0F000000FF;
defparam \cs|lines|Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N48
cyclonev_lcell_comb \cs|lines|error~8 (
// Equation(s):
// \cs|lines|error~8_combout  = ( \cs|lines|Add10~33_sumout  & ( (\cs|lines|LessThan1~2_combout ) # (\cs|lines|Add11~33_sumout ) ) ) # ( !\cs|lines|Add10~33_sumout  & ( (\cs|lines|Add11~33_sumout  & !\cs|lines|LessThan1~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add11~33_sumout ),
	.datad(!\cs|lines|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add10~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|error~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|error~8 .extended_lut = "off";
defparam \cs|lines|error~8 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cs|lines|error~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N14
dffeas \cs|lines|error[4] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|Add8~29_sumout ),
	.asdata(\cs|lines|error~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|error [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|error[4] .is_wysiwyg = "true";
defparam \cs|lines|error[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N18
cyclonev_lcell_comb \cs|lines|Add11~1 (
// Equation(s):
// \cs|lines|Add11~1_sumout  = SUM(( (!\cs|lines|Add6~1_sumout  & ((\cs|lines|Add6~5_sumout ))) # (\cs|lines|Add6~1_sumout  & (\cs|lines|Add7~1_sumout )) ) + ( \cs|lines|error [5] ) + ( \cs|lines|Add11~34  ))
// \cs|lines|Add11~2  = CARRY(( (!\cs|lines|Add6~1_sumout  & ((\cs|lines|Add6~5_sumout ))) # (\cs|lines|Add6~1_sumout  & (\cs|lines|Add7~1_sumout )) ) + ( \cs|lines|error [5] ) + ( \cs|lines|Add11~34  ))

	.dataa(!\cs|lines|error [5]),
	.datab(!\cs|lines|Add6~1_sumout ),
	.datac(!\cs|lines|Add7~1_sumout ),
	.datad(!\cs|lines|Add6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add11~1_sumout ),
	.cout(\cs|lines|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add11~1 .extended_lut = "off";
defparam \cs|lines|Add11~1 .lut_mask = 64'h0000AAAA000003CF;
defparam \cs|lines|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N18
cyclonev_lcell_comb \cs|lines|Add10~1 (
// Equation(s):
// \cs|lines|Add10~1_sumout  = SUM(( !\cs|lines|Add5~5_sumout  ) + ( \cs|lines|Add11~1_sumout  ) + ( \cs|lines|Add10~34  ))
// \cs|lines|Add10~2  = CARRY(( !\cs|lines|Add5~5_sumout  ) + ( \cs|lines|Add11~1_sumout  ) + ( \cs|lines|Add10~34  ))

	.dataa(gnd),
	.datab(!\cs|lines|Add11~1_sumout ),
	.datac(gnd),
	.datad(!\cs|lines|Add5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add10~1_sumout ),
	.cout(\cs|lines|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add10~1 .extended_lut = "off";
defparam \cs|lines|Add10~1 .lut_mask = 64'h0000CCCC0000FF00;
defparam \cs|lines|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N57
cyclonev_lcell_comb \cs|lines|error~0 (
// Equation(s):
// \cs|lines|error~0_combout  = ( \cs|lines|Add10~1_sumout  & ( (\cs|lines|LessThan1~2_combout ) # (\cs|lines|Add11~1_sumout ) ) ) # ( !\cs|lines|Add10~1_sumout  & ( (\cs|lines|Add11~1_sumout  & !\cs|lines|LessThan1~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add11~1_sumout ),
	.datad(!\cs|lines|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|error~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|error~0 .extended_lut = "off";
defparam \cs|lines|error~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cs|lines|error~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N17
dffeas \cs|lines|error[5] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|Add8~1_sumout ),
	.asdata(\cs|lines|error~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|error [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|error[5] .is_wysiwyg = "true";
defparam \cs|lines|error[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N36
cyclonev_lcell_comb \cs|lines|Add5~25 (
// Equation(s):
// \cs|lines|Add5~25_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempx0[7]~9_combout ))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr2~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempx1[7]~9_combout ))) # (\cs|lines|Add0~1_sumout  
// & (!\cs|WideOr7~0_combout )) ) + ( \cs|lines|Add5~2  ))
// \cs|lines|Add5~26  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempx0[7]~9_combout ))) # (\cs|lines|Add0~1_sumout  & (!\cs|WideOr2~0_combout )) ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempx1[7]~9_combout ))) # (\cs|lines|Add0~1_sumout  & 
// (!\cs|WideOr7~0_combout )) ) + ( \cs|lines|Add5~2  ))

	.dataa(!\cs|lines|Add0~1_sumout ),
	.datab(!\cs|WideOr7~0_combout ),
	.datac(!\cs|WideOr2~0_combout ),
	.datad(!\cs|lines|tempx0[7]~9_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempx1[7]~9_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add5~25_sumout ),
	.cout(\cs|lines|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add5~25 .extended_lut = "off";
defparam \cs|lines|Add5~25 .lut_mask = 64'h000011BB000050FA;
defparam \cs|lines|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N39
cyclonev_lcell_comb \cs|lines|Add5~21 (
// Equation(s):
// \cs|lines|Add5~21_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempx1[8]~2_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr10~0_combout )) ) + ( (!\cs|lines|tempx0[8]~2_combout ) # (\cs|lines|Add0~1_sumout ) ) + ( \cs|lines|Add5~26  ))
// \cs|lines|Add5~22  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((\cs|lines|tempx1[8]~2_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr10~0_combout )) ) + ( (!\cs|lines|tempx0[8]~2_combout ) # (\cs|lines|Add0~1_sumout ) ) + ( \cs|lines|Add5~26  ))

	.dataa(!\cs|lines|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\cs|WideOr10~0_combout ),
	.datad(!\cs|lines|tempx1[8]~2_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempx0[8]~2_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add5~21_sumout ),
	.cout(\cs|lines|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add5~21 .extended_lut = "off";
defparam \cs|lines|Add5~21 .lut_mask = 64'h000000AA000005AF;
defparam \cs|lines|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N42
cyclonev_lcell_comb \cs|lines|Add5~17 (
// Equation(s):
// \cs|lines|Add5~17_sumout  = SUM(( VCC ) + ( GND ) + ( \cs|lines|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add5~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add5~17 .extended_lut = "off";
defparam \cs|lines|Add5~17 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cs|lines|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N18
cyclonev_lcell_comb \cs|lines|Add8~25 (
// Equation(s):
// \cs|lines|Add8~25_sumout  = SUM(( !\cs|lines|Add5~25_sumout  ) + ( GND ) + ( \cs|lines|Add8~2  ))
// \cs|lines|Add8~26  = CARRY(( !\cs|lines|Add5~25_sumout  ) + ( GND ) + ( \cs|lines|Add8~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|lines|Add5~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add8~25_sumout ),
	.cout(\cs|lines|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add8~25 .extended_lut = "off";
defparam \cs|lines|Add8~25 .lut_mask = 64'h0000FFFF0000FF00;
defparam \cs|lines|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N21
cyclonev_lcell_comb \cs|lines|Add8~21 (
// Equation(s):
// \cs|lines|Add8~21_sumout  = SUM(( !\cs|lines|Add5~21_sumout  ) + ( GND ) + ( \cs|lines|Add8~26  ))
// \cs|lines|Add8~22  = CARRY(( !\cs|lines|Add5~21_sumout  ) + ( GND ) + ( \cs|lines|Add8~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add8~21_sumout ),
	.cout(\cs|lines|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add8~21 .extended_lut = "off";
defparam \cs|lines|Add8~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cs|lines|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N24
cyclonev_lcell_comb \cs|lines|Add8~17 (
// Equation(s):
// \cs|lines|Add8~17_sumout  = SUM(( !\cs|lines|Add5~17_sumout  ) + ( GND ) + ( \cs|lines|Add8~22  ))
// \cs|lines|Add8~18  = CARRY(( !\cs|lines|Add5~17_sumout  ) + ( GND ) + ( \cs|lines|Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add8~17_sumout ),
	.cout(\cs|lines|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add8~17 .extended_lut = "off";
defparam \cs|lines|Add8~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cs|lines|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N27
cyclonev_lcell_comb \cs|lines|Add8~13 (
// Equation(s):
// \cs|lines|Add8~13_sumout  = SUM(( VCC ) + ( GND ) + ( \cs|lines|Add8~18  ))
// \cs|lines|Add8~14  = CARRY(( VCC ) + ( GND ) + ( \cs|lines|Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add8~13_sumout ),
	.cout(\cs|lines|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add8~13 .extended_lut = "off";
defparam \cs|lines|Add8~13 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cs|lines|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N27
cyclonev_lcell_comb \cs|lines|Add7~21 (
// Equation(s):
// \cs|lines|Add7~21_sumout  = SUM(( \cs|lines|tempy0[6]~2_combout  ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempy1[6]~0_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr6~0_combout )) ) + ( \cs|lines|Add7~2  ))
// \cs|lines|Add7~22  = CARRY(( \cs|lines|tempy0[6]~2_combout  ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempy1[6]~0_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr6~0_combout )) ) + ( \cs|lines|Add7~2  ))

	.dataa(gnd),
	.datab(!\cs|lines|Add0~1_sumout ),
	.datac(!\cs|WideOr6~0_combout ),
	.datad(!\cs|lines|tempy0[6]~2_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempy1[6]~0_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add7~21_sumout ),
	.cout(\cs|lines|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add7~21 .extended_lut = "off";
defparam \cs|lines|Add7~21 .lut_mask = 64'h000030FC000000FF;
defparam \cs|lines|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N30
cyclonev_lcell_comb \cs|lines|Add7~17 (
// Equation(s):
// \cs|lines|Add7~17_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempy1[7]~1_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr5~0_combout )) ) + ( \cs|lines|tempy0[7]~6_combout  ) + ( \cs|lines|Add7~22  ))
// \cs|lines|Add7~18  = CARRY(( (!\cs|lines|Add0~1_sumout  & ((!\cs|lines|tempy1[7]~1_combout ))) # (\cs|lines|Add0~1_sumout  & (\cs|WideOr5~0_combout )) ) + ( \cs|lines|tempy0[7]~6_combout  ) + ( \cs|lines|Add7~22  ))

	.dataa(gnd),
	.datab(!\cs|lines|Add0~1_sumout ),
	.datac(!\cs|WideOr5~0_combout ),
	.datad(!\cs|lines|tempy1[7]~1_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|tempy0[7]~6_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add7~17_sumout ),
	.cout(\cs|lines|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add7~17 .extended_lut = "off";
defparam \cs|lines|Add7~17 .lut_mask = 64'h0000FF000000CF03;
defparam \cs|lines|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N33
cyclonev_lcell_comb \cs|lines|Add7~13 (
// Equation(s):
// \cs|lines|Add7~13_sumout  = SUM(( (!\cs|lines|Add0~1_sumout  & (\cs|WideOr10~0_combout  & (\cs|lines|testx[9]~1_sumout ))) # (\cs|lines|Add0~1_sumout  & (((\cs|x0[2]~1_combout )))) ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|WideOr10~0_combout ) # 
// ((\cs|lines|testx[9]~1_sumout )))) # (\cs|lines|Add0~1_sumout  & (((!\cs|WideOr4~0_combout )))) ) + ( \cs|lines|Add7~18  ))
// \cs|lines|Add7~14  = CARRY(( (!\cs|lines|Add0~1_sumout  & (\cs|WideOr10~0_combout  & (\cs|lines|testx[9]~1_sumout ))) # (\cs|lines|Add0~1_sumout  & (((\cs|x0[2]~1_combout )))) ) + ( (!\cs|lines|Add0~1_sumout  & ((!\cs|WideOr10~0_combout ) # 
// ((\cs|lines|testx[9]~1_sumout )))) # (\cs|lines|Add0~1_sumout  & (((!\cs|WideOr4~0_combout )))) ) + ( \cs|lines|Add7~18  ))

	.dataa(!\cs|WideOr10~0_combout ),
	.datab(!\cs|lines|Add0~1_sumout ),
	.datac(!\cs|lines|testx[9]~1_sumout ),
	.datad(!\cs|x0[2]~1_combout ),
	.datae(gnd),
	.dataf(!\cs|WideOr4~0_combout ),
	.datag(gnd),
	.cin(\cs|lines|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add7~13_sumout ),
	.cout(\cs|lines|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add7~13 .extended_lut = "off";
defparam \cs|lines|Add7~13 .lut_mask = 64'h0000407300000437;
defparam \cs|lines|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N36
cyclonev_lcell_comb \cs|lines|Add7~9 (
// Equation(s):
// \cs|lines|Add7~9_sumout  = SUM(( VCC ) + ( GND ) + ( \cs|lines|Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add7~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add7~9 .extended_lut = "off";
defparam \cs|lines|Add7~9 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cs|lines|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N21
cyclonev_lcell_comb \cs|lines|Add11~29 (
// Equation(s):
// \cs|lines|Add11~29_sumout  = SUM(( \cs|lines|error [6] ) + ( (!\cs|lines|Add6~1_sumout  & ((\cs|lines|Add6~21_sumout ))) # (\cs|lines|Add6~1_sumout  & (\cs|lines|Add7~21_sumout )) ) + ( \cs|lines|Add11~2  ))
// \cs|lines|Add11~30  = CARRY(( \cs|lines|error [6] ) + ( (!\cs|lines|Add6~1_sumout  & ((\cs|lines|Add6~21_sumout ))) # (\cs|lines|Add6~1_sumout  & (\cs|lines|Add7~21_sumout )) ) + ( \cs|lines|Add11~2  ))

	.dataa(gnd),
	.datab(!\cs|lines|Add6~1_sumout ),
	.datac(!\cs|lines|Add7~21_sumout ),
	.datad(!\cs|lines|error [6]),
	.datae(gnd),
	.dataf(!\cs|lines|Add6~21_sumout ),
	.datag(gnd),
	.cin(\cs|lines|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add11~29_sumout ),
	.cout(\cs|lines|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add11~29 .extended_lut = "off";
defparam \cs|lines|Add11~29 .lut_mask = 64'h0000FC30000000FF;
defparam \cs|lines|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N21
cyclonev_lcell_comb \cs|lines|Add10~29 (
// Equation(s):
// \cs|lines|Add10~29_sumout  = SUM(( \cs|lines|Add11~29_sumout  ) + ( !\cs|lines|Add5~1_sumout  ) + ( \cs|lines|Add10~2  ))
// \cs|lines|Add10~30  = CARRY(( \cs|lines|Add11~29_sumout  ) + ( !\cs|lines|Add5~1_sumout  ) + ( \cs|lines|Add10~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add5~1_sumout ),
	.datad(!\cs|lines|Add11~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add10~29_sumout ),
	.cout(\cs|lines|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add10~29 .extended_lut = "off";
defparam \cs|lines|Add10~29 .lut_mask = 64'h00000F0F000000FF;
defparam \cs|lines|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N51
cyclonev_lcell_comb \cs|lines|error~7 (
// Equation(s):
// \cs|lines|error~7_combout  = ( \cs|lines|Add10~29_sumout  & ( (\cs|lines|LessThan1~2_combout ) # (\cs|lines|Add11~29_sumout ) ) ) # ( !\cs|lines|Add10~29_sumout  & ( (\cs|lines|Add11~29_sumout  & !\cs|lines|LessThan1~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add11~29_sumout ),
	.datad(!\cs|lines|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add10~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|error~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|error~7 .extended_lut = "off";
defparam \cs|lines|error~7 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cs|lines|error~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N20
dffeas \cs|lines|error[6] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|Add8~25_sumout ),
	.asdata(\cs|lines|error~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|error [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|error[6] .is_wysiwyg = "true";
defparam \cs|lines|error[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N24
cyclonev_lcell_comb \cs|lines|Add11~25 (
// Equation(s):
// \cs|lines|Add11~25_sumout  = SUM(( (!\cs|lines|Add6~1_sumout  & ((\cs|lines|Add6~17_sumout ))) # (\cs|lines|Add6~1_sumout  & (\cs|lines|Add7~17_sumout )) ) + ( \cs|lines|error [7] ) + ( \cs|lines|Add11~30  ))
// \cs|lines|Add11~26  = CARRY(( (!\cs|lines|Add6~1_sumout  & ((\cs|lines|Add6~17_sumout ))) # (\cs|lines|Add6~1_sumout  & (\cs|lines|Add7~17_sumout )) ) + ( \cs|lines|error [7] ) + ( \cs|lines|Add11~30  ))

	.dataa(gnd),
	.datab(!\cs|lines|Add6~1_sumout ),
	.datac(!\cs|lines|Add7~17_sumout ),
	.datad(!\cs|lines|Add6~17_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|error [7]),
	.datag(gnd),
	.cin(\cs|lines|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add11~25_sumout ),
	.cout(\cs|lines|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add11~25 .extended_lut = "off";
defparam \cs|lines|Add11~25 .lut_mask = 64'h0000FF00000003CF;
defparam \cs|lines|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N24
cyclonev_lcell_comb \cs|lines|Add10~25 (
// Equation(s):
// \cs|lines|Add10~25_sumout  = SUM(( !\cs|lines|Add5~25_sumout  ) + ( \cs|lines|Add11~25_sumout  ) + ( \cs|lines|Add10~30  ))
// \cs|lines|Add10~26  = CARRY(( !\cs|lines|Add5~25_sumout  ) + ( \cs|lines|Add11~25_sumout  ) + ( \cs|lines|Add10~30  ))

	.dataa(gnd),
	.datab(!\cs|lines|Add11~25_sumout ),
	.datac(gnd),
	.datad(!\cs|lines|Add5~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add10~25_sumout ),
	.cout(\cs|lines|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add10~25 .extended_lut = "off";
defparam \cs|lines|Add10~25 .lut_mask = 64'h0000CCCC0000FF00;
defparam \cs|lines|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N36
cyclonev_lcell_comb \cs|lines|error~6 (
// Equation(s):
// \cs|lines|error~6_combout  = ( \cs|lines|Add10~25_sumout  & ( (\cs|lines|LessThan1~2_combout ) # (\cs|lines|Add11~25_sumout ) ) ) # ( !\cs|lines|Add10~25_sumout  & ( (\cs|lines|Add11~25_sumout  & !\cs|lines|LessThan1~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add11~25_sumout ),
	.datad(!\cs|lines|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add10~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|error~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|error~6 .extended_lut = "off";
defparam \cs|lines|error~6 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cs|lines|error~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N23
dffeas \cs|lines|error[7] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|Add8~21_sumout ),
	.asdata(\cs|lines|error~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|error [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|error[7] .is_wysiwyg = "true";
defparam \cs|lines|error[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N27
cyclonev_lcell_comb \cs|lines|Add11~21 (
// Equation(s):
// \cs|lines|Add11~21_sumout  = SUM(( \cs|lines|error [8] ) + ( (!\cs|lines|Add6~1_sumout  & (\cs|lines|Add6~13_sumout )) # (\cs|lines|Add6~1_sumout  & ((\cs|lines|Add7~13_sumout ))) ) + ( \cs|lines|Add11~26  ))
// \cs|lines|Add11~22  = CARRY(( \cs|lines|error [8] ) + ( (!\cs|lines|Add6~1_sumout  & (\cs|lines|Add6~13_sumout )) # (\cs|lines|Add6~1_sumout  & ((\cs|lines|Add7~13_sumout ))) ) + ( \cs|lines|Add11~26  ))

	.dataa(!\cs|lines|Add6~13_sumout ),
	.datab(!\cs|lines|Add6~1_sumout ),
	.datac(!\cs|lines|Add7~13_sumout ),
	.datad(!\cs|lines|error [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add11~21_sumout ),
	.cout(\cs|lines|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add11~21 .extended_lut = "off";
defparam \cs|lines|Add11~21 .lut_mask = 64'h0000B8B8000000FF;
defparam \cs|lines|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N27
cyclonev_lcell_comb \cs|lines|Add10~21 (
// Equation(s):
// \cs|lines|Add10~21_sumout  = SUM(( \cs|lines|Add11~21_sumout  ) + ( !\cs|lines|Add5~21_sumout  ) + ( \cs|lines|Add10~26  ))
// \cs|lines|Add10~22  = CARRY(( \cs|lines|Add11~21_sumout  ) + ( !\cs|lines|Add5~21_sumout  ) + ( \cs|lines|Add10~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add5~21_sumout ),
	.datad(!\cs|lines|Add11~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add10~21_sumout ),
	.cout(\cs|lines|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add10~21 .extended_lut = "off";
defparam \cs|lines|Add10~21 .lut_mask = 64'h00000F0F000000FF;
defparam \cs|lines|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N54
cyclonev_lcell_comb \cs|lines|error~5 (
// Equation(s):
// \cs|lines|error~5_combout  = ( \cs|lines|Add10~21_sumout  & ( (\cs|lines|LessThan1~2_combout ) # (\cs|lines|Add11~21_sumout ) ) ) # ( !\cs|lines|Add10~21_sumout  & ( (\cs|lines|Add11~21_sumout  & !\cs|lines|LessThan1~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add11~21_sumout ),
	.datad(!\cs|lines|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add10~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|error~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|error~5 .extended_lut = "off";
defparam \cs|lines|error~5 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cs|lines|error~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N26
dffeas \cs|lines|error[8] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|Add8~17_sumout ),
	.asdata(\cs|lines|error~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|error [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|error[8] .is_wysiwyg = "true";
defparam \cs|lines|error[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N30
cyclonev_lcell_comb \cs|lines|Add11~17 (
// Equation(s):
// \cs|lines|Add11~17_sumout  = SUM(( (\cs|lines|Add6~1_sumout  & \cs|lines|Add7~9_sumout ) ) + ( \cs|lines|error [9] ) + ( \cs|lines|Add11~22  ))
// \cs|lines|Add11~18  = CARRY(( (\cs|lines|Add6~1_sumout  & \cs|lines|Add7~9_sumout ) ) + ( \cs|lines|error [9] ) + ( \cs|lines|Add11~22  ))

	.dataa(gnd),
	.datab(!\cs|lines|Add6~1_sumout ),
	.datac(!\cs|lines|error [9]),
	.datad(!\cs|lines|Add7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add11~17_sumout ),
	.cout(\cs|lines|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add11~17 .extended_lut = "off";
defparam \cs|lines|Add11~17 .lut_mask = 64'h0000F0F000000033;
defparam \cs|lines|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N30
cyclonev_lcell_comb \cs|lines|Add10~17 (
// Equation(s):
// \cs|lines|Add10~17_sumout  = SUM(( !\cs|lines|Add5~17_sumout  ) + ( \cs|lines|Add11~17_sumout  ) + ( \cs|lines|Add10~22  ))
// \cs|lines|Add10~18  = CARRY(( !\cs|lines|Add5~17_sumout  ) + ( \cs|lines|Add11~17_sumout  ) + ( \cs|lines|Add10~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add11~17_sumout ),
	.datad(!\cs|lines|Add5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add10~17_sumout ),
	.cout(\cs|lines|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add10~17 .extended_lut = "off";
defparam \cs|lines|Add10~17 .lut_mask = 64'h0000F0F00000FF00;
defparam \cs|lines|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N45
cyclonev_lcell_comb \cs|lines|error~4 (
// Equation(s):
// \cs|lines|error~4_combout  = ( \cs|lines|Add10~17_sumout  & ( (\cs|lines|LessThan1~2_combout ) # (\cs|lines|Add11~17_sumout ) ) ) # ( !\cs|lines|Add10~17_sumout  & ( (\cs|lines|Add11~17_sumout  & !\cs|lines|LessThan1~2_combout ) ) )

	.dataa(!\cs|lines|Add11~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|lines|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|Add10~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|error~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|error~4 .extended_lut = "off";
defparam \cs|lines|error~4 .lut_mask = 64'h5500550055FF55FF;
defparam \cs|lines|error~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N29
dffeas \cs|lines|error[9] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|Add8~13_sumout ),
	.asdata(\cs|lines|error~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|error [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|error[9] .is_wysiwyg = "true";
defparam \cs|lines|error[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N30
cyclonev_lcell_comb \cs|lines|Add8~9 (
// Equation(s):
// \cs|lines|Add8~9_sumout  = SUM(( VCC ) + ( GND ) + ( \cs|lines|Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add8~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add8~9 .extended_lut = "off";
defparam \cs|lines|Add8~9 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cs|lines|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N33
cyclonev_lcell_comb \cs|lines|Add11~13 (
// Equation(s):
// \cs|lines|Add11~13_sumout  = SUM(( \cs|lines|error [10] ) + ( GND ) + ( \cs|lines|Add11~18  ))
// \cs|lines|Add11~14  = CARRY(( \cs|lines|error [10] ) + ( GND ) + ( \cs|lines|Add11~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|lines|error [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add11~13_sumout ),
	.cout(\cs|lines|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add11~13 .extended_lut = "off";
defparam \cs|lines|Add11~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cs|lines|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N33
cyclonev_lcell_comb \cs|lines|Add10~13 (
// Equation(s):
// \cs|lines|Add10~13_sumout  = SUM(( \cs|lines|Add11~13_sumout  ) + ( VCC ) + ( \cs|lines|Add10~18  ))
// \cs|lines|Add10~14  = CARRY(( \cs|lines|Add11~13_sumout  ) + ( VCC ) + ( \cs|lines|Add10~18  ))

	.dataa(!\cs|lines|Add11~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add10~13_sumout ),
	.cout(\cs|lines|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add10~13 .extended_lut = "off";
defparam \cs|lines|Add10~13 .lut_mask = 64'h0000000000005555;
defparam \cs|lines|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N54
cyclonev_lcell_comb \cs|lines|error~3 (
// Equation(s):
// \cs|lines|error~3_combout  = ( \cs|lines|Add10~13_sumout  & ( \cs|lines|Add11~13_sumout  ) ) # ( !\cs|lines|Add10~13_sumout  & ( \cs|lines|Add11~13_sumout  & ( !\cs|lines|LessThan1~2_combout  ) ) ) # ( \cs|lines|Add10~13_sumout  & ( 
// !\cs|lines|Add11~13_sumout  & ( \cs|lines|LessThan1~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|LessThan1~2_combout ),
	.datad(gnd),
	.datae(!\cs|lines|Add10~13_sumout ),
	.dataf(!\cs|lines|Add11~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|error~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|error~3 .extended_lut = "off";
defparam \cs|lines|error~3 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \cs|lines|error~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N32
dffeas \cs|lines|error[10] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|Add8~9_sumout ),
	.asdata(\cs|lines|error~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|error [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|error[10] .is_wysiwyg = "true";
defparam \cs|lines|error[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N45
cyclonev_lcell_comb \cs|lines|LessThan1~0 (
// Equation(s):
// \cs|lines|LessThan1~0_combout  = ( !\cs|lines|error [10] & ( !\cs|lines|error [7] & ( (!\cs|lines|error [9] & (!\cs|lines|error [6] & !\cs|lines|error [8])) ) ) )

	.dataa(!\cs|lines|error [9]),
	.datab(!\cs|lines|error [6]),
	.datac(gnd),
	.datad(!\cs|lines|error [8]),
	.datae(!\cs|lines|error [10]),
	.dataf(!\cs|lines|error [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|LessThan1~0 .extended_lut = "off";
defparam \cs|lines|LessThan1~0 .lut_mask = 64'h8800000000000000;
defparam \cs|lines|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N45
cyclonev_lcell_comb \cs|lines|LessThan1~1 (
// Equation(s):
// \cs|lines|LessThan1~1_combout  = ( !\cs|lines|error [2] & ( (!\cs|lines|error [0] & (!\cs|lines|error [3] & !\cs|lines|error [4])) ) )

	.dataa(gnd),
	.datab(!\cs|lines|error [0]),
	.datac(!\cs|lines|error [3]),
	.datad(!\cs|lines|error [4]),
	.datae(gnd),
	.dataf(!\cs|lines|error [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|LessThan1~1 .extended_lut = "off";
defparam \cs|lines|LessThan1~1 .lut_mask = 64'hC000C00000000000;
defparam \cs|lines|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N57
cyclonev_lcell_comb \cs|lines|error[11]~feeder (
// Equation(s):
// \cs|lines|error[11]~feeder_combout  = ( \cs|lines|Add8~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|Add8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|error[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|error[11]~feeder .extended_lut = "off";
defparam \cs|lines|error[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|error[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N36
cyclonev_lcell_comb \cs|lines|Add11~9 (
// Equation(s):
// \cs|lines|Add11~9_sumout  = SUM(( \cs|lines|error [11] ) + ( GND ) + ( \cs|lines|Add11~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|error [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add11~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add11~9 .extended_lut = "off";
defparam \cs|lines|Add11~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cs|lines|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N36
cyclonev_lcell_comb \cs|lines|Add10~9 (
// Equation(s):
// \cs|lines|Add10~9_sumout  = SUM(( \cs|lines|Add11~9_sumout  ) + ( VCC ) + ( \cs|lines|Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|lines|Add11~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add10~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add10~9 .extended_lut = "off";
defparam \cs|lines|Add10~9 .lut_mask = 64'h00000000000000FF;
defparam \cs|lines|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N54
cyclonev_lcell_comb \cs|lines|error~2 (
// Equation(s):
// \cs|lines|error~2_combout  = ( \cs|lines|LessThan1~2_combout  & ( \cs|lines|Add10~9_sumout  ) ) # ( !\cs|lines|LessThan1~2_combout  & ( \cs|lines|Add11~9_sumout  ) )

	.dataa(gnd),
	.datab(!\cs|lines|Add11~9_sumout ),
	.datac(gnd),
	.datad(!\cs|lines|Add10~9_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|error~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|error~2 .extended_lut = "off";
defparam \cs|lines|error~2 .lut_mask = 64'h3333333300FF00FF;
defparam \cs|lines|error~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y61_N59
dffeas \cs|lines|error[11] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|error[11]~feeder_combout ),
	.asdata(\cs|lines|error~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|xil[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|error [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|error[11] .is_wysiwyg = "true";
defparam \cs|lines|error[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N48
cyclonev_lcell_comb \cs|lines|LessThan1~2 (
// Equation(s):
// \cs|lines|LessThan1~2_combout  = ( !\cs|lines|error [11] & ( (((!\cs|lines|LessThan1~0_combout ) # (!\cs|lines|LessThan1~1_combout )) # (\cs|lines|error [5])) # (\cs|lines|error [1]) ) )

	.dataa(!\cs|lines|error [1]),
	.datab(!\cs|lines|error [5]),
	.datac(!\cs|lines|LessThan1~0_combout ),
	.datad(!\cs|lines|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|error [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|LessThan1~2 .extended_lut = "off";
defparam \cs|lines|LessThan1~2 .lut_mask = 64'hFFF7FFF700000000;
defparam \cs|lines|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N9
cyclonev_lcell_comb \cs|lines|yil[1]~0 (
// Equation(s):
// \cs|lines|yil[1]~0_combout  = ( \cs|lines|LessThan0~4_combout  & ( \cs|lines|LessThan0~5_combout  & ( (!\KEY[2]~input_o ) # (((\cs|lines|LessThan1~2_combout  & !\cs|lines|xil [9])) # (\cs|nextstate~q )) ) ) ) # ( !\cs|lines|LessThan0~4_combout  & ( 
// \cs|lines|LessThan0~5_combout  & ( (!\KEY[2]~input_o ) # (((\cs|lines|LessThan1~2_combout  & !\cs|lines|xil [9])) # (\cs|nextstate~q )) ) ) ) # ( \cs|lines|LessThan0~4_combout  & ( !\cs|lines|LessThan0~5_combout  & ( (!\KEY[2]~input_o ) # 
// (((\cs|lines|LessThan1~2_combout  & !\cs|lines|xil [9])) # (\cs|nextstate~q )) ) ) ) # ( !\cs|lines|LessThan0~4_combout  & ( !\cs|lines|LessThan0~5_combout  & ( (!\KEY[2]~input_o ) # (\cs|nextstate~q ) ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\cs|nextstate~q ),
	.datac(!\cs|lines|LessThan1~2_combout ),
	.datad(!\cs|lines|xil [9]),
	.datae(!\cs|lines|LessThan0~4_combout ),
	.dataf(!\cs|lines|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|yil[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|yil[1]~0 .extended_lut = "off";
defparam \cs|lines|yil[1]~0 .lut_mask = 64'hBBBBBFBBBFBBBFBB;
defparam \cs|lines|yil[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N5
dffeas \cs|lines|yil[0] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|yil[0]~feeder_combout ),
	.asdata(\cs|lines|tempy0[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|yil[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|yil [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|yil[0] .is_wysiwyg = "true";
defparam \cs|lines|yil[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N33
cyclonev_lcell_comb \cs|lines|Add9~5 (
// Equation(s):
// \cs|lines|Add9~5_sumout  = SUM(( \cs|lines|yil [1] ) + ( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|Add9~2  ))
// \cs|lines|Add9~6  = CARRY(( \cs|lines|yil [1] ) + ( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|Add9~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add6~1_sumout ),
	.datad(!\cs|lines|yil [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add9~5_sumout ),
	.cout(\cs|lines|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add9~5 .extended_lut = "off";
defparam \cs|lines|Add9~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \cs|lines|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N21
cyclonev_lcell_comb \cs|lines|yil[1]~feeder (
// Equation(s):
// \cs|lines|yil[1]~feeder_combout  = ( \cs|lines|Add9~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|Add9~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|yil[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|yil[1]~feeder .extended_lut = "off";
defparam \cs|lines|yil[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|yil[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N27
cyclonev_lcell_comb \cs|lines|tempy0[6]~2_wirecell (
// Equation(s):
// \cs|lines|tempy0[6]~2_wirecell_combout  = ( !\cs|lines|tempy0[6]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|tempy0[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempy0[6]~2_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempy0[6]~2_wirecell .extended_lut = "off";
defparam \cs|lines|tempy0[6]~2_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \cs|lines|tempy0[6]~2_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N23
dffeas \cs|lines|yil[1] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|yil[1]~feeder_combout ),
	.asdata(\cs|lines|tempy0[6]~2_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|yil[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|yil [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|yil[1] .is_wysiwyg = "true";
defparam \cs|lines|yil[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N36
cyclonev_lcell_comb \cs|lines|Add9~9 (
// Equation(s):
// \cs|lines|Add9~9_sumout  = SUM(( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|yil [2] ) + ( \cs|lines|Add9~6  ))
// \cs|lines|Add9~10  = CARRY(( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|yil [2] ) + ( \cs|lines|Add9~6  ))

	.dataa(gnd),
	.datab(!\cs|lines|yil [2]),
	.datac(gnd),
	.datad(!\cs|lines|Add6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add9~9_sumout ),
	.cout(\cs|lines|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add9~9 .extended_lut = "off";
defparam \cs|lines|Add9~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \cs|lines|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N12
cyclonev_lcell_comb \cs|lines|yil[2]~feeder (
// Equation(s):
// \cs|lines|yil[2]~feeder_combout  = \cs|lines|Add9~9_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|Add9~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|yil[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|yil[2]~feeder .extended_lut = "off";
defparam \cs|lines|yil[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cs|lines|yil[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N54
cyclonev_lcell_comb \cs|lines|tempy0[8]~3 (
// Equation(s):
// \cs|lines|tempy0[8]~3_combout  = ( \cs|x0[2]~1_combout  & ( \cs|lines|testx[9]~1_sumout  & ( (\cs|lines|Add0~1_sumout ) # (\cs|WideOr10~0_combout ) ) ) ) # ( !\cs|x0[2]~1_combout  & ( \cs|lines|testx[9]~1_sumout  & ( (\cs|WideOr10~0_combout  & 
// !\cs|lines|Add0~1_sumout ) ) ) ) # ( \cs|x0[2]~1_combout  & ( !\cs|lines|testx[9]~1_sumout  & ( \cs|lines|Add0~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|WideOr10~0_combout ),
	.datad(!\cs|lines|Add0~1_sumout ),
	.datae(!\cs|x0[2]~1_combout ),
	.dataf(!\cs|lines|testx[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempy0[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempy0[8]~3 .extended_lut = "off";
defparam \cs|lines|tempy0[8]~3 .lut_mask = 64'h000000FF0F000FFF;
defparam \cs|lines|tempy0[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N14
dffeas \cs|lines|yil[2] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|yil[2]~feeder_combout ),
	.asdata(\cs|lines|tempy0[8]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|yil[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|yil [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|yil[2] .is_wysiwyg = "true";
defparam \cs|lines|yil[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N39
cyclonev_lcell_comb \cs|lines|Add9~13 (
// Equation(s):
// \cs|lines|Add9~13_sumout  = SUM(( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|yil [3] ) + ( \cs|lines|Add9~10  ))
// \cs|lines|Add9~14  = CARRY(( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|yil [3] ) + ( \cs|lines|Add9~10  ))

	.dataa(!\cs|lines|yil [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|lines|Add6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add9~13_sumout ),
	.cout(\cs|lines|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add9~13 .extended_lut = "off";
defparam \cs|lines|Add9~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \cs|lines|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N18
cyclonev_lcell_comb \cs|lines|yil[3]~feeder (
// Equation(s):
// \cs|lines|yil[3]~feeder_combout  = ( \cs|lines|Add9~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|Add9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|yil[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|yil[3]~feeder .extended_lut = "off";
defparam \cs|lines|yil[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|yil[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N45
cyclonev_lcell_comb \cs|lines|tempy0[3]~5 (
// Equation(s):
// \cs|lines|tempy0[3]~5_combout  = ( \cs|lines|tempy0[3]~4_combout  & ( (\cs|lines|Add0~1_sumout  & !\cs|x0[1]~0_combout ) ) ) # ( !\cs|lines|tempy0[3]~4_combout  & ( (!\cs|lines|Add0~1_sumout ) # (!\cs|x0[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cs|lines|Add0~1_sumout ),
	.datac(!\cs|x0[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|tempy0[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|tempy0[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|tempy0[3]~5 .extended_lut = "off";
defparam \cs|lines|tempy0[3]~5 .lut_mask = 64'hFCFCFCFC30303030;
defparam \cs|lines|tempy0[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N20
dffeas \cs|lines|yil[3] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|yil[3]~feeder_combout ),
	.asdata(\cs|lines|tempy0[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|yil[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|yil [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|yil[3] .is_wysiwyg = "true";
defparam \cs|lines|yil[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N42
cyclonev_lcell_comb \cs|lines|Add9~17 (
// Equation(s):
// \cs|lines|Add9~17_sumout  = SUM(( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|yil [4] ) + ( \cs|lines|Add9~14  ))
// \cs|lines|Add9~18  = CARRY(( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|yil [4] ) + ( \cs|lines|Add9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|yil [4]),
	.datad(!\cs|lines|Add6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add9~17_sumout ),
	.cout(\cs|lines|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add9~17 .extended_lut = "off";
defparam \cs|lines|Add9~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \cs|lines|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y63_N50
dffeas \cs|lines|yil[4] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|yil[4]~feeder_combout ),
	.asdata(\cs|lines|Add9~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|yil[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|yil [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|yil[4] .is_wysiwyg = "true";
defparam \cs|lines|yil[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N45
cyclonev_lcell_comb \cs|lines|Add9~21 (
// Equation(s):
// \cs|lines|Add9~21_sumout  = SUM(( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|yil [5] ) + ( \cs|lines|Add9~18  ))
// \cs|lines|Add9~22  = CARRY(( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|yil [5] ) + ( \cs|lines|Add9~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|yil [5]),
	.datad(!\cs|lines|Add6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add9~21_sumout ),
	.cout(\cs|lines|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add9~21 .extended_lut = "off";
defparam \cs|lines|Add9~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \cs|lines|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N6
cyclonev_lcell_comb \cs|lines|yil[5]~feeder (
// Equation(s):
// \cs|lines|yil[5]~feeder_combout  = \cs|lines|Add9~21_sumout 

	.dataa(gnd),
	.datab(!\cs|lines|Add9~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|yil[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|yil[5]~feeder .extended_lut = "off";
defparam \cs|lines|yil[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \cs|lines|yil[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N8
dffeas \cs|lines|yil[5] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|yil[5]~feeder_combout ),
	.asdata(\cs|lines|tempx0[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|yil[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|yil [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|yil[5] .is_wysiwyg = "true";
defparam \cs|lines|yil[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N48
cyclonev_lcell_comb \cs|lines|Add9~25 (
// Equation(s):
// \cs|lines|Add9~25_sumout  = SUM(( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|yil [6] ) + ( \cs|lines|Add9~22  ))
// \cs|lines|Add9~26  = CARRY(( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|yil [6] ) + ( \cs|lines|Add9~22  ))

	.dataa(gnd),
	.datab(!\cs|lines|yil [6]),
	.datac(gnd),
	.datad(!\cs|lines|Add6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add9~25_sumout ),
	.cout(\cs|lines|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add9~25 .extended_lut = "off";
defparam \cs|lines|Add9~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \cs|lines|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N9
cyclonev_lcell_comb \cs|lines|yil[6]~feeder (
// Equation(s):
// \cs|lines|yil[6]~feeder_combout  = ( \cs|lines|Add9~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|Add9~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|yil[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|yil[6]~feeder .extended_lut = "off";
defparam \cs|lines|yil[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|yil[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N11
dffeas \cs|lines|yil[6] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|yil[6]~feeder_combout ),
	.asdata(\cs|lines|tempy0[6]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|yil[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|yil [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|yil[6] .is_wysiwyg = "true";
defparam \cs|lines|yil[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N51
cyclonev_lcell_comb \cs|lines|Add9~33 (
// Equation(s):
// \cs|lines|Add9~33_sumout  = SUM(( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|yil [7] ) + ( \cs|lines|Add9~26  ))
// \cs|lines|Add9~34  = CARRY(( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|yil [7] ) + ( \cs|lines|Add9~26  ))

	.dataa(!\cs|lines|yil [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|lines|Add6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add9~33_sumout ),
	.cout(\cs|lines|Add9~34 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add9~33 .extended_lut = "off";
defparam \cs|lines|Add9~33 .lut_mask = 64'h0000AAAA000000FF;
defparam \cs|lines|Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N24
cyclonev_lcell_comb \cs|lines|yil[7]~feeder (
// Equation(s):
// \cs|lines|yil[7]~feeder_combout  = ( \cs|lines|Add9~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|Add9~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|yil[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|yil[7]~feeder .extended_lut = "off";
defparam \cs|lines|yil[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|yil[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N26
dffeas \cs|lines|yil[7] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|yil[7]~feeder_combout ),
	.asdata(\cs|lines|tempy0[7]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|yil[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|yil [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|yil[7] .is_wysiwyg = "true";
defparam \cs|lines|yil[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N54
cyclonev_lcell_comb \cs|lines|Add9~29 (
// Equation(s):
// \cs|lines|Add9~29_sumout  = SUM(( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|yil [8] ) + ( \cs|lines|Add9~34  ))
// \cs|lines|Add9~30  = CARRY(( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|yil [8] ) + ( \cs|lines|Add9~34  ))

	.dataa(gnd),
	.datab(!\cs|lines|yil [8]),
	.datac(gnd),
	.datad(!\cs|lines|Add6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add9~29_sumout ),
	.cout(\cs|lines|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add9~29 .extended_lut = "off";
defparam \cs|lines|Add9~29 .lut_mask = 64'h0000CCCC000000FF;
defparam \cs|lines|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N15
cyclonev_lcell_comb \cs|lines|yil[8]~feeder (
// Equation(s):
// \cs|lines|yil[8]~feeder_combout  = \cs|lines|Add9~29_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cs|lines|Add9~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|yil[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|yil[8]~feeder .extended_lut = "off";
defparam \cs|lines|yil[8]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cs|lines|yil[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N17
dffeas \cs|lines|yil[8] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|yil[8]~feeder_combout ),
	.asdata(\cs|lines|tempy0[8]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cs|lines|always1~0_combout ),
	.ena(\cs|lines|yil[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|yil [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|yil[8] .is_wysiwyg = "true";
defparam \cs|lines|yil[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y62_N20
dffeas \cs|lines|y[8] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|y[8]~feeder_combout ),
	.asdata(\cs|lines|yil [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|y[8] .is_wysiwyg = "true";
defparam \cs|lines|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N6
cyclonev_lcell_comb \cs|lines|y[7]~feeder (
// Equation(s):
// \cs|lines|y[7]~feeder_combout  = \cs|lines|xil [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|xil [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|y[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|y[7]~feeder .extended_lut = "off";
defparam \cs|lines|y[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cs|lines|y[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y62_N8
dffeas \cs|lines|y[7] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|y[7]~feeder_combout ),
	.asdata(\cs|lines|yil [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|y[7] .is_wysiwyg = "true";
defparam \cs|lines|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N54
cyclonev_lcell_comb \cs|lines|y[6]~feeder (
// Equation(s):
// \cs|lines|y[6]~feeder_combout  = \cs|lines|xil [6]

	.dataa(gnd),
	.datab(!\cs|lines|xil [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|y[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|y[6]~feeder .extended_lut = "off";
defparam \cs|lines|y[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \cs|lines|y[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y62_N56
dffeas \cs|lines|y[6] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|y[6]~feeder_combout ),
	.asdata(\cs|lines|yil [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|y[6] .is_wysiwyg = "true";
defparam \cs|lines|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N48
cyclonev_lcell_comb \cs|lines|y[5]~feeder (
// Equation(s):
// \cs|lines|y[5]~feeder_combout  = \cs|lines|xil [5]

	.dataa(gnd),
	.datab(!\cs|lines|xil [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|y[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|y[5]~feeder .extended_lut = "off";
defparam \cs|lines|y[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \cs|lines|y[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y62_N50
dffeas \cs|lines|y[5] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|y[5]~feeder_combout ),
	.asdata(\cs|lines|yil [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|y[5] .is_wysiwyg = "true";
defparam \cs|lines|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N39
cyclonev_lcell_comb \cs|lines|y[4]~feeder (
// Equation(s):
// \cs|lines|y[4]~feeder_combout  = \cs|lines|xil [4]

	.dataa(!\cs|lines|xil [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|y[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|y[4]~feeder .extended_lut = "off";
defparam \cs|lines|y[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \cs|lines|y[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y62_N41
dffeas \cs|lines|y[4] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|y[4]~feeder_combout ),
	.asdata(\cs|lines|yil [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|y[4] .is_wysiwyg = "true";
defparam \cs|lines|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N54
cyclonev_lcell_comb \cs|lines|y[3]~feeder (
// Equation(s):
// \cs|lines|y[3]~feeder_combout  = \cs|lines|xil [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|xil [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|y[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|y[3]~feeder .extended_lut = "off";
defparam \cs|lines|y[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cs|lines|y[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N56
dffeas \cs|lines|y[3] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|y[3]~feeder_combout ),
	.asdata(\cs|lines|yil [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|y[3] .is_wysiwyg = "true";
defparam \cs|lines|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N36
cyclonev_lcell_comb \cs|lines|yil[9]~feeder (
// Equation(s):
// \cs|lines|yil[9]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|yil[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|yil[9]~feeder .extended_lut = "off";
defparam \cs|lines|yil[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \cs|lines|yil[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N57
cyclonev_lcell_comb \cs|lines|Add9~37 (
// Equation(s):
// \cs|lines|Add9~37_sumout  = SUM(( \cs|lines|yil [9] ) + ( \cs|lines|Add6~1_sumout  ) + ( \cs|lines|Add9~30  ))

	.dataa(!\cs|lines|yil [9]),
	.datab(gnd),
	.datac(!\cs|lines|Add6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cs|lines|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cs|lines|Add9~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|Add9~37 .extended_lut = "off";
defparam \cs|lines|Add9~37 .lut_mask = 64'h0000F0F000005555;
defparam \cs|lines|Add9~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y63_N38
dffeas \cs|lines|yil[9] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|yil[9]~feeder_combout ),
	.asdata(\cs|lines|Add9~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|always1~0_combout ),
	.ena(\cs|lines|yil[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|yil [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|yil[9] .is_wysiwyg = "true";
defparam \cs|lines|yil[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N24
cyclonev_lcell_comb \cs|lines|x[9]~feeder (
// Equation(s):
// \cs|lines|x[9]~feeder_combout  = \cs|lines|yil [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|yil [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|x[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|x[9]~feeder .extended_lut = "off";
defparam \cs|lines|x[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cs|lines|x[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y62_N25
dffeas \cs|lines|x[9] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|x[9]~feeder_combout ),
	.asdata(\cs|lines|xil [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|x[9] .is_wysiwyg = "true";
defparam \cs|lines|x[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N54
cyclonev_lcell_comb \cs|x[9]~9 (
// Equation(s):
// \cs|x[9]~9_combout  = ( \cs|lines|write_done~q  & ( \cs|cl|x [9] ) ) # ( !\cs|lines|write_done~q  & ( \cs|cl|x [9] & ( (!\KEY[3]~input_o ) # (\cs|lines|x [9]) ) ) ) # ( !\cs|lines|write_done~q  & ( !\cs|cl|x [9] & ( (\KEY[3]~input_o  & \cs|lines|x [9]) ) 
// ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(!\cs|lines|x [9]),
	.datad(gnd),
	.datae(!\cs|lines|write_done~q ),
	.dataf(!\cs|cl|x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|x[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|x[9]~9 .extended_lut = "off";
defparam \cs|x[9]~9 .lut_mask = 64'h05050000AFAFFFFF;
defparam \cs|x[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N9
cyclonev_lcell_comb \cs|lines|y[2]~feeder (
// Equation(s):
// \cs|lines|y[2]~feeder_combout  = \cs|lines|xil [2]

	.dataa(!\cs|lines|xil [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|y[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|y[2]~feeder .extended_lut = "off";
defparam \cs|lines|y[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \cs|lines|y[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N11
dffeas \cs|lines|y[2] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|y[2]~feeder_combout ),
	.asdata(\cs|lines|yil [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|y[2] .is_wysiwyg = "true";
defparam \cs|lines|y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N30
cyclonev_lcell_comb \fb|Add5~17 (
// Equation(s):
// \fb|Add5~17_sumout  = SUM(( \cs|x[9]~9_combout  ) + ( (!\KEY[3]~input_o  & (((\cs|cl|y [2])))) # (\KEY[3]~input_o  & ((!\cs|lines|write_done~q  & ((\cs|lines|y [2]))) # (\cs|lines|write_done~q  & (\cs|cl|y [2])))) ) + ( !VCC ))
// \fb|Add5~18  = CARRY(( \cs|x[9]~9_combout  ) + ( (!\KEY[3]~input_o  & (((\cs|cl|y [2])))) # (\KEY[3]~input_o  & ((!\cs|lines|write_done~q  & ((\cs|lines|y [2]))) # (\cs|lines|write_done~q  & (\cs|cl|y [2])))) ) + ( !VCC ))

	.dataa(!\KEY[3]~input_o ),
	.datab(!\cs|lines|write_done~q ),
	.datac(!\cs|cl|y [2]),
	.datad(!\cs|x[9]~9_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add5~17_sumout ),
	.cout(\fb|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add5~17 .extended_lut = "off";
defparam \fb|Add5~17 .lut_mask = 64'h0000F4B0000000FF;
defparam \fb|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N33
cyclonev_lcell_comb \fb|Add5~21 (
// Equation(s):
// \fb|Add5~21_sumout  = SUM(( (!\KEY[3]~input_o  & (((\cs|cl|y [3])))) # (\KEY[3]~input_o  & ((!\cs|lines|write_done~q  & ((\cs|lines|y [3]))) # (\cs|lines|write_done~q  & (\cs|cl|y [3])))) ) + ( GND ) + ( \fb|Add5~18  ))
// \fb|Add5~22  = CARRY(( (!\KEY[3]~input_o  & (((\cs|cl|y [3])))) # (\KEY[3]~input_o  & ((!\cs|lines|write_done~q  & ((\cs|lines|y [3]))) # (\cs|lines|write_done~q  & (\cs|cl|y [3])))) ) + ( GND ) + ( \fb|Add5~18  ))

	.dataa(!\KEY[3]~input_o ),
	.datab(!\cs|lines|write_done~q ),
	.datac(!\cs|cl|y [3]),
	.datad(!\cs|lines|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add5~21_sumout ),
	.cout(\fb|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add5~21 .extended_lut = "off";
defparam \fb|Add5~21 .lut_mask = 64'h0000FFFF00000B4F;
defparam \fb|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N36
cyclonev_lcell_comb \fb|Add5~25 (
// Equation(s):
// \fb|Add5~25_sumout  = SUM(( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [4])) # (\KEY[3]~input_o  & ((\cs|lines|y [4]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [4])))) ) + ( GND ) + ( \fb|Add5~22  ))
// \fb|Add5~26  = CARRY(( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [4])) # (\KEY[3]~input_o  & ((\cs|lines|y [4]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [4])))) ) + ( GND ) + ( \fb|Add5~22  ))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|cl|y [4]),
	.datad(!\cs|lines|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add5~25_sumout ),
	.cout(\fb|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add5~25 .extended_lut = "off";
defparam \fb|Add5~25 .lut_mask = 64'h0000FFFF00000D2F;
defparam \fb|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N39
cyclonev_lcell_comb \fb|Add5~29 (
// Equation(s):
// \fb|Add5~29_sumout  = SUM(( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [5])) # (\KEY[3]~input_o  & ((\cs|lines|y [5]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [5])))) ) + ( GND ) + ( \fb|Add5~26  ))
// \fb|Add5~30  = CARRY(( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [5])) # (\KEY[3]~input_o  & ((\cs|lines|y [5]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [5])))) ) + ( GND ) + ( \fb|Add5~26  ))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|cl|y [5]),
	.datad(!\cs|lines|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add5~29_sumout ),
	.cout(\fb|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add5~29 .extended_lut = "off";
defparam \fb|Add5~29 .lut_mask = 64'h0000FFFF00000D2F;
defparam \fb|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N42
cyclonev_lcell_comb \fb|Add5~9 (
// Equation(s):
// \fb|Add5~9_sumout  = SUM(( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [6])) # (\KEY[3]~input_o  & ((\cs|lines|y [6]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [6])))) ) + ( GND ) + ( \fb|Add5~30  ))
// \fb|Add5~10  = CARRY(( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [6])) # (\KEY[3]~input_o  & ((\cs|lines|y [6]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [6])))) ) + ( GND ) + ( \fb|Add5~30  ))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|cl|y [6]),
	.datad(!\cs|lines|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add5~9_sumout ),
	.cout(\fb|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add5~9 .extended_lut = "off";
defparam \fb|Add5~9 .lut_mask = 64'h0000FFFF00000D2F;
defparam \fb|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N45
cyclonev_lcell_comb \fb|Add5~13 (
// Equation(s):
// \fb|Add5~13_sumout  = SUM(( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [7])) # (\KEY[3]~input_o  & ((\cs|lines|y [7]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [7])))) ) + ( GND ) + ( \fb|Add5~10  ))
// \fb|Add5~14  = CARRY(( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [7])) # (\KEY[3]~input_o  & ((\cs|lines|y [7]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [7])))) ) + ( GND ) + ( \fb|Add5~10  ))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|cl|y [7]),
	.datad(!\cs|lines|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add5~13_sumout ),
	.cout(\fb|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add5~13 .extended_lut = "off";
defparam \fb|Add5~13 .lut_mask = 64'h0000FFFF00000D2F;
defparam \fb|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N48
cyclonev_lcell_comb \fb|Add5~1 (
// Equation(s):
// \fb|Add5~1_sumout  = SUM(( (!\KEY[3]~input_o  & (((\cs|cl|y [8])))) # (\KEY[3]~input_o  & ((!\cs|lines|write_done~q  & ((\cs|lines|y [8]))) # (\cs|lines|write_done~q  & (\cs|cl|y [8])))) ) + ( GND ) + ( \fb|Add5~14  ))
// \fb|Add5~2  = CARRY(( (!\KEY[3]~input_o  & (((\cs|cl|y [8])))) # (\KEY[3]~input_o  & ((!\cs|lines|write_done~q  & ((\cs|lines|y [8]))) # (\cs|lines|write_done~q  & (\cs|cl|y [8])))) ) + ( GND ) + ( \fb|Add5~14  ))

	.dataa(!\KEY[3]~input_o ),
	.datab(!\cs|lines|write_done~q ),
	.datac(!\cs|cl|y [8]),
	.datad(!\cs|lines|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add5~1_sumout ),
	.cout(\fb|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add5~1 .extended_lut = "off";
defparam \fb|Add5~1 .lut_mask = 64'h0000FFFF00000B4F;
defparam \fb|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N12
cyclonev_lcell_comb \cs|lines|y[1]~feeder (
// Equation(s):
// \cs|lines|y[1]~feeder_combout  = \cs|lines|xil [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|xil [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|y[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|y[1]~feeder .extended_lut = "off";
defparam \cs|lines|y[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cs|lines|y[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N14
dffeas \cs|lines|y[1] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|y[1]~feeder_combout ),
	.asdata(\cs|lines|yil [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|y[1] .is_wysiwyg = "true";
defparam \cs|lines|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N33
cyclonev_lcell_comb \cs|lines|y[0]~feeder (
// Equation(s):
// \cs|lines|y[0]~feeder_combout  = \cs|lines|xil [0]

	.dataa(!\cs|lines|xil [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|y[0]~feeder .extended_lut = "off";
defparam \cs|lines|y[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \cs|lines|y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N35
dffeas \cs|lines|y[0] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|y[0]~feeder_combout ),
	.asdata(\cs|lines|yil [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|y[0] .is_wysiwyg = "true";
defparam \cs|lines|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N33
cyclonev_lcell_comb \cs|lines|x[8]~feeder (
// Equation(s):
// \cs|lines|x[8]~feeder_combout  = ( \cs|lines|yil [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|yil [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|x[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|x[8]~feeder .extended_lut = "off";
defparam \cs|lines|x[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|x[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y62_N35
dffeas \cs|lines|x[8] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|x[8]~feeder_combout ),
	.asdata(\cs|lines|xil [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|x[8] .is_wysiwyg = "true";
defparam \cs|lines|x[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N0
cyclonev_lcell_comb \cs|x[8]~8 (
// Equation(s):
// \cs|x[8]~8_combout  = ( \cs|lines|write_done~q  & ( \cs|cl|x [8] ) ) # ( !\cs|lines|write_done~q  & ( (!\KEY[3]~input_o  & (\cs|cl|x [8])) # (\KEY[3]~input_o  & ((\cs|lines|x [8]))) ) )

	.dataa(!\cs|cl|x [8]),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(!\cs|lines|x [8]),
	.datae(gnd),
	.dataf(!\cs|lines|write_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|x[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|x[8]~8 .extended_lut = "off";
defparam \cs|x[8]~8 .lut_mask = 64'h505F505F55555555;
defparam \cs|x[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N3
cyclonev_lcell_comb \cs|lines|x[7]~feeder (
// Equation(s):
// \cs|lines|x[7]~feeder_combout  = ( \cs|lines|yil [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|yil [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|x[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|x[7]~feeder .extended_lut = "off";
defparam \cs|lines|x[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|x[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y62_N4
dffeas \cs|lines|x[7] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|x[7]~feeder_combout ),
	.asdata(\cs|lines|xil [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|x[7] .is_wysiwyg = "true";
defparam \cs|lines|x[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N21
cyclonev_lcell_comb \cs|x[7]~7 (
// Equation(s):
// \cs|x[7]~7_combout  = ( \cs|cl|x [7] & ( (!\KEY[3]~input_o ) # ((\cs|lines|write_done~q ) # (\cs|lines|x [7])) ) ) # ( !\cs|cl|x [7] & ( (\KEY[3]~input_o  & (\cs|lines|x [7] & !\cs|lines|write_done~q )) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(!\cs|lines|x [7]),
	.datad(!\cs|lines|write_done~q ),
	.datae(gnd),
	.dataf(!\cs|cl|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|x[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|x[7]~7 .extended_lut = "off";
defparam \cs|x[7]~7 .lut_mask = 64'h05000500AFFFAFFF;
defparam \cs|x[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N0
cyclonev_lcell_comb \fb|Add4~25 (
// Equation(s):
// \fb|Add4~25_sumout  = SUM(( \cs|x[7]~7_combout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [0])) # (\KEY[3]~input_o  & ((\cs|lines|y [0]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [0])))) ) + ( !VCC ))
// \fb|Add4~26  = CARRY(( \cs|x[7]~7_combout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [0])) # (\KEY[3]~input_o  & ((\cs|lines|y [0]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [0])))) ) + ( !VCC ))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|cl|y [0]),
	.datad(!\cs|x[7]~7_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add4~25_sumout ),
	.cout(\fb|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add4~25 .extended_lut = "off";
defparam \fb|Add4~25 .lut_mask = 64'h0000F2D0000000FF;
defparam \fb|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N3
cyclonev_lcell_comb \fb|Add4~29 (
// Equation(s):
// \fb|Add4~29_sumout  = SUM(( \cs|x[8]~8_combout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [1])) # (\KEY[3]~input_o  & ((\cs|lines|y [1]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [1])))) ) + ( \fb|Add4~26  ))
// \fb|Add4~30  = CARRY(( \cs|x[8]~8_combout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [1])) # (\KEY[3]~input_o  & ((\cs|lines|y [1]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [1])))) ) + ( \fb|Add4~26  ))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|cl|y [1]),
	.datad(!\cs|x[8]~8_combout ),
	.datae(gnd),
	.dataf(!\cs|lines|y [1]),
	.datag(gnd),
	.cin(\fb|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add4~29_sumout ),
	.cout(\fb|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add4~29 .extended_lut = "off";
defparam \fb|Add4~29 .lut_mask = 64'h0000F2D0000000FF;
defparam \fb|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N6
cyclonev_lcell_comb \fb|Add4~33 (
// Equation(s):
// \fb|Add4~33_sumout  = SUM(( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [0])) # (\KEY[3]~input_o  & ((\cs|lines|y [0]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [0])))) ) + ( \fb|Add5~17_sumout  ) + ( \fb|Add4~30  ))
// \fb|Add4~34  = CARRY(( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [0])) # (\KEY[3]~input_o  & ((\cs|lines|y [0]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [0])))) ) + ( \fb|Add5~17_sumout  ) + ( \fb|Add4~30  ))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|cl|y [0]),
	.datad(!\cs|lines|y [0]),
	.datae(gnd),
	.dataf(!\fb|Add5~17_sumout ),
	.datag(gnd),
	.cin(\fb|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add4~33_sumout ),
	.cout(\fb|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add4~33 .extended_lut = "off";
defparam \fb|Add4~33 .lut_mask = 64'h0000FF0000000D2F;
defparam \fb|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N9
cyclonev_lcell_comb \fb|Add4~37 (
// Equation(s):
// \fb|Add4~37_sumout  = SUM(( \fb|Add5~21_sumout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [1])) # (\KEY[3]~input_o  & ((\cs|lines|y [1]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [1])))) ) + ( \fb|Add4~34  ))
// \fb|Add4~38  = CARRY(( \fb|Add5~21_sumout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [1])) # (\KEY[3]~input_o  & ((\cs|lines|y [1]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [1])))) ) + ( \fb|Add4~34  ))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|cl|y [1]),
	.datad(!\fb|Add5~21_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|y [1]),
	.datag(gnd),
	.cin(\fb|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add4~37_sumout ),
	.cout(\fb|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add4~37 .extended_lut = "off";
defparam \fb|Add4~37 .lut_mask = 64'h0000F2D0000000FF;
defparam \fb|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N12
cyclonev_lcell_comb \fb|Add4~41 (
// Equation(s):
// \fb|Add4~41_sumout  = SUM(( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [2])) # (\KEY[3]~input_o  & ((\cs|lines|y [2]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [2])))) ) + ( \fb|Add5~25_sumout  ) + ( \fb|Add4~38  ))
// \fb|Add4~42  = CARRY(( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [2])) # (\KEY[3]~input_o  & ((\cs|lines|y [2]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [2])))) ) + ( \fb|Add5~25_sumout  ) + ( \fb|Add4~38  ))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|cl|y [2]),
	.datad(!\cs|lines|y [2]),
	.datae(gnd),
	.dataf(!\fb|Add5~25_sumout ),
	.datag(gnd),
	.cin(\fb|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add4~41_sumout ),
	.cout(\fb|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add4~41 .extended_lut = "off";
defparam \fb|Add4~41 .lut_mask = 64'h0000FF0000000D2F;
defparam \fb|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N15
cyclonev_lcell_comb \fb|Add4~45 (
// Equation(s):
// \fb|Add4~45_sumout  = SUM(( \fb|Add5~29_sumout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [3])) # (\KEY[3]~input_o  & ((\cs|lines|y [3]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [3])))) ) + ( \fb|Add4~42  ))
// \fb|Add4~46  = CARRY(( \fb|Add5~29_sumout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [3])) # (\KEY[3]~input_o  & ((\cs|lines|y [3]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [3])))) ) + ( \fb|Add4~42  ))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|cl|y [3]),
	.datad(!\fb|Add5~29_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|y [3]),
	.datag(gnd),
	.cin(\fb|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add4~45_sumout ),
	.cout(\fb|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add4~45 .extended_lut = "off";
defparam \fb|Add4~45 .lut_mask = 64'h0000F2D0000000FF;
defparam \fb|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N18
cyclonev_lcell_comb \fb|Add4~17 (
// Equation(s):
// \fb|Add4~17_sumout  = SUM(( \fb|Add5~9_sumout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [4])) # (\KEY[3]~input_o  & ((\cs|lines|y [4]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [4])))) ) + ( \fb|Add4~46  ))
// \fb|Add4~18  = CARRY(( \fb|Add5~9_sumout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [4])) # (\KEY[3]~input_o  & ((\cs|lines|y [4]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [4])))) ) + ( \fb|Add4~46  ))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|cl|y [4]),
	.datad(!\fb|Add5~9_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|y [4]),
	.datag(gnd),
	.cin(\fb|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add4~17_sumout ),
	.cout(\fb|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add4~17 .extended_lut = "off";
defparam \fb|Add4~17 .lut_mask = 64'h0000F2D0000000FF;
defparam \fb|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N21
cyclonev_lcell_comb \fb|Add4~21 (
// Equation(s):
// \fb|Add4~21_sumout  = SUM(( \fb|Add5~13_sumout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [5])) # (\KEY[3]~input_o  & ((\cs|lines|y [5]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [5])))) ) + ( \fb|Add4~18  ))
// \fb|Add4~22  = CARRY(( \fb|Add5~13_sumout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [5])) # (\KEY[3]~input_o  & ((\cs|lines|y [5]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [5])))) ) + ( \fb|Add4~18  ))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|cl|y [5]),
	.datad(!\fb|Add5~13_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|y [5]),
	.datag(gnd),
	.cin(\fb|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add4~21_sumout ),
	.cout(\fb|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add4~21 .extended_lut = "off";
defparam \fb|Add4~21 .lut_mask = 64'h0000F2D0000000FF;
defparam \fb|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N24
cyclonev_lcell_comb \fb|Add4~5 (
// Equation(s):
// \fb|Add4~5_sumout  = SUM(( \fb|Add5~1_sumout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [6])) # (\KEY[3]~input_o  & ((\cs|lines|y [6]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [6])))) ) + ( \fb|Add4~22  ))
// \fb|Add4~6  = CARRY(( \fb|Add5~1_sumout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [6])) # (\KEY[3]~input_o  & ((\cs|lines|y [6]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [6])))) ) + ( \fb|Add4~22  ))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|cl|y [6]),
	.datad(!\fb|Add5~1_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|y [6]),
	.datag(gnd),
	.cin(\fb|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add4~5_sumout ),
	.cout(\fb|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add4~5 .extended_lut = "off";
defparam \fb|Add4~5 .lut_mask = 64'h0000F2D0000000FF;
defparam \fb|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N51
cyclonev_lcell_comb \fb|Add5~5 (
// Equation(s):
// \fb|Add5~5_sumout  = SUM(( GND ) + ( GND ) + ( \fb|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add5~5 .extended_lut = "off";
defparam \fb|Add5~5 .lut_mask = 64'h0000FFFF00000000;
defparam \fb|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N27
cyclonev_lcell_comb \fb|Add4~9 (
// Equation(s):
// \fb|Add4~9_sumout  = SUM(( \fb|Add5~5_sumout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [7])) # (\KEY[3]~input_o  & ((\cs|lines|y [7]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [7])))) ) + ( \fb|Add4~6  ))
// \fb|Add4~10  = CARRY(( \fb|Add5~5_sumout  ) + ( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [7])) # (\KEY[3]~input_o  & ((\cs|lines|y [7]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [7])))) ) + ( \fb|Add4~6  ))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|cl|y [7]),
	.datad(!\fb|Add5~5_sumout ),
	.datae(gnd),
	.dataf(!\cs|lines|y [7]),
	.datag(gnd),
	.cin(\fb|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add4~9_sumout ),
	.cout(\fb|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add4~9 .extended_lut = "off";
defparam \fb|Add4~9 .lut_mask = 64'h0000F2D0000000FF;
defparam \fb|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N30
cyclonev_lcell_comb \fb|Add4~1 (
// Equation(s):
// \fb|Add4~1_sumout  = SUM(( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [8])) # (\KEY[3]~input_o  & ((\cs|lines|y [8]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [8])))) ) + ( GND ) + ( \fb|Add4~10  ))
// \fb|Add4~2  = CARRY(( (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|y [8])) # (\KEY[3]~input_o  & ((\cs|lines|y [8]))))) # (\cs|lines|write_done~q  & (((\cs|cl|y [8])))) ) + ( GND ) + ( \fb|Add4~10  ))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cs|cl|y [8]),
	.datad(!\cs|lines|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add4~1_sumout ),
	.cout(\fb|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add4~1 .extended_lut = "off";
defparam \fb|Add4~1 .lut_mask = 64'h0000FFFF00000D2F;
defparam \fb|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N33
cyclonev_lcell_comb \fb|Add4~13 (
// Equation(s):
// \fb|Add4~13_sumout  = SUM(( GND ) + ( GND ) + ( \fb|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add4~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add4~13 .extended_lut = "off";
defparam \fb|Add4~13 .lut_mask = 64'h0000FFFF00000000;
defparam \fb|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N45
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1356w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1356w[3]~0_combout  = ( \fb|Add4~9_sumout  & ( \fb|Add4~17_sumout  & ( (!\fb|Add4~5_sumout  & (\fb|Add4~1_sumout  & (\fb|Add4~21_sumout  & \fb|Add4~13_sumout ))) ) ) )

	.dataa(!\fb|Add4~5_sumout ),
	.datab(!\fb|Add4~1_sumout ),
	.datac(!\fb|Add4~21_sumout ),
	.datad(!\fb|Add4~13_sumout ),
	.datae(!\fb|Add4~9_sumout ),
	.dataf(!\fb|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1356w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1356w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1356w[3]~0 .lut_mask = 64'h0000000000000002;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1356w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N42
cyclonev_lcell_comb \cs|Selector0~0 (
// Equation(s):
// \cs|Selector0~0_combout  = ( \cs|ps [0] & ( \cs|ps [2] & ( !\cs|lines|write_done~q  ) ) ) # ( !\cs|ps [0] & ( \cs|ps [2] & ( !\cs|lines|write_done~q  ) ) ) # ( \cs|ps [0] & ( !\cs|ps [2] & ( !\cs|lines|write_done~q  ) ) ) # ( !\cs|ps [0] & ( !\cs|ps [2] & 
// ( (!\cs|lines|write_done~q  & (((\KEY[3]~input_o ) # (\cs|ps [3])) # (\cs|ps [1]))) ) ) )

	.dataa(!\cs|ps [1]),
	.datab(!\cs|lines|write_done~q ),
	.datac(!\cs|ps [3]),
	.datad(!\KEY[3]~input_o ),
	.datae(!\cs|ps [0]),
	.dataf(!\cs|ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|Selector0~0 .extended_lut = "off";
defparam \cs|Selector0~0 .lut_mask = 64'h4CCCCCCCCCCCCCCC;
defparam \cs|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N24
cyclonev_lcell_comb \cs|lines|x[0]~feeder (
// Equation(s):
// \cs|lines|x[0]~feeder_combout  = \cs|lines|yil [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|yil [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|x[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|x[0]~feeder .extended_lut = "off";
defparam \cs|lines|x[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cs|lines|x[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N25
dffeas \cs|lines|x[0] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|x[0]~feeder_combout ),
	.asdata(\cs|lines|xil [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|x[0] .is_wysiwyg = "true";
defparam \cs|lines|x[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N12
cyclonev_lcell_comb \cs|x[0]~0 (
// Equation(s):
// \cs|x[0]~0_combout  = ( \cs|lines|x [0] & ( ((!\cs|lines|write_done~q  & \KEY[3]~input_o )) # (\cs|cl|x [0]) ) ) # ( !\cs|lines|x [0] & ( (\cs|cl|x [0] & ((!\KEY[3]~input_o ) # (\cs|lines|write_done~q ))) ) )

	.dataa(gnd),
	.datab(!\cs|cl|x [0]),
	.datac(!\cs|lines|write_done~q ),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!\cs|lines|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|x[0]~0 .extended_lut = "off";
defparam \cs|x[0]~0 .lut_mask = 64'h3303330333F333F3;
defparam \cs|x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N39
cyclonev_lcell_comb \cs|lines|x[1]~feeder (
// Equation(s):
// \cs|lines|x[1]~feeder_combout  = \cs|lines|yil [1]

	.dataa(!\cs|lines|yil [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|x[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|x[1]~feeder .extended_lut = "off";
defparam \cs|lines|x[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \cs|lines|x[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N40
dffeas \cs|lines|x[1] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|x[1]~feeder_combout ),
	.asdata(\cs|lines|xil [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|x[1] .is_wysiwyg = "true";
defparam \cs|lines|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N15
cyclonev_lcell_comb \cs|x[1]~1 (
// Equation(s):
// \cs|x[1]~1_combout  = (!\cs|lines|write_done~q  & ((!\KEY[3]~input_o  & (\cs|cl|x [1])) # (\KEY[3]~input_o  & ((\cs|lines|x [1]))))) # (\cs|lines|write_done~q  & (\cs|cl|x [1]))

	.dataa(!\cs|lines|write_done~q ),
	.datab(!\cs|cl|x [1]),
	.datac(!\cs|lines|x [1]),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|x[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|x[1]~1 .extended_lut = "off";
defparam \cs|x[1]~1 .lut_mask = 64'h331B331B331B331B;
defparam \cs|x[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N6
cyclonev_lcell_comb \cs|lines|x[2]~feeder (
// Equation(s):
// \cs|lines|x[2]~feeder_combout  = \cs|lines|yil [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|yil [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|x[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|x[2]~feeder .extended_lut = "off";
defparam \cs|lines|x[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cs|lines|x[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N7
dffeas \cs|lines|x[2] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|x[2]~feeder_combout ),
	.asdata(\cs|lines|xil [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|x[2] .is_wysiwyg = "true";
defparam \cs|lines|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N57
cyclonev_lcell_comb \cs|x[2]~2 (
// Equation(s):
// \cs|x[2]~2_combout  = ( \cs|lines|x [2] & ( ((!\cs|lines|write_done~q  & \KEY[3]~input_o )) # (\cs|cl|x [2]) ) ) # ( !\cs|lines|x [2] & ( (\cs|cl|x [2] & ((!\KEY[3]~input_o ) # (\cs|lines|write_done~q ))) ) )

	.dataa(!\cs|cl|x [2]),
	.datab(gnd),
	.datac(!\cs|lines|write_done~q ),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!\cs|lines|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|x[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|x[2]~2 .extended_lut = "off";
defparam \cs|x[2]~2 .lut_mask = 64'h5505550555F555F5;
defparam \cs|x[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N45
cyclonev_lcell_comb \cs|lines|x[3]~feeder (
// Equation(s):
// \cs|lines|x[3]~feeder_combout  = \cs|lines|yil [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cs|lines|yil [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|x[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|x[3]~feeder .extended_lut = "off";
defparam \cs|lines|x[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cs|lines|x[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N47
dffeas \cs|lines|x[3] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|x[3]~feeder_combout ),
	.asdata(\cs|lines|xil [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|x[3] .is_wysiwyg = "true";
defparam \cs|lines|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N42
cyclonev_lcell_comb \cs|x[3]~3 (
// Equation(s):
// \cs|x[3]~3_combout  = ( \cs|lines|x [3] & ( ((!\cs|lines|write_done~q  & \KEY[3]~input_o )) # (\cs|cl|x [3]) ) ) # ( !\cs|lines|x [3] & ( (\cs|cl|x [3] & ((!\KEY[3]~input_o ) # (\cs|lines|write_done~q ))) ) )

	.dataa(gnd),
	.datab(!\cs|lines|write_done~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\cs|cl|x [3]),
	.datae(gnd),
	.dataf(!\cs|lines|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|x[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|x[3]~3 .extended_lut = "off";
defparam \cs|x[3]~3 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \cs|x[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N12
cyclonev_lcell_comb \cs|lines|x[4]~feeder (
// Equation(s):
// \cs|lines|x[4]~feeder_combout  = ( \cs|lines|yil [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cs|lines|yil [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|x[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|x[4]~feeder .extended_lut = "off";
defparam \cs|lines|x[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cs|lines|x[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y62_N13
dffeas \cs|lines|x[4] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|x[4]~feeder_combout ),
	.asdata(\cs|lines|xil [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|x[4] .is_wysiwyg = "true";
defparam \cs|lines|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N0
cyclonev_lcell_comb \cs|x[4]~4 (
// Equation(s):
// \cs|x[4]~4_combout  = ( \KEY[3]~input_o  & ( (!\cs|lines|write_done~q  & (\cs|lines|x [4])) # (\cs|lines|write_done~q  & ((\cs|cl|x [4]))) ) ) # ( !\KEY[3]~input_o  & ( \cs|cl|x [4] ) )

	.dataa(!\cs|lines|write_done~q ),
	.datab(gnd),
	.datac(!\cs|lines|x [4]),
	.datad(!\cs|cl|x [4]),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|x[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|x[4]~4 .extended_lut = "off";
defparam \cs|x[4]~4 .lut_mask = 64'h00FF00FF0A5F0A5F;
defparam \cs|x[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N21
cyclonev_lcell_comb \cs|lines|x[5]~feeder (
// Equation(s):
// \cs|lines|x[5]~feeder_combout  = \cs|lines|yil [5]

	.dataa(!\cs|lines|yil [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|x[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|x[5]~feeder .extended_lut = "off";
defparam \cs|lines|x[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \cs|lines|x[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y62_N22
dffeas \cs|lines|x[5] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|x[5]~feeder_combout ),
	.asdata(\cs|lines|xil [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|x[5] .is_wysiwyg = "true";
defparam \cs|lines|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N42
cyclonev_lcell_comb \cs|x[5]~5 (
// Equation(s):
// \cs|x[5]~5_combout  = ( \cs|lines|x [5] & ( ((!\cs|lines|write_done~q  & \KEY[3]~input_o )) # (\cs|cl|x [5]) ) ) # ( !\cs|lines|x [5] & ( (\cs|cl|x [5] & ((!\KEY[3]~input_o ) # (\cs|lines|write_done~q ))) ) )

	.dataa(!\cs|lines|write_done~q ),
	.datab(gnd),
	.datac(!\cs|cl|x [5]),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!\cs|lines|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|x[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|x[5]~5 .extended_lut = "off";
defparam \cs|x[5]~5 .lut_mask = 64'h0F050F050FAF0FAF;
defparam \cs|x[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N51
cyclonev_lcell_comb \cs|lines|x[6]~feeder (
// Equation(s):
// \cs|lines|x[6]~feeder_combout  = \cs|lines|yil [6]

	.dataa(!\cs|lines|yil [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|lines|x[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|lines|x[6]~feeder .extended_lut = "off";
defparam \cs|lines|x[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \cs|lines|x[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y62_N52
dffeas \cs|lines|x[6] (
	.clk(\cdivin|divided_clocks [15]),
	.d(\cs|lines|x[6]~feeder_combout ),
	.asdata(\cs|lines|xil [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cs|lines|Add0~1_sumout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs|lines|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cs|lines|x[6] .is_wysiwyg = "true";
defparam \cs|lines|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y62_N57
cyclonev_lcell_comb \cs|x[6]~6 (
// Equation(s):
// \cs|x[6]~6_combout  = ( \cs|lines|x [6] & ( ((!\cs|lines|write_done~q  & \KEY[3]~input_o )) # (\cs|cl|x [6]) ) ) # ( !\cs|lines|x [6] & ( (\cs|cl|x [6] & ((!\KEY[3]~input_o ) # (\cs|lines|write_done~q ))) ) )

	.dataa(!\cs|lines|write_done~q ),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(!\cs|cl|x [6]),
	.datae(gnd),
	.dataf(!\cs|lines|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cs|x[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cs|x[6]~6 .extended_lut = "off";
defparam \cs|x[6]~6 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \cs|x[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1356w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y61_N15
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1396w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1396w[3]~0_combout  = ( \fb|Add4~1_sumout  & ( \fb|Add4~13_sumout  & ( (\fb|Add4~5_sumout  & (\fb|Add4~17_sumout  & (\fb|Add4~9_sumout  & \fb|Add4~21_sumout ))) ) ) )

	.dataa(!\fb|Add4~5_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~21_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1396w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1396w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1396w[3]~0 .lut_mask = 64'h0000000000000001;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1396w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1396w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N12
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1303w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1303w[3]~0_combout  = ( \fb|Add4~21_sumout  & ( \fb|Add4~5_sumout  & ( (!\fb|Add4~9_sumout  & (\fb|Add4~17_sumout  & (\fb|Add4~13_sumout  & \fb|Add4~1_sumout ))) ) ) )

	.dataa(!\fb|Add4~9_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~13_sumout ),
	.datad(!\fb|Add4~1_sumout ),
	.datae(!\fb|Add4~21_sumout ),
	.dataf(!\fb|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1303w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1303w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1303w[3]~0 .lut_mask = 64'h0000000000000002;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1303w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1303w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N27
cyclonev_lcell_comb \fb|Add7~37 (
// Equation(s):
// \fb|Add7~37_sumout  = SUM(( !\fb|v_count [9] $ (!\fb|v_count [7]) ) + ( \fb|Add7~35  ) + ( \fb|Add7~34  ))
// \fb|Add7~38  = CARRY(( !\fb|v_count [9] $ (!\fb|v_count [7]) ) + ( \fb|Add7~35  ) + ( \fb|Add7~34  ))
// \fb|Add7~39  = SHARE((\fb|v_count [9] & \fb|v_count [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [9]),
	.datad(!\fb|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~34 ),
	.sharein(\fb|Add7~35 ),
	.combout(),
	.sumout(\fb|Add7~37_sumout ),
	.cout(\fb|Add7~38 ),
	.shareout(\fb|Add7~39 ));
// synopsys translate_off
defparam \fb|Add7~37 .extended_lut = "off";
defparam \fb|Add7~37 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add7~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y64_N28
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add7~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|h_count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N15
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1263w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1263w[3]~0_combout  = ( \fb|Add4~1_sumout  & ( \fb|Add4~17_sumout  & ( (\fb|Add4~21_sumout  & (!\fb|Add4~5_sumout  & (!\fb|Add4~9_sumout  & \fb|Add4~13_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~13_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1263w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1263w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1263w[3]~0 .lut_mask = 64'h0000000000000040;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1263w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1263w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N18
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout  = ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( \fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// \fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) # (\fb|buffer_rtl_0|auto_generated|ram_block1a55~portbdataout ) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// \fb|buffer_rtl_0|auto_generated|ram_block1a55~portbdataout ) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18 .lut_mask = 64'h00552727AAFF2727;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N27
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1283w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1283w[3]~0_combout  = ( \fb|Add4~13_sumout  & ( !\fb|Add4~21_sumout  & ( (\fb|Add4~5_sumout  & (!\fb|Add4~9_sumout  & (\fb|Add4~1_sumout  & \fb|Add4~17_sumout ))) ) ) )

	.dataa(!\fb|Add4~5_sumout ),
	.datab(!\fb|Add4~9_sumout ),
	.datac(!\fb|Add4~1_sumout ),
	.datad(!\fb|Add4~17_sumout ),
	.datae(!\fb|Add4~13_sumout ),
	.dataf(!\fb|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1283w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1283w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1283w[3]~0 .lut_mask = 64'h0000000400000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1283w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1283w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y62_N15
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1336w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1336w[3]~0_combout  = ( \fb|Add4~9_sumout  & ( \fb|Add4~13_sumout  & ( (\fb|Add4~1_sumout  & (\fb|Add4~17_sumout  & (!\fb|Add4~21_sumout  & !\fb|Add4~5_sumout ))) ) ) )

	.dataa(!\fb|Add4~1_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~21_sumout ),
	.datad(!\fb|Add4~5_sumout ),
	.datae(!\fb|Add4~9_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1336w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1336w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1336w[3]~0 .lut_mask = 64'h0000000000001000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1336w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1336w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N48
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1243w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1243w[3]~0_combout  = ( \fb|Add4~13_sumout  & ( \fb|Add4~1_sumout  & ( (!\fb|Add4~21_sumout  & (!\fb|Add4~5_sumout  & (!\fb|Add4~9_sumout  & \fb|Add4~17_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~17_sumout ),
	.datae(!\fb|Add4~13_sumout ),
	.dataf(!\fb|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1243w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1243w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1243w[3]~0 .lut_mask = 64'h0000000000000080;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1243w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1243w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y63_N27
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1376w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1376w[3]~0_combout  = ( \fb|Add4~9_sumout  & ( \fb|Add4~5_sumout  & ( (\fb|Add4~17_sumout  & (\fb|Add4~1_sumout  & (\fb|Add4~13_sumout  & !\fb|Add4~21_sumout ))) ) ) )

	.dataa(!\fb|Add4~17_sumout ),
	.datab(!\fb|Add4~1_sumout ),
	.datac(!\fb|Add4~13_sumout ),
	.datad(!\fb|Add4~21_sumout ),
	.datae(!\fb|Add4~9_sumout ),
	.dataf(!\fb|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1376w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1376w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1376w[3]~0 .lut_mask = 64'h0000000000000100;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1376w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1376w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N6
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2])) # (\fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (((\fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout ) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout  & (\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (((\fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout ) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2])) # (\fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// \fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout )))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] 
// & (\fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout  & (\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// \fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout )))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16 .lut_mask = 64'h0252A2F20757A7F7;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N19
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add7~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|h_count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y64_N22
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add7~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|h_count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N3
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1386w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1386w[3]~0_combout  = ( \fb|Add4~5_sumout  & ( \fb|Add4~21_sumout  & ( (\fb|Add4~9_sumout  & (\fb|Add4~1_sumout  & (\fb|Add4~13_sumout  & !\fb|Add4~17_sumout ))) ) ) )

	.dataa(!\fb|Add4~9_sumout ),
	.datab(!\fb|Add4~1_sumout ),
	.datac(!\fb|Add4~13_sumout ),
	.datad(!\fb|Add4~17_sumout ),
	.datae(!\fb|Add4~5_sumout ),
	.dataf(!\fb|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1386w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1386w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1386w[3]~0 .lut_mask = 64'h0000000000000100;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1386w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1386w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N3
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1253w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1253w[3]~0_combout  = ( \fb|Add4~1_sumout  & ( \fb|Add4~13_sumout  & ( (\fb|Add4~21_sumout  & (!\fb|Add4~9_sumout  & (!\fb|Add4~5_sumout  & !\fb|Add4~17_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~9_sumout ),
	.datac(!\fb|Add4~5_sumout ),
	.datad(!\fb|Add4~17_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1253w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1253w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1253w[3]~0 .lut_mask = 64'h0000000000004000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1253w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y57_N48
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1293w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1293w[3]~0_combout  = ( \fb|Add4~1_sumout  & ( \fb|Add4~13_sumout  & ( (\fb|Add4~21_sumout  & (!\fb|Add4~17_sumout  & (!\fb|Add4~9_sumout  & \fb|Add4~5_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~5_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1293w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1293w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1293w[3]~0 .lut_mask = 64'h0000000000000040;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1293w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1293w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N12
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1346w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1346w[3]~0_combout  = ( !\fb|Add4~5_sumout  & ( \fb|Add4~21_sumout  & ( (\fb|Add4~1_sumout  & (\fb|Add4~9_sumout  & (!\fb|Add4~17_sumout  & \fb|Add4~13_sumout ))) ) ) )

	.dataa(!\fb|Add4~1_sumout ),
	.datab(!\fb|Add4~9_sumout ),
	.datac(!\fb|Add4~17_sumout ),
	.datad(!\fb|Add4~13_sumout ),
	.datae(!\fb|Add4~5_sumout ),
	.dataf(!\fb|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1346w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1346w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1346w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1346w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1346w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N36
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout  = ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( \fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a62~portbdataout ) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( \fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout ))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|ram_block1a62~portbdataout  & \fb|buffer_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout ))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17 .lut_mask = 64'h303F0505303FF5F5;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N12
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1273w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1273w[3]~0_combout  = ( \fb|Add4~1_sumout  & ( \fb|Add4~5_sumout  & ( (!\fb|Add4~9_sumout  & (!\fb|Add4~21_sumout  & (!\fb|Add4~17_sumout  & \fb|Add4~13_sumout ))) ) ) )

	.dataa(!\fb|Add4~9_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~17_sumout ),
	.datad(!\fb|Add4~13_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1273w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1273w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1273w[3]~0 .lut_mask = 64'h0000000000000080;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1273w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1273w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y59_N27
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1366w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1366w[3]~0_combout  = ( \fb|Add4~9_sumout  & ( \fb|Add4~5_sumout  & ( (!\fb|Add4~21_sumout  & (!\fb|Add4~17_sumout  & (\fb|Add4~1_sumout  & \fb|Add4~13_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~1_sumout ),
	.datad(!\fb|Add4~13_sumout ),
	.datae(!\fb|Add4~9_sumout ),
	.dataf(!\fb|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1366w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1366w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1366w[3]~0 .lut_mask = 64'h0000000000000008;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1366w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1366w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N36
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1232w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1232w[3]~0_combout  = ( !\fb|Add4~5_sumout  & ( \fb|Add4~13_sumout  & ( (!\fb|Add4~17_sumout  & (\fb|Add4~1_sumout  & (!\fb|Add4~9_sumout  & !\fb|Add4~21_sumout ))) ) ) )

	.dataa(!\fb|Add4~17_sumout ),
	.datab(!\fb|Add4~1_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~21_sumout ),
	.datae(!\fb|Add4~5_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1232w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1232w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1232w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1232w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1232w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N54
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1325w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1325w[3]~0_combout  = ( \fb|Add4~13_sumout  & ( \fb|Add4~1_sumout  & ( (!\fb|Add4~5_sumout  & (!\fb|Add4~21_sumout  & (!\fb|Add4~17_sumout  & \fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~5_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~17_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~13_sumout ),
	.dataf(!\fb|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1325w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1325w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1325w[3]~0 .lut_mask = 64'h0000000000000080;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1325w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1325w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N48
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) 
// # ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout )))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [3])))) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout ))))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b 
// [2] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout )) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout ))))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout  
// & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout ))))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N0
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout  = ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout  & ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout  & ( 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]) # ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout  & ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout  & ( 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [1])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout )))) ) ) ) # ( 
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout  & ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (((\fb|buffer_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout )))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout  & ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout  & ( 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout )))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19 .lut_mask = 64'h030503F5F305F3F5;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N30
cyclonev_lcell_comb \fb|Add7~41 (
// Equation(s):
// \fb|Add7~41_sumout  = SUM(( \fb|v_count [8] ) + ( \fb|Add7~39  ) + ( \fb|Add7~38  ))
// \fb|Add7~42  = CARRY(( \fb|v_count [8] ) + ( \fb|Add7~39  ) + ( \fb|Add7~38  ))
// \fb|Add7~43  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~38 ),
	.sharein(\fb|Add7~39 ),
	.combout(),
	.sumout(\fb|Add7~41_sumout ),
	.cout(\fb|Add7~42 ),
	.shareout(\fb|Add7~43 ));
// synopsys translate_off
defparam \fb|Add7~41 .extended_lut = "off";
defparam \fb|Add7~41 .lut_mask = 64'h0000000000000F0F;
defparam \fb|Add7~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y64_N32
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add7~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|h_count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N33
cyclonev_lcell_comb \fb|Add7~45 (
// Equation(s):
// \fb|Add7~45_sumout  = SUM(( \fb|v_count [9] ) + ( \fb|Add7~43  ) + ( \fb|Add7~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~42 ),
	.sharein(\fb|Add7~43 ),
	.combout(),
	.sumout(\fb|Add7~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add7~45 .extended_lut = "off";
defparam \fb|Add7~45 .lut_mask = 64'h0000000000000F0F;
defparam \fb|Add7~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y64_N35
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add7~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|h_count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N27
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode778w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout  = ( \fb|Add4~9_sumout  & ( !\fb|Add4~13_sumout  & ( (!\fb|Add4~21_sumout  & (!\fb|Add4~5_sumout  & (!\fb|Add4~1_sumout  & \fb|Add4~17_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~1_sumout ),
	.datad(!\fb|Add4~17_sumout ),
	.datae(!\fb|Add4~9_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode778w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode778w[3]~0 .lut_mask = 64'h0000008000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode778w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode798w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout  = ( !\fb|Add4~1_sumout  & ( !\fb|Add4~13_sumout  & ( (\fb|Add4~21_sumout  & (\fb|Add4~9_sumout  & (\fb|Add4~17_sumout  & !\fb|Add4~5_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~9_sumout ),
	.datac(!\fb|Add4~17_sumout ),
	.datad(!\fb|Add4~5_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode798w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode798w[3]~0 .lut_mask = 64'h0100000000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode798w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y70_N33
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode767w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode767w[3]~0_combout  = ( !\fb|Add4~1_sumout  & ( \fb|Add4~9_sumout  & ( (!\fb|Add4~17_sumout  & (!\fb|Add4~21_sumout  & (!\fb|Add4~13_sumout  & !\fb|Add4~5_sumout ))) ) ) )

	.dataa(!\fb|Add4~17_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~13_sumout ),
	.datad(!\fb|Add4~5_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode767w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode767w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode767w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode767w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode767w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout  = ( \fb|Add4~9_sumout  & ( !\fb|Add4~1_sumout  & ( (\fb|Add4~21_sumout  & (!\fb|Add4~17_sumout  & (!\fb|Add4~5_sumout  & !\fb|Add4~13_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~5_sumout ),
	.datad(!\fb|Add4~13_sumout ),
	.datae(!\fb|Add4~9_sumout ),
	.dataf(!\fb|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0 .lut_mask = 64'h0000400000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N36
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout  = ( \fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( \fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// \fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout ) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// \fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout ) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 .lut_mask = 64'h00CC474733FF4747;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N6
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode818w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout  = ( !\fb|Add4~1_sumout  & ( \fb|Add4~9_sumout  & ( (!\fb|Add4~21_sumout  & (\fb|Add4~17_sumout  & (!\fb|Add4~13_sumout  & \fb|Add4~5_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~13_sumout ),
	.datad(!\fb|Add4~5_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode818w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode818w[3]~0 .lut_mask = 64'h0000000000200000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode818w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode808w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout  = ( \fb|Add4~5_sumout  & ( \fb|Add4~9_sumout  & ( (!\fb|Add4~21_sumout  & (!\fb|Add4~17_sumout  & (!\fb|Add4~13_sumout  & !\fb|Add4~1_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~13_sumout ),
	.datad(!\fb|Add4~1_sumout ),
	.datae(!\fb|Add4~5_sumout ),
	.dataf(!\fb|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode808w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode808w[3]~0 .lut_mask = 64'h0000000000008000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode808w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N48
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode828w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout  = ( !\fb|Add4~1_sumout  & ( \fb|Add4~9_sumout  & ( (\fb|Add4~21_sumout  & (!\fb|Add4~13_sumout  & (\fb|Add4~5_sumout  & !\fb|Add4~17_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~13_sumout ),
	.datac(!\fb|Add4~5_sumout ),
	.datad(!\fb|Add4~17_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode828w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode828w[3]~0 .lut_mask = 64'h0000000004000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode828w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y57_N18
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode838w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode838w[3]~0_combout  = ( !\fb|Add4~1_sumout  & ( !\fb|Add4~13_sumout  & ( (\fb|Add4~21_sumout  & (\fb|Add4~17_sumout  & (\fb|Add4~9_sumout  & \fb|Add4~5_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~5_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode838w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode838w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode838w[3]~0 .lut_mask = 64'h0001000000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode838w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode838w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N6
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout  = ( \fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( \fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b [1]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout ) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( \fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a14~portbdataout ))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout  & !\fb|buffer_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a14~portbdataout ))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3 .lut_mask = 64'h330F5500330F55FF;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N36
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode744w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode744w[3]~0_combout  = ( \fb|Add4~5_sumout  & ( !\fb|Add4~1_sumout  & ( (\fb|Add4~21_sumout  & (\fb|Add4~17_sumout  & (!\fb|Add4~13_sumout  & !\fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~13_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~5_sumout ),
	.dataf(!\fb|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode744w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode744w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode744w[3]~0 .lut_mask = 64'h0000100000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode744w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode744w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N36
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode714w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode714w[3]~0_combout  = ( !\fb|Add4~21_sumout  & ( !\fb|Add4~13_sumout  & ( (\fb|Add4~5_sumout  & (!\fb|Add4~17_sumout  & (!\fb|Add4~9_sumout  & !\fb|Add4~1_sumout ))) ) ) )

	.dataa(!\fb|Add4~5_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~1_sumout ),
	.datae(!\fb|Add4~21_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode714w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode714w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode714w[3]~0 .lut_mask = 64'h4000000000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode714w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode714w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y64_N15
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode734w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode734w[3]~0_combout  = ( !\fb|Add4~9_sumout  & ( !\fb|Add4~13_sumout  & ( (\fb|Add4~21_sumout  & (!\fb|Add4~17_sumout  & (\fb|Add4~5_sumout  & !\fb|Add4~1_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~5_sumout ),
	.datad(!\fb|Add4~1_sumout ),
	.datae(!\fb|Add4~9_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode734w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode734w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode734w[3]~0 .lut_mask = 64'h0400000000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode734w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode734w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y61_N48
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode724w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode724w[3]~0_combout  = ( !\fb|Add4~13_sumout  & ( \fb|Add4~17_sumout  & ( (!\fb|Add4~21_sumout  & (\fb|Add4~5_sumout  & (!\fb|Add4~1_sumout  & !\fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~1_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~13_sumout ),
	.dataf(!\fb|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode724w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode724w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode724w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode724w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode724w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N42
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout  = ( \fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( \fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a7~portbdataout ) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( \fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout ))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|ram_block1a7~portbdataout  & \fb|buffer_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout ))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N12
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode694w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode694w[3]~0_combout  = ( !\fb|Add4~13_sumout  & ( !\fb|Add4~1_sumout  & ( (!\fb|Add4~17_sumout  & (\fb|Add4~21_sumout  & (!\fb|Add4~9_sumout  & !\fb|Add4~5_sumout ))) ) ) )

	.dataa(!\fb|Add4~17_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~5_sumout ),
	.datae(!\fb|Add4~13_sumout ),
	.dataf(!\fb|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode694w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode694w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode694w[3]~0 .lut_mask = 64'h2000000000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode694w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode694w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N0
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode684w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode684w[3]~0_combout  = ( !\fb|Add4~13_sumout  & ( !\fb|Add4~9_sumout  & ( (!\fb|Add4~21_sumout  & (\fb|Add4~17_sumout  & (!\fb|Add4~5_sumout  & !\fb|Add4~1_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~5_sumout ),
	.datad(!\fb|Add4~1_sumout ),
	.datae(!\fb|Add4~13_sumout ),
	.dataf(!\fb|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode684w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode684w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode684w[3]~0 .lut_mask = 64'h2000000000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode684w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode684w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N3
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode667w[3] (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode667w [3] = ( !\fb|Add4~1_sumout  & ( !\fb|Add4~13_sumout  & ( (!\fb|Add4~21_sumout  & (!\fb|Add4~5_sumout  & (!\fb|Add4~9_sumout  & !\fb|Add4~17_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~17_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode667w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode667w[3] .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode667w[3] .lut_mask = 64'h8000000000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode667w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode667w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N6
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode704w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode704w[3]~0_combout  = ( !\fb|Add4~13_sumout  & ( !\fb|Add4~1_sumout  & ( (\fb|Add4~17_sumout  & (\fb|Add4~21_sumout  & (!\fb|Add4~5_sumout  & !\fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~17_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~5_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~13_sumout ),
	.dataf(!\fb|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode704w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode704w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode704w[3]~0 .lut_mask = 64'h1000000000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode704w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode704w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  = ( \fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( \fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout ) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( \fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout )) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & \fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout )) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N0
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout  = ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout ))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) # (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ) ) 
// ) ) # ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout ))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ) ) ) 
// )

	.dataa(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4 .lut_mask = 64'h000F5353F0FF5353;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N54
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1087w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1087w[3]~0_combout  = ( !\fb|Add4~9_sumout  & ( \fb|Add4~13_sumout  & ( (!\fb|Add4~17_sumout  & (!\fb|Add4~1_sumout  & (\fb|Add4~5_sumout  & !\fb|Add4~21_sumout ))) ) ) )

	.dataa(!\fb|Add4~17_sumout ),
	.datab(!\fb|Add4~1_sumout ),
	.datac(!\fb|Add4~5_sumout ),
	.datad(!\fb|Add4~21_sumout ),
	.datae(!\fb|Add4~9_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1087w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1087w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1087w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1087w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1087w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y61_N21
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1107w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1107w[3]~0_combout  = ( !\fb|Add4~1_sumout  & ( \fb|Add4~13_sumout  & ( (\fb|Add4~21_sumout  & (!\fb|Add4~9_sumout  & (\fb|Add4~5_sumout  & !\fb|Add4~17_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~9_sumout ),
	.datac(!\fb|Add4~5_sumout ),
	.datad(!\fb|Add4~17_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1107w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1107w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1107w[3]~0 .lut_mask = 64'h0000000004000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1107w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1107w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y61_N27
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1097w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1097w[3]~0_combout  = ( \fb|Add4~13_sumout  & ( !\fb|Add4~1_sumout  & ( (\fb|Add4~5_sumout  & (!\fb|Add4~21_sumout  & (!\fb|Add4~9_sumout  & \fb|Add4~17_sumout ))) ) ) )

	.dataa(!\fb|Add4~5_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~17_sumout ),
	.datae(!\fb|Add4~13_sumout ),
	.dataf(!\fb|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1097w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1097w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1097w[3]~0 .lut_mask = 64'h0000004000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1097w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1097w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N42
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1117w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1117w[3]~0_combout  = ( !\fb|Add4~1_sumout  & ( \fb|Add4~13_sumout  & ( (\fb|Add4~21_sumout  & (\fb|Add4~5_sumout  & (\fb|Add4~17_sumout  & !\fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~17_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1117w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1117w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1117w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1117w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1117w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N48
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] 
// & (\fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout ))))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// (((\fb|buffer_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout ))))) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout ))))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11 .lut_mask = 64'h440C770C443F773F;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N27
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1150w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1150w[3]~0_combout  = ( !\fb|Add4~1_sumout  & ( \fb|Add4~13_sumout  & ( (!\fb|Add4~21_sumout  & (\fb|Add4~17_sumout  & (!\fb|Add4~5_sumout  & \fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~5_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1150w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1150w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1150w[3]~0 .lut_mask = 64'h0000000000200000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1150w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1150w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N15
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1139w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1139w[3]~0_combout  = ( !\fb|Add4~17_sumout  & ( \fb|Add4~13_sumout  & ( (\fb|Add4~9_sumout  & (!\fb|Add4~21_sumout  & (!\fb|Add4~1_sumout  & !\fb|Add4~5_sumout ))) ) ) )

	.dataa(!\fb|Add4~9_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~1_sumout ),
	.datad(!\fb|Add4~5_sumout ),
	.datae(!\fb|Add4~17_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1139w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1139w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1139w[3]~0 .lut_mask = 64'h0000000040000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1139w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1139w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N18
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1170w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1170w[3]~0_combout  = ( !\fb|Add4~1_sumout  & ( \fb|Add4~17_sumout  & ( (\fb|Add4~9_sumout  & (!\fb|Add4~5_sumout  & (\fb|Add4~21_sumout  & \fb|Add4~13_sumout ))) ) ) )

	.dataa(!\fb|Add4~9_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~21_sumout ),
	.datad(!\fb|Add4~13_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1170w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1170w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1170w[3]~0 .lut_mask = 64'h0000000000040000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1170w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1170w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N0
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1160w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1160w[3]~0_combout  = ( \fb|Add4~13_sumout  & ( !\fb|Add4~17_sumout  & ( (\fb|Add4~21_sumout  & (!\fb|Add4~5_sumout  & (\fb|Add4~9_sumout  & !\fb|Add4~1_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~1_sumout ),
	.datae(!\fb|Add4~13_sumout ),
	.dataf(!\fb|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1160w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1160w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1160w[3]~0 .lut_mask = 64'h0000040000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1160w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1160w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N30
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a43~portbdataout ) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// \fb|buffer_rtl_0|auto_generated|ram_block1a43~portbdataout ) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout )) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout  & 
// ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout )) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N9
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1180w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1180w[3]~0_combout  = ( !\fb|Add4~17_sumout  & ( \fb|Add4~13_sumout  & ( (\fb|Add4~5_sumout  & (!\fb|Add4~21_sumout  & (!\fb|Add4~1_sumout  & \fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~5_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~1_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~17_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1180w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1180w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1180w[3]~0 .lut_mask = 64'h0000000000400000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1180w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1180w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y62_N0
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1210w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1210w[3]~0_combout  = ( !\fb|Add4~1_sumout  & ( \fb|Add4~13_sumout  & ( (\fb|Add4~5_sumout  & (\fb|Add4~17_sumout  & (\fb|Add4~21_sumout  & \fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~5_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~21_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1210w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1210w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1210w[3]~0 .lut_mask = 64'h0000000000010000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1210w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1210w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N9
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1190w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1190w[3]~0_combout  = ( \fb|Add4~13_sumout  & ( \fb|Add4~17_sumout  & ( (!\fb|Add4~21_sumout  & (\fb|Add4~5_sumout  & (!\fb|Add4~1_sumout  & \fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~1_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~13_sumout ),
	.dataf(!\fb|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1190w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1190w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1190w[3]~0 .lut_mask = 64'h0000000000000020;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1190w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1190w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N15
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1200w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1200w[3]~0_combout  = ( !\fb|Add4~1_sumout  & ( \fb|Add4~9_sumout  & ( (\fb|Add4~21_sumout  & (\fb|Add4~5_sumout  & (!\fb|Add4~17_sumout  & \fb|Add4~13_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~17_sumout ),
	.datad(!\fb|Add4~13_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1200w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1200w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1200w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1200w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1200w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N12
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// (((\fb|buffer_rtl_0|auto_generated|address_reg_b [0])) # (\fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout )))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] 
// & (\fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout  & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [0])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout )))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] 
// & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [0])) # (\fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (((\fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout  & 
// \fb|buffer_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout  & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [0])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (((\fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout  & 
// \fb|buffer_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13 .lut_mask = 64'h440344CF770377CF;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N54
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1077w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1077w[3]~0_combout  = ( \fb|Add4~13_sumout  & ( \fb|Add4~17_sumout  & ( (!\fb|Add4~5_sumout  & (\fb|Add4~21_sumout  & (!\fb|Add4~9_sumout  & !\fb|Add4~1_sumout ))) ) ) )

	.dataa(!\fb|Add4~5_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~1_sumout ),
	.datae(!\fb|Add4~13_sumout ),
	.dataf(!\fb|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1077w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1077w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1077w[3]~0 .lut_mask = 64'h0000000000002000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1077w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1077w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N51
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1046w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1046w[3]~0_combout  = ( !\fb|Add4~1_sumout  & ( \fb|Add4~13_sumout  & ( (!\fb|Add4~5_sumout  & (!\fb|Add4~21_sumout  & (!\fb|Add4~9_sumout  & !\fb|Add4~17_sumout ))) ) ) )

	.dataa(!\fb|Add4~5_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~17_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1046w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1046w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1046w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1046w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y55_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1046w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N12
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1057w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1057w[3]~0_combout  = ( !\fb|Add4~9_sumout  & ( !\fb|Add4~21_sumout  & ( (\fb|Add4~17_sumout  & (!\fb|Add4~5_sumout  & (\fb|Add4~13_sumout  & !\fb|Add4~1_sumout ))) ) ) )

	.dataa(!\fb|Add4~17_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~13_sumout ),
	.datad(!\fb|Add4~1_sumout ),
	.datae(!\fb|Add4~9_sumout ),
	.dataf(!\fb|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1057w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1057w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1057w[3]~0 .lut_mask = 64'h0400000000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1057w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1057w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N51
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1067w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1067w[3]~0_combout  = ( \fb|Add4~13_sumout  & ( !\fb|Add4~9_sumout  & ( (!\fb|Add4~17_sumout  & (\fb|Add4~21_sumout  & (!\fb|Add4~5_sumout  & !\fb|Add4~1_sumout ))) ) ) )

	.dataa(!\fb|Add4~17_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~5_sumout ),
	.datad(!\fb|Add4~1_sumout ),
	.datae(!\fb|Add4~13_sumout ),
	.dataf(!\fb|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1067w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1067w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1067w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1067w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1067w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N54
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// (((\fb|buffer_rtl_0|auto_generated|address_reg_b [0]) # (\fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [0])) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] 
// & (((\fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout  & !\fb|buffer_rtl_0|auto_generated|address_reg_b [0])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [0])) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout ))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] 
// & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [0]) # (\fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout  & 
// ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// (((\fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout  & !\fb|buffer_rtl_0|auto_generated|address_reg_b [0])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout  & 
// ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N18
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout  = ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout ))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout )) 
// # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout ))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout  & ( 
// !\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]) # (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout ) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout  & \fb|buffer_rtl_0|auto_generated|address_reg_b [3]) ) 
// ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14 .lut_mask = 64'h0303F3F3505F505F;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N39
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode860w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout  = ( \fb|Add4~1_sumout  & ( !\fb|Add4~13_sumout  & ( (!\fb|Add4~17_sumout  & (!\fb|Add4~21_sumout  & (!\fb|Add4~9_sumout  & !\fb|Add4~5_sumout ))) ) ) )

	.dataa(!\fb|Add4~17_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~5_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode860w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode860w[3]~0 .lut_mask = 64'h0000800000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode860w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N15
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode901w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout  = ( !\fb|Add4~13_sumout  & ( \fb|Add4~1_sumout  & ( (\fb|Add4~5_sumout  & (!\fb|Add4~21_sumout  & (!\fb|Add4~9_sumout  & !\fb|Add4~17_sumout ))) ) ) )

	.dataa(!\fb|Add4~5_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~17_sumout ),
	.datae(!\fb|Add4~13_sumout ),
	.dataf(!\fb|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode901w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode901w[3]~0 .lut_mask = 64'h0000000040000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode901w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N42
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode953w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode953w[3]~0_combout  = ( \fb|Add4~1_sumout  & ( !\fb|Add4~17_sumout  & ( (!\fb|Add4~21_sumout  & (!\fb|Add4~5_sumout  & (\fb|Add4~9_sumout  & !\fb|Add4~13_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~13_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode953w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode953w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode953w[3]~0 .lut_mask = 64'h0000080000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode953w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode953w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y58_N42
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode994w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout  = ( !\fb|Add4~13_sumout  & ( \fb|Add4~1_sumout  & ( (!\fb|Add4~17_sumout  & (\fb|Add4~5_sumout  & (!\fb|Add4~21_sumout  & \fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~17_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~21_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~13_sumout ),
	.dataf(!\fb|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode994w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode994w[3]~0 .lut_mask = 64'h0000000000200000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode994w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y58_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout  = ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( \fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout ) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( \fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout ))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & \fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout ) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout ))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5 .lut_mask = 64'h535300F053530FFF;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode931w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode931w[3]~0_combout  = ( \fb|Add4~1_sumout  & ( !\fb|Add4~13_sumout  & ( (\fb|Add4~21_sumout  & (\fb|Add4~5_sumout  & (\fb|Add4~17_sumout  & !\fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~17_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode931w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode931w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode931w[3]~0 .lut_mask = 64'h0000010000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode931w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode931w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N21
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1024w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1024w[3]~0_combout  = ( \fb|Add4~17_sumout  & ( !\fb|Add4~13_sumout  & ( (\fb|Add4~21_sumout  & (\fb|Add4~5_sumout  & (\fb|Add4~1_sumout  & \fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~1_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~17_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1024w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1024w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1024w[3]~0 .lut_mask = 64'h0000000100000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1024w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1024w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N27
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode891w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout  = ( \fb|Add4~1_sumout  & ( !\fb|Add4~9_sumout  & ( (\fb|Add4~17_sumout  & (\fb|Add4~21_sumout  & (!\fb|Add4~13_sumout  & !\fb|Add4~5_sumout ))) ) ) )

	.dataa(!\fb|Add4~17_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~13_sumout ),
	.datad(!\fb|Add4~5_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode891w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode891w[3]~0 .lut_mask = 64'h0000100000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode891w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N21
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode984w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout  = ( \fb|Add4~9_sumout  & ( \fb|Add4~1_sumout  & ( (\fb|Add4~21_sumout  & (\fb|Add4~17_sumout  & (!\fb|Add4~13_sumout  & !\fb|Add4~5_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~13_sumout ),
	.datad(!\fb|Add4~5_sumout ),
	.datae(!\fb|Add4~9_sumout ),
	.dataf(!\fb|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode984w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode984w[3]~0 .lut_mask = 64'h0000000000001000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode984w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N12
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout  & 
// ( \fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (\fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout ) 
// # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// \fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout ) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8 .lut_mask = 64'h00F00FFF53535353;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N45
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1014w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1014w[3]~0_combout  = ( !\fb|Add4~13_sumout  & ( \fb|Add4~1_sumout  & ( (\fb|Add4~5_sumout  & (\fb|Add4~21_sumout  & (\fb|Add4~9_sumout  & !\fb|Add4~17_sumout ))) ) ) )

	.dataa(!\fb|Add4~5_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~17_sumout ),
	.datae(!\fb|Add4~13_sumout ),
	.dataf(!\fb|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1014w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1014w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1014w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1014w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1014w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N39
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode974w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout  = ( \fb|Add4~1_sumout  & ( !\fb|Add4~17_sumout  & ( (\fb|Add4~21_sumout  & (!\fb|Add4~5_sumout  & (!\fb|Add4~13_sumout  & \fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~13_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode974w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode974w[3]~0 .lut_mask = 64'h0000004000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode974w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N0
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode881w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout  = ( !\fb|Add4~17_sumout  & ( \fb|Add4~1_sumout  & ( (!\fb|Add4~5_sumout  & (\fb|Add4~21_sumout  & (!\fb|Add4~13_sumout  & !\fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~5_sumout ),
	.datab(!\fb|Add4~21_sumout ),
	.datac(!\fb|Add4~13_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~17_sumout ),
	.dataf(!\fb|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode881w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode881w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode881w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y63_N12
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode921w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout  = ( \fb|Add4~21_sumout  & ( !\fb|Add4~13_sumout  & ( (!\fb|Add4~17_sumout  & (\fb|Add4~5_sumout  & (!\fb|Add4~9_sumout  & \fb|Add4~1_sumout ))) ) ) )

	.dataa(!\fb|Add4~17_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~1_sumout ),
	.datae(!\fb|Add4~21_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode921w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode921w[3]~0 .lut_mask = 64'h0000002000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode921w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N42
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]) # 
// ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout ))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// \fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3])) # (\fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout ))) ) ) ) # ( 
// \fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout  & (\fb|buffer_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout )))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N54
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1004w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1004w[3]~0_combout  = ( \fb|Add4~17_sumout  & ( !\fb|Add4~13_sumout  & ( (\fb|Add4~9_sumout  & (\fb|Add4~5_sumout  & (!\fb|Add4~21_sumout  & \fb|Add4~1_sumout ))) ) ) )

	.dataa(!\fb|Add4~9_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~21_sumout ),
	.datad(!\fb|Add4~1_sumout ),
	.datae(!\fb|Add4~17_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1004w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1004w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1004w[3]~0 .lut_mask = 64'h0000001000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1004w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1004w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode871w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout  = ( \fb|Add4~1_sumout  & ( !\fb|Add4~13_sumout  & ( (!\fb|Add4~21_sumout  & (\fb|Add4~17_sumout  & (!\fb|Add4~5_sumout  & !\fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~17_sumout ),
	.datac(!\fb|Add4~5_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode871w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode871w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode871w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y63_N51
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode964w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout  = ( \fb|Add4~17_sumout  & ( !\fb|Add4~13_sumout  & ( (!\fb|Add4~21_sumout  & (!\fb|Add4~5_sumout  & (\fb|Add4~1_sumout  & \fb|Add4~9_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~1_sumout ),
	.datad(!\fb|Add4~9_sumout ),
	.datae(!\fb|Add4~17_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode964w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode964w[3]~0 .lut_mask = 64'h0000000800000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode964w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode911w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout  = ( \fb|Add4~1_sumout  & ( !\fb|Add4~13_sumout  & ( (!\fb|Add4~21_sumout  & (\fb|Add4~5_sumout  & (!\fb|Add4~9_sumout  & \fb|Add4~17_sumout ))) ) ) )

	.dataa(!\fb|Add4~21_sumout ),
	.datab(!\fb|Add4~5_sumout ),
	.datac(!\fb|Add4~9_sumout ),
	.datad(!\fb|Add4~17_sumout ),
	.datae(!\fb|Add4~1_sumout ),
	.dataf(!\fb|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode911w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode911w[3]~0 .lut_mask = 64'h0000002000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode911w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cs|Selector0~0_combout }),
	.portaaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\cs|x[6]~6_combout ,\cs|x[5]~5_combout ,\cs|x[4]~4_combout ,\cs|x[3]~3_combout ,\cs|x[2]~2_combout ,\cs|x[1]~1_combout ,\cs|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~21_sumout ,\fb|Add7~17_sumout ,\fb|Add7~13_sumout ,\fb|Add7~9_sumout ,\fb|Add7~5_sumout ,\fb|Add7~1_sumout ,\fb|h_count [7],\fb|h_count [6],\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_cdq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 524288;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N30
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout  = ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( \fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// \fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) # (\fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout ) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout  & 
// !\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6 .lut_mask = 64'h303005F53F3F05F5;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N54
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout  = ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout  & ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout  & ( 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [1])) # (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]) # (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout )))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout  & ( 
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout  & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [1])))) 
// # (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]) # (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout )))) ) ) ) # ( 
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout  & ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [1])) 
// # (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout  & \fb|buffer_rtl_0|auto_generated|address_reg_b 
// [1])))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout  & ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout  & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [1])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout  
// & \fb|buffer_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9 .lut_mask = 64'h500350F35F035FF3;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N42
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout  = ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout  & ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout  & ( 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout ) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & 
// (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [5])) # (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout  & ( 
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout )))) 
// # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [5])) # (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout ))) ) ) ) # ( 
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout  & ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & 
// (((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout ) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout  
// & (\fb|buffer_rtl_0|auto_generated|address_reg_b [5]))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout  & ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout  & ( 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout  & (\fb|buffer_rtl_0|auto_generated|address_reg_b [5]))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N48
cyclonev_lcell_comb \fb|LessThan3~0 (
// Equation(s):
// \fb|LessThan3~0_combout  = ( \fb|v_count [7] & ( \fb|v_count [5] & ( (!\fb|v_count [8]) # (!\fb|v_count [6]) ) ) ) # ( !\fb|v_count [7] & ( \fb|v_count [5] ) ) # ( \fb|v_count [7] & ( !\fb|v_count [5] ) ) # ( !\fb|v_count [7] & ( !\fb|v_count [5] ) )

	.dataa(!\fb|v_count [8]),
	.datab(gnd),
	.datac(!\fb|v_count [6]),
	.datad(gnd),
	.datae(!\fb|v_count [7]),
	.dataf(!\fb|v_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|LessThan3~0 .extended_lut = "off";
defparam \fb|LessThan3~0 .lut_mask = 64'hFFFFFFFFFFFFFAFA;
defparam \fb|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N36
cyclonev_lcell_comb \fb|VGA_BLANK_N~0 (
// Equation(s):
// \fb|VGA_BLANK_N~0_combout  = ( !\fb|h_count [0] & ( (((\fb|VGA_BLANK_N~q ))) ) ) # ( \fb|h_count [0] & ( (!\fb|v_count [9] & (\fb|LessThan3~0_combout  & ((!\fb|h_count [10]) # ((!\fb|h_count [9] & !\fb|h_count [8]))))) ) )

	.dataa(!\fb|h_count [9]),
	.datab(!\fb|v_count [9]),
	.datac(!\fb|h_count [10]),
	.datad(!\fb|LessThan3~0_combout ),
	.datae(!\fb|h_count [0]),
	.dataf(!\fb|h_count [8]),
	.datag(!\fb|VGA_BLANK_N~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|VGA_BLANK_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|VGA_BLANK_N~0 .extended_lut = "on";
defparam \fb|VGA_BLANK_N~0 .lut_mask = 64'h0F0F00C80F0F00C0;
defparam \fb|VGA_BLANK_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N37
dffeas \fb|VGA_BLANK_N (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|VGA_BLANK_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|VGA_BLANK_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|VGA_BLANK_N .is_wysiwyg = "true";
defparam \fb|VGA_BLANK_N .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N36
cyclonev_lcell_comb \fb|LessThan0~0 (
// Equation(s):
// \fb|LessThan0~0_combout  = ( \fb|h_count [7] & ( \fb|h_count [10] & ( (!\fb|h_count [9] & (\fb|h_count [8] & ((!\fb|h_count [6]) # (!\fb|h_count [5])))) ) ) ) # ( !\fb|h_count [7] & ( \fb|h_count [10] & ( (!\fb|h_count [9] & (\fb|h_count [8] & 
// ((\fb|h_count [5]) # (\fb|h_count [6])))) ) ) )

	.dataa(!\fb|h_count [9]),
	.datab(!\fb|h_count [8]),
	.datac(!\fb|h_count [6]),
	.datad(!\fb|h_count [5]),
	.datae(!\fb|h_count [7]),
	.dataf(!\fb|h_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|LessThan0~0 .extended_lut = "off";
defparam \fb|LessThan0~0 .lut_mask = 64'h0000000002222220;
defparam \fb|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N30
cyclonev_lcell_comb \fb|Add3~21 (
// Equation(s):
// \fb|Add3~21_sumout  = SUM(( \fb|v_count [0] ) + ( \fb|v_count [1] ) + ( !VCC ))
// \fb|Add3~22  = CARRY(( \fb|v_count [0] ) + ( \fb|v_count [1] ) + ( !VCC ))

	.dataa(!\fb|v_count [1]),
	.datab(gnd),
	.datac(!\fb|v_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~21_sumout ),
	.cout(\fb|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~21 .extended_lut = "off";
defparam \fb|Add3~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \fb|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N33
cyclonev_lcell_comb \fb|Add3~25 (
// Equation(s):
// \fb|Add3~25_sumout  = SUM(( \fb|v_count [2] ) + ( VCC ) + ( \fb|Add3~22  ))
// \fb|Add3~26  = CARRY(( \fb|v_count [2] ) + ( VCC ) + ( \fb|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~25_sumout ),
	.cout(\fb|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~25 .extended_lut = "off";
defparam \fb|Add3~25 .lut_mask = 64'h0000000000000F0F;
defparam \fb|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N36
cyclonev_lcell_comb \fb|Add3~29 (
// Equation(s):
// \fb|Add3~29_sumout  = SUM(( \fb|v_count [3] ) + ( GND ) + ( \fb|Add3~26  ))
// \fb|Add3~30  = CARRY(( \fb|v_count [3] ) + ( GND ) + ( \fb|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~29_sumout ),
	.cout(\fb|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~29 .extended_lut = "off";
defparam \fb|Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N39
cyclonev_lcell_comb \fb|Add3~33 (
// Equation(s):
// \fb|Add3~33_sumout  = SUM(( \fb|v_count [4] ) + ( VCC ) + ( \fb|Add3~30  ))
// \fb|Add3~34  = CARRY(( \fb|v_count [4] ) + ( VCC ) + ( \fb|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~33_sumout ),
	.cout(\fb|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~33 .extended_lut = "off";
defparam \fb|Add3~33 .lut_mask = 64'h0000000000000F0F;
defparam \fb|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N42
cyclonev_lcell_comb \fb|Add3~37 (
// Equation(s):
// \fb|Add3~37_sumout  = SUM(( \fb|v_count [5] ) + ( GND ) + ( \fb|Add3~34  ))
// \fb|Add3~38  = CARRY(( \fb|v_count [5] ) + ( GND ) + ( \fb|Add3~34  ))

	.dataa(gnd),
	.datab(!\fb|v_count [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~37_sumout ),
	.cout(\fb|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~37 .extended_lut = "off";
defparam \fb|Add3~37 .lut_mask = 64'h0000FFFF00003333;
defparam \fb|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N45
cyclonev_lcell_comb \fb|Add3~1 (
// Equation(s):
// \fb|Add3~1_sumout  = SUM(( \fb|v_count [6] ) + ( GND ) + ( \fb|Add3~38  ))
// \fb|Add3~2  = CARRY(( \fb|v_count [6] ) + ( GND ) + ( \fb|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~1_sumout ),
	.cout(\fb|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~1 .extended_lut = "off";
defparam \fb|Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N48
cyclonev_lcell_comb \fb|Add3~5 (
// Equation(s):
// \fb|Add3~5_sumout  = SUM(( \fb|v_count [7] ) + ( GND ) + ( \fb|Add3~2  ))
// \fb|Add3~6  = CARRY(( \fb|v_count [7] ) + ( GND ) + ( \fb|Add3~2  ))

	.dataa(gnd),
	.datab(!\fb|v_count [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~5_sumout ),
	.cout(\fb|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~5 .extended_lut = "off";
defparam \fb|Add3~5 .lut_mask = 64'h0000FFFF00003333;
defparam \fb|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N51
cyclonev_lcell_comb \fb|Add3~9 (
// Equation(s):
// \fb|Add3~9_sumout  = SUM(( \fb|v_count [8] ) + ( GND ) + ( \fb|Add3~6  ))
// \fb|Add3~10  = CARRY(( \fb|v_count [8] ) + ( GND ) + ( \fb|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~9_sumout ),
	.cout(\fb|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~9 .extended_lut = "off";
defparam \fb|Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N54
cyclonev_lcell_comb \fb|Add3~13 (
// Equation(s):
// \fb|Add3~13_sumout  = SUM(( \fb|v_count [9] ) + ( VCC ) + ( \fb|Add3~10  ))
// \fb|Add3~14  = CARRY(( \fb|v_count [9] ) + ( VCC ) + ( \fb|Add3~10  ))

	.dataa(gnd),
	.datab(!\fb|v_count [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~13_sumout ),
	.cout(\fb|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~13 .extended_lut = "off";
defparam \fb|Add3~13 .lut_mask = 64'h0000000000003333;
defparam \fb|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N57
cyclonev_lcell_comb \fb|Add3~17 (
// Equation(s):
// \fb|Add3~17_sumout  = SUM(( VCC ) + ( GND ) + ( \fb|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~17 .extended_lut = "off";
defparam \fb|Add3~17 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \fb|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N12
cyclonev_lcell_comb \fb|LessThan1~0 (
// Equation(s):
// \fb|LessThan1~0_combout  = ( !\fb|Add3~29_sumout  & ( !\fb|Add3~21_sumout  & ( (!\fb|Add3~33_sumout  & (!\fb|Add3~25_sumout  & !\fb|Add3~37_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\fb|Add3~33_sumout ),
	.datac(!\fb|Add3~25_sumout ),
	.datad(!\fb|Add3~37_sumout ),
	.datae(!\fb|Add3~29_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|LessThan1~0 .extended_lut = "off";
defparam \fb|LessThan1~0 .lut_mask = 64'hC000000000000000;
defparam \fb|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N6
cyclonev_lcell_comb \fb|LessThan1~1 (
// Equation(s):
// \fb|LessThan1~1_combout  = ( \fb|Add3~1_sumout  & ( \fb|Add3~5_sumout  ) ) # ( !\fb|Add3~1_sumout  & ( \fb|Add3~5_sumout  ) ) # ( \fb|Add3~1_sumout  & ( !\fb|Add3~5_sumout  ) ) # ( !\fb|Add3~1_sumout  & ( !\fb|Add3~5_sumout  & ( 
// (((!\fb|LessThan1~0_combout ) # (\fb|Add3~9_sumout )) # (\fb|Add3~17_sumout )) # (\fb|Add3~13_sumout ) ) ) )

	.dataa(!\fb|Add3~13_sumout ),
	.datab(!\fb|Add3~17_sumout ),
	.datac(!\fb|Add3~9_sumout ),
	.datad(!\fb|LessThan1~0_combout ),
	.datae(!\fb|Add3~1_sumout ),
	.dataf(!\fb|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|LessThan1~1 .extended_lut = "off";
defparam \fb|LessThan1~1 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \fb|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
