FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.3-p006 (v16-3-85F) 11/10/2009}
"PAGE_NUMBER" = 1;
0"NC";
1"LOCKOUT*\G";
2"LOCKOUT\G";
3"VTT\G";
4"VCC\G";
5"LO*";
6"GND\g";
%"TESTPOINT_L"
"1","(-900,4600)","2","misc","I1";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"5;
%"TESTPOINT_L"
"1","(-900,4500)","2","misc","I2";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"6;
%"GND"
"1","(-800,4450)","0","misc","I3";
;
HDL_POWER"GND"
BODY_TYPE"PLUMBING"
CDS_LIB"misc";
"G\NAC"6;
%"10H124"
"1","(-300,4550)","0","10kh","I4";
;
CDS_LIB"10kh";
"A <SIZE-1..0>"5;
"E"4;
"Y <SIZE-1..0>"1;
"Y <SIZE-1..0>* \B"2;
%"RSMD0805"
"1","(425,4325)","1","resistors","I5";
;
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"?"
VALUE"50";
"A<0>"3;
"B<0>"1;
%"RSMD0805"
"1","(375,4325)","1","resistors","I6";
;
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
VALUE"50"
$LOCATION"?";
"A<0>"3;
"B<0>"2;
END.
