Running in Lattice mode

                               Synplify Pro (R) 

                Version R-2021.03L-SP1 for win64 - Aug 10, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    IF11R205-08
Date:        Thu Sep 22 11:47:12 2022
Version:     R-2021.03L-SP1

Arguments:   -product synplify_pro -batch Lab1_impl1_synplify.tcl
ProductType: synplify_pro




log file: "D:\Vytenis Krisciunas\Architektura\impl1\Lab1_impl1.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied D:\Vytenis Krisciunas\Architektura\impl1\Lab1_impl1.srr to D:\Vytenis Krisciunas\Architektura\impl1\Lab1_impl1.srf

hdl_info_gen completed
# Thu Sep 22 11:47:12 2022

Return Code: 0
Run Time:00h:00m:00s
log file: "D:\Vytenis Krisciunas\Architektura\impl1\Lab1_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running Flow: compile (Compile) on proj_1|impl1
# Thu Sep 22 11:47:13 2022

Running Flow: compile_flow (Compile Process) on proj_1|impl1
# Thu Sep 22 11:47:13 2022

Running: compiler (Compile Input) on proj_1|impl1
# Thu Sep 22 11:47:13 2022
Copied D:\Vytenis Krisciunas\Architektura\impl1\synwork\Lab1_impl1_comp.srs to D:\Vytenis Krisciunas\Architektura\impl1\Lab1_impl1.srs

compiler completed
# Thu Sep 22 11:47:16 2022

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Thu Sep 22 11:47:16 2022

multi_srs_gen completed
# Thu Sep 22 11:47:16 2022

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Vytenis Krisciunas\Architektura\impl1\synwork\Lab1_impl1_mult.srs to D:\Vytenis Krisciunas\Architektura\impl1\Lab1_impl1.srs
Copied D:\Vytenis Krisciunas\Architektura\impl1\Lab1_impl1.srr to D:\Vytenis Krisciunas\Architektura\impl1\Lab1_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Premap) on proj_1|impl1
# Thu Sep 22 11:47:16 2022

premap completed
# Thu Sep 22 11:47:18 2022

Return Code: 0
Run Time:00h:00m:02s
Complete: Compile on proj_1|impl1

Running Flow: map (Map) on proj_1|impl1
# Thu Sep 22 11:47:18 2022
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Thu Sep 22 11:47:18 2022
Copied D:\Vytenis Krisciunas\Architektura\impl1\synwork\Lab1_impl1_m.srm to D:\Vytenis Krisciunas\Architektura\impl1\Lab1_impl1.srm

fpga_mapper completed
# Thu Sep 22 11:47:21 2022

Return Code: 0
Run Time:00h:00m:03s
Complete: Map on proj_1|impl1
Copied D:\Vytenis Krisciunas\Architektura\impl1\Lab1_impl1.srr to D:\Vytenis Krisciunas\Architektura\impl1\Lab1_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "Lab1_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\Vytenis Krisciunas\Architektura\impl1\proj_1.prj
batch mode default:no
