## Generating IP Modules ##

The Xilinx BRAM IP modules for simulation and synthesis can be generated by using the `gen_xilinx_ip.tcl` script with Vivado. Run the following commaand:

```
vivado -mode batch -nolog -nojournal -source gen_xilinx_ip.tcl
```
