// Seed: 1154903940
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input wor id_3
);
  initial $signed(30);
  ;
  assign module_1.id_6 = 0;
  wire  id_5 = ~id_0;
  logic id_6 = id_6;
  logic id_7;
  logic id_8;
  assign id_7[1] = id_0;
  assign id_8 = -1 != -1;
  always $clog2(17);
  ;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input wand id_2,
    output uwire id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output uwire id_7,
    input tri1 id_8
    , id_13,
    input tri0 id_9[1 : -1],
    input supply0 id_10,
    output wand id_11
);
  assign id_13 = id_2;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5
  );
endmodule
