head	1.8;
access;
symbols
	OPENBSD_6_1_BASE:1.8
	OPENBSD_6_0:1.8.0.4
	OPENBSD_6_0_BASE:1.8
	OPENBSD_5_9:1.7.0.2
	OPENBSD_5_9_BASE:1.7
	OPENBSD_5_8:1.5.0.8
	OPENBSD_5_8_BASE:1.5
	OPENBSD_5_7:1.5.0.6
	OPENBSD_5_7_BASE:1.5
	OPENBSD_5_6:1.5.0.4
	OPENBSD_5_6_BASE:1.5
	OPENBSD_5_5:1.2.0.8
	OPENBSD_5_5_BASE:1.2
	OPENBSD_5_4:1.2.0.4
	OPENBSD_5_4_BASE:1.2
	OPENBSD_5_3:1.2.0.2
	OPENBSD_5_3_BASE:1.2;
locks; strict;
comment	@ * @;


1.8
date	2016.05.07.22.46.54;	author kettenis;	state Exp;
branches;
next	1.7;
commitid	YWkdWeWRIs0mDVt4;

1.7
date	2015.12.19.11.29.41;	author mpi;	state Exp;
branches;
next	1.6;
commitid	F4nY8KctqXDwPffk;

1.6
date	2015.12.19.11.23.35;	author mpi;	state Exp;
branches;
next	1.5;
commitid	s9Tnkgcekjf90oeJ;

1.5
date	2014.03.29.18.09.30;	author guenther;	state Exp;
branches;
next	1.4;

1.4
date	2014.03.26.14.41.41;	author mpi;	state Exp;
branches;
next	1.3;

1.3
date	2014.03.17.22.01.56;	author kettenis;	state Exp;
branches;
next	1.2;

1.2
date	2012.12.22.19.17.36;	author mpi;	state Exp;
branches;
next	1.1;

1.1
date	2012.12.04.10.42.04;	author mpi;	state Exp;
branches;
next	;


desc
@@


1.8
log
@Flush page (through the direct map) before mapping it into AGP.  Fixes
artifacts seen in X on some G5 machines.  Unfortunately not enough to fix
G4 machines.  With help from Marcus Glocker.

ok mpi@@
@
text
@/*	$OpenBSD: agp_apple.c,v 1.7 2015/12/19 11:29:41 mpi Exp $	*/

/*
 * Copyright (c) 2012 Martin Pieuchot <mpi@@openbsd.org>
 *
 * Permission to use, copy, modify, and distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

#include <sys/param.h>
#include <sys/systm.h>
#include <sys/malloc.h>
#include <sys/device.h>
#include <sys/rwlock.h>

#include <dev/pci/pcivar.h>
#include <dev/pci/pcireg.h>
#include <dev/pci/pcidevs.h>
#include <dev/pci/agpvar.h>
#include <dev/pci/agpreg.h>

#include <machine/bus.h>

#define M (1024 * 1024)

struct agp_apple_softc {
	struct device		 dev;
	struct agp_softc	*agpdev;
	struct agp_gatt		*gatt;
	pci_chipset_tag_t	 asc_pc;
	pcitag_t		 asc_tag;
	bus_addr_t		 asc_apaddr;
	bus_size_t		 asc_apsize;
	int			 asc_flags;
#define	AGP_APPLE_ISU3 (1 << 0)
};

int	agp_apple_match(struct device *, void *, void *);
void	agp_apple_attach(struct device *, struct device *, void *);
bus_size_t agp_apple_get_aperture(void *);
int	agp_apple_set_aperture(void *sc, bus_size_t);
void	agp_apple_bind_page(void *, bus_addr_t, paddr_t, int);
void	agp_apple_unbind_page(void *, bus_addr_t);
void	agp_apple_flush_tlb(void *);
int	agp_apple_enable(void *, uint32_t);

const struct cfattach appleagp_ca = {
	sizeof(struct agp_apple_softc), agp_apple_match, agp_apple_attach,
};

struct cfdriver appleagp_cd = {
	NULL, "appleagp", DV_DULL
};

const struct agp_methods agp_apple_methods = {
	agp_apple_bind_page,
	agp_apple_unbind_page,
	agp_apple_flush_tlb,
	agp_apple_enable,
};

int
agp_apple_match(struct device *parent, void *match, void *aux)
{
	struct agp_attach_args *aa = aux;
	struct pci_attach_args *pa = aa->aa_pa;

	if (agpbus_probe(aa) != 1 || PCI_VENDOR(pa->pa_id) != PCI_VENDOR_APPLE)
		return (0);

	switch (PCI_PRODUCT(pa->pa_id)) {
		case PCI_PRODUCT_APPLE_UNINORTH_AGP:
		case PCI_PRODUCT_APPLE_PANGEA_AGP:
		case PCI_PRODUCT_APPLE_UNINORTH2_AGP:
		case PCI_PRODUCT_APPLE_UNINORTH_AGP3:
		case PCI_PRODUCT_APPLE_INTREPID2_AGP:
			/* XXX until KMS works with these bridges */
			return (0);
		case PCI_PRODUCT_APPLE_U3_AGP:
		case PCI_PRODUCT_APPLE_U3L_AGP:
		case PCI_PRODUCT_APPLE_K2_AGP:
			return (1);
	}

	return (0);
}

void
agp_apple_attach(struct device *parent, struct device *self, void *aux)
{
	struct agp_apple_softc *asc = (struct agp_apple_softc *)self;
	struct agp_attach_args *aa = aux;
	struct pci_attach_args *pa = aa->aa_pa;
	struct agp_gatt *gatt;

	asc->asc_tag = pa->pa_tag;
	asc->asc_pc = pa->pa_pc;

	switch (PCI_PRODUCT(pa->pa_id)) {
		case PCI_PRODUCT_APPLE_U3_AGP:
		case PCI_PRODUCT_APPLE_U3L_AGP:
		case PCI_PRODUCT_APPLE_K2_AGP:
			asc->asc_flags |= AGP_APPLE_ISU3;
			break;
		default:
			break;
	}

	/*
	 * XXX It looks like UniNorth GART only accepts an aperture
	 * base address of 0x00 certainly because it does not perform
	 * any physical-to-physical address translation.
	 */
	asc->asc_apaddr = 0x00;
	pci_conf_write(asc->asc_pc, asc->asc_tag, AGP_APPLE_APBASE,
	    asc->asc_apaddr);

	/*
	 * There's no way to read the aperture size but all UniNorth
	 * chips seem to support an aperture of 256M (and 512M for U3).
	 */
	asc->asc_apsize = 256 * M;
	for (;;) {
		gatt = agp_alloc_gatt(pa->pa_dmat, asc->asc_apsize);
		if (gatt != NULL)
			break;

		asc->asc_apsize /= 2;
	}
	asc->gatt = gatt;

	if (agp_apple_set_aperture(asc, asc->asc_apsize)) {
		printf("failed to set aperture\n");
		return;
	}

	agp_apple_flush_tlb(asc);

	asc->agpdev = (struct agp_softc *)agp_attach_bus(pa, &agp_apple_methods,
	    asc->asc_apaddr, asc->asc_apsize, &asc->dev);
}

bus_size_t
agp_apple_get_aperture(void *dev)
{
	struct agp_apple_softc *asc = dev;

	return (asc->asc_apsize);
}

int
agp_apple_set_aperture(void *dev, bus_size_t aperture)
{
	struct agp_apple_softc *asc = dev;

	if (aperture % (4 * M) || aperture < (4 * M) || aperture > (256 * M))
		return (EINVAL);

	pci_conf_write(asc->asc_pc, asc->asc_tag, AGP_APPLE_ATTBASE,
	    (asc->gatt->ag_physical & 0xfffff000) | (aperture >> 22));

	return (0);
}

#define flushd(p) __asm volatile("dcbst 0,%0; sync" ::"r"(p) : "memory")

void
agp_apple_bind_page(void *v, bus_addr_t off, paddr_t pa, int flags)
{
	struct agp_apple_softc *asc = v;
	uint32_t entry;

	if (off >= (asc->gatt->ag_entries << AGP_PAGE_SHIFT))
		return;

	if (asc->asc_flags & AGP_APPLE_ISU3)
		entry = (pa >> PAGE_SHIFT | 0x80000000);
	else
		entry = htole32(pa | 0x01);

	flushdcache((void *)pa, PAGE_SIZE);

	asc->gatt->ag_virtual[off >> AGP_PAGE_SHIFT] = entry;
	flushd(&asc->gatt->ag_virtual[off >> AGP_PAGE_SHIFT]);
}

void
agp_apple_unbind_page(void *v, bus_size_t off)
{
	struct agp_apple_softc *asc = v;

	if (off >= (asc->gatt->ag_entries << AGP_PAGE_SHIFT))
		return;

	asc->gatt->ag_virtual[off >> AGP_PAGE_SHIFT] = 0;

	flushd(&asc->gatt->ag_virtual[off >> AGP_PAGE_SHIFT]);
}

#undef flushd

void
agp_apple_flush_tlb(void *v)
{
	struct agp_apple_softc *asc = v;

	if (asc->asc_flags & AGP_APPLE_ISU3) {
		pci_conf_write(asc->asc_pc, asc->asc_tag, AGP_APPLE_GARTCTRL,
		    AGP_APPLE_GART_ENABLE | AGP_APPLE_GART_PERFRD |
		    AGP_APPLE_GART_INVALIDATE);
		pci_conf_write(asc->asc_pc, asc->asc_tag, AGP_APPLE_GARTCTRL,
		    AGP_APPLE_GART_ENABLE | AGP_APPLE_GART_PERFRD);
	} else {
		pci_conf_write(asc->asc_pc, asc->asc_tag, AGP_APPLE_GARTCTRL,
		    AGP_APPLE_GART_ENABLE | AGP_APPLE_GART_INVALIDATE);
		pci_conf_write(asc->asc_pc, asc->asc_tag, AGP_APPLE_GARTCTRL,
		    AGP_APPLE_GART_ENABLE);
	}
}

int
agp_apple_enable(void *v, uint32_t mode)
{
	struct agp_apple_softc *asc = v;

	if ((asc->asc_flags & AGP_APPLE_ISU3) == 0) {
		/*
		 * GART invalidate/SBA reset?  Linux and Darwin do something
		 * similar and it prevents GPU lockups with KMS.
		 */
		pci_conf_write(asc->asc_pc, asc->asc_tag, AGP_APPLE_GARTCTRL,
		    AGP_APPLE_GART_ENABLE | AGP_APPLE_GART_2XRESET);
		pci_conf_write(asc->asc_pc, asc->asc_tag,
		    AGP_APPLE_GARTCTRL, AGP_APPLE_GART_ENABLE);
	}

	return (agp_generic_enable(asc->agpdev, mode));
}
@


1.7
log
@Prevent GPU lockups with KMS & AGP-enable on Uninorth (G4) machines.

Based on linux commit 5613beb46d54da6ef7f1c4589e9f2e60eeb10721 found
by jsg@@.

KMS is now usable on Uninorth machines but X11 output is still
corrupted.

ok kettenis@@
@
text
@d1 1
a1 1
/*	$OpenBSD: agp_apple.c,v 1.6 2015/12/19 11:23:35 mpi Exp $	*/
d190 2
a192 1

@


1.6
log
@Do not match Uninorth bridges until we have a working KMS with AGP
support for G4 machines.

This allows us to enable agp(4) again for G5 machines.

ok kettenis@@
@
text
@d1 1
a1 1
/*	$OpenBSD: agp_apple.c,v 1.5 2014/03/29 18:09:30 guenther Exp $	*/
d54 1
d68 1
d226 13
d241 2
a242 2
		pci_conf_write(asc->asc_pc, asc->asc_tag, AGP_APPLE_GARTCTRL,
		    AGP_APPLE_GART_ENABLE);
d244 2
@


1.5
log
@It's been a quarter century: we can assume volatile is present with that name.

ok dlg@@ mpi@@ deraadt@@
@
text
@d1 1
a1 1
/*	$OpenBSD: agp_apple.c,v 1.4 2014/03/26 14:41:41 mpi Exp $	*/
d84 2
@


1.4
log
@No need to include <sys/lock.h> when only <sys/rwlock.h> is needed,
so remove the former and include the latter instead of pulling it
in <dev/pci/agpvar.h>.  This header already requires various other
types anyway.  While here remove unneeded headers.
@
text
@d1 1
a1 1
/*	$OpenBSD: agp_apple.c,v 1.3 2014/03/17 22:01:56 kettenis Exp $	*/
d170 1
a170 1
#define flushd(p) __asm __volatile("dcbst 0,%0; sync" ::"r"(p) : "memory")
@


1.3
log
@The AGP ioctl interface is gone; remove the header file as well.

ok matthieu@@
@
text
@d1 1
a1 1
/*	$OpenBSD: agp_apple.c,v 1.2 2012/12/22 19:17:36 mpi Exp $	*/
d20 1
a20 1
#include <sys/kernel.h>
a21 2
#include <sys/systm.h>
#include <sys/conf.h>
d23 1
@


1.2
log
@Add support for U3 brigdes present in macppc G5 machines. Many thanks
to Chris Jackman for sending me a PowerMac G5!
@
text
@d1 1
a1 1
/*	$OpenBSD: agp_apple.c,v 1.1 2012/12/04 10:42:04 mpi Exp $	*/
a24 1
#include <sys/agpio.h>
@


1.1
log
@Add support for Uninorth AGP bridges found in most if not all the macppc
machines with a G3 or G4 microprocessor. It would not be difficult to add
support for U3 bridges found in G5 powered macppc to this driver but I
don't have such hardware.
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
d45 2
a85 10
			return (1);
#if 0
		/*
		 * XXX Do not attach U3 bridges to this driver yet.
		 *
		 * Even though they share the same register layout they
		 * use a big-endian GART and need a different set of
		 * commands for flushing their TLB. They should also
		 * support an aperture of 512M.
		 */
a89 1
#endif
d106 10
d127 1
a127 1
	 * chips seem to support an aperture of 256M.
d178 1
d183 6
a188 1
	asc->gatt->ag_virtual[off >> AGP_PAGE_SHIFT] = htole32(pa | 0x01);
d213 16
a228 8
	pci_conf_write(asc->asc_pc, asc->asc_tag, AGP_APPLE_GARTCTRL,
	    AGP_APPLE_GART_ENABLE | AGP_APPLE_GART_INVALIDATE);
	pci_conf_write(asc->asc_pc, asc->asc_tag, AGP_APPLE_GARTCTRL,
	    AGP_APPLE_GART_ENABLE);
	pci_conf_write(asc->asc_pc, asc->asc_tag, AGP_APPLE_GARTCTRL,
	    AGP_APPLE_GART_ENABLE | AGP_APPLE_GART_2XRESET);
	pci_conf_write(asc->asc_pc, asc->asc_tag, AGP_APPLE_GARTCTRL,
	    AGP_APPLE_GART_ENABLE);
@

