// Seed: 1839466681
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output reg id_1;
  static bit id_6;
  parameter id_7 = 1;
  always @(1'h0 == -1 or -1 or id_2 < id_7) begin : LABEL_0
    id_1 = id_6;
    id_6 <= id_6;
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd37
) (
    input tri id_0,
    output tri0 id_1,
    output tri id_2,
    input uwire _id_3,
    output uwire id_4
    , id_12,
    input wire id_5
    , id_13,
    output supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input supply1 id_10
);
  always disable id_14;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_13,
      id_13,
      id_12
  );
  assign modCall_1.id_1 = 0;
  wire [id_3 : 1] id_15;
  wire id_16;
  ;
endmodule
