 
****************************************
Report : clocks
Design : SYSTEM
Version: K-2015.06
Date   : Sat Sep 23 17:42:54 2023
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
ALU_CLK         10.00   {0 5}               G         {U0_CLK_GATE/GATED_CLK}
REFCLK          10.00   {0 5}                         {REF_CLK}
RX_CLK        1085.20   {0 542.6}           G         {U1_ClkDiv/o_div_clk}
SCAN_CLK       100.00   {0 50}                        {scan_clk}
TX_CLK        8681.60   {0 4340.8}          G         {U0_ClkDiv/o_div_clk}
UARTCLK        271.30   {0 135.65}                    {UART_CLK}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
ALU_CLK       REF_CLK        {U0_CLK_GATE/GATED_CLK}
                                            REFCLK         divide_by(1)
RX_CLK        UART_CLK       {U1_ClkDiv/o_div_clk}
                                            UARTCLK        divide_by(4)
TX_CLK        UART_CLK       {U0_ClkDiv/o_div_clk}
                                            UARTCLK        divide_by(32)
--------------------------------------------------------------------------------
1
