
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version T-2022.03 for linux64 - Feb 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path {./../01_RTL \
                   ~iclabta01/umc018/Synthesis/ \
                   /usr/synthesis/libraries/syn/ }
./../01_RTL  ~iclabta01/umc018/Synthesis/  /usr/synthesis/libraries/syn/ 
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library {* dw_foundation.sldb standard.sldb slow.db}
* dw_foundation.sldb standard.sldb slow.db
set target_library {slow.db}
slow.db
#report_lib slow
#======================================================
#  Global Parameters
#======================================================
set DESIGN "TRIANGLE"
TRIANGLE
set CYCLE 20.0
20.0
#======================================================
#  Read RTL Code
#======================================================
read_sverilog $DESIGN.v
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading sverilog file '/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v
Warning:  /RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v:163: signed to unsigned assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v:164: signed to unsigned assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v:165: signed to unsigned assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v:213: signed to unsigned assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v:215: signed to unsigned assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v:217: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 93 in file
	'/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            94            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 110 in file
	'/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           113            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 178 in file
	'/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           183            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine TRIANGLE line 89 in file
		'/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TRIANGLE line 110 in file
		'/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TRIANGLE line 124 in file
		'/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        a_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TRIANGLE line 128 in file
		'/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        b_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TRIANGLE line 132 in file
		'/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        c_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TRIANGLE line 138 in file
		'/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|       as_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|       bs_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TRIANGLE line 151 in file
		'/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      csign_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       at_reg        | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|       bt_reg        | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ct_reg        | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ab_reg        | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|       bb_reg        | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|       cb_reg        | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|      asign_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      bsign_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TRIANGLE line 178 in file
		'/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      div_b_reg      | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|      div_a_reg      | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TRIANGLE line 205 in file
		'/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cq_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|       aq_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|       bq_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TRIANGLE line 226 in file
		'/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TRIANGLE line 232 in file
		'/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     out_tri_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     out_cos_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/01_RTL/TRIANGLE.db:TRIANGLE'
Loaded 1 design.
Current design is 'TRIANGLE'.
TRIANGLE
current_design $DESIGN
Current design is 'TRIANGLE'.
{TRIANGLE}
#======================================================
#  Global Setting
#======================================================
#======================================================
#  Set Design Constraints
#======================================================
create_clock -name "clk" -period $CYCLE clk
1
set_input_delay  [ expr $CYCLE*0.5 ] -clock clk [all_inputs]
1
set_output_delay [ expr $CYCLE*0.5 ] -clock clk [all_outputs]
1
set_input_delay 0 -clock clk clk
1
set_input_delay 0 -clock clk rst_n
1
set_load 0.05 [all_outputs]
1
set_dont_use slow/JKFF*
1
#======================================================
#  Optimization
#======================================================
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants
1
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 726                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 301                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch cells                              | 116                                    |
| Number of Dont Touch nets                               | 0                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================

Information: There are 40 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TRIANGLE'
Information: The register 'div_a_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'div_a_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'div_a_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'div_a_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'div_a_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'div_a_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'div_a_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'div_a_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'div_a_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'div_a_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'div_a_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'div_a_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'div_a_reg[0]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Allocating blocks in 'DW_div_pipe_a_width30_b_width17_tc_mode0_rem_mode1_num_stages15_stall_mode0_rst_mode1_op_iso_mode0'
  Allocating blocks in 'DW_div_a_width30_b_width17_tc_mode0_rem_mode1'
  Processing 'TRIANGLE_DW_div_pipe_0'
  Processing 'TRIANGLE_DW_div_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'TRIANGLE_DW01_add_0'
  Mapping 'TRIANGLE_DW01_add_1'
  Mapping 'TRIANGLE_DW01_add_2'
  Mapping 'TRIANGLE_DW01_add_3'
  Mapping 'TRIANGLE_DW01_add_4'
  Mapping 'TRIANGLE_DW01_add_5'
  Mapping 'TRIANGLE_DW01_add_6'
  Mapping 'TRIANGLE_DW01_add_7'
  Mapping 'TRIANGLE_DW01_add_8'
  Mapping 'TRIANGLE_DW01_add_9'
  Mapping 'TRIANGLE_DW01_add_10'
  Mapping 'TRIANGLE_DW01_add_11'
  Mapping 'TRIANGLE_DW01_add_12'
  Mapping 'TRIANGLE_DW01_add_13'
  Mapping 'TRIANGLE_DW01_add_14'
  Mapping 'TRIANGLE_DW01_add_15'
  Mapping 'TRIANGLE_DW01_add_16'
  Mapping 'TRIANGLE_DW01_add_17'
  Mapping 'TRIANGLE_DW01_add_18'
  Mapping 'TRIANGLE_DW01_add_19'
  Mapping 'TRIANGLE_DW01_add_20'
  Mapping 'TRIANGLE_DW01_add_21'
  Mapping 'TRIANGLE_DW01_add_22'
  Mapping 'TRIANGLE_DW01_add_23'
  Mapping 'TRIANGLE_DW01_add_24'
  Processing 'TRIANGLE_DW01_inc_0'
  Processing 'TRIANGLE_DW01_inc_1'
  Mapping 'TRIANGLE_DW_cmp_0'
  Mapping 'TRIANGLE_DW_cmp_1'
  Mapping 'TRIANGLE_DW_cmp_2'
  Processing 'TRIANGLE_DW01_inc_2'
  Processing 'TRIANGLE_DW01_sub_0'
  Processing 'TRIANGLE_DW01_sub_1'
  Processing 'TRIANGLE_DW01_sub_2'
  Processing 'TRIANGLE_DW01_inc_3'
  Mapping 'TRIANGLE_DW_cmp_3'
  Mapping 'TRIANGLE_DW_cmp_4'
  Mapping 'TRIANGLE_DW_cmp_5'
  Building model 'DW01_add_width18' (rpl)
  Processing 'DW01_add_width18'
  Building model 'DW01_sub_width18' (rpl)
  Processing 'DW01_sub_width18'
  Processing 'TRIANGLE_DW01_add_25_DW01_add_0'
  Processing 'TRIANGLE_DW01_sub_3'
  Processing 'TRIANGLE_DW01_add_26_DW01_add_1'
  Processing 'TRIANGLE_DW01_sub_4'
  Processing 'TRIANGLE_DW01_add_27'
  Processing 'TRIANGLE_DW01_sub_5'
  Mapping 'TRIANGLE_DW_mult_uns_0'
  Mapping 'TRIANGLE_DW_mult_uns_1'
  Mapping 'TRIANGLE_DW_mult_uns_2'
  Mapping 'TRIANGLE_DW_mult_uns_3'
  Mapping 'TRIANGLE_DW_mult_uns_4'
  Mapping 'TRIANGLE_DW_mult_uns_5'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'TRIANGLE'. (DDB-72)
Information: Checking pipeline property of cell U1 (design TRIANGLE_DW_div_pipe_0). (RTDC-137)
Information: cell U1 (design TRIANGLE_DW_div_pipe_0) is a pipeline. (RTDC-139)
  Allocating blocks in 'DW_div_a_width30_b_width17_tc_mode0_rem_mode1'
  Allocating blocks in 'DW_div_a_width30_b_width17_tc_mode0_rem_mode1'
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11  312601.8      3.86      26.2       0.0                          
    0:00:11  312601.8      3.86      26.2       0.0                          
  Selecting implementations
  Structuring 'TRIANGLE_DW_div_2'
  Mapping 'TRIANGLE_DW_div_2'
  Building model 'DW_div_a_width30_b_width17_tc_mode0_rem_mode1' (rpl)
  Structuring 'TRIANGLE_DW_div_3'
  Mapping 'TRIANGLE_DW_div_3'
  Structuring 'TRIANGLE_DW_div_4'
  Mapping 'TRIANGLE_DW_div_4'
  Allocating blocks in 'DW_div_a_width30_b_width17_tc_mode0_rem_mode1'
  Structuring 'TRIANGLE_DW_div_5'
  Mapping 'TRIANGLE_DW_div_5'
  Building model 'DW_div_a_width30_b_width17_tc_mode0_rem_mode1' (cla3)
  Structuring 'TRIANGLE_DW_div_6'
  Mapping 'TRIANGLE_DW_div_6'
  Retiming TRIANGLE_DW_div_pipe_0 (U1)
  Preferred flip-flop is DFFXL with setup = 0.15

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U1/*cell*17809 (INVXL)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 18.44
  Critical path length = 18.44
  Clock correction = 0.74 (clock-to-Q delay = 0.59, setup = 0.15, uncertainty = 0.00)
Information: The register 'bs_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'as_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'cs_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ab_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'cb_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bb_reg[0]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:55  365421.7      0.00       0.0       0.0                          
    0:00:55  365421.7      0.00       0.0       0.0                          
    0:00:55  365421.7      0.00       0.0       0.0                          
    0:00:55  365421.7      0.00       0.0       0.0                          
    0:00:55  365421.7      0.00       0.0       0.0                          
    0:00:57  180071.3      1.50      29.9       0.0                          
    0:00:58  180713.3      0.00       0.0       0.0                          
    0:00:58  179409.4      0.24       2.6       0.0                          
    0:00:58  179891.7      0.00       0.0       0.0                          
    0:00:58  179449.3      0.15       0.2       0.0                          
    0:00:59  179765.3      0.00       0.0       0.0                          
    0:00:59  179485.9      0.00       0.0       0.0                          
    0:00:59  179485.9      0.00       0.0       0.0                          
    0:00:59  179485.9      0.00       0.0       0.0                          
    0:00:59  179485.9      0.00       0.0       0.0                          
    0:00:59  179485.9      0.00       0.0       0.0                          
    0:00:59  179485.9      0.00       0.0       0.0                          
    0:00:59  179485.9      0.00       0.0       0.0                          
    0:00:59  179485.9      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:59  179485.9      0.00       0.0       0.0                          
    0:00:59  179485.9      0.00       0.0       0.0                          
    0:00:59  179485.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:59  179485.9      0.00       0.0       0.0                          
    0:00:59  179485.9      0.00       0.0       0.0                          
    0:00:59  177985.7      0.00       0.0       0.0                          
    0:00:59  177197.3      0.01       0.0       0.0                          
    0:00:59  176731.6      0.00       0.0       0.0                          
    0:00:59  176598.6      0.00       0.0       0.0                          
    0:00:59  176502.1      0.00       0.0       0.0                          
    0:00:59  176502.1      0.00       0.0       0.0                          
    0:00:59  176502.1      0.00       0.0       0.0                          
    0:00:59  176472.2      0.00       0.0       0.0                          
    0:00:59  176472.2      0.00       0.0       0.0                          
    0:00:59  176472.2      0.00       0.0       0.0                          
    0:00:59  176472.2      0.00       0.0       0.0                          
    0:00:59  176472.2      0.00       0.0       0.0                          
    0:00:59  176472.2      0.00       0.0       0.0                          
    0:01:00  176309.2      0.00       0.0       0.0                          
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/02_SYN/Netlist/TRIANGLE_SYN.v'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/iclab/iclab105/OT_2023_SPRING/02_SYN/Netlist/TRIANGLE_SYN.sdf'. (WT-3)
1
#======================================================
#  Finish and Quit
#======================================================
exit

Memory usage for this session 398 Mbytes.
Memory usage for this session including child processes 398 Mbytes.
CPU usage for this session 63 seconds ( 0.02 hours ).
Elapsed time for this session 66 seconds ( 0.02 hours ).

Thank you...
