module synchronizer (
    input wire clk_a,       // Clock signal A used for synchronous operations
    input wire clk_b,       // Clock signal B used for synchronous operations
    input wire arstn,       // Active-low reset signal A. Defined as 0 for reset and 1 for reset signal inactive
    input wire brstn,       // Active-low reset signal B. Defined as 0 for reset and 1 for reset signal inactive
    input wire [3:0] data_in, // Input data signal of size 4 bits
    input wire data_en,     // Input enable signal that controls the selection operation
    output reg [3:0] dataout // Output data signal of size 4 bits
);