RISCV 2+2W+poss
"PosWW Wse PosWW Wse"
Cycle=Wse PosWW Wse PosWW
Relax=
Safe=Wse PosWW
Generator=diy7 (version 7.55)
Com=Ws Ws
Orig=PosWW Wse PosWW Wse
{
uint64_t x;

0:x5=1; 0:x6=x; 0:x7=2;
1:x5=3; 1:x6=x; 1:x7=4;
}
 P0          | P1          ;
 sd x5,0(x6) | sd x5,0(x6) ;
 sd x7,0(x6) | sd x7,0(x6) ;
exists (not (x=2 \/ x=4))
