

================================================================
== Vitis HLS Report for 'image_processing'
================================================================
<<<<<<< HEAD
* Date:           Sat Nov  9 11:25:12 2024
=======
* Date:           Sat Nov  9 14:51:13 2024
>>>>>>> cf5dd79afe81a371ef9c7f2b2ec20459fa39e383

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Assigment2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   921615|   921615|  9.216 ms|  9.216 ms|  921616|  921616|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
<<<<<<< HEAD
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop2   |   921602|   921602|         4|          1|          1|  921600|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
=======
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |     3144|     3144|       155|         10|          1|   300|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
>>>>>>> cf5dd79afe81a371ef9c7f2b2ec20459fa39e383



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
<<<<<<< HEAD
|Expression       |        -|    -|       0|     68|    -|
=======
|Expression       |        -|    -|       0|   2015|    -|
>>>>>>> cf5dd79afe81a371ef9c7f2b2ec20459fa39e383
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     724|    996|    -|
|Memory           |        -|    -|       -|      -|    -|
<<<<<<< HEAD
|Multiplexer      |        -|    -|       -|    137|    -|
|Register         |        -|    -|     247|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     971|   1233|    0|
=======
|Multiplexer      |        -|    -|       -|    314|    -|
|Register         |        -|    -|    1931|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    2619|   3269|    0|
>>>>>>> cf5dd79afe81a371ef9c7f2b2ec20459fa39e383
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+----+-----+-----+-----+
    |     Instance     |     Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------+----------------+---------+----+-----+-----+-----+
    |AXI_DATA_m_axi_U  |AXI_DATA_m_axi  |        2|   0|  548|  700|    0|
    |control_s_axi_U   |control_s_axi   |        0|   0|  176|  296|    0|
    +------------------+----------------+---------+----+-----+-----+-----+
    |Total             |                |        2|   0|  724|  996|    0|
    +------------------+----------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
<<<<<<< HEAD
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_145_p2                 |         +|   0|  0|  27|          20|           1|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_151_p2                |      icmp|   0|  0|  14|          20|          18|
    |icmp_ln14_fu_157_p2                |      icmp|   0|  0|  11|           8|           6|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |select_ln14_fu_162_p3              |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  68|          57|          35|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |AXI_DATA_blk_n_AR        |   9|          2|    1|          2|
    |AXI_DATA_blk_n_AW        |   9|          2|    1|          2|
    |AXI_DATA_blk_n_B         |   9|          2|    1|          2|
    |AXI_DATA_blk_n_R         |   9|          2|    1|          2|
    |AXI_DATA_blk_n_W         |   9|          2|    1|          2|
    |ap_NS_fsm                |  65|         15|    1|         15|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |i_reg_122                |   9|          2|   20|         40|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 137|         31|   28|         69|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |AXI_DATA_addr_1_reg_176     |  64|   0|   64|          0|
    |AXI_DATA_addr_read_reg_191  |   8|   0|    8|          0|
    |AXI_DATA_addr_reg_170       |  64|   0|   64|          0|
    |ap_CS_fsm                   |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |i_reg_122                   |  20|   0|   20|          0|
    |icmp_ln13_reg_187           |   1|   0|    1|          0|
    |select_ln14_reg_196         |   8|   0|    8|          0|
    |icmp_ln13_reg_187           |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 247|  32|  184|          0|
    +----------------------------+----+----+-----+-----------+
=======
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_494_p2                   |         +|   0|  0|  19|          12|           4|
    |add_ln19_10_fu_923_p2                |         +|   0|  0|  21|          14|           5|
    |add_ln19_11_fu_932_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln19_12_fu_1005_p2               |         +|   0|  0|  21|          14|           5|
    |add_ln19_13_fu_1014_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln19_14_fu_1087_p2               |         +|   0|  0|  21|          14|           6|
    |add_ln19_15_fu_1096_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln19_16_fu_1169_p2               |         +|   0|  0|  21|          14|           6|
    |add_ln19_17_fu_1178_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln19_1_fu_522_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln19_2_fu_595_p2                 |         +|   0|  0|  21|          14|           4|
    |add_ln19_3_fu_604_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln19_4_fu_677_p2                 |         +|   0|  0|  21|          14|           4|
    |add_ln19_5_fu_686_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln19_6_fu_759_p2                 |         +|   0|  0|  21|          14|           5|
    |add_ln19_7_fu_768_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln19_8_fu_841_p2                 |         +|   0|  0|  21|          14|           5|
    |add_ln19_9_fu_850_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln19_fu_434_p2                   |         +|   0|  0|  71|          64|          64|
    |empty_17_fu_459_p2                   |         +|   0|  0|  71|          64|          64|
    |empty_18_fu_547_p2                   |         +|   0|  0|  71|          64|          64|
    |empty_19_fu_629_p2                   |         +|   0|  0|  71|          64|          64|
    |empty_20_fu_711_p2                   |         +|   0|  0|  71|          64|          64|
    |empty_21_fu_793_p2                   |         +|   0|  0|  71|          64|          64|
    |empty_22_fu_875_p2                   |         +|   0|  0|  71|          64|          64|
    |empty_23_fu_957_p2                   |         +|   0|  0|  71|          64|          64|
    |empty_24_fu_1039_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_25_fu_1121_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_26_fu_1203_p2                  |         +|   0|  0|  71|          64|          64|
    |ap_block_state103_pp0_stage1_iter10  |       and|   0|  0|   2|           1|           1|
    |ap_block_state104_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state105_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state110_pp0_stage8_iter10  |       and|   0|  0|   2|           1|           1|
    |ap_block_state111_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state118_pp0_stage6_iter11  |       and|   0|  0|   2|           1|           1|
    |ap_block_state119_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state120_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state125_pp0_stage3_iter12  |       and|   0|  0|   2|           1|           1|
    |ap_block_state127_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state134_pp0_stage2_iter13  |       and|   0|  0|   2|           1|           1|
    |ap_block_state135_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state136_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state141_pp0_stage9_iter13  |       and|   0|  0|   2|           1|           1|
    |ap_block_state142_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state149_pp0_stage7_iter14  |       and|   0|  0|   2|           1|           1|
    |ap_block_state150_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state151_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state156_pp0_stage4_iter15  |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage5_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage3_iter2    |       and|   0|  0|   2|           1|           1|
    |ap_block_state26_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state32_pp0_stage0_iter3    |       and|   0|  0|   2|           1|           1|
    |ap_block_state34_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state41_pp0_stage9_iter3    |       and|   0|  0|   2|           1|           1|
    |ap_block_state42_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state43_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state48_pp0_stage6_iter4    |       and|   0|  0|   2|           1|           1|
    |ap_block_state49_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state56_pp0_stage4_iter5    |       and|   0|  0|   2|           1|           1|
    |ap_block_state57_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state58_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state63_pp0_stage1_iter6    |       and|   0|  0|   2|           1|           1|
    |ap_block_state65_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state72_pp0_stage0_iter7    |       and|   0|  0|   2|           1|           1|
    |ap_block_state73_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state74_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state79_pp0_stage7_iter7    |       and|   0|  0|   2|           1|           1|
    |ap_block_state80_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state87_pp0_stage5_iter8    |       and|   0|  0|   2|           1|           1|
    |ap_block_state88_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state89_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state94_pp0_stage2_iter9    |       and|   0|  0|   2|           1|           1|
    |ap_block_state96_io                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_416_p2                  |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln19_1_fu_582_p2                |      icmp|   0|  0|  16|          25|           1|
    |icmp_ln19_2_fu_664_p2                |      icmp|   0|  0|  16|          25|           1|
    |icmp_ln19_3_fu_746_p2                |      icmp|   0|  0|  16|          25|           1|
    |icmp_ln19_4_fu_828_p2                |      icmp|   0|  0|  16|          25|           1|
    |icmp_ln19_5_fu_910_p2                |      icmp|   0|  0|  16|          25|           1|
    |icmp_ln19_6_fu_992_p2                |      icmp|   0|  0|  16|          25|           1|
    |icmp_ln19_7_fu_1074_p2               |      icmp|   0|  0|  16|          25|           1|
    |icmp_ln19_8_fu_1156_p2               |      icmp|   0|  0|  16|          25|           1|
    |icmp_ln19_9_fu_1238_p2               |      icmp|   0|  0|  16|          25|           1|
    |icmp_ln19_fu_500_p2                  |      icmp|   0|  0|  16|          25|           1|
    |ap_block_pp0_stage0_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001            |        or|   0|  0|   2|           1|           1|
    |or_ln19_fu_513_p2                    |        or|   0|  0|  14|          14|           3|
    |select_ln20_1_fu_587_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln20_2_fu_669_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln20_3_fu_751_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln20_4_fu_833_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln20_5_fu_915_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln20_6_fu_997_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln20_7_fu_1079_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln20_8_fu_1161_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln20_9_fu_1243_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln20_fu_505_p3                |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|2015|        1761|        1501|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |AXI_DATA_ARADDR             |  59|         11|   64|        704|
    |AXI_DATA_AWADDR             |  59|         11|   64|        704|
    |AXI_DATA_WDATA              |  59|         11|   32|        352|
    |AXI_DATA_blk_n_AR           |   9|          2|    1|          2|
    |AXI_DATA_blk_n_AW           |   9|          2|    1|          2|
    |AXI_DATA_blk_n_B            |   9|          2|    1|          2|
    |AXI_DATA_blk_n_R            |   9|          2|    1|          2|
    |AXI_DATA_blk_n_W            |   9|          2|    1|          2|
    |ap_NS_fsm                   |  65|         13|    1|         13|
    |ap_enable_reg_pp0_iter15    |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_408_p4  |   9|          2|   12|         24|
    |i_reg_404                   |   9|          2|   12|         24|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 314|         62|  191|       1833|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |AXI_DATA_addr_10_reg_1411  |  64|   0|   64|          0|
    |AXI_DATA_addr_11_reg_1417  |  64|   0|   64|          0|
    |AXI_DATA_addr_12_reg_1433  |  64|   0|   64|          0|
    |AXI_DATA_addr_13_reg_1439  |  64|   0|   64|          0|
    |AXI_DATA_addr_14_reg_1455  |  64|   0|   64|          0|
    |AXI_DATA_addr_15_reg_1461  |  64|   0|   64|          0|
    |AXI_DATA_addr_16_reg_1477  |  64|   0|   64|          0|
    |AXI_DATA_addr_17_reg_1483  |  64|   0|   64|          0|
    |AXI_DATA_addr_18_reg_1499  |  64|   0|   64|          0|
    |AXI_DATA_addr_19_reg_1505  |  64|   0|   64|          0|
    |AXI_DATA_addr_1_reg_1302   |  64|   0|   64|          0|
    |AXI_DATA_addr_2_reg_1323   |  64|   0|   64|          0|
    |AXI_DATA_addr_3_reg_1329   |  64|   0|   64|          0|
    |AXI_DATA_addr_4_reg_1345   |  64|   0|   64|          0|
    |AXI_DATA_addr_5_reg_1351   |  64|   0|   64|          0|
    |AXI_DATA_addr_6_reg_1367   |  64|   0|   64|          0|
    |AXI_DATA_addr_7_reg_1373   |  64|   0|   64|          0|
    |AXI_DATA_addr_8_reg_1389   |  64|   0|   64|          0|
    |AXI_DATA_addr_9_reg_1395   |  64|   0|   64|          0|
    |AXI_DATA_addr_reg_1296     |  64|   0|   64|          0|
    |add_ln17_reg_1313          |  12|   0|   12|          0|
    |ap_CS_fsm                  |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9    |   1|   0|    1|          0|
    |i_reg_404                  |  12|   0|   12|          0|
    |icmp_ln17_reg_1279         |   1|   0|    1|          0|
    |in_read_reg_1265           |  64|   0|   64|          0|
    |out_read_reg_1251          |  64|   0|   64|          0|
    |select_ln20_1_reg_1340     |   8|   0|   32|         24|
    |select_ln20_2_reg_1362     |   8|   0|   32|         24|
    |select_ln20_3_reg_1384     |   8|   0|   32|         24|
    |select_ln20_4_reg_1406     |   8|   0|   32|         24|
    |select_ln20_5_reg_1428     |   8|   0|   32|         24|
    |select_ln20_6_reg_1450     |   8|   0|   32|         24|
    |select_ln20_7_reg_1472     |   8|   0|   32|         24|
    |select_ln20_8_reg_1494     |   8|   0|   32|         24|
    |select_ln20_9_reg_1516     |   8|   0|   32|         24|
    |select_ln20_reg_1318       |   8|   0|   32|         24|
    |shl_ln_reg_1283            |  12|   0|   14|          2|
    |tmp_1_reg_1335             |  25|   0|   25|          0|
    |tmp_2_reg_1357             |  25|   0|   25|          0|
    |tmp_3_reg_1379             |  25|   0|   25|          0|
    |tmp_4_reg_1401             |  25|   0|   25|          0|
    |tmp_5_reg_1423             |  25|   0|   25|          0|
    |tmp_6_reg_1445             |  25|   0|   25|          0|
    |tmp_7_reg_1467             |  25|   0|   25|          0|
    |tmp_8_reg_1489             |  25|   0|   25|          0|
    |tmp_9_reg_1511             |  25|   0|   25|          0|
    |tmp_reg_1308               |  25|   0|   25|          0|
    |icmp_ln17_reg_1279         |  64|  32|    1|          0|
    |shl_ln_reg_1283            |  64|  32|   14|          2|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1931|  64| 2060|        244|
    +---------------------------+----+----+-----+-----------+
>>>>>>> cf5dd79afe81a371ef9c7f2b2ec20459fa39e383



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|           control|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  image_processing|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  image_processing|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  image_processing|  return value|
|m_axi_AXI_DATA_AWVALID   |  out|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_AWREADY   |   in|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_AWADDR    |  out|   64|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_AWID      |  out|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_AWLEN     |  out|    8|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_AWSIZE    |  out|    3|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_AWBURST   |  out|    2|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_AWLOCK    |  out|    2|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_AWCACHE   |  out|    4|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_AWPROT    |  out|    3|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_AWQOS     |  out|    4|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_AWREGION  |  out|    4|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_AWUSER    |  out|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_WVALID    |  out|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_WREADY    |   in|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_WDATA     |  out|   32|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_WSTRB     |  out|    4|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_WLAST     |  out|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_WID       |  out|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_WUSER     |  out|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_ARVALID   |  out|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_ARREADY   |   in|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_ARADDR    |  out|   64|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_ARID      |  out|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_ARLEN     |  out|    8|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_ARSIZE    |  out|    3|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_ARBURST   |  out|    2|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_ARLOCK    |  out|    2|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_ARCACHE   |  out|    4|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_ARPROT    |  out|    3|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_ARQOS     |  out|    4|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_ARREGION  |  out|    4|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_ARUSER    |  out|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_RVALID    |   in|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_RREADY    |  out|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_RDATA     |   in|   32|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_RLAST     |   in|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_RID       |   in|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_RUSER     |   in|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_RRESP     |   in|    2|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_BVALID    |   in|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_BREADY    |  out|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_BRESP     |   in|    2|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_BID       |   in|    1|       m_axi|          AXI_DATA|       pointer|
|m_axi_AXI_DATA_BUSER     |   in|    1|       m_axi|          AXI_DATA|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

