Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May  9 16:57:34 2021
| Host         : LAPTOP-EO0RR57C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dingceng_control_sets_placed.rpt
| Design       : dingceng
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      4 |            1 |
|     10 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           22 |
| No           | No                    | Yes                    |              85 |           44 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+------------------+------------------+----------------+
|    Clock Signal   | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+---------------+------------------+------------------+----------------+
|  gg/CLK           |               | gg/CLR           |                1 |              3 |
|  clk_F_IBUF_BUFG  | rst_n_IBUF    | dd/rst_n         |                2 |              4 |
|  clk_1M_IBUF_BUFG |               | gg/CLR           |                3 |             10 |
|  clk_B_IBUF_BUFG  |               | dd/rst_n         |               15 |             20 |
|  clk_A_IBUF_BUFG  |               | dd/rst_n         |               14 |             20 |
|  clk_F_IBUF_BUFG  |               | dd/rst_n         |               11 |             32 |
|  n_0_67_BUFG      |               |                  |               22 |             32 |
+-------------------+---------------+------------------+------------------+----------------+


