name: hdlconvertor_p793
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p793.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 0

module test;
	parameter p = 0;
	parameter q = 0;
	wire a;
	wire b;
	wire c;
	generate
		if ((p == 1)) if ((q == 0)) begin : u1
			and g1 (a, b, c);
		end
		else if ((q == 2)) begin : u1
			or g1 (a, b, c);
		end
		else if ((p == 2)) case (q)
			0, 1, 2: begin : u1
				xor g1 (a, b, c);
			end		begin : u1
					xnor g1 (a, b, c);
				end
		endcase
	endgenerate
endmodule
module multiplier (
	a,
	b,
	product
);
	parameter a_width = 8;
	parameter b_width = 8;
	localparam product_width = (a_width + b_width);
	input [(a_width - 1):0] a;
	input [(b_width - 1):0] b;
	output [(product_width - 1):0] product;
	generate
		if (((a_width < 8) || (b_width < 8))) begin : mult
			CLA_multiplier #(
				a_width,
				b_width
			) u1(
				a,
				b,
				product
			);
		end
		else begin : mult
			WALLACE_multiplier #(
				a_width,
				b_width
			) u1(
				a,
				b,
				product
			);
		end
	endgenerate
endmodule
