<stg><name>serialize<2, 16, 128></name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="512" op_0_bw="32">
<![CDATA[
:0 %p_Val2_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:1 %first = alloca i32 1

]]></Node>
<StgValue><ssdm name="first"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %out_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %store_ln154 = store i32 0, i32 %first

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln154 = br void

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %i = phi i8 0, void, i8 %i_2, void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %i_2 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln154 = icmp_eq  i8 %i, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln154 = br i1 %icmp_ln154, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:1 %first_load = load i32 %first

]]></Node>
<StgValue><ssdm name="first_load"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:4 %px_in_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_r

]]></Node>
<StgValue><ssdm name="px_in_V"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="32">
<![CDATA[
.split:5 %trunc_ln414 = trunc i32 %first_load

]]></Node>
<StgValue><ssdm name="trunc_ln414"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:13 %first_bit = add i32 %first_load, i32 32

]]></Node>
<StgValue><ssdm name="first_bit"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %icmp_ln161 = icmp_eq  i32 %first_bit, i32 512

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:16 %br_ln161 = br i1 %icmp_ln161, void %.split..split._crit_edge_crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split..split._crit_edge_crit_edge:0 %store_ln161 = store i32 %first_bit, i32 %first

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.split..split._crit_edge_crit_edge:1 %br_ln161 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln164 = store i32 0, i32 %first

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="512" op_0_bw="512">
<![CDATA[
.split:0 %p_Val2_load = load i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="512" op_0_bw="9">
<![CDATA[
.split:6 %zext_ln414 = zext i9 %trunc_ln414

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:7 %shl_ln414 = shl i512 4294967295, i512 %zext_ln414

]]></Node>
<StgValue><ssdm name="shl_ln414"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:8 %xor_ln414 = xor i512 %shl_ln414, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:9 %and_ln414 = and i512 %p_Val2_load, i512 %xor_ln414

]]></Node>
<StgValue><ssdm name="and_ln414"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="512" op_0_bw="32">
<![CDATA[
.split:10 %zext_ln414_1 = zext i32 %px_in_V

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:11 %shl_ln414_1 = shl i512 %zext_ln414_1, i512 %zext_ln414

]]></Node>
<StgValue><ssdm name="shl_ln414_1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:12 %p_Result_s = or i512 %and_ln414, i512 %shl_ln414_1

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:15 %store_ln161 = store i512 %p_Result_s, i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %out_r, i512 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln164 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
:0 %ret_ln167 = ret

]]></Node>
<StgValue><ssdm name="ret_ln167"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="52" name="in_r" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
<port id="53" name="out_r" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="StgValue_54" to="p_Val2_s" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_54" to="first" fromId="54" toId="7">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="59" from="out_r" to="specinterface_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="61" from="empty_2" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="64" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="71" from="empty_0" to="specinterface_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="79" from="in_r" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="80" from="empty_2" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="82" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="84" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="89" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="91" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="95" from="StgValue_62" to="store_ln154" fromId="62" toId="10">
</dataflow>
<dataflow id="96" from="first" to="store_ln154" fromId="7" toId="10">
</dataflow>
<dataflow id="98" from="StgValue_97" to="i" fromId="97" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="99" from="br_ln154" to="i" fromId="11" toId="12">
</dataflow>
<dataflow id="100" from="i_2" to="i" fromId="13" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="br_ln0" to="i" fromId="17" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="102" from="i" to="i_2" fromId="12" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_103" to="i_2" fromId="103" toId="13">
</dataflow>
<dataflow id="105" from="i" to="icmp_ln154" fromId="12" toId="14">
</dataflow>
<dataflow id="107" from="StgValue_106" to="icmp_ln154" fromId="106" toId="14">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="108" toId="15">
</dataflow>
<dataflow id="111" from="StgValue_110" to="speclooptripcount_ln0" fromId="110" toId="15">
</dataflow>
<dataflow id="112" from="StgValue_110" to="speclooptripcount_ln0" fromId="110" toId="15">
</dataflow>
<dataflow id="113" from="StgValue_110" to="speclooptripcount_ln0" fromId="110" toId="15">
</dataflow>
<dataflow id="114" from="icmp_ln154" to="br_ln154" fromId="14" toId="16">
</dataflow>
<dataflow id="115" from="first" to="first_load" fromId="7" toId="18">
</dataflow>
<dataflow id="117" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="px_in_V" fromId="116" toId="19">
</dataflow>
<dataflow id="118" from="in_r" to="px_in_V" fromId="52" toId="19">
</dataflow>
<dataflow id="119" from="first_load" to="trunc_ln414" fromId="18" toId="20">
</dataflow>
<dataflow id="120" from="first_load" to="first_bit" fromId="18" toId="21">
</dataflow>
<dataflow id="122" from="StgValue_121" to="first_bit" fromId="121" toId="21">
</dataflow>
<dataflow id="123" from="first_bit" to="icmp_ln161" fromId="21" toId="22">
</dataflow>
<dataflow id="125" from="StgValue_124" to="icmp_ln161" fromId="124" toId="22">
</dataflow>
<dataflow id="126" from="icmp_ln161" to="br_ln161" fromId="22" toId="23">
</dataflow>
<dataflow id="127" from="first_bit" to="store_ln161" fromId="21" toId="24">
</dataflow>
<dataflow id="128" from="first" to="store_ln161" fromId="7" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_62" to="store_ln164" fromId="62" toId="26">
</dataflow>
<dataflow id="130" from="first" to="store_ln164" fromId="7" toId="26">
</dataflow>
<dataflow id="131" from="p_Val2_s" to="p_Val2_load" fromId="6" toId="27">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="134" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="28">
</dataflow>
<dataflow id="135" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="28">
</dataflow>
<dataflow id="136" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="28">
</dataflow>
<dataflow id="137" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="28">
</dataflow>
<dataflow id="138" from="empty_0" to="specpipeline_ln0" fromId="65" toId="28">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="139" toId="29">
</dataflow>
<dataflow id="142" from="empty_24" to="specloopname_ln0" fromId="141" toId="29">
</dataflow>
<dataflow id="143" from="trunc_ln414" to="zext_ln414" fromId="20" toId="30">
</dataflow>
<dataflow id="145" from="StgValue_144" to="shl_ln414" fromId="144" toId="31">
</dataflow>
<dataflow id="146" from="zext_ln414" to="shl_ln414" fromId="30" toId="31">
</dataflow>
<dataflow id="147" from="shl_ln414" to="xor_ln414" fromId="31" toId="32">
</dataflow>
<dataflow id="149" from="StgValue_148" to="xor_ln414" fromId="148" toId="32">
</dataflow>
<dataflow id="150" from="p_Val2_load" to="and_ln414" fromId="27" toId="33">
</dataflow>
<dataflow id="151" from="xor_ln414" to="and_ln414" fromId="32" toId="33">
</dataflow>
<dataflow id="152" from="px_in_V" to="zext_ln414_1" fromId="19" toId="34">
</dataflow>
<dataflow id="153" from="zext_ln414_1" to="shl_ln414_1" fromId="34" toId="35">
</dataflow>
<dataflow id="154" from="zext_ln414" to="shl_ln414_1" fromId="30" toId="35">
</dataflow>
<dataflow id="155" from="and_ln414" to="p_Result_s" fromId="33" toId="36">
</dataflow>
<dataflow id="156" from="shl_ln414_1" to="p_Result_s" fromId="35" toId="36">
</dataflow>
<dataflow id="157" from="p_Result_s" to="store_ln161" fromId="36" toId="37">
</dataflow>
<dataflow id="158" from="p_Val2_s" to="store_ln161" fromId="6" toId="37">
</dataflow>
<dataflow id="160" from="_ssdm_op_Write.ap_fifo.volatile.i512P0A" to="write_ln174" fromId="159" toId="38">
</dataflow>
<dataflow id="161" from="out_r" to="write_ln174" fromId="53" toId="38">
</dataflow>
<dataflow id="162" from="p_Result_s" to="write_ln174" fromId="36" toId="38">
</dataflow>
<dataflow id="163" from="icmp_ln154" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="164" from="icmp_ln161" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="165" from="icmp_ln161" to="StgValue_4" fromId="22" toId="4">
</dataflow>
<dataflow id="166" from="icmp_ln154" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="167" from="icmp_ln154" to="StgValue_4" fromId="14" toId="4">
</dataflow>
</dataflows>


</stg>
