Analysis & Synthesis report for Microprocessor
Fri Oct 21 18:35:41 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for comb_logic:comb_logic1
 13. Source assignments for comb_logic:comb_logic2
 14. Source assignments for program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated
 15. Source assignments for data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_5vh1:auto_generated
 16. Parameter Settings for User Entity Instance: program_memory:prog_mem|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: data_memory:data_mem|altsyncram:altsyncram_component
 18. Parameter Settings for Inferred Entity Instance: computational_unit:comp_unit|lpm_mult:Mult0
 19. altsyncram Parameter Settings by Entity Instance
 20. lpm_mult Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "data_memory:data_mem"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 21 18:35:41 2022           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; Microprocessor                                  ;
; Top-level Entity Name              ; Microprocessor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,197                                           ;
;     Total combinational functions  ; 1,176                                           ;
;     Dedicated logic registers      ; 50                                              ;
; Total registers                    ; 50                                              ;
; Total pins                         ; 128                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,112                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Microprocessor     ; Microprocessor     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------+---------+
; data_memory.v                    ; yes             ; User Wizard-Generated File            ; /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/data_memory.v          ;         ;
; pipe_test.hex                    ; yes             ; User Hexadecimal (Intel-Format) File  ; /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/pipe_test.hex          ;         ;
; program_sequencer.sv             ; yes             ; User SystemVerilog HDL File           ; /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/program_sequencer.sv   ;         ;
; instruction_decoder.sv           ; yes             ; User SystemVerilog HDL File           ; /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/instruction_decoder.sv ;         ;
; computational_unit.sv            ; yes             ; User SystemVerilog HDL File           ; /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/computational_unit.sv  ;         ;
; Microprocessor.sv                ; yes             ; User SystemVerilog HDL File           ; /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv      ;         ;
; program_memory.v                 ; yes             ; User Wizard-Generated File            ; /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/program_memory.v       ;         ;
; comb_logic.sv                    ; yes             ; User SystemVerilog HDL File           ; /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                          ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/aglobal201.inc                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_b9a1.tdf           ; yes             ; Auto-Generated Megafunction           ; /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/db/altsyncram_b9a1.tdf ;         ;
; db/altsyncram_5vh1.tdf           ; yes             ; Auto-Generated Megafunction           ; /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/db/altsyncram_5vh1.tdf ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                          ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_mult.tdf                      ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                          ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;         ;
; multcore.inc                     ; yes             ; Megafunction                          ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/multcore.inc                      ;         ;
; bypassff.inc                     ; yes             ; Megafunction                          ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/bypassff.inc                      ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altshift.inc                      ;         ;
; db/mult_j8t.tdf                  ; yes             ; Auto-Generated Megafunction           ; /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/db/mult_j8t.tdf        ;         ;
+----------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,197     ;
;                                             ;           ;
; Total combinational functions               ; 1176      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 106       ;
;     -- 3 input functions                    ; 38        ;
;     -- <=2 input functions                  ; 1032      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1148      ;
;     -- arithmetic mode                      ; 28        ;
;                                             ;           ;
; Total registers                             ; 50        ;
;     -- Dedicated logic registers            ; 50        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 128       ;
; Total memory bits                           ; 2112      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 62        ;
; Total fan-out                               ; 2068      ;
; Average fan-out                             ; 1.38      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Microprocessor                           ; 1176 (0)            ; 50 (1)                    ; 2112        ; 0            ; 0       ; 0         ; 128  ; 0            ; |Microprocessor                                                                                        ; Microprocessor      ; work         ;
;    |comb_logic:comb_logic1|               ; 504 (504)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microprocessor|comb_logic:comb_logic1                                                                 ; comb_logic          ; work         ;
;    |comb_logic:comb_logic2|               ; 504 (504)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microprocessor|comb_logic:comb_logic2                                                                 ; comb_logic          ; work         ;
;    |computational_unit:comp_unit|         ; 116 (85)            ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microprocessor|computational_unit:comp_unit                                                           ; computational_unit  ; work         ;
;       |lpm_mult:Mult0|                    ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microprocessor|computational_unit:comp_unit|lpm_mult:Mult0                                            ; lpm_mult            ; work         ;
;          |mult_j8t:auto_generated|        ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microprocessor|computational_unit:comp_unit|lpm_mult:Mult0|mult_j8t:auto_generated                    ; mult_j8t            ; work         ;
;    |data_memory:data_mem|                 ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microprocessor|data_memory:data_mem                                                                   ; data_memory         ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microprocessor|data_memory:data_mem|altsyncram:altsyncram_component                                   ; altsyncram          ; work         ;
;          |altsyncram_5vh1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microprocessor|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_5vh1:auto_generated    ; altsyncram_5vh1     ; work         ;
;    |instruction_decoder:instr_decoder|    ; 42 (42)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microprocessor|instruction_decoder:instr_decoder                                                      ; instruction_decoder ; work         ;
;    |program_memory:prog_mem|              ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microprocessor|program_memory:prog_mem                                                                ; program_memory      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microprocessor|program_memory:prog_mem|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;          |altsyncram_b9a1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microprocessor|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated ; altsyncram_b9a1     ; work         ;
;    |program_sequencer:prog_sequencer|     ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microprocessor|program_sequencer:prog_sequencer                                                       ; program_sequencer   ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                              ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_5vh1:auto_generated|ALTSYNCRAM    ; M9K  ; Single Port ; 32           ; 4            ; --           ; --           ; 128  ; None          ;
; program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 8            ; --           ; --           ; 2048 ; pipe_test.hex ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+------------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |Microprocessor|data_memory:data_mem    ; data_memory.v    ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |Microprocessor|program_memory:prog_mem ; program_memory.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 50    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 33    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Microprocessor|instruction_decoder:instr_decoder|source_register_select ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Microprocessor|program_sequencer:prog_sequencer|pm_address[6]           ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; No         ; |Microprocessor|computational_unit:comp_unit|Mux0                        ;
; 17:1               ; 3 bits    ; 33 LEs        ; 18 LEs               ; 15 LEs                 ; No         ; |Microprocessor|computational_unit:comp_unit|alu_out[2]                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for comb_logic:comb_logic1              ;
+------------------------------+-------+------+--------------+
; Assignment                   ; Value ; From ; To           ;
+------------------------------+-------+------+--------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][0] ;
+------------------------------+-------+------+--------------+


+------------------------------------------------------------+
; Source assignments for comb_logic:comb_logic2              ;
+------------------------------+-------+------+--------------+
; Assignment                   ; Value ; From ; To           ;
+------------------------------+-------+------+--------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[8][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[8][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[9][0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[9][0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[10][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[10][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[11][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[11][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[12][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[12][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[13][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[13][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[14][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[14][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[15][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[15][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[16][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[16][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[17][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[17][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[18][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[18][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[19][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[19][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[20][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[20][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[21][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[21][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[22][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[22][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[23][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[23][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[24][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[24][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[25][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[25][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[26][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[26][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[27][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[27][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[28][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[28][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[29][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[29][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[30][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[30][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[31][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[31][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[32][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[32][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[33][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[33][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[34][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[34][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[35][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[35][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[36][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[36][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[37][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[37][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[38][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[38][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[39][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[39][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[40][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[40][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[41][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[41][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[42][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[42][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[43][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[43][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[44][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[44][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[45][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[45][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[46][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[46][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[47][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[47][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[48][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[48][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[49][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[49][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[50][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[50][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[51][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[51][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[52][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[52][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[53][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[53][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[54][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[54][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[55][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[55][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[56][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[56][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[57][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[57][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[58][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[58][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[59][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[59][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[60][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[60][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[61][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[61][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[62][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[62][0] ;
+------------------------------+-------+------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_5vh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_memory:prog_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; pipe_test.hex        ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_b9a1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:data_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 4                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_5vh1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: computational_unit:comp_unit|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 4            ; Untyped                      ;
; LPM_WIDTHB                                     ; 4            ; Untyped                      ;
; LPM_WIDTHP                                     ; 8            ; Untyped                      ;
; LPM_WIDTHR                                     ; 8            ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; mult_j8t     ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 2                                                       ;
; Entity Instance                           ; program_memory:prog_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; data_memory:data_mem|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 4                                                       ;
;     -- NUMWORDS_A                         ; 32                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                      ;
+---------------------------------------+---------------------------------------------+
; Name                                  ; Value                                       ;
+---------------------------------------+---------------------------------------------+
; Number of entity instances            ; 1                                           ;
; Entity Instance                       ; computational_unit:comp_unit|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                           ;
;     -- LPM_WIDTHB                     ; 4                                           ;
;     -- LPM_WIDTHP                     ; 8                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
+---------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_memory:data_mem"                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "address[4..4]" will be connected to GND. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 128                         ;
; cycloneiii_ff         ; 50                          ;
;     ENA               ; 29                          ;
;     ENA SLD           ; 4                           ;
;     plain             ; 17                          ;
; cycloneiii_lcell_comb ; 1177                        ;
;     arith             ; 28                          ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 19                          ;
;     normal            ; 1149                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1001                        ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 106                         ;
; cycloneiii_ram_block  ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 65.00                       ;
; Average LUT depth     ; 54.09                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Fri Oct 21 18:35:35 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/data_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file program_sequencer.sv
    Info (12023): Found entity 1: program_sequencer File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/program_sequencer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_decoder.sv
    Info (12023): Found entity 1: instruction_decoder File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/instruction_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file computational_unit.sv
    Info (12023): Found entity 1: computational_unit File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/computational_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Microprocessor.sv
    Info (12023): Found entity 1: Microprocessor File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file program_memory.v
    Info (12023): Found entity 1: program_memory File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/program_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file comb_logic.sv
    Info (12023): Found entity 1: comb_logic File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 1
Info (12127): Elaborating entity "Microprocessor" for the top level hierarchy
Info (12128): Elaborating entity "comb_logic" for hierarchy "comb_logic:comb_logic1" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 32
Info (12128): Elaborating entity "program_sequencer" for hierarchy "program_sequencer:prog_sequencer" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 43
Info (12128): Elaborating entity "program_memory" for hierarchy "program_memory:prog_mem" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "program_memory:prog_mem|altsyncram:altsyncram_component" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/program_memory.v Line: 82
Info (12130): Elaborated megafunction instantiation "program_memory:prog_mem|altsyncram:altsyncram_component" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/program_memory.v Line: 82
Info (12133): Instantiated megafunction "program_memory:prog_mem|altsyncram:altsyncram_component" with the following parameter: File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/program_memory.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "pipe_test.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b9a1.tdf
    Info (12023): Found entity 1: altsyncram_b9a1 File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/db/altsyncram_b9a1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b9a1" for hierarchy "program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated" File: /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "instruction_decoder:instr_decoder" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 70
Info (12128): Elaborating entity "computational_unit" for hierarchy "computational_unit:comp_unit" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 97
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:data_mem" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_memory:data_mem|altsyncram:altsyncram_component" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/data_memory.v Line: 86
Info (12130): Elaborated megafunction instantiation "data_memory:data_mem|altsyncram:altsyncram_component" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/data_memory.v Line: 86
Info (12133): Instantiated megafunction "data_memory:data_mem|altsyncram:altsyncram_component" with the following parameter: File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/data_memory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5vh1.tdf
    Info (12023): Found entity 1: altsyncram_5vh1 File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/db/altsyncram_5vh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5vh1" for hierarchy "data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_5vh1:auto_generated" File: /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "computational_unit:comp_unit|Mult0" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/computational_unit.sv Line: 102
Info (12130): Elaborated megafunction instantiation "computational_unit:comp_unit|lpm_mult:Mult0" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/computational_unit.sv Line: 102
Info (12133): Instantiated megafunction "computational_unit:comp_unit|lpm_mult:Mult0" with the following parameter: File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/computational_unit.sv Line: 102
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "8"
    Info (12134): Parameter "LPM_WIDTHR" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf
    Info (12023): Found entity 1: mult_j8t File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/db/mult_j8t.tdf Line: 29
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "computational_unit:comp_unit|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/db/mult_j8t.tdf Line: 43
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 48 buffer(s)
    Info (13016): Ignored 4 CARRY_SUM buffer(s)
    Info (13019): Ignored 44 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "from_PS[0]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_PS[1]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_PS[2]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_PS[3]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_PS[4]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_PS[5]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_PS[6]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_PS[7]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_ID[0]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_ID[1]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_ID[2]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_ID[3]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_ID[4]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_ID[5]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_ID[6]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_ID[7]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_CU[0]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_CU[1]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_CU[2]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_CU[3]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_CU[4]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_CU[5]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_CU[6]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
    Warning (13410): Pin "from_CU[7]" is stuck at GND File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/Microprocessor.sv Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_5vh1:auto_generated|ALTSYNCRAM" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/db/altsyncram_5vh1.tdf Line: 33
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[61][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[61][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[61][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[61][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[61][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[61][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[61][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[61][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[61][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[61][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[61][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[61][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[61][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[61][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[61][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[61][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[60][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[60][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[60][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[60][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[60][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[60][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[60][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[60][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[60][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[60][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[60][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[60][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[60][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[60][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[60][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[60][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[59][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[59][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[59][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[59][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[59][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[59][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[59][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[59][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[59][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[59][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[59][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[59][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[59][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[59][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[59][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[59][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[58][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[58][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[58][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[58][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[58][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[58][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[58][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[58][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[58][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[58][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[58][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[58][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[58][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[58][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[58][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[58][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[57][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[57][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[57][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[57][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[57][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[57][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[57][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[57][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[57][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[57][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[57][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[57][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[57][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[57][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[57][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[57][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[56][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[56][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[56][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[56][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[56][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[56][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[56][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[56][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[56][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[56][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[56][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[56][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[56][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[56][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[56][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[56][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[55][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[55][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[55][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[55][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[55][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[55][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[55][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[55][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[55][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[55][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[55][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[55][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[55][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[55][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[55][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[55][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[54][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[54][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[54][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[54][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[54][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[54][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[54][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[54][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[54][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[54][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[54][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[54][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[54][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[54][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[54][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[54][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[53][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[53][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[53][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[53][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[53][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[53][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[53][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[53][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[53][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[53][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[53][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[53][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[53][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[53][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[53][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[53][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[52][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[52][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[52][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[52][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[52][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[52][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[52][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[52][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[52][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[52][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[52][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[52][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[52][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[52][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[52][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[52][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[51][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[51][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[51][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[51][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[51][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[51][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[51][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[51][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[51][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[51][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[51][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[51][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[51][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[51][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[51][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[51][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[50][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[50][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[50][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[50][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[50][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[50][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[50][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[50][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[50][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[50][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[50][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[50][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[50][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[50][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[50][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[50][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[49][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[49][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[49][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[49][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[49][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[49][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[49][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[49][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[49][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[49][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[49][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[49][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[49][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[49][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[49][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[49][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[48][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[48][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[48][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[48][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[48][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[48][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[48][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[48][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[48][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[48][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[48][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[48][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[48][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[48][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[48][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[48][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[47][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[47][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[47][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[47][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[47][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[47][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[47][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[47][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[47][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[47][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[47][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[47][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[47][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[47][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[47][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[47][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[46][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[46][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[46][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[46][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[46][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[46][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[46][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[46][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[46][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[46][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[46][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[46][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[46][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[46][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[46][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[46][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[45][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[45][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[45][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[45][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[45][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[45][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[45][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[45][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[45][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[45][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[45][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[45][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[45][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[45][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[45][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[45][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[44][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[44][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[44][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[44][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[44][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[44][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[44][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[44][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[44][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[44][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[44][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[44][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[44][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[44][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[44][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[44][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[43][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[43][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[43][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[43][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[43][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[43][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[43][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[43][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[43][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[43][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[43][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[43][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[43][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[43][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[43][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[43][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[42][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[42][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[42][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[42][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[42][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[42][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[42][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[42][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[42][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[42][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[42][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[42][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[42][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[42][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[42][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[42][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[41][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[41][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[41][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[41][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[41][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[41][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[41][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[41][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[41][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[41][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[41][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[41][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[41][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[41][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[41][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[41][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[40][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[40][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[40][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[40][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[40][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[40][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[40][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[40][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[40][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[40][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[40][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[40][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[40][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[40][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[40][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[40][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[39][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[39][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[39][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[39][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[39][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[39][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[39][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[39][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[39][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[39][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[39][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[39][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[39][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[39][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[39][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[39][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[38][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[38][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[38][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[38][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[38][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[38][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[38][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[38][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[38][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[38][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[38][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[38][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[38][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[38][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[38][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[38][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[37][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[37][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[37][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[37][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[37][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[37][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[37][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[37][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[37][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[37][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[37][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[37][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[37][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[37][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[37][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[37][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[36][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[36][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[36][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[36][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[36][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[36][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[36][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[36][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[36][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[36][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[36][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[36][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[36][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[36][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[36][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[36][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[35][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[35][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[35][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[35][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[35][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[35][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[35][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[35][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[35][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[35][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[35][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[35][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[35][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[35][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[35][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[35][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[34][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[34][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[34][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[34][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[34][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[34][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[34][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[34][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[34][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[34][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[34][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[34][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[34][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[34][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[34][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[34][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[33][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[33][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[33][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[33][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[33][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[33][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[33][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[33][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[33][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[33][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[33][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[33][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[33][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[33][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[33][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[33][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[32][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[32][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[32][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[32][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[32][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[32][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[32][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[32][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[32][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[32][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[32][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[32][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[32][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[32][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[32][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[32][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[31][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[31][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[31][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[31][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[31][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[31][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[31][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[31][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[31][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[31][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[31][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[31][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[31][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[31][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[31][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[31][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[30][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[30][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[30][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[30][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[30][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[30][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[30][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[30][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[30][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[30][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[30][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[30][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[30][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[30][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[30][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[30][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[29][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[29][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[29][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[29][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[29][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[29][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[29][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[29][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[29][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[29][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[29][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[29][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[29][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[29][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[29][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[29][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[28][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[28][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[28][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[28][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[28][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[28][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[28][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[28][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[28][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[28][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[28][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[28][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[28][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[28][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[28][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[28][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[27][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[27][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[27][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[27][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[27][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[27][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[27][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[27][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[27][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[27][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[27][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[27][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[27][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[27][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[27][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[27][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[26][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[26][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[26][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[26][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[26][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[26][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[26][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[26][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[26][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[26][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[26][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[26][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[26][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[26][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[26][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[26][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[25][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[25][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[25][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[25][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[25][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[25][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[25][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[25][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[25][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[25][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[25][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[25][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[25][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[25][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[25][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[25][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[24][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[24][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[24][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[24][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[24][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[24][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[24][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[24][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[24][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[24][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[24][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[24][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[24][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[24][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[24][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[24][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[23][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[23][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[23][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[23][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[23][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[23][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[23][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[23][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[23][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[23][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[23][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[23][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[23][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[23][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[23][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[23][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[22][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[22][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[22][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[22][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[22][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[22][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[22][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[22][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[22][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[22][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[22][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[22][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[22][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[22][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[22][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[22][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[21][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[21][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[21][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[21][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[21][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[21][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[21][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[21][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[21][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[21][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[21][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[21][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[21][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[21][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[21][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[21][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[20][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[20][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[20][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[20][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[20][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[20][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[20][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[20][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[20][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[20][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[20][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[20][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[20][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[20][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[20][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[20][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[19][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[19][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[19][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[19][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[19][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[19][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[19][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[19][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[19][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[19][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[19][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[19][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[19][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[19][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[19][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[19][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[18][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[18][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[18][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[18][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[18][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[18][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[18][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[18][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[18][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[18][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[18][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[18][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[18][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[18][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[18][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[18][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[17][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[17][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[17][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[17][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[17][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[17][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[17][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[17][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[17][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[17][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[17][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[17][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[17][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[17][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[17][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[17][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[16][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[16][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[16][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[16][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[16][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[16][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[16][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[16][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[16][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[16][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[16][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[16][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[16][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[16][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[16][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[16][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[15][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[15][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[15][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[15][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[15][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[15][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[15][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[15][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[15][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[15][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[15][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[15][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[15][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[15][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[15][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[15][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[14][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[14][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[14][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[14][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[14][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[14][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[14][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[14][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[14][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[14][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[14][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[14][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[14][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[14][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[14][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[14][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[13][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[13][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[13][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[13][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[13][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[13][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[13][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[13][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[13][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[13][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[13][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[13][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[13][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[13][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[13][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[13][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[12][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[12][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[12][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[12][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[12][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[12][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[12][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[12][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[12][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[12][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[12][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[12][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[12][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[12][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[12][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[12][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[11][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[11][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[11][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[11][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[11][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[11][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[11][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[11][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[11][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[11][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[11][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[11][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[11][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[11][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[11][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[11][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[10][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[10][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[10][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[10][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[10][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[10][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[10][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[10][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[10][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[10][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[10][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[10][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[10][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[10][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[10][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[10][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[9][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[9][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[9][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[9][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[9][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[9][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[9][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[9][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[9][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[9][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[9][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[9][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[9][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[9][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[9][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[9][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[8][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[8][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[8][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[8][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[8][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[8][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[8][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[8][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[8][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[8][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[8][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[8][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[8][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[8][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[8][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[8][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[7][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[7][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[7][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[7][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[7][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[7][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[7][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[7][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[7][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[7][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[7][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[7][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[7][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[7][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[7][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[7][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[6][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[6][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[6][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[6][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[6][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[6][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[6][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[6][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[6][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[6][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[6][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[6][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[6][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[6][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[6][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[6][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[5][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[5][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[5][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[5][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[5][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[5][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[5][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[5][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[5][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[5][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[5][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[5][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[5][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[5][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[5][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[5][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[4][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[4][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[4][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[4][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[4][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[4][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[4][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[4][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[4][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[4][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[4][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[4][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[4][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[4][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[4][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[4][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[3][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[3][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[3][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[3][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[3][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[3][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[3][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[3][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[3][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[3][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[3][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[3][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[3][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[3][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[3][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[3][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[2][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[2][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[2][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[2][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[2][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[2][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[2][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[2][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[2][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[2][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[2][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[2][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[2][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[2][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[2][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[2][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[1][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[1][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[1][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[1][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[1][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[1][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[1][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[1][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[1][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[1][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[1][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[1][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[1][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[1][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[1][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic1|delay[1][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[0][0]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[0][1]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[0][2]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[0][3]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[0][4]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[0][5]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[0][6]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
    Info (17048): Logic cell "comb_logic:comb_logic2|delay[0][7]" File: /home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_slow_rom/comb_logic.sv Line: 5
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1361 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 122 output pins
    Info (21061): Implemented 1221 logic cells
    Info (21064): Implemented 12 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 767 megabytes
    Info: Processing ended: Fri Oct 21 18:35:41 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:17


