Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b4a16259ce5a48f39ec25b7b84ff4043 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot i2c_expander_tb_behav xil_defaultlib.i2c_expander_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i2c_write_clocks' [C:/Users/adria/OneDrive/Documents/Adriaan/Werk Goedjies/BTT/fw/btt_sccv2_fw/fw/1_led_blink.srcs/sources_1/new/i2c_expander.vhd:179]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.i2c_expander [\i2c_expander(c_clocks_per_half_...]
Compiling architecture behavioral of entity xil_defaultlib.i2c_expander_tb
Built simulation snapshot i2c_expander_tb_behav
