// Seed: 3992486142
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    output tri1 id_2
);
  assign module_1.id_5 = 0;
  parameter id_4 = 1;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wand id_4,
    output tri1 id_5
);
  supply0 id_7;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5
  );
  assign id_1 = id_3 - id_7;
  assign id_7 = -1'b0 < ((!id_2));
  always disable id_9;
endmodule
module module_2 #(
    parameter id_4 = 32'd60
) (
    input wire id_0,
    input wire id_1,
    output wor id_2,
    output wire id_3,
    input supply1 _id_4,
    input supply1 id_5,
    output tri0 id_6
);
  assign id_3 = "" ? 1'h0 : id_4;
  parameter id_8 = 1;
  wire [id_4 : 1] id_9;
  assign id_2 = -1 ? id_9 : id_1 - id_8;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
