<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='406' type='std::pair&lt;unsigned int, const TargetRegisterClass *&gt; llvm::SITargetLowering::getRegForInlineAsmConstraint(const llvm::TargetRegisterInfo * TRI, llvm::StringRef Constraint, llvm::MVT VT) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='898' u='c' c='_ZNK4llvm10GCNTTIImpl29isInlineAsmSourceOfDivergenceEPKNS_8CallInstENS_8ArrayRefIjEE'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4190' c='_ZNK4llvm14TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11228' ll='11307' type='std::pair&lt;unsigned int, const TargetRegisterClass *&gt; llvm::SITargetLowering::getRegForInlineAsmConstraint(const llvm::TargetRegisterInfo * TRI, llvm::StringRef Constraint, llvm::MVT VT) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11858' u='c' c='_ZNK4llvm16SITargetLowering23requiresUniformRegisterERNS_15MachineFunctionEPKNS_5ValueE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11224'>//===----------------------------------------------------------------------===//
//                         SI Inline Assembly Support
//===----------------------------------------------------------------------===//</doc>
