// Seed: 273500219
module module_0 (
    input wire id_0
);
  assign id_2 = -1;
  module_2 modCall_1 ();
  tri0 id_3, id_4, id_5, id_6;
  assign id_3 = id_2;
  wire id_7;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0
);
  assign id_2 = id_0 | id_2;
  module_0 modCall_1 (id_0);
endmodule
module module_2;
  localparam id_1 = -1'h0;
  assign module_0.id_5 = 0;
  wire id_3;
endmodule
module module_3 (
    output logic id_0,
    input  wor   id_1,
    output wor   id_2
);
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always id_0 <= 1'd0;
  id_4(
      id_2
  );
  assign id_0 = -1;
endmodule
