{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575100547454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575100547454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 15:55:47 2019 " "Processing started: Sat Nov 30 15:55:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575100547454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575100547454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi -c spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575100547454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1575100547669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/openedvfpga/spider_robot/module/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /openedvfpga/spider_robot/module/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../module/pwm.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575100547697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575100547697 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "spi_slave_module.v(94) " "Verilog HDL Module Instantiation warning at spi_slave_module.v(94): ignored dangling comma in List of Port Connections" {  } { { "../module/spi_slave_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575100547699 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "spi_slave_module.v(101) " "Verilog HDL Module Instantiation warning at spi_slave_module.v(101): ignored dangling comma in List of Port Connections" {  } { { "../module/spi_slave_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 101 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575100547699 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "spi_slave_module.v(108) " "Verilog HDL Module Instantiation warning at spi_slave_module.v(108): ignored dangling comma in List of Port Connections" {  } { { "../module/spi_slave_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 108 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575100547699 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "spi_slave_module.v(115) " "Verilog HDL Module Instantiation warning at spi_slave_module.v(115): ignored dangling comma in List of Port Connections" {  } { { "../module/spi_slave_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 115 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575100547699 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "spi_slave_module.v(122) " "Verilog HDL Module Instantiation warning at spi_slave_module.v(122): ignored dangling comma in List of Port Connections" {  } { { "../module/spi_slave_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 122 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575100547699 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "spi_slave_module.v(129) " "Verilog HDL Module Instantiation warning at spi_slave_module.v(129): ignored dangling comma in List of Port Connections" {  } { { "../module/spi_slave_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 129 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575100547699 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "spi_slave_module.v(136) " "Verilog HDL Module Instantiation warning at spi_slave_module.v(136): ignored dangling comma in List of Port Connections" {  } { { "../module/spi_slave_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 136 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575100547699 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "spi_slave_module.v(143) " "Verilog HDL Module Instantiation warning at spi_slave_module.v(143): ignored dangling comma in List of Port Connections" {  } { { "../module/spi_slave_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 143 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575100547699 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "spi_slave_module.v(150) " "Verilog HDL Module Instantiation warning at spi_slave_module.v(150): ignored dangling comma in List of Port Connections" {  } { { "../module/spi_slave_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 150 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575100547699 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "spi_slave_module.v(157) " "Verilog HDL Module Instantiation warning at spi_slave_module.v(157): ignored dangling comma in List of Port Connections" {  } { { "../module/spi_slave_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 157 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575100547699 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "spi_slave_module.v(164) " "Verilog HDL Module Instantiation warning at spi_slave_module.v(164): ignored dangling comma in List of Port Connections" {  } { { "../module/spi_slave_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 164 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575100547699 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "spi_slave_module.v(171) " "Verilog HDL Module Instantiation warning at spi_slave_module.v(171): ignored dangling comma in List of Port Connections" {  } { { "../module/spi_slave_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 171 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575100547700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/openedvfpga/spider_robot/module/spi_slave_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /openedvfpga/spider_robot/module/spi_slave_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_module " "Found entity 1: spi_slave_module" {  } { { "../module/spi_slave_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575100547700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575100547700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/openedvfpga/spider_robot/module/spi_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /openedvfpga/spider_robot/module/spi_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_control_module " "Found entity 1: spi_control_module" {  } { { "../module/spi_control_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575100547701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575100547701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/openedvfpga/spider_robot/module/spi_func_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /openedvfpga/spider_robot/module/spi_func_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_func_module " "Found entity 1: spi_func_module" {  } { { "../module/spi_func_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_func_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575100547703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575100547703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_slave_module " "Elaborating entity \"spi_slave_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575100548124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_func_module spi_func_module:U1 " "Elaborating entity \"spi_func_module\" for hierarchy \"spi_func_module:U1\"" {  } { { "../module/spi_slave_module.v" "U1" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575100548126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_control_module spi_control_module:U2 " "Elaborating entity \"spi_control_module\" for hierarchy \"spi_control_module:U2\"" {  } { { "../module/spi_slave_module.v" "U2" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575100548129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 spi_control_module.v(170) " "Verilog HDL assignment warning at spi_control_module.v(170): truncated value with size 8 to match size of target (3)" {  } { { "../module/spi_control_module.v" "" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_control_module.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575100548130 "|spi_slave_module|spi_control_module:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:PWM_Top_Left_Coxa_Module " "Elaborating entity \"pwm\" for hierarchy \"pwm:PWM_Top_Left_Coxa_Module\"" {  } { { "../module/spi_slave_module.v" "PWM_Top_Left_Coxa_Module" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575100548162 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1575100550435 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "DataU1\[0\] " "Logic cell \"DataU1\[0\]\"" {  } { { "../module/spi_slave_module.v" "DataU1\[0\]" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575100551163 ""} { "Info" "ISCL_SCL_CELL_NAME" "DoneU1\[1\] " "Logic cell \"DoneU1\[1\]\"" {  } { { "../module/spi_slave_module.v" "DoneU1\[1\]" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 27 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575100551163 ""} { "Info" "ISCL_SCL_CELL_NAME" "DataU1\[1\] " "Logic cell \"DataU1\[1\]\"" {  } { { "../module/spi_slave_module.v" "DataU1\[1\]" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575100551163 ""} { "Info" "ISCL_SCL_CELL_NAME" "DataU1\[2\] " "Logic cell \"DataU1\[2\]\"" {  } { { "../module/spi_slave_module.v" "DataU1\[2\]" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575100551163 ""} { "Info" "ISCL_SCL_CELL_NAME" "DoneU1\[0\] " "Logic cell \"DoneU1\[0\]\"" {  } { { "../module/spi_slave_module.v" "DoneU1\[0\]" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 27 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575100551163 ""} { "Info" "ISCL_SCL_CELL_NAME" "DataU1\[3\] " "Logic cell \"DataU1\[3\]\"" {  } { { "../module/spi_slave_module.v" "DataU1\[3\]" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575100551163 ""} { "Info" "ISCL_SCL_CELL_NAME" "DataU1\[6\] " "Logic cell \"DataU1\[6\]\"" {  } { { "../module/spi_slave_module.v" "DataU1\[6\]" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575100551163 ""} { "Info" "ISCL_SCL_CELL_NAME" "DataU1\[4\] " "Logic cell \"DataU1\[4\]\"" {  } { { "../module/spi_slave_module.v" "DataU1\[4\]" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575100551163 ""} { "Info" "ISCL_SCL_CELL_NAME" "DataU1\[7\] " "Logic cell \"DataU1\[7\]\"" {  } { { "../module/spi_slave_module.v" "DataU1\[7\]" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575100551163 ""} { "Info" "ISCL_SCL_CELL_NAME" "DataU1\[5\] " "Logic cell \"DataU1\[5\]\"" {  } { { "../module/spi_slave_module.v" "DataU1\[5\]" { Text "E:/OpenEdvFPGA/spider_robot/module/spi_slave_module.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575100551163 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1575100551163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575100551255 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575100551255 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "482 " "Implemented 482 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575100551304 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575100551304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "461 " "Implemented 461 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575100551304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575100551304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575100551322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 15:55:51 2019 " "Processing ended: Sat Nov 30 15:55:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575100551322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575100551322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575100551322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575100551322 ""}
