BACLEARS:ANY,BR_INST_EXEC:ALL_CONDITIONAL,BR_INST_EXEC:ALL_DIRECT_JMP,BR_INST_EXEC:ALL_INDIRECT_JUMP_NON_CALL_RET,CPU_CLK_THREAD_UNHALTED:THREAD_P,INST_RETIRED:ANY_P
BR_INST_EXEC:ALL_INDIRECT_NEAR_RETURN,BR_INST_EXEC:ALL_DIRECT_NEAR_CALL,BR_INST_EXEC:ALL_BRANCHES,BR_INST_RETIRED:CONDITIONAL,CPU_CLK_UNHALTED:pinned=0
BR_INST_RETIRED:NEAR_CALL,BR_INST_RETIRED:ALL_BRANCHES,BR_INST_RETIRED:NEAR_RETURN,BR_INST_RETIRED:NOT_TAKEN
BR_INST_RETIRED:NEAR_TAKEN,BR_INST_RETIRED:FAR_BRANCH,BR_MISP_EXEC:ALL_CONDITIONAL,BR_MISP_EXEC:ALL_INDIRECT_JUMP_NON_CALL_RET
BR_MISP_EXEC:ALL_BRANCHES,BR_MISP_RETIRED:CONDITIONAL,BR_MISP_RETIRED:ALL_BRANCHES,BR_MISP_RETIRED:NEAR_TAKEN
CPL_CYCLES:RING0,CPL_CYCLES:RING123,CPL_CYCLES:RING0_TRANS,CPU_CLK_THREAD_UNHALTED:ONE_THREAD_ACTIVE
CYCLE_ACTIVITY:CYCLES_L2_PENDING,CYCLE_ACTIVITY:CYCLES_LDM_PENDING,CYCLE_ACTIVITY:CYCLES_L1D_PENDING,CYCLE_ACTIVITY:STALLS_L2_PENDING
CYCLE_ACTIVITY:STALLS_L1D_PENDING,CYCLE_ACTIVITY:STALLS_LDM_PENDING,CYCLE_ACTIVITY:CYCLES_NO_EXECUTE,DTLB_LOAD_MISSES:WALK_COMPLETED_4K
DTLB_LOAD_MISSES:WALK_COMPLETED,DTLB_LOAD_MISSES:WALK_DURATION,DTLB_LOAD_MISSES:STLB_HIT_4K,DTLB_LOAD_MISSES:STLB_HIT_2M
DTLB_LOAD_MISSES:STLB_HIT,DTLB_LOAD_MISSES:PDE_CACHE_MISS,DTLB_STORE_MISSES:WALK_COMPLETED_4K,DTLB_STORE_MISSES:WALK_COMPLETED
DTLB_STORE_MISSES:WALK_DURATION,DTLB_STORE_MISSES:STLB_HIT_4K,DTLB_STORE_MISSES:STLB_HIT_2M,DTLB_STORE_MISSES:STLB_HIT
DTLB_STORE_MISSES:PDE_CACHE_MISS,FP_ASSIST:X87_OUTPUT,FP_ASSIST:X87_INPUT,FP_ASSIST:SIMD_OUTPUT
FP_ASSIST:SIMD_INPUT,FP_ASSIST:ANY,HLE_RETIRED:START,HLE_RETIRED:COMMIT
HLE_RETIRED:ABORTED,HLE_RETIRED:ABORTED_MISC1,HLE_RETIRED:ABORTED_MISC2,HLE_RETIRED:ABORTED_MISC3
HLE_RETIRED:ABORTED_MISC4,HLE_RETIRED:ABORTED_MISC5,ICACHE:MISSES,ICACHE:HIT
ICACHE:IFETCH_STALL,IDQ:EMPTY,IDQ:MITE_UOPS,IDQ:DSB_UOPS
IDQ:MS_DSB_UOPS,IDQ:MS_MITE_UOPS,IDQ:MS_UOPS,IDQ:MS_SWITCHES
IDQ:MS_DSB_OCCUR,IDQ:ALL_DSB_CYCLES_4_UOPS,IDQ:ALL_DSB_CYCLES_ANY_UOPS,IDQ:ALL_MITE_CYCLES_4_UOPS
IDQ:ALL_MITE_CYCLES_ANY_UOPS,IDQ_UOPS_NOT_DELIVERED:CORE,IDQ_UOPS_NOT_DELIVERED:CYCLES_0_UOPS_DELIV_CORE,IDQ_UOPS_NOT_DELIVERED:CYCLES_LE_1_UOP_DELIV_CORE
IDQ_UOPS_NOT_DELIVERED:CYCLES_LE_2_UOP_DELIV_CORE,IDQ_UOPS_NOT_DELIVERED:CYCLES_LE_3_UOP_DELIV_CORE,IDQ_UOPS_NOT_DELIVERED:CYCLES_FE_WAS_OK,INST_RETIRED:PREC_DIST
INT_MISC:RECOVERY_CYCLES,INT_MISC:RECOVERY_CYCLES_ANY,ITLB:ITLB_FLUSH,ITLB_MISSES:WALK_COMPLETED_4K
ITLB_MISSES:WALK_COMPLETED,ITLB_MISSES:WALK_DURATION,ITLB_MISSES:STLB_HIT_4K,ITLB_MISSES:STLB_HIT_2M
ITLB_MISSES:STLB_HIT,L1D:REPLACEMENT,L1D_PEND_MISS:PENDING,L1D_PEND_MISS:REQUEST_FB_FULL
L1D_PEND_MISS:PENDING_CYCLES,L1D_PEND_MISS:FB_FULL,L2_DEMAND_RQSTS:WB_HIT,L2_LINES_IN:I
L2_LINES_IN:S,L2_LINES_IN:E,L2_LINES_IN:ALL,L2_LINES_OUT:DEMAND_CLEAN
L2_LINES_OUT:DEMAND_DIRTY,L2_RQSTS:RFO_MISS,L2_RQSTS:RFO_HIT,L2_RQSTS:CODE_RD_MISS
L2_RQSTS:ALL_DEMAND_MISS,L2_RQSTS:CODE_RD_HIT,L2_RQSTS:L2_PF_MISS,L2_RQSTS:MISS
L2_RQSTS:L2_PF_HIT,L2_RQSTS:ALL_DEMAND_DATA_RD,L2_RQSTS:ALL_RFO,L2_RQSTS:ALL_CODE_RD
L2_RQSTS:ALL_DEMAND_REFERENCES,L2_RQSTS:ALL_PF,L2_RQSTS:REFERENCES,L2_TRANS:DEMAND_DATA_RD
L2_TRANS:RFO,L2_TRANS:CODE_RD,L2_TRANS:ALL_PF,L2_TRANS:L1D_WB
L2_TRANS:L2_FILL,L2_TRANS:L2_WB,L2_TRANS:ALL_REQUESTS,LD_BLOCKS:STORE_FORWARD
LD_BLOCKS:NO_SR,LD_BLOCKS_PARTIAL:ADDRESS_ALIAS,LOAD_HIT_PRE:SW_PF,LOAD_HIT_PRE:HW_PF
LOCK_CYCLES:SPLIT_LOCK_UC_LOCK_DURATION,LOCK_CYCLES:CACHE_LOCK_DURATION,LONGEST_LAT_CACHE:MISS,LONGEST_LAT_CACHE:REFERENCE
MACHINE_CLEARS:CYCLES,MACHINE_CLEARS:MEMORY_ORDERING,MACHINE_CLEARS:SMC,MACHINE_CLEARS:MASKMOV
MACHINE_CLEARS:COUNT,MEM_LOAD_UOPS_L3_HIT_RETIRED:XSNP_MISS
MEM_LOAD_UOPS_L3_HIT_RETIRED:XSNP_HIT,MEM_LOAD_UOPS_L3_HIT_RETIRED:XSNP_HITM
MEM_LOAD_UOPS_L3_HIT_RETIRED:XSNP_NONE,MEM_LOAD_UOPS_L3_MISS_RETIRED:LOCAL_DRAM
MEM_LOAD_UOPS_L3_MISS_RETIRED:REMOTE_DRAM,MEM_LOAD_UOPS_L3_MISS_RETIRED:REMOTE_HITM
MEM_LOAD_UOPS_L3_MISS_RETIRED:REMOTE_FWD,MEM_LOAD_UOPS_RETIRED:L1_HIT
MEM_LOAD_UOPS_RETIRED:L2_HIT,MEM_LOAD_UOPS_RETIRED:L3_HIT
MEM_LOAD_UOPS_RETIRED:L1_MISS,MEM_LOAD_UOPS_RETIRED:L2_MISS
MEM_LOAD_UOPS_RETIRED:L3_MISS,MEM_LOAD_UOPS_RETIRED:HIT_LFB
MEM_UOPS_RETIRED:STLB_MISS_STORES,MEM_UOPS_RETIRED:ALL_LOADS
MEM_UOPS_RETIRED:ALL_STORES,MISALIGN_MEM_REF:LOADS
MISALIGN_MEM_REF:STORES,MOVE_ELIMINATION:INT_ELIMINATED,MOVE_ELIMINATION:SIMD_ELIMINATED,MOVE_ELIMINATION:INT_NOT_ELIMINATED
MOVE_ELIMINATION:SIMD_NOT_ELIMINATED,OFFCORE_REQUESTS:DEMAND_DATA_RD,OFFCORE_REQUESTS:DEMAND_CODE_RD,OFFCORE_REQUESTS:DEMAND_RFO
OFFCORE_REQUESTS:ALL_DATA_RD,OTHER_ASSISTS:AVX_TO_SSE,OTHER_ASSISTS:SSE_TO_AVX,OTHER_ASSISTS:ANY_WB_ASSIST
RESOURCE_STALLS:ANY,RESOURCE_STALLS:RS,RESOURCE_STALLS:SB,RESOURCE_STALLS:ROB
ROB_MISC_EVENTS:LBR_INSERTS,RS_EVENTS:EMPTY_CYCLES,RS_EVENTS:EMPTY_END,RTM_RETIRED:START
RTM_RETIRED:COMMIT,RTM_RETIRED:ABORTED,RTM_RETIRED:ABORTED_MISC1,RTM_RETIRED:ABORTED_MISC2
RTM_RETIRED:ABORTED_MISC3,RTM_RETIRED:ABORTED_MISC4,RTM_RETIRED:ABORTED_MISC5,TLB_FLUSH:DTLB_THREAD
TLB_FLUSH:STLB_ANY,UOPS_EXECUTED:CORE,UOPS_EXECUTED:STALL_CYCLES,UOPS_EXECUTED:CYCLES_GE_2_UOPS_EXEC
UOPS_EXECUTED:CYCLES_GE_3_UOPS_EXEC,UOPS_EXECUTED:CYCLES_GE_4_UOPS_EXEC,LSD:UOPS,LSD:CYCLES_4_UOPS
UOPS_EXECUTED_PORT:PORT_0,UOPS_EXECUTED_PORT:PORT_1,UOPS_EXECUTED_PORT:PORT_2,UOPS_EXECUTED_PORT:PORT_3
UOPS_EXECUTED_PORT:PORT_4,UOPS_EXECUTED_PORT:PORT_5,UOPS_EXECUTED_PORT:PORT_6,UOPS_EXECUTED_PORT:PORT_7
UOPS_EXECUTED_PORT:PORT_0_CORE,UOPS_EXECUTED_PORT:PORT_1_CORE,UOPS_EXECUTED_PORT:PORT_2_CORE,UOPS_EXECUTED_PORT:PORT_3_CORE
UOPS_EXECUTED_PORT:PORT_4_CORE,UOPS_EXECUTED_PORT:PORT_5_CORE,UOPS_EXECUTED_PORT:PORT_6_CORE,UOPS_EXECUTED_PORT:PORT_7_CORE
UOPS_ISSUED:ANY,UOPS_ISSUED:FLAGS_MERGE,UOPS_ISSUED:SLOW_LEA,UOPS_ISSUED:SINGLE_MUL
UOPS_ISSUED:STALL_CYCLES,UOPS_ISSUED:CORE_STALL_CYCLES,UOPS_RETIRED:ALL,UOPS_RETIRED:RETIRE_SLOTS
UOPS_RETIRED:STALL_CYCLES,UOPS_RETIRED:TOTAL_CYCLES,UOPS_RETIRED:CORE_STALL_CYCLES,TX_MEM:ABORT_CONFLICT
TX_MEM:ABORT_CAPACITY_WRITE,TX_MEM:ABORT_HLE_STORE_TO_ELIDED_LOCK,TX_MEM:ABORT_HLE_ELISION_BUFFER_NOT_EMPTY,TX_MEM:ABORT_HLE_ELISION_BUFFER_MISMATCH
TX_MEM:ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT,TX_EXEC:MISC1,TX_EXEC:MISC2,TX_EXEC:MISC3
TX_EXEC:MISC4,TX_EXEC:MISC5,OFFCORE_REQUESTS_OUTSTANDING:ALL_DATA_RD,OFFCORE_REQUESTS_OUTSTANDING:DEMAND_CODE_RD
OFFCORE_REQUESTS_OUTSTANDING:DEMAND_DATA_RD,OFFCORE_REQUESTS_OUTSTANDING:DEMAND_RFO,ILD_STALL:LCP,ILD_STALL:IQ_FULL
PAGE_WALKER_LOADS:DTLB_L1,PAGE_WALKER_LOADS:ITLB_L1,PAGE_WALKER_LOADS:DTLB_L2,PAGE_WALKER_LOADS:ITLB_L2
PAGE_WALKER_LOADS:DTLB_L3,PAGE_WALKER_LOADS:ITLB_L3,PAGE_WALKER_LOADS:EPT_DTLB_L1,PAGE_WALKER_LOADS:EPT_ITLB_L1
PAGE_WALKER_LOADS:EPT_DTLB_L2,PAGE_WALKER_LOADS:EPT_ITLB_L2,PAGE_WALKER_LOADS:EPT_DTLB_L3,PAGE_WALKER_LOADS:EPT_ITLB_L3
PAGE_WALKER_LOADS:DTLB_MEMORY,PAGE_WALKER_LOADS:ITLB_MEMORY,PAGE_WALKER_LOADS:EPT_DTLB_MEMORY,PAGE_WALKER_LOADS:EPT_ITLB_MEMORY
DSB2MITE_SWITCHES:PENALTY_CYCLES,EPT:WALK_CYCLES,ARITH:DIVIDER_UOPS,OFFCORE_REQUESTS_BUFFER:SQ_FULL
OFFCORE_RESPONSE_0:DMND_DATA_RD,OFFCORE_RESPONSE_0:PF_L3_DATA_RD,OFFCORE_RESPONSE_1:DMND_DATA_RD,OFFCORE_RESPONSE_1:PF_L3_DATA_RD
OFFCORE_RESPONSE_0:PF_L3_RFO,OFFCORE_RESPONSE_0:PF_L3_CODE_RD,OFFCORE_RESPONSE_1:PF_L3_RFO,OFFCORE_RESPONSE_1:PF_L3_CODE_RD
OFFCORE_RESPONSE_0:SPLIT_LOCK_UC_LOCK,OFFCORE_RESPONSE_1:SPLIT_LOCK_UC_LOCK
OFFCORE_RESPONSE_1:ANY_CODE_RD
