
BLDC_DRIVER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060a4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  080061b8  080061b8  000161b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065bc  080065bc  00020224  2**0
                  CONTENTS
  4 .ARM          00000000  080065bc  080065bc  00020224  2**0
                  CONTENTS
  5 .preinit_array 00000000  080065bc  080065bc  00020224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065bc  080065bc  000165bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080065c0  080065c0  000165c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000224  20000000  080065c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000224  080067e8  00020224  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  080067e8  00020340  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 12 .debug_info   000113b7  00000000  00000000  0002024d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002438  00000000  00000000  00031604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f80  00000000  00000000  00033a40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ed0  00000000  00000000  000349c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bc02  00000000  00000000  00035890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012e3b  00000000  00000000  00051492  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009194f  00000000  00000000  000642cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f5c1c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005264  00000000  00000000  000f5c6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000224 	.word	0x20000224
 800012c:	00000000 	.word	0x00000000
 8000130:	0800619c 	.word	0x0800619c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000228 	.word	0x20000228
 800014c:	0800619c 	.word	0x0800619c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_fmul>:
 8000b28:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b2c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b30:	bf1e      	ittt	ne
 8000b32:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b36:	ea92 0f0c 	teqne	r2, ip
 8000b3a:	ea93 0f0c 	teqne	r3, ip
 8000b3e:	d06f      	beq.n	8000c20 <__aeabi_fmul+0xf8>
 8000b40:	441a      	add	r2, r3
 8000b42:	ea80 0c01 	eor.w	ip, r0, r1
 8000b46:	0240      	lsls	r0, r0, #9
 8000b48:	bf18      	it	ne
 8000b4a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b4e:	d01e      	beq.n	8000b8e <__aeabi_fmul+0x66>
 8000b50:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000b54:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b58:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b5c:	fba0 3101 	umull	r3, r1, r0, r1
 8000b60:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000b64:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000b68:	bf3e      	ittt	cc
 8000b6a:	0049      	lslcc	r1, r1, #1
 8000b6c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000b70:	005b      	lslcc	r3, r3, #1
 8000b72:	ea40 0001 	orr.w	r0, r0, r1
 8000b76:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000b7a:	2afd      	cmp	r2, #253	; 0xfd
 8000b7c:	d81d      	bhi.n	8000bba <__aeabi_fmul+0x92>
 8000b7e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000b82:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b86:	bf08      	it	eq
 8000b88:	f020 0001 	biceq.w	r0, r0, #1
 8000b8c:	4770      	bx	lr
 8000b8e:	f090 0f00 	teq	r0, #0
 8000b92:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000b96:	bf08      	it	eq
 8000b98:	0249      	lsleq	r1, r1, #9
 8000b9a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b9e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ba2:	3a7f      	subs	r2, #127	; 0x7f
 8000ba4:	bfc2      	ittt	gt
 8000ba6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000baa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bae:	4770      	bxgt	lr
 8000bb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb4:	f04f 0300 	mov.w	r3, #0
 8000bb8:	3a01      	subs	r2, #1
 8000bba:	dc5d      	bgt.n	8000c78 <__aeabi_fmul+0x150>
 8000bbc:	f112 0f19 	cmn.w	r2, #25
 8000bc0:	bfdc      	itt	le
 8000bc2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000bc6:	4770      	bxle	lr
 8000bc8:	f1c2 0200 	rsb	r2, r2, #0
 8000bcc:	0041      	lsls	r1, r0, #1
 8000bce:	fa21 f102 	lsr.w	r1, r1, r2
 8000bd2:	f1c2 0220 	rsb	r2, r2, #32
 8000bd6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bda:	ea5f 0031 	movs.w	r0, r1, rrx
 8000bde:	f140 0000 	adc.w	r0, r0, #0
 8000be2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000be6:	bf08      	it	eq
 8000be8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bec:	4770      	bx	lr
 8000bee:	f092 0f00 	teq	r2, #0
 8000bf2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000bf6:	bf02      	ittt	eq
 8000bf8:	0040      	lsleq	r0, r0, #1
 8000bfa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000bfe:	3a01      	subeq	r2, #1
 8000c00:	d0f9      	beq.n	8000bf6 <__aeabi_fmul+0xce>
 8000c02:	ea40 000c 	orr.w	r0, r0, ip
 8000c06:	f093 0f00 	teq	r3, #0
 8000c0a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c0e:	bf02      	ittt	eq
 8000c10:	0049      	lsleq	r1, r1, #1
 8000c12:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c16:	3b01      	subeq	r3, #1
 8000c18:	d0f9      	beq.n	8000c0e <__aeabi_fmul+0xe6>
 8000c1a:	ea41 010c 	orr.w	r1, r1, ip
 8000c1e:	e78f      	b.n	8000b40 <__aeabi_fmul+0x18>
 8000c20:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c24:	ea92 0f0c 	teq	r2, ip
 8000c28:	bf18      	it	ne
 8000c2a:	ea93 0f0c 	teqne	r3, ip
 8000c2e:	d00a      	beq.n	8000c46 <__aeabi_fmul+0x11e>
 8000c30:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c34:	bf18      	it	ne
 8000c36:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000c3a:	d1d8      	bne.n	8000bee <__aeabi_fmul+0xc6>
 8000c3c:	ea80 0001 	eor.w	r0, r0, r1
 8000c40:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c44:	4770      	bx	lr
 8000c46:	f090 0f00 	teq	r0, #0
 8000c4a:	bf17      	itett	ne
 8000c4c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000c50:	4608      	moveq	r0, r1
 8000c52:	f091 0f00 	teqne	r1, #0
 8000c56:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000c5a:	d014      	beq.n	8000c86 <__aeabi_fmul+0x15e>
 8000c5c:	ea92 0f0c 	teq	r2, ip
 8000c60:	d101      	bne.n	8000c66 <__aeabi_fmul+0x13e>
 8000c62:	0242      	lsls	r2, r0, #9
 8000c64:	d10f      	bne.n	8000c86 <__aeabi_fmul+0x15e>
 8000c66:	ea93 0f0c 	teq	r3, ip
 8000c6a:	d103      	bne.n	8000c74 <__aeabi_fmul+0x14c>
 8000c6c:	024b      	lsls	r3, r1, #9
 8000c6e:	bf18      	it	ne
 8000c70:	4608      	movne	r0, r1
 8000c72:	d108      	bne.n	8000c86 <__aeabi_fmul+0x15e>
 8000c74:	ea80 0001 	eor.w	r0, r0, r1
 8000c78:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c8a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000c8e:	4770      	bx	lr

08000c90 <__aeabi_fdiv>:
 8000c90:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c94:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c98:	bf1e      	ittt	ne
 8000c9a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c9e:	ea92 0f0c 	teqne	r2, ip
 8000ca2:	ea93 0f0c 	teqne	r3, ip
 8000ca6:	d069      	beq.n	8000d7c <__aeabi_fdiv+0xec>
 8000ca8:	eba2 0203 	sub.w	r2, r2, r3
 8000cac:	ea80 0c01 	eor.w	ip, r0, r1
 8000cb0:	0249      	lsls	r1, r1, #9
 8000cb2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000cb6:	d037      	beq.n	8000d28 <__aeabi_fdiv+0x98>
 8000cb8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000cbc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000cc0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000cc4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cc8:	428b      	cmp	r3, r1
 8000cca:	bf38      	it	cc
 8000ccc:	005b      	lslcc	r3, r3, #1
 8000cce:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000cd2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	bf24      	itt	cs
 8000cda:	1a5b      	subcs	r3, r3, r1
 8000cdc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ce0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ce4:	bf24      	itt	cs
 8000ce6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000cea:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000cee:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000cf2:	bf24      	itt	cs
 8000cf4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000cf8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000cfc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d00:	bf24      	itt	cs
 8000d02:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d06:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d0a:	011b      	lsls	r3, r3, #4
 8000d0c:	bf18      	it	ne
 8000d0e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d12:	d1e0      	bne.n	8000cd6 <__aeabi_fdiv+0x46>
 8000d14:	2afd      	cmp	r2, #253	; 0xfd
 8000d16:	f63f af50 	bhi.w	8000bba <__aeabi_fmul+0x92>
 8000d1a:	428b      	cmp	r3, r1
 8000d1c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d20:	bf08      	it	eq
 8000d22:	f020 0001 	biceq.w	r0, r0, #1
 8000d26:	4770      	bx	lr
 8000d28:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d2c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d30:	327f      	adds	r2, #127	; 0x7f
 8000d32:	bfc2      	ittt	gt
 8000d34:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d38:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3c:	4770      	bxgt	lr
 8000d3e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d42:	f04f 0300 	mov.w	r3, #0
 8000d46:	3a01      	subs	r2, #1
 8000d48:	e737      	b.n	8000bba <__aeabi_fmul+0x92>
 8000d4a:	f092 0f00 	teq	r2, #0
 8000d4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d52:	bf02      	ittt	eq
 8000d54:	0040      	lsleq	r0, r0, #1
 8000d56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d5a:	3a01      	subeq	r2, #1
 8000d5c:	d0f9      	beq.n	8000d52 <__aeabi_fdiv+0xc2>
 8000d5e:	ea40 000c 	orr.w	r0, r0, ip
 8000d62:	f093 0f00 	teq	r3, #0
 8000d66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d6a:	bf02      	ittt	eq
 8000d6c:	0049      	lsleq	r1, r1, #1
 8000d6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d72:	3b01      	subeq	r3, #1
 8000d74:	d0f9      	beq.n	8000d6a <__aeabi_fdiv+0xda>
 8000d76:	ea41 010c 	orr.w	r1, r1, ip
 8000d7a:	e795      	b.n	8000ca8 <__aeabi_fdiv+0x18>
 8000d7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d80:	ea92 0f0c 	teq	r2, ip
 8000d84:	d108      	bne.n	8000d98 <__aeabi_fdiv+0x108>
 8000d86:	0242      	lsls	r2, r0, #9
 8000d88:	f47f af7d 	bne.w	8000c86 <__aeabi_fmul+0x15e>
 8000d8c:	ea93 0f0c 	teq	r3, ip
 8000d90:	f47f af70 	bne.w	8000c74 <__aeabi_fmul+0x14c>
 8000d94:	4608      	mov	r0, r1
 8000d96:	e776      	b.n	8000c86 <__aeabi_fmul+0x15e>
 8000d98:	ea93 0f0c 	teq	r3, ip
 8000d9c:	d104      	bne.n	8000da8 <__aeabi_fdiv+0x118>
 8000d9e:	024b      	lsls	r3, r1, #9
 8000da0:	f43f af4c 	beq.w	8000c3c <__aeabi_fmul+0x114>
 8000da4:	4608      	mov	r0, r1
 8000da6:	e76e      	b.n	8000c86 <__aeabi_fmul+0x15e>
 8000da8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dac:	bf18      	it	ne
 8000dae:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db2:	d1ca      	bne.n	8000d4a <__aeabi_fdiv+0xba>
 8000db4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000db8:	f47f af5c 	bne.w	8000c74 <__aeabi_fmul+0x14c>
 8000dbc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000dc0:	f47f af3c 	bne.w	8000c3c <__aeabi_fmul+0x114>
 8000dc4:	e75f      	b.n	8000c86 <__aeabi_fmul+0x15e>
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_f2iz>:
 8000dc8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000dcc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000dd0:	d30f      	bcc.n	8000df2 <__aeabi_f2iz+0x2a>
 8000dd2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000dd6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000dda:	d90d      	bls.n	8000df8 <__aeabi_f2iz+0x30>
 8000ddc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000de0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000de4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000de8:	fa23 f002 	lsr.w	r0, r3, r2
 8000dec:	bf18      	it	ne
 8000dee:	4240      	negne	r0, r0
 8000df0:	4770      	bx	lr
 8000df2:	f04f 0000 	mov.w	r0, #0
 8000df6:	4770      	bx	lr
 8000df8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000dfc:	d101      	bne.n	8000e02 <__aeabi_f2iz+0x3a>
 8000dfe:	0242      	lsls	r2, r0, #9
 8000e00:	d105      	bne.n	8000e0e <__aeabi_f2iz+0x46>
 8000e02:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000e06:	bf08      	it	eq
 8000e08:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000e0c:	4770      	bx	lr
 8000e0e:	f04f 0000 	mov.w	r0, #0
 8000e12:	4770      	bx	lr

08000e14 <_ZN9Motor_FOCC1Ef>:
  float a = fmod(angle, _2PI);
  return a >= 0 ? a : (a + _2PI);
}


Motor_FOC::Motor_FOC(float voltage_power_supply_)
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	6039      	str	r1, [r7, #0]
{
	voltage_power_supply = voltage_power_supply_;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	683a      	ldr	r2, [r7, #0]
 8000e22:	60da      	str	r2, [r3, #12]
	pole_pairs = 12;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	220c      	movs	r2, #12
 8000e28:	609a      	str	r2, [r3, #8]
}
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	370c      	adds	r7, #12
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bc80      	pop	{r7}
 8000e34:	4770      	bx	lr

08000e36 <_ZN9Motor_FOC7loopFOCEv>:

void Motor_FOC::loopFOC(void)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b082      	sub	sp, #8
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
	setPhaseVoltage();
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f000 f804 	bl	8000e4c <_ZN9Motor_FOC15setPhaseVoltageEv>
}
 8000e44:	bf00      	nop
 8000e46:	3708      	adds	r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <_ZN9Motor_FOC15setPhaseVoltageEv>:
{
	electrical_angle = _normalizeAngle(shaft_angle*pole_pairs);
//	return _normalizeAngle((shaft_angle + sensor_offset) * pole_pairs - zero_electric_angle);
}
void Motor_FOC::setPhaseVoltage(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b086      	sub	sp, #24
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]

    static int trap_120_map[6][3] = {
      {0,1,-1},{-1,1,0},{-1,0,1},{0,-1,1},{1,-1,0},{1,0,-1} // each is 60 degrees with values for 3 phases of 1=positive -1=negative 0=high-z
    };
    // static int trap_120_state = 0;
    for(int i = 0; i<6; i++)
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	2b05      	cmp	r3, #5
 8000e5c:	dc71      	bgt.n	8000f42 <_ZN9Motor_FOC15setPhaseVoltageEv+0xf6>
    {
    	float Ua, Ub, Uc;
        Ua = 0.5 + trap_120_map[i][0] * 0.5;
 8000e5e:	493b      	ldr	r1, [pc, #236]	; (8000f4c <_ZN9Motor_FOC15setPhaseVoltageEv+0x100>)
 8000e60:	697a      	ldr	r2, [r7, #20]
 8000e62:	4613      	mov	r3, r2
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	4413      	add	r3, r2
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	440b      	add	r3, r1
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff fac8 	bl	8000404 <__aeabi_i2d>
 8000e74:	f04f 0200 	mov.w	r2, #0
 8000e78:	4b35      	ldr	r3, [pc, #212]	; (8000f50 <_ZN9Motor_FOC15setPhaseVoltageEv+0x104>)
 8000e7a:	f7ff fb2d 	bl	80004d8 <__aeabi_dmul>
 8000e7e:	4602      	mov	r2, r0
 8000e80:	460b      	mov	r3, r1
 8000e82:	4610      	mov	r0, r2
 8000e84:	4619      	mov	r1, r3
 8000e86:	f04f 0200 	mov.w	r2, #0
 8000e8a:	4b31      	ldr	r3, [pc, #196]	; (8000f50 <_ZN9Motor_FOC15setPhaseVoltageEv+0x104>)
 8000e8c:	f7ff f96e 	bl	800016c <__adddf3>
 8000e90:	4602      	mov	r2, r0
 8000e92:	460b      	mov	r3, r1
 8000e94:	4610      	mov	r0, r2
 8000e96:	4619      	mov	r1, r3
 8000e98:	f7ff fdf6 	bl	8000a88 <__aeabi_d2f>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	613b      	str	r3, [r7, #16]
        Ub = 0.5 + trap_120_map[i][1] * 0.5;
 8000ea0:	492a      	ldr	r1, [pc, #168]	; (8000f4c <_ZN9Motor_FOC15setPhaseVoltageEv+0x100>)
 8000ea2:	697a      	ldr	r2, [r7, #20]
 8000ea4:	4613      	mov	r3, r2
 8000ea6:	005b      	lsls	r3, r3, #1
 8000ea8:	4413      	add	r3, r2
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	440b      	add	r3, r1
 8000eae:	3304      	adds	r3, #4
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff faa6 	bl	8000404 <__aeabi_i2d>
 8000eb8:	f04f 0200 	mov.w	r2, #0
 8000ebc:	4b24      	ldr	r3, [pc, #144]	; (8000f50 <_ZN9Motor_FOC15setPhaseVoltageEv+0x104>)
 8000ebe:	f7ff fb0b 	bl	80004d8 <__aeabi_dmul>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	4610      	mov	r0, r2
 8000ec8:	4619      	mov	r1, r3
 8000eca:	f04f 0200 	mov.w	r2, #0
 8000ece:	4b20      	ldr	r3, [pc, #128]	; (8000f50 <_ZN9Motor_FOC15setPhaseVoltageEv+0x104>)
 8000ed0:	f7ff f94c 	bl	800016c <__adddf3>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	460b      	mov	r3, r1
 8000ed8:	4610      	mov	r0, r2
 8000eda:	4619      	mov	r1, r3
 8000edc:	f7ff fdd4 	bl	8000a88 <__aeabi_d2f>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	60fb      	str	r3, [r7, #12]
        Uc = 0.5 + trap_120_map[i][2] * 0.5;
 8000ee4:	4919      	ldr	r1, [pc, #100]	; (8000f4c <_ZN9Motor_FOC15setPhaseVoltageEv+0x100>)
 8000ee6:	697a      	ldr	r2, [r7, #20]
 8000ee8:	4613      	mov	r3, r2
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	4413      	add	r3, r2
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	440b      	add	r3, r1
 8000ef2:	3308      	adds	r3, #8
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f7ff fa84 	bl	8000404 <__aeabi_i2d>
 8000efc:	f04f 0200 	mov.w	r2, #0
 8000f00:	4b13      	ldr	r3, [pc, #76]	; (8000f50 <_ZN9Motor_FOC15setPhaseVoltageEv+0x104>)
 8000f02:	f7ff fae9 	bl	80004d8 <__aeabi_dmul>
 8000f06:	4602      	mov	r2, r0
 8000f08:	460b      	mov	r3, r1
 8000f0a:	4610      	mov	r0, r2
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f04f 0200 	mov.w	r2, #0
 8000f12:	4b0f      	ldr	r3, [pc, #60]	; (8000f50 <_ZN9Motor_FOC15setPhaseVoltageEv+0x104>)
 8000f14:	f7ff f92a 	bl	800016c <__adddf3>
 8000f18:	4602      	mov	r2, r0
 8000f1a:	460b      	mov	r3, r1
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	4619      	mov	r1, r3
 8000f20:	f7ff fdb2 	bl	8000a88 <__aeabi_d2f>
 8000f24:	4603      	mov	r3, r0
 8000f26:	60bb      	str	r3, [r7, #8]
        _writeDutyCyclePWM(Ua, Ub, Uc);
 8000f28:	68ba      	ldr	r2, [r7, #8]
 8000f2a:	68f9      	ldr	r1, [r7, #12]
 8000f2c:	6938      	ldr	r0, [r7, #16]
 8000f2e:	f000 f8cb 	bl	80010c8 <_writeDutyCyclePWM>
        HAL_Delay(500);
 8000f32:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f36:	f000 fde7 	bl	8001b08 <HAL_Delay>
    for(int i = 0; i<6; i++)
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	617b      	str	r3, [r7, #20]
 8000f40:	e78a      	b.n	8000e58 <_ZN9Motor_FOC15setPhaseVoltageEv+0xc>
//			Tb = 0;
//			Tc = 0;
//	}

//	_writeDutyCyclePWM(Ta, Tb, Tc);
}
 8000f42:	bf00      	nop
 8000f44:	3718      	adds	r7, #24
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000000 	.word	0x20000000
 8000f50:	3fe00000 	.word	0x3fe00000

08000f54 <_Z14DWT_Delay_Initv>:


uint32_t DWT_Delay_Init(void) {
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000f58:	4b16      	ldr	r3, [pc, #88]	; (8000fb4 <_Z14DWT_Delay_Initv+0x60>)
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	4a15      	ldr	r2, [pc, #84]	; (8000fb4 <_Z14DWT_Delay_Initv+0x60>)
 8000f5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000f62:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000f64:	4b13      	ldr	r3, [pc, #76]	; (8000fb4 <_Z14DWT_Delay_Initv+0x60>)
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	4a12      	ldr	r2, [pc, #72]	; (8000fb4 <_Z14DWT_Delay_Initv+0x60>)
 8000f6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f6e:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000f70:	4b11      	ldr	r3, [pc, #68]	; (8000fb8 <_Z14DWT_Delay_Initv+0x64>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a10      	ldr	r2, [pc, #64]	; (8000fb8 <_Z14DWT_Delay_Initv+0x64>)
 8000f76:	f023 0301 	bic.w	r3, r3, #1
 8000f7a:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000f7c:	4b0e      	ldr	r3, [pc, #56]	; (8000fb8 <_Z14DWT_Delay_Initv+0x64>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a0d      	ldr	r2, [pc, #52]	; (8000fb8 <_Z14DWT_Delay_Initv+0x64>)
 8000f82:	f043 0301 	orr.w	r3, r3, #1
 8000f86:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8000f88:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <_Z14DWT_Delay_Initv+0x64>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8000f8e:	bf00      	nop
     __ASM volatile ("NOP");
 8000f90:	bf00      	nop
  __ASM volatile ("NOP");
 8000f92:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8000f94:	4b08      	ldr	r3, [pc, #32]	; (8000fb8 <_Z14DWT_Delay_Initv+0x64>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	bf14      	ite	ne
 8000f9c:	2301      	movne	r3, #1
 8000f9e:	2300      	moveq	r3, #0
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <_Z14DWT_Delay_Initv+0x56>
     {
       return 0; /*clock cycle counter started*/
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	e000      	b.n	8000fac <_Z14DWT_Delay_Initv+0x58>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8000faa:	2301      	movs	r3, #1
  }
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr
 8000fb4:	e000edf0 	.word	0xe000edf0
 8000fb8:	e0001000 	.word	0xe0001000

08000fbc <_ZN6AS5600C1ER17I2C_HandleTypeDefR20__UART_HandleTypeDef>:
 *  Created on: Nov 24, 2022
 *      Author: hemingshan
 */
#include "magnetic_sensor.hpp"

AS5600::AS5600(I2C_HandleTypeDef &hi2c_, UART_HandleTypeDef &huart_)
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	226c      	movs	r2, #108	; 0x6c
 8000fcc:	701a      	strb	r2, [r3, #0]
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	220c      	movs	r2, #12
 8000fd2:	705a      	strb	r2, [r3, #1]
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	220d      	movs	r2, #13
 8000fd8:	709a      	strb	r2, [r3, #2]
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	220e      	movs	r2, #14
 8000fde:	70da      	strb	r2, [r3, #3]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	220f      	movs	r2, #15
 8000fe4:	711a      	strb	r2, [r3, #4]
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	220b      	movs	r2, #11
 8000fea:	715a      	strb	r2, [r3, #5]
{
	/* I2C1 Initialization*/
	hi2c = hi2c_;
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	68ba      	ldr	r2, [r7, #8]
 8000ff0:	3308      	adds	r3, #8
 8000ff2:	4611      	mov	r1, r2
 8000ff4:	2254      	movs	r2, #84	; 0x54
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f002 fbbc 	bl	8003774 <memcpy>

	hi2c.Instance = I2C1;
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	4a2f      	ldr	r2, [pc, #188]	; (80010bc <_ZN6AS5600C1ER17I2C_HandleTypeDefR20__UART_HandleTypeDef+0x100>)
 8001000:	609a      	str	r2, [r3, #8]
	hi2c.Init.ClockSpeed = 100000;
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	4a2e      	ldr	r2, [pc, #184]	; (80010c0 <_ZN6AS5600C1ER17I2C_HandleTypeDefR20__UART_HandleTypeDef+0x104>)
 8001006:	60da      	str	r2, [r3, #12]
	hi2c.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	2200      	movs	r2, #0
 800100c:	611a      	str	r2, [r3, #16]
	hi2c.Init.OwnAddress1 = 0;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	2200      	movs	r2, #0
 8001012:	615a      	str	r2, [r3, #20]
	hi2c.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800101a:	619a      	str	r2, [r3, #24]
	hi2c.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2200      	movs	r2, #0
 8001020:	61da      	str	r2, [r3, #28]
	hi2c.Init.OwnAddress2 = 0;
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	2200      	movs	r2, #0
 8001026:	621a      	str	r2, [r3, #32]
	hi2c.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	2200      	movs	r2, #0
 800102c:	625a      	str	r2, [r3, #36]	; 0x24
	hi2c.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	2200      	movs	r2, #0
 8001032:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_I2C_Init(&hi2c) != HAL_OK)
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	3308      	adds	r3, #8
 8001038:	4618      	mov	r0, r3
 800103a:	f001 f809 	bl	8002050 <HAL_I2C_Init>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	bf14      	ite	ne
 8001044:	2301      	movne	r3, #1
 8001046:	2300      	moveq	r3, #0
 8001048:	b2db      	uxtb	r3, r3
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <_ZN6AS5600C1ER17I2C_HandleTypeDefR20__UART_HandleTypeDef+0x96>
	{
		Error_Handler();
 800104e:	f000 fa97 	bl	8001580 <Error_Handler>
	}

	/* UART1 Initialization*/
	huart = huart_;
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	687a      	ldr	r2, [r7, #4]
 8001056:	335c      	adds	r3, #92	; 0x5c
 8001058:	4611      	mov	r1, r2
 800105a:	2244      	movs	r2, #68	; 0x44
 800105c:	4618      	mov	r0, r3
 800105e:	f002 fb89 	bl	8003774 <memcpy>

	huart.Instance = USART1;
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	4a17      	ldr	r2, [pc, #92]	; (80010c4 <_ZN6AS5600C1ER17I2C_HandleTypeDefR20__UART_HandleTypeDef+0x108>)
 8001066:	65da      	str	r2, [r3, #92]	; 0x5c
	huart.Init.BaudRate = 115200;
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800106e:	661a      	str	r2, [r3, #96]	; 0x60
	huart.Init.WordLength = UART_WORDLENGTH_8B;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	2200      	movs	r2, #0
 8001074:	665a      	str	r2, [r3, #100]	; 0x64
	huart.Init.StopBits = UART_STOPBITS_1;
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	2200      	movs	r2, #0
 800107a:	669a      	str	r2, [r3, #104]	; 0x68
	huart.Init.Parity = UART_PARITY_NONE;
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	2200      	movs	r2, #0
 8001080:	66da      	str	r2, [r3, #108]	; 0x6c
	huart.Init.Mode = UART_MODE_TX_RX;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	220c      	movs	r2, #12
 8001086:	671a      	str	r2, [r3, #112]	; 0x70
	huart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	2200      	movs	r2, #0
 800108c:	675a      	str	r2, [r3, #116]	; 0x74
	huart.Init.OverSampling = UART_OVERSAMPLING_16;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	2200      	movs	r2, #0
 8001092:	679a      	str	r2, [r3, #120]	; 0x78
	if (HAL_UART_Init(&huart) != HAL_OK)
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	335c      	adds	r3, #92	; 0x5c
 8001098:	4618      	mov	r0, r3
 800109a:	f002 fa66 	bl	800356a <HAL_UART_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	bf14      	ite	ne
 80010a4:	2301      	movne	r3, #1
 80010a6:	2300      	moveq	r3, #0
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <_ZN6AS5600C1ER17I2C_HandleTypeDefR20__UART_HandleTypeDef+0xf6>
	{
		Error_Handler();
 80010ae:	f000 fa67 	bl	8001580 <Error_Handler>
	}
}
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	4618      	mov	r0, r3
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	40005400 	.word	0x40005400
 80010c0:	000186a0 	.word	0x000186a0
 80010c4:	40013800 	.word	0x40013800

080010c8 <_writeDutyCyclePWM>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void _writeDutyCyclePWM(float dc_a, float dc_b, float dc_c)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	607a      	str	r2, [r7, #4]
	 TIM1->CCR1 = (int)(dc_a * _PWM_RANGE);
 80010d4:	4912      	ldr	r1, [pc, #72]	; (8001120 <_writeDutyCyclePWM+0x58>)
 80010d6:	68f8      	ldr	r0, [r7, #12]
 80010d8:	f7ff fd26 	bl	8000b28 <__aeabi_fmul>
 80010dc:	4603      	mov	r3, r0
 80010de:	4618      	mov	r0, r3
 80010e0:	f7ff fe72 	bl	8000dc8 <__aeabi_f2iz>
 80010e4:	4602      	mov	r2, r0
 80010e6:	4b0f      	ldr	r3, [pc, #60]	; (8001124 <_writeDutyCyclePWM+0x5c>)
 80010e8:	635a      	str	r2, [r3, #52]	; 0x34
	 TIM1->CCR3 = (int)(dc_b * _PWM_RANGE);
 80010ea:	490d      	ldr	r1, [pc, #52]	; (8001120 <_writeDutyCyclePWM+0x58>)
 80010ec:	68b8      	ldr	r0, [r7, #8]
 80010ee:	f7ff fd1b 	bl	8000b28 <__aeabi_fmul>
 80010f2:	4603      	mov	r3, r0
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff fe67 	bl	8000dc8 <__aeabi_f2iz>
 80010fa:	4602      	mov	r2, r0
 80010fc:	4b09      	ldr	r3, [pc, #36]	; (8001124 <_writeDutyCyclePWM+0x5c>)
 80010fe:	63da      	str	r2, [r3, #60]	; 0x3c
	 TIM1->CCR2 = (int)(dc_c * _PWM_RANGE);
 8001100:	4907      	ldr	r1, [pc, #28]	; (8001120 <_writeDutyCyclePWM+0x58>)
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff fd10 	bl	8000b28 <__aeabi_fmul>
 8001108:	4603      	mov	r3, r0
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fe5c 	bl	8000dc8 <__aeabi_f2iz>
 8001110:	4602      	mov	r2, r0
 8001112:	4b04      	ldr	r3, [pc, #16]	; (8001124 <_writeDutyCyclePWM+0x5c>)
 8001114:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001116:	bf00      	nop
 8001118:	3710      	adds	r7, #16
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	4479c000 	.word	0x4479c000
 8001124:	40012c00 	.word	0x40012c00

08001128 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b0ae      	sub	sp, #184	; 0xb8
 800112c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  DWT_Delay_Init();
 800112e:	f7ff ff11 	bl	8000f54 <_Z14DWT_Delay_Initv>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001132:	f000 fc87 	bl	8001a44 <HAL_Init>

  /* USER CODE BEGIN Init */
  AS5600 as5600(hi2c1, huart1);
 8001136:	f107 0318 	add.w	r3, r7, #24
 800113a:	4a1f      	ldr	r2, [pc, #124]	; (80011b8 <main+0x90>)
 800113c:	491f      	ldr	r1, [pc, #124]	; (80011bc <main+0x94>)
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff ff3c 	bl	8000fbc <_ZN6AS5600C1ER17I2C_HandleTypeDefR20__UART_HandleTypeDef>
  Motor_FOC motor(12);
 8001144:	463b      	mov	r3, r7
 8001146:	491e      	ldr	r1, [pc, #120]	; (80011c0 <main+0x98>)
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff fe63 	bl	8000e14 <_ZN9Motor_FOCC1Ef>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800114e:	f000 f843 	bl	80011d8 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001152:	f000 f9b3 	bl	80014bc <_ZL12MX_GPIO_Initv>
  MX_I2C1_Init();
 8001156:	f000 f88f 	bl	8001278 <_ZL12MX_I2C1_Initv>
  MX_USART1_UART_Init();
 800115a:	f000 f981 	bl	8001460 <_ZL19MX_USART1_UART_Initv>
  MX_TIM1_Init();
 800115e:	f000 f8bf 	bl	80012e0 <_ZL12MX_TIM1_Initv>
  /* USER CODE BEGIN 2 */
  //  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);


  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001162:	2100      	movs	r1, #0
 8001164:	4817      	ldr	r0, [pc, #92]	; (80011c4 <main+0x9c>)
 8001166:	f002 f88f 	bl	8003288 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, 	TIM_CHANNEL_2);
 800116a:	2104      	movs	r1, #4
 800116c:	4815      	ldr	r0, [pc, #84]	; (80011c4 <main+0x9c>)
 800116e:	f001 fd1d 	bl	8002bac <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001172:	2108      	movs	r1, #8
 8001174:	4813      	ldr	r0, [pc, #76]	; (80011c4 <main+0x9c>)
 8001176:	f002 f887 	bl	8003288 <HAL_TIMEx_PWMN_Start>


  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 800117a:	2201      	movs	r2, #1
 800117c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001180:	4811      	ldr	r0, [pc, #68]	; (80011c8 <main+0xa0>)
 8001182:	f000 ff4d 	bl	8002020 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001186:	2201      	movs	r2, #1
 8001188:	f44f 7180 	mov.w	r1, #256	; 0x100
 800118c:	480f      	ldr	r0, [pc, #60]	; (80011cc <main+0xa4>)
 800118e:	f000 ff47 	bl	8002020 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001192:	2201      	movs	r2, #1
 8001194:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001198:	480c      	ldr	r0, [pc, #48]	; (80011cc <main+0xa4>)
 800119a:	f000 ff41 	bl	8002020 <HAL_GPIO_WritePin>

  target = 0;
 800119e:	4b0c      	ldr	r3, [pc, #48]	; (80011d0 <main+0xa8>)
 80011a0:	f04f 0200 	mov.w	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
  count = 0;
 80011a6:	4b0b      	ldr	r3, [pc, #44]	; (80011d4 <main+0xac>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
	//	  as5600.GetAngle();
	//	  HAL_Delay(100);


	//	  motor.move(target);
	  motor.loopFOC();
 80011ac:	463b      	mov	r3, r7
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff fe41 	bl	8000e36 <_ZN9Motor_FOC7loopFOCEv>
 80011b4:	e7fa      	b.n	80011ac <main+0x84>
 80011b6:	bf00      	nop
 80011b8:	200002e4 	.word	0x200002e4
 80011bc:	20000248 	.word	0x20000248
 80011c0:	41400000 	.word	0x41400000
 80011c4:	2000029c 	.word	0x2000029c
 80011c8:	40010c00 	.word	0x40010c00
 80011cc:	40010800 	.word	0x40010800
 80011d0:	20000240 	.word	0x20000240
 80011d4:	20000244 	.word	0x20000244

080011d8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b090      	sub	sp, #64	; 0x40
 80011dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011de:	f107 0318 	add.w	r3, r7, #24
 80011e2:	2228      	movs	r2, #40	; 0x28
 80011e4:	2100      	movs	r1, #0
 80011e6:	4618      	mov	r0, r3
 80011e8:	f002 fad2 	bl	8003790 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011ec:	1d3b      	adds	r3, r7, #4
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	609a      	str	r2, [r3, #8]
 80011f6:	60da      	str	r2, [r3, #12]
 80011f8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011fa:	2301      	movs	r3, #1
 80011fc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001202:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001204:	2300      	movs	r3, #0
 8001206:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001208:	2301      	movs	r3, #1
 800120a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800120c:	2302      	movs	r3, #2
 800120e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001210:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001214:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001216:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800121a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800121c:	f107 0318 	add.w	r3, r7, #24
 8001220:	4618      	mov	r0, r3
 8001222:	f001 f859 	bl	80022d8 <HAL_RCC_OscConfig>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	bf14      	ite	ne
 800122c:	2301      	movne	r3, #1
 800122e:	2300      	moveq	r3, #0
 8001230:	b2db      	uxtb	r3, r3
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8001236:	f000 f9a3 	bl	8001580 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800123a:	230f      	movs	r3, #15
 800123c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800123e:	2302      	movs	r3, #2
 8001240:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001242:	2300      	movs	r3, #0
 8001244:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001246:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800124a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800124c:	2300      	movs	r3, #0
 800124e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001250:	1d3b      	adds	r3, r7, #4
 8001252:	2102      	movs	r1, #2
 8001254:	4618      	mov	r0, r3
 8001256:	f001 fac1 	bl	80027dc <HAL_RCC_ClockConfig>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	bf14      	ite	ne
 8001260:	2301      	movne	r3, #1
 8001262:	2300      	moveq	r3, #0
 8001264:	b2db      	uxtb	r3, r3
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 800126a:	f000 f989 	bl	8001580 <Error_Handler>
  }
}
 800126e:	bf00      	nop
 8001270:	3740      	adds	r7, #64	; 0x40
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
	...

08001278 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800127c:	4b15      	ldr	r3, [pc, #84]	; (80012d4 <_ZL12MX_I2C1_Initv+0x5c>)
 800127e:	4a16      	ldr	r2, [pc, #88]	; (80012d8 <_ZL12MX_I2C1_Initv+0x60>)
 8001280:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001282:	4b14      	ldr	r3, [pc, #80]	; (80012d4 <_ZL12MX_I2C1_Initv+0x5c>)
 8001284:	4a15      	ldr	r2, [pc, #84]	; (80012dc <_ZL12MX_I2C1_Initv+0x64>)
 8001286:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001288:	4b12      	ldr	r3, [pc, #72]	; (80012d4 <_ZL12MX_I2C1_Initv+0x5c>)
 800128a:	2200      	movs	r2, #0
 800128c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800128e:	4b11      	ldr	r3, [pc, #68]	; (80012d4 <_ZL12MX_I2C1_Initv+0x5c>)
 8001290:	2200      	movs	r2, #0
 8001292:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001294:	4b0f      	ldr	r3, [pc, #60]	; (80012d4 <_ZL12MX_I2C1_Initv+0x5c>)
 8001296:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800129a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800129c:	4b0d      	ldr	r3, [pc, #52]	; (80012d4 <_ZL12MX_I2C1_Initv+0x5c>)
 800129e:	2200      	movs	r2, #0
 80012a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012a2:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <_ZL12MX_I2C1_Initv+0x5c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012a8:	4b0a      	ldr	r3, [pc, #40]	; (80012d4 <_ZL12MX_I2C1_Initv+0x5c>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ae:	4b09      	ldr	r3, [pc, #36]	; (80012d4 <_ZL12MX_I2C1_Initv+0x5c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012b4:	4807      	ldr	r0, [pc, #28]	; (80012d4 <_ZL12MX_I2C1_Initv+0x5c>)
 80012b6:	f000 fecb 	bl	8002050 <HAL_I2C_Init>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	bf14      	ite	ne
 80012c0:	2301      	movne	r3, #1
 80012c2:	2300      	moveq	r3, #0
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 80012ca:	f000 f959 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000248 	.word	0x20000248
 80012d8:	40005400 	.word	0x40005400
 80012dc:	000186a0 	.word	0x000186a0

080012e0 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b092      	sub	sp, #72	; 0x48
 80012e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
 8001300:	615a      	str	r2, [r3, #20]
 8001302:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001304:	1d3b      	adds	r3, r7, #4
 8001306:	2220      	movs	r2, #32
 8001308:	2100      	movs	r1, #0
 800130a:	4618      	mov	r0, r3
 800130c:	f002 fa40 	bl	8003790 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001310:	4b51      	ldr	r3, [pc, #324]	; (8001458 <_ZL12MX_TIM1_Initv+0x178>)
 8001312:	4a52      	ldr	r2, [pc, #328]	; (800145c <_ZL12MX_TIM1_Initv+0x17c>)
 8001314:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8-1;
 8001316:	4b50      	ldr	r3, [pc, #320]	; (8001458 <_ZL12MX_TIM1_Initv+0x178>)
 8001318:	2207      	movs	r2, #7
 800131a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800131c:	4b4e      	ldr	r3, [pc, #312]	; (8001458 <_ZL12MX_TIM1_Initv+0x178>)
 800131e:	2200      	movs	r2, #0
 8001320:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8001322:	4b4d      	ldr	r3, [pc, #308]	; (8001458 <_ZL12MX_TIM1_Initv+0x178>)
 8001324:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001328:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800132a:	4b4b      	ldr	r3, [pc, #300]	; (8001458 <_ZL12MX_TIM1_Initv+0x178>)
 800132c:	2200      	movs	r2, #0
 800132e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001330:	4b49      	ldr	r3, [pc, #292]	; (8001458 <_ZL12MX_TIM1_Initv+0x178>)
 8001332:	2200      	movs	r2, #0
 8001334:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001336:	4b48      	ldr	r3, [pc, #288]	; (8001458 <_ZL12MX_TIM1_Initv+0x178>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800133c:	4846      	ldr	r0, [pc, #280]	; (8001458 <_ZL12MX_TIM1_Initv+0x178>)
 800133e:	f001 fbe5 	bl	8002b0c <HAL_TIM_PWM_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	bf14      	ite	ne
 8001348:	2301      	movne	r3, #1
 800134a:	2300      	moveq	r3, #0
 800134c:	b2db      	uxtb	r3, r3
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 8001352:	f000 f915 	bl	8001580 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001356:	2300      	movs	r3, #0
 8001358:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800135a:	2300      	movs	r3, #0
 800135c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800135e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001362:	4619      	mov	r1, r3
 8001364:	483c      	ldr	r0, [pc, #240]	; (8001458 <_ZL12MX_TIM1_Initv+0x178>)
 8001366:	f002 f82d 	bl	80033c4 <HAL_TIMEx_MasterConfigSynchronization>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	bf14      	ite	ne
 8001370:	2301      	movne	r3, #1
 8001372:	2300      	moveq	r3, #0
 8001374:	b2db      	uxtb	r3, r3
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 800137a:	f000 f901 	bl	8001580 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800137e:	2360      	movs	r3, #96	; 0x60
 8001380:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 500;
 8001382:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001386:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001388:	2300      	movs	r3, #0
 800138a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800138c:	2300      	movs	r3, #0
 800138e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001390:	2300      	movs	r3, #0
 8001392:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001394:	2300      	movs	r3, #0
 8001396:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001398:	2300      	movs	r3, #0
 800139a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800139c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013a0:	2200      	movs	r2, #0
 80013a2:	4619      	mov	r1, r3
 80013a4:	482c      	ldr	r0, [pc, #176]	; (8001458 <_ZL12MX_TIM1_Initv+0x178>)
 80013a6:	f001 fca3 	bl	8002cf0 <HAL_TIM_PWM_ConfigChannel>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	bf14      	ite	ne
 80013b0:	2301      	movne	r3, #1
 80013b2:	2300      	moveq	r3, #0
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <_ZL12MX_TIM1_Initv+0xde>
  {
    Error_Handler();
 80013ba:	f000 f8e1 	bl	8001580 <Error_Handler>
  }
  sConfigOC.Pulse = 400;
 80013be:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80013c2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c8:	2204      	movs	r2, #4
 80013ca:	4619      	mov	r1, r3
 80013cc:	4822      	ldr	r0, [pc, #136]	; (8001458 <_ZL12MX_TIM1_Initv+0x178>)
 80013ce:	f001 fc8f 	bl	8002cf0 <HAL_TIM_PWM_ConfigChannel>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	bf14      	ite	ne
 80013d8:	2301      	movne	r3, #1
 80013da:	2300      	moveq	r3, #0
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <_ZL12MX_TIM1_Initv+0x106>
  {
    Error_Handler();
 80013e2:	f000 f8cd 	bl	8001580 <Error_Handler>
  }
  sConfigOC.Pulse = 250;
 80013e6:	23fa      	movs	r3, #250	; 0xfa
 80013e8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ee:	2208      	movs	r2, #8
 80013f0:	4619      	mov	r1, r3
 80013f2:	4819      	ldr	r0, [pc, #100]	; (8001458 <_ZL12MX_TIM1_Initv+0x178>)
 80013f4:	f001 fc7c 	bl	8002cf0 <HAL_TIM_PWM_ConfigChannel>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	bf14      	ite	ne
 80013fe:	2301      	movne	r3, #1
 8001400:	2300      	moveq	r3, #0
 8001402:	b2db      	uxtb	r3, r3
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <_ZL12MX_TIM1_Initv+0x12c>
  {
    Error_Handler();
 8001408:	f000 f8ba 	bl	8001580 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800140c:	2300      	movs	r3, #0
 800140e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001410:	2300      	movs	r3, #0
 8001412:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001414:	2300      	movs	r3, #0
 8001416:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001418:	2300      	movs	r3, #0
 800141a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800141c:	2300      	movs	r3, #0
 800141e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001420:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001424:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001426:	2300      	movs	r3, #0
 8001428:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800142a:	1d3b      	adds	r3, r7, #4
 800142c:	4619      	mov	r1, r3
 800142e:	480a      	ldr	r0, [pc, #40]	; (8001458 <_ZL12MX_TIM1_Initv+0x178>)
 8001430:	f002 f826 	bl	8003480 <HAL_TIMEx_ConfigBreakDeadTime>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	bf14      	ite	ne
 800143a:	2301      	movne	r3, #1
 800143c:	2300      	moveq	r3, #0
 800143e:	b2db      	uxtb	r3, r3
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <_ZL12MX_TIM1_Initv+0x168>
  {
    Error_Handler();
 8001444:	f000 f89c 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001448:	4803      	ldr	r0, [pc, #12]	; (8001458 <_ZL12MX_TIM1_Initv+0x178>)
 800144a:	f000 f93f 	bl	80016cc <HAL_TIM_MspPostInit>

}
 800144e:	bf00      	nop
 8001450:	3748      	adds	r7, #72	; 0x48
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	2000029c 	.word	0x2000029c
 800145c:	40012c00 	.word	0x40012c00

08001460 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001464:	4b13      	ldr	r3, [pc, #76]	; (80014b4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001466:	4a14      	ldr	r2, [pc, #80]	; (80014b8 <_ZL19MX_USART1_UART_Initv+0x58>)
 8001468:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800146a:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <_ZL19MX_USART1_UART_Initv+0x54>)
 800146c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001470:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001472:	4b10      	ldr	r3, [pc, #64]	; (80014b4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001474:	2200      	movs	r2, #0
 8001476:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001478:	4b0e      	ldr	r3, [pc, #56]	; (80014b4 <_ZL19MX_USART1_UART_Initv+0x54>)
 800147a:	2200      	movs	r2, #0
 800147c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800147e:	4b0d      	ldr	r3, [pc, #52]	; (80014b4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001480:	2200      	movs	r2, #0
 8001482:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001484:	4b0b      	ldr	r3, [pc, #44]	; (80014b4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001486:	220c      	movs	r2, #12
 8001488:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800148a:	4b0a      	ldr	r3, [pc, #40]	; (80014b4 <_ZL19MX_USART1_UART_Initv+0x54>)
 800148c:	2200      	movs	r2, #0
 800148e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001490:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001492:	2200      	movs	r2, #0
 8001494:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001496:	4807      	ldr	r0, [pc, #28]	; (80014b4 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001498:	f002 f867 	bl	800356a <HAL_UART_Init>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	bf14      	ite	ne
 80014a2:	2301      	movne	r3, #1
 80014a4:	2300      	moveq	r3, #0
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 80014ac:	f000 f868 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	200002e4 	.word	0x200002e4
 80014b8:	40013800 	.word	0x40013800

080014bc <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b088      	sub	sp, #32
 80014c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c2:	f107 0310 	add.w	r3, r7, #16
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014d0:	4b28      	ldr	r3, [pc, #160]	; (8001574 <_ZL12MX_GPIO_Initv+0xb8>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	4a27      	ldr	r2, [pc, #156]	; (8001574 <_ZL12MX_GPIO_Initv+0xb8>)
 80014d6:	f043 0320 	orr.w	r3, r3, #32
 80014da:	6193      	str	r3, [r2, #24]
 80014dc:	4b25      	ldr	r3, [pc, #148]	; (8001574 <_ZL12MX_GPIO_Initv+0xb8>)
 80014de:	699b      	ldr	r3, [r3, #24]
 80014e0:	f003 0320 	and.w	r3, r3, #32
 80014e4:	60fb      	str	r3, [r7, #12]
 80014e6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e8:	4b22      	ldr	r3, [pc, #136]	; (8001574 <_ZL12MX_GPIO_Initv+0xb8>)
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	4a21      	ldr	r2, [pc, #132]	; (8001574 <_ZL12MX_GPIO_Initv+0xb8>)
 80014ee:	f043 0308 	orr.w	r3, r3, #8
 80014f2:	6193      	str	r3, [r2, #24]
 80014f4:	4b1f      	ldr	r3, [pc, #124]	; (8001574 <_ZL12MX_GPIO_Initv+0xb8>)
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	f003 0308 	and.w	r3, r3, #8
 80014fc:	60bb      	str	r3, [r7, #8]
 80014fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001500:	4b1c      	ldr	r3, [pc, #112]	; (8001574 <_ZL12MX_GPIO_Initv+0xb8>)
 8001502:	699b      	ldr	r3, [r3, #24]
 8001504:	4a1b      	ldr	r2, [pc, #108]	; (8001574 <_ZL12MX_GPIO_Initv+0xb8>)
 8001506:	f043 0304 	orr.w	r3, r3, #4
 800150a:	6193      	str	r3, [r2, #24]
 800150c:	4b19      	ldr	r3, [pc, #100]	; (8001574 <_ZL12MX_GPIO_Initv+0xb8>)
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	f003 0304 	and.w	r3, r3, #4
 8001514:	607b      	str	r3, [r7, #4]
 8001516:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001518:	2200      	movs	r2, #0
 800151a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800151e:	4816      	ldr	r0, [pc, #88]	; (8001578 <_ZL12MX_GPIO_Initv+0xbc>)
 8001520:	f000 fd7e 	bl	8002020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_10, GPIO_PIN_RESET);
 8001524:	2200      	movs	r2, #0
 8001526:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 800152a:	4814      	ldr	r0, [pc, #80]	; (800157c <_ZL12MX_GPIO_Initv+0xc0>)
 800152c:	f000 fd78 	bl	8002020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001530:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001534:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001536:	2301      	movs	r3, #1
 8001538:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153a:	2300      	movs	r3, #0
 800153c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800153e:	2302      	movs	r3, #2
 8001540:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001542:	f107 0310 	add.w	r3, r7, #16
 8001546:	4619      	mov	r1, r3
 8001548:	480b      	ldr	r0, [pc, #44]	; (8001578 <_ZL12MX_GPIO_Initv+0xbc>)
 800154a:	f000 fbe5 	bl	8001d18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 800154e:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001552:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001554:	2301      	movs	r3, #1
 8001556:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155c:	2302      	movs	r3, #2
 800155e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001560:	f107 0310 	add.w	r3, r7, #16
 8001564:	4619      	mov	r1, r3
 8001566:	4805      	ldr	r0, [pc, #20]	; (800157c <_ZL12MX_GPIO_Initv+0xc0>)
 8001568:	f000 fbd6 	bl	8001d18 <HAL_GPIO_Init>

}
 800156c:	bf00      	nop
 800156e:	3720      	adds	r7, #32
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40021000 	.word	0x40021000
 8001578:	40010c00 	.word	0x40010c00
 800157c:	40010800 	.word	0x40010800

08001580 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001584:	b672      	cpsid	i
}
 8001586:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001588:	e7fe      	b.n	8001588 <Error_Handler+0x8>
	...

0800158c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800158c:	b480      	push	{r7}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001592:	4b15      	ldr	r3, [pc, #84]	; (80015e8 <HAL_MspInit+0x5c>)
 8001594:	699b      	ldr	r3, [r3, #24]
 8001596:	4a14      	ldr	r2, [pc, #80]	; (80015e8 <HAL_MspInit+0x5c>)
 8001598:	f043 0301 	orr.w	r3, r3, #1
 800159c:	6193      	str	r3, [r2, #24]
 800159e:	4b12      	ldr	r3, [pc, #72]	; (80015e8 <HAL_MspInit+0x5c>)
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	60bb      	str	r3, [r7, #8]
 80015a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015aa:	4b0f      	ldr	r3, [pc, #60]	; (80015e8 <HAL_MspInit+0x5c>)
 80015ac:	69db      	ldr	r3, [r3, #28]
 80015ae:	4a0e      	ldr	r2, [pc, #56]	; (80015e8 <HAL_MspInit+0x5c>)
 80015b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015b4:	61d3      	str	r3, [r2, #28]
 80015b6:	4b0c      	ldr	r3, [pc, #48]	; (80015e8 <HAL_MspInit+0x5c>)
 80015b8:	69db      	ldr	r3, [r3, #28]
 80015ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015c2:	4b0a      	ldr	r3, [pc, #40]	; (80015ec <HAL_MspInit+0x60>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015ce:	60fb      	str	r3, [r7, #12]
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	4a04      	ldr	r2, [pc, #16]	; (80015ec <HAL_MspInit+0x60>)
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015de:	bf00      	nop
 80015e0:	3714      	adds	r7, #20
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bc80      	pop	{r7}
 80015e6:	4770      	bx	lr
 80015e8:	40021000 	.word	0x40021000
 80015ec:	40010000 	.word	0x40010000

080015f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b08a      	sub	sp, #40	; 0x28
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a1d      	ldr	r2, [pc, #116]	; (8001680 <HAL_I2C_MspInit+0x90>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d132      	bne.n	8001676 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001610:	4b1c      	ldr	r3, [pc, #112]	; (8001684 <HAL_I2C_MspInit+0x94>)
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	4a1b      	ldr	r2, [pc, #108]	; (8001684 <HAL_I2C_MspInit+0x94>)
 8001616:	f043 0308 	orr.w	r3, r3, #8
 800161a:	6193      	str	r3, [r2, #24]
 800161c:	4b19      	ldr	r3, [pc, #100]	; (8001684 <HAL_I2C_MspInit+0x94>)
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	f003 0308 	and.w	r3, r3, #8
 8001624:	613b      	str	r3, [r7, #16]
 8001626:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001628:	f44f 7340 	mov.w	r3, #768	; 0x300
 800162c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800162e:	2312      	movs	r3, #18
 8001630:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001632:	2303      	movs	r3, #3
 8001634:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001636:	f107 0314 	add.w	r3, r7, #20
 800163a:	4619      	mov	r1, r3
 800163c:	4812      	ldr	r0, [pc, #72]	; (8001688 <HAL_I2C_MspInit+0x98>)
 800163e:	f000 fb6b 	bl	8001d18 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001642:	4b12      	ldr	r3, [pc, #72]	; (800168c <HAL_I2C_MspInit+0x9c>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	627b      	str	r3, [r7, #36]	; 0x24
 8001648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800164a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800164e:	627b      	str	r3, [r7, #36]	; 0x24
 8001650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001652:	f043 0302 	orr.w	r3, r3, #2
 8001656:	627b      	str	r3, [r7, #36]	; 0x24
 8001658:	4a0c      	ldr	r2, [pc, #48]	; (800168c <HAL_I2C_MspInit+0x9c>)
 800165a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800165c:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800165e:	4b09      	ldr	r3, [pc, #36]	; (8001684 <HAL_I2C_MspInit+0x94>)
 8001660:	69db      	ldr	r3, [r3, #28]
 8001662:	4a08      	ldr	r2, [pc, #32]	; (8001684 <HAL_I2C_MspInit+0x94>)
 8001664:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001668:	61d3      	str	r3, [r2, #28]
 800166a:	4b06      	ldr	r3, [pc, #24]	; (8001684 <HAL_I2C_MspInit+0x94>)
 800166c:	69db      	ldr	r3, [r3, #28]
 800166e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001676:	bf00      	nop
 8001678:	3728      	adds	r7, #40	; 0x28
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40005400 	.word	0x40005400
 8001684:	40021000 	.word	0x40021000
 8001688:	40010c00 	.word	0x40010c00
 800168c:	40010000 	.word	0x40010000

08001690 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a09      	ldr	r2, [pc, #36]	; (80016c4 <HAL_TIM_PWM_MspInit+0x34>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d10b      	bne.n	80016ba <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016a2:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <HAL_TIM_PWM_MspInit+0x38>)
 80016a4:	699b      	ldr	r3, [r3, #24]
 80016a6:	4a08      	ldr	r2, [pc, #32]	; (80016c8 <HAL_TIM_PWM_MspInit+0x38>)
 80016a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016ac:	6193      	str	r3, [r2, #24]
 80016ae:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <HAL_TIM_PWM_MspInit+0x38>)
 80016b0:	699b      	ldr	r3, [r3, #24]
 80016b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016b6:	60fb      	str	r3, [r7, #12]
 80016b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80016ba:	bf00      	nop
 80016bc:	3714      	adds	r7, #20
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr
 80016c4:	40012c00 	.word	0x40012c00
 80016c8:	40021000 	.word	0x40021000

080016cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b088      	sub	sp, #32
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d4:	f107 0310 	add.w	r3, r7, #16
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4a1c      	ldr	r2, [pc, #112]	; (8001758 <HAL_TIM_MspPostInit+0x8c>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d131      	bne.n	8001750 <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ec:	4b1b      	ldr	r3, [pc, #108]	; (800175c <HAL_TIM_MspPostInit+0x90>)
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	4a1a      	ldr	r2, [pc, #104]	; (800175c <HAL_TIM_MspPostInit+0x90>)
 80016f2:	f043 0308 	orr.w	r3, r3, #8
 80016f6:	6193      	str	r3, [r2, #24]
 80016f8:	4b18      	ldr	r3, [pc, #96]	; (800175c <HAL_TIM_MspPostInit+0x90>)
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	f003 0308 	and.w	r3, r3, #8
 8001700:	60fb      	str	r3, [r7, #12]
 8001702:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001704:	4b15      	ldr	r3, [pc, #84]	; (800175c <HAL_TIM_MspPostInit+0x90>)
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	4a14      	ldr	r2, [pc, #80]	; (800175c <HAL_TIM_MspPostInit+0x90>)
 800170a:	f043 0304 	orr.w	r3, r3, #4
 800170e:	6193      	str	r3, [r2, #24]
 8001710:	4b12      	ldr	r3, [pc, #72]	; (800175c <HAL_TIM_MspPostInit+0x90>)
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	f003 0304 	and.w	r3, r3, #4
 8001718:	60bb      	str	r3, [r7, #8]
 800171a:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB13     ------> TIM1_CH1N
    PB15     ------> TIM1_CH3N
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800171c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001720:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001722:	2302      	movs	r3, #2
 8001724:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001726:	2302      	movs	r3, #2
 8001728:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800172a:	f107 0310 	add.w	r3, r7, #16
 800172e:	4619      	mov	r1, r3
 8001730:	480b      	ldr	r0, [pc, #44]	; (8001760 <HAL_TIM_MspPostInit+0x94>)
 8001732:	f000 faf1 	bl	8001d18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001736:	f44f 7300 	mov.w	r3, #512	; 0x200
 800173a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173c:	2302      	movs	r3, #2
 800173e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001740:	2302      	movs	r3, #2
 8001742:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001744:	f107 0310 	add.w	r3, r7, #16
 8001748:	4619      	mov	r1, r3
 800174a:	4806      	ldr	r0, [pc, #24]	; (8001764 <HAL_TIM_MspPostInit+0x98>)
 800174c:	f000 fae4 	bl	8001d18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001750:	bf00      	nop
 8001752:	3720      	adds	r7, #32
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	40012c00 	.word	0x40012c00
 800175c:	40021000 	.word	0x40021000
 8001760:	40010c00 	.word	0x40010c00
 8001764:	40010800 	.word	0x40010800

08001768 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b08a      	sub	sp, #40	; 0x28
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001770:	f107 0314 	add.w	r3, r7, #20
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a22      	ldr	r2, [pc, #136]	; (800180c <HAL_UART_MspInit+0xa4>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d13d      	bne.n	8001804 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001788:	4b21      	ldr	r3, [pc, #132]	; (8001810 <HAL_UART_MspInit+0xa8>)
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	4a20      	ldr	r2, [pc, #128]	; (8001810 <HAL_UART_MspInit+0xa8>)
 800178e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001792:	6193      	str	r3, [r2, #24]
 8001794:	4b1e      	ldr	r3, [pc, #120]	; (8001810 <HAL_UART_MspInit+0xa8>)
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800179c:	613b      	str	r3, [r7, #16]
 800179e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a0:	4b1b      	ldr	r3, [pc, #108]	; (8001810 <HAL_UART_MspInit+0xa8>)
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	4a1a      	ldr	r2, [pc, #104]	; (8001810 <HAL_UART_MspInit+0xa8>)
 80017a6:	f043 0308 	orr.w	r3, r3, #8
 80017aa:	6193      	str	r3, [r2, #24]
 80017ac:	4b18      	ldr	r3, [pc, #96]	; (8001810 <HAL_UART_MspInit+0xa8>)
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	f003 0308 	and.w	r3, r3, #8
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80017b8:	2340      	movs	r3, #64	; 0x40
 80017ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017bc:	2302      	movs	r3, #2
 80017be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017c0:	2303      	movs	r3, #3
 80017c2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c4:	f107 0314 	add.w	r3, r7, #20
 80017c8:	4619      	mov	r1, r3
 80017ca:	4812      	ldr	r0, [pc, #72]	; (8001814 <HAL_UART_MspInit+0xac>)
 80017cc:	f000 faa4 	bl	8001d18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80017d0:	2380      	movs	r3, #128	; 0x80
 80017d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d4:	2300      	movs	r3, #0
 80017d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017dc:	f107 0314 	add.w	r3, r7, #20
 80017e0:	4619      	mov	r1, r3
 80017e2:	480c      	ldr	r0, [pc, #48]	; (8001814 <HAL_UART_MspInit+0xac>)
 80017e4:	f000 fa98 	bl	8001d18 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80017e8:	4b0b      	ldr	r3, [pc, #44]	; (8001818 <HAL_UART_MspInit+0xb0>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	627b      	str	r3, [r7, #36]	; 0x24
 80017ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80017f4:	627b      	str	r3, [r7, #36]	; 0x24
 80017f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f8:	f043 0304 	orr.w	r3, r3, #4
 80017fc:	627b      	str	r3, [r7, #36]	; 0x24
 80017fe:	4a06      	ldr	r2, [pc, #24]	; (8001818 <HAL_UART_MspInit+0xb0>)
 8001800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001802:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001804:	bf00      	nop
 8001806:	3728      	adds	r7, #40	; 0x28
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40013800 	.word	0x40013800
 8001810:	40021000 	.word	0x40021000
 8001814:	40010c00 	.word	0x40010c00
 8001818:	40010000 	.word	0x40010000

0800181c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001820:	e7fe      	b.n	8001820 <NMI_Handler+0x4>

08001822 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001822:	b480      	push	{r7}
 8001824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001826:	e7fe      	b.n	8001826 <HardFault_Handler+0x4>

08001828 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800182c:	e7fe      	b.n	800182c <MemManage_Handler+0x4>

0800182e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800182e:	b480      	push	{r7}
 8001830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001832:	e7fe      	b.n	8001832 <BusFault_Handler+0x4>

08001834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001838:	e7fe      	b.n	8001838 <UsageFault_Handler+0x4>

0800183a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800183a:	b480      	push	{r7}
 800183c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	46bd      	mov	sp, r7
 8001842:	bc80      	pop	{r7}
 8001844:	4770      	bx	lr

08001846 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001846:	b480      	push	{r7}
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800184a:	bf00      	nop
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr

08001852 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001856:	bf00      	nop
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr

0800185e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001862:	f000 f935 	bl	8001ad0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}

0800186a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0
	return 1;
 800186e:	2301      	movs	r3, #1
}
 8001870:	4618      	mov	r0, r3
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr

08001878 <_kill>:

int _kill(int pid, int sig)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001882:	f001 ff4d 	bl	8003720 <__errno>
 8001886:	4603      	mov	r3, r0
 8001888:	2216      	movs	r2, #22
 800188a:	601a      	str	r2, [r3, #0]
	return -1;
 800188c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001890:	4618      	mov	r0, r3
 8001892:	3708      	adds	r7, #8
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <_exit>:

void _exit (int status)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80018a0:	f04f 31ff 	mov.w	r1, #4294967295
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f7ff ffe7 	bl	8001878 <_kill>
	while (1) {}		/* Make sure we hang here */
 80018aa:	e7fe      	b.n	80018aa <_exit+0x12>

080018ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	60f8      	str	r0, [r7, #12]
 80018b4:	60b9      	str	r1, [r7, #8]
 80018b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018b8:	2300      	movs	r3, #0
 80018ba:	617b      	str	r3, [r7, #20]
 80018bc:	e00a      	b.n	80018d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80018be:	f3af 8000 	nop.w
 80018c2:	4601      	mov	r1, r0
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	1c5a      	adds	r2, r3, #1
 80018c8:	60ba      	str	r2, [r7, #8]
 80018ca:	b2ca      	uxtb	r2, r1
 80018cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	3301      	adds	r3, #1
 80018d2:	617b      	str	r3, [r7, #20]
 80018d4:	697a      	ldr	r2, [r7, #20]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	429a      	cmp	r2, r3
 80018da:	dbf0      	blt.n	80018be <_read+0x12>
	}

return len;
 80018dc:	687b      	ldr	r3, [r7, #4]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3718      	adds	r7, #24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b086      	sub	sp, #24
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	60f8      	str	r0, [r7, #12]
 80018ee:	60b9      	str	r1, [r7, #8]
 80018f0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f2:	2300      	movs	r3, #0
 80018f4:	617b      	str	r3, [r7, #20]
 80018f6:	e009      	b.n	800190c <_write+0x26>
	{
		__io_putchar(*ptr++);
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	1c5a      	adds	r2, r3, #1
 80018fc:	60ba      	str	r2, [r7, #8]
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	4618      	mov	r0, r3
 8001902:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	3301      	adds	r3, #1
 800190a:	617b      	str	r3, [r7, #20]
 800190c:	697a      	ldr	r2, [r7, #20]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	429a      	cmp	r2, r3
 8001912:	dbf1      	blt.n	80018f8 <_write+0x12>
	}
	return len;
 8001914:	687b      	ldr	r3, [r7, #4]
}
 8001916:	4618      	mov	r0, r3
 8001918:	3718      	adds	r7, #24
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <_close>:

int _close(int file)
{
 800191e:	b480      	push	{r7}
 8001920:	b083      	sub	sp, #12
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
	return -1;
 8001926:	f04f 33ff 	mov.w	r3, #4294967295
}
 800192a:	4618      	mov	r0, r3
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	bc80      	pop	{r7}
 8001932:	4770      	bx	lr

08001934 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001944:	605a      	str	r2, [r3, #4]
	return 0;
 8001946:	2300      	movs	r3, #0
}
 8001948:	4618      	mov	r0, r3
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	bc80      	pop	{r7}
 8001950:	4770      	bx	lr

08001952 <_isatty>:

int _isatty(int file)
{
 8001952:	b480      	push	{r7}
 8001954:	b083      	sub	sp, #12
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
	return 1;
 800195a:	2301      	movs	r3, #1
}
 800195c:	4618      	mov	r0, r3
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	4770      	bx	lr

08001966 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001966:	b480      	push	{r7}
 8001968:	b085      	sub	sp, #20
 800196a:	af00      	add	r7, sp, #0
 800196c:	60f8      	str	r0, [r7, #12]
 800196e:	60b9      	str	r1, [r7, #8]
 8001970:	607a      	str	r2, [r7, #4]
	return 0;
 8001972:	2300      	movs	r3, #0
}
 8001974:	4618      	mov	r0, r3
 8001976:	3714      	adds	r7, #20
 8001978:	46bd      	mov	sp, r7
 800197a:	bc80      	pop	{r7}
 800197c:	4770      	bx	lr
	...

08001980 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001988:	4a14      	ldr	r2, [pc, #80]	; (80019dc <_sbrk+0x5c>)
 800198a:	4b15      	ldr	r3, [pc, #84]	; (80019e0 <_sbrk+0x60>)
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001994:	4b13      	ldr	r3, [pc, #76]	; (80019e4 <_sbrk+0x64>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d102      	bne.n	80019a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800199c:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <_sbrk+0x64>)
 800199e:	4a12      	ldr	r2, [pc, #72]	; (80019e8 <_sbrk+0x68>)
 80019a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019a2:	4b10      	ldr	r3, [pc, #64]	; (80019e4 <_sbrk+0x64>)
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4413      	add	r3, r2
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d207      	bcs.n	80019c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019b0:	f001 feb6 	bl	8003720 <__errno>
 80019b4:	4603      	mov	r3, r0
 80019b6:	220c      	movs	r2, #12
 80019b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295
 80019be:	e009      	b.n	80019d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019c0:	4b08      	ldr	r3, [pc, #32]	; (80019e4 <_sbrk+0x64>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019c6:	4b07      	ldr	r3, [pc, #28]	; (80019e4 <_sbrk+0x64>)
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4413      	add	r3, r2
 80019ce:	4a05      	ldr	r2, [pc, #20]	; (80019e4 <_sbrk+0x64>)
 80019d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019d2:	68fb      	ldr	r3, [r7, #12]
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3718      	adds	r7, #24
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	20005000 	.word	0x20005000
 80019e0:	00000400 	.word	0x00000400
 80019e4:	20000328 	.word	0x20000328
 80019e8:	20000340 	.word	0x20000340

080019ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019f0:	bf00      	nop
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bc80      	pop	{r7}
 80019f6:	4770      	bx	lr

080019f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019f8:	480c      	ldr	r0, [pc, #48]	; (8001a2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019fa:	490d      	ldr	r1, [pc, #52]	; (8001a30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019fc:	4a0d      	ldr	r2, [pc, #52]	; (8001a34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a00:	e002      	b.n	8001a08 <LoopCopyDataInit>

08001a02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a06:	3304      	adds	r3, #4

08001a08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a0c:	d3f9      	bcc.n	8001a02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a0e:	4a0a      	ldr	r2, [pc, #40]	; (8001a38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a10:	4c0a      	ldr	r4, [pc, #40]	; (8001a3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a14:	e001      	b.n	8001a1a <LoopFillZerobss>

08001a16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a18:	3204      	adds	r2, #4

08001a1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a1c:	d3fb      	bcc.n	8001a16 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a1e:	f7ff ffe5 	bl	80019ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a22:	f001 fe83 	bl	800372c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a26:	f7ff fb7f 	bl	8001128 <main>
  bx lr
 8001a2a:	4770      	bx	lr
  ldr r0, =_sdata
 8001a2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a30:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 8001a34:	080065c4 	.word	0x080065c4
  ldr r2, =_sbss
 8001a38:	20000224 	.word	0x20000224
  ldr r4, =_ebss
 8001a3c:	20000340 	.word	0x20000340

08001a40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a40:	e7fe      	b.n	8001a40 <ADC1_2_IRQHandler>
	...

08001a44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a48:	4b08      	ldr	r3, [pc, #32]	; (8001a6c <HAL_Init+0x28>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a07      	ldr	r2, [pc, #28]	; (8001a6c <HAL_Init+0x28>)
 8001a4e:	f043 0310 	orr.w	r3, r3, #16
 8001a52:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a54:	2003      	movs	r0, #3
 8001a56:	f000 f92b 	bl	8001cb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a5a:	200f      	movs	r0, #15
 8001a5c:	f000 f808 	bl	8001a70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a60:	f7ff fd94 	bl	800158c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40022000 	.word	0x40022000

08001a70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a78:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <HAL_InitTick+0x54>)
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	4b12      	ldr	r3, [pc, #72]	; (8001ac8 <HAL_InitTick+0x58>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	4619      	mov	r1, r3
 8001a82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a86:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f000 f935 	bl	8001cfe <HAL_SYSTICK_Config>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e00e      	b.n	8001abc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2b0f      	cmp	r3, #15
 8001aa2:	d80a      	bhi.n	8001aba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	6879      	ldr	r1, [r7, #4]
 8001aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8001aac:	f000 f90b 	bl	8001cc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ab0:	4a06      	ldr	r2, [pc, #24]	; (8001acc <HAL_InitTick+0x5c>)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	e000      	b.n	8001abc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3708      	adds	r7, #8
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	20000048 	.word	0x20000048
 8001ac8:	20000050 	.word	0x20000050
 8001acc:	2000004c 	.word	0x2000004c

08001ad0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ad4:	4b05      	ldr	r3, [pc, #20]	; (8001aec <HAL_IncTick+0x1c>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	4b05      	ldr	r3, [pc, #20]	; (8001af0 <HAL_IncTick+0x20>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4413      	add	r3, r2
 8001ae0:	4a03      	ldr	r2, [pc, #12]	; (8001af0 <HAL_IncTick+0x20>)
 8001ae2:	6013      	str	r3, [r2, #0]
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bc80      	pop	{r7}
 8001aea:	4770      	bx	lr
 8001aec:	20000050 	.word	0x20000050
 8001af0:	2000032c 	.word	0x2000032c

08001af4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  return uwTick;
 8001af8:	4b02      	ldr	r3, [pc, #8]	; (8001b04 <HAL_GetTick+0x10>)
 8001afa:	681b      	ldr	r3, [r3, #0]
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr
 8001b04:	2000032c 	.word	0x2000032c

08001b08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b10:	f7ff fff0 	bl	8001af4 <HAL_GetTick>
 8001b14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b20:	d005      	beq.n	8001b2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b22:	4b0a      	ldr	r3, [pc, #40]	; (8001b4c <HAL_Delay+0x44>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	461a      	mov	r2, r3
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b2e:	bf00      	nop
 8001b30:	f7ff ffe0 	bl	8001af4 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d8f7      	bhi.n	8001b30 <HAL_Delay+0x28>
  {
  }
}
 8001b40:	bf00      	nop
 8001b42:	bf00      	nop
 8001b44:	3710      	adds	r7, #16
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000050 	.word	0x20000050

08001b50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f003 0307 	and.w	r3, r3, #7
 8001b5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b60:	4b0c      	ldr	r3, [pc, #48]	; (8001b94 <__NVIC_SetPriorityGrouping+0x44>)
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b66:	68ba      	ldr	r2, [r7, #8]
 8001b68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b82:	4a04      	ldr	r2, [pc, #16]	; (8001b94 <__NVIC_SetPriorityGrouping+0x44>)
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	60d3      	str	r3, [r2, #12]
}
 8001b88:	bf00      	nop
 8001b8a:	3714      	adds	r7, #20
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bc80      	pop	{r7}
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	e000ed00 	.word	0xe000ed00

08001b98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b9c:	4b04      	ldr	r3, [pc, #16]	; (8001bb0 <__NVIC_GetPriorityGrouping+0x18>)
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	0a1b      	lsrs	r3, r3, #8
 8001ba2:	f003 0307 	and.w	r3, r3, #7
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bc80      	pop	{r7}
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	6039      	str	r1, [r7, #0]
 8001bbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	db0a      	blt.n	8001bde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	b2da      	uxtb	r2, r3
 8001bcc:	490c      	ldr	r1, [pc, #48]	; (8001c00 <__NVIC_SetPriority+0x4c>)
 8001bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd2:	0112      	lsls	r2, r2, #4
 8001bd4:	b2d2      	uxtb	r2, r2
 8001bd6:	440b      	add	r3, r1
 8001bd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bdc:	e00a      	b.n	8001bf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	4908      	ldr	r1, [pc, #32]	; (8001c04 <__NVIC_SetPriority+0x50>)
 8001be4:	79fb      	ldrb	r3, [r7, #7]
 8001be6:	f003 030f 	and.w	r3, r3, #15
 8001bea:	3b04      	subs	r3, #4
 8001bec:	0112      	lsls	r2, r2, #4
 8001bee:	b2d2      	uxtb	r2, r2
 8001bf0:	440b      	add	r3, r1
 8001bf2:	761a      	strb	r2, [r3, #24]
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bc80      	pop	{r7}
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	e000e100 	.word	0xe000e100
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b089      	sub	sp, #36	; 0x24
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f003 0307 	and.w	r3, r3, #7
 8001c1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	f1c3 0307 	rsb	r3, r3, #7
 8001c22:	2b04      	cmp	r3, #4
 8001c24:	bf28      	it	cs
 8001c26:	2304      	movcs	r3, #4
 8001c28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	3304      	adds	r3, #4
 8001c2e:	2b06      	cmp	r3, #6
 8001c30:	d902      	bls.n	8001c38 <NVIC_EncodePriority+0x30>
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	3b03      	subs	r3, #3
 8001c36:	e000      	b.n	8001c3a <NVIC_EncodePriority+0x32>
 8001c38:	2300      	movs	r3, #0
 8001c3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	43da      	mvns	r2, r3
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	401a      	ands	r2, r3
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c50:	f04f 31ff 	mov.w	r1, #4294967295
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5a:	43d9      	mvns	r1, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c60:	4313      	orrs	r3, r2
         );
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3724      	adds	r7, #36	; 0x24
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bc80      	pop	{r7}
 8001c6a:	4770      	bx	lr

08001c6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	3b01      	subs	r3, #1
 8001c78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c7c:	d301      	bcc.n	8001c82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e00f      	b.n	8001ca2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c82:	4a0a      	ldr	r2, [pc, #40]	; (8001cac <SysTick_Config+0x40>)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	3b01      	subs	r3, #1
 8001c88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c8a:	210f      	movs	r1, #15
 8001c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c90:	f7ff ff90 	bl	8001bb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c94:	4b05      	ldr	r3, [pc, #20]	; (8001cac <SysTick_Config+0x40>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c9a:	4b04      	ldr	r3, [pc, #16]	; (8001cac <SysTick_Config+0x40>)
 8001c9c:	2207      	movs	r2, #7
 8001c9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	e000e010 	.word	0xe000e010

08001cb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f7ff ff49 	bl	8001b50 <__NVIC_SetPriorityGrouping>
}
 8001cbe:	bf00      	nop
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b086      	sub	sp, #24
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	4603      	mov	r3, r0
 8001cce:	60b9      	str	r1, [r7, #8]
 8001cd0:	607a      	str	r2, [r7, #4]
 8001cd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cd8:	f7ff ff5e 	bl	8001b98 <__NVIC_GetPriorityGrouping>
 8001cdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	68b9      	ldr	r1, [r7, #8]
 8001ce2:	6978      	ldr	r0, [r7, #20]
 8001ce4:	f7ff ff90 	bl	8001c08 <NVIC_EncodePriority>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cee:	4611      	mov	r1, r2
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff5f 	bl	8001bb4 <__NVIC_SetPriority>
}
 8001cf6:	bf00      	nop
 8001cf8:	3718      	adds	r7, #24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b082      	sub	sp, #8
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f7ff ffb0 	bl	8001c6c <SysTick_Config>
 8001d0c:	4603      	mov	r3, r0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b08b      	sub	sp, #44	; 0x2c
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d22:	2300      	movs	r3, #0
 8001d24:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d26:	2300      	movs	r3, #0
 8001d28:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d2a:	e169      	b.n	8002000 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d30:	fa02 f303 	lsl.w	r3, r2, r3
 8001d34:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	69fa      	ldr	r2, [r7, #28]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	f040 8158 	bne.w	8001ffa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	4a9a      	ldr	r2, [pc, #616]	; (8001fb8 <HAL_GPIO_Init+0x2a0>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d05e      	beq.n	8001e12 <HAL_GPIO_Init+0xfa>
 8001d54:	4a98      	ldr	r2, [pc, #608]	; (8001fb8 <HAL_GPIO_Init+0x2a0>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d875      	bhi.n	8001e46 <HAL_GPIO_Init+0x12e>
 8001d5a:	4a98      	ldr	r2, [pc, #608]	; (8001fbc <HAL_GPIO_Init+0x2a4>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d058      	beq.n	8001e12 <HAL_GPIO_Init+0xfa>
 8001d60:	4a96      	ldr	r2, [pc, #600]	; (8001fbc <HAL_GPIO_Init+0x2a4>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d86f      	bhi.n	8001e46 <HAL_GPIO_Init+0x12e>
 8001d66:	4a96      	ldr	r2, [pc, #600]	; (8001fc0 <HAL_GPIO_Init+0x2a8>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d052      	beq.n	8001e12 <HAL_GPIO_Init+0xfa>
 8001d6c:	4a94      	ldr	r2, [pc, #592]	; (8001fc0 <HAL_GPIO_Init+0x2a8>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d869      	bhi.n	8001e46 <HAL_GPIO_Init+0x12e>
 8001d72:	4a94      	ldr	r2, [pc, #592]	; (8001fc4 <HAL_GPIO_Init+0x2ac>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d04c      	beq.n	8001e12 <HAL_GPIO_Init+0xfa>
 8001d78:	4a92      	ldr	r2, [pc, #584]	; (8001fc4 <HAL_GPIO_Init+0x2ac>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d863      	bhi.n	8001e46 <HAL_GPIO_Init+0x12e>
 8001d7e:	4a92      	ldr	r2, [pc, #584]	; (8001fc8 <HAL_GPIO_Init+0x2b0>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d046      	beq.n	8001e12 <HAL_GPIO_Init+0xfa>
 8001d84:	4a90      	ldr	r2, [pc, #576]	; (8001fc8 <HAL_GPIO_Init+0x2b0>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d85d      	bhi.n	8001e46 <HAL_GPIO_Init+0x12e>
 8001d8a:	2b12      	cmp	r3, #18
 8001d8c:	d82a      	bhi.n	8001de4 <HAL_GPIO_Init+0xcc>
 8001d8e:	2b12      	cmp	r3, #18
 8001d90:	d859      	bhi.n	8001e46 <HAL_GPIO_Init+0x12e>
 8001d92:	a201      	add	r2, pc, #4	; (adr r2, 8001d98 <HAL_GPIO_Init+0x80>)
 8001d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d98:	08001e13 	.word	0x08001e13
 8001d9c:	08001ded 	.word	0x08001ded
 8001da0:	08001dff 	.word	0x08001dff
 8001da4:	08001e41 	.word	0x08001e41
 8001da8:	08001e47 	.word	0x08001e47
 8001dac:	08001e47 	.word	0x08001e47
 8001db0:	08001e47 	.word	0x08001e47
 8001db4:	08001e47 	.word	0x08001e47
 8001db8:	08001e47 	.word	0x08001e47
 8001dbc:	08001e47 	.word	0x08001e47
 8001dc0:	08001e47 	.word	0x08001e47
 8001dc4:	08001e47 	.word	0x08001e47
 8001dc8:	08001e47 	.word	0x08001e47
 8001dcc:	08001e47 	.word	0x08001e47
 8001dd0:	08001e47 	.word	0x08001e47
 8001dd4:	08001e47 	.word	0x08001e47
 8001dd8:	08001e47 	.word	0x08001e47
 8001ddc:	08001df5 	.word	0x08001df5
 8001de0:	08001e09 	.word	0x08001e09
 8001de4:	4a79      	ldr	r2, [pc, #484]	; (8001fcc <HAL_GPIO_Init+0x2b4>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d013      	beq.n	8001e12 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001dea:	e02c      	b.n	8001e46 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	623b      	str	r3, [r7, #32]
          break;
 8001df2:	e029      	b.n	8001e48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	3304      	adds	r3, #4
 8001dfa:	623b      	str	r3, [r7, #32]
          break;
 8001dfc:	e024      	b.n	8001e48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	3308      	adds	r3, #8
 8001e04:	623b      	str	r3, [r7, #32]
          break;
 8001e06:	e01f      	b.n	8001e48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	330c      	adds	r3, #12
 8001e0e:	623b      	str	r3, [r7, #32]
          break;
 8001e10:	e01a      	b.n	8001e48 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d102      	bne.n	8001e20 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e1a:	2304      	movs	r3, #4
 8001e1c:	623b      	str	r3, [r7, #32]
          break;
 8001e1e:	e013      	b.n	8001e48 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d105      	bne.n	8001e34 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e28:	2308      	movs	r3, #8
 8001e2a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	69fa      	ldr	r2, [r7, #28]
 8001e30:	611a      	str	r2, [r3, #16]
          break;
 8001e32:	e009      	b.n	8001e48 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e34:	2308      	movs	r3, #8
 8001e36:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	69fa      	ldr	r2, [r7, #28]
 8001e3c:	615a      	str	r2, [r3, #20]
          break;
 8001e3e:	e003      	b.n	8001e48 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e40:	2300      	movs	r3, #0
 8001e42:	623b      	str	r3, [r7, #32]
          break;
 8001e44:	e000      	b.n	8001e48 <HAL_GPIO_Init+0x130>
          break;
 8001e46:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e48:	69bb      	ldr	r3, [r7, #24]
 8001e4a:	2bff      	cmp	r3, #255	; 0xff
 8001e4c:	d801      	bhi.n	8001e52 <HAL_GPIO_Init+0x13a>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	e001      	b.n	8001e56 <HAL_GPIO_Init+0x13e>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	3304      	adds	r3, #4
 8001e56:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	2bff      	cmp	r3, #255	; 0xff
 8001e5c:	d802      	bhi.n	8001e64 <HAL_GPIO_Init+0x14c>
 8001e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	e002      	b.n	8001e6a <HAL_GPIO_Init+0x152>
 8001e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e66:	3b08      	subs	r3, #8
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	210f      	movs	r1, #15
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	fa01 f303 	lsl.w	r3, r1, r3
 8001e78:	43db      	mvns	r3, r3
 8001e7a:	401a      	ands	r2, r3
 8001e7c:	6a39      	ldr	r1, [r7, #32]
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	fa01 f303 	lsl.w	r3, r1, r3
 8001e84:	431a      	orrs	r2, r3
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f000 80b1 	beq.w	8001ffa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e98:	4b4d      	ldr	r3, [pc, #308]	; (8001fd0 <HAL_GPIO_Init+0x2b8>)
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	4a4c      	ldr	r2, [pc, #304]	; (8001fd0 <HAL_GPIO_Init+0x2b8>)
 8001e9e:	f043 0301 	orr.w	r3, r3, #1
 8001ea2:	6193      	str	r3, [r2, #24]
 8001ea4:	4b4a      	ldr	r3, [pc, #296]	; (8001fd0 <HAL_GPIO_Init+0x2b8>)
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	60bb      	str	r3, [r7, #8]
 8001eae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001eb0:	4a48      	ldr	r2, [pc, #288]	; (8001fd4 <HAL_GPIO_Init+0x2bc>)
 8001eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb4:	089b      	lsrs	r3, r3, #2
 8001eb6:	3302      	adds	r3, #2
 8001eb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ebc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec0:	f003 0303 	and.w	r3, r3, #3
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	220f      	movs	r2, #15
 8001ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ecc:	43db      	mvns	r3, r3
 8001ece:	68fa      	ldr	r2, [r7, #12]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4a40      	ldr	r2, [pc, #256]	; (8001fd8 <HAL_GPIO_Init+0x2c0>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d013      	beq.n	8001f04 <HAL_GPIO_Init+0x1ec>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	4a3f      	ldr	r2, [pc, #252]	; (8001fdc <HAL_GPIO_Init+0x2c4>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d00d      	beq.n	8001f00 <HAL_GPIO_Init+0x1e8>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	4a3e      	ldr	r2, [pc, #248]	; (8001fe0 <HAL_GPIO_Init+0x2c8>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d007      	beq.n	8001efc <HAL_GPIO_Init+0x1e4>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4a3d      	ldr	r2, [pc, #244]	; (8001fe4 <HAL_GPIO_Init+0x2cc>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d101      	bne.n	8001ef8 <HAL_GPIO_Init+0x1e0>
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	e006      	b.n	8001f06 <HAL_GPIO_Init+0x1ee>
 8001ef8:	2304      	movs	r3, #4
 8001efa:	e004      	b.n	8001f06 <HAL_GPIO_Init+0x1ee>
 8001efc:	2302      	movs	r3, #2
 8001efe:	e002      	b.n	8001f06 <HAL_GPIO_Init+0x1ee>
 8001f00:	2301      	movs	r3, #1
 8001f02:	e000      	b.n	8001f06 <HAL_GPIO_Init+0x1ee>
 8001f04:	2300      	movs	r3, #0
 8001f06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f08:	f002 0203 	and.w	r2, r2, #3
 8001f0c:	0092      	lsls	r2, r2, #2
 8001f0e:	4093      	lsls	r3, r2
 8001f10:	68fa      	ldr	r2, [r7, #12]
 8001f12:	4313      	orrs	r3, r2
 8001f14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f16:	492f      	ldr	r1, [pc, #188]	; (8001fd4 <HAL_GPIO_Init+0x2bc>)
 8001f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1a:	089b      	lsrs	r3, r3, #2
 8001f1c:	3302      	adds	r3, #2
 8001f1e:	68fa      	ldr	r2, [r7, #12]
 8001f20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d006      	beq.n	8001f3e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f30:	4b2d      	ldr	r3, [pc, #180]	; (8001fe8 <HAL_GPIO_Init+0x2d0>)
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	492c      	ldr	r1, [pc, #176]	; (8001fe8 <HAL_GPIO_Init+0x2d0>)
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	600b      	str	r3, [r1, #0]
 8001f3c:	e006      	b.n	8001f4c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f3e:	4b2a      	ldr	r3, [pc, #168]	; (8001fe8 <HAL_GPIO_Init+0x2d0>)
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	43db      	mvns	r3, r3
 8001f46:	4928      	ldr	r1, [pc, #160]	; (8001fe8 <HAL_GPIO_Init+0x2d0>)
 8001f48:	4013      	ands	r3, r2
 8001f4a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d006      	beq.n	8001f66 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f58:	4b23      	ldr	r3, [pc, #140]	; (8001fe8 <HAL_GPIO_Init+0x2d0>)
 8001f5a:	685a      	ldr	r2, [r3, #4]
 8001f5c:	4922      	ldr	r1, [pc, #136]	; (8001fe8 <HAL_GPIO_Init+0x2d0>)
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	604b      	str	r3, [r1, #4]
 8001f64:	e006      	b.n	8001f74 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f66:	4b20      	ldr	r3, [pc, #128]	; (8001fe8 <HAL_GPIO_Init+0x2d0>)
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	43db      	mvns	r3, r3
 8001f6e:	491e      	ldr	r1, [pc, #120]	; (8001fe8 <HAL_GPIO_Init+0x2d0>)
 8001f70:	4013      	ands	r3, r2
 8001f72:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d006      	beq.n	8001f8e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f80:	4b19      	ldr	r3, [pc, #100]	; (8001fe8 <HAL_GPIO_Init+0x2d0>)
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	4918      	ldr	r1, [pc, #96]	; (8001fe8 <HAL_GPIO_Init+0x2d0>)
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	608b      	str	r3, [r1, #8]
 8001f8c:	e006      	b.n	8001f9c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f8e:	4b16      	ldr	r3, [pc, #88]	; (8001fe8 <HAL_GPIO_Init+0x2d0>)
 8001f90:	689a      	ldr	r2, [r3, #8]
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	43db      	mvns	r3, r3
 8001f96:	4914      	ldr	r1, [pc, #80]	; (8001fe8 <HAL_GPIO_Init+0x2d0>)
 8001f98:	4013      	ands	r3, r2
 8001f9a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d021      	beq.n	8001fec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001fa8:	4b0f      	ldr	r3, [pc, #60]	; (8001fe8 <HAL_GPIO_Init+0x2d0>)
 8001faa:	68da      	ldr	r2, [r3, #12]
 8001fac:	490e      	ldr	r1, [pc, #56]	; (8001fe8 <HAL_GPIO_Init+0x2d0>)
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	60cb      	str	r3, [r1, #12]
 8001fb4:	e021      	b.n	8001ffa <HAL_GPIO_Init+0x2e2>
 8001fb6:	bf00      	nop
 8001fb8:	10320000 	.word	0x10320000
 8001fbc:	10310000 	.word	0x10310000
 8001fc0:	10220000 	.word	0x10220000
 8001fc4:	10210000 	.word	0x10210000
 8001fc8:	10120000 	.word	0x10120000
 8001fcc:	10110000 	.word	0x10110000
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	40010000 	.word	0x40010000
 8001fd8:	40010800 	.word	0x40010800
 8001fdc:	40010c00 	.word	0x40010c00
 8001fe0:	40011000 	.word	0x40011000
 8001fe4:	40011400 	.word	0x40011400
 8001fe8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001fec:	4b0b      	ldr	r3, [pc, #44]	; (800201c <HAL_GPIO_Init+0x304>)
 8001fee:	68da      	ldr	r2, [r3, #12]
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	43db      	mvns	r3, r3
 8001ff4:	4909      	ldr	r1, [pc, #36]	; (800201c <HAL_GPIO_Init+0x304>)
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002006:	fa22 f303 	lsr.w	r3, r2, r3
 800200a:	2b00      	cmp	r3, #0
 800200c:	f47f ae8e 	bne.w	8001d2c <HAL_GPIO_Init+0x14>
  }
}
 8002010:	bf00      	nop
 8002012:	bf00      	nop
 8002014:	372c      	adds	r7, #44	; 0x2c
 8002016:	46bd      	mov	sp, r7
 8002018:	bc80      	pop	{r7}
 800201a:	4770      	bx	lr
 800201c:	40010400 	.word	0x40010400

08002020 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	460b      	mov	r3, r1
 800202a:	807b      	strh	r3, [r7, #2]
 800202c:	4613      	mov	r3, r2
 800202e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002030:	787b      	ldrb	r3, [r7, #1]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d003      	beq.n	800203e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002036:	887a      	ldrh	r2, [r7, #2]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800203c:	e003      	b.n	8002046 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800203e:	887b      	ldrh	r3, [r7, #2]
 8002040:	041a      	lsls	r2, r3, #16
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	611a      	str	r2, [r3, #16]
}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr

08002050 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e12b      	b.n	80022ba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b00      	cmp	r3, #0
 800206c:	d106      	bne.n	800207c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f7ff faba 	bl	80015f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2224      	movs	r2, #36	; 0x24
 8002080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f022 0201 	bic.w	r2, r2, #1
 8002092:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80020b4:	f000 fce4 	bl	8002a80 <HAL_RCC_GetPCLK1Freq>
 80020b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	4a81      	ldr	r2, [pc, #516]	; (80022c4 <HAL_I2C_Init+0x274>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d807      	bhi.n	80020d4 <HAL_I2C_Init+0x84>
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	4a80      	ldr	r2, [pc, #512]	; (80022c8 <HAL_I2C_Init+0x278>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	bf94      	ite	ls
 80020cc:	2301      	movls	r3, #1
 80020ce:	2300      	movhi	r3, #0
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	e006      	b.n	80020e2 <HAL_I2C_Init+0x92>
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	4a7d      	ldr	r2, [pc, #500]	; (80022cc <HAL_I2C_Init+0x27c>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	bf94      	ite	ls
 80020dc:	2301      	movls	r3, #1
 80020de:	2300      	movhi	r3, #0
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e0e7      	b.n	80022ba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	4a78      	ldr	r2, [pc, #480]	; (80022d0 <HAL_I2C_Init+0x280>)
 80020ee:	fba2 2303 	umull	r2, r3, r2, r3
 80020f2:	0c9b      	lsrs	r3, r3, #18
 80020f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	68ba      	ldr	r2, [r7, #8]
 8002106:	430a      	orrs	r2, r1
 8002108:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	6a1b      	ldr	r3, [r3, #32]
 8002110:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	4a6a      	ldr	r2, [pc, #424]	; (80022c4 <HAL_I2C_Init+0x274>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d802      	bhi.n	8002124 <HAL_I2C_Init+0xd4>
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	3301      	adds	r3, #1
 8002122:	e009      	b.n	8002138 <HAL_I2C_Init+0xe8>
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800212a:	fb02 f303 	mul.w	r3, r2, r3
 800212e:	4a69      	ldr	r2, [pc, #420]	; (80022d4 <HAL_I2C_Init+0x284>)
 8002130:	fba2 2303 	umull	r2, r3, r2, r3
 8002134:	099b      	lsrs	r3, r3, #6
 8002136:	3301      	adds	r3, #1
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	6812      	ldr	r2, [r2, #0]
 800213c:	430b      	orrs	r3, r1
 800213e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	69db      	ldr	r3, [r3, #28]
 8002146:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800214a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	495c      	ldr	r1, [pc, #368]	; (80022c4 <HAL_I2C_Init+0x274>)
 8002154:	428b      	cmp	r3, r1
 8002156:	d819      	bhi.n	800218c <HAL_I2C_Init+0x13c>
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	1e59      	subs	r1, r3, #1
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	fbb1 f3f3 	udiv	r3, r1, r3
 8002166:	1c59      	adds	r1, r3, #1
 8002168:	f640 73fc 	movw	r3, #4092	; 0xffc
 800216c:	400b      	ands	r3, r1
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00a      	beq.n	8002188 <HAL_I2C_Init+0x138>
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	1e59      	subs	r1, r3, #1
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	005b      	lsls	r3, r3, #1
 800217c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002180:	3301      	adds	r3, #1
 8002182:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002186:	e051      	b.n	800222c <HAL_I2C_Init+0x1dc>
 8002188:	2304      	movs	r3, #4
 800218a:	e04f      	b.n	800222c <HAL_I2C_Init+0x1dc>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d111      	bne.n	80021b8 <HAL_I2C_Init+0x168>
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	1e58      	subs	r0, r3, #1
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6859      	ldr	r1, [r3, #4]
 800219c:	460b      	mov	r3, r1
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	440b      	add	r3, r1
 80021a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021a6:	3301      	adds	r3, #1
 80021a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	bf0c      	ite	eq
 80021b0:	2301      	moveq	r3, #1
 80021b2:	2300      	movne	r3, #0
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	e012      	b.n	80021de <HAL_I2C_Init+0x18e>
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	1e58      	subs	r0, r3, #1
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6859      	ldr	r1, [r3, #4]
 80021c0:	460b      	mov	r3, r1
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	440b      	add	r3, r1
 80021c6:	0099      	lsls	r1, r3, #2
 80021c8:	440b      	add	r3, r1
 80021ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ce:	3301      	adds	r3, #1
 80021d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	bf0c      	ite	eq
 80021d8:	2301      	moveq	r3, #1
 80021da:	2300      	movne	r3, #0
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <HAL_I2C_Init+0x196>
 80021e2:	2301      	movs	r3, #1
 80021e4:	e022      	b.n	800222c <HAL_I2C_Init+0x1dc>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d10e      	bne.n	800220c <HAL_I2C_Init+0x1bc>
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	1e58      	subs	r0, r3, #1
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6859      	ldr	r1, [r3, #4]
 80021f6:	460b      	mov	r3, r1
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	440b      	add	r3, r1
 80021fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002200:	3301      	adds	r3, #1
 8002202:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002206:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800220a:	e00f      	b.n	800222c <HAL_I2C_Init+0x1dc>
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	1e58      	subs	r0, r3, #1
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6859      	ldr	r1, [r3, #4]
 8002214:	460b      	mov	r3, r1
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	440b      	add	r3, r1
 800221a:	0099      	lsls	r1, r3, #2
 800221c:	440b      	add	r3, r1
 800221e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002222:	3301      	adds	r3, #1
 8002224:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002228:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800222c:	6879      	ldr	r1, [r7, #4]
 800222e:	6809      	ldr	r1, [r1, #0]
 8002230:	4313      	orrs	r3, r2
 8002232:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	69da      	ldr	r2, [r3, #28]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a1b      	ldr	r3, [r3, #32]
 8002246:	431a      	orrs	r2, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	430a      	orrs	r2, r1
 800224e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800225a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800225e:	687a      	ldr	r2, [r7, #4]
 8002260:	6911      	ldr	r1, [r2, #16]
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	68d2      	ldr	r2, [r2, #12]
 8002266:	4311      	orrs	r1, r2
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	6812      	ldr	r2, [r2, #0]
 800226c:	430b      	orrs	r3, r1
 800226e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	695a      	ldr	r2, [r3, #20]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	699b      	ldr	r3, [r3, #24]
 8002282:	431a      	orrs	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	430a      	orrs	r2, r1
 800228a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f042 0201 	orr.w	r2, r2, #1
 800229a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2220      	movs	r2, #32
 80022a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2200      	movs	r2, #0
 80022b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80022b8:	2300      	movs	r3, #0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3710      	adds	r7, #16
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	000186a0 	.word	0x000186a0
 80022c8:	001e847f 	.word	0x001e847f
 80022cc:	003d08ff 	.word	0x003d08ff
 80022d0:	431bde83 	.word	0x431bde83
 80022d4:	10624dd3 	.word	0x10624dd3

080022d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d101      	bne.n	80022ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e272      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0301 	and.w	r3, r3, #1
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	f000 8087 	beq.w	8002406 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022f8:	4b92      	ldr	r3, [pc, #584]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f003 030c 	and.w	r3, r3, #12
 8002300:	2b04      	cmp	r3, #4
 8002302:	d00c      	beq.n	800231e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002304:	4b8f      	ldr	r3, [pc, #572]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f003 030c 	and.w	r3, r3, #12
 800230c:	2b08      	cmp	r3, #8
 800230e:	d112      	bne.n	8002336 <HAL_RCC_OscConfig+0x5e>
 8002310:	4b8c      	ldr	r3, [pc, #560]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002318:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800231c:	d10b      	bne.n	8002336 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800231e:	4b89      	ldr	r3, [pc, #548]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d06c      	beq.n	8002404 <HAL_RCC_OscConfig+0x12c>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d168      	bne.n	8002404 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e24c      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800233e:	d106      	bne.n	800234e <HAL_RCC_OscConfig+0x76>
 8002340:	4b80      	ldr	r3, [pc, #512]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a7f      	ldr	r2, [pc, #508]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002346:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800234a:	6013      	str	r3, [r2, #0]
 800234c:	e02e      	b.n	80023ac <HAL_RCC_OscConfig+0xd4>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d10c      	bne.n	8002370 <HAL_RCC_OscConfig+0x98>
 8002356:	4b7b      	ldr	r3, [pc, #492]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a7a      	ldr	r2, [pc, #488]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 800235c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002360:	6013      	str	r3, [r2, #0]
 8002362:	4b78      	ldr	r3, [pc, #480]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a77      	ldr	r2, [pc, #476]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002368:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800236c:	6013      	str	r3, [r2, #0]
 800236e:	e01d      	b.n	80023ac <HAL_RCC_OscConfig+0xd4>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002378:	d10c      	bne.n	8002394 <HAL_RCC_OscConfig+0xbc>
 800237a:	4b72      	ldr	r3, [pc, #456]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a71      	ldr	r2, [pc, #452]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002380:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002384:	6013      	str	r3, [r2, #0]
 8002386:	4b6f      	ldr	r3, [pc, #444]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a6e      	ldr	r2, [pc, #440]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 800238c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002390:	6013      	str	r3, [r2, #0]
 8002392:	e00b      	b.n	80023ac <HAL_RCC_OscConfig+0xd4>
 8002394:	4b6b      	ldr	r3, [pc, #428]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a6a      	ldr	r2, [pc, #424]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 800239a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800239e:	6013      	str	r3, [r2, #0]
 80023a0:	4b68      	ldr	r3, [pc, #416]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a67      	ldr	r2, [pc, #412]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 80023a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023aa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d013      	beq.n	80023dc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b4:	f7ff fb9e 	bl	8001af4 <HAL_GetTick>
 80023b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ba:	e008      	b.n	80023ce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023bc:	f7ff fb9a 	bl	8001af4 <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	2b64      	cmp	r3, #100	; 0x64
 80023c8:	d901      	bls.n	80023ce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e200      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ce:	4b5d      	ldr	r3, [pc, #372]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d0f0      	beq.n	80023bc <HAL_RCC_OscConfig+0xe4>
 80023da:	e014      	b.n	8002406 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023dc:	f7ff fb8a 	bl	8001af4 <HAL_GetTick>
 80023e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023e4:	f7ff fb86 	bl	8001af4 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b64      	cmp	r3, #100	; 0x64
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e1ec      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023f6:	4b53      	ldr	r3, [pc, #332]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d1f0      	bne.n	80023e4 <HAL_RCC_OscConfig+0x10c>
 8002402:	e000      	b.n	8002406 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002404:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0302 	and.w	r3, r3, #2
 800240e:	2b00      	cmp	r3, #0
 8002410:	d063      	beq.n	80024da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002412:	4b4c      	ldr	r3, [pc, #304]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f003 030c 	and.w	r3, r3, #12
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00b      	beq.n	8002436 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800241e:	4b49      	ldr	r3, [pc, #292]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f003 030c 	and.w	r3, r3, #12
 8002426:	2b08      	cmp	r3, #8
 8002428:	d11c      	bne.n	8002464 <HAL_RCC_OscConfig+0x18c>
 800242a:	4b46      	ldr	r3, [pc, #280]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d116      	bne.n	8002464 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002436:	4b43      	ldr	r3, [pc, #268]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d005      	beq.n	800244e <HAL_RCC_OscConfig+0x176>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	691b      	ldr	r3, [r3, #16]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d001      	beq.n	800244e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e1c0      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800244e:	4b3d      	ldr	r3, [pc, #244]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	00db      	lsls	r3, r3, #3
 800245c:	4939      	ldr	r1, [pc, #228]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 800245e:	4313      	orrs	r3, r2
 8002460:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002462:	e03a      	b.n	80024da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	691b      	ldr	r3, [r3, #16]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d020      	beq.n	80024ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800246c:	4b36      	ldr	r3, [pc, #216]	; (8002548 <HAL_RCC_OscConfig+0x270>)
 800246e:	2201      	movs	r2, #1
 8002470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002472:	f7ff fb3f 	bl	8001af4 <HAL_GetTick>
 8002476:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002478:	e008      	b.n	800248c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800247a:	f7ff fb3b 	bl	8001af4 <HAL_GetTick>
 800247e:	4602      	mov	r2, r0
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	2b02      	cmp	r3, #2
 8002486:	d901      	bls.n	800248c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002488:	2303      	movs	r3, #3
 800248a:	e1a1      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800248c:	4b2d      	ldr	r3, [pc, #180]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0302 	and.w	r3, r3, #2
 8002494:	2b00      	cmp	r3, #0
 8002496:	d0f0      	beq.n	800247a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002498:	4b2a      	ldr	r3, [pc, #168]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	695b      	ldr	r3, [r3, #20]
 80024a4:	00db      	lsls	r3, r3, #3
 80024a6:	4927      	ldr	r1, [pc, #156]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 80024a8:	4313      	orrs	r3, r2
 80024aa:	600b      	str	r3, [r1, #0]
 80024ac:	e015      	b.n	80024da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024ae:	4b26      	ldr	r3, [pc, #152]	; (8002548 <HAL_RCC_OscConfig+0x270>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b4:	f7ff fb1e 	bl	8001af4 <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024bc:	f7ff fb1a 	bl	8001af4 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e180      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024ce:	4b1d      	ldr	r3, [pc, #116]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1f0      	bne.n	80024bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0308 	and.w	r3, r3, #8
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d03a      	beq.n	800255c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d019      	beq.n	8002522 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024ee:	4b17      	ldr	r3, [pc, #92]	; (800254c <HAL_RCC_OscConfig+0x274>)
 80024f0:	2201      	movs	r2, #1
 80024f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024f4:	f7ff fafe 	bl	8001af4 <HAL_GetTick>
 80024f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024fa:	e008      	b.n	800250e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024fc:	f7ff fafa 	bl	8001af4 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b02      	cmp	r3, #2
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e160      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800250e:	4b0d      	ldr	r3, [pc, #52]	; (8002544 <HAL_RCC_OscConfig+0x26c>)
 8002510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d0f0      	beq.n	80024fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800251a:	2001      	movs	r0, #1
 800251c:	f000 fad8 	bl	8002ad0 <RCC_Delay>
 8002520:	e01c      	b.n	800255c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002522:	4b0a      	ldr	r3, [pc, #40]	; (800254c <HAL_RCC_OscConfig+0x274>)
 8002524:	2200      	movs	r2, #0
 8002526:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002528:	f7ff fae4 	bl	8001af4 <HAL_GetTick>
 800252c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800252e:	e00f      	b.n	8002550 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002530:	f7ff fae0 	bl	8001af4 <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d908      	bls.n	8002550 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e146      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
 8002542:	bf00      	nop
 8002544:	40021000 	.word	0x40021000
 8002548:	42420000 	.word	0x42420000
 800254c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002550:	4b92      	ldr	r3, [pc, #584]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002554:	f003 0302 	and.w	r3, r3, #2
 8002558:	2b00      	cmp	r3, #0
 800255a:	d1e9      	bne.n	8002530 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0304 	and.w	r3, r3, #4
 8002564:	2b00      	cmp	r3, #0
 8002566:	f000 80a6 	beq.w	80026b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800256a:	2300      	movs	r3, #0
 800256c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800256e:	4b8b      	ldr	r3, [pc, #556]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002570:	69db      	ldr	r3, [r3, #28]
 8002572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d10d      	bne.n	8002596 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800257a:	4b88      	ldr	r3, [pc, #544]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 800257c:	69db      	ldr	r3, [r3, #28]
 800257e:	4a87      	ldr	r2, [pc, #540]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002580:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002584:	61d3      	str	r3, [r2, #28]
 8002586:	4b85      	ldr	r3, [pc, #532]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002588:	69db      	ldr	r3, [r3, #28]
 800258a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800258e:	60bb      	str	r3, [r7, #8]
 8002590:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002592:	2301      	movs	r3, #1
 8002594:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002596:	4b82      	ldr	r3, [pc, #520]	; (80027a0 <HAL_RCC_OscConfig+0x4c8>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d118      	bne.n	80025d4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025a2:	4b7f      	ldr	r3, [pc, #508]	; (80027a0 <HAL_RCC_OscConfig+0x4c8>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a7e      	ldr	r2, [pc, #504]	; (80027a0 <HAL_RCC_OscConfig+0x4c8>)
 80025a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025ae:	f7ff faa1 	bl	8001af4 <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025b4:	e008      	b.n	80025c8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025b6:	f7ff fa9d 	bl	8001af4 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b64      	cmp	r3, #100	; 0x64
 80025c2:	d901      	bls.n	80025c8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e103      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c8:	4b75      	ldr	r3, [pc, #468]	; (80027a0 <HAL_RCC_OscConfig+0x4c8>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d0f0      	beq.n	80025b6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d106      	bne.n	80025ea <HAL_RCC_OscConfig+0x312>
 80025dc:	4b6f      	ldr	r3, [pc, #444]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 80025de:	6a1b      	ldr	r3, [r3, #32]
 80025e0:	4a6e      	ldr	r2, [pc, #440]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 80025e2:	f043 0301 	orr.w	r3, r3, #1
 80025e6:	6213      	str	r3, [r2, #32]
 80025e8:	e02d      	b.n	8002646 <HAL_RCC_OscConfig+0x36e>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d10c      	bne.n	800260c <HAL_RCC_OscConfig+0x334>
 80025f2:	4b6a      	ldr	r3, [pc, #424]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 80025f4:	6a1b      	ldr	r3, [r3, #32]
 80025f6:	4a69      	ldr	r2, [pc, #420]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 80025f8:	f023 0301 	bic.w	r3, r3, #1
 80025fc:	6213      	str	r3, [r2, #32]
 80025fe:	4b67      	ldr	r3, [pc, #412]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002600:	6a1b      	ldr	r3, [r3, #32]
 8002602:	4a66      	ldr	r2, [pc, #408]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002604:	f023 0304 	bic.w	r3, r3, #4
 8002608:	6213      	str	r3, [r2, #32]
 800260a:	e01c      	b.n	8002646 <HAL_RCC_OscConfig+0x36e>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	2b05      	cmp	r3, #5
 8002612:	d10c      	bne.n	800262e <HAL_RCC_OscConfig+0x356>
 8002614:	4b61      	ldr	r3, [pc, #388]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002616:	6a1b      	ldr	r3, [r3, #32]
 8002618:	4a60      	ldr	r2, [pc, #384]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 800261a:	f043 0304 	orr.w	r3, r3, #4
 800261e:	6213      	str	r3, [r2, #32]
 8002620:	4b5e      	ldr	r3, [pc, #376]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002622:	6a1b      	ldr	r3, [r3, #32]
 8002624:	4a5d      	ldr	r2, [pc, #372]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002626:	f043 0301 	orr.w	r3, r3, #1
 800262a:	6213      	str	r3, [r2, #32]
 800262c:	e00b      	b.n	8002646 <HAL_RCC_OscConfig+0x36e>
 800262e:	4b5b      	ldr	r3, [pc, #364]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002630:	6a1b      	ldr	r3, [r3, #32]
 8002632:	4a5a      	ldr	r2, [pc, #360]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002634:	f023 0301 	bic.w	r3, r3, #1
 8002638:	6213      	str	r3, [r2, #32]
 800263a:	4b58      	ldr	r3, [pc, #352]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 800263c:	6a1b      	ldr	r3, [r3, #32]
 800263e:	4a57      	ldr	r2, [pc, #348]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002640:	f023 0304 	bic.w	r3, r3, #4
 8002644:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d015      	beq.n	800267a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800264e:	f7ff fa51 	bl	8001af4 <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002654:	e00a      	b.n	800266c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002656:	f7ff fa4d 	bl	8001af4 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	f241 3288 	movw	r2, #5000	; 0x1388
 8002664:	4293      	cmp	r3, r2
 8002666:	d901      	bls.n	800266c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e0b1      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800266c:	4b4b      	ldr	r3, [pc, #300]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 800266e:	6a1b      	ldr	r3, [r3, #32]
 8002670:	f003 0302 	and.w	r3, r3, #2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d0ee      	beq.n	8002656 <HAL_RCC_OscConfig+0x37e>
 8002678:	e014      	b.n	80026a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800267a:	f7ff fa3b 	bl	8001af4 <HAL_GetTick>
 800267e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002680:	e00a      	b.n	8002698 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002682:	f7ff fa37 	bl	8001af4 <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002690:	4293      	cmp	r3, r2
 8002692:	d901      	bls.n	8002698 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e09b      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002698:	4b40      	ldr	r3, [pc, #256]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	f003 0302 	and.w	r3, r3, #2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d1ee      	bne.n	8002682 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80026a4:	7dfb      	ldrb	r3, [r7, #23]
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d105      	bne.n	80026b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026aa:	4b3c      	ldr	r3, [pc, #240]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 80026ac:	69db      	ldr	r3, [r3, #28]
 80026ae:	4a3b      	ldr	r2, [pc, #236]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 80026b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	69db      	ldr	r3, [r3, #28]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	f000 8087 	beq.w	80027ce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026c0:	4b36      	ldr	r3, [pc, #216]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f003 030c 	and.w	r3, r3, #12
 80026c8:	2b08      	cmp	r3, #8
 80026ca:	d061      	beq.n	8002790 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	69db      	ldr	r3, [r3, #28]
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d146      	bne.n	8002762 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026d4:	4b33      	ldr	r3, [pc, #204]	; (80027a4 <HAL_RCC_OscConfig+0x4cc>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026da:	f7ff fa0b 	bl	8001af4 <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026e2:	f7ff fa07 	bl	8001af4 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e06d      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026f4:	4b29      	ldr	r3, [pc, #164]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d1f0      	bne.n	80026e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a1b      	ldr	r3, [r3, #32]
 8002704:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002708:	d108      	bne.n	800271c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800270a:	4b24      	ldr	r3, [pc, #144]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	4921      	ldr	r1, [pc, #132]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002718:	4313      	orrs	r3, r2
 800271a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800271c:	4b1f      	ldr	r3, [pc, #124]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a19      	ldr	r1, [r3, #32]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800272c:	430b      	orrs	r3, r1
 800272e:	491b      	ldr	r1, [pc, #108]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002730:	4313      	orrs	r3, r2
 8002732:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002734:	4b1b      	ldr	r3, [pc, #108]	; (80027a4 <HAL_RCC_OscConfig+0x4cc>)
 8002736:	2201      	movs	r2, #1
 8002738:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800273a:	f7ff f9db 	bl	8001af4 <HAL_GetTick>
 800273e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002740:	e008      	b.n	8002754 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002742:	f7ff f9d7 	bl	8001af4 <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d901      	bls.n	8002754 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e03d      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002754:	4b11      	ldr	r3, [pc, #68]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800275c:	2b00      	cmp	r3, #0
 800275e:	d0f0      	beq.n	8002742 <HAL_RCC_OscConfig+0x46a>
 8002760:	e035      	b.n	80027ce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002762:	4b10      	ldr	r3, [pc, #64]	; (80027a4 <HAL_RCC_OscConfig+0x4cc>)
 8002764:	2200      	movs	r2, #0
 8002766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002768:	f7ff f9c4 	bl	8001af4 <HAL_GetTick>
 800276c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800276e:	e008      	b.n	8002782 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002770:	f7ff f9c0 	bl	8001af4 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b02      	cmp	r3, #2
 800277c:	d901      	bls.n	8002782 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e026      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002782:	4b06      	ldr	r3, [pc, #24]	; (800279c <HAL_RCC_OscConfig+0x4c4>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1f0      	bne.n	8002770 <HAL_RCC_OscConfig+0x498>
 800278e:	e01e      	b.n	80027ce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	69db      	ldr	r3, [r3, #28]
 8002794:	2b01      	cmp	r3, #1
 8002796:	d107      	bne.n	80027a8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e019      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
 800279c:	40021000 	.word	0x40021000
 80027a0:	40007000 	.word	0x40007000
 80027a4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80027a8:	4b0b      	ldr	r3, [pc, #44]	; (80027d8 <HAL_RCC_OscConfig+0x500>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6a1b      	ldr	r3, [r3, #32]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d106      	bne.n	80027ca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d001      	beq.n	80027ce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e000      	b.n	80027d0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80027ce:	2300      	movs	r3, #0
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3718      	adds	r7, #24
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	40021000 	.word	0x40021000

080027dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d101      	bne.n	80027f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e0d0      	b.n	8002992 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027f0:	4b6a      	ldr	r3, [pc, #424]	; (800299c <HAL_RCC_ClockConfig+0x1c0>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0307 	and.w	r3, r3, #7
 80027f8:	683a      	ldr	r2, [r7, #0]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d910      	bls.n	8002820 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027fe:	4b67      	ldr	r3, [pc, #412]	; (800299c <HAL_RCC_ClockConfig+0x1c0>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f023 0207 	bic.w	r2, r3, #7
 8002806:	4965      	ldr	r1, [pc, #404]	; (800299c <HAL_RCC_ClockConfig+0x1c0>)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	4313      	orrs	r3, r2
 800280c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800280e:	4b63      	ldr	r3, [pc, #396]	; (800299c <HAL_RCC_ClockConfig+0x1c0>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0307 	and.w	r3, r3, #7
 8002816:	683a      	ldr	r2, [r7, #0]
 8002818:	429a      	cmp	r2, r3
 800281a:	d001      	beq.n	8002820 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e0b8      	b.n	8002992 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0302 	and.w	r3, r3, #2
 8002828:	2b00      	cmp	r3, #0
 800282a:	d020      	beq.n	800286e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0304 	and.w	r3, r3, #4
 8002834:	2b00      	cmp	r3, #0
 8002836:	d005      	beq.n	8002844 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002838:	4b59      	ldr	r3, [pc, #356]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	4a58      	ldr	r2, [pc, #352]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 800283e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002842:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0308 	and.w	r3, r3, #8
 800284c:	2b00      	cmp	r3, #0
 800284e:	d005      	beq.n	800285c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002850:	4b53      	ldr	r3, [pc, #332]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	4a52      	ldr	r2, [pc, #328]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002856:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800285a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800285c:	4b50      	ldr	r3, [pc, #320]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	494d      	ldr	r1, [pc, #308]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 800286a:	4313      	orrs	r3, r2
 800286c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b00      	cmp	r3, #0
 8002878:	d040      	beq.n	80028fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d107      	bne.n	8002892 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002882:	4b47      	ldr	r3, [pc, #284]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d115      	bne.n	80028ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e07f      	b.n	8002992 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	2b02      	cmp	r3, #2
 8002898:	d107      	bne.n	80028aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800289a:	4b41      	ldr	r3, [pc, #260]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d109      	bne.n	80028ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e073      	b.n	8002992 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028aa:	4b3d      	ldr	r3, [pc, #244]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d101      	bne.n	80028ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e06b      	b.n	8002992 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028ba:	4b39      	ldr	r3, [pc, #228]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f023 0203 	bic.w	r2, r3, #3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	4936      	ldr	r1, [pc, #216]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028cc:	f7ff f912 	bl	8001af4 <HAL_GetTick>
 80028d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028d2:	e00a      	b.n	80028ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028d4:	f7ff f90e 	bl	8001af4 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	f241 3288 	movw	r2, #5000	; 0x1388
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e053      	b.n	8002992 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ea:	4b2d      	ldr	r3, [pc, #180]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f003 020c 	and.w	r2, r3, #12
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d1eb      	bne.n	80028d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028fc:	4b27      	ldr	r3, [pc, #156]	; (800299c <HAL_RCC_ClockConfig+0x1c0>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 0307 	and.w	r3, r3, #7
 8002904:	683a      	ldr	r2, [r7, #0]
 8002906:	429a      	cmp	r2, r3
 8002908:	d210      	bcs.n	800292c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800290a:	4b24      	ldr	r3, [pc, #144]	; (800299c <HAL_RCC_ClockConfig+0x1c0>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f023 0207 	bic.w	r2, r3, #7
 8002912:	4922      	ldr	r1, [pc, #136]	; (800299c <HAL_RCC_ClockConfig+0x1c0>)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	4313      	orrs	r3, r2
 8002918:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800291a:	4b20      	ldr	r3, [pc, #128]	; (800299c <HAL_RCC_ClockConfig+0x1c0>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0307 	and.w	r3, r3, #7
 8002922:	683a      	ldr	r2, [r7, #0]
 8002924:	429a      	cmp	r2, r3
 8002926:	d001      	beq.n	800292c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e032      	b.n	8002992 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0304 	and.w	r3, r3, #4
 8002934:	2b00      	cmp	r3, #0
 8002936:	d008      	beq.n	800294a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002938:	4b19      	ldr	r3, [pc, #100]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	4916      	ldr	r1, [pc, #88]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002946:	4313      	orrs	r3, r2
 8002948:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0308 	and.w	r3, r3, #8
 8002952:	2b00      	cmp	r3, #0
 8002954:	d009      	beq.n	800296a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002956:	4b12      	ldr	r3, [pc, #72]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	691b      	ldr	r3, [r3, #16]
 8002962:	00db      	lsls	r3, r3, #3
 8002964:	490e      	ldr	r1, [pc, #56]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002966:	4313      	orrs	r3, r2
 8002968:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800296a:	f000 f821 	bl	80029b0 <HAL_RCC_GetSysClockFreq>
 800296e:	4602      	mov	r2, r0
 8002970:	4b0b      	ldr	r3, [pc, #44]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	091b      	lsrs	r3, r3, #4
 8002976:	f003 030f 	and.w	r3, r3, #15
 800297a:	490a      	ldr	r1, [pc, #40]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 800297c:	5ccb      	ldrb	r3, [r1, r3]
 800297e:	fa22 f303 	lsr.w	r3, r2, r3
 8002982:	4a09      	ldr	r2, [pc, #36]	; (80029a8 <HAL_RCC_ClockConfig+0x1cc>)
 8002984:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002986:	4b09      	ldr	r3, [pc, #36]	; (80029ac <HAL_RCC_ClockConfig+0x1d0>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4618      	mov	r0, r3
 800298c:	f7ff f870 	bl	8001a70 <HAL_InitTick>

  return HAL_OK;
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	40022000 	.word	0x40022000
 80029a0:	40021000 	.word	0x40021000
 80029a4:	080061c8 	.word	0x080061c8
 80029a8:	20000048 	.word	0x20000048
 80029ac:	2000004c 	.word	0x2000004c

080029b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029b0:	b490      	push	{r4, r7}
 80029b2:	b08a      	sub	sp, #40	; 0x28
 80029b4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80029b6:	4b29      	ldr	r3, [pc, #164]	; (8002a5c <HAL_RCC_GetSysClockFreq+0xac>)
 80029b8:	1d3c      	adds	r4, r7, #4
 80029ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80029c0:	f240 2301 	movw	r3, #513	; 0x201
 80029c4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80029c6:	2300      	movs	r3, #0
 80029c8:	61fb      	str	r3, [r7, #28]
 80029ca:	2300      	movs	r3, #0
 80029cc:	61bb      	str	r3, [r7, #24]
 80029ce:	2300      	movs	r3, #0
 80029d0:	627b      	str	r3, [r7, #36]	; 0x24
 80029d2:	2300      	movs	r3, #0
 80029d4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80029d6:	2300      	movs	r3, #0
 80029d8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80029da:	4b21      	ldr	r3, [pc, #132]	; (8002a60 <HAL_RCC_GetSysClockFreq+0xb0>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	f003 030c 	and.w	r3, r3, #12
 80029e6:	2b04      	cmp	r3, #4
 80029e8:	d002      	beq.n	80029f0 <HAL_RCC_GetSysClockFreq+0x40>
 80029ea:	2b08      	cmp	r3, #8
 80029ec:	d003      	beq.n	80029f6 <HAL_RCC_GetSysClockFreq+0x46>
 80029ee:	e02b      	b.n	8002a48 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029f0:	4b1c      	ldr	r3, [pc, #112]	; (8002a64 <HAL_RCC_GetSysClockFreq+0xb4>)
 80029f2:	623b      	str	r3, [r7, #32]
      break;
 80029f4:	e02b      	b.n	8002a4e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	0c9b      	lsrs	r3, r3, #18
 80029fa:	f003 030f 	and.w	r3, r3, #15
 80029fe:	3328      	adds	r3, #40	; 0x28
 8002a00:	443b      	add	r3, r7
 8002a02:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002a06:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d012      	beq.n	8002a38 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a12:	4b13      	ldr	r3, [pc, #76]	; (8002a60 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	0c5b      	lsrs	r3, r3, #17
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	3328      	adds	r3, #40	; 0x28
 8002a1e:	443b      	add	r3, r7
 8002a20:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002a24:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	4a0e      	ldr	r2, [pc, #56]	; (8002a64 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002a2a:	fb03 f202 	mul.w	r2, r3, r2
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a34:	627b      	str	r3, [r7, #36]	; 0x24
 8002a36:	e004      	b.n	8002a42 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	4a0b      	ldr	r2, [pc, #44]	; (8002a68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a3c:	fb02 f303 	mul.w	r3, r2, r3
 8002a40:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a44:	623b      	str	r3, [r7, #32]
      break;
 8002a46:	e002      	b.n	8002a4e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a48:	4b06      	ldr	r3, [pc, #24]	; (8002a64 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002a4a:	623b      	str	r3, [r7, #32]
      break;
 8002a4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a4e:	6a3b      	ldr	r3, [r7, #32]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3728      	adds	r7, #40	; 0x28
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bc90      	pop	{r4, r7}
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	080061b8 	.word	0x080061b8
 8002a60:	40021000 	.word	0x40021000
 8002a64:	007a1200 	.word	0x007a1200
 8002a68:	003d0900 	.word	0x003d0900

08002a6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a70:	4b02      	ldr	r3, [pc, #8]	; (8002a7c <HAL_RCC_GetHCLKFreq+0x10>)
 8002a72:	681b      	ldr	r3, [r3, #0]
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bc80      	pop	{r7}
 8002a7a:	4770      	bx	lr
 8002a7c:	20000048 	.word	0x20000048

08002a80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a84:	f7ff fff2 	bl	8002a6c <HAL_RCC_GetHCLKFreq>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	4b05      	ldr	r3, [pc, #20]	; (8002aa0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	0a1b      	lsrs	r3, r3, #8
 8002a90:	f003 0307 	and.w	r3, r3, #7
 8002a94:	4903      	ldr	r1, [pc, #12]	; (8002aa4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a96:	5ccb      	ldrb	r3, [r1, r3]
 8002a98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40021000 	.word	0x40021000
 8002aa4:	080061d8 	.word	0x080061d8

08002aa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002aac:	f7ff ffde 	bl	8002a6c <HAL_RCC_GetHCLKFreq>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	4b05      	ldr	r3, [pc, #20]	; (8002ac8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	0adb      	lsrs	r3, r3, #11
 8002ab8:	f003 0307 	and.w	r3, r3, #7
 8002abc:	4903      	ldr	r1, [pc, #12]	; (8002acc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002abe:	5ccb      	ldrb	r3, [r1, r3]
 8002ac0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	40021000 	.word	0x40021000
 8002acc:	080061d8 	.word	0x080061d8

08002ad0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002ad8:	4b0a      	ldr	r3, [pc, #40]	; (8002b04 <RCC_Delay+0x34>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a0a      	ldr	r2, [pc, #40]	; (8002b08 <RCC_Delay+0x38>)
 8002ade:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae2:	0a5b      	lsrs	r3, r3, #9
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	fb02 f303 	mul.w	r3, r2, r3
 8002aea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002aec:	bf00      	nop
  }
  while (Delay --);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	1e5a      	subs	r2, r3, #1
 8002af2:	60fa      	str	r2, [r7, #12]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d1f9      	bne.n	8002aec <RCC_Delay+0x1c>
}
 8002af8:	bf00      	nop
 8002afa:	bf00      	nop
 8002afc:	3714      	adds	r7, #20
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr
 8002b04:	20000048 	.word	0x20000048
 8002b08:	10624dd3 	.word	0x10624dd3

08002b0c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d101      	bne.n	8002b1e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e041      	b.n	8002ba2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d106      	bne.n	8002b38 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f7fe fdac 	bl	8001690 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	3304      	adds	r3, #4
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4610      	mov	r0, r2
 8002b4c:	f000 f98e 	bl	8002e6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2201      	movs	r2, #1
 8002b94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
	...

08002bac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d109      	bne.n	8002bd0 <HAL_TIM_PWM_Start+0x24>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	bf14      	ite	ne
 8002bc8:	2301      	movne	r3, #1
 8002bca:	2300      	moveq	r3, #0
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	e022      	b.n	8002c16 <HAL_TIM_PWM_Start+0x6a>
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	2b04      	cmp	r3, #4
 8002bd4:	d109      	bne.n	8002bea <HAL_TIM_PWM_Start+0x3e>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	bf14      	ite	ne
 8002be2:	2301      	movne	r3, #1
 8002be4:	2300      	moveq	r3, #0
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	e015      	b.n	8002c16 <HAL_TIM_PWM_Start+0x6a>
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	2b08      	cmp	r3, #8
 8002bee:	d109      	bne.n	8002c04 <HAL_TIM_PWM_Start+0x58>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	bf14      	ite	ne
 8002bfc:	2301      	movne	r3, #1
 8002bfe:	2300      	moveq	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	e008      	b.n	8002c16 <HAL_TIM_PWM_Start+0x6a>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	bf14      	ite	ne
 8002c10:	2301      	movne	r3, #1
 8002c12:	2300      	moveq	r3, #0
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e05e      	b.n	8002cdc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d104      	bne.n	8002c2e <HAL_TIM_PWM_Start+0x82>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2202      	movs	r2, #2
 8002c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c2c:	e013      	b.n	8002c56 <HAL_TIM_PWM_Start+0xaa>
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	2b04      	cmp	r3, #4
 8002c32:	d104      	bne.n	8002c3e <HAL_TIM_PWM_Start+0x92>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2202      	movs	r2, #2
 8002c38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c3c:	e00b      	b.n	8002c56 <HAL_TIM_PWM_Start+0xaa>
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	2b08      	cmp	r3, #8
 8002c42:	d104      	bne.n	8002c4e <HAL_TIM_PWM_Start+0xa2>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2202      	movs	r2, #2
 8002c48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c4c:	e003      	b.n	8002c56 <HAL_TIM_PWM_Start+0xaa>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2202      	movs	r2, #2
 8002c52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	6839      	ldr	r1, [r7, #0]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f000 faee 	bl	8003240 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a1e      	ldr	r2, [pc, #120]	; (8002ce4 <HAL_TIM_PWM_Start+0x138>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d107      	bne.n	8002c7e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c7c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a18      	ldr	r2, [pc, #96]	; (8002ce4 <HAL_TIM_PWM_Start+0x138>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d00e      	beq.n	8002ca6 <HAL_TIM_PWM_Start+0xfa>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c90:	d009      	beq.n	8002ca6 <HAL_TIM_PWM_Start+0xfa>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a14      	ldr	r2, [pc, #80]	; (8002ce8 <HAL_TIM_PWM_Start+0x13c>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d004      	beq.n	8002ca6 <HAL_TIM_PWM_Start+0xfa>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a12      	ldr	r2, [pc, #72]	; (8002cec <HAL_TIM_PWM_Start+0x140>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d111      	bne.n	8002cca <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f003 0307 	and.w	r3, r3, #7
 8002cb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2b06      	cmp	r3, #6
 8002cb6:	d010      	beq.n	8002cda <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f042 0201 	orr.w	r2, r2, #1
 8002cc6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cc8:	e007      	b.n	8002cda <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f042 0201 	orr.w	r2, r2, #1
 8002cd8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cda:	2300      	movs	r3, #0
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	40012c00 	.word	0x40012c00
 8002ce8:	40000400 	.word	0x40000400
 8002cec:	40000800 	.word	0x40000800

08002cf0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	60f8      	str	r0, [r7, #12]
 8002cf8:	60b9      	str	r1, [r7, #8]
 8002cfa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d101      	bne.n	8002d0a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002d06:	2302      	movs	r3, #2
 8002d08:	e0ac      	b.n	8002e64 <HAL_TIM_PWM_ConfigChannel+0x174>
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2b0c      	cmp	r3, #12
 8002d16:	f200 809f 	bhi.w	8002e58 <HAL_TIM_PWM_ConfigChannel+0x168>
 8002d1a:	a201      	add	r2, pc, #4	; (adr r2, 8002d20 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d20:	08002d55 	.word	0x08002d55
 8002d24:	08002e59 	.word	0x08002e59
 8002d28:	08002e59 	.word	0x08002e59
 8002d2c:	08002e59 	.word	0x08002e59
 8002d30:	08002d95 	.word	0x08002d95
 8002d34:	08002e59 	.word	0x08002e59
 8002d38:	08002e59 	.word	0x08002e59
 8002d3c:	08002e59 	.word	0x08002e59
 8002d40:	08002dd7 	.word	0x08002dd7
 8002d44:	08002e59 	.word	0x08002e59
 8002d48:	08002e59 	.word	0x08002e59
 8002d4c:	08002e59 	.word	0x08002e59
 8002d50:	08002e17 	.word	0x08002e17
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	68b9      	ldr	r1, [r7, #8]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f000 f8e8 	bl	8002f30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	699a      	ldr	r2, [r3, #24]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f042 0208 	orr.w	r2, r2, #8
 8002d6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	699a      	ldr	r2, [r3, #24]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f022 0204 	bic.w	r2, r2, #4
 8002d7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6999      	ldr	r1, [r3, #24]
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	691a      	ldr	r2, [r3, #16]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	619a      	str	r2, [r3, #24]
      break;
 8002d92:	e062      	b.n	8002e5a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	68b9      	ldr	r1, [r7, #8]
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f000 f92e 	bl	8002ffc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	699a      	ldr	r2, [r3, #24]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002dae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	699a      	ldr	r2, [r3, #24]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6999      	ldr	r1, [r3, #24]
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	021a      	lsls	r2, r3, #8
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	619a      	str	r2, [r3, #24]
      break;
 8002dd4:	e041      	b.n	8002e5a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68b9      	ldr	r1, [r7, #8]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f000 f977 	bl	80030d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	69da      	ldr	r2, [r3, #28]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f042 0208 	orr.w	r2, r2, #8
 8002df0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	69da      	ldr	r2, [r3, #28]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f022 0204 	bic.w	r2, r2, #4
 8002e00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	69d9      	ldr	r1, [r3, #28]
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	691a      	ldr	r2, [r3, #16]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	61da      	str	r2, [r3, #28]
      break;
 8002e14:	e021      	b.n	8002e5a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68b9      	ldr	r1, [r7, #8]
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f000 f9c1 	bl	80031a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	69da      	ldr	r2, [r3, #28]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	69da      	ldr	r2, [r3, #28]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	69d9      	ldr	r1, [r3, #28]
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	021a      	lsls	r2, r3, #8
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	430a      	orrs	r2, r1
 8002e54:	61da      	str	r2, [r3, #28]
      break;
 8002e56:	e000      	b.n	8002e5a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8002e58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3710      	adds	r7, #16
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	4a29      	ldr	r2, [pc, #164]	; (8002f24 <TIM_Base_SetConfig+0xb8>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d00b      	beq.n	8002e9c <TIM_Base_SetConfig+0x30>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e8a:	d007      	beq.n	8002e9c <TIM_Base_SetConfig+0x30>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a26      	ldr	r2, [pc, #152]	; (8002f28 <TIM_Base_SetConfig+0xbc>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d003      	beq.n	8002e9c <TIM_Base_SetConfig+0x30>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	4a25      	ldr	r2, [pc, #148]	; (8002f2c <TIM_Base_SetConfig+0xc0>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d108      	bne.n	8002eae <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ea2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	68fa      	ldr	r2, [r7, #12]
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	4a1c      	ldr	r2, [pc, #112]	; (8002f24 <TIM_Base_SetConfig+0xb8>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d00b      	beq.n	8002ece <TIM_Base_SetConfig+0x62>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ebc:	d007      	beq.n	8002ece <TIM_Base_SetConfig+0x62>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	4a19      	ldr	r2, [pc, #100]	; (8002f28 <TIM_Base_SetConfig+0xbc>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d003      	beq.n	8002ece <TIM_Base_SetConfig+0x62>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4a18      	ldr	r2, [pc, #96]	; (8002f2c <TIM_Base_SetConfig+0xc0>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d108      	bne.n	8002ee0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ed4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	68fa      	ldr	r2, [r7, #12]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	68fa      	ldr	r2, [r7, #12]
 8002ef2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	689a      	ldr	r2, [r3, #8]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	4a07      	ldr	r2, [pc, #28]	; (8002f24 <TIM_Base_SetConfig+0xb8>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d103      	bne.n	8002f14 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	691a      	ldr	r2, [r3, #16]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	615a      	str	r2, [r3, #20]
}
 8002f1a:	bf00      	nop
 8002f1c:	3714      	adds	r7, #20
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bc80      	pop	{r7}
 8002f22:	4770      	bx	lr
 8002f24:	40012c00 	.word	0x40012c00
 8002f28:	40000400 	.word	0x40000400
 8002f2c:	40000800 	.word	0x40000800

08002f30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b087      	sub	sp, #28
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a1b      	ldr	r3, [r3, #32]
 8002f3e:	f023 0201 	bic.w	r2, r3, #1
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6a1b      	ldr	r3, [r3, #32]
 8002f4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	699b      	ldr	r3, [r3, #24]
 8002f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f023 0303 	bic.w	r3, r3, #3
 8002f66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	68fa      	ldr	r2, [r7, #12]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	f023 0302 	bic.w	r3, r3, #2
 8002f78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a1c      	ldr	r2, [pc, #112]	; (8002ff8 <TIM_OC1_SetConfig+0xc8>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d10c      	bne.n	8002fa6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	f023 0308 	bic.w	r3, r3, #8
 8002f92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	697a      	ldr	r2, [r7, #20]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f023 0304 	bic.w	r3, r3, #4
 8002fa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a13      	ldr	r2, [pc, #76]	; (8002ff8 <TIM_OC1_SetConfig+0xc8>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d111      	bne.n	8002fd2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002fbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	695b      	ldr	r3, [r3, #20]
 8002fc2:	693a      	ldr	r2, [r7, #16]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	699b      	ldr	r3, [r3, #24]
 8002fcc:	693a      	ldr	r2, [r7, #16]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	693a      	ldr	r2, [r7, #16]
 8002fd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	697a      	ldr	r2, [r7, #20]
 8002fea:	621a      	str	r2, [r3, #32]
}
 8002fec:	bf00      	nop
 8002fee:	371c      	adds	r7, #28
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bc80      	pop	{r7}
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	40012c00 	.word	0x40012c00

08002ffc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b087      	sub	sp, #28
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a1b      	ldr	r3, [r3, #32]
 800300a:	f023 0210 	bic.w	r2, r3, #16
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a1b      	ldr	r3, [r3, #32]
 8003016:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800302a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003032:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	021b      	lsls	r3, r3, #8
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	4313      	orrs	r3, r2
 800303e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	f023 0320 	bic.w	r3, r3, #32
 8003046:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	011b      	lsls	r3, r3, #4
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	4313      	orrs	r3, r2
 8003052:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a1d      	ldr	r2, [pc, #116]	; (80030cc <TIM_OC2_SetConfig+0xd0>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d10d      	bne.n	8003078 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003062:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	011b      	lsls	r3, r3, #4
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	4313      	orrs	r3, r2
 800306e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003076:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	4a14      	ldr	r2, [pc, #80]	; (80030cc <TIM_OC2_SetConfig+0xd0>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d113      	bne.n	80030a8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003086:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800308e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	695b      	ldr	r3, [r3, #20]
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	693a      	ldr	r2, [r7, #16]
 8003098:	4313      	orrs	r3, r2
 800309a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	699b      	ldr	r3, [r3, #24]
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	693a      	ldr	r2, [r7, #16]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	693a      	ldr	r2, [r7, #16]
 80030ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	68fa      	ldr	r2, [r7, #12]
 80030b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685a      	ldr	r2, [r3, #4]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	697a      	ldr	r2, [r7, #20]
 80030c0:	621a      	str	r2, [r3, #32]
}
 80030c2:	bf00      	nop
 80030c4:	371c      	adds	r7, #28
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bc80      	pop	{r7}
 80030ca:	4770      	bx	lr
 80030cc:	40012c00 	.word	0x40012c00

080030d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b087      	sub	sp, #28
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a1b      	ldr	r3, [r3, #32]
 80030de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a1b      	ldr	r3, [r3, #32]
 80030ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	69db      	ldr	r3, [r3, #28]
 80030f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f023 0303 	bic.w	r3, r3, #3
 8003106:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68fa      	ldr	r2, [r7, #12]
 800310e:	4313      	orrs	r3, r2
 8003110:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003118:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	021b      	lsls	r3, r3, #8
 8003120:	697a      	ldr	r2, [r7, #20]
 8003122:	4313      	orrs	r3, r2
 8003124:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a1d      	ldr	r2, [pc, #116]	; (80031a0 <TIM_OC3_SetConfig+0xd0>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d10d      	bne.n	800314a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003134:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	021b      	lsls	r3, r3, #8
 800313c:	697a      	ldr	r2, [r7, #20]
 800313e:	4313      	orrs	r3, r2
 8003140:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003148:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a14      	ldr	r2, [pc, #80]	; (80031a0 <TIM_OC3_SetConfig+0xd0>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d113      	bne.n	800317a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003158:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003160:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	695b      	ldr	r3, [r3, #20]
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	4313      	orrs	r3, r2
 800316c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	699b      	ldr	r3, [r3, #24]
 8003172:	011b      	lsls	r3, r3, #4
 8003174:	693a      	ldr	r2, [r7, #16]
 8003176:	4313      	orrs	r3, r2
 8003178:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	693a      	ldr	r2, [r7, #16]
 800317e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	685a      	ldr	r2, [r3, #4]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	697a      	ldr	r2, [r7, #20]
 8003192:	621a      	str	r2, [r3, #32]
}
 8003194:	bf00      	nop
 8003196:	371c      	adds	r7, #28
 8003198:	46bd      	mov	sp, r7
 800319a:	bc80      	pop	{r7}
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	40012c00 	.word	0x40012c00

080031a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b087      	sub	sp, #28
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6a1b      	ldr	r3, [r3, #32]
 80031b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a1b      	ldr	r3, [r3, #32]
 80031be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	69db      	ldr	r3, [r3, #28]
 80031ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	021b      	lsls	r3, r3, #8
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80031ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	031b      	lsls	r3, r3, #12
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a0f      	ldr	r2, [pc, #60]	; (800323c <TIM_OC4_SetConfig+0x98>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d109      	bne.n	8003218 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800320a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	695b      	ldr	r3, [r3, #20]
 8003210:	019b      	lsls	r3, r3, #6
 8003212:	697a      	ldr	r2, [r7, #20]
 8003214:	4313      	orrs	r3, r2
 8003216:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	68fa      	ldr	r2, [r7, #12]
 8003222:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685a      	ldr	r2, [r3, #4]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	693a      	ldr	r2, [r7, #16]
 8003230:	621a      	str	r2, [r3, #32]
}
 8003232:	bf00      	nop
 8003234:	371c      	adds	r7, #28
 8003236:	46bd      	mov	sp, r7
 8003238:	bc80      	pop	{r7}
 800323a:	4770      	bx	lr
 800323c:	40012c00 	.word	0x40012c00

08003240 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003240:	b480      	push	{r7}
 8003242:	b087      	sub	sp, #28
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	60b9      	str	r1, [r7, #8]
 800324a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	f003 031f 	and.w	r3, r3, #31
 8003252:	2201      	movs	r2, #1
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6a1a      	ldr	r2, [r3, #32]
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	43db      	mvns	r3, r3
 8003262:	401a      	ands	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6a1a      	ldr	r2, [r3, #32]
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	f003 031f 	and.w	r3, r3, #31
 8003272:	6879      	ldr	r1, [r7, #4]
 8003274:	fa01 f303 	lsl.w	r3, r1, r3
 8003278:	431a      	orrs	r2, r3
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	621a      	str	r2, [r3, #32]
}
 800327e:	bf00      	nop
 8003280:	371c      	adds	r7, #28
 8003282:	46bd      	mov	sp, r7
 8003284:	bc80      	pop	{r7}
 8003286:	4770      	bx	lr

08003288 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d109      	bne.n	80032ac <HAL_TIMEx_PWMN_Start+0x24>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	bf14      	ite	ne
 80032a4:	2301      	movne	r3, #1
 80032a6:	2300      	moveq	r3, #0
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	e022      	b.n	80032f2 <HAL_TIMEx_PWMN_Start+0x6a>
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	2b04      	cmp	r3, #4
 80032b0:	d109      	bne.n	80032c6 <HAL_TIMEx_PWMN_Start+0x3e>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	bf14      	ite	ne
 80032be:	2301      	movne	r3, #1
 80032c0:	2300      	moveq	r3, #0
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	e015      	b.n	80032f2 <HAL_TIMEx_PWMN_Start+0x6a>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	2b08      	cmp	r3, #8
 80032ca:	d109      	bne.n	80032e0 <HAL_TIMEx_PWMN_Start+0x58>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	bf14      	ite	ne
 80032d8:	2301      	movne	r3, #1
 80032da:	2300      	moveq	r3, #0
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	e008      	b.n	80032f2 <HAL_TIMEx_PWMN_Start+0x6a>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	bf14      	ite	ne
 80032ec:	2301      	movne	r3, #1
 80032ee:	2300      	moveq	r3, #0
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e059      	b.n	80033ae <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d104      	bne.n	800330a <HAL_TIMEx_PWMN_Start+0x82>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2202      	movs	r2, #2
 8003304:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003308:	e013      	b.n	8003332 <HAL_TIMEx_PWMN_Start+0xaa>
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	2b04      	cmp	r3, #4
 800330e:	d104      	bne.n	800331a <HAL_TIMEx_PWMN_Start+0x92>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2202      	movs	r2, #2
 8003314:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003318:	e00b      	b.n	8003332 <HAL_TIMEx_PWMN_Start+0xaa>
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	2b08      	cmp	r3, #8
 800331e:	d104      	bne.n	800332a <HAL_TIMEx_PWMN_Start+0xa2>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2202      	movs	r2, #2
 8003324:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003328:	e003      	b.n	8003332 <HAL_TIMEx_PWMN_Start+0xaa>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2202      	movs	r2, #2
 800332e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2204      	movs	r2, #4
 8003338:	6839      	ldr	r1, [r7, #0]
 800333a:	4618      	mov	r0, r3
 800333c:	f000 f8f1 	bl	8003522 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800334e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a18      	ldr	r2, [pc, #96]	; (80033b8 <HAL_TIMEx_PWMN_Start+0x130>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d00e      	beq.n	8003378 <HAL_TIMEx_PWMN_Start+0xf0>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003362:	d009      	beq.n	8003378 <HAL_TIMEx_PWMN_Start+0xf0>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a14      	ldr	r2, [pc, #80]	; (80033bc <HAL_TIMEx_PWMN_Start+0x134>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d004      	beq.n	8003378 <HAL_TIMEx_PWMN_Start+0xf0>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a13      	ldr	r2, [pc, #76]	; (80033c0 <HAL_TIMEx_PWMN_Start+0x138>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d111      	bne.n	800339c <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f003 0307 	and.w	r3, r3, #7
 8003382:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2b06      	cmp	r3, #6
 8003388:	d010      	beq.n	80033ac <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f042 0201 	orr.w	r2, r2, #1
 8003398:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800339a:	e007      	b.n	80033ac <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f042 0201 	orr.w	r2, r2, #1
 80033aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3710      	adds	r7, #16
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	40012c00 	.word	0x40012c00
 80033bc:	40000400 	.word	0x40000400
 80033c0:	40000800 	.word	0x40000800

080033c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b085      	sub	sp, #20
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d101      	bne.n	80033dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80033d8:	2302      	movs	r3, #2
 80033da:	e046      	b.n	800346a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2202      	movs	r2, #2
 80033e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003402:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	68fa      	ldr	r2, [r7, #12]
 800340a:	4313      	orrs	r3, r2
 800340c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	68fa      	ldr	r2, [r7, #12]
 8003414:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a16      	ldr	r2, [pc, #88]	; (8003474 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d00e      	beq.n	800343e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003428:	d009      	beq.n	800343e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a12      	ldr	r2, [pc, #72]	; (8003478 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d004      	beq.n	800343e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a10      	ldr	r2, [pc, #64]	; (800347c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d10c      	bne.n	8003458 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003444:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	68ba      	ldr	r2, [r7, #8]
 800344c:	4313      	orrs	r3, r2
 800344e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68ba      	ldr	r2, [r7, #8]
 8003456:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3714      	adds	r7, #20
 800346e:	46bd      	mov	sp, r7
 8003470:	bc80      	pop	{r7}
 8003472:	4770      	bx	lr
 8003474:	40012c00 	.word	0x40012c00
 8003478:	40000400 	.word	0x40000400
 800347c:	40000800 	.word	0x40000800

08003480 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003480:	b480      	push	{r7}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800348a:	2300      	movs	r3, #0
 800348c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003494:	2b01      	cmp	r3, #1
 8003496:	d101      	bne.n	800349c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003498:	2302      	movs	r3, #2
 800349a:	e03d      	b.n	8003518 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	4313      	orrs	r3, r2
 80034b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	4313      	orrs	r3, r2
 80034be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4313      	orrs	r3, r2
 80034da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	691b      	ldr	r3, [r3, #16]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	69db      	ldr	r3, [r3, #28]
 8003502:	4313      	orrs	r3, r2
 8003504:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	bc80      	pop	{r7}
 8003520:	4770      	bx	lr

08003522 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8003522:	b480      	push	{r7}
 8003524:	b087      	sub	sp, #28
 8003526:	af00      	add	r7, sp, #0
 8003528:	60f8      	str	r0, [r7, #12]
 800352a:	60b9      	str	r1, [r7, #8]
 800352c:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	f003 031f 	and.w	r3, r3, #31
 8003534:	2204      	movs	r2, #4
 8003536:	fa02 f303 	lsl.w	r3, r2, r3
 800353a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	6a1a      	ldr	r2, [r3, #32]
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	43db      	mvns	r3, r3
 8003544:	401a      	ands	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6a1a      	ldr	r2, [r3, #32]
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	f003 031f 	and.w	r3, r3, #31
 8003554:	6879      	ldr	r1, [r7, #4]
 8003556:	fa01 f303 	lsl.w	r3, r1, r3
 800355a:	431a      	orrs	r2, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	621a      	str	r2, [r3, #32]
}
 8003560:	bf00      	nop
 8003562:	371c      	adds	r7, #28
 8003564:	46bd      	mov	sp, r7
 8003566:	bc80      	pop	{r7}
 8003568:	4770      	bx	lr

0800356a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800356a:	b580      	push	{r7, lr}
 800356c:	b082      	sub	sp, #8
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d101      	bne.n	800357c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e03f      	b.n	80035fc <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003582:	b2db      	uxtb	r3, r3
 8003584:	2b00      	cmp	r3, #0
 8003586:	d106      	bne.n	8003596 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f7fe f8e9 	bl	8001768 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2224      	movs	r2, #36	; 0x24
 800359a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68da      	ldr	r2, [r3, #12]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035ac:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f000 f828 	bl	8003604 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	691a      	ldr	r2, [r3, #16]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80035c2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	695a      	ldr	r2, [r3, #20]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80035d2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	68da      	ldr	r2, [r3, #12]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035e2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2220      	movs	r2, #32
 80035ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2220      	movs	r2, #32
 80035f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80035fa:	2300      	movs	r3, #0
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3708      	adds	r7, #8
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68da      	ldr	r2, [r3, #12]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	430a      	orrs	r2, r1
 8003620:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	689a      	ldr	r2, [r3, #8]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	691b      	ldr	r3, [r3, #16]
 800362a:	431a      	orrs	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	695b      	ldr	r3, [r3, #20]
 8003630:	4313      	orrs	r3, r2
 8003632:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800363e:	f023 030c 	bic.w	r3, r3, #12
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	6812      	ldr	r2, [r2, #0]
 8003646:	68b9      	ldr	r1, [r7, #8]
 8003648:	430b      	orrs	r3, r1
 800364a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	695b      	ldr	r3, [r3, #20]
 8003652:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	699a      	ldr	r2, [r3, #24]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	430a      	orrs	r2, r1
 8003660:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a2c      	ldr	r2, [pc, #176]	; (8003718 <UART_SetConfig+0x114>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d103      	bne.n	8003674 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800366c:	f7ff fa1c 	bl	8002aa8 <HAL_RCC_GetPCLK2Freq>
 8003670:	60f8      	str	r0, [r7, #12]
 8003672:	e002      	b.n	800367a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003674:	f7ff fa04 	bl	8002a80 <HAL_RCC_GetPCLK1Freq>
 8003678:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	4613      	mov	r3, r2
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	4413      	add	r3, r2
 8003682:	009a      	lsls	r2, r3, #2
 8003684:	441a      	add	r2, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003690:	4a22      	ldr	r2, [pc, #136]	; (800371c <UART_SetConfig+0x118>)
 8003692:	fba2 2303 	umull	r2, r3, r2, r3
 8003696:	095b      	lsrs	r3, r3, #5
 8003698:	0119      	lsls	r1, r3, #4
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	4613      	mov	r3, r2
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	4413      	add	r3, r2
 80036a2:	009a      	lsls	r2, r3, #2
 80036a4:	441a      	add	r2, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80036b0:	4b1a      	ldr	r3, [pc, #104]	; (800371c <UART_SetConfig+0x118>)
 80036b2:	fba3 0302 	umull	r0, r3, r3, r2
 80036b6:	095b      	lsrs	r3, r3, #5
 80036b8:	2064      	movs	r0, #100	; 0x64
 80036ba:	fb00 f303 	mul.w	r3, r0, r3
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	011b      	lsls	r3, r3, #4
 80036c2:	3332      	adds	r3, #50	; 0x32
 80036c4:	4a15      	ldr	r2, [pc, #84]	; (800371c <UART_SetConfig+0x118>)
 80036c6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ca:	095b      	lsrs	r3, r3, #5
 80036cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80036d0:	4419      	add	r1, r3
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	4613      	mov	r3, r2
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	4413      	add	r3, r2
 80036da:	009a      	lsls	r2, r3, #2
 80036dc:	441a      	add	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80036e8:	4b0c      	ldr	r3, [pc, #48]	; (800371c <UART_SetConfig+0x118>)
 80036ea:	fba3 0302 	umull	r0, r3, r3, r2
 80036ee:	095b      	lsrs	r3, r3, #5
 80036f0:	2064      	movs	r0, #100	; 0x64
 80036f2:	fb00 f303 	mul.w	r3, r0, r3
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	011b      	lsls	r3, r3, #4
 80036fa:	3332      	adds	r3, #50	; 0x32
 80036fc:	4a07      	ldr	r2, [pc, #28]	; (800371c <UART_SetConfig+0x118>)
 80036fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003702:	095b      	lsrs	r3, r3, #5
 8003704:	f003 020f 	and.w	r2, r3, #15
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	440a      	add	r2, r1
 800370e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003710:	bf00      	nop
 8003712:	3710      	adds	r7, #16
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}
 8003718:	40013800 	.word	0x40013800
 800371c:	51eb851f 	.word	0x51eb851f

08003720 <__errno>:
 8003720:	4b01      	ldr	r3, [pc, #4]	; (8003728 <__errno+0x8>)
 8003722:	6818      	ldr	r0, [r3, #0]
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	20000054 	.word	0x20000054

0800372c <__libc_init_array>:
 800372c:	b570      	push	{r4, r5, r6, lr}
 800372e:	2600      	movs	r6, #0
 8003730:	4d0c      	ldr	r5, [pc, #48]	; (8003764 <__libc_init_array+0x38>)
 8003732:	4c0d      	ldr	r4, [pc, #52]	; (8003768 <__libc_init_array+0x3c>)
 8003734:	1b64      	subs	r4, r4, r5
 8003736:	10a4      	asrs	r4, r4, #2
 8003738:	42a6      	cmp	r6, r4
 800373a:	d109      	bne.n	8003750 <__libc_init_array+0x24>
 800373c:	f002 fd2e 	bl	800619c <_init>
 8003740:	2600      	movs	r6, #0
 8003742:	4d0a      	ldr	r5, [pc, #40]	; (800376c <__libc_init_array+0x40>)
 8003744:	4c0a      	ldr	r4, [pc, #40]	; (8003770 <__libc_init_array+0x44>)
 8003746:	1b64      	subs	r4, r4, r5
 8003748:	10a4      	asrs	r4, r4, #2
 800374a:	42a6      	cmp	r6, r4
 800374c:	d105      	bne.n	800375a <__libc_init_array+0x2e>
 800374e:	bd70      	pop	{r4, r5, r6, pc}
 8003750:	f855 3b04 	ldr.w	r3, [r5], #4
 8003754:	4798      	blx	r3
 8003756:	3601      	adds	r6, #1
 8003758:	e7ee      	b.n	8003738 <__libc_init_array+0xc>
 800375a:	f855 3b04 	ldr.w	r3, [r5], #4
 800375e:	4798      	blx	r3
 8003760:	3601      	adds	r6, #1
 8003762:	e7f2      	b.n	800374a <__libc_init_array+0x1e>
 8003764:	080065bc 	.word	0x080065bc
 8003768:	080065bc 	.word	0x080065bc
 800376c:	080065bc 	.word	0x080065bc
 8003770:	080065c0 	.word	0x080065c0

08003774 <memcpy>:
 8003774:	440a      	add	r2, r1
 8003776:	4291      	cmp	r1, r2
 8003778:	f100 33ff 	add.w	r3, r0, #4294967295
 800377c:	d100      	bne.n	8003780 <memcpy+0xc>
 800377e:	4770      	bx	lr
 8003780:	b510      	push	{r4, lr}
 8003782:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003786:	4291      	cmp	r1, r2
 8003788:	f803 4f01 	strb.w	r4, [r3, #1]!
 800378c:	d1f9      	bne.n	8003782 <memcpy+0xe>
 800378e:	bd10      	pop	{r4, pc}

08003790 <memset>:
 8003790:	4603      	mov	r3, r0
 8003792:	4402      	add	r2, r0
 8003794:	4293      	cmp	r3, r2
 8003796:	d100      	bne.n	800379a <memset+0xa>
 8003798:	4770      	bx	lr
 800379a:	f803 1b01 	strb.w	r1, [r3], #1
 800379e:	e7f9      	b.n	8003794 <memset+0x4>

080037a0 <__cvt>:
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037a6:	461f      	mov	r7, r3
 80037a8:	bfbb      	ittet	lt
 80037aa:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80037ae:	461f      	movlt	r7, r3
 80037b0:	2300      	movge	r3, #0
 80037b2:	232d      	movlt	r3, #45	; 0x2d
 80037b4:	b088      	sub	sp, #32
 80037b6:	4614      	mov	r4, r2
 80037b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80037ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80037bc:	7013      	strb	r3, [r2, #0]
 80037be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80037c0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80037c4:	f023 0820 	bic.w	r8, r3, #32
 80037c8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80037cc:	d005      	beq.n	80037da <__cvt+0x3a>
 80037ce:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80037d2:	d100      	bne.n	80037d6 <__cvt+0x36>
 80037d4:	3501      	adds	r5, #1
 80037d6:	2302      	movs	r3, #2
 80037d8:	e000      	b.n	80037dc <__cvt+0x3c>
 80037da:	2303      	movs	r3, #3
 80037dc:	aa07      	add	r2, sp, #28
 80037de:	9204      	str	r2, [sp, #16]
 80037e0:	aa06      	add	r2, sp, #24
 80037e2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80037e6:	e9cd 3500 	strd	r3, r5, [sp]
 80037ea:	4622      	mov	r2, r4
 80037ec:	463b      	mov	r3, r7
 80037ee:	f000 fcc3 	bl	8004178 <_dtoa_r>
 80037f2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80037f6:	4606      	mov	r6, r0
 80037f8:	d102      	bne.n	8003800 <__cvt+0x60>
 80037fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80037fc:	07db      	lsls	r3, r3, #31
 80037fe:	d522      	bpl.n	8003846 <__cvt+0xa6>
 8003800:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003804:	eb06 0905 	add.w	r9, r6, r5
 8003808:	d110      	bne.n	800382c <__cvt+0x8c>
 800380a:	7833      	ldrb	r3, [r6, #0]
 800380c:	2b30      	cmp	r3, #48	; 0x30
 800380e:	d10a      	bne.n	8003826 <__cvt+0x86>
 8003810:	2200      	movs	r2, #0
 8003812:	2300      	movs	r3, #0
 8003814:	4620      	mov	r0, r4
 8003816:	4639      	mov	r1, r7
 8003818:	f7fd f8c6 	bl	80009a8 <__aeabi_dcmpeq>
 800381c:	b918      	cbnz	r0, 8003826 <__cvt+0x86>
 800381e:	f1c5 0501 	rsb	r5, r5, #1
 8003822:	f8ca 5000 	str.w	r5, [sl]
 8003826:	f8da 3000 	ldr.w	r3, [sl]
 800382a:	4499      	add	r9, r3
 800382c:	2200      	movs	r2, #0
 800382e:	2300      	movs	r3, #0
 8003830:	4620      	mov	r0, r4
 8003832:	4639      	mov	r1, r7
 8003834:	f7fd f8b8 	bl	80009a8 <__aeabi_dcmpeq>
 8003838:	b108      	cbz	r0, 800383e <__cvt+0x9e>
 800383a:	f8cd 901c 	str.w	r9, [sp, #28]
 800383e:	2230      	movs	r2, #48	; 0x30
 8003840:	9b07      	ldr	r3, [sp, #28]
 8003842:	454b      	cmp	r3, r9
 8003844:	d307      	bcc.n	8003856 <__cvt+0xb6>
 8003846:	4630      	mov	r0, r6
 8003848:	9b07      	ldr	r3, [sp, #28]
 800384a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800384c:	1b9b      	subs	r3, r3, r6
 800384e:	6013      	str	r3, [r2, #0]
 8003850:	b008      	add	sp, #32
 8003852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003856:	1c59      	adds	r1, r3, #1
 8003858:	9107      	str	r1, [sp, #28]
 800385a:	701a      	strb	r2, [r3, #0]
 800385c:	e7f0      	b.n	8003840 <__cvt+0xa0>

0800385e <__exponent>:
 800385e:	4603      	mov	r3, r0
 8003860:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003862:	2900      	cmp	r1, #0
 8003864:	f803 2b02 	strb.w	r2, [r3], #2
 8003868:	bfb6      	itet	lt
 800386a:	222d      	movlt	r2, #45	; 0x2d
 800386c:	222b      	movge	r2, #43	; 0x2b
 800386e:	4249      	neglt	r1, r1
 8003870:	2909      	cmp	r1, #9
 8003872:	7042      	strb	r2, [r0, #1]
 8003874:	dd2b      	ble.n	80038ce <__exponent+0x70>
 8003876:	f10d 0407 	add.w	r4, sp, #7
 800387a:	46a4      	mov	ip, r4
 800387c:	270a      	movs	r7, #10
 800387e:	fb91 f6f7 	sdiv	r6, r1, r7
 8003882:	460a      	mov	r2, r1
 8003884:	46a6      	mov	lr, r4
 8003886:	fb07 1516 	mls	r5, r7, r6, r1
 800388a:	2a63      	cmp	r2, #99	; 0x63
 800388c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003890:	4631      	mov	r1, r6
 8003892:	f104 34ff 	add.w	r4, r4, #4294967295
 8003896:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800389a:	dcf0      	bgt.n	800387e <__exponent+0x20>
 800389c:	3130      	adds	r1, #48	; 0x30
 800389e:	f1ae 0502 	sub.w	r5, lr, #2
 80038a2:	f804 1c01 	strb.w	r1, [r4, #-1]
 80038a6:	4629      	mov	r1, r5
 80038a8:	1c44      	adds	r4, r0, #1
 80038aa:	4561      	cmp	r1, ip
 80038ac:	d30a      	bcc.n	80038c4 <__exponent+0x66>
 80038ae:	f10d 0209 	add.w	r2, sp, #9
 80038b2:	eba2 020e 	sub.w	r2, r2, lr
 80038b6:	4565      	cmp	r5, ip
 80038b8:	bf88      	it	hi
 80038ba:	2200      	movhi	r2, #0
 80038bc:	4413      	add	r3, r2
 80038be:	1a18      	subs	r0, r3, r0
 80038c0:	b003      	add	sp, #12
 80038c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038c4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80038c8:	f804 2f01 	strb.w	r2, [r4, #1]!
 80038cc:	e7ed      	b.n	80038aa <__exponent+0x4c>
 80038ce:	2330      	movs	r3, #48	; 0x30
 80038d0:	3130      	adds	r1, #48	; 0x30
 80038d2:	7083      	strb	r3, [r0, #2]
 80038d4:	70c1      	strb	r1, [r0, #3]
 80038d6:	1d03      	adds	r3, r0, #4
 80038d8:	e7f1      	b.n	80038be <__exponent+0x60>
	...

080038dc <_printf_float>:
 80038dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038e0:	b091      	sub	sp, #68	; 0x44
 80038e2:	460c      	mov	r4, r1
 80038e4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80038e8:	4616      	mov	r6, r2
 80038ea:	461f      	mov	r7, r3
 80038ec:	4605      	mov	r5, r0
 80038ee:	f001 fa31 	bl	8004d54 <_localeconv_r>
 80038f2:	6803      	ldr	r3, [r0, #0]
 80038f4:	4618      	mov	r0, r3
 80038f6:	9309      	str	r3, [sp, #36]	; 0x24
 80038f8:	f7fc fc2a 	bl	8000150 <strlen>
 80038fc:	2300      	movs	r3, #0
 80038fe:	930e      	str	r3, [sp, #56]	; 0x38
 8003900:	f8d8 3000 	ldr.w	r3, [r8]
 8003904:	900a      	str	r0, [sp, #40]	; 0x28
 8003906:	3307      	adds	r3, #7
 8003908:	f023 0307 	bic.w	r3, r3, #7
 800390c:	f103 0208 	add.w	r2, r3, #8
 8003910:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003914:	f8d4 b000 	ldr.w	fp, [r4]
 8003918:	f8c8 2000 	str.w	r2, [r8]
 800391c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003920:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003924:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003928:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800392c:	930b      	str	r3, [sp, #44]	; 0x2c
 800392e:	f04f 32ff 	mov.w	r2, #4294967295
 8003932:	4640      	mov	r0, r8
 8003934:	4b9c      	ldr	r3, [pc, #624]	; (8003ba8 <_printf_float+0x2cc>)
 8003936:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003938:	f7fd f868 	bl	8000a0c <__aeabi_dcmpun>
 800393c:	bb70      	cbnz	r0, 800399c <_printf_float+0xc0>
 800393e:	f04f 32ff 	mov.w	r2, #4294967295
 8003942:	4640      	mov	r0, r8
 8003944:	4b98      	ldr	r3, [pc, #608]	; (8003ba8 <_printf_float+0x2cc>)
 8003946:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003948:	f7fd f842 	bl	80009d0 <__aeabi_dcmple>
 800394c:	bb30      	cbnz	r0, 800399c <_printf_float+0xc0>
 800394e:	2200      	movs	r2, #0
 8003950:	2300      	movs	r3, #0
 8003952:	4640      	mov	r0, r8
 8003954:	4651      	mov	r1, sl
 8003956:	f7fd f831 	bl	80009bc <__aeabi_dcmplt>
 800395a:	b110      	cbz	r0, 8003962 <_printf_float+0x86>
 800395c:	232d      	movs	r3, #45	; 0x2d
 800395e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003962:	4b92      	ldr	r3, [pc, #584]	; (8003bac <_printf_float+0x2d0>)
 8003964:	4892      	ldr	r0, [pc, #584]	; (8003bb0 <_printf_float+0x2d4>)
 8003966:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800396a:	bf94      	ite	ls
 800396c:	4698      	movls	r8, r3
 800396e:	4680      	movhi	r8, r0
 8003970:	2303      	movs	r3, #3
 8003972:	f04f 0a00 	mov.w	sl, #0
 8003976:	6123      	str	r3, [r4, #16]
 8003978:	f02b 0304 	bic.w	r3, fp, #4
 800397c:	6023      	str	r3, [r4, #0]
 800397e:	4633      	mov	r3, r6
 8003980:	4621      	mov	r1, r4
 8003982:	4628      	mov	r0, r5
 8003984:	9700      	str	r7, [sp, #0]
 8003986:	aa0f      	add	r2, sp, #60	; 0x3c
 8003988:	f000 f9d4 	bl	8003d34 <_printf_common>
 800398c:	3001      	adds	r0, #1
 800398e:	f040 8090 	bne.w	8003ab2 <_printf_float+0x1d6>
 8003992:	f04f 30ff 	mov.w	r0, #4294967295
 8003996:	b011      	add	sp, #68	; 0x44
 8003998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800399c:	4642      	mov	r2, r8
 800399e:	4653      	mov	r3, sl
 80039a0:	4640      	mov	r0, r8
 80039a2:	4651      	mov	r1, sl
 80039a4:	f7fd f832 	bl	8000a0c <__aeabi_dcmpun>
 80039a8:	b148      	cbz	r0, 80039be <_printf_float+0xe2>
 80039aa:	f1ba 0f00 	cmp.w	sl, #0
 80039ae:	bfb8      	it	lt
 80039b0:	232d      	movlt	r3, #45	; 0x2d
 80039b2:	4880      	ldr	r0, [pc, #512]	; (8003bb4 <_printf_float+0x2d8>)
 80039b4:	bfb8      	it	lt
 80039b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80039ba:	4b7f      	ldr	r3, [pc, #508]	; (8003bb8 <_printf_float+0x2dc>)
 80039bc:	e7d3      	b.n	8003966 <_printf_float+0x8a>
 80039be:	6863      	ldr	r3, [r4, #4]
 80039c0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80039c4:	1c5a      	adds	r2, r3, #1
 80039c6:	d142      	bne.n	8003a4e <_printf_float+0x172>
 80039c8:	2306      	movs	r3, #6
 80039ca:	6063      	str	r3, [r4, #4]
 80039cc:	2200      	movs	r2, #0
 80039ce:	9206      	str	r2, [sp, #24]
 80039d0:	aa0e      	add	r2, sp, #56	; 0x38
 80039d2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80039d6:	aa0d      	add	r2, sp, #52	; 0x34
 80039d8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80039dc:	9203      	str	r2, [sp, #12]
 80039de:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80039e2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80039e6:	6023      	str	r3, [r4, #0]
 80039e8:	6863      	ldr	r3, [r4, #4]
 80039ea:	4642      	mov	r2, r8
 80039ec:	9300      	str	r3, [sp, #0]
 80039ee:	4628      	mov	r0, r5
 80039f0:	4653      	mov	r3, sl
 80039f2:	910b      	str	r1, [sp, #44]	; 0x2c
 80039f4:	f7ff fed4 	bl	80037a0 <__cvt>
 80039f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80039fa:	4680      	mov	r8, r0
 80039fc:	2947      	cmp	r1, #71	; 0x47
 80039fe:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003a00:	d108      	bne.n	8003a14 <_printf_float+0x138>
 8003a02:	1cc8      	adds	r0, r1, #3
 8003a04:	db02      	blt.n	8003a0c <_printf_float+0x130>
 8003a06:	6863      	ldr	r3, [r4, #4]
 8003a08:	4299      	cmp	r1, r3
 8003a0a:	dd40      	ble.n	8003a8e <_printf_float+0x1b2>
 8003a0c:	f1a9 0902 	sub.w	r9, r9, #2
 8003a10:	fa5f f989 	uxtb.w	r9, r9
 8003a14:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003a18:	d81f      	bhi.n	8003a5a <_printf_float+0x17e>
 8003a1a:	464a      	mov	r2, r9
 8003a1c:	3901      	subs	r1, #1
 8003a1e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003a22:	910d      	str	r1, [sp, #52]	; 0x34
 8003a24:	f7ff ff1b 	bl	800385e <__exponent>
 8003a28:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a2a:	4682      	mov	sl, r0
 8003a2c:	1813      	adds	r3, r2, r0
 8003a2e:	2a01      	cmp	r2, #1
 8003a30:	6123      	str	r3, [r4, #16]
 8003a32:	dc02      	bgt.n	8003a3a <_printf_float+0x15e>
 8003a34:	6822      	ldr	r2, [r4, #0]
 8003a36:	07d2      	lsls	r2, r2, #31
 8003a38:	d501      	bpl.n	8003a3e <_printf_float+0x162>
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	6123      	str	r3, [r4, #16]
 8003a3e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d09b      	beq.n	800397e <_printf_float+0xa2>
 8003a46:	232d      	movs	r3, #45	; 0x2d
 8003a48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a4c:	e797      	b.n	800397e <_printf_float+0xa2>
 8003a4e:	2947      	cmp	r1, #71	; 0x47
 8003a50:	d1bc      	bne.n	80039cc <_printf_float+0xf0>
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1ba      	bne.n	80039cc <_printf_float+0xf0>
 8003a56:	2301      	movs	r3, #1
 8003a58:	e7b7      	b.n	80039ca <_printf_float+0xee>
 8003a5a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003a5e:	d118      	bne.n	8003a92 <_printf_float+0x1b6>
 8003a60:	2900      	cmp	r1, #0
 8003a62:	6863      	ldr	r3, [r4, #4]
 8003a64:	dd0b      	ble.n	8003a7e <_printf_float+0x1a2>
 8003a66:	6121      	str	r1, [r4, #16]
 8003a68:	b913      	cbnz	r3, 8003a70 <_printf_float+0x194>
 8003a6a:	6822      	ldr	r2, [r4, #0]
 8003a6c:	07d0      	lsls	r0, r2, #31
 8003a6e:	d502      	bpl.n	8003a76 <_printf_float+0x19a>
 8003a70:	3301      	adds	r3, #1
 8003a72:	440b      	add	r3, r1
 8003a74:	6123      	str	r3, [r4, #16]
 8003a76:	f04f 0a00 	mov.w	sl, #0
 8003a7a:	65a1      	str	r1, [r4, #88]	; 0x58
 8003a7c:	e7df      	b.n	8003a3e <_printf_float+0x162>
 8003a7e:	b913      	cbnz	r3, 8003a86 <_printf_float+0x1aa>
 8003a80:	6822      	ldr	r2, [r4, #0]
 8003a82:	07d2      	lsls	r2, r2, #31
 8003a84:	d501      	bpl.n	8003a8a <_printf_float+0x1ae>
 8003a86:	3302      	adds	r3, #2
 8003a88:	e7f4      	b.n	8003a74 <_printf_float+0x198>
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e7f2      	b.n	8003a74 <_printf_float+0x198>
 8003a8e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003a92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a94:	4299      	cmp	r1, r3
 8003a96:	db05      	blt.n	8003aa4 <_printf_float+0x1c8>
 8003a98:	6823      	ldr	r3, [r4, #0]
 8003a9a:	6121      	str	r1, [r4, #16]
 8003a9c:	07d8      	lsls	r0, r3, #31
 8003a9e:	d5ea      	bpl.n	8003a76 <_printf_float+0x19a>
 8003aa0:	1c4b      	adds	r3, r1, #1
 8003aa2:	e7e7      	b.n	8003a74 <_printf_float+0x198>
 8003aa4:	2900      	cmp	r1, #0
 8003aa6:	bfcc      	ite	gt
 8003aa8:	2201      	movgt	r2, #1
 8003aaa:	f1c1 0202 	rsble	r2, r1, #2
 8003aae:	4413      	add	r3, r2
 8003ab0:	e7e0      	b.n	8003a74 <_printf_float+0x198>
 8003ab2:	6823      	ldr	r3, [r4, #0]
 8003ab4:	055a      	lsls	r2, r3, #21
 8003ab6:	d407      	bmi.n	8003ac8 <_printf_float+0x1ec>
 8003ab8:	6923      	ldr	r3, [r4, #16]
 8003aba:	4642      	mov	r2, r8
 8003abc:	4631      	mov	r1, r6
 8003abe:	4628      	mov	r0, r5
 8003ac0:	47b8      	blx	r7
 8003ac2:	3001      	adds	r0, #1
 8003ac4:	d12b      	bne.n	8003b1e <_printf_float+0x242>
 8003ac6:	e764      	b.n	8003992 <_printf_float+0xb6>
 8003ac8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003acc:	f240 80dd 	bls.w	8003c8a <_printf_float+0x3ae>
 8003ad0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	f7fc ff66 	bl	80009a8 <__aeabi_dcmpeq>
 8003adc:	2800      	cmp	r0, #0
 8003ade:	d033      	beq.n	8003b48 <_printf_float+0x26c>
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	4631      	mov	r1, r6
 8003ae4:	4628      	mov	r0, r5
 8003ae6:	4a35      	ldr	r2, [pc, #212]	; (8003bbc <_printf_float+0x2e0>)
 8003ae8:	47b8      	blx	r7
 8003aea:	3001      	adds	r0, #1
 8003aec:	f43f af51 	beq.w	8003992 <_printf_float+0xb6>
 8003af0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003af4:	429a      	cmp	r2, r3
 8003af6:	db02      	blt.n	8003afe <_printf_float+0x222>
 8003af8:	6823      	ldr	r3, [r4, #0]
 8003afa:	07d8      	lsls	r0, r3, #31
 8003afc:	d50f      	bpl.n	8003b1e <_printf_float+0x242>
 8003afe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b02:	4631      	mov	r1, r6
 8003b04:	4628      	mov	r0, r5
 8003b06:	47b8      	blx	r7
 8003b08:	3001      	adds	r0, #1
 8003b0a:	f43f af42 	beq.w	8003992 <_printf_float+0xb6>
 8003b0e:	f04f 0800 	mov.w	r8, #0
 8003b12:	f104 091a 	add.w	r9, r4, #26
 8003b16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	4543      	cmp	r3, r8
 8003b1c:	dc09      	bgt.n	8003b32 <_printf_float+0x256>
 8003b1e:	6823      	ldr	r3, [r4, #0]
 8003b20:	079b      	lsls	r3, r3, #30
 8003b22:	f100 8102 	bmi.w	8003d2a <_printf_float+0x44e>
 8003b26:	68e0      	ldr	r0, [r4, #12]
 8003b28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003b2a:	4298      	cmp	r0, r3
 8003b2c:	bfb8      	it	lt
 8003b2e:	4618      	movlt	r0, r3
 8003b30:	e731      	b.n	8003996 <_printf_float+0xba>
 8003b32:	2301      	movs	r3, #1
 8003b34:	464a      	mov	r2, r9
 8003b36:	4631      	mov	r1, r6
 8003b38:	4628      	mov	r0, r5
 8003b3a:	47b8      	blx	r7
 8003b3c:	3001      	adds	r0, #1
 8003b3e:	f43f af28 	beq.w	8003992 <_printf_float+0xb6>
 8003b42:	f108 0801 	add.w	r8, r8, #1
 8003b46:	e7e6      	b.n	8003b16 <_printf_float+0x23a>
 8003b48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	dc38      	bgt.n	8003bc0 <_printf_float+0x2e4>
 8003b4e:	2301      	movs	r3, #1
 8003b50:	4631      	mov	r1, r6
 8003b52:	4628      	mov	r0, r5
 8003b54:	4a19      	ldr	r2, [pc, #100]	; (8003bbc <_printf_float+0x2e0>)
 8003b56:	47b8      	blx	r7
 8003b58:	3001      	adds	r0, #1
 8003b5a:	f43f af1a 	beq.w	8003992 <_printf_float+0xb6>
 8003b5e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003b62:	4313      	orrs	r3, r2
 8003b64:	d102      	bne.n	8003b6c <_printf_float+0x290>
 8003b66:	6823      	ldr	r3, [r4, #0]
 8003b68:	07d9      	lsls	r1, r3, #31
 8003b6a:	d5d8      	bpl.n	8003b1e <_printf_float+0x242>
 8003b6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b70:	4631      	mov	r1, r6
 8003b72:	4628      	mov	r0, r5
 8003b74:	47b8      	blx	r7
 8003b76:	3001      	adds	r0, #1
 8003b78:	f43f af0b 	beq.w	8003992 <_printf_float+0xb6>
 8003b7c:	f04f 0900 	mov.w	r9, #0
 8003b80:	f104 0a1a 	add.w	sl, r4, #26
 8003b84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b86:	425b      	negs	r3, r3
 8003b88:	454b      	cmp	r3, r9
 8003b8a:	dc01      	bgt.n	8003b90 <_printf_float+0x2b4>
 8003b8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b8e:	e794      	b.n	8003aba <_printf_float+0x1de>
 8003b90:	2301      	movs	r3, #1
 8003b92:	4652      	mov	r2, sl
 8003b94:	4631      	mov	r1, r6
 8003b96:	4628      	mov	r0, r5
 8003b98:	47b8      	blx	r7
 8003b9a:	3001      	adds	r0, #1
 8003b9c:	f43f aef9 	beq.w	8003992 <_printf_float+0xb6>
 8003ba0:	f109 0901 	add.w	r9, r9, #1
 8003ba4:	e7ee      	b.n	8003b84 <_printf_float+0x2a8>
 8003ba6:	bf00      	nop
 8003ba8:	7fefffff 	.word	0x7fefffff
 8003bac:	080061e4 	.word	0x080061e4
 8003bb0:	080061e8 	.word	0x080061e8
 8003bb4:	080061f0 	.word	0x080061f0
 8003bb8:	080061ec 	.word	0x080061ec
 8003bbc:	080061f4 	.word	0x080061f4
 8003bc0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003bc2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	bfa8      	it	ge
 8003bc8:	461a      	movge	r2, r3
 8003bca:	2a00      	cmp	r2, #0
 8003bcc:	4691      	mov	r9, r2
 8003bce:	dc37      	bgt.n	8003c40 <_printf_float+0x364>
 8003bd0:	f04f 0b00 	mov.w	fp, #0
 8003bd4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003bd8:	f104 021a 	add.w	r2, r4, #26
 8003bdc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003be0:	ebaa 0309 	sub.w	r3, sl, r9
 8003be4:	455b      	cmp	r3, fp
 8003be6:	dc33      	bgt.n	8003c50 <_printf_float+0x374>
 8003be8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003bec:	429a      	cmp	r2, r3
 8003bee:	db3b      	blt.n	8003c68 <_printf_float+0x38c>
 8003bf0:	6823      	ldr	r3, [r4, #0]
 8003bf2:	07da      	lsls	r2, r3, #31
 8003bf4:	d438      	bmi.n	8003c68 <_printf_float+0x38c>
 8003bf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003bf8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003bfa:	eba3 020a 	sub.w	r2, r3, sl
 8003bfe:	eba3 0901 	sub.w	r9, r3, r1
 8003c02:	4591      	cmp	r9, r2
 8003c04:	bfa8      	it	ge
 8003c06:	4691      	movge	r9, r2
 8003c08:	f1b9 0f00 	cmp.w	r9, #0
 8003c0c:	dc34      	bgt.n	8003c78 <_printf_float+0x39c>
 8003c0e:	f04f 0800 	mov.w	r8, #0
 8003c12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003c16:	f104 0a1a 	add.w	sl, r4, #26
 8003c1a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003c1e:	1a9b      	subs	r3, r3, r2
 8003c20:	eba3 0309 	sub.w	r3, r3, r9
 8003c24:	4543      	cmp	r3, r8
 8003c26:	f77f af7a 	ble.w	8003b1e <_printf_float+0x242>
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	4652      	mov	r2, sl
 8003c2e:	4631      	mov	r1, r6
 8003c30:	4628      	mov	r0, r5
 8003c32:	47b8      	blx	r7
 8003c34:	3001      	adds	r0, #1
 8003c36:	f43f aeac 	beq.w	8003992 <_printf_float+0xb6>
 8003c3a:	f108 0801 	add.w	r8, r8, #1
 8003c3e:	e7ec      	b.n	8003c1a <_printf_float+0x33e>
 8003c40:	4613      	mov	r3, r2
 8003c42:	4631      	mov	r1, r6
 8003c44:	4642      	mov	r2, r8
 8003c46:	4628      	mov	r0, r5
 8003c48:	47b8      	blx	r7
 8003c4a:	3001      	adds	r0, #1
 8003c4c:	d1c0      	bne.n	8003bd0 <_printf_float+0x2f4>
 8003c4e:	e6a0      	b.n	8003992 <_printf_float+0xb6>
 8003c50:	2301      	movs	r3, #1
 8003c52:	4631      	mov	r1, r6
 8003c54:	4628      	mov	r0, r5
 8003c56:	920b      	str	r2, [sp, #44]	; 0x2c
 8003c58:	47b8      	blx	r7
 8003c5a:	3001      	adds	r0, #1
 8003c5c:	f43f ae99 	beq.w	8003992 <_printf_float+0xb6>
 8003c60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003c62:	f10b 0b01 	add.w	fp, fp, #1
 8003c66:	e7b9      	b.n	8003bdc <_printf_float+0x300>
 8003c68:	4631      	mov	r1, r6
 8003c6a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003c6e:	4628      	mov	r0, r5
 8003c70:	47b8      	blx	r7
 8003c72:	3001      	adds	r0, #1
 8003c74:	d1bf      	bne.n	8003bf6 <_printf_float+0x31a>
 8003c76:	e68c      	b.n	8003992 <_printf_float+0xb6>
 8003c78:	464b      	mov	r3, r9
 8003c7a:	4631      	mov	r1, r6
 8003c7c:	4628      	mov	r0, r5
 8003c7e:	eb08 020a 	add.w	r2, r8, sl
 8003c82:	47b8      	blx	r7
 8003c84:	3001      	adds	r0, #1
 8003c86:	d1c2      	bne.n	8003c0e <_printf_float+0x332>
 8003c88:	e683      	b.n	8003992 <_printf_float+0xb6>
 8003c8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003c8c:	2a01      	cmp	r2, #1
 8003c8e:	dc01      	bgt.n	8003c94 <_printf_float+0x3b8>
 8003c90:	07db      	lsls	r3, r3, #31
 8003c92:	d537      	bpl.n	8003d04 <_printf_float+0x428>
 8003c94:	2301      	movs	r3, #1
 8003c96:	4642      	mov	r2, r8
 8003c98:	4631      	mov	r1, r6
 8003c9a:	4628      	mov	r0, r5
 8003c9c:	47b8      	blx	r7
 8003c9e:	3001      	adds	r0, #1
 8003ca0:	f43f ae77 	beq.w	8003992 <_printf_float+0xb6>
 8003ca4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ca8:	4631      	mov	r1, r6
 8003caa:	4628      	mov	r0, r5
 8003cac:	47b8      	blx	r7
 8003cae:	3001      	adds	r0, #1
 8003cb0:	f43f ae6f 	beq.w	8003992 <_printf_float+0xb6>
 8003cb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003cb8:	2200      	movs	r2, #0
 8003cba:	2300      	movs	r3, #0
 8003cbc:	f7fc fe74 	bl	80009a8 <__aeabi_dcmpeq>
 8003cc0:	b9d8      	cbnz	r0, 8003cfa <_printf_float+0x41e>
 8003cc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003cc4:	f108 0201 	add.w	r2, r8, #1
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	4631      	mov	r1, r6
 8003ccc:	4628      	mov	r0, r5
 8003cce:	47b8      	blx	r7
 8003cd0:	3001      	adds	r0, #1
 8003cd2:	d10e      	bne.n	8003cf2 <_printf_float+0x416>
 8003cd4:	e65d      	b.n	8003992 <_printf_float+0xb6>
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	464a      	mov	r2, r9
 8003cda:	4631      	mov	r1, r6
 8003cdc:	4628      	mov	r0, r5
 8003cde:	47b8      	blx	r7
 8003ce0:	3001      	adds	r0, #1
 8003ce2:	f43f ae56 	beq.w	8003992 <_printf_float+0xb6>
 8003ce6:	f108 0801 	add.w	r8, r8, #1
 8003cea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003cec:	3b01      	subs	r3, #1
 8003cee:	4543      	cmp	r3, r8
 8003cf0:	dcf1      	bgt.n	8003cd6 <_printf_float+0x3fa>
 8003cf2:	4653      	mov	r3, sl
 8003cf4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003cf8:	e6e0      	b.n	8003abc <_printf_float+0x1e0>
 8003cfa:	f04f 0800 	mov.w	r8, #0
 8003cfe:	f104 091a 	add.w	r9, r4, #26
 8003d02:	e7f2      	b.n	8003cea <_printf_float+0x40e>
 8003d04:	2301      	movs	r3, #1
 8003d06:	4642      	mov	r2, r8
 8003d08:	e7df      	b.n	8003cca <_printf_float+0x3ee>
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	464a      	mov	r2, r9
 8003d0e:	4631      	mov	r1, r6
 8003d10:	4628      	mov	r0, r5
 8003d12:	47b8      	blx	r7
 8003d14:	3001      	adds	r0, #1
 8003d16:	f43f ae3c 	beq.w	8003992 <_printf_float+0xb6>
 8003d1a:	f108 0801 	add.w	r8, r8, #1
 8003d1e:	68e3      	ldr	r3, [r4, #12]
 8003d20:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003d22:	1a5b      	subs	r3, r3, r1
 8003d24:	4543      	cmp	r3, r8
 8003d26:	dcf0      	bgt.n	8003d0a <_printf_float+0x42e>
 8003d28:	e6fd      	b.n	8003b26 <_printf_float+0x24a>
 8003d2a:	f04f 0800 	mov.w	r8, #0
 8003d2e:	f104 0919 	add.w	r9, r4, #25
 8003d32:	e7f4      	b.n	8003d1e <_printf_float+0x442>

08003d34 <_printf_common>:
 8003d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d38:	4616      	mov	r6, r2
 8003d3a:	4699      	mov	r9, r3
 8003d3c:	688a      	ldr	r2, [r1, #8]
 8003d3e:	690b      	ldr	r3, [r1, #16]
 8003d40:	4607      	mov	r7, r0
 8003d42:	4293      	cmp	r3, r2
 8003d44:	bfb8      	it	lt
 8003d46:	4613      	movlt	r3, r2
 8003d48:	6033      	str	r3, [r6, #0]
 8003d4a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d4e:	460c      	mov	r4, r1
 8003d50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d54:	b10a      	cbz	r2, 8003d5a <_printf_common+0x26>
 8003d56:	3301      	adds	r3, #1
 8003d58:	6033      	str	r3, [r6, #0]
 8003d5a:	6823      	ldr	r3, [r4, #0]
 8003d5c:	0699      	lsls	r1, r3, #26
 8003d5e:	bf42      	ittt	mi
 8003d60:	6833      	ldrmi	r3, [r6, #0]
 8003d62:	3302      	addmi	r3, #2
 8003d64:	6033      	strmi	r3, [r6, #0]
 8003d66:	6825      	ldr	r5, [r4, #0]
 8003d68:	f015 0506 	ands.w	r5, r5, #6
 8003d6c:	d106      	bne.n	8003d7c <_printf_common+0x48>
 8003d6e:	f104 0a19 	add.w	sl, r4, #25
 8003d72:	68e3      	ldr	r3, [r4, #12]
 8003d74:	6832      	ldr	r2, [r6, #0]
 8003d76:	1a9b      	subs	r3, r3, r2
 8003d78:	42ab      	cmp	r3, r5
 8003d7a:	dc28      	bgt.n	8003dce <_printf_common+0x9a>
 8003d7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003d80:	1e13      	subs	r3, r2, #0
 8003d82:	6822      	ldr	r2, [r4, #0]
 8003d84:	bf18      	it	ne
 8003d86:	2301      	movne	r3, #1
 8003d88:	0692      	lsls	r2, r2, #26
 8003d8a:	d42d      	bmi.n	8003de8 <_printf_common+0xb4>
 8003d8c:	4649      	mov	r1, r9
 8003d8e:	4638      	mov	r0, r7
 8003d90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d94:	47c0      	blx	r8
 8003d96:	3001      	adds	r0, #1
 8003d98:	d020      	beq.n	8003ddc <_printf_common+0xa8>
 8003d9a:	6823      	ldr	r3, [r4, #0]
 8003d9c:	68e5      	ldr	r5, [r4, #12]
 8003d9e:	f003 0306 	and.w	r3, r3, #6
 8003da2:	2b04      	cmp	r3, #4
 8003da4:	bf18      	it	ne
 8003da6:	2500      	movne	r5, #0
 8003da8:	6832      	ldr	r2, [r6, #0]
 8003daa:	f04f 0600 	mov.w	r6, #0
 8003dae:	68a3      	ldr	r3, [r4, #8]
 8003db0:	bf08      	it	eq
 8003db2:	1aad      	subeq	r5, r5, r2
 8003db4:	6922      	ldr	r2, [r4, #16]
 8003db6:	bf08      	it	eq
 8003db8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	bfc4      	itt	gt
 8003dc0:	1a9b      	subgt	r3, r3, r2
 8003dc2:	18ed      	addgt	r5, r5, r3
 8003dc4:	341a      	adds	r4, #26
 8003dc6:	42b5      	cmp	r5, r6
 8003dc8:	d11a      	bne.n	8003e00 <_printf_common+0xcc>
 8003dca:	2000      	movs	r0, #0
 8003dcc:	e008      	b.n	8003de0 <_printf_common+0xac>
 8003dce:	2301      	movs	r3, #1
 8003dd0:	4652      	mov	r2, sl
 8003dd2:	4649      	mov	r1, r9
 8003dd4:	4638      	mov	r0, r7
 8003dd6:	47c0      	blx	r8
 8003dd8:	3001      	adds	r0, #1
 8003dda:	d103      	bne.n	8003de4 <_printf_common+0xb0>
 8003ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8003de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003de4:	3501      	adds	r5, #1
 8003de6:	e7c4      	b.n	8003d72 <_printf_common+0x3e>
 8003de8:	2030      	movs	r0, #48	; 0x30
 8003dea:	18e1      	adds	r1, r4, r3
 8003dec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003df0:	1c5a      	adds	r2, r3, #1
 8003df2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003df6:	4422      	add	r2, r4
 8003df8:	3302      	adds	r3, #2
 8003dfa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003dfe:	e7c5      	b.n	8003d8c <_printf_common+0x58>
 8003e00:	2301      	movs	r3, #1
 8003e02:	4622      	mov	r2, r4
 8003e04:	4649      	mov	r1, r9
 8003e06:	4638      	mov	r0, r7
 8003e08:	47c0      	blx	r8
 8003e0a:	3001      	adds	r0, #1
 8003e0c:	d0e6      	beq.n	8003ddc <_printf_common+0xa8>
 8003e0e:	3601      	adds	r6, #1
 8003e10:	e7d9      	b.n	8003dc6 <_printf_common+0x92>
	...

08003e14 <_printf_i>:
 8003e14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e18:	7e0f      	ldrb	r7, [r1, #24]
 8003e1a:	4691      	mov	r9, r2
 8003e1c:	2f78      	cmp	r7, #120	; 0x78
 8003e1e:	4680      	mov	r8, r0
 8003e20:	460c      	mov	r4, r1
 8003e22:	469a      	mov	sl, r3
 8003e24:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003e26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003e2a:	d807      	bhi.n	8003e3c <_printf_i+0x28>
 8003e2c:	2f62      	cmp	r7, #98	; 0x62
 8003e2e:	d80a      	bhi.n	8003e46 <_printf_i+0x32>
 8003e30:	2f00      	cmp	r7, #0
 8003e32:	f000 80d9 	beq.w	8003fe8 <_printf_i+0x1d4>
 8003e36:	2f58      	cmp	r7, #88	; 0x58
 8003e38:	f000 80a4 	beq.w	8003f84 <_printf_i+0x170>
 8003e3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003e44:	e03a      	b.n	8003ebc <_printf_i+0xa8>
 8003e46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003e4a:	2b15      	cmp	r3, #21
 8003e4c:	d8f6      	bhi.n	8003e3c <_printf_i+0x28>
 8003e4e:	a101      	add	r1, pc, #4	; (adr r1, 8003e54 <_printf_i+0x40>)
 8003e50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e54:	08003ead 	.word	0x08003ead
 8003e58:	08003ec1 	.word	0x08003ec1
 8003e5c:	08003e3d 	.word	0x08003e3d
 8003e60:	08003e3d 	.word	0x08003e3d
 8003e64:	08003e3d 	.word	0x08003e3d
 8003e68:	08003e3d 	.word	0x08003e3d
 8003e6c:	08003ec1 	.word	0x08003ec1
 8003e70:	08003e3d 	.word	0x08003e3d
 8003e74:	08003e3d 	.word	0x08003e3d
 8003e78:	08003e3d 	.word	0x08003e3d
 8003e7c:	08003e3d 	.word	0x08003e3d
 8003e80:	08003fcf 	.word	0x08003fcf
 8003e84:	08003ef1 	.word	0x08003ef1
 8003e88:	08003fb1 	.word	0x08003fb1
 8003e8c:	08003e3d 	.word	0x08003e3d
 8003e90:	08003e3d 	.word	0x08003e3d
 8003e94:	08003ff1 	.word	0x08003ff1
 8003e98:	08003e3d 	.word	0x08003e3d
 8003e9c:	08003ef1 	.word	0x08003ef1
 8003ea0:	08003e3d 	.word	0x08003e3d
 8003ea4:	08003e3d 	.word	0x08003e3d
 8003ea8:	08003fb9 	.word	0x08003fb9
 8003eac:	682b      	ldr	r3, [r5, #0]
 8003eae:	1d1a      	adds	r2, r3, #4
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	602a      	str	r2, [r5, #0]
 8003eb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003eb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e0a4      	b.n	800400a <_printf_i+0x1f6>
 8003ec0:	6820      	ldr	r0, [r4, #0]
 8003ec2:	6829      	ldr	r1, [r5, #0]
 8003ec4:	0606      	lsls	r6, r0, #24
 8003ec6:	f101 0304 	add.w	r3, r1, #4
 8003eca:	d50a      	bpl.n	8003ee2 <_printf_i+0xce>
 8003ecc:	680e      	ldr	r6, [r1, #0]
 8003ece:	602b      	str	r3, [r5, #0]
 8003ed0:	2e00      	cmp	r6, #0
 8003ed2:	da03      	bge.n	8003edc <_printf_i+0xc8>
 8003ed4:	232d      	movs	r3, #45	; 0x2d
 8003ed6:	4276      	negs	r6, r6
 8003ed8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003edc:	230a      	movs	r3, #10
 8003ede:	485e      	ldr	r0, [pc, #376]	; (8004058 <_printf_i+0x244>)
 8003ee0:	e019      	b.n	8003f16 <_printf_i+0x102>
 8003ee2:	680e      	ldr	r6, [r1, #0]
 8003ee4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003ee8:	602b      	str	r3, [r5, #0]
 8003eea:	bf18      	it	ne
 8003eec:	b236      	sxthne	r6, r6
 8003eee:	e7ef      	b.n	8003ed0 <_printf_i+0xbc>
 8003ef0:	682b      	ldr	r3, [r5, #0]
 8003ef2:	6820      	ldr	r0, [r4, #0]
 8003ef4:	1d19      	adds	r1, r3, #4
 8003ef6:	6029      	str	r1, [r5, #0]
 8003ef8:	0601      	lsls	r1, r0, #24
 8003efa:	d501      	bpl.n	8003f00 <_printf_i+0xec>
 8003efc:	681e      	ldr	r6, [r3, #0]
 8003efe:	e002      	b.n	8003f06 <_printf_i+0xf2>
 8003f00:	0646      	lsls	r6, r0, #25
 8003f02:	d5fb      	bpl.n	8003efc <_printf_i+0xe8>
 8003f04:	881e      	ldrh	r6, [r3, #0]
 8003f06:	2f6f      	cmp	r7, #111	; 0x6f
 8003f08:	bf0c      	ite	eq
 8003f0a:	2308      	moveq	r3, #8
 8003f0c:	230a      	movne	r3, #10
 8003f0e:	4852      	ldr	r0, [pc, #328]	; (8004058 <_printf_i+0x244>)
 8003f10:	2100      	movs	r1, #0
 8003f12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003f16:	6865      	ldr	r5, [r4, #4]
 8003f18:	2d00      	cmp	r5, #0
 8003f1a:	bfa8      	it	ge
 8003f1c:	6821      	ldrge	r1, [r4, #0]
 8003f1e:	60a5      	str	r5, [r4, #8]
 8003f20:	bfa4      	itt	ge
 8003f22:	f021 0104 	bicge.w	r1, r1, #4
 8003f26:	6021      	strge	r1, [r4, #0]
 8003f28:	b90e      	cbnz	r6, 8003f2e <_printf_i+0x11a>
 8003f2a:	2d00      	cmp	r5, #0
 8003f2c:	d04d      	beq.n	8003fca <_printf_i+0x1b6>
 8003f2e:	4615      	mov	r5, r2
 8003f30:	fbb6 f1f3 	udiv	r1, r6, r3
 8003f34:	fb03 6711 	mls	r7, r3, r1, r6
 8003f38:	5dc7      	ldrb	r7, [r0, r7]
 8003f3a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003f3e:	4637      	mov	r7, r6
 8003f40:	42bb      	cmp	r3, r7
 8003f42:	460e      	mov	r6, r1
 8003f44:	d9f4      	bls.n	8003f30 <_printf_i+0x11c>
 8003f46:	2b08      	cmp	r3, #8
 8003f48:	d10b      	bne.n	8003f62 <_printf_i+0x14e>
 8003f4a:	6823      	ldr	r3, [r4, #0]
 8003f4c:	07de      	lsls	r6, r3, #31
 8003f4e:	d508      	bpl.n	8003f62 <_printf_i+0x14e>
 8003f50:	6923      	ldr	r3, [r4, #16]
 8003f52:	6861      	ldr	r1, [r4, #4]
 8003f54:	4299      	cmp	r1, r3
 8003f56:	bfde      	ittt	le
 8003f58:	2330      	movle	r3, #48	; 0x30
 8003f5a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003f5e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003f62:	1b52      	subs	r2, r2, r5
 8003f64:	6122      	str	r2, [r4, #16]
 8003f66:	464b      	mov	r3, r9
 8003f68:	4621      	mov	r1, r4
 8003f6a:	4640      	mov	r0, r8
 8003f6c:	f8cd a000 	str.w	sl, [sp]
 8003f70:	aa03      	add	r2, sp, #12
 8003f72:	f7ff fedf 	bl	8003d34 <_printf_common>
 8003f76:	3001      	adds	r0, #1
 8003f78:	d14c      	bne.n	8004014 <_printf_i+0x200>
 8003f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f7e:	b004      	add	sp, #16
 8003f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f84:	4834      	ldr	r0, [pc, #208]	; (8004058 <_printf_i+0x244>)
 8003f86:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003f8a:	6829      	ldr	r1, [r5, #0]
 8003f8c:	6823      	ldr	r3, [r4, #0]
 8003f8e:	f851 6b04 	ldr.w	r6, [r1], #4
 8003f92:	6029      	str	r1, [r5, #0]
 8003f94:	061d      	lsls	r5, r3, #24
 8003f96:	d514      	bpl.n	8003fc2 <_printf_i+0x1ae>
 8003f98:	07df      	lsls	r7, r3, #31
 8003f9a:	bf44      	itt	mi
 8003f9c:	f043 0320 	orrmi.w	r3, r3, #32
 8003fa0:	6023      	strmi	r3, [r4, #0]
 8003fa2:	b91e      	cbnz	r6, 8003fac <_printf_i+0x198>
 8003fa4:	6823      	ldr	r3, [r4, #0]
 8003fa6:	f023 0320 	bic.w	r3, r3, #32
 8003faa:	6023      	str	r3, [r4, #0]
 8003fac:	2310      	movs	r3, #16
 8003fae:	e7af      	b.n	8003f10 <_printf_i+0xfc>
 8003fb0:	6823      	ldr	r3, [r4, #0]
 8003fb2:	f043 0320 	orr.w	r3, r3, #32
 8003fb6:	6023      	str	r3, [r4, #0]
 8003fb8:	2378      	movs	r3, #120	; 0x78
 8003fba:	4828      	ldr	r0, [pc, #160]	; (800405c <_printf_i+0x248>)
 8003fbc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003fc0:	e7e3      	b.n	8003f8a <_printf_i+0x176>
 8003fc2:	0659      	lsls	r1, r3, #25
 8003fc4:	bf48      	it	mi
 8003fc6:	b2b6      	uxthmi	r6, r6
 8003fc8:	e7e6      	b.n	8003f98 <_printf_i+0x184>
 8003fca:	4615      	mov	r5, r2
 8003fcc:	e7bb      	b.n	8003f46 <_printf_i+0x132>
 8003fce:	682b      	ldr	r3, [r5, #0]
 8003fd0:	6826      	ldr	r6, [r4, #0]
 8003fd2:	1d18      	adds	r0, r3, #4
 8003fd4:	6961      	ldr	r1, [r4, #20]
 8003fd6:	6028      	str	r0, [r5, #0]
 8003fd8:	0635      	lsls	r5, r6, #24
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	d501      	bpl.n	8003fe2 <_printf_i+0x1ce>
 8003fde:	6019      	str	r1, [r3, #0]
 8003fe0:	e002      	b.n	8003fe8 <_printf_i+0x1d4>
 8003fe2:	0670      	lsls	r0, r6, #25
 8003fe4:	d5fb      	bpl.n	8003fde <_printf_i+0x1ca>
 8003fe6:	8019      	strh	r1, [r3, #0]
 8003fe8:	2300      	movs	r3, #0
 8003fea:	4615      	mov	r5, r2
 8003fec:	6123      	str	r3, [r4, #16]
 8003fee:	e7ba      	b.n	8003f66 <_printf_i+0x152>
 8003ff0:	682b      	ldr	r3, [r5, #0]
 8003ff2:	2100      	movs	r1, #0
 8003ff4:	1d1a      	adds	r2, r3, #4
 8003ff6:	602a      	str	r2, [r5, #0]
 8003ff8:	681d      	ldr	r5, [r3, #0]
 8003ffa:	6862      	ldr	r2, [r4, #4]
 8003ffc:	4628      	mov	r0, r5
 8003ffe:	f000 feb5 	bl	8004d6c <memchr>
 8004002:	b108      	cbz	r0, 8004008 <_printf_i+0x1f4>
 8004004:	1b40      	subs	r0, r0, r5
 8004006:	6060      	str	r0, [r4, #4]
 8004008:	6863      	ldr	r3, [r4, #4]
 800400a:	6123      	str	r3, [r4, #16]
 800400c:	2300      	movs	r3, #0
 800400e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004012:	e7a8      	b.n	8003f66 <_printf_i+0x152>
 8004014:	462a      	mov	r2, r5
 8004016:	4649      	mov	r1, r9
 8004018:	4640      	mov	r0, r8
 800401a:	6923      	ldr	r3, [r4, #16]
 800401c:	47d0      	blx	sl
 800401e:	3001      	adds	r0, #1
 8004020:	d0ab      	beq.n	8003f7a <_printf_i+0x166>
 8004022:	6823      	ldr	r3, [r4, #0]
 8004024:	079b      	lsls	r3, r3, #30
 8004026:	d413      	bmi.n	8004050 <_printf_i+0x23c>
 8004028:	68e0      	ldr	r0, [r4, #12]
 800402a:	9b03      	ldr	r3, [sp, #12]
 800402c:	4298      	cmp	r0, r3
 800402e:	bfb8      	it	lt
 8004030:	4618      	movlt	r0, r3
 8004032:	e7a4      	b.n	8003f7e <_printf_i+0x16a>
 8004034:	2301      	movs	r3, #1
 8004036:	4632      	mov	r2, r6
 8004038:	4649      	mov	r1, r9
 800403a:	4640      	mov	r0, r8
 800403c:	47d0      	blx	sl
 800403e:	3001      	adds	r0, #1
 8004040:	d09b      	beq.n	8003f7a <_printf_i+0x166>
 8004042:	3501      	adds	r5, #1
 8004044:	68e3      	ldr	r3, [r4, #12]
 8004046:	9903      	ldr	r1, [sp, #12]
 8004048:	1a5b      	subs	r3, r3, r1
 800404a:	42ab      	cmp	r3, r5
 800404c:	dcf2      	bgt.n	8004034 <_printf_i+0x220>
 800404e:	e7eb      	b.n	8004028 <_printf_i+0x214>
 8004050:	2500      	movs	r5, #0
 8004052:	f104 0619 	add.w	r6, r4, #25
 8004056:	e7f5      	b.n	8004044 <_printf_i+0x230>
 8004058:	080061f6 	.word	0x080061f6
 800405c:	08006207 	.word	0x08006207

08004060 <quorem>:
 8004060:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004064:	6903      	ldr	r3, [r0, #16]
 8004066:	690c      	ldr	r4, [r1, #16]
 8004068:	4607      	mov	r7, r0
 800406a:	42a3      	cmp	r3, r4
 800406c:	f2c0 8082 	blt.w	8004174 <quorem+0x114>
 8004070:	3c01      	subs	r4, #1
 8004072:	f100 0514 	add.w	r5, r0, #20
 8004076:	f101 0814 	add.w	r8, r1, #20
 800407a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800407e:	9301      	str	r3, [sp, #4]
 8004080:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004084:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004088:	3301      	adds	r3, #1
 800408a:	429a      	cmp	r2, r3
 800408c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004090:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004094:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004098:	d331      	bcc.n	80040fe <quorem+0x9e>
 800409a:	f04f 0e00 	mov.w	lr, #0
 800409e:	4640      	mov	r0, r8
 80040a0:	46ac      	mov	ip, r5
 80040a2:	46f2      	mov	sl, lr
 80040a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80040a8:	b293      	uxth	r3, r2
 80040aa:	fb06 e303 	mla	r3, r6, r3, lr
 80040ae:	0c12      	lsrs	r2, r2, #16
 80040b0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	fb06 e202 	mla	r2, r6, r2, lr
 80040ba:	ebaa 0303 	sub.w	r3, sl, r3
 80040be:	f8dc a000 	ldr.w	sl, [ip]
 80040c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80040c6:	fa1f fa8a 	uxth.w	sl, sl
 80040ca:	4453      	add	r3, sl
 80040cc:	f8dc a000 	ldr.w	sl, [ip]
 80040d0:	b292      	uxth	r2, r2
 80040d2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80040d6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80040da:	b29b      	uxth	r3, r3
 80040dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80040e0:	4581      	cmp	r9, r0
 80040e2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80040e6:	f84c 3b04 	str.w	r3, [ip], #4
 80040ea:	d2db      	bcs.n	80040a4 <quorem+0x44>
 80040ec:	f855 300b 	ldr.w	r3, [r5, fp]
 80040f0:	b92b      	cbnz	r3, 80040fe <quorem+0x9e>
 80040f2:	9b01      	ldr	r3, [sp, #4]
 80040f4:	3b04      	subs	r3, #4
 80040f6:	429d      	cmp	r5, r3
 80040f8:	461a      	mov	r2, r3
 80040fa:	d32f      	bcc.n	800415c <quorem+0xfc>
 80040fc:	613c      	str	r4, [r7, #16]
 80040fe:	4638      	mov	r0, r7
 8004100:	f001 f8c0 	bl	8005284 <__mcmp>
 8004104:	2800      	cmp	r0, #0
 8004106:	db25      	blt.n	8004154 <quorem+0xf4>
 8004108:	4628      	mov	r0, r5
 800410a:	f04f 0c00 	mov.w	ip, #0
 800410e:	3601      	adds	r6, #1
 8004110:	f858 1b04 	ldr.w	r1, [r8], #4
 8004114:	f8d0 e000 	ldr.w	lr, [r0]
 8004118:	b28b      	uxth	r3, r1
 800411a:	ebac 0303 	sub.w	r3, ip, r3
 800411e:	fa1f f28e 	uxth.w	r2, lr
 8004122:	4413      	add	r3, r2
 8004124:	0c0a      	lsrs	r2, r1, #16
 8004126:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800412a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800412e:	b29b      	uxth	r3, r3
 8004130:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004134:	45c1      	cmp	r9, r8
 8004136:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800413a:	f840 3b04 	str.w	r3, [r0], #4
 800413e:	d2e7      	bcs.n	8004110 <quorem+0xb0>
 8004140:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004144:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004148:	b922      	cbnz	r2, 8004154 <quorem+0xf4>
 800414a:	3b04      	subs	r3, #4
 800414c:	429d      	cmp	r5, r3
 800414e:	461a      	mov	r2, r3
 8004150:	d30a      	bcc.n	8004168 <quorem+0x108>
 8004152:	613c      	str	r4, [r7, #16]
 8004154:	4630      	mov	r0, r6
 8004156:	b003      	add	sp, #12
 8004158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800415c:	6812      	ldr	r2, [r2, #0]
 800415e:	3b04      	subs	r3, #4
 8004160:	2a00      	cmp	r2, #0
 8004162:	d1cb      	bne.n	80040fc <quorem+0x9c>
 8004164:	3c01      	subs	r4, #1
 8004166:	e7c6      	b.n	80040f6 <quorem+0x96>
 8004168:	6812      	ldr	r2, [r2, #0]
 800416a:	3b04      	subs	r3, #4
 800416c:	2a00      	cmp	r2, #0
 800416e:	d1f0      	bne.n	8004152 <quorem+0xf2>
 8004170:	3c01      	subs	r4, #1
 8004172:	e7eb      	b.n	800414c <quorem+0xec>
 8004174:	2000      	movs	r0, #0
 8004176:	e7ee      	b.n	8004156 <quorem+0xf6>

08004178 <_dtoa_r>:
 8004178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800417c:	4616      	mov	r6, r2
 800417e:	461f      	mov	r7, r3
 8004180:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004182:	b099      	sub	sp, #100	; 0x64
 8004184:	4605      	mov	r5, r0
 8004186:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800418a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800418e:	b974      	cbnz	r4, 80041ae <_dtoa_r+0x36>
 8004190:	2010      	movs	r0, #16
 8004192:	f000 fde3 	bl	8004d5c <malloc>
 8004196:	4602      	mov	r2, r0
 8004198:	6268      	str	r0, [r5, #36]	; 0x24
 800419a:	b920      	cbnz	r0, 80041a6 <_dtoa_r+0x2e>
 800419c:	21ea      	movs	r1, #234	; 0xea
 800419e:	4ba8      	ldr	r3, [pc, #672]	; (8004440 <_dtoa_r+0x2c8>)
 80041a0:	48a8      	ldr	r0, [pc, #672]	; (8004444 <_dtoa_r+0x2cc>)
 80041a2:	f001 fa73 	bl	800568c <__assert_func>
 80041a6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80041aa:	6004      	str	r4, [r0, #0]
 80041ac:	60c4      	str	r4, [r0, #12]
 80041ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80041b0:	6819      	ldr	r1, [r3, #0]
 80041b2:	b151      	cbz	r1, 80041ca <_dtoa_r+0x52>
 80041b4:	685a      	ldr	r2, [r3, #4]
 80041b6:	2301      	movs	r3, #1
 80041b8:	4093      	lsls	r3, r2
 80041ba:	604a      	str	r2, [r1, #4]
 80041bc:	608b      	str	r3, [r1, #8]
 80041be:	4628      	mov	r0, r5
 80041c0:	f000 fe22 	bl	8004e08 <_Bfree>
 80041c4:	2200      	movs	r2, #0
 80041c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80041c8:	601a      	str	r2, [r3, #0]
 80041ca:	1e3b      	subs	r3, r7, #0
 80041cc:	bfaf      	iteee	ge
 80041ce:	2300      	movge	r3, #0
 80041d0:	2201      	movlt	r2, #1
 80041d2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80041d6:	9305      	strlt	r3, [sp, #20]
 80041d8:	bfa8      	it	ge
 80041da:	f8c8 3000 	strge.w	r3, [r8]
 80041de:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80041e2:	4b99      	ldr	r3, [pc, #612]	; (8004448 <_dtoa_r+0x2d0>)
 80041e4:	bfb8      	it	lt
 80041e6:	f8c8 2000 	strlt.w	r2, [r8]
 80041ea:	ea33 0309 	bics.w	r3, r3, r9
 80041ee:	d119      	bne.n	8004224 <_dtoa_r+0xac>
 80041f0:	f242 730f 	movw	r3, #9999	; 0x270f
 80041f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80041f6:	6013      	str	r3, [r2, #0]
 80041f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80041fc:	4333      	orrs	r3, r6
 80041fe:	f000 857f 	beq.w	8004d00 <_dtoa_r+0xb88>
 8004202:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004204:	b953      	cbnz	r3, 800421c <_dtoa_r+0xa4>
 8004206:	4b91      	ldr	r3, [pc, #580]	; (800444c <_dtoa_r+0x2d4>)
 8004208:	e022      	b.n	8004250 <_dtoa_r+0xd8>
 800420a:	4b91      	ldr	r3, [pc, #580]	; (8004450 <_dtoa_r+0x2d8>)
 800420c:	9303      	str	r3, [sp, #12]
 800420e:	3308      	adds	r3, #8
 8004210:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004212:	6013      	str	r3, [r2, #0]
 8004214:	9803      	ldr	r0, [sp, #12]
 8004216:	b019      	add	sp, #100	; 0x64
 8004218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800421c:	4b8b      	ldr	r3, [pc, #556]	; (800444c <_dtoa_r+0x2d4>)
 800421e:	9303      	str	r3, [sp, #12]
 8004220:	3303      	adds	r3, #3
 8004222:	e7f5      	b.n	8004210 <_dtoa_r+0x98>
 8004224:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004228:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800422c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004230:	2200      	movs	r2, #0
 8004232:	2300      	movs	r3, #0
 8004234:	f7fc fbb8 	bl	80009a8 <__aeabi_dcmpeq>
 8004238:	4680      	mov	r8, r0
 800423a:	b158      	cbz	r0, 8004254 <_dtoa_r+0xdc>
 800423c:	2301      	movs	r3, #1
 800423e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004240:	6013      	str	r3, [r2, #0]
 8004242:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004244:	2b00      	cmp	r3, #0
 8004246:	f000 8558 	beq.w	8004cfa <_dtoa_r+0xb82>
 800424a:	4882      	ldr	r0, [pc, #520]	; (8004454 <_dtoa_r+0x2dc>)
 800424c:	6018      	str	r0, [r3, #0]
 800424e:	1e43      	subs	r3, r0, #1
 8004250:	9303      	str	r3, [sp, #12]
 8004252:	e7df      	b.n	8004214 <_dtoa_r+0x9c>
 8004254:	ab16      	add	r3, sp, #88	; 0x58
 8004256:	9301      	str	r3, [sp, #4]
 8004258:	ab17      	add	r3, sp, #92	; 0x5c
 800425a:	9300      	str	r3, [sp, #0]
 800425c:	4628      	mov	r0, r5
 800425e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004262:	f001 f8b7 	bl	80053d4 <__d2b>
 8004266:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800426a:	4683      	mov	fp, r0
 800426c:	2c00      	cmp	r4, #0
 800426e:	d07f      	beq.n	8004370 <_dtoa_r+0x1f8>
 8004270:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004274:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004276:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800427a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800427e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004282:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004286:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800428a:	2200      	movs	r2, #0
 800428c:	4b72      	ldr	r3, [pc, #456]	; (8004458 <_dtoa_r+0x2e0>)
 800428e:	f7fb ff6b 	bl	8000168 <__aeabi_dsub>
 8004292:	a365      	add	r3, pc, #404	; (adr r3, 8004428 <_dtoa_r+0x2b0>)
 8004294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004298:	f7fc f91e 	bl	80004d8 <__aeabi_dmul>
 800429c:	a364      	add	r3, pc, #400	; (adr r3, 8004430 <_dtoa_r+0x2b8>)
 800429e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a2:	f7fb ff63 	bl	800016c <__adddf3>
 80042a6:	4606      	mov	r6, r0
 80042a8:	4620      	mov	r0, r4
 80042aa:	460f      	mov	r7, r1
 80042ac:	f7fc f8aa 	bl	8000404 <__aeabi_i2d>
 80042b0:	a361      	add	r3, pc, #388	; (adr r3, 8004438 <_dtoa_r+0x2c0>)
 80042b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b6:	f7fc f90f 	bl	80004d8 <__aeabi_dmul>
 80042ba:	4602      	mov	r2, r0
 80042bc:	460b      	mov	r3, r1
 80042be:	4630      	mov	r0, r6
 80042c0:	4639      	mov	r1, r7
 80042c2:	f7fb ff53 	bl	800016c <__adddf3>
 80042c6:	4606      	mov	r6, r0
 80042c8:	460f      	mov	r7, r1
 80042ca:	f7fc fbb5 	bl	8000a38 <__aeabi_d2iz>
 80042ce:	2200      	movs	r2, #0
 80042d0:	4682      	mov	sl, r0
 80042d2:	2300      	movs	r3, #0
 80042d4:	4630      	mov	r0, r6
 80042d6:	4639      	mov	r1, r7
 80042d8:	f7fc fb70 	bl	80009bc <__aeabi_dcmplt>
 80042dc:	b148      	cbz	r0, 80042f2 <_dtoa_r+0x17a>
 80042de:	4650      	mov	r0, sl
 80042e0:	f7fc f890 	bl	8000404 <__aeabi_i2d>
 80042e4:	4632      	mov	r2, r6
 80042e6:	463b      	mov	r3, r7
 80042e8:	f7fc fb5e 	bl	80009a8 <__aeabi_dcmpeq>
 80042ec:	b908      	cbnz	r0, 80042f2 <_dtoa_r+0x17a>
 80042ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80042f2:	f1ba 0f16 	cmp.w	sl, #22
 80042f6:	d858      	bhi.n	80043aa <_dtoa_r+0x232>
 80042f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80042fc:	4b57      	ldr	r3, [pc, #348]	; (800445c <_dtoa_r+0x2e4>)
 80042fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004306:	f7fc fb59 	bl	80009bc <__aeabi_dcmplt>
 800430a:	2800      	cmp	r0, #0
 800430c:	d04f      	beq.n	80043ae <_dtoa_r+0x236>
 800430e:	2300      	movs	r3, #0
 8004310:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004314:	930f      	str	r3, [sp, #60]	; 0x3c
 8004316:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004318:	1b1c      	subs	r4, r3, r4
 800431a:	1e63      	subs	r3, r4, #1
 800431c:	9309      	str	r3, [sp, #36]	; 0x24
 800431e:	bf49      	itett	mi
 8004320:	f1c4 0301 	rsbmi	r3, r4, #1
 8004324:	2300      	movpl	r3, #0
 8004326:	9306      	strmi	r3, [sp, #24]
 8004328:	2300      	movmi	r3, #0
 800432a:	bf54      	ite	pl
 800432c:	9306      	strpl	r3, [sp, #24]
 800432e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004330:	f1ba 0f00 	cmp.w	sl, #0
 8004334:	db3d      	blt.n	80043b2 <_dtoa_r+0x23a>
 8004336:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004338:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800433c:	4453      	add	r3, sl
 800433e:	9309      	str	r3, [sp, #36]	; 0x24
 8004340:	2300      	movs	r3, #0
 8004342:	930a      	str	r3, [sp, #40]	; 0x28
 8004344:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004346:	2b09      	cmp	r3, #9
 8004348:	f200 808c 	bhi.w	8004464 <_dtoa_r+0x2ec>
 800434c:	2b05      	cmp	r3, #5
 800434e:	bfc4      	itt	gt
 8004350:	3b04      	subgt	r3, #4
 8004352:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004354:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004356:	bfc8      	it	gt
 8004358:	2400      	movgt	r4, #0
 800435a:	f1a3 0302 	sub.w	r3, r3, #2
 800435e:	bfd8      	it	le
 8004360:	2401      	movle	r4, #1
 8004362:	2b03      	cmp	r3, #3
 8004364:	f200 808a 	bhi.w	800447c <_dtoa_r+0x304>
 8004368:	e8df f003 	tbb	[pc, r3]
 800436c:	5b4d4f2d 	.word	0x5b4d4f2d
 8004370:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004374:	441c      	add	r4, r3
 8004376:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800437a:	2b20      	cmp	r3, #32
 800437c:	bfc3      	ittte	gt
 800437e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004382:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004386:	fa09 f303 	lslgt.w	r3, r9, r3
 800438a:	f1c3 0320 	rsble	r3, r3, #32
 800438e:	bfc6      	itte	gt
 8004390:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004394:	4318      	orrgt	r0, r3
 8004396:	fa06 f003 	lslle.w	r0, r6, r3
 800439a:	f7fc f823 	bl	80003e4 <__aeabi_ui2d>
 800439e:	2301      	movs	r3, #1
 80043a0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80043a4:	3c01      	subs	r4, #1
 80043a6:	9313      	str	r3, [sp, #76]	; 0x4c
 80043a8:	e76f      	b.n	800428a <_dtoa_r+0x112>
 80043aa:	2301      	movs	r3, #1
 80043ac:	e7b2      	b.n	8004314 <_dtoa_r+0x19c>
 80043ae:	900f      	str	r0, [sp, #60]	; 0x3c
 80043b0:	e7b1      	b.n	8004316 <_dtoa_r+0x19e>
 80043b2:	9b06      	ldr	r3, [sp, #24]
 80043b4:	eba3 030a 	sub.w	r3, r3, sl
 80043b8:	9306      	str	r3, [sp, #24]
 80043ba:	f1ca 0300 	rsb	r3, sl, #0
 80043be:	930a      	str	r3, [sp, #40]	; 0x28
 80043c0:	2300      	movs	r3, #0
 80043c2:	930e      	str	r3, [sp, #56]	; 0x38
 80043c4:	e7be      	b.n	8004344 <_dtoa_r+0x1cc>
 80043c6:	2300      	movs	r3, #0
 80043c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80043ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	dc58      	bgt.n	8004482 <_dtoa_r+0x30a>
 80043d0:	f04f 0901 	mov.w	r9, #1
 80043d4:	464b      	mov	r3, r9
 80043d6:	f8cd 9020 	str.w	r9, [sp, #32]
 80043da:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80043de:	2200      	movs	r2, #0
 80043e0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80043e2:	6042      	str	r2, [r0, #4]
 80043e4:	2204      	movs	r2, #4
 80043e6:	f102 0614 	add.w	r6, r2, #20
 80043ea:	429e      	cmp	r6, r3
 80043ec:	6841      	ldr	r1, [r0, #4]
 80043ee:	d94e      	bls.n	800448e <_dtoa_r+0x316>
 80043f0:	4628      	mov	r0, r5
 80043f2:	f000 fcc9 	bl	8004d88 <_Balloc>
 80043f6:	9003      	str	r0, [sp, #12]
 80043f8:	2800      	cmp	r0, #0
 80043fa:	d14c      	bne.n	8004496 <_dtoa_r+0x31e>
 80043fc:	4602      	mov	r2, r0
 80043fe:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004402:	4b17      	ldr	r3, [pc, #92]	; (8004460 <_dtoa_r+0x2e8>)
 8004404:	e6cc      	b.n	80041a0 <_dtoa_r+0x28>
 8004406:	2301      	movs	r3, #1
 8004408:	e7de      	b.n	80043c8 <_dtoa_r+0x250>
 800440a:	2300      	movs	r3, #0
 800440c:	930b      	str	r3, [sp, #44]	; 0x2c
 800440e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004410:	eb0a 0903 	add.w	r9, sl, r3
 8004414:	f109 0301 	add.w	r3, r9, #1
 8004418:	2b01      	cmp	r3, #1
 800441a:	9308      	str	r3, [sp, #32]
 800441c:	bfb8      	it	lt
 800441e:	2301      	movlt	r3, #1
 8004420:	e7dd      	b.n	80043de <_dtoa_r+0x266>
 8004422:	2301      	movs	r3, #1
 8004424:	e7f2      	b.n	800440c <_dtoa_r+0x294>
 8004426:	bf00      	nop
 8004428:	636f4361 	.word	0x636f4361
 800442c:	3fd287a7 	.word	0x3fd287a7
 8004430:	8b60c8b3 	.word	0x8b60c8b3
 8004434:	3fc68a28 	.word	0x3fc68a28
 8004438:	509f79fb 	.word	0x509f79fb
 800443c:	3fd34413 	.word	0x3fd34413
 8004440:	08006225 	.word	0x08006225
 8004444:	0800623c 	.word	0x0800623c
 8004448:	7ff00000 	.word	0x7ff00000
 800444c:	08006221 	.word	0x08006221
 8004450:	08006218 	.word	0x08006218
 8004454:	080061f5 	.word	0x080061f5
 8004458:	3ff80000 	.word	0x3ff80000
 800445c:	08006330 	.word	0x08006330
 8004460:	08006297 	.word	0x08006297
 8004464:	2401      	movs	r4, #1
 8004466:	2300      	movs	r3, #0
 8004468:	940b      	str	r4, [sp, #44]	; 0x2c
 800446a:	9322      	str	r3, [sp, #136]	; 0x88
 800446c:	f04f 39ff 	mov.w	r9, #4294967295
 8004470:	2200      	movs	r2, #0
 8004472:	2312      	movs	r3, #18
 8004474:	f8cd 9020 	str.w	r9, [sp, #32]
 8004478:	9223      	str	r2, [sp, #140]	; 0x8c
 800447a:	e7b0      	b.n	80043de <_dtoa_r+0x266>
 800447c:	2301      	movs	r3, #1
 800447e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004480:	e7f4      	b.n	800446c <_dtoa_r+0x2f4>
 8004482:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8004486:	464b      	mov	r3, r9
 8004488:	f8cd 9020 	str.w	r9, [sp, #32]
 800448c:	e7a7      	b.n	80043de <_dtoa_r+0x266>
 800448e:	3101      	adds	r1, #1
 8004490:	6041      	str	r1, [r0, #4]
 8004492:	0052      	lsls	r2, r2, #1
 8004494:	e7a7      	b.n	80043e6 <_dtoa_r+0x26e>
 8004496:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004498:	9a03      	ldr	r2, [sp, #12]
 800449a:	601a      	str	r2, [r3, #0]
 800449c:	9b08      	ldr	r3, [sp, #32]
 800449e:	2b0e      	cmp	r3, #14
 80044a0:	f200 80a8 	bhi.w	80045f4 <_dtoa_r+0x47c>
 80044a4:	2c00      	cmp	r4, #0
 80044a6:	f000 80a5 	beq.w	80045f4 <_dtoa_r+0x47c>
 80044aa:	f1ba 0f00 	cmp.w	sl, #0
 80044ae:	dd34      	ble.n	800451a <_dtoa_r+0x3a2>
 80044b0:	4a9a      	ldr	r2, [pc, #616]	; (800471c <_dtoa_r+0x5a4>)
 80044b2:	f00a 030f 	and.w	r3, sl, #15
 80044b6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80044ba:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80044be:	e9d3 3400 	ldrd	r3, r4, [r3]
 80044c2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80044c6:	ea4f 142a 	mov.w	r4, sl, asr #4
 80044ca:	d016      	beq.n	80044fa <_dtoa_r+0x382>
 80044cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80044d0:	4b93      	ldr	r3, [pc, #588]	; (8004720 <_dtoa_r+0x5a8>)
 80044d2:	2703      	movs	r7, #3
 80044d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80044d8:	f7fc f928 	bl	800072c <__aeabi_ddiv>
 80044dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80044e0:	f004 040f 	and.w	r4, r4, #15
 80044e4:	4e8e      	ldr	r6, [pc, #568]	; (8004720 <_dtoa_r+0x5a8>)
 80044e6:	b954      	cbnz	r4, 80044fe <_dtoa_r+0x386>
 80044e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80044ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80044f0:	f7fc f91c 	bl	800072c <__aeabi_ddiv>
 80044f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80044f8:	e029      	b.n	800454e <_dtoa_r+0x3d6>
 80044fa:	2702      	movs	r7, #2
 80044fc:	e7f2      	b.n	80044e4 <_dtoa_r+0x36c>
 80044fe:	07e1      	lsls	r1, r4, #31
 8004500:	d508      	bpl.n	8004514 <_dtoa_r+0x39c>
 8004502:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004506:	e9d6 2300 	ldrd	r2, r3, [r6]
 800450a:	f7fb ffe5 	bl	80004d8 <__aeabi_dmul>
 800450e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004512:	3701      	adds	r7, #1
 8004514:	1064      	asrs	r4, r4, #1
 8004516:	3608      	adds	r6, #8
 8004518:	e7e5      	b.n	80044e6 <_dtoa_r+0x36e>
 800451a:	f000 80a5 	beq.w	8004668 <_dtoa_r+0x4f0>
 800451e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004522:	f1ca 0400 	rsb	r4, sl, #0
 8004526:	4b7d      	ldr	r3, [pc, #500]	; (800471c <_dtoa_r+0x5a4>)
 8004528:	f004 020f 	and.w	r2, r4, #15
 800452c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004534:	f7fb ffd0 	bl	80004d8 <__aeabi_dmul>
 8004538:	2702      	movs	r7, #2
 800453a:	2300      	movs	r3, #0
 800453c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004540:	4e77      	ldr	r6, [pc, #476]	; (8004720 <_dtoa_r+0x5a8>)
 8004542:	1124      	asrs	r4, r4, #4
 8004544:	2c00      	cmp	r4, #0
 8004546:	f040 8084 	bne.w	8004652 <_dtoa_r+0x4da>
 800454a:	2b00      	cmp	r3, #0
 800454c:	d1d2      	bne.n	80044f4 <_dtoa_r+0x37c>
 800454e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004550:	2b00      	cmp	r3, #0
 8004552:	f000 808b 	beq.w	800466c <_dtoa_r+0x4f4>
 8004556:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800455a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800455e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004562:	2200      	movs	r2, #0
 8004564:	4b6f      	ldr	r3, [pc, #444]	; (8004724 <_dtoa_r+0x5ac>)
 8004566:	f7fc fa29 	bl	80009bc <__aeabi_dcmplt>
 800456a:	2800      	cmp	r0, #0
 800456c:	d07e      	beq.n	800466c <_dtoa_r+0x4f4>
 800456e:	9b08      	ldr	r3, [sp, #32]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d07b      	beq.n	800466c <_dtoa_r+0x4f4>
 8004574:	f1b9 0f00 	cmp.w	r9, #0
 8004578:	dd38      	ble.n	80045ec <_dtoa_r+0x474>
 800457a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800457e:	2200      	movs	r2, #0
 8004580:	4b69      	ldr	r3, [pc, #420]	; (8004728 <_dtoa_r+0x5b0>)
 8004582:	f7fb ffa9 	bl	80004d8 <__aeabi_dmul>
 8004586:	464c      	mov	r4, r9
 8004588:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800458c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8004590:	3701      	adds	r7, #1
 8004592:	4638      	mov	r0, r7
 8004594:	f7fb ff36 	bl	8000404 <__aeabi_i2d>
 8004598:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800459c:	f7fb ff9c 	bl	80004d8 <__aeabi_dmul>
 80045a0:	2200      	movs	r2, #0
 80045a2:	4b62      	ldr	r3, [pc, #392]	; (800472c <_dtoa_r+0x5b4>)
 80045a4:	f7fb fde2 	bl	800016c <__adddf3>
 80045a8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80045ac:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80045b0:	9611      	str	r6, [sp, #68]	; 0x44
 80045b2:	2c00      	cmp	r4, #0
 80045b4:	d15d      	bne.n	8004672 <_dtoa_r+0x4fa>
 80045b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80045ba:	2200      	movs	r2, #0
 80045bc:	4b5c      	ldr	r3, [pc, #368]	; (8004730 <_dtoa_r+0x5b8>)
 80045be:	f7fb fdd3 	bl	8000168 <__aeabi_dsub>
 80045c2:	4602      	mov	r2, r0
 80045c4:	460b      	mov	r3, r1
 80045c6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80045ca:	4633      	mov	r3, r6
 80045cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80045ce:	f7fc fa13 	bl	80009f8 <__aeabi_dcmpgt>
 80045d2:	2800      	cmp	r0, #0
 80045d4:	f040 829c 	bne.w	8004b10 <_dtoa_r+0x998>
 80045d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80045dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80045de:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80045e2:	f7fc f9eb 	bl	80009bc <__aeabi_dcmplt>
 80045e6:	2800      	cmp	r0, #0
 80045e8:	f040 8290 	bne.w	8004b0c <_dtoa_r+0x994>
 80045ec:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80045f0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80045f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	f2c0 8152 	blt.w	80048a0 <_dtoa_r+0x728>
 80045fc:	f1ba 0f0e 	cmp.w	sl, #14
 8004600:	f300 814e 	bgt.w	80048a0 <_dtoa_r+0x728>
 8004604:	4b45      	ldr	r3, [pc, #276]	; (800471c <_dtoa_r+0x5a4>)
 8004606:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800460a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800460e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004612:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004614:	2b00      	cmp	r3, #0
 8004616:	f280 80db 	bge.w	80047d0 <_dtoa_r+0x658>
 800461a:	9b08      	ldr	r3, [sp, #32]
 800461c:	2b00      	cmp	r3, #0
 800461e:	f300 80d7 	bgt.w	80047d0 <_dtoa_r+0x658>
 8004622:	f040 8272 	bne.w	8004b0a <_dtoa_r+0x992>
 8004626:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800462a:	2200      	movs	r2, #0
 800462c:	4b40      	ldr	r3, [pc, #256]	; (8004730 <_dtoa_r+0x5b8>)
 800462e:	f7fb ff53 	bl	80004d8 <__aeabi_dmul>
 8004632:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004636:	f7fc f9d5 	bl	80009e4 <__aeabi_dcmpge>
 800463a:	9c08      	ldr	r4, [sp, #32]
 800463c:	4626      	mov	r6, r4
 800463e:	2800      	cmp	r0, #0
 8004640:	f040 8248 	bne.w	8004ad4 <_dtoa_r+0x95c>
 8004644:	2331      	movs	r3, #49	; 0x31
 8004646:	9f03      	ldr	r7, [sp, #12]
 8004648:	f10a 0a01 	add.w	sl, sl, #1
 800464c:	f807 3b01 	strb.w	r3, [r7], #1
 8004650:	e244      	b.n	8004adc <_dtoa_r+0x964>
 8004652:	07e2      	lsls	r2, r4, #31
 8004654:	d505      	bpl.n	8004662 <_dtoa_r+0x4ea>
 8004656:	e9d6 2300 	ldrd	r2, r3, [r6]
 800465a:	f7fb ff3d 	bl	80004d8 <__aeabi_dmul>
 800465e:	2301      	movs	r3, #1
 8004660:	3701      	adds	r7, #1
 8004662:	1064      	asrs	r4, r4, #1
 8004664:	3608      	adds	r6, #8
 8004666:	e76d      	b.n	8004544 <_dtoa_r+0x3cc>
 8004668:	2702      	movs	r7, #2
 800466a:	e770      	b.n	800454e <_dtoa_r+0x3d6>
 800466c:	46d0      	mov	r8, sl
 800466e:	9c08      	ldr	r4, [sp, #32]
 8004670:	e78f      	b.n	8004592 <_dtoa_r+0x41a>
 8004672:	9903      	ldr	r1, [sp, #12]
 8004674:	4b29      	ldr	r3, [pc, #164]	; (800471c <_dtoa_r+0x5a4>)
 8004676:	4421      	add	r1, r4
 8004678:	9112      	str	r1, [sp, #72]	; 0x48
 800467a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800467c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004680:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004684:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004688:	2900      	cmp	r1, #0
 800468a:	d055      	beq.n	8004738 <_dtoa_r+0x5c0>
 800468c:	2000      	movs	r0, #0
 800468e:	4929      	ldr	r1, [pc, #164]	; (8004734 <_dtoa_r+0x5bc>)
 8004690:	f7fc f84c 	bl	800072c <__aeabi_ddiv>
 8004694:	463b      	mov	r3, r7
 8004696:	4632      	mov	r2, r6
 8004698:	f7fb fd66 	bl	8000168 <__aeabi_dsub>
 800469c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80046a0:	9f03      	ldr	r7, [sp, #12]
 80046a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80046a6:	f7fc f9c7 	bl	8000a38 <__aeabi_d2iz>
 80046aa:	4604      	mov	r4, r0
 80046ac:	f7fb feaa 	bl	8000404 <__aeabi_i2d>
 80046b0:	4602      	mov	r2, r0
 80046b2:	460b      	mov	r3, r1
 80046b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80046b8:	f7fb fd56 	bl	8000168 <__aeabi_dsub>
 80046bc:	4602      	mov	r2, r0
 80046be:	460b      	mov	r3, r1
 80046c0:	3430      	adds	r4, #48	; 0x30
 80046c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80046c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80046ca:	f807 4b01 	strb.w	r4, [r7], #1
 80046ce:	f7fc f975 	bl	80009bc <__aeabi_dcmplt>
 80046d2:	2800      	cmp	r0, #0
 80046d4:	d174      	bne.n	80047c0 <_dtoa_r+0x648>
 80046d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80046da:	2000      	movs	r0, #0
 80046dc:	4911      	ldr	r1, [pc, #68]	; (8004724 <_dtoa_r+0x5ac>)
 80046de:	f7fb fd43 	bl	8000168 <__aeabi_dsub>
 80046e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80046e6:	f7fc f969 	bl	80009bc <__aeabi_dcmplt>
 80046ea:	2800      	cmp	r0, #0
 80046ec:	f040 80b7 	bne.w	800485e <_dtoa_r+0x6e6>
 80046f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80046f2:	429f      	cmp	r7, r3
 80046f4:	f43f af7a 	beq.w	80045ec <_dtoa_r+0x474>
 80046f8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80046fc:	2200      	movs	r2, #0
 80046fe:	4b0a      	ldr	r3, [pc, #40]	; (8004728 <_dtoa_r+0x5b0>)
 8004700:	f7fb feea 	bl	80004d8 <__aeabi_dmul>
 8004704:	2200      	movs	r2, #0
 8004706:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800470a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800470e:	4b06      	ldr	r3, [pc, #24]	; (8004728 <_dtoa_r+0x5b0>)
 8004710:	f7fb fee2 	bl	80004d8 <__aeabi_dmul>
 8004714:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004718:	e7c3      	b.n	80046a2 <_dtoa_r+0x52a>
 800471a:	bf00      	nop
 800471c:	08006330 	.word	0x08006330
 8004720:	08006308 	.word	0x08006308
 8004724:	3ff00000 	.word	0x3ff00000
 8004728:	40240000 	.word	0x40240000
 800472c:	401c0000 	.word	0x401c0000
 8004730:	40140000 	.word	0x40140000
 8004734:	3fe00000 	.word	0x3fe00000
 8004738:	4630      	mov	r0, r6
 800473a:	4639      	mov	r1, r7
 800473c:	f7fb fecc 	bl	80004d8 <__aeabi_dmul>
 8004740:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004742:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004746:	9c03      	ldr	r4, [sp, #12]
 8004748:	9314      	str	r3, [sp, #80]	; 0x50
 800474a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800474e:	f7fc f973 	bl	8000a38 <__aeabi_d2iz>
 8004752:	9015      	str	r0, [sp, #84]	; 0x54
 8004754:	f7fb fe56 	bl	8000404 <__aeabi_i2d>
 8004758:	4602      	mov	r2, r0
 800475a:	460b      	mov	r3, r1
 800475c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004760:	f7fb fd02 	bl	8000168 <__aeabi_dsub>
 8004764:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004766:	4606      	mov	r6, r0
 8004768:	3330      	adds	r3, #48	; 0x30
 800476a:	f804 3b01 	strb.w	r3, [r4], #1
 800476e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004770:	460f      	mov	r7, r1
 8004772:	429c      	cmp	r4, r3
 8004774:	f04f 0200 	mov.w	r2, #0
 8004778:	d124      	bne.n	80047c4 <_dtoa_r+0x64c>
 800477a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800477e:	4bb0      	ldr	r3, [pc, #704]	; (8004a40 <_dtoa_r+0x8c8>)
 8004780:	f7fb fcf4 	bl	800016c <__adddf3>
 8004784:	4602      	mov	r2, r0
 8004786:	460b      	mov	r3, r1
 8004788:	4630      	mov	r0, r6
 800478a:	4639      	mov	r1, r7
 800478c:	f7fc f934 	bl	80009f8 <__aeabi_dcmpgt>
 8004790:	2800      	cmp	r0, #0
 8004792:	d163      	bne.n	800485c <_dtoa_r+0x6e4>
 8004794:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004798:	2000      	movs	r0, #0
 800479a:	49a9      	ldr	r1, [pc, #676]	; (8004a40 <_dtoa_r+0x8c8>)
 800479c:	f7fb fce4 	bl	8000168 <__aeabi_dsub>
 80047a0:	4602      	mov	r2, r0
 80047a2:	460b      	mov	r3, r1
 80047a4:	4630      	mov	r0, r6
 80047a6:	4639      	mov	r1, r7
 80047a8:	f7fc f908 	bl	80009bc <__aeabi_dcmplt>
 80047ac:	2800      	cmp	r0, #0
 80047ae:	f43f af1d 	beq.w	80045ec <_dtoa_r+0x474>
 80047b2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80047b4:	1e7b      	subs	r3, r7, #1
 80047b6:	9314      	str	r3, [sp, #80]	; 0x50
 80047b8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80047bc:	2b30      	cmp	r3, #48	; 0x30
 80047be:	d0f8      	beq.n	80047b2 <_dtoa_r+0x63a>
 80047c0:	46c2      	mov	sl, r8
 80047c2:	e03b      	b.n	800483c <_dtoa_r+0x6c4>
 80047c4:	4b9f      	ldr	r3, [pc, #636]	; (8004a44 <_dtoa_r+0x8cc>)
 80047c6:	f7fb fe87 	bl	80004d8 <__aeabi_dmul>
 80047ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80047ce:	e7bc      	b.n	800474a <_dtoa_r+0x5d2>
 80047d0:	9f03      	ldr	r7, [sp, #12]
 80047d2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80047d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80047da:	4640      	mov	r0, r8
 80047dc:	4649      	mov	r1, r9
 80047de:	f7fb ffa5 	bl	800072c <__aeabi_ddiv>
 80047e2:	f7fc f929 	bl	8000a38 <__aeabi_d2iz>
 80047e6:	4604      	mov	r4, r0
 80047e8:	f7fb fe0c 	bl	8000404 <__aeabi_i2d>
 80047ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80047f0:	f7fb fe72 	bl	80004d8 <__aeabi_dmul>
 80047f4:	4602      	mov	r2, r0
 80047f6:	460b      	mov	r3, r1
 80047f8:	4640      	mov	r0, r8
 80047fa:	4649      	mov	r1, r9
 80047fc:	f7fb fcb4 	bl	8000168 <__aeabi_dsub>
 8004800:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004804:	f807 6b01 	strb.w	r6, [r7], #1
 8004808:	9e03      	ldr	r6, [sp, #12]
 800480a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800480e:	1bbe      	subs	r6, r7, r6
 8004810:	45b4      	cmp	ip, r6
 8004812:	4602      	mov	r2, r0
 8004814:	460b      	mov	r3, r1
 8004816:	d136      	bne.n	8004886 <_dtoa_r+0x70e>
 8004818:	f7fb fca8 	bl	800016c <__adddf3>
 800481c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004820:	4680      	mov	r8, r0
 8004822:	4689      	mov	r9, r1
 8004824:	f7fc f8e8 	bl	80009f8 <__aeabi_dcmpgt>
 8004828:	bb58      	cbnz	r0, 8004882 <_dtoa_r+0x70a>
 800482a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800482e:	4640      	mov	r0, r8
 8004830:	4649      	mov	r1, r9
 8004832:	f7fc f8b9 	bl	80009a8 <__aeabi_dcmpeq>
 8004836:	b108      	cbz	r0, 800483c <_dtoa_r+0x6c4>
 8004838:	07e1      	lsls	r1, r4, #31
 800483a:	d422      	bmi.n	8004882 <_dtoa_r+0x70a>
 800483c:	4628      	mov	r0, r5
 800483e:	4659      	mov	r1, fp
 8004840:	f000 fae2 	bl	8004e08 <_Bfree>
 8004844:	2300      	movs	r3, #0
 8004846:	703b      	strb	r3, [r7, #0]
 8004848:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800484a:	f10a 0001 	add.w	r0, sl, #1
 800484e:	6018      	str	r0, [r3, #0]
 8004850:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004852:	2b00      	cmp	r3, #0
 8004854:	f43f acde 	beq.w	8004214 <_dtoa_r+0x9c>
 8004858:	601f      	str	r7, [r3, #0]
 800485a:	e4db      	b.n	8004214 <_dtoa_r+0x9c>
 800485c:	4627      	mov	r7, r4
 800485e:	463b      	mov	r3, r7
 8004860:	461f      	mov	r7, r3
 8004862:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004866:	2a39      	cmp	r2, #57	; 0x39
 8004868:	d107      	bne.n	800487a <_dtoa_r+0x702>
 800486a:	9a03      	ldr	r2, [sp, #12]
 800486c:	429a      	cmp	r2, r3
 800486e:	d1f7      	bne.n	8004860 <_dtoa_r+0x6e8>
 8004870:	2230      	movs	r2, #48	; 0x30
 8004872:	9903      	ldr	r1, [sp, #12]
 8004874:	f108 0801 	add.w	r8, r8, #1
 8004878:	700a      	strb	r2, [r1, #0]
 800487a:	781a      	ldrb	r2, [r3, #0]
 800487c:	3201      	adds	r2, #1
 800487e:	701a      	strb	r2, [r3, #0]
 8004880:	e79e      	b.n	80047c0 <_dtoa_r+0x648>
 8004882:	46d0      	mov	r8, sl
 8004884:	e7eb      	b.n	800485e <_dtoa_r+0x6e6>
 8004886:	2200      	movs	r2, #0
 8004888:	4b6e      	ldr	r3, [pc, #440]	; (8004a44 <_dtoa_r+0x8cc>)
 800488a:	f7fb fe25 	bl	80004d8 <__aeabi_dmul>
 800488e:	2200      	movs	r2, #0
 8004890:	2300      	movs	r3, #0
 8004892:	4680      	mov	r8, r0
 8004894:	4689      	mov	r9, r1
 8004896:	f7fc f887 	bl	80009a8 <__aeabi_dcmpeq>
 800489a:	2800      	cmp	r0, #0
 800489c:	d09b      	beq.n	80047d6 <_dtoa_r+0x65e>
 800489e:	e7cd      	b.n	800483c <_dtoa_r+0x6c4>
 80048a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80048a2:	2a00      	cmp	r2, #0
 80048a4:	f000 80d0 	beq.w	8004a48 <_dtoa_r+0x8d0>
 80048a8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80048aa:	2a01      	cmp	r2, #1
 80048ac:	f300 80ae 	bgt.w	8004a0c <_dtoa_r+0x894>
 80048b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80048b2:	2a00      	cmp	r2, #0
 80048b4:	f000 80a6 	beq.w	8004a04 <_dtoa_r+0x88c>
 80048b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80048bc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80048be:	9f06      	ldr	r7, [sp, #24]
 80048c0:	9a06      	ldr	r2, [sp, #24]
 80048c2:	2101      	movs	r1, #1
 80048c4:	441a      	add	r2, r3
 80048c6:	9206      	str	r2, [sp, #24]
 80048c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048ca:	4628      	mov	r0, r5
 80048cc:	441a      	add	r2, r3
 80048ce:	9209      	str	r2, [sp, #36]	; 0x24
 80048d0:	f000 fb50 	bl	8004f74 <__i2b>
 80048d4:	4606      	mov	r6, r0
 80048d6:	2f00      	cmp	r7, #0
 80048d8:	dd0c      	ble.n	80048f4 <_dtoa_r+0x77c>
 80048da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048dc:	2b00      	cmp	r3, #0
 80048de:	dd09      	ble.n	80048f4 <_dtoa_r+0x77c>
 80048e0:	42bb      	cmp	r3, r7
 80048e2:	bfa8      	it	ge
 80048e4:	463b      	movge	r3, r7
 80048e6:	9a06      	ldr	r2, [sp, #24]
 80048e8:	1aff      	subs	r7, r7, r3
 80048ea:	1ad2      	subs	r2, r2, r3
 80048ec:	9206      	str	r2, [sp, #24]
 80048ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	9309      	str	r3, [sp, #36]	; 0x24
 80048f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048f6:	b1f3      	cbz	r3, 8004936 <_dtoa_r+0x7be>
 80048f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	f000 80a8 	beq.w	8004a50 <_dtoa_r+0x8d8>
 8004900:	2c00      	cmp	r4, #0
 8004902:	dd10      	ble.n	8004926 <_dtoa_r+0x7ae>
 8004904:	4631      	mov	r1, r6
 8004906:	4622      	mov	r2, r4
 8004908:	4628      	mov	r0, r5
 800490a:	f000 fbf1 	bl	80050f0 <__pow5mult>
 800490e:	465a      	mov	r2, fp
 8004910:	4601      	mov	r1, r0
 8004912:	4606      	mov	r6, r0
 8004914:	4628      	mov	r0, r5
 8004916:	f000 fb43 	bl	8004fa0 <__multiply>
 800491a:	4680      	mov	r8, r0
 800491c:	4659      	mov	r1, fp
 800491e:	4628      	mov	r0, r5
 8004920:	f000 fa72 	bl	8004e08 <_Bfree>
 8004924:	46c3      	mov	fp, r8
 8004926:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004928:	1b1a      	subs	r2, r3, r4
 800492a:	d004      	beq.n	8004936 <_dtoa_r+0x7be>
 800492c:	4659      	mov	r1, fp
 800492e:	4628      	mov	r0, r5
 8004930:	f000 fbde 	bl	80050f0 <__pow5mult>
 8004934:	4683      	mov	fp, r0
 8004936:	2101      	movs	r1, #1
 8004938:	4628      	mov	r0, r5
 800493a:	f000 fb1b 	bl	8004f74 <__i2b>
 800493e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004940:	4604      	mov	r4, r0
 8004942:	2b00      	cmp	r3, #0
 8004944:	f340 8086 	ble.w	8004a54 <_dtoa_r+0x8dc>
 8004948:	461a      	mov	r2, r3
 800494a:	4601      	mov	r1, r0
 800494c:	4628      	mov	r0, r5
 800494e:	f000 fbcf 	bl	80050f0 <__pow5mult>
 8004952:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004954:	4604      	mov	r4, r0
 8004956:	2b01      	cmp	r3, #1
 8004958:	dd7f      	ble.n	8004a5a <_dtoa_r+0x8e2>
 800495a:	f04f 0800 	mov.w	r8, #0
 800495e:	6923      	ldr	r3, [r4, #16]
 8004960:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004964:	6918      	ldr	r0, [r3, #16]
 8004966:	f000 fab7 	bl	8004ed8 <__hi0bits>
 800496a:	f1c0 0020 	rsb	r0, r0, #32
 800496e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004970:	4418      	add	r0, r3
 8004972:	f010 001f 	ands.w	r0, r0, #31
 8004976:	f000 8092 	beq.w	8004a9e <_dtoa_r+0x926>
 800497a:	f1c0 0320 	rsb	r3, r0, #32
 800497e:	2b04      	cmp	r3, #4
 8004980:	f340 808a 	ble.w	8004a98 <_dtoa_r+0x920>
 8004984:	f1c0 001c 	rsb	r0, r0, #28
 8004988:	9b06      	ldr	r3, [sp, #24]
 800498a:	4407      	add	r7, r0
 800498c:	4403      	add	r3, r0
 800498e:	9306      	str	r3, [sp, #24]
 8004990:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004992:	4403      	add	r3, r0
 8004994:	9309      	str	r3, [sp, #36]	; 0x24
 8004996:	9b06      	ldr	r3, [sp, #24]
 8004998:	2b00      	cmp	r3, #0
 800499a:	dd05      	ble.n	80049a8 <_dtoa_r+0x830>
 800499c:	4659      	mov	r1, fp
 800499e:	461a      	mov	r2, r3
 80049a0:	4628      	mov	r0, r5
 80049a2:	f000 fbff 	bl	80051a4 <__lshift>
 80049a6:	4683      	mov	fp, r0
 80049a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	dd05      	ble.n	80049ba <_dtoa_r+0x842>
 80049ae:	4621      	mov	r1, r4
 80049b0:	461a      	mov	r2, r3
 80049b2:	4628      	mov	r0, r5
 80049b4:	f000 fbf6 	bl	80051a4 <__lshift>
 80049b8:	4604      	mov	r4, r0
 80049ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d070      	beq.n	8004aa2 <_dtoa_r+0x92a>
 80049c0:	4621      	mov	r1, r4
 80049c2:	4658      	mov	r0, fp
 80049c4:	f000 fc5e 	bl	8005284 <__mcmp>
 80049c8:	2800      	cmp	r0, #0
 80049ca:	da6a      	bge.n	8004aa2 <_dtoa_r+0x92a>
 80049cc:	2300      	movs	r3, #0
 80049ce:	4659      	mov	r1, fp
 80049d0:	220a      	movs	r2, #10
 80049d2:	4628      	mov	r0, r5
 80049d4:	f000 fa3a 	bl	8004e4c <__multadd>
 80049d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80049da:	4683      	mov	fp, r0
 80049dc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	f000 8194 	beq.w	8004d0e <_dtoa_r+0xb96>
 80049e6:	4631      	mov	r1, r6
 80049e8:	2300      	movs	r3, #0
 80049ea:	220a      	movs	r2, #10
 80049ec:	4628      	mov	r0, r5
 80049ee:	f000 fa2d 	bl	8004e4c <__multadd>
 80049f2:	f1b9 0f00 	cmp.w	r9, #0
 80049f6:	4606      	mov	r6, r0
 80049f8:	f300 8093 	bgt.w	8004b22 <_dtoa_r+0x9aa>
 80049fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	dc57      	bgt.n	8004ab2 <_dtoa_r+0x93a>
 8004a02:	e08e      	b.n	8004b22 <_dtoa_r+0x9aa>
 8004a04:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004a06:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004a0a:	e757      	b.n	80048bc <_dtoa_r+0x744>
 8004a0c:	9b08      	ldr	r3, [sp, #32]
 8004a0e:	1e5c      	subs	r4, r3, #1
 8004a10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a12:	42a3      	cmp	r3, r4
 8004a14:	bfb7      	itett	lt
 8004a16:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004a18:	1b1c      	subge	r4, r3, r4
 8004a1a:	1ae2      	sublt	r2, r4, r3
 8004a1c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004a1e:	bfbe      	ittt	lt
 8004a20:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004a22:	189b      	addlt	r3, r3, r2
 8004a24:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004a26:	9b08      	ldr	r3, [sp, #32]
 8004a28:	bfb8      	it	lt
 8004a2a:	2400      	movlt	r4, #0
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	bfbb      	ittet	lt
 8004a30:	9b06      	ldrlt	r3, [sp, #24]
 8004a32:	9a08      	ldrlt	r2, [sp, #32]
 8004a34:	9f06      	ldrge	r7, [sp, #24]
 8004a36:	1a9f      	sublt	r7, r3, r2
 8004a38:	bfac      	ite	ge
 8004a3a:	9b08      	ldrge	r3, [sp, #32]
 8004a3c:	2300      	movlt	r3, #0
 8004a3e:	e73f      	b.n	80048c0 <_dtoa_r+0x748>
 8004a40:	3fe00000 	.word	0x3fe00000
 8004a44:	40240000 	.word	0x40240000
 8004a48:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004a4a:	9f06      	ldr	r7, [sp, #24]
 8004a4c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004a4e:	e742      	b.n	80048d6 <_dtoa_r+0x75e>
 8004a50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a52:	e76b      	b.n	800492c <_dtoa_r+0x7b4>
 8004a54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	dc19      	bgt.n	8004a8e <_dtoa_r+0x916>
 8004a5a:	9b04      	ldr	r3, [sp, #16]
 8004a5c:	b9bb      	cbnz	r3, 8004a8e <_dtoa_r+0x916>
 8004a5e:	9b05      	ldr	r3, [sp, #20]
 8004a60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a64:	b99b      	cbnz	r3, 8004a8e <_dtoa_r+0x916>
 8004a66:	9b05      	ldr	r3, [sp, #20]
 8004a68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004a6c:	0d1b      	lsrs	r3, r3, #20
 8004a6e:	051b      	lsls	r3, r3, #20
 8004a70:	b183      	cbz	r3, 8004a94 <_dtoa_r+0x91c>
 8004a72:	f04f 0801 	mov.w	r8, #1
 8004a76:	9b06      	ldr	r3, [sp, #24]
 8004a78:	3301      	adds	r3, #1
 8004a7a:	9306      	str	r3, [sp, #24]
 8004a7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a7e:	3301      	adds	r3, #1
 8004a80:	9309      	str	r3, [sp, #36]	; 0x24
 8004a82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	f47f af6a 	bne.w	800495e <_dtoa_r+0x7e6>
 8004a8a:	2001      	movs	r0, #1
 8004a8c:	e76f      	b.n	800496e <_dtoa_r+0x7f6>
 8004a8e:	f04f 0800 	mov.w	r8, #0
 8004a92:	e7f6      	b.n	8004a82 <_dtoa_r+0x90a>
 8004a94:	4698      	mov	r8, r3
 8004a96:	e7f4      	b.n	8004a82 <_dtoa_r+0x90a>
 8004a98:	f43f af7d 	beq.w	8004996 <_dtoa_r+0x81e>
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	301c      	adds	r0, #28
 8004aa0:	e772      	b.n	8004988 <_dtoa_r+0x810>
 8004aa2:	9b08      	ldr	r3, [sp, #32]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	dc36      	bgt.n	8004b16 <_dtoa_r+0x99e>
 8004aa8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	dd33      	ble.n	8004b16 <_dtoa_r+0x99e>
 8004aae:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ab2:	f1b9 0f00 	cmp.w	r9, #0
 8004ab6:	d10d      	bne.n	8004ad4 <_dtoa_r+0x95c>
 8004ab8:	4621      	mov	r1, r4
 8004aba:	464b      	mov	r3, r9
 8004abc:	2205      	movs	r2, #5
 8004abe:	4628      	mov	r0, r5
 8004ac0:	f000 f9c4 	bl	8004e4c <__multadd>
 8004ac4:	4601      	mov	r1, r0
 8004ac6:	4604      	mov	r4, r0
 8004ac8:	4658      	mov	r0, fp
 8004aca:	f000 fbdb 	bl	8005284 <__mcmp>
 8004ace:	2800      	cmp	r0, #0
 8004ad0:	f73f adb8 	bgt.w	8004644 <_dtoa_r+0x4cc>
 8004ad4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004ad6:	9f03      	ldr	r7, [sp, #12]
 8004ad8:	ea6f 0a03 	mvn.w	sl, r3
 8004adc:	f04f 0800 	mov.w	r8, #0
 8004ae0:	4621      	mov	r1, r4
 8004ae2:	4628      	mov	r0, r5
 8004ae4:	f000 f990 	bl	8004e08 <_Bfree>
 8004ae8:	2e00      	cmp	r6, #0
 8004aea:	f43f aea7 	beq.w	800483c <_dtoa_r+0x6c4>
 8004aee:	f1b8 0f00 	cmp.w	r8, #0
 8004af2:	d005      	beq.n	8004b00 <_dtoa_r+0x988>
 8004af4:	45b0      	cmp	r8, r6
 8004af6:	d003      	beq.n	8004b00 <_dtoa_r+0x988>
 8004af8:	4641      	mov	r1, r8
 8004afa:	4628      	mov	r0, r5
 8004afc:	f000 f984 	bl	8004e08 <_Bfree>
 8004b00:	4631      	mov	r1, r6
 8004b02:	4628      	mov	r0, r5
 8004b04:	f000 f980 	bl	8004e08 <_Bfree>
 8004b08:	e698      	b.n	800483c <_dtoa_r+0x6c4>
 8004b0a:	2400      	movs	r4, #0
 8004b0c:	4626      	mov	r6, r4
 8004b0e:	e7e1      	b.n	8004ad4 <_dtoa_r+0x95c>
 8004b10:	46c2      	mov	sl, r8
 8004b12:	4626      	mov	r6, r4
 8004b14:	e596      	b.n	8004644 <_dtoa_r+0x4cc>
 8004b16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	f000 80fd 	beq.w	8004d1c <_dtoa_r+0xba4>
 8004b22:	2f00      	cmp	r7, #0
 8004b24:	dd05      	ble.n	8004b32 <_dtoa_r+0x9ba>
 8004b26:	4631      	mov	r1, r6
 8004b28:	463a      	mov	r2, r7
 8004b2a:	4628      	mov	r0, r5
 8004b2c:	f000 fb3a 	bl	80051a4 <__lshift>
 8004b30:	4606      	mov	r6, r0
 8004b32:	f1b8 0f00 	cmp.w	r8, #0
 8004b36:	d05c      	beq.n	8004bf2 <_dtoa_r+0xa7a>
 8004b38:	4628      	mov	r0, r5
 8004b3a:	6871      	ldr	r1, [r6, #4]
 8004b3c:	f000 f924 	bl	8004d88 <_Balloc>
 8004b40:	4607      	mov	r7, r0
 8004b42:	b928      	cbnz	r0, 8004b50 <_dtoa_r+0x9d8>
 8004b44:	4602      	mov	r2, r0
 8004b46:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004b4a:	4b7f      	ldr	r3, [pc, #508]	; (8004d48 <_dtoa_r+0xbd0>)
 8004b4c:	f7ff bb28 	b.w	80041a0 <_dtoa_r+0x28>
 8004b50:	6932      	ldr	r2, [r6, #16]
 8004b52:	f106 010c 	add.w	r1, r6, #12
 8004b56:	3202      	adds	r2, #2
 8004b58:	0092      	lsls	r2, r2, #2
 8004b5a:	300c      	adds	r0, #12
 8004b5c:	f7fe fe0a 	bl	8003774 <memcpy>
 8004b60:	2201      	movs	r2, #1
 8004b62:	4639      	mov	r1, r7
 8004b64:	4628      	mov	r0, r5
 8004b66:	f000 fb1d 	bl	80051a4 <__lshift>
 8004b6a:	46b0      	mov	r8, r6
 8004b6c:	4606      	mov	r6, r0
 8004b6e:	9b03      	ldr	r3, [sp, #12]
 8004b70:	3301      	adds	r3, #1
 8004b72:	9308      	str	r3, [sp, #32]
 8004b74:	9b03      	ldr	r3, [sp, #12]
 8004b76:	444b      	add	r3, r9
 8004b78:	930a      	str	r3, [sp, #40]	; 0x28
 8004b7a:	9b04      	ldr	r3, [sp, #16]
 8004b7c:	f003 0301 	and.w	r3, r3, #1
 8004b80:	9309      	str	r3, [sp, #36]	; 0x24
 8004b82:	9b08      	ldr	r3, [sp, #32]
 8004b84:	4621      	mov	r1, r4
 8004b86:	3b01      	subs	r3, #1
 8004b88:	4658      	mov	r0, fp
 8004b8a:	9304      	str	r3, [sp, #16]
 8004b8c:	f7ff fa68 	bl	8004060 <quorem>
 8004b90:	4603      	mov	r3, r0
 8004b92:	4641      	mov	r1, r8
 8004b94:	3330      	adds	r3, #48	; 0x30
 8004b96:	9006      	str	r0, [sp, #24]
 8004b98:	4658      	mov	r0, fp
 8004b9a:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b9c:	f000 fb72 	bl	8005284 <__mcmp>
 8004ba0:	4632      	mov	r2, r6
 8004ba2:	4681      	mov	r9, r0
 8004ba4:	4621      	mov	r1, r4
 8004ba6:	4628      	mov	r0, r5
 8004ba8:	f000 fb88 	bl	80052bc <__mdiff>
 8004bac:	68c2      	ldr	r2, [r0, #12]
 8004bae:	4607      	mov	r7, r0
 8004bb0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bb2:	bb02      	cbnz	r2, 8004bf6 <_dtoa_r+0xa7e>
 8004bb4:	4601      	mov	r1, r0
 8004bb6:	4658      	mov	r0, fp
 8004bb8:	f000 fb64 	bl	8005284 <__mcmp>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bc0:	4639      	mov	r1, r7
 8004bc2:	4628      	mov	r0, r5
 8004bc4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8004bc8:	f000 f91e 	bl	8004e08 <_Bfree>
 8004bcc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004bce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004bd0:	9f08      	ldr	r7, [sp, #32]
 8004bd2:	ea43 0102 	orr.w	r1, r3, r2
 8004bd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bd8:	430b      	orrs	r3, r1
 8004bda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bdc:	d10d      	bne.n	8004bfa <_dtoa_r+0xa82>
 8004bde:	2b39      	cmp	r3, #57	; 0x39
 8004be0:	d029      	beq.n	8004c36 <_dtoa_r+0xabe>
 8004be2:	f1b9 0f00 	cmp.w	r9, #0
 8004be6:	dd01      	ble.n	8004bec <_dtoa_r+0xa74>
 8004be8:	9b06      	ldr	r3, [sp, #24]
 8004bea:	3331      	adds	r3, #49	; 0x31
 8004bec:	9a04      	ldr	r2, [sp, #16]
 8004bee:	7013      	strb	r3, [r2, #0]
 8004bf0:	e776      	b.n	8004ae0 <_dtoa_r+0x968>
 8004bf2:	4630      	mov	r0, r6
 8004bf4:	e7b9      	b.n	8004b6a <_dtoa_r+0x9f2>
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	e7e2      	b.n	8004bc0 <_dtoa_r+0xa48>
 8004bfa:	f1b9 0f00 	cmp.w	r9, #0
 8004bfe:	db06      	blt.n	8004c0e <_dtoa_r+0xa96>
 8004c00:	9922      	ldr	r1, [sp, #136]	; 0x88
 8004c02:	ea41 0909 	orr.w	r9, r1, r9
 8004c06:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004c08:	ea59 0101 	orrs.w	r1, r9, r1
 8004c0c:	d120      	bne.n	8004c50 <_dtoa_r+0xad8>
 8004c0e:	2a00      	cmp	r2, #0
 8004c10:	ddec      	ble.n	8004bec <_dtoa_r+0xa74>
 8004c12:	4659      	mov	r1, fp
 8004c14:	2201      	movs	r2, #1
 8004c16:	4628      	mov	r0, r5
 8004c18:	9308      	str	r3, [sp, #32]
 8004c1a:	f000 fac3 	bl	80051a4 <__lshift>
 8004c1e:	4621      	mov	r1, r4
 8004c20:	4683      	mov	fp, r0
 8004c22:	f000 fb2f 	bl	8005284 <__mcmp>
 8004c26:	2800      	cmp	r0, #0
 8004c28:	9b08      	ldr	r3, [sp, #32]
 8004c2a:	dc02      	bgt.n	8004c32 <_dtoa_r+0xaba>
 8004c2c:	d1de      	bne.n	8004bec <_dtoa_r+0xa74>
 8004c2e:	07da      	lsls	r2, r3, #31
 8004c30:	d5dc      	bpl.n	8004bec <_dtoa_r+0xa74>
 8004c32:	2b39      	cmp	r3, #57	; 0x39
 8004c34:	d1d8      	bne.n	8004be8 <_dtoa_r+0xa70>
 8004c36:	2339      	movs	r3, #57	; 0x39
 8004c38:	9a04      	ldr	r2, [sp, #16]
 8004c3a:	7013      	strb	r3, [r2, #0]
 8004c3c:	463b      	mov	r3, r7
 8004c3e:	461f      	mov	r7, r3
 8004c40:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8004c44:	3b01      	subs	r3, #1
 8004c46:	2a39      	cmp	r2, #57	; 0x39
 8004c48:	d050      	beq.n	8004cec <_dtoa_r+0xb74>
 8004c4a:	3201      	adds	r2, #1
 8004c4c:	701a      	strb	r2, [r3, #0]
 8004c4e:	e747      	b.n	8004ae0 <_dtoa_r+0x968>
 8004c50:	2a00      	cmp	r2, #0
 8004c52:	dd03      	ble.n	8004c5c <_dtoa_r+0xae4>
 8004c54:	2b39      	cmp	r3, #57	; 0x39
 8004c56:	d0ee      	beq.n	8004c36 <_dtoa_r+0xabe>
 8004c58:	3301      	adds	r3, #1
 8004c5a:	e7c7      	b.n	8004bec <_dtoa_r+0xa74>
 8004c5c:	9a08      	ldr	r2, [sp, #32]
 8004c5e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004c60:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004c64:	428a      	cmp	r2, r1
 8004c66:	d02a      	beq.n	8004cbe <_dtoa_r+0xb46>
 8004c68:	4659      	mov	r1, fp
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	220a      	movs	r2, #10
 8004c6e:	4628      	mov	r0, r5
 8004c70:	f000 f8ec 	bl	8004e4c <__multadd>
 8004c74:	45b0      	cmp	r8, r6
 8004c76:	4683      	mov	fp, r0
 8004c78:	f04f 0300 	mov.w	r3, #0
 8004c7c:	f04f 020a 	mov.w	r2, #10
 8004c80:	4641      	mov	r1, r8
 8004c82:	4628      	mov	r0, r5
 8004c84:	d107      	bne.n	8004c96 <_dtoa_r+0xb1e>
 8004c86:	f000 f8e1 	bl	8004e4c <__multadd>
 8004c8a:	4680      	mov	r8, r0
 8004c8c:	4606      	mov	r6, r0
 8004c8e:	9b08      	ldr	r3, [sp, #32]
 8004c90:	3301      	adds	r3, #1
 8004c92:	9308      	str	r3, [sp, #32]
 8004c94:	e775      	b.n	8004b82 <_dtoa_r+0xa0a>
 8004c96:	f000 f8d9 	bl	8004e4c <__multadd>
 8004c9a:	4631      	mov	r1, r6
 8004c9c:	4680      	mov	r8, r0
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	220a      	movs	r2, #10
 8004ca2:	4628      	mov	r0, r5
 8004ca4:	f000 f8d2 	bl	8004e4c <__multadd>
 8004ca8:	4606      	mov	r6, r0
 8004caa:	e7f0      	b.n	8004c8e <_dtoa_r+0xb16>
 8004cac:	f1b9 0f00 	cmp.w	r9, #0
 8004cb0:	bfcc      	ite	gt
 8004cb2:	464f      	movgt	r7, r9
 8004cb4:	2701      	movle	r7, #1
 8004cb6:	f04f 0800 	mov.w	r8, #0
 8004cba:	9a03      	ldr	r2, [sp, #12]
 8004cbc:	4417      	add	r7, r2
 8004cbe:	4659      	mov	r1, fp
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	4628      	mov	r0, r5
 8004cc4:	9308      	str	r3, [sp, #32]
 8004cc6:	f000 fa6d 	bl	80051a4 <__lshift>
 8004cca:	4621      	mov	r1, r4
 8004ccc:	4683      	mov	fp, r0
 8004cce:	f000 fad9 	bl	8005284 <__mcmp>
 8004cd2:	2800      	cmp	r0, #0
 8004cd4:	dcb2      	bgt.n	8004c3c <_dtoa_r+0xac4>
 8004cd6:	d102      	bne.n	8004cde <_dtoa_r+0xb66>
 8004cd8:	9b08      	ldr	r3, [sp, #32]
 8004cda:	07db      	lsls	r3, r3, #31
 8004cdc:	d4ae      	bmi.n	8004c3c <_dtoa_r+0xac4>
 8004cde:	463b      	mov	r3, r7
 8004ce0:	461f      	mov	r7, r3
 8004ce2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004ce6:	2a30      	cmp	r2, #48	; 0x30
 8004ce8:	d0fa      	beq.n	8004ce0 <_dtoa_r+0xb68>
 8004cea:	e6f9      	b.n	8004ae0 <_dtoa_r+0x968>
 8004cec:	9a03      	ldr	r2, [sp, #12]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d1a5      	bne.n	8004c3e <_dtoa_r+0xac6>
 8004cf2:	2331      	movs	r3, #49	; 0x31
 8004cf4:	f10a 0a01 	add.w	sl, sl, #1
 8004cf8:	e779      	b.n	8004bee <_dtoa_r+0xa76>
 8004cfa:	4b14      	ldr	r3, [pc, #80]	; (8004d4c <_dtoa_r+0xbd4>)
 8004cfc:	f7ff baa8 	b.w	8004250 <_dtoa_r+0xd8>
 8004d00:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	f47f aa81 	bne.w	800420a <_dtoa_r+0x92>
 8004d08:	4b11      	ldr	r3, [pc, #68]	; (8004d50 <_dtoa_r+0xbd8>)
 8004d0a:	f7ff baa1 	b.w	8004250 <_dtoa_r+0xd8>
 8004d0e:	f1b9 0f00 	cmp.w	r9, #0
 8004d12:	dc03      	bgt.n	8004d1c <_dtoa_r+0xba4>
 8004d14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	f73f aecb 	bgt.w	8004ab2 <_dtoa_r+0x93a>
 8004d1c:	9f03      	ldr	r7, [sp, #12]
 8004d1e:	4621      	mov	r1, r4
 8004d20:	4658      	mov	r0, fp
 8004d22:	f7ff f99d 	bl	8004060 <quorem>
 8004d26:	9a03      	ldr	r2, [sp, #12]
 8004d28:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8004d2c:	f807 3b01 	strb.w	r3, [r7], #1
 8004d30:	1aba      	subs	r2, r7, r2
 8004d32:	4591      	cmp	r9, r2
 8004d34:	ddba      	ble.n	8004cac <_dtoa_r+0xb34>
 8004d36:	4659      	mov	r1, fp
 8004d38:	2300      	movs	r3, #0
 8004d3a:	220a      	movs	r2, #10
 8004d3c:	4628      	mov	r0, r5
 8004d3e:	f000 f885 	bl	8004e4c <__multadd>
 8004d42:	4683      	mov	fp, r0
 8004d44:	e7eb      	b.n	8004d1e <_dtoa_r+0xba6>
 8004d46:	bf00      	nop
 8004d48:	08006297 	.word	0x08006297
 8004d4c:	080061f4 	.word	0x080061f4
 8004d50:	08006218 	.word	0x08006218

08004d54 <_localeconv_r>:
 8004d54:	4800      	ldr	r0, [pc, #0]	; (8004d58 <_localeconv_r+0x4>)
 8004d56:	4770      	bx	lr
 8004d58:	200001a8 	.word	0x200001a8

08004d5c <malloc>:
 8004d5c:	4b02      	ldr	r3, [pc, #8]	; (8004d68 <malloc+0xc>)
 8004d5e:	4601      	mov	r1, r0
 8004d60:	6818      	ldr	r0, [r3, #0]
 8004d62:	f000 bc0f 	b.w	8005584 <_malloc_r>
 8004d66:	bf00      	nop
 8004d68:	20000054 	.word	0x20000054

08004d6c <memchr>:
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	b510      	push	{r4, lr}
 8004d70:	b2c9      	uxtb	r1, r1
 8004d72:	4402      	add	r2, r0
 8004d74:	4293      	cmp	r3, r2
 8004d76:	4618      	mov	r0, r3
 8004d78:	d101      	bne.n	8004d7e <memchr+0x12>
 8004d7a:	2000      	movs	r0, #0
 8004d7c:	e003      	b.n	8004d86 <memchr+0x1a>
 8004d7e:	7804      	ldrb	r4, [r0, #0]
 8004d80:	3301      	adds	r3, #1
 8004d82:	428c      	cmp	r4, r1
 8004d84:	d1f6      	bne.n	8004d74 <memchr+0x8>
 8004d86:	bd10      	pop	{r4, pc}

08004d88 <_Balloc>:
 8004d88:	b570      	push	{r4, r5, r6, lr}
 8004d8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004d8c:	4604      	mov	r4, r0
 8004d8e:	460d      	mov	r5, r1
 8004d90:	b976      	cbnz	r6, 8004db0 <_Balloc+0x28>
 8004d92:	2010      	movs	r0, #16
 8004d94:	f7ff ffe2 	bl	8004d5c <malloc>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	6260      	str	r0, [r4, #36]	; 0x24
 8004d9c:	b920      	cbnz	r0, 8004da8 <_Balloc+0x20>
 8004d9e:	2166      	movs	r1, #102	; 0x66
 8004da0:	4b17      	ldr	r3, [pc, #92]	; (8004e00 <_Balloc+0x78>)
 8004da2:	4818      	ldr	r0, [pc, #96]	; (8004e04 <_Balloc+0x7c>)
 8004da4:	f000 fc72 	bl	800568c <__assert_func>
 8004da8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004dac:	6006      	str	r6, [r0, #0]
 8004dae:	60c6      	str	r6, [r0, #12]
 8004db0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004db2:	68f3      	ldr	r3, [r6, #12]
 8004db4:	b183      	cbz	r3, 8004dd8 <_Balloc+0x50>
 8004db6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004dbe:	b9b8      	cbnz	r0, 8004df0 <_Balloc+0x68>
 8004dc0:	2101      	movs	r1, #1
 8004dc2:	fa01 f605 	lsl.w	r6, r1, r5
 8004dc6:	1d72      	adds	r2, r6, #5
 8004dc8:	4620      	mov	r0, r4
 8004dca:	0092      	lsls	r2, r2, #2
 8004dcc:	f000 fb5e 	bl	800548c <_calloc_r>
 8004dd0:	b160      	cbz	r0, 8004dec <_Balloc+0x64>
 8004dd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004dd6:	e00e      	b.n	8004df6 <_Balloc+0x6e>
 8004dd8:	2221      	movs	r2, #33	; 0x21
 8004dda:	2104      	movs	r1, #4
 8004ddc:	4620      	mov	r0, r4
 8004dde:	f000 fb55 	bl	800548c <_calloc_r>
 8004de2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004de4:	60f0      	str	r0, [r6, #12]
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1e4      	bne.n	8004db6 <_Balloc+0x2e>
 8004dec:	2000      	movs	r0, #0
 8004dee:	bd70      	pop	{r4, r5, r6, pc}
 8004df0:	6802      	ldr	r2, [r0, #0]
 8004df2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004df6:	2300      	movs	r3, #0
 8004df8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004dfc:	e7f7      	b.n	8004dee <_Balloc+0x66>
 8004dfe:	bf00      	nop
 8004e00:	08006225 	.word	0x08006225
 8004e04:	080062a8 	.word	0x080062a8

08004e08 <_Bfree>:
 8004e08:	b570      	push	{r4, r5, r6, lr}
 8004e0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004e0c:	4605      	mov	r5, r0
 8004e0e:	460c      	mov	r4, r1
 8004e10:	b976      	cbnz	r6, 8004e30 <_Bfree+0x28>
 8004e12:	2010      	movs	r0, #16
 8004e14:	f7ff ffa2 	bl	8004d5c <malloc>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	6268      	str	r0, [r5, #36]	; 0x24
 8004e1c:	b920      	cbnz	r0, 8004e28 <_Bfree+0x20>
 8004e1e:	218a      	movs	r1, #138	; 0x8a
 8004e20:	4b08      	ldr	r3, [pc, #32]	; (8004e44 <_Bfree+0x3c>)
 8004e22:	4809      	ldr	r0, [pc, #36]	; (8004e48 <_Bfree+0x40>)
 8004e24:	f000 fc32 	bl	800568c <__assert_func>
 8004e28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004e2c:	6006      	str	r6, [r0, #0]
 8004e2e:	60c6      	str	r6, [r0, #12]
 8004e30:	b13c      	cbz	r4, 8004e42 <_Bfree+0x3a>
 8004e32:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004e34:	6862      	ldr	r2, [r4, #4]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e3c:	6021      	str	r1, [r4, #0]
 8004e3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004e42:	bd70      	pop	{r4, r5, r6, pc}
 8004e44:	08006225 	.word	0x08006225
 8004e48:	080062a8 	.word	0x080062a8

08004e4c <__multadd>:
 8004e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e50:	4607      	mov	r7, r0
 8004e52:	460c      	mov	r4, r1
 8004e54:	461e      	mov	r6, r3
 8004e56:	2000      	movs	r0, #0
 8004e58:	690d      	ldr	r5, [r1, #16]
 8004e5a:	f101 0c14 	add.w	ip, r1, #20
 8004e5e:	f8dc 3000 	ldr.w	r3, [ip]
 8004e62:	3001      	adds	r0, #1
 8004e64:	b299      	uxth	r1, r3
 8004e66:	fb02 6101 	mla	r1, r2, r1, r6
 8004e6a:	0c1e      	lsrs	r6, r3, #16
 8004e6c:	0c0b      	lsrs	r3, r1, #16
 8004e6e:	fb02 3306 	mla	r3, r2, r6, r3
 8004e72:	b289      	uxth	r1, r1
 8004e74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004e78:	4285      	cmp	r5, r0
 8004e7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004e7e:	f84c 1b04 	str.w	r1, [ip], #4
 8004e82:	dcec      	bgt.n	8004e5e <__multadd+0x12>
 8004e84:	b30e      	cbz	r6, 8004eca <__multadd+0x7e>
 8004e86:	68a3      	ldr	r3, [r4, #8]
 8004e88:	42ab      	cmp	r3, r5
 8004e8a:	dc19      	bgt.n	8004ec0 <__multadd+0x74>
 8004e8c:	6861      	ldr	r1, [r4, #4]
 8004e8e:	4638      	mov	r0, r7
 8004e90:	3101      	adds	r1, #1
 8004e92:	f7ff ff79 	bl	8004d88 <_Balloc>
 8004e96:	4680      	mov	r8, r0
 8004e98:	b928      	cbnz	r0, 8004ea6 <__multadd+0x5a>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	21b5      	movs	r1, #181	; 0xb5
 8004e9e:	4b0c      	ldr	r3, [pc, #48]	; (8004ed0 <__multadd+0x84>)
 8004ea0:	480c      	ldr	r0, [pc, #48]	; (8004ed4 <__multadd+0x88>)
 8004ea2:	f000 fbf3 	bl	800568c <__assert_func>
 8004ea6:	6922      	ldr	r2, [r4, #16]
 8004ea8:	f104 010c 	add.w	r1, r4, #12
 8004eac:	3202      	adds	r2, #2
 8004eae:	0092      	lsls	r2, r2, #2
 8004eb0:	300c      	adds	r0, #12
 8004eb2:	f7fe fc5f 	bl	8003774 <memcpy>
 8004eb6:	4621      	mov	r1, r4
 8004eb8:	4638      	mov	r0, r7
 8004eba:	f7ff ffa5 	bl	8004e08 <_Bfree>
 8004ebe:	4644      	mov	r4, r8
 8004ec0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004ec4:	3501      	adds	r5, #1
 8004ec6:	615e      	str	r6, [r3, #20]
 8004ec8:	6125      	str	r5, [r4, #16]
 8004eca:	4620      	mov	r0, r4
 8004ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ed0:	08006297 	.word	0x08006297
 8004ed4:	080062a8 	.word	0x080062a8

08004ed8 <__hi0bits>:
 8004ed8:	0c02      	lsrs	r2, r0, #16
 8004eda:	0412      	lsls	r2, r2, #16
 8004edc:	4603      	mov	r3, r0
 8004ede:	b9ca      	cbnz	r2, 8004f14 <__hi0bits+0x3c>
 8004ee0:	0403      	lsls	r3, r0, #16
 8004ee2:	2010      	movs	r0, #16
 8004ee4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004ee8:	bf04      	itt	eq
 8004eea:	021b      	lsleq	r3, r3, #8
 8004eec:	3008      	addeq	r0, #8
 8004eee:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004ef2:	bf04      	itt	eq
 8004ef4:	011b      	lsleq	r3, r3, #4
 8004ef6:	3004      	addeq	r0, #4
 8004ef8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004efc:	bf04      	itt	eq
 8004efe:	009b      	lsleq	r3, r3, #2
 8004f00:	3002      	addeq	r0, #2
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	db05      	blt.n	8004f12 <__hi0bits+0x3a>
 8004f06:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8004f0a:	f100 0001 	add.w	r0, r0, #1
 8004f0e:	bf08      	it	eq
 8004f10:	2020      	moveq	r0, #32
 8004f12:	4770      	bx	lr
 8004f14:	2000      	movs	r0, #0
 8004f16:	e7e5      	b.n	8004ee4 <__hi0bits+0xc>

08004f18 <__lo0bits>:
 8004f18:	6803      	ldr	r3, [r0, #0]
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	f013 0007 	ands.w	r0, r3, #7
 8004f20:	d00b      	beq.n	8004f3a <__lo0bits+0x22>
 8004f22:	07d9      	lsls	r1, r3, #31
 8004f24:	d421      	bmi.n	8004f6a <__lo0bits+0x52>
 8004f26:	0798      	lsls	r0, r3, #30
 8004f28:	bf49      	itett	mi
 8004f2a:	085b      	lsrmi	r3, r3, #1
 8004f2c:	089b      	lsrpl	r3, r3, #2
 8004f2e:	2001      	movmi	r0, #1
 8004f30:	6013      	strmi	r3, [r2, #0]
 8004f32:	bf5c      	itt	pl
 8004f34:	2002      	movpl	r0, #2
 8004f36:	6013      	strpl	r3, [r2, #0]
 8004f38:	4770      	bx	lr
 8004f3a:	b299      	uxth	r1, r3
 8004f3c:	b909      	cbnz	r1, 8004f42 <__lo0bits+0x2a>
 8004f3e:	2010      	movs	r0, #16
 8004f40:	0c1b      	lsrs	r3, r3, #16
 8004f42:	b2d9      	uxtb	r1, r3
 8004f44:	b909      	cbnz	r1, 8004f4a <__lo0bits+0x32>
 8004f46:	3008      	adds	r0, #8
 8004f48:	0a1b      	lsrs	r3, r3, #8
 8004f4a:	0719      	lsls	r1, r3, #28
 8004f4c:	bf04      	itt	eq
 8004f4e:	091b      	lsreq	r3, r3, #4
 8004f50:	3004      	addeq	r0, #4
 8004f52:	0799      	lsls	r1, r3, #30
 8004f54:	bf04      	itt	eq
 8004f56:	089b      	lsreq	r3, r3, #2
 8004f58:	3002      	addeq	r0, #2
 8004f5a:	07d9      	lsls	r1, r3, #31
 8004f5c:	d403      	bmi.n	8004f66 <__lo0bits+0x4e>
 8004f5e:	085b      	lsrs	r3, r3, #1
 8004f60:	f100 0001 	add.w	r0, r0, #1
 8004f64:	d003      	beq.n	8004f6e <__lo0bits+0x56>
 8004f66:	6013      	str	r3, [r2, #0]
 8004f68:	4770      	bx	lr
 8004f6a:	2000      	movs	r0, #0
 8004f6c:	4770      	bx	lr
 8004f6e:	2020      	movs	r0, #32
 8004f70:	4770      	bx	lr
	...

08004f74 <__i2b>:
 8004f74:	b510      	push	{r4, lr}
 8004f76:	460c      	mov	r4, r1
 8004f78:	2101      	movs	r1, #1
 8004f7a:	f7ff ff05 	bl	8004d88 <_Balloc>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	b928      	cbnz	r0, 8004f8e <__i2b+0x1a>
 8004f82:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004f86:	4b04      	ldr	r3, [pc, #16]	; (8004f98 <__i2b+0x24>)
 8004f88:	4804      	ldr	r0, [pc, #16]	; (8004f9c <__i2b+0x28>)
 8004f8a:	f000 fb7f 	bl	800568c <__assert_func>
 8004f8e:	2301      	movs	r3, #1
 8004f90:	6144      	str	r4, [r0, #20]
 8004f92:	6103      	str	r3, [r0, #16]
 8004f94:	bd10      	pop	{r4, pc}
 8004f96:	bf00      	nop
 8004f98:	08006297 	.word	0x08006297
 8004f9c:	080062a8 	.word	0x080062a8

08004fa0 <__multiply>:
 8004fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fa4:	4691      	mov	r9, r2
 8004fa6:	690a      	ldr	r2, [r1, #16]
 8004fa8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004fac:	460c      	mov	r4, r1
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	bfbe      	ittt	lt
 8004fb2:	460b      	movlt	r3, r1
 8004fb4:	464c      	movlt	r4, r9
 8004fb6:	4699      	movlt	r9, r3
 8004fb8:	6927      	ldr	r7, [r4, #16]
 8004fba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004fbe:	68a3      	ldr	r3, [r4, #8]
 8004fc0:	6861      	ldr	r1, [r4, #4]
 8004fc2:	eb07 060a 	add.w	r6, r7, sl
 8004fc6:	42b3      	cmp	r3, r6
 8004fc8:	b085      	sub	sp, #20
 8004fca:	bfb8      	it	lt
 8004fcc:	3101      	addlt	r1, #1
 8004fce:	f7ff fedb 	bl	8004d88 <_Balloc>
 8004fd2:	b930      	cbnz	r0, 8004fe2 <__multiply+0x42>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	f240 115d 	movw	r1, #349	; 0x15d
 8004fda:	4b43      	ldr	r3, [pc, #268]	; (80050e8 <__multiply+0x148>)
 8004fdc:	4843      	ldr	r0, [pc, #268]	; (80050ec <__multiply+0x14c>)
 8004fde:	f000 fb55 	bl	800568c <__assert_func>
 8004fe2:	f100 0514 	add.w	r5, r0, #20
 8004fe6:	462b      	mov	r3, r5
 8004fe8:	2200      	movs	r2, #0
 8004fea:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004fee:	4543      	cmp	r3, r8
 8004ff0:	d321      	bcc.n	8005036 <__multiply+0x96>
 8004ff2:	f104 0314 	add.w	r3, r4, #20
 8004ff6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004ffa:	f109 0314 	add.w	r3, r9, #20
 8004ffe:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005002:	9202      	str	r2, [sp, #8]
 8005004:	1b3a      	subs	r2, r7, r4
 8005006:	3a15      	subs	r2, #21
 8005008:	f022 0203 	bic.w	r2, r2, #3
 800500c:	3204      	adds	r2, #4
 800500e:	f104 0115 	add.w	r1, r4, #21
 8005012:	428f      	cmp	r7, r1
 8005014:	bf38      	it	cc
 8005016:	2204      	movcc	r2, #4
 8005018:	9201      	str	r2, [sp, #4]
 800501a:	9a02      	ldr	r2, [sp, #8]
 800501c:	9303      	str	r3, [sp, #12]
 800501e:	429a      	cmp	r2, r3
 8005020:	d80c      	bhi.n	800503c <__multiply+0x9c>
 8005022:	2e00      	cmp	r6, #0
 8005024:	dd03      	ble.n	800502e <__multiply+0x8e>
 8005026:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800502a:	2b00      	cmp	r3, #0
 800502c:	d059      	beq.n	80050e2 <__multiply+0x142>
 800502e:	6106      	str	r6, [r0, #16]
 8005030:	b005      	add	sp, #20
 8005032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005036:	f843 2b04 	str.w	r2, [r3], #4
 800503a:	e7d8      	b.n	8004fee <__multiply+0x4e>
 800503c:	f8b3 a000 	ldrh.w	sl, [r3]
 8005040:	f1ba 0f00 	cmp.w	sl, #0
 8005044:	d023      	beq.n	800508e <__multiply+0xee>
 8005046:	46a9      	mov	r9, r5
 8005048:	f04f 0c00 	mov.w	ip, #0
 800504c:	f104 0e14 	add.w	lr, r4, #20
 8005050:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005054:	f8d9 1000 	ldr.w	r1, [r9]
 8005058:	fa1f fb82 	uxth.w	fp, r2
 800505c:	b289      	uxth	r1, r1
 800505e:	fb0a 110b 	mla	r1, sl, fp, r1
 8005062:	4461      	add	r1, ip
 8005064:	f8d9 c000 	ldr.w	ip, [r9]
 8005068:	0c12      	lsrs	r2, r2, #16
 800506a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800506e:	fb0a c202 	mla	r2, sl, r2, ip
 8005072:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005076:	b289      	uxth	r1, r1
 8005078:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800507c:	4577      	cmp	r7, lr
 800507e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005082:	f849 1b04 	str.w	r1, [r9], #4
 8005086:	d8e3      	bhi.n	8005050 <__multiply+0xb0>
 8005088:	9a01      	ldr	r2, [sp, #4]
 800508a:	f845 c002 	str.w	ip, [r5, r2]
 800508e:	9a03      	ldr	r2, [sp, #12]
 8005090:	3304      	adds	r3, #4
 8005092:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005096:	f1b9 0f00 	cmp.w	r9, #0
 800509a:	d020      	beq.n	80050de <__multiply+0x13e>
 800509c:	46ae      	mov	lr, r5
 800509e:	f04f 0a00 	mov.w	sl, #0
 80050a2:	6829      	ldr	r1, [r5, #0]
 80050a4:	f104 0c14 	add.w	ip, r4, #20
 80050a8:	f8bc b000 	ldrh.w	fp, [ip]
 80050ac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80050b0:	b289      	uxth	r1, r1
 80050b2:	fb09 220b 	mla	r2, r9, fp, r2
 80050b6:	4492      	add	sl, r2
 80050b8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80050bc:	f84e 1b04 	str.w	r1, [lr], #4
 80050c0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80050c4:	f8be 1000 	ldrh.w	r1, [lr]
 80050c8:	0c12      	lsrs	r2, r2, #16
 80050ca:	fb09 1102 	mla	r1, r9, r2, r1
 80050ce:	4567      	cmp	r7, ip
 80050d0:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80050d4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80050d8:	d8e6      	bhi.n	80050a8 <__multiply+0x108>
 80050da:	9a01      	ldr	r2, [sp, #4]
 80050dc:	50a9      	str	r1, [r5, r2]
 80050de:	3504      	adds	r5, #4
 80050e0:	e79b      	b.n	800501a <__multiply+0x7a>
 80050e2:	3e01      	subs	r6, #1
 80050e4:	e79d      	b.n	8005022 <__multiply+0x82>
 80050e6:	bf00      	nop
 80050e8:	08006297 	.word	0x08006297
 80050ec:	080062a8 	.word	0x080062a8

080050f0 <__pow5mult>:
 80050f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050f4:	4615      	mov	r5, r2
 80050f6:	f012 0203 	ands.w	r2, r2, #3
 80050fa:	4606      	mov	r6, r0
 80050fc:	460f      	mov	r7, r1
 80050fe:	d007      	beq.n	8005110 <__pow5mult+0x20>
 8005100:	4c25      	ldr	r4, [pc, #148]	; (8005198 <__pow5mult+0xa8>)
 8005102:	3a01      	subs	r2, #1
 8005104:	2300      	movs	r3, #0
 8005106:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800510a:	f7ff fe9f 	bl	8004e4c <__multadd>
 800510e:	4607      	mov	r7, r0
 8005110:	10ad      	asrs	r5, r5, #2
 8005112:	d03d      	beq.n	8005190 <__pow5mult+0xa0>
 8005114:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005116:	b97c      	cbnz	r4, 8005138 <__pow5mult+0x48>
 8005118:	2010      	movs	r0, #16
 800511a:	f7ff fe1f 	bl	8004d5c <malloc>
 800511e:	4602      	mov	r2, r0
 8005120:	6270      	str	r0, [r6, #36]	; 0x24
 8005122:	b928      	cbnz	r0, 8005130 <__pow5mult+0x40>
 8005124:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005128:	4b1c      	ldr	r3, [pc, #112]	; (800519c <__pow5mult+0xac>)
 800512a:	481d      	ldr	r0, [pc, #116]	; (80051a0 <__pow5mult+0xb0>)
 800512c:	f000 faae 	bl	800568c <__assert_func>
 8005130:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005134:	6004      	str	r4, [r0, #0]
 8005136:	60c4      	str	r4, [r0, #12]
 8005138:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800513c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005140:	b94c      	cbnz	r4, 8005156 <__pow5mult+0x66>
 8005142:	f240 2171 	movw	r1, #625	; 0x271
 8005146:	4630      	mov	r0, r6
 8005148:	f7ff ff14 	bl	8004f74 <__i2b>
 800514c:	2300      	movs	r3, #0
 800514e:	4604      	mov	r4, r0
 8005150:	f8c8 0008 	str.w	r0, [r8, #8]
 8005154:	6003      	str	r3, [r0, #0]
 8005156:	f04f 0900 	mov.w	r9, #0
 800515a:	07eb      	lsls	r3, r5, #31
 800515c:	d50a      	bpl.n	8005174 <__pow5mult+0x84>
 800515e:	4639      	mov	r1, r7
 8005160:	4622      	mov	r2, r4
 8005162:	4630      	mov	r0, r6
 8005164:	f7ff ff1c 	bl	8004fa0 <__multiply>
 8005168:	4680      	mov	r8, r0
 800516a:	4639      	mov	r1, r7
 800516c:	4630      	mov	r0, r6
 800516e:	f7ff fe4b 	bl	8004e08 <_Bfree>
 8005172:	4647      	mov	r7, r8
 8005174:	106d      	asrs	r5, r5, #1
 8005176:	d00b      	beq.n	8005190 <__pow5mult+0xa0>
 8005178:	6820      	ldr	r0, [r4, #0]
 800517a:	b938      	cbnz	r0, 800518c <__pow5mult+0x9c>
 800517c:	4622      	mov	r2, r4
 800517e:	4621      	mov	r1, r4
 8005180:	4630      	mov	r0, r6
 8005182:	f7ff ff0d 	bl	8004fa0 <__multiply>
 8005186:	6020      	str	r0, [r4, #0]
 8005188:	f8c0 9000 	str.w	r9, [r0]
 800518c:	4604      	mov	r4, r0
 800518e:	e7e4      	b.n	800515a <__pow5mult+0x6a>
 8005190:	4638      	mov	r0, r7
 8005192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005196:	bf00      	nop
 8005198:	080063f8 	.word	0x080063f8
 800519c:	08006225 	.word	0x08006225
 80051a0:	080062a8 	.word	0x080062a8

080051a4 <__lshift>:
 80051a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051a8:	460c      	mov	r4, r1
 80051aa:	4607      	mov	r7, r0
 80051ac:	4691      	mov	r9, r2
 80051ae:	6923      	ldr	r3, [r4, #16]
 80051b0:	6849      	ldr	r1, [r1, #4]
 80051b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80051b6:	68a3      	ldr	r3, [r4, #8]
 80051b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80051bc:	f108 0601 	add.w	r6, r8, #1
 80051c0:	42b3      	cmp	r3, r6
 80051c2:	db0b      	blt.n	80051dc <__lshift+0x38>
 80051c4:	4638      	mov	r0, r7
 80051c6:	f7ff fddf 	bl	8004d88 <_Balloc>
 80051ca:	4605      	mov	r5, r0
 80051cc:	b948      	cbnz	r0, 80051e2 <__lshift+0x3e>
 80051ce:	4602      	mov	r2, r0
 80051d0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80051d4:	4b29      	ldr	r3, [pc, #164]	; (800527c <__lshift+0xd8>)
 80051d6:	482a      	ldr	r0, [pc, #168]	; (8005280 <__lshift+0xdc>)
 80051d8:	f000 fa58 	bl	800568c <__assert_func>
 80051dc:	3101      	adds	r1, #1
 80051de:	005b      	lsls	r3, r3, #1
 80051e0:	e7ee      	b.n	80051c0 <__lshift+0x1c>
 80051e2:	2300      	movs	r3, #0
 80051e4:	f100 0114 	add.w	r1, r0, #20
 80051e8:	f100 0210 	add.w	r2, r0, #16
 80051ec:	4618      	mov	r0, r3
 80051ee:	4553      	cmp	r3, sl
 80051f0:	db37      	blt.n	8005262 <__lshift+0xbe>
 80051f2:	6920      	ldr	r0, [r4, #16]
 80051f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80051f8:	f104 0314 	add.w	r3, r4, #20
 80051fc:	f019 091f 	ands.w	r9, r9, #31
 8005200:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005204:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005208:	d02f      	beq.n	800526a <__lshift+0xc6>
 800520a:	468a      	mov	sl, r1
 800520c:	f04f 0c00 	mov.w	ip, #0
 8005210:	f1c9 0e20 	rsb	lr, r9, #32
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	fa02 f209 	lsl.w	r2, r2, r9
 800521a:	ea42 020c 	orr.w	r2, r2, ip
 800521e:	f84a 2b04 	str.w	r2, [sl], #4
 8005222:	f853 2b04 	ldr.w	r2, [r3], #4
 8005226:	4298      	cmp	r0, r3
 8005228:	fa22 fc0e 	lsr.w	ip, r2, lr
 800522c:	d8f2      	bhi.n	8005214 <__lshift+0x70>
 800522e:	1b03      	subs	r3, r0, r4
 8005230:	3b15      	subs	r3, #21
 8005232:	f023 0303 	bic.w	r3, r3, #3
 8005236:	3304      	adds	r3, #4
 8005238:	f104 0215 	add.w	r2, r4, #21
 800523c:	4290      	cmp	r0, r2
 800523e:	bf38      	it	cc
 8005240:	2304      	movcc	r3, #4
 8005242:	f841 c003 	str.w	ip, [r1, r3]
 8005246:	f1bc 0f00 	cmp.w	ip, #0
 800524a:	d001      	beq.n	8005250 <__lshift+0xac>
 800524c:	f108 0602 	add.w	r6, r8, #2
 8005250:	3e01      	subs	r6, #1
 8005252:	4638      	mov	r0, r7
 8005254:	4621      	mov	r1, r4
 8005256:	612e      	str	r6, [r5, #16]
 8005258:	f7ff fdd6 	bl	8004e08 <_Bfree>
 800525c:	4628      	mov	r0, r5
 800525e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005262:	f842 0f04 	str.w	r0, [r2, #4]!
 8005266:	3301      	adds	r3, #1
 8005268:	e7c1      	b.n	80051ee <__lshift+0x4a>
 800526a:	3904      	subs	r1, #4
 800526c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005270:	4298      	cmp	r0, r3
 8005272:	f841 2f04 	str.w	r2, [r1, #4]!
 8005276:	d8f9      	bhi.n	800526c <__lshift+0xc8>
 8005278:	e7ea      	b.n	8005250 <__lshift+0xac>
 800527a:	bf00      	nop
 800527c:	08006297 	.word	0x08006297
 8005280:	080062a8 	.word	0x080062a8

08005284 <__mcmp>:
 8005284:	4603      	mov	r3, r0
 8005286:	690a      	ldr	r2, [r1, #16]
 8005288:	6900      	ldr	r0, [r0, #16]
 800528a:	b530      	push	{r4, r5, lr}
 800528c:	1a80      	subs	r0, r0, r2
 800528e:	d10d      	bne.n	80052ac <__mcmp+0x28>
 8005290:	3314      	adds	r3, #20
 8005292:	3114      	adds	r1, #20
 8005294:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005298:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800529c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80052a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80052a4:	4295      	cmp	r5, r2
 80052a6:	d002      	beq.n	80052ae <__mcmp+0x2a>
 80052a8:	d304      	bcc.n	80052b4 <__mcmp+0x30>
 80052aa:	2001      	movs	r0, #1
 80052ac:	bd30      	pop	{r4, r5, pc}
 80052ae:	42a3      	cmp	r3, r4
 80052b0:	d3f4      	bcc.n	800529c <__mcmp+0x18>
 80052b2:	e7fb      	b.n	80052ac <__mcmp+0x28>
 80052b4:	f04f 30ff 	mov.w	r0, #4294967295
 80052b8:	e7f8      	b.n	80052ac <__mcmp+0x28>
	...

080052bc <__mdiff>:
 80052bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052c0:	460d      	mov	r5, r1
 80052c2:	4607      	mov	r7, r0
 80052c4:	4611      	mov	r1, r2
 80052c6:	4628      	mov	r0, r5
 80052c8:	4614      	mov	r4, r2
 80052ca:	f7ff ffdb 	bl	8005284 <__mcmp>
 80052ce:	1e06      	subs	r6, r0, #0
 80052d0:	d111      	bne.n	80052f6 <__mdiff+0x3a>
 80052d2:	4631      	mov	r1, r6
 80052d4:	4638      	mov	r0, r7
 80052d6:	f7ff fd57 	bl	8004d88 <_Balloc>
 80052da:	4602      	mov	r2, r0
 80052dc:	b928      	cbnz	r0, 80052ea <__mdiff+0x2e>
 80052de:	f240 2132 	movw	r1, #562	; 0x232
 80052e2:	4b3a      	ldr	r3, [pc, #232]	; (80053cc <__mdiff+0x110>)
 80052e4:	483a      	ldr	r0, [pc, #232]	; (80053d0 <__mdiff+0x114>)
 80052e6:	f000 f9d1 	bl	800568c <__assert_func>
 80052ea:	2301      	movs	r3, #1
 80052ec:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80052f0:	4610      	mov	r0, r2
 80052f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052f6:	bfa4      	itt	ge
 80052f8:	4623      	movge	r3, r4
 80052fa:	462c      	movge	r4, r5
 80052fc:	4638      	mov	r0, r7
 80052fe:	6861      	ldr	r1, [r4, #4]
 8005300:	bfa6      	itte	ge
 8005302:	461d      	movge	r5, r3
 8005304:	2600      	movge	r6, #0
 8005306:	2601      	movlt	r6, #1
 8005308:	f7ff fd3e 	bl	8004d88 <_Balloc>
 800530c:	4602      	mov	r2, r0
 800530e:	b918      	cbnz	r0, 8005318 <__mdiff+0x5c>
 8005310:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005314:	4b2d      	ldr	r3, [pc, #180]	; (80053cc <__mdiff+0x110>)
 8005316:	e7e5      	b.n	80052e4 <__mdiff+0x28>
 8005318:	f102 0814 	add.w	r8, r2, #20
 800531c:	46c2      	mov	sl, r8
 800531e:	f04f 0c00 	mov.w	ip, #0
 8005322:	6927      	ldr	r7, [r4, #16]
 8005324:	60c6      	str	r6, [r0, #12]
 8005326:	692e      	ldr	r6, [r5, #16]
 8005328:	f104 0014 	add.w	r0, r4, #20
 800532c:	f105 0914 	add.w	r9, r5, #20
 8005330:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005334:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005338:	3410      	adds	r4, #16
 800533a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800533e:	f859 3b04 	ldr.w	r3, [r9], #4
 8005342:	fa1f f18b 	uxth.w	r1, fp
 8005346:	448c      	add	ip, r1
 8005348:	b299      	uxth	r1, r3
 800534a:	0c1b      	lsrs	r3, r3, #16
 800534c:	ebac 0101 	sub.w	r1, ip, r1
 8005350:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005354:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005358:	b289      	uxth	r1, r1
 800535a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800535e:	454e      	cmp	r6, r9
 8005360:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005364:	f84a 3b04 	str.w	r3, [sl], #4
 8005368:	d8e7      	bhi.n	800533a <__mdiff+0x7e>
 800536a:	1b73      	subs	r3, r6, r5
 800536c:	3b15      	subs	r3, #21
 800536e:	f023 0303 	bic.w	r3, r3, #3
 8005372:	3515      	adds	r5, #21
 8005374:	3304      	adds	r3, #4
 8005376:	42ae      	cmp	r6, r5
 8005378:	bf38      	it	cc
 800537a:	2304      	movcc	r3, #4
 800537c:	4418      	add	r0, r3
 800537e:	4443      	add	r3, r8
 8005380:	461e      	mov	r6, r3
 8005382:	4605      	mov	r5, r0
 8005384:	4575      	cmp	r5, lr
 8005386:	d30e      	bcc.n	80053a6 <__mdiff+0xea>
 8005388:	f10e 0103 	add.w	r1, lr, #3
 800538c:	1a09      	subs	r1, r1, r0
 800538e:	f021 0103 	bic.w	r1, r1, #3
 8005392:	3803      	subs	r0, #3
 8005394:	4586      	cmp	lr, r0
 8005396:	bf38      	it	cc
 8005398:	2100      	movcc	r1, #0
 800539a:	4419      	add	r1, r3
 800539c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80053a0:	b18b      	cbz	r3, 80053c6 <__mdiff+0x10a>
 80053a2:	6117      	str	r7, [r2, #16]
 80053a4:	e7a4      	b.n	80052f0 <__mdiff+0x34>
 80053a6:	f855 8b04 	ldr.w	r8, [r5], #4
 80053aa:	fa1f f188 	uxth.w	r1, r8
 80053ae:	4461      	add	r1, ip
 80053b0:	140c      	asrs	r4, r1, #16
 80053b2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80053b6:	b289      	uxth	r1, r1
 80053b8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80053bc:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80053c0:	f846 1b04 	str.w	r1, [r6], #4
 80053c4:	e7de      	b.n	8005384 <__mdiff+0xc8>
 80053c6:	3f01      	subs	r7, #1
 80053c8:	e7e8      	b.n	800539c <__mdiff+0xe0>
 80053ca:	bf00      	nop
 80053cc:	08006297 	.word	0x08006297
 80053d0:	080062a8 	.word	0x080062a8

080053d4 <__d2b>:
 80053d4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80053d8:	2101      	movs	r1, #1
 80053da:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80053de:	4690      	mov	r8, r2
 80053e0:	461d      	mov	r5, r3
 80053e2:	f7ff fcd1 	bl	8004d88 <_Balloc>
 80053e6:	4604      	mov	r4, r0
 80053e8:	b930      	cbnz	r0, 80053f8 <__d2b+0x24>
 80053ea:	4602      	mov	r2, r0
 80053ec:	f240 310a 	movw	r1, #778	; 0x30a
 80053f0:	4b24      	ldr	r3, [pc, #144]	; (8005484 <__d2b+0xb0>)
 80053f2:	4825      	ldr	r0, [pc, #148]	; (8005488 <__d2b+0xb4>)
 80053f4:	f000 f94a 	bl	800568c <__assert_func>
 80053f8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80053fc:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005400:	bb2d      	cbnz	r5, 800544e <__d2b+0x7a>
 8005402:	9301      	str	r3, [sp, #4]
 8005404:	f1b8 0300 	subs.w	r3, r8, #0
 8005408:	d026      	beq.n	8005458 <__d2b+0x84>
 800540a:	4668      	mov	r0, sp
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	f7ff fd83 	bl	8004f18 <__lo0bits>
 8005412:	9900      	ldr	r1, [sp, #0]
 8005414:	b1f0      	cbz	r0, 8005454 <__d2b+0x80>
 8005416:	9a01      	ldr	r2, [sp, #4]
 8005418:	f1c0 0320 	rsb	r3, r0, #32
 800541c:	fa02 f303 	lsl.w	r3, r2, r3
 8005420:	430b      	orrs	r3, r1
 8005422:	40c2      	lsrs	r2, r0
 8005424:	6163      	str	r3, [r4, #20]
 8005426:	9201      	str	r2, [sp, #4]
 8005428:	9b01      	ldr	r3, [sp, #4]
 800542a:	2b00      	cmp	r3, #0
 800542c:	bf14      	ite	ne
 800542e:	2102      	movne	r1, #2
 8005430:	2101      	moveq	r1, #1
 8005432:	61a3      	str	r3, [r4, #24]
 8005434:	6121      	str	r1, [r4, #16]
 8005436:	b1c5      	cbz	r5, 800546a <__d2b+0x96>
 8005438:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800543c:	4405      	add	r5, r0
 800543e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005442:	603d      	str	r5, [r7, #0]
 8005444:	6030      	str	r0, [r6, #0]
 8005446:	4620      	mov	r0, r4
 8005448:	b002      	add	sp, #8
 800544a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800544e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005452:	e7d6      	b.n	8005402 <__d2b+0x2e>
 8005454:	6161      	str	r1, [r4, #20]
 8005456:	e7e7      	b.n	8005428 <__d2b+0x54>
 8005458:	a801      	add	r0, sp, #4
 800545a:	f7ff fd5d 	bl	8004f18 <__lo0bits>
 800545e:	2101      	movs	r1, #1
 8005460:	9b01      	ldr	r3, [sp, #4]
 8005462:	6121      	str	r1, [r4, #16]
 8005464:	6163      	str	r3, [r4, #20]
 8005466:	3020      	adds	r0, #32
 8005468:	e7e5      	b.n	8005436 <__d2b+0x62>
 800546a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800546e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005472:	6038      	str	r0, [r7, #0]
 8005474:	6918      	ldr	r0, [r3, #16]
 8005476:	f7ff fd2f 	bl	8004ed8 <__hi0bits>
 800547a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800547e:	6031      	str	r1, [r6, #0]
 8005480:	e7e1      	b.n	8005446 <__d2b+0x72>
 8005482:	bf00      	nop
 8005484:	08006297 	.word	0x08006297
 8005488:	080062a8 	.word	0x080062a8

0800548c <_calloc_r>:
 800548c:	b570      	push	{r4, r5, r6, lr}
 800548e:	fba1 5402 	umull	r5, r4, r1, r2
 8005492:	b934      	cbnz	r4, 80054a2 <_calloc_r+0x16>
 8005494:	4629      	mov	r1, r5
 8005496:	f000 f875 	bl	8005584 <_malloc_r>
 800549a:	4606      	mov	r6, r0
 800549c:	b928      	cbnz	r0, 80054aa <_calloc_r+0x1e>
 800549e:	4630      	mov	r0, r6
 80054a0:	bd70      	pop	{r4, r5, r6, pc}
 80054a2:	220c      	movs	r2, #12
 80054a4:	2600      	movs	r6, #0
 80054a6:	6002      	str	r2, [r0, #0]
 80054a8:	e7f9      	b.n	800549e <_calloc_r+0x12>
 80054aa:	462a      	mov	r2, r5
 80054ac:	4621      	mov	r1, r4
 80054ae:	f7fe f96f 	bl	8003790 <memset>
 80054b2:	e7f4      	b.n	800549e <_calloc_r+0x12>

080054b4 <_free_r>:
 80054b4:	b538      	push	{r3, r4, r5, lr}
 80054b6:	4605      	mov	r5, r0
 80054b8:	2900      	cmp	r1, #0
 80054ba:	d040      	beq.n	800553e <_free_r+0x8a>
 80054bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054c0:	1f0c      	subs	r4, r1, #4
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	bfb8      	it	lt
 80054c6:	18e4      	addlt	r4, r4, r3
 80054c8:	f000 f922 	bl	8005710 <__malloc_lock>
 80054cc:	4a1c      	ldr	r2, [pc, #112]	; (8005540 <_free_r+0x8c>)
 80054ce:	6813      	ldr	r3, [r2, #0]
 80054d0:	b933      	cbnz	r3, 80054e0 <_free_r+0x2c>
 80054d2:	6063      	str	r3, [r4, #4]
 80054d4:	6014      	str	r4, [r2, #0]
 80054d6:	4628      	mov	r0, r5
 80054d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80054dc:	f000 b91e 	b.w	800571c <__malloc_unlock>
 80054e0:	42a3      	cmp	r3, r4
 80054e2:	d908      	bls.n	80054f6 <_free_r+0x42>
 80054e4:	6820      	ldr	r0, [r4, #0]
 80054e6:	1821      	adds	r1, r4, r0
 80054e8:	428b      	cmp	r3, r1
 80054ea:	bf01      	itttt	eq
 80054ec:	6819      	ldreq	r1, [r3, #0]
 80054ee:	685b      	ldreq	r3, [r3, #4]
 80054f0:	1809      	addeq	r1, r1, r0
 80054f2:	6021      	streq	r1, [r4, #0]
 80054f4:	e7ed      	b.n	80054d2 <_free_r+0x1e>
 80054f6:	461a      	mov	r2, r3
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	b10b      	cbz	r3, 8005500 <_free_r+0x4c>
 80054fc:	42a3      	cmp	r3, r4
 80054fe:	d9fa      	bls.n	80054f6 <_free_r+0x42>
 8005500:	6811      	ldr	r1, [r2, #0]
 8005502:	1850      	adds	r0, r2, r1
 8005504:	42a0      	cmp	r0, r4
 8005506:	d10b      	bne.n	8005520 <_free_r+0x6c>
 8005508:	6820      	ldr	r0, [r4, #0]
 800550a:	4401      	add	r1, r0
 800550c:	1850      	adds	r0, r2, r1
 800550e:	4283      	cmp	r3, r0
 8005510:	6011      	str	r1, [r2, #0]
 8005512:	d1e0      	bne.n	80054d6 <_free_r+0x22>
 8005514:	6818      	ldr	r0, [r3, #0]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	4401      	add	r1, r0
 800551a:	6011      	str	r1, [r2, #0]
 800551c:	6053      	str	r3, [r2, #4]
 800551e:	e7da      	b.n	80054d6 <_free_r+0x22>
 8005520:	d902      	bls.n	8005528 <_free_r+0x74>
 8005522:	230c      	movs	r3, #12
 8005524:	602b      	str	r3, [r5, #0]
 8005526:	e7d6      	b.n	80054d6 <_free_r+0x22>
 8005528:	6820      	ldr	r0, [r4, #0]
 800552a:	1821      	adds	r1, r4, r0
 800552c:	428b      	cmp	r3, r1
 800552e:	bf01      	itttt	eq
 8005530:	6819      	ldreq	r1, [r3, #0]
 8005532:	685b      	ldreq	r3, [r3, #4]
 8005534:	1809      	addeq	r1, r1, r0
 8005536:	6021      	streq	r1, [r4, #0]
 8005538:	6063      	str	r3, [r4, #4]
 800553a:	6054      	str	r4, [r2, #4]
 800553c:	e7cb      	b.n	80054d6 <_free_r+0x22>
 800553e:	bd38      	pop	{r3, r4, r5, pc}
 8005540:	20000330 	.word	0x20000330

08005544 <sbrk_aligned>:
 8005544:	b570      	push	{r4, r5, r6, lr}
 8005546:	4e0e      	ldr	r6, [pc, #56]	; (8005580 <sbrk_aligned+0x3c>)
 8005548:	460c      	mov	r4, r1
 800554a:	6831      	ldr	r1, [r6, #0]
 800554c:	4605      	mov	r5, r0
 800554e:	b911      	cbnz	r1, 8005556 <sbrk_aligned+0x12>
 8005550:	f000 f88c 	bl	800566c <_sbrk_r>
 8005554:	6030      	str	r0, [r6, #0]
 8005556:	4621      	mov	r1, r4
 8005558:	4628      	mov	r0, r5
 800555a:	f000 f887 	bl	800566c <_sbrk_r>
 800555e:	1c43      	adds	r3, r0, #1
 8005560:	d00a      	beq.n	8005578 <sbrk_aligned+0x34>
 8005562:	1cc4      	adds	r4, r0, #3
 8005564:	f024 0403 	bic.w	r4, r4, #3
 8005568:	42a0      	cmp	r0, r4
 800556a:	d007      	beq.n	800557c <sbrk_aligned+0x38>
 800556c:	1a21      	subs	r1, r4, r0
 800556e:	4628      	mov	r0, r5
 8005570:	f000 f87c 	bl	800566c <_sbrk_r>
 8005574:	3001      	adds	r0, #1
 8005576:	d101      	bne.n	800557c <sbrk_aligned+0x38>
 8005578:	f04f 34ff 	mov.w	r4, #4294967295
 800557c:	4620      	mov	r0, r4
 800557e:	bd70      	pop	{r4, r5, r6, pc}
 8005580:	20000334 	.word	0x20000334

08005584 <_malloc_r>:
 8005584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005588:	1ccd      	adds	r5, r1, #3
 800558a:	f025 0503 	bic.w	r5, r5, #3
 800558e:	3508      	adds	r5, #8
 8005590:	2d0c      	cmp	r5, #12
 8005592:	bf38      	it	cc
 8005594:	250c      	movcc	r5, #12
 8005596:	2d00      	cmp	r5, #0
 8005598:	4607      	mov	r7, r0
 800559a:	db01      	blt.n	80055a0 <_malloc_r+0x1c>
 800559c:	42a9      	cmp	r1, r5
 800559e:	d905      	bls.n	80055ac <_malloc_r+0x28>
 80055a0:	230c      	movs	r3, #12
 80055a2:	2600      	movs	r6, #0
 80055a4:	603b      	str	r3, [r7, #0]
 80055a6:	4630      	mov	r0, r6
 80055a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055ac:	4e2e      	ldr	r6, [pc, #184]	; (8005668 <_malloc_r+0xe4>)
 80055ae:	f000 f8af 	bl	8005710 <__malloc_lock>
 80055b2:	6833      	ldr	r3, [r6, #0]
 80055b4:	461c      	mov	r4, r3
 80055b6:	bb34      	cbnz	r4, 8005606 <_malloc_r+0x82>
 80055b8:	4629      	mov	r1, r5
 80055ba:	4638      	mov	r0, r7
 80055bc:	f7ff ffc2 	bl	8005544 <sbrk_aligned>
 80055c0:	1c43      	adds	r3, r0, #1
 80055c2:	4604      	mov	r4, r0
 80055c4:	d14d      	bne.n	8005662 <_malloc_r+0xde>
 80055c6:	6834      	ldr	r4, [r6, #0]
 80055c8:	4626      	mov	r6, r4
 80055ca:	2e00      	cmp	r6, #0
 80055cc:	d140      	bne.n	8005650 <_malloc_r+0xcc>
 80055ce:	6823      	ldr	r3, [r4, #0]
 80055d0:	4631      	mov	r1, r6
 80055d2:	4638      	mov	r0, r7
 80055d4:	eb04 0803 	add.w	r8, r4, r3
 80055d8:	f000 f848 	bl	800566c <_sbrk_r>
 80055dc:	4580      	cmp	r8, r0
 80055de:	d13a      	bne.n	8005656 <_malloc_r+0xd2>
 80055e0:	6821      	ldr	r1, [r4, #0]
 80055e2:	3503      	adds	r5, #3
 80055e4:	1a6d      	subs	r5, r5, r1
 80055e6:	f025 0503 	bic.w	r5, r5, #3
 80055ea:	3508      	adds	r5, #8
 80055ec:	2d0c      	cmp	r5, #12
 80055ee:	bf38      	it	cc
 80055f0:	250c      	movcc	r5, #12
 80055f2:	4638      	mov	r0, r7
 80055f4:	4629      	mov	r1, r5
 80055f6:	f7ff ffa5 	bl	8005544 <sbrk_aligned>
 80055fa:	3001      	adds	r0, #1
 80055fc:	d02b      	beq.n	8005656 <_malloc_r+0xd2>
 80055fe:	6823      	ldr	r3, [r4, #0]
 8005600:	442b      	add	r3, r5
 8005602:	6023      	str	r3, [r4, #0]
 8005604:	e00e      	b.n	8005624 <_malloc_r+0xa0>
 8005606:	6822      	ldr	r2, [r4, #0]
 8005608:	1b52      	subs	r2, r2, r5
 800560a:	d41e      	bmi.n	800564a <_malloc_r+0xc6>
 800560c:	2a0b      	cmp	r2, #11
 800560e:	d916      	bls.n	800563e <_malloc_r+0xba>
 8005610:	1961      	adds	r1, r4, r5
 8005612:	42a3      	cmp	r3, r4
 8005614:	6025      	str	r5, [r4, #0]
 8005616:	bf18      	it	ne
 8005618:	6059      	strne	r1, [r3, #4]
 800561a:	6863      	ldr	r3, [r4, #4]
 800561c:	bf08      	it	eq
 800561e:	6031      	streq	r1, [r6, #0]
 8005620:	5162      	str	r2, [r4, r5]
 8005622:	604b      	str	r3, [r1, #4]
 8005624:	4638      	mov	r0, r7
 8005626:	f104 060b 	add.w	r6, r4, #11
 800562a:	f000 f877 	bl	800571c <__malloc_unlock>
 800562e:	f026 0607 	bic.w	r6, r6, #7
 8005632:	1d23      	adds	r3, r4, #4
 8005634:	1af2      	subs	r2, r6, r3
 8005636:	d0b6      	beq.n	80055a6 <_malloc_r+0x22>
 8005638:	1b9b      	subs	r3, r3, r6
 800563a:	50a3      	str	r3, [r4, r2]
 800563c:	e7b3      	b.n	80055a6 <_malloc_r+0x22>
 800563e:	6862      	ldr	r2, [r4, #4]
 8005640:	42a3      	cmp	r3, r4
 8005642:	bf0c      	ite	eq
 8005644:	6032      	streq	r2, [r6, #0]
 8005646:	605a      	strne	r2, [r3, #4]
 8005648:	e7ec      	b.n	8005624 <_malloc_r+0xa0>
 800564a:	4623      	mov	r3, r4
 800564c:	6864      	ldr	r4, [r4, #4]
 800564e:	e7b2      	b.n	80055b6 <_malloc_r+0x32>
 8005650:	4634      	mov	r4, r6
 8005652:	6876      	ldr	r6, [r6, #4]
 8005654:	e7b9      	b.n	80055ca <_malloc_r+0x46>
 8005656:	230c      	movs	r3, #12
 8005658:	4638      	mov	r0, r7
 800565a:	603b      	str	r3, [r7, #0]
 800565c:	f000 f85e 	bl	800571c <__malloc_unlock>
 8005660:	e7a1      	b.n	80055a6 <_malloc_r+0x22>
 8005662:	6025      	str	r5, [r4, #0]
 8005664:	e7de      	b.n	8005624 <_malloc_r+0xa0>
 8005666:	bf00      	nop
 8005668:	20000330 	.word	0x20000330

0800566c <_sbrk_r>:
 800566c:	b538      	push	{r3, r4, r5, lr}
 800566e:	2300      	movs	r3, #0
 8005670:	4d05      	ldr	r5, [pc, #20]	; (8005688 <_sbrk_r+0x1c>)
 8005672:	4604      	mov	r4, r0
 8005674:	4608      	mov	r0, r1
 8005676:	602b      	str	r3, [r5, #0]
 8005678:	f7fc f982 	bl	8001980 <_sbrk>
 800567c:	1c43      	adds	r3, r0, #1
 800567e:	d102      	bne.n	8005686 <_sbrk_r+0x1a>
 8005680:	682b      	ldr	r3, [r5, #0]
 8005682:	b103      	cbz	r3, 8005686 <_sbrk_r+0x1a>
 8005684:	6023      	str	r3, [r4, #0]
 8005686:	bd38      	pop	{r3, r4, r5, pc}
 8005688:	20000338 	.word	0x20000338

0800568c <__assert_func>:
 800568c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800568e:	4614      	mov	r4, r2
 8005690:	461a      	mov	r2, r3
 8005692:	4b09      	ldr	r3, [pc, #36]	; (80056b8 <__assert_func+0x2c>)
 8005694:	4605      	mov	r5, r0
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	68d8      	ldr	r0, [r3, #12]
 800569a:	b14c      	cbz	r4, 80056b0 <__assert_func+0x24>
 800569c:	4b07      	ldr	r3, [pc, #28]	; (80056bc <__assert_func+0x30>)
 800569e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80056a2:	9100      	str	r1, [sp, #0]
 80056a4:	462b      	mov	r3, r5
 80056a6:	4906      	ldr	r1, [pc, #24]	; (80056c0 <__assert_func+0x34>)
 80056a8:	f000 f80e 	bl	80056c8 <fiprintf>
 80056ac:	f000 fa62 	bl	8005b74 <abort>
 80056b0:	4b04      	ldr	r3, [pc, #16]	; (80056c4 <__assert_func+0x38>)
 80056b2:	461c      	mov	r4, r3
 80056b4:	e7f3      	b.n	800569e <__assert_func+0x12>
 80056b6:	bf00      	nop
 80056b8:	20000054 	.word	0x20000054
 80056bc:	08006404 	.word	0x08006404
 80056c0:	08006411 	.word	0x08006411
 80056c4:	0800643f 	.word	0x0800643f

080056c8 <fiprintf>:
 80056c8:	b40e      	push	{r1, r2, r3}
 80056ca:	b503      	push	{r0, r1, lr}
 80056cc:	4601      	mov	r1, r0
 80056ce:	ab03      	add	r3, sp, #12
 80056d0:	4805      	ldr	r0, [pc, #20]	; (80056e8 <fiprintf+0x20>)
 80056d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80056d6:	6800      	ldr	r0, [r0, #0]
 80056d8:	9301      	str	r3, [sp, #4]
 80056da:	f000 f84d 	bl	8005778 <_vfiprintf_r>
 80056de:	b002      	add	sp, #8
 80056e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80056e4:	b003      	add	sp, #12
 80056e6:	4770      	bx	lr
 80056e8:	20000054 	.word	0x20000054

080056ec <__ascii_mbtowc>:
 80056ec:	b082      	sub	sp, #8
 80056ee:	b901      	cbnz	r1, 80056f2 <__ascii_mbtowc+0x6>
 80056f0:	a901      	add	r1, sp, #4
 80056f2:	b142      	cbz	r2, 8005706 <__ascii_mbtowc+0x1a>
 80056f4:	b14b      	cbz	r3, 800570a <__ascii_mbtowc+0x1e>
 80056f6:	7813      	ldrb	r3, [r2, #0]
 80056f8:	600b      	str	r3, [r1, #0]
 80056fa:	7812      	ldrb	r2, [r2, #0]
 80056fc:	1e10      	subs	r0, r2, #0
 80056fe:	bf18      	it	ne
 8005700:	2001      	movne	r0, #1
 8005702:	b002      	add	sp, #8
 8005704:	4770      	bx	lr
 8005706:	4610      	mov	r0, r2
 8005708:	e7fb      	b.n	8005702 <__ascii_mbtowc+0x16>
 800570a:	f06f 0001 	mvn.w	r0, #1
 800570e:	e7f8      	b.n	8005702 <__ascii_mbtowc+0x16>

08005710 <__malloc_lock>:
 8005710:	4801      	ldr	r0, [pc, #4]	; (8005718 <__malloc_lock+0x8>)
 8005712:	f000 bbeb 	b.w	8005eec <__retarget_lock_acquire_recursive>
 8005716:	bf00      	nop
 8005718:	2000033c 	.word	0x2000033c

0800571c <__malloc_unlock>:
 800571c:	4801      	ldr	r0, [pc, #4]	; (8005724 <__malloc_unlock+0x8>)
 800571e:	f000 bbe6 	b.w	8005eee <__retarget_lock_release_recursive>
 8005722:	bf00      	nop
 8005724:	2000033c 	.word	0x2000033c

08005728 <__sfputc_r>:
 8005728:	6893      	ldr	r3, [r2, #8]
 800572a:	b410      	push	{r4}
 800572c:	3b01      	subs	r3, #1
 800572e:	2b00      	cmp	r3, #0
 8005730:	6093      	str	r3, [r2, #8]
 8005732:	da07      	bge.n	8005744 <__sfputc_r+0x1c>
 8005734:	6994      	ldr	r4, [r2, #24]
 8005736:	42a3      	cmp	r3, r4
 8005738:	db01      	blt.n	800573e <__sfputc_r+0x16>
 800573a:	290a      	cmp	r1, #10
 800573c:	d102      	bne.n	8005744 <__sfputc_r+0x1c>
 800573e:	bc10      	pop	{r4}
 8005740:	f000 b94a 	b.w	80059d8 <__swbuf_r>
 8005744:	6813      	ldr	r3, [r2, #0]
 8005746:	1c58      	adds	r0, r3, #1
 8005748:	6010      	str	r0, [r2, #0]
 800574a:	7019      	strb	r1, [r3, #0]
 800574c:	4608      	mov	r0, r1
 800574e:	bc10      	pop	{r4}
 8005750:	4770      	bx	lr

08005752 <__sfputs_r>:
 8005752:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005754:	4606      	mov	r6, r0
 8005756:	460f      	mov	r7, r1
 8005758:	4614      	mov	r4, r2
 800575a:	18d5      	adds	r5, r2, r3
 800575c:	42ac      	cmp	r4, r5
 800575e:	d101      	bne.n	8005764 <__sfputs_r+0x12>
 8005760:	2000      	movs	r0, #0
 8005762:	e007      	b.n	8005774 <__sfputs_r+0x22>
 8005764:	463a      	mov	r2, r7
 8005766:	4630      	mov	r0, r6
 8005768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800576c:	f7ff ffdc 	bl	8005728 <__sfputc_r>
 8005770:	1c43      	adds	r3, r0, #1
 8005772:	d1f3      	bne.n	800575c <__sfputs_r+0xa>
 8005774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005778 <_vfiprintf_r>:
 8005778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800577c:	460d      	mov	r5, r1
 800577e:	4614      	mov	r4, r2
 8005780:	4698      	mov	r8, r3
 8005782:	4606      	mov	r6, r0
 8005784:	b09d      	sub	sp, #116	; 0x74
 8005786:	b118      	cbz	r0, 8005790 <_vfiprintf_r+0x18>
 8005788:	6983      	ldr	r3, [r0, #24]
 800578a:	b90b      	cbnz	r3, 8005790 <_vfiprintf_r+0x18>
 800578c:	f000 fb10 	bl	8005db0 <__sinit>
 8005790:	4b89      	ldr	r3, [pc, #548]	; (80059b8 <_vfiprintf_r+0x240>)
 8005792:	429d      	cmp	r5, r3
 8005794:	d11b      	bne.n	80057ce <_vfiprintf_r+0x56>
 8005796:	6875      	ldr	r5, [r6, #4]
 8005798:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800579a:	07d9      	lsls	r1, r3, #31
 800579c:	d405      	bmi.n	80057aa <_vfiprintf_r+0x32>
 800579e:	89ab      	ldrh	r3, [r5, #12]
 80057a0:	059a      	lsls	r2, r3, #22
 80057a2:	d402      	bmi.n	80057aa <_vfiprintf_r+0x32>
 80057a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057a6:	f000 fba1 	bl	8005eec <__retarget_lock_acquire_recursive>
 80057aa:	89ab      	ldrh	r3, [r5, #12]
 80057ac:	071b      	lsls	r3, r3, #28
 80057ae:	d501      	bpl.n	80057b4 <_vfiprintf_r+0x3c>
 80057b0:	692b      	ldr	r3, [r5, #16]
 80057b2:	b9eb      	cbnz	r3, 80057f0 <_vfiprintf_r+0x78>
 80057b4:	4629      	mov	r1, r5
 80057b6:	4630      	mov	r0, r6
 80057b8:	f000 f96e 	bl	8005a98 <__swsetup_r>
 80057bc:	b1c0      	cbz	r0, 80057f0 <_vfiprintf_r+0x78>
 80057be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057c0:	07dc      	lsls	r4, r3, #31
 80057c2:	d50e      	bpl.n	80057e2 <_vfiprintf_r+0x6a>
 80057c4:	f04f 30ff 	mov.w	r0, #4294967295
 80057c8:	b01d      	add	sp, #116	; 0x74
 80057ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057ce:	4b7b      	ldr	r3, [pc, #492]	; (80059bc <_vfiprintf_r+0x244>)
 80057d0:	429d      	cmp	r5, r3
 80057d2:	d101      	bne.n	80057d8 <_vfiprintf_r+0x60>
 80057d4:	68b5      	ldr	r5, [r6, #8]
 80057d6:	e7df      	b.n	8005798 <_vfiprintf_r+0x20>
 80057d8:	4b79      	ldr	r3, [pc, #484]	; (80059c0 <_vfiprintf_r+0x248>)
 80057da:	429d      	cmp	r5, r3
 80057dc:	bf08      	it	eq
 80057de:	68f5      	ldreq	r5, [r6, #12]
 80057e0:	e7da      	b.n	8005798 <_vfiprintf_r+0x20>
 80057e2:	89ab      	ldrh	r3, [r5, #12]
 80057e4:	0598      	lsls	r0, r3, #22
 80057e6:	d4ed      	bmi.n	80057c4 <_vfiprintf_r+0x4c>
 80057e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057ea:	f000 fb80 	bl	8005eee <__retarget_lock_release_recursive>
 80057ee:	e7e9      	b.n	80057c4 <_vfiprintf_r+0x4c>
 80057f0:	2300      	movs	r3, #0
 80057f2:	9309      	str	r3, [sp, #36]	; 0x24
 80057f4:	2320      	movs	r3, #32
 80057f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80057fa:	2330      	movs	r3, #48	; 0x30
 80057fc:	f04f 0901 	mov.w	r9, #1
 8005800:	f8cd 800c 	str.w	r8, [sp, #12]
 8005804:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80059c4 <_vfiprintf_r+0x24c>
 8005808:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800580c:	4623      	mov	r3, r4
 800580e:	469a      	mov	sl, r3
 8005810:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005814:	b10a      	cbz	r2, 800581a <_vfiprintf_r+0xa2>
 8005816:	2a25      	cmp	r2, #37	; 0x25
 8005818:	d1f9      	bne.n	800580e <_vfiprintf_r+0x96>
 800581a:	ebba 0b04 	subs.w	fp, sl, r4
 800581e:	d00b      	beq.n	8005838 <_vfiprintf_r+0xc0>
 8005820:	465b      	mov	r3, fp
 8005822:	4622      	mov	r2, r4
 8005824:	4629      	mov	r1, r5
 8005826:	4630      	mov	r0, r6
 8005828:	f7ff ff93 	bl	8005752 <__sfputs_r>
 800582c:	3001      	adds	r0, #1
 800582e:	f000 80aa 	beq.w	8005986 <_vfiprintf_r+0x20e>
 8005832:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005834:	445a      	add	r2, fp
 8005836:	9209      	str	r2, [sp, #36]	; 0x24
 8005838:	f89a 3000 	ldrb.w	r3, [sl]
 800583c:	2b00      	cmp	r3, #0
 800583e:	f000 80a2 	beq.w	8005986 <_vfiprintf_r+0x20e>
 8005842:	2300      	movs	r3, #0
 8005844:	f04f 32ff 	mov.w	r2, #4294967295
 8005848:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800584c:	f10a 0a01 	add.w	sl, sl, #1
 8005850:	9304      	str	r3, [sp, #16]
 8005852:	9307      	str	r3, [sp, #28]
 8005854:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005858:	931a      	str	r3, [sp, #104]	; 0x68
 800585a:	4654      	mov	r4, sl
 800585c:	2205      	movs	r2, #5
 800585e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005862:	4858      	ldr	r0, [pc, #352]	; (80059c4 <_vfiprintf_r+0x24c>)
 8005864:	f7ff fa82 	bl	8004d6c <memchr>
 8005868:	9a04      	ldr	r2, [sp, #16]
 800586a:	b9d8      	cbnz	r0, 80058a4 <_vfiprintf_r+0x12c>
 800586c:	06d1      	lsls	r1, r2, #27
 800586e:	bf44      	itt	mi
 8005870:	2320      	movmi	r3, #32
 8005872:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005876:	0713      	lsls	r3, r2, #28
 8005878:	bf44      	itt	mi
 800587a:	232b      	movmi	r3, #43	; 0x2b
 800587c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005880:	f89a 3000 	ldrb.w	r3, [sl]
 8005884:	2b2a      	cmp	r3, #42	; 0x2a
 8005886:	d015      	beq.n	80058b4 <_vfiprintf_r+0x13c>
 8005888:	4654      	mov	r4, sl
 800588a:	2000      	movs	r0, #0
 800588c:	f04f 0c0a 	mov.w	ip, #10
 8005890:	9a07      	ldr	r2, [sp, #28]
 8005892:	4621      	mov	r1, r4
 8005894:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005898:	3b30      	subs	r3, #48	; 0x30
 800589a:	2b09      	cmp	r3, #9
 800589c:	d94e      	bls.n	800593c <_vfiprintf_r+0x1c4>
 800589e:	b1b0      	cbz	r0, 80058ce <_vfiprintf_r+0x156>
 80058a0:	9207      	str	r2, [sp, #28]
 80058a2:	e014      	b.n	80058ce <_vfiprintf_r+0x156>
 80058a4:	eba0 0308 	sub.w	r3, r0, r8
 80058a8:	fa09 f303 	lsl.w	r3, r9, r3
 80058ac:	4313      	orrs	r3, r2
 80058ae:	46a2      	mov	sl, r4
 80058b0:	9304      	str	r3, [sp, #16]
 80058b2:	e7d2      	b.n	800585a <_vfiprintf_r+0xe2>
 80058b4:	9b03      	ldr	r3, [sp, #12]
 80058b6:	1d19      	adds	r1, r3, #4
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	9103      	str	r1, [sp, #12]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	bfbb      	ittet	lt
 80058c0:	425b      	neglt	r3, r3
 80058c2:	f042 0202 	orrlt.w	r2, r2, #2
 80058c6:	9307      	strge	r3, [sp, #28]
 80058c8:	9307      	strlt	r3, [sp, #28]
 80058ca:	bfb8      	it	lt
 80058cc:	9204      	strlt	r2, [sp, #16]
 80058ce:	7823      	ldrb	r3, [r4, #0]
 80058d0:	2b2e      	cmp	r3, #46	; 0x2e
 80058d2:	d10c      	bne.n	80058ee <_vfiprintf_r+0x176>
 80058d4:	7863      	ldrb	r3, [r4, #1]
 80058d6:	2b2a      	cmp	r3, #42	; 0x2a
 80058d8:	d135      	bne.n	8005946 <_vfiprintf_r+0x1ce>
 80058da:	9b03      	ldr	r3, [sp, #12]
 80058dc:	3402      	adds	r4, #2
 80058de:	1d1a      	adds	r2, r3, #4
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	9203      	str	r2, [sp, #12]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	bfb8      	it	lt
 80058e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80058ec:	9305      	str	r3, [sp, #20]
 80058ee:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80059c8 <_vfiprintf_r+0x250>
 80058f2:	2203      	movs	r2, #3
 80058f4:	4650      	mov	r0, sl
 80058f6:	7821      	ldrb	r1, [r4, #0]
 80058f8:	f7ff fa38 	bl	8004d6c <memchr>
 80058fc:	b140      	cbz	r0, 8005910 <_vfiprintf_r+0x198>
 80058fe:	2340      	movs	r3, #64	; 0x40
 8005900:	eba0 000a 	sub.w	r0, r0, sl
 8005904:	fa03 f000 	lsl.w	r0, r3, r0
 8005908:	9b04      	ldr	r3, [sp, #16]
 800590a:	3401      	adds	r4, #1
 800590c:	4303      	orrs	r3, r0
 800590e:	9304      	str	r3, [sp, #16]
 8005910:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005914:	2206      	movs	r2, #6
 8005916:	482d      	ldr	r0, [pc, #180]	; (80059cc <_vfiprintf_r+0x254>)
 8005918:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800591c:	f7ff fa26 	bl	8004d6c <memchr>
 8005920:	2800      	cmp	r0, #0
 8005922:	d03f      	beq.n	80059a4 <_vfiprintf_r+0x22c>
 8005924:	4b2a      	ldr	r3, [pc, #168]	; (80059d0 <_vfiprintf_r+0x258>)
 8005926:	bb1b      	cbnz	r3, 8005970 <_vfiprintf_r+0x1f8>
 8005928:	9b03      	ldr	r3, [sp, #12]
 800592a:	3307      	adds	r3, #7
 800592c:	f023 0307 	bic.w	r3, r3, #7
 8005930:	3308      	adds	r3, #8
 8005932:	9303      	str	r3, [sp, #12]
 8005934:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005936:	443b      	add	r3, r7
 8005938:	9309      	str	r3, [sp, #36]	; 0x24
 800593a:	e767      	b.n	800580c <_vfiprintf_r+0x94>
 800593c:	460c      	mov	r4, r1
 800593e:	2001      	movs	r0, #1
 8005940:	fb0c 3202 	mla	r2, ip, r2, r3
 8005944:	e7a5      	b.n	8005892 <_vfiprintf_r+0x11a>
 8005946:	2300      	movs	r3, #0
 8005948:	f04f 0c0a 	mov.w	ip, #10
 800594c:	4619      	mov	r1, r3
 800594e:	3401      	adds	r4, #1
 8005950:	9305      	str	r3, [sp, #20]
 8005952:	4620      	mov	r0, r4
 8005954:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005958:	3a30      	subs	r2, #48	; 0x30
 800595a:	2a09      	cmp	r2, #9
 800595c:	d903      	bls.n	8005966 <_vfiprintf_r+0x1ee>
 800595e:	2b00      	cmp	r3, #0
 8005960:	d0c5      	beq.n	80058ee <_vfiprintf_r+0x176>
 8005962:	9105      	str	r1, [sp, #20]
 8005964:	e7c3      	b.n	80058ee <_vfiprintf_r+0x176>
 8005966:	4604      	mov	r4, r0
 8005968:	2301      	movs	r3, #1
 800596a:	fb0c 2101 	mla	r1, ip, r1, r2
 800596e:	e7f0      	b.n	8005952 <_vfiprintf_r+0x1da>
 8005970:	ab03      	add	r3, sp, #12
 8005972:	9300      	str	r3, [sp, #0]
 8005974:	462a      	mov	r2, r5
 8005976:	4630      	mov	r0, r6
 8005978:	4b16      	ldr	r3, [pc, #88]	; (80059d4 <_vfiprintf_r+0x25c>)
 800597a:	a904      	add	r1, sp, #16
 800597c:	f7fd ffae 	bl	80038dc <_printf_float>
 8005980:	4607      	mov	r7, r0
 8005982:	1c78      	adds	r0, r7, #1
 8005984:	d1d6      	bne.n	8005934 <_vfiprintf_r+0x1bc>
 8005986:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005988:	07d9      	lsls	r1, r3, #31
 800598a:	d405      	bmi.n	8005998 <_vfiprintf_r+0x220>
 800598c:	89ab      	ldrh	r3, [r5, #12]
 800598e:	059a      	lsls	r2, r3, #22
 8005990:	d402      	bmi.n	8005998 <_vfiprintf_r+0x220>
 8005992:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005994:	f000 faab 	bl	8005eee <__retarget_lock_release_recursive>
 8005998:	89ab      	ldrh	r3, [r5, #12]
 800599a:	065b      	lsls	r3, r3, #25
 800599c:	f53f af12 	bmi.w	80057c4 <_vfiprintf_r+0x4c>
 80059a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059a2:	e711      	b.n	80057c8 <_vfiprintf_r+0x50>
 80059a4:	ab03      	add	r3, sp, #12
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	462a      	mov	r2, r5
 80059aa:	4630      	mov	r0, r6
 80059ac:	4b09      	ldr	r3, [pc, #36]	; (80059d4 <_vfiprintf_r+0x25c>)
 80059ae:	a904      	add	r1, sp, #16
 80059b0:	f7fe fa30 	bl	8003e14 <_printf_i>
 80059b4:	e7e4      	b.n	8005980 <_vfiprintf_r+0x208>
 80059b6:	bf00      	nop
 80059b8:	0800657c 	.word	0x0800657c
 80059bc:	0800659c 	.word	0x0800659c
 80059c0:	0800655c 	.word	0x0800655c
 80059c4:	0800644a 	.word	0x0800644a
 80059c8:	08006450 	.word	0x08006450
 80059cc:	08006454 	.word	0x08006454
 80059d0:	080038dd 	.word	0x080038dd
 80059d4:	08005753 	.word	0x08005753

080059d8 <__swbuf_r>:
 80059d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059da:	460e      	mov	r6, r1
 80059dc:	4614      	mov	r4, r2
 80059de:	4605      	mov	r5, r0
 80059e0:	b118      	cbz	r0, 80059ea <__swbuf_r+0x12>
 80059e2:	6983      	ldr	r3, [r0, #24]
 80059e4:	b90b      	cbnz	r3, 80059ea <__swbuf_r+0x12>
 80059e6:	f000 f9e3 	bl	8005db0 <__sinit>
 80059ea:	4b21      	ldr	r3, [pc, #132]	; (8005a70 <__swbuf_r+0x98>)
 80059ec:	429c      	cmp	r4, r3
 80059ee:	d12b      	bne.n	8005a48 <__swbuf_r+0x70>
 80059f0:	686c      	ldr	r4, [r5, #4]
 80059f2:	69a3      	ldr	r3, [r4, #24]
 80059f4:	60a3      	str	r3, [r4, #8]
 80059f6:	89a3      	ldrh	r3, [r4, #12]
 80059f8:	071a      	lsls	r2, r3, #28
 80059fa:	d52f      	bpl.n	8005a5c <__swbuf_r+0x84>
 80059fc:	6923      	ldr	r3, [r4, #16]
 80059fe:	b36b      	cbz	r3, 8005a5c <__swbuf_r+0x84>
 8005a00:	6923      	ldr	r3, [r4, #16]
 8005a02:	6820      	ldr	r0, [r4, #0]
 8005a04:	b2f6      	uxtb	r6, r6
 8005a06:	1ac0      	subs	r0, r0, r3
 8005a08:	6963      	ldr	r3, [r4, #20]
 8005a0a:	4637      	mov	r7, r6
 8005a0c:	4283      	cmp	r3, r0
 8005a0e:	dc04      	bgt.n	8005a1a <__swbuf_r+0x42>
 8005a10:	4621      	mov	r1, r4
 8005a12:	4628      	mov	r0, r5
 8005a14:	f000 f938 	bl	8005c88 <_fflush_r>
 8005a18:	bb30      	cbnz	r0, 8005a68 <__swbuf_r+0x90>
 8005a1a:	68a3      	ldr	r3, [r4, #8]
 8005a1c:	3001      	adds	r0, #1
 8005a1e:	3b01      	subs	r3, #1
 8005a20:	60a3      	str	r3, [r4, #8]
 8005a22:	6823      	ldr	r3, [r4, #0]
 8005a24:	1c5a      	adds	r2, r3, #1
 8005a26:	6022      	str	r2, [r4, #0]
 8005a28:	701e      	strb	r6, [r3, #0]
 8005a2a:	6963      	ldr	r3, [r4, #20]
 8005a2c:	4283      	cmp	r3, r0
 8005a2e:	d004      	beq.n	8005a3a <__swbuf_r+0x62>
 8005a30:	89a3      	ldrh	r3, [r4, #12]
 8005a32:	07db      	lsls	r3, r3, #31
 8005a34:	d506      	bpl.n	8005a44 <__swbuf_r+0x6c>
 8005a36:	2e0a      	cmp	r6, #10
 8005a38:	d104      	bne.n	8005a44 <__swbuf_r+0x6c>
 8005a3a:	4621      	mov	r1, r4
 8005a3c:	4628      	mov	r0, r5
 8005a3e:	f000 f923 	bl	8005c88 <_fflush_r>
 8005a42:	b988      	cbnz	r0, 8005a68 <__swbuf_r+0x90>
 8005a44:	4638      	mov	r0, r7
 8005a46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a48:	4b0a      	ldr	r3, [pc, #40]	; (8005a74 <__swbuf_r+0x9c>)
 8005a4a:	429c      	cmp	r4, r3
 8005a4c:	d101      	bne.n	8005a52 <__swbuf_r+0x7a>
 8005a4e:	68ac      	ldr	r4, [r5, #8]
 8005a50:	e7cf      	b.n	80059f2 <__swbuf_r+0x1a>
 8005a52:	4b09      	ldr	r3, [pc, #36]	; (8005a78 <__swbuf_r+0xa0>)
 8005a54:	429c      	cmp	r4, r3
 8005a56:	bf08      	it	eq
 8005a58:	68ec      	ldreq	r4, [r5, #12]
 8005a5a:	e7ca      	b.n	80059f2 <__swbuf_r+0x1a>
 8005a5c:	4621      	mov	r1, r4
 8005a5e:	4628      	mov	r0, r5
 8005a60:	f000 f81a 	bl	8005a98 <__swsetup_r>
 8005a64:	2800      	cmp	r0, #0
 8005a66:	d0cb      	beq.n	8005a00 <__swbuf_r+0x28>
 8005a68:	f04f 37ff 	mov.w	r7, #4294967295
 8005a6c:	e7ea      	b.n	8005a44 <__swbuf_r+0x6c>
 8005a6e:	bf00      	nop
 8005a70:	0800657c 	.word	0x0800657c
 8005a74:	0800659c 	.word	0x0800659c
 8005a78:	0800655c 	.word	0x0800655c

08005a7c <__ascii_wctomb>:
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	4608      	mov	r0, r1
 8005a80:	b141      	cbz	r1, 8005a94 <__ascii_wctomb+0x18>
 8005a82:	2aff      	cmp	r2, #255	; 0xff
 8005a84:	d904      	bls.n	8005a90 <__ascii_wctomb+0x14>
 8005a86:	228a      	movs	r2, #138	; 0x8a
 8005a88:	f04f 30ff 	mov.w	r0, #4294967295
 8005a8c:	601a      	str	r2, [r3, #0]
 8005a8e:	4770      	bx	lr
 8005a90:	2001      	movs	r0, #1
 8005a92:	700a      	strb	r2, [r1, #0]
 8005a94:	4770      	bx	lr
	...

08005a98 <__swsetup_r>:
 8005a98:	4b32      	ldr	r3, [pc, #200]	; (8005b64 <__swsetup_r+0xcc>)
 8005a9a:	b570      	push	{r4, r5, r6, lr}
 8005a9c:	681d      	ldr	r5, [r3, #0]
 8005a9e:	4606      	mov	r6, r0
 8005aa0:	460c      	mov	r4, r1
 8005aa2:	b125      	cbz	r5, 8005aae <__swsetup_r+0x16>
 8005aa4:	69ab      	ldr	r3, [r5, #24]
 8005aa6:	b913      	cbnz	r3, 8005aae <__swsetup_r+0x16>
 8005aa8:	4628      	mov	r0, r5
 8005aaa:	f000 f981 	bl	8005db0 <__sinit>
 8005aae:	4b2e      	ldr	r3, [pc, #184]	; (8005b68 <__swsetup_r+0xd0>)
 8005ab0:	429c      	cmp	r4, r3
 8005ab2:	d10f      	bne.n	8005ad4 <__swsetup_r+0x3c>
 8005ab4:	686c      	ldr	r4, [r5, #4]
 8005ab6:	89a3      	ldrh	r3, [r4, #12]
 8005ab8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005abc:	0719      	lsls	r1, r3, #28
 8005abe:	d42c      	bmi.n	8005b1a <__swsetup_r+0x82>
 8005ac0:	06dd      	lsls	r5, r3, #27
 8005ac2:	d411      	bmi.n	8005ae8 <__swsetup_r+0x50>
 8005ac4:	2309      	movs	r3, #9
 8005ac6:	6033      	str	r3, [r6, #0]
 8005ac8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005acc:	f04f 30ff 	mov.w	r0, #4294967295
 8005ad0:	81a3      	strh	r3, [r4, #12]
 8005ad2:	e03e      	b.n	8005b52 <__swsetup_r+0xba>
 8005ad4:	4b25      	ldr	r3, [pc, #148]	; (8005b6c <__swsetup_r+0xd4>)
 8005ad6:	429c      	cmp	r4, r3
 8005ad8:	d101      	bne.n	8005ade <__swsetup_r+0x46>
 8005ada:	68ac      	ldr	r4, [r5, #8]
 8005adc:	e7eb      	b.n	8005ab6 <__swsetup_r+0x1e>
 8005ade:	4b24      	ldr	r3, [pc, #144]	; (8005b70 <__swsetup_r+0xd8>)
 8005ae0:	429c      	cmp	r4, r3
 8005ae2:	bf08      	it	eq
 8005ae4:	68ec      	ldreq	r4, [r5, #12]
 8005ae6:	e7e6      	b.n	8005ab6 <__swsetup_r+0x1e>
 8005ae8:	0758      	lsls	r0, r3, #29
 8005aea:	d512      	bpl.n	8005b12 <__swsetup_r+0x7a>
 8005aec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005aee:	b141      	cbz	r1, 8005b02 <__swsetup_r+0x6a>
 8005af0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005af4:	4299      	cmp	r1, r3
 8005af6:	d002      	beq.n	8005afe <__swsetup_r+0x66>
 8005af8:	4630      	mov	r0, r6
 8005afa:	f7ff fcdb 	bl	80054b4 <_free_r>
 8005afe:	2300      	movs	r3, #0
 8005b00:	6363      	str	r3, [r4, #52]	; 0x34
 8005b02:	89a3      	ldrh	r3, [r4, #12]
 8005b04:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005b08:	81a3      	strh	r3, [r4, #12]
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	6063      	str	r3, [r4, #4]
 8005b0e:	6923      	ldr	r3, [r4, #16]
 8005b10:	6023      	str	r3, [r4, #0]
 8005b12:	89a3      	ldrh	r3, [r4, #12]
 8005b14:	f043 0308 	orr.w	r3, r3, #8
 8005b18:	81a3      	strh	r3, [r4, #12]
 8005b1a:	6923      	ldr	r3, [r4, #16]
 8005b1c:	b94b      	cbnz	r3, 8005b32 <__swsetup_r+0x9a>
 8005b1e:	89a3      	ldrh	r3, [r4, #12]
 8005b20:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005b24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b28:	d003      	beq.n	8005b32 <__swsetup_r+0x9a>
 8005b2a:	4621      	mov	r1, r4
 8005b2c:	4630      	mov	r0, r6
 8005b2e:	f000 fa05 	bl	8005f3c <__smakebuf_r>
 8005b32:	89a0      	ldrh	r0, [r4, #12]
 8005b34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b38:	f010 0301 	ands.w	r3, r0, #1
 8005b3c:	d00a      	beq.n	8005b54 <__swsetup_r+0xbc>
 8005b3e:	2300      	movs	r3, #0
 8005b40:	60a3      	str	r3, [r4, #8]
 8005b42:	6963      	ldr	r3, [r4, #20]
 8005b44:	425b      	negs	r3, r3
 8005b46:	61a3      	str	r3, [r4, #24]
 8005b48:	6923      	ldr	r3, [r4, #16]
 8005b4a:	b943      	cbnz	r3, 8005b5e <__swsetup_r+0xc6>
 8005b4c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005b50:	d1ba      	bne.n	8005ac8 <__swsetup_r+0x30>
 8005b52:	bd70      	pop	{r4, r5, r6, pc}
 8005b54:	0781      	lsls	r1, r0, #30
 8005b56:	bf58      	it	pl
 8005b58:	6963      	ldrpl	r3, [r4, #20]
 8005b5a:	60a3      	str	r3, [r4, #8]
 8005b5c:	e7f4      	b.n	8005b48 <__swsetup_r+0xb0>
 8005b5e:	2000      	movs	r0, #0
 8005b60:	e7f7      	b.n	8005b52 <__swsetup_r+0xba>
 8005b62:	bf00      	nop
 8005b64:	20000054 	.word	0x20000054
 8005b68:	0800657c 	.word	0x0800657c
 8005b6c:	0800659c 	.word	0x0800659c
 8005b70:	0800655c 	.word	0x0800655c

08005b74 <abort>:
 8005b74:	2006      	movs	r0, #6
 8005b76:	b508      	push	{r3, lr}
 8005b78:	f000 fa48 	bl	800600c <raise>
 8005b7c:	2001      	movs	r0, #1
 8005b7e:	f7fb fe8b 	bl	8001898 <_exit>
	...

08005b84 <__sflush_r>:
 8005b84:	898a      	ldrh	r2, [r1, #12]
 8005b86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b88:	4605      	mov	r5, r0
 8005b8a:	0710      	lsls	r0, r2, #28
 8005b8c:	460c      	mov	r4, r1
 8005b8e:	d457      	bmi.n	8005c40 <__sflush_r+0xbc>
 8005b90:	684b      	ldr	r3, [r1, #4]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	dc04      	bgt.n	8005ba0 <__sflush_r+0x1c>
 8005b96:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	dc01      	bgt.n	8005ba0 <__sflush_r+0x1c>
 8005b9c:	2000      	movs	r0, #0
 8005b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ba0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005ba2:	2e00      	cmp	r6, #0
 8005ba4:	d0fa      	beq.n	8005b9c <__sflush_r+0x18>
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005bac:	682f      	ldr	r7, [r5, #0]
 8005bae:	602b      	str	r3, [r5, #0]
 8005bb0:	d032      	beq.n	8005c18 <__sflush_r+0x94>
 8005bb2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005bb4:	89a3      	ldrh	r3, [r4, #12]
 8005bb6:	075a      	lsls	r2, r3, #29
 8005bb8:	d505      	bpl.n	8005bc6 <__sflush_r+0x42>
 8005bba:	6863      	ldr	r3, [r4, #4]
 8005bbc:	1ac0      	subs	r0, r0, r3
 8005bbe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005bc0:	b10b      	cbz	r3, 8005bc6 <__sflush_r+0x42>
 8005bc2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005bc4:	1ac0      	subs	r0, r0, r3
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	4602      	mov	r2, r0
 8005bca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005bcc:	4628      	mov	r0, r5
 8005bce:	6a21      	ldr	r1, [r4, #32]
 8005bd0:	47b0      	blx	r6
 8005bd2:	1c43      	adds	r3, r0, #1
 8005bd4:	89a3      	ldrh	r3, [r4, #12]
 8005bd6:	d106      	bne.n	8005be6 <__sflush_r+0x62>
 8005bd8:	6829      	ldr	r1, [r5, #0]
 8005bda:	291d      	cmp	r1, #29
 8005bdc:	d82c      	bhi.n	8005c38 <__sflush_r+0xb4>
 8005bde:	4a29      	ldr	r2, [pc, #164]	; (8005c84 <__sflush_r+0x100>)
 8005be0:	40ca      	lsrs	r2, r1
 8005be2:	07d6      	lsls	r6, r2, #31
 8005be4:	d528      	bpl.n	8005c38 <__sflush_r+0xb4>
 8005be6:	2200      	movs	r2, #0
 8005be8:	6062      	str	r2, [r4, #4]
 8005bea:	6922      	ldr	r2, [r4, #16]
 8005bec:	04d9      	lsls	r1, r3, #19
 8005bee:	6022      	str	r2, [r4, #0]
 8005bf0:	d504      	bpl.n	8005bfc <__sflush_r+0x78>
 8005bf2:	1c42      	adds	r2, r0, #1
 8005bf4:	d101      	bne.n	8005bfa <__sflush_r+0x76>
 8005bf6:	682b      	ldr	r3, [r5, #0]
 8005bf8:	b903      	cbnz	r3, 8005bfc <__sflush_r+0x78>
 8005bfa:	6560      	str	r0, [r4, #84]	; 0x54
 8005bfc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005bfe:	602f      	str	r7, [r5, #0]
 8005c00:	2900      	cmp	r1, #0
 8005c02:	d0cb      	beq.n	8005b9c <__sflush_r+0x18>
 8005c04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c08:	4299      	cmp	r1, r3
 8005c0a:	d002      	beq.n	8005c12 <__sflush_r+0x8e>
 8005c0c:	4628      	mov	r0, r5
 8005c0e:	f7ff fc51 	bl	80054b4 <_free_r>
 8005c12:	2000      	movs	r0, #0
 8005c14:	6360      	str	r0, [r4, #52]	; 0x34
 8005c16:	e7c2      	b.n	8005b9e <__sflush_r+0x1a>
 8005c18:	6a21      	ldr	r1, [r4, #32]
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	4628      	mov	r0, r5
 8005c1e:	47b0      	blx	r6
 8005c20:	1c41      	adds	r1, r0, #1
 8005c22:	d1c7      	bne.n	8005bb4 <__sflush_r+0x30>
 8005c24:	682b      	ldr	r3, [r5, #0]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d0c4      	beq.n	8005bb4 <__sflush_r+0x30>
 8005c2a:	2b1d      	cmp	r3, #29
 8005c2c:	d001      	beq.n	8005c32 <__sflush_r+0xae>
 8005c2e:	2b16      	cmp	r3, #22
 8005c30:	d101      	bne.n	8005c36 <__sflush_r+0xb2>
 8005c32:	602f      	str	r7, [r5, #0]
 8005c34:	e7b2      	b.n	8005b9c <__sflush_r+0x18>
 8005c36:	89a3      	ldrh	r3, [r4, #12]
 8005c38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c3c:	81a3      	strh	r3, [r4, #12]
 8005c3e:	e7ae      	b.n	8005b9e <__sflush_r+0x1a>
 8005c40:	690f      	ldr	r7, [r1, #16]
 8005c42:	2f00      	cmp	r7, #0
 8005c44:	d0aa      	beq.n	8005b9c <__sflush_r+0x18>
 8005c46:	0793      	lsls	r3, r2, #30
 8005c48:	bf18      	it	ne
 8005c4a:	2300      	movne	r3, #0
 8005c4c:	680e      	ldr	r6, [r1, #0]
 8005c4e:	bf08      	it	eq
 8005c50:	694b      	ldreq	r3, [r1, #20]
 8005c52:	1bf6      	subs	r6, r6, r7
 8005c54:	600f      	str	r7, [r1, #0]
 8005c56:	608b      	str	r3, [r1, #8]
 8005c58:	2e00      	cmp	r6, #0
 8005c5a:	dd9f      	ble.n	8005b9c <__sflush_r+0x18>
 8005c5c:	4633      	mov	r3, r6
 8005c5e:	463a      	mov	r2, r7
 8005c60:	4628      	mov	r0, r5
 8005c62:	6a21      	ldr	r1, [r4, #32]
 8005c64:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8005c68:	47e0      	blx	ip
 8005c6a:	2800      	cmp	r0, #0
 8005c6c:	dc06      	bgt.n	8005c7c <__sflush_r+0xf8>
 8005c6e:	89a3      	ldrh	r3, [r4, #12]
 8005c70:	f04f 30ff 	mov.w	r0, #4294967295
 8005c74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c78:	81a3      	strh	r3, [r4, #12]
 8005c7a:	e790      	b.n	8005b9e <__sflush_r+0x1a>
 8005c7c:	4407      	add	r7, r0
 8005c7e:	1a36      	subs	r6, r6, r0
 8005c80:	e7ea      	b.n	8005c58 <__sflush_r+0xd4>
 8005c82:	bf00      	nop
 8005c84:	20400001 	.word	0x20400001

08005c88 <_fflush_r>:
 8005c88:	b538      	push	{r3, r4, r5, lr}
 8005c8a:	690b      	ldr	r3, [r1, #16]
 8005c8c:	4605      	mov	r5, r0
 8005c8e:	460c      	mov	r4, r1
 8005c90:	b913      	cbnz	r3, 8005c98 <_fflush_r+0x10>
 8005c92:	2500      	movs	r5, #0
 8005c94:	4628      	mov	r0, r5
 8005c96:	bd38      	pop	{r3, r4, r5, pc}
 8005c98:	b118      	cbz	r0, 8005ca2 <_fflush_r+0x1a>
 8005c9a:	6983      	ldr	r3, [r0, #24]
 8005c9c:	b90b      	cbnz	r3, 8005ca2 <_fflush_r+0x1a>
 8005c9e:	f000 f887 	bl	8005db0 <__sinit>
 8005ca2:	4b14      	ldr	r3, [pc, #80]	; (8005cf4 <_fflush_r+0x6c>)
 8005ca4:	429c      	cmp	r4, r3
 8005ca6:	d11b      	bne.n	8005ce0 <_fflush_r+0x58>
 8005ca8:	686c      	ldr	r4, [r5, #4]
 8005caa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d0ef      	beq.n	8005c92 <_fflush_r+0xa>
 8005cb2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005cb4:	07d0      	lsls	r0, r2, #31
 8005cb6:	d404      	bmi.n	8005cc2 <_fflush_r+0x3a>
 8005cb8:	0599      	lsls	r1, r3, #22
 8005cba:	d402      	bmi.n	8005cc2 <_fflush_r+0x3a>
 8005cbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005cbe:	f000 f915 	bl	8005eec <__retarget_lock_acquire_recursive>
 8005cc2:	4628      	mov	r0, r5
 8005cc4:	4621      	mov	r1, r4
 8005cc6:	f7ff ff5d 	bl	8005b84 <__sflush_r>
 8005cca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ccc:	4605      	mov	r5, r0
 8005cce:	07da      	lsls	r2, r3, #31
 8005cd0:	d4e0      	bmi.n	8005c94 <_fflush_r+0xc>
 8005cd2:	89a3      	ldrh	r3, [r4, #12]
 8005cd4:	059b      	lsls	r3, r3, #22
 8005cd6:	d4dd      	bmi.n	8005c94 <_fflush_r+0xc>
 8005cd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005cda:	f000 f908 	bl	8005eee <__retarget_lock_release_recursive>
 8005cde:	e7d9      	b.n	8005c94 <_fflush_r+0xc>
 8005ce0:	4b05      	ldr	r3, [pc, #20]	; (8005cf8 <_fflush_r+0x70>)
 8005ce2:	429c      	cmp	r4, r3
 8005ce4:	d101      	bne.n	8005cea <_fflush_r+0x62>
 8005ce6:	68ac      	ldr	r4, [r5, #8]
 8005ce8:	e7df      	b.n	8005caa <_fflush_r+0x22>
 8005cea:	4b04      	ldr	r3, [pc, #16]	; (8005cfc <_fflush_r+0x74>)
 8005cec:	429c      	cmp	r4, r3
 8005cee:	bf08      	it	eq
 8005cf0:	68ec      	ldreq	r4, [r5, #12]
 8005cf2:	e7da      	b.n	8005caa <_fflush_r+0x22>
 8005cf4:	0800657c 	.word	0x0800657c
 8005cf8:	0800659c 	.word	0x0800659c
 8005cfc:	0800655c 	.word	0x0800655c

08005d00 <std>:
 8005d00:	2300      	movs	r3, #0
 8005d02:	b510      	push	{r4, lr}
 8005d04:	4604      	mov	r4, r0
 8005d06:	e9c0 3300 	strd	r3, r3, [r0]
 8005d0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d0e:	6083      	str	r3, [r0, #8]
 8005d10:	8181      	strh	r1, [r0, #12]
 8005d12:	6643      	str	r3, [r0, #100]	; 0x64
 8005d14:	81c2      	strh	r2, [r0, #14]
 8005d16:	6183      	str	r3, [r0, #24]
 8005d18:	4619      	mov	r1, r3
 8005d1a:	2208      	movs	r2, #8
 8005d1c:	305c      	adds	r0, #92	; 0x5c
 8005d1e:	f7fd fd37 	bl	8003790 <memset>
 8005d22:	4b05      	ldr	r3, [pc, #20]	; (8005d38 <std+0x38>)
 8005d24:	6224      	str	r4, [r4, #32]
 8005d26:	6263      	str	r3, [r4, #36]	; 0x24
 8005d28:	4b04      	ldr	r3, [pc, #16]	; (8005d3c <std+0x3c>)
 8005d2a:	62a3      	str	r3, [r4, #40]	; 0x28
 8005d2c:	4b04      	ldr	r3, [pc, #16]	; (8005d40 <std+0x40>)
 8005d2e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005d30:	4b04      	ldr	r3, [pc, #16]	; (8005d44 <std+0x44>)
 8005d32:	6323      	str	r3, [r4, #48]	; 0x30
 8005d34:	bd10      	pop	{r4, pc}
 8005d36:	bf00      	nop
 8005d38:	08006045 	.word	0x08006045
 8005d3c:	08006067 	.word	0x08006067
 8005d40:	0800609f 	.word	0x0800609f
 8005d44:	080060c3 	.word	0x080060c3

08005d48 <_cleanup_r>:
 8005d48:	4901      	ldr	r1, [pc, #4]	; (8005d50 <_cleanup_r+0x8>)
 8005d4a:	f000 b8af 	b.w	8005eac <_fwalk_reent>
 8005d4e:	bf00      	nop
 8005d50:	08005c89 	.word	0x08005c89

08005d54 <__sfmoreglue>:
 8005d54:	2268      	movs	r2, #104	; 0x68
 8005d56:	b570      	push	{r4, r5, r6, lr}
 8005d58:	1e4d      	subs	r5, r1, #1
 8005d5a:	4355      	muls	r5, r2
 8005d5c:	460e      	mov	r6, r1
 8005d5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005d62:	f7ff fc0f 	bl	8005584 <_malloc_r>
 8005d66:	4604      	mov	r4, r0
 8005d68:	b140      	cbz	r0, 8005d7c <__sfmoreglue+0x28>
 8005d6a:	2100      	movs	r1, #0
 8005d6c:	e9c0 1600 	strd	r1, r6, [r0]
 8005d70:	300c      	adds	r0, #12
 8005d72:	60a0      	str	r0, [r4, #8]
 8005d74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005d78:	f7fd fd0a 	bl	8003790 <memset>
 8005d7c:	4620      	mov	r0, r4
 8005d7e:	bd70      	pop	{r4, r5, r6, pc}

08005d80 <__sfp_lock_acquire>:
 8005d80:	4801      	ldr	r0, [pc, #4]	; (8005d88 <__sfp_lock_acquire+0x8>)
 8005d82:	f000 b8b3 	b.w	8005eec <__retarget_lock_acquire_recursive>
 8005d86:	bf00      	nop
 8005d88:	2000033d 	.word	0x2000033d

08005d8c <__sfp_lock_release>:
 8005d8c:	4801      	ldr	r0, [pc, #4]	; (8005d94 <__sfp_lock_release+0x8>)
 8005d8e:	f000 b8ae 	b.w	8005eee <__retarget_lock_release_recursive>
 8005d92:	bf00      	nop
 8005d94:	2000033d 	.word	0x2000033d

08005d98 <__sinit_lock_acquire>:
 8005d98:	4801      	ldr	r0, [pc, #4]	; (8005da0 <__sinit_lock_acquire+0x8>)
 8005d9a:	f000 b8a7 	b.w	8005eec <__retarget_lock_acquire_recursive>
 8005d9e:	bf00      	nop
 8005da0:	2000033e 	.word	0x2000033e

08005da4 <__sinit_lock_release>:
 8005da4:	4801      	ldr	r0, [pc, #4]	; (8005dac <__sinit_lock_release+0x8>)
 8005da6:	f000 b8a2 	b.w	8005eee <__retarget_lock_release_recursive>
 8005daa:	bf00      	nop
 8005dac:	2000033e 	.word	0x2000033e

08005db0 <__sinit>:
 8005db0:	b510      	push	{r4, lr}
 8005db2:	4604      	mov	r4, r0
 8005db4:	f7ff fff0 	bl	8005d98 <__sinit_lock_acquire>
 8005db8:	69a3      	ldr	r3, [r4, #24]
 8005dba:	b11b      	cbz	r3, 8005dc4 <__sinit+0x14>
 8005dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dc0:	f7ff bff0 	b.w	8005da4 <__sinit_lock_release>
 8005dc4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005dc8:	6523      	str	r3, [r4, #80]	; 0x50
 8005dca:	4b13      	ldr	r3, [pc, #76]	; (8005e18 <__sinit+0x68>)
 8005dcc:	4a13      	ldr	r2, [pc, #76]	; (8005e1c <__sinit+0x6c>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	62a2      	str	r2, [r4, #40]	; 0x28
 8005dd2:	42a3      	cmp	r3, r4
 8005dd4:	bf08      	it	eq
 8005dd6:	2301      	moveq	r3, #1
 8005dd8:	4620      	mov	r0, r4
 8005dda:	bf08      	it	eq
 8005ddc:	61a3      	streq	r3, [r4, #24]
 8005dde:	f000 f81f 	bl	8005e20 <__sfp>
 8005de2:	6060      	str	r0, [r4, #4]
 8005de4:	4620      	mov	r0, r4
 8005de6:	f000 f81b 	bl	8005e20 <__sfp>
 8005dea:	60a0      	str	r0, [r4, #8]
 8005dec:	4620      	mov	r0, r4
 8005dee:	f000 f817 	bl	8005e20 <__sfp>
 8005df2:	2200      	movs	r2, #0
 8005df4:	2104      	movs	r1, #4
 8005df6:	60e0      	str	r0, [r4, #12]
 8005df8:	6860      	ldr	r0, [r4, #4]
 8005dfa:	f7ff ff81 	bl	8005d00 <std>
 8005dfe:	2201      	movs	r2, #1
 8005e00:	2109      	movs	r1, #9
 8005e02:	68a0      	ldr	r0, [r4, #8]
 8005e04:	f7ff ff7c 	bl	8005d00 <std>
 8005e08:	2202      	movs	r2, #2
 8005e0a:	2112      	movs	r1, #18
 8005e0c:	68e0      	ldr	r0, [r4, #12]
 8005e0e:	f7ff ff77 	bl	8005d00 <std>
 8005e12:	2301      	movs	r3, #1
 8005e14:	61a3      	str	r3, [r4, #24]
 8005e16:	e7d1      	b.n	8005dbc <__sinit+0xc>
 8005e18:	080061e0 	.word	0x080061e0
 8005e1c:	08005d49 	.word	0x08005d49

08005e20 <__sfp>:
 8005e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e22:	4607      	mov	r7, r0
 8005e24:	f7ff ffac 	bl	8005d80 <__sfp_lock_acquire>
 8005e28:	4b1e      	ldr	r3, [pc, #120]	; (8005ea4 <__sfp+0x84>)
 8005e2a:	681e      	ldr	r6, [r3, #0]
 8005e2c:	69b3      	ldr	r3, [r6, #24]
 8005e2e:	b913      	cbnz	r3, 8005e36 <__sfp+0x16>
 8005e30:	4630      	mov	r0, r6
 8005e32:	f7ff ffbd 	bl	8005db0 <__sinit>
 8005e36:	3648      	adds	r6, #72	; 0x48
 8005e38:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005e3c:	3b01      	subs	r3, #1
 8005e3e:	d503      	bpl.n	8005e48 <__sfp+0x28>
 8005e40:	6833      	ldr	r3, [r6, #0]
 8005e42:	b30b      	cbz	r3, 8005e88 <__sfp+0x68>
 8005e44:	6836      	ldr	r6, [r6, #0]
 8005e46:	e7f7      	b.n	8005e38 <__sfp+0x18>
 8005e48:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005e4c:	b9d5      	cbnz	r5, 8005e84 <__sfp+0x64>
 8005e4e:	4b16      	ldr	r3, [pc, #88]	; (8005ea8 <__sfp+0x88>)
 8005e50:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005e54:	60e3      	str	r3, [r4, #12]
 8005e56:	6665      	str	r5, [r4, #100]	; 0x64
 8005e58:	f000 f847 	bl	8005eea <__retarget_lock_init_recursive>
 8005e5c:	f7ff ff96 	bl	8005d8c <__sfp_lock_release>
 8005e60:	2208      	movs	r2, #8
 8005e62:	4629      	mov	r1, r5
 8005e64:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005e68:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005e6c:	6025      	str	r5, [r4, #0]
 8005e6e:	61a5      	str	r5, [r4, #24]
 8005e70:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005e74:	f7fd fc8c 	bl	8003790 <memset>
 8005e78:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005e7c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005e80:	4620      	mov	r0, r4
 8005e82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e84:	3468      	adds	r4, #104	; 0x68
 8005e86:	e7d9      	b.n	8005e3c <__sfp+0x1c>
 8005e88:	2104      	movs	r1, #4
 8005e8a:	4638      	mov	r0, r7
 8005e8c:	f7ff ff62 	bl	8005d54 <__sfmoreglue>
 8005e90:	4604      	mov	r4, r0
 8005e92:	6030      	str	r0, [r6, #0]
 8005e94:	2800      	cmp	r0, #0
 8005e96:	d1d5      	bne.n	8005e44 <__sfp+0x24>
 8005e98:	f7ff ff78 	bl	8005d8c <__sfp_lock_release>
 8005e9c:	230c      	movs	r3, #12
 8005e9e:	603b      	str	r3, [r7, #0]
 8005ea0:	e7ee      	b.n	8005e80 <__sfp+0x60>
 8005ea2:	bf00      	nop
 8005ea4:	080061e0 	.word	0x080061e0
 8005ea8:	ffff0001 	.word	0xffff0001

08005eac <_fwalk_reent>:
 8005eac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005eb0:	4606      	mov	r6, r0
 8005eb2:	4688      	mov	r8, r1
 8005eb4:	2700      	movs	r7, #0
 8005eb6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005eba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ebe:	f1b9 0901 	subs.w	r9, r9, #1
 8005ec2:	d505      	bpl.n	8005ed0 <_fwalk_reent+0x24>
 8005ec4:	6824      	ldr	r4, [r4, #0]
 8005ec6:	2c00      	cmp	r4, #0
 8005ec8:	d1f7      	bne.n	8005eba <_fwalk_reent+0xe>
 8005eca:	4638      	mov	r0, r7
 8005ecc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ed0:	89ab      	ldrh	r3, [r5, #12]
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d907      	bls.n	8005ee6 <_fwalk_reent+0x3a>
 8005ed6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005eda:	3301      	adds	r3, #1
 8005edc:	d003      	beq.n	8005ee6 <_fwalk_reent+0x3a>
 8005ede:	4629      	mov	r1, r5
 8005ee0:	4630      	mov	r0, r6
 8005ee2:	47c0      	blx	r8
 8005ee4:	4307      	orrs	r7, r0
 8005ee6:	3568      	adds	r5, #104	; 0x68
 8005ee8:	e7e9      	b.n	8005ebe <_fwalk_reent+0x12>

08005eea <__retarget_lock_init_recursive>:
 8005eea:	4770      	bx	lr

08005eec <__retarget_lock_acquire_recursive>:
 8005eec:	4770      	bx	lr

08005eee <__retarget_lock_release_recursive>:
 8005eee:	4770      	bx	lr

08005ef0 <__swhatbuf_r>:
 8005ef0:	b570      	push	{r4, r5, r6, lr}
 8005ef2:	460e      	mov	r6, r1
 8005ef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ef8:	4614      	mov	r4, r2
 8005efa:	2900      	cmp	r1, #0
 8005efc:	461d      	mov	r5, r3
 8005efe:	b096      	sub	sp, #88	; 0x58
 8005f00:	da08      	bge.n	8005f14 <__swhatbuf_r+0x24>
 8005f02:	2200      	movs	r2, #0
 8005f04:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005f08:	602a      	str	r2, [r5, #0]
 8005f0a:	061a      	lsls	r2, r3, #24
 8005f0c:	d410      	bmi.n	8005f30 <__swhatbuf_r+0x40>
 8005f0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f12:	e00e      	b.n	8005f32 <__swhatbuf_r+0x42>
 8005f14:	466a      	mov	r2, sp
 8005f16:	f000 f8fb 	bl	8006110 <_fstat_r>
 8005f1a:	2800      	cmp	r0, #0
 8005f1c:	dbf1      	blt.n	8005f02 <__swhatbuf_r+0x12>
 8005f1e:	9a01      	ldr	r2, [sp, #4]
 8005f20:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005f24:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005f28:	425a      	negs	r2, r3
 8005f2a:	415a      	adcs	r2, r3
 8005f2c:	602a      	str	r2, [r5, #0]
 8005f2e:	e7ee      	b.n	8005f0e <__swhatbuf_r+0x1e>
 8005f30:	2340      	movs	r3, #64	; 0x40
 8005f32:	2000      	movs	r0, #0
 8005f34:	6023      	str	r3, [r4, #0]
 8005f36:	b016      	add	sp, #88	; 0x58
 8005f38:	bd70      	pop	{r4, r5, r6, pc}
	...

08005f3c <__smakebuf_r>:
 8005f3c:	898b      	ldrh	r3, [r1, #12]
 8005f3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005f40:	079d      	lsls	r5, r3, #30
 8005f42:	4606      	mov	r6, r0
 8005f44:	460c      	mov	r4, r1
 8005f46:	d507      	bpl.n	8005f58 <__smakebuf_r+0x1c>
 8005f48:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005f4c:	6023      	str	r3, [r4, #0]
 8005f4e:	6123      	str	r3, [r4, #16]
 8005f50:	2301      	movs	r3, #1
 8005f52:	6163      	str	r3, [r4, #20]
 8005f54:	b002      	add	sp, #8
 8005f56:	bd70      	pop	{r4, r5, r6, pc}
 8005f58:	466a      	mov	r2, sp
 8005f5a:	ab01      	add	r3, sp, #4
 8005f5c:	f7ff ffc8 	bl	8005ef0 <__swhatbuf_r>
 8005f60:	9900      	ldr	r1, [sp, #0]
 8005f62:	4605      	mov	r5, r0
 8005f64:	4630      	mov	r0, r6
 8005f66:	f7ff fb0d 	bl	8005584 <_malloc_r>
 8005f6a:	b948      	cbnz	r0, 8005f80 <__smakebuf_r+0x44>
 8005f6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f70:	059a      	lsls	r2, r3, #22
 8005f72:	d4ef      	bmi.n	8005f54 <__smakebuf_r+0x18>
 8005f74:	f023 0303 	bic.w	r3, r3, #3
 8005f78:	f043 0302 	orr.w	r3, r3, #2
 8005f7c:	81a3      	strh	r3, [r4, #12]
 8005f7e:	e7e3      	b.n	8005f48 <__smakebuf_r+0xc>
 8005f80:	4b0d      	ldr	r3, [pc, #52]	; (8005fb8 <__smakebuf_r+0x7c>)
 8005f82:	62b3      	str	r3, [r6, #40]	; 0x28
 8005f84:	89a3      	ldrh	r3, [r4, #12]
 8005f86:	6020      	str	r0, [r4, #0]
 8005f88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f8c:	81a3      	strh	r3, [r4, #12]
 8005f8e:	9b00      	ldr	r3, [sp, #0]
 8005f90:	6120      	str	r0, [r4, #16]
 8005f92:	6163      	str	r3, [r4, #20]
 8005f94:	9b01      	ldr	r3, [sp, #4]
 8005f96:	b15b      	cbz	r3, 8005fb0 <__smakebuf_r+0x74>
 8005f98:	4630      	mov	r0, r6
 8005f9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f9e:	f000 f8c9 	bl	8006134 <_isatty_r>
 8005fa2:	b128      	cbz	r0, 8005fb0 <__smakebuf_r+0x74>
 8005fa4:	89a3      	ldrh	r3, [r4, #12]
 8005fa6:	f023 0303 	bic.w	r3, r3, #3
 8005faa:	f043 0301 	orr.w	r3, r3, #1
 8005fae:	81a3      	strh	r3, [r4, #12]
 8005fb0:	89a0      	ldrh	r0, [r4, #12]
 8005fb2:	4305      	orrs	r5, r0
 8005fb4:	81a5      	strh	r5, [r4, #12]
 8005fb6:	e7cd      	b.n	8005f54 <__smakebuf_r+0x18>
 8005fb8:	08005d49 	.word	0x08005d49

08005fbc <_raise_r>:
 8005fbc:	291f      	cmp	r1, #31
 8005fbe:	b538      	push	{r3, r4, r5, lr}
 8005fc0:	4604      	mov	r4, r0
 8005fc2:	460d      	mov	r5, r1
 8005fc4:	d904      	bls.n	8005fd0 <_raise_r+0x14>
 8005fc6:	2316      	movs	r3, #22
 8005fc8:	6003      	str	r3, [r0, #0]
 8005fca:	f04f 30ff 	mov.w	r0, #4294967295
 8005fce:	bd38      	pop	{r3, r4, r5, pc}
 8005fd0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005fd2:	b112      	cbz	r2, 8005fda <_raise_r+0x1e>
 8005fd4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005fd8:	b94b      	cbnz	r3, 8005fee <_raise_r+0x32>
 8005fda:	4620      	mov	r0, r4
 8005fdc:	f000 f830 	bl	8006040 <_getpid_r>
 8005fe0:	462a      	mov	r2, r5
 8005fe2:	4601      	mov	r1, r0
 8005fe4:	4620      	mov	r0, r4
 8005fe6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005fea:	f000 b817 	b.w	800601c <_kill_r>
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d00a      	beq.n	8006008 <_raise_r+0x4c>
 8005ff2:	1c59      	adds	r1, r3, #1
 8005ff4:	d103      	bne.n	8005ffe <_raise_r+0x42>
 8005ff6:	2316      	movs	r3, #22
 8005ff8:	6003      	str	r3, [r0, #0]
 8005ffa:	2001      	movs	r0, #1
 8005ffc:	e7e7      	b.n	8005fce <_raise_r+0x12>
 8005ffe:	2400      	movs	r4, #0
 8006000:	4628      	mov	r0, r5
 8006002:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006006:	4798      	blx	r3
 8006008:	2000      	movs	r0, #0
 800600a:	e7e0      	b.n	8005fce <_raise_r+0x12>

0800600c <raise>:
 800600c:	4b02      	ldr	r3, [pc, #8]	; (8006018 <raise+0xc>)
 800600e:	4601      	mov	r1, r0
 8006010:	6818      	ldr	r0, [r3, #0]
 8006012:	f7ff bfd3 	b.w	8005fbc <_raise_r>
 8006016:	bf00      	nop
 8006018:	20000054 	.word	0x20000054

0800601c <_kill_r>:
 800601c:	b538      	push	{r3, r4, r5, lr}
 800601e:	2300      	movs	r3, #0
 8006020:	4d06      	ldr	r5, [pc, #24]	; (800603c <_kill_r+0x20>)
 8006022:	4604      	mov	r4, r0
 8006024:	4608      	mov	r0, r1
 8006026:	4611      	mov	r1, r2
 8006028:	602b      	str	r3, [r5, #0]
 800602a:	f7fb fc25 	bl	8001878 <_kill>
 800602e:	1c43      	adds	r3, r0, #1
 8006030:	d102      	bne.n	8006038 <_kill_r+0x1c>
 8006032:	682b      	ldr	r3, [r5, #0]
 8006034:	b103      	cbz	r3, 8006038 <_kill_r+0x1c>
 8006036:	6023      	str	r3, [r4, #0]
 8006038:	bd38      	pop	{r3, r4, r5, pc}
 800603a:	bf00      	nop
 800603c:	20000338 	.word	0x20000338

08006040 <_getpid_r>:
 8006040:	f7fb bc13 	b.w	800186a <_getpid>

08006044 <__sread>:
 8006044:	b510      	push	{r4, lr}
 8006046:	460c      	mov	r4, r1
 8006048:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800604c:	f000 f894 	bl	8006178 <_read_r>
 8006050:	2800      	cmp	r0, #0
 8006052:	bfab      	itete	ge
 8006054:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006056:	89a3      	ldrhlt	r3, [r4, #12]
 8006058:	181b      	addge	r3, r3, r0
 800605a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800605e:	bfac      	ite	ge
 8006060:	6563      	strge	r3, [r4, #84]	; 0x54
 8006062:	81a3      	strhlt	r3, [r4, #12]
 8006064:	bd10      	pop	{r4, pc}

08006066 <__swrite>:
 8006066:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800606a:	461f      	mov	r7, r3
 800606c:	898b      	ldrh	r3, [r1, #12]
 800606e:	4605      	mov	r5, r0
 8006070:	05db      	lsls	r3, r3, #23
 8006072:	460c      	mov	r4, r1
 8006074:	4616      	mov	r6, r2
 8006076:	d505      	bpl.n	8006084 <__swrite+0x1e>
 8006078:	2302      	movs	r3, #2
 800607a:	2200      	movs	r2, #0
 800607c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006080:	f000 f868 	bl	8006154 <_lseek_r>
 8006084:	89a3      	ldrh	r3, [r4, #12]
 8006086:	4632      	mov	r2, r6
 8006088:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800608c:	81a3      	strh	r3, [r4, #12]
 800608e:	4628      	mov	r0, r5
 8006090:	463b      	mov	r3, r7
 8006092:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006096:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800609a:	f000 b817 	b.w	80060cc <_write_r>

0800609e <__sseek>:
 800609e:	b510      	push	{r4, lr}
 80060a0:	460c      	mov	r4, r1
 80060a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060a6:	f000 f855 	bl	8006154 <_lseek_r>
 80060aa:	1c43      	adds	r3, r0, #1
 80060ac:	89a3      	ldrh	r3, [r4, #12]
 80060ae:	bf15      	itete	ne
 80060b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80060b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80060b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80060ba:	81a3      	strheq	r3, [r4, #12]
 80060bc:	bf18      	it	ne
 80060be:	81a3      	strhne	r3, [r4, #12]
 80060c0:	bd10      	pop	{r4, pc}

080060c2 <__sclose>:
 80060c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060c6:	f000 b813 	b.w	80060f0 <_close_r>
	...

080060cc <_write_r>:
 80060cc:	b538      	push	{r3, r4, r5, lr}
 80060ce:	4604      	mov	r4, r0
 80060d0:	4608      	mov	r0, r1
 80060d2:	4611      	mov	r1, r2
 80060d4:	2200      	movs	r2, #0
 80060d6:	4d05      	ldr	r5, [pc, #20]	; (80060ec <_write_r+0x20>)
 80060d8:	602a      	str	r2, [r5, #0]
 80060da:	461a      	mov	r2, r3
 80060dc:	f7fb fc03 	bl	80018e6 <_write>
 80060e0:	1c43      	adds	r3, r0, #1
 80060e2:	d102      	bne.n	80060ea <_write_r+0x1e>
 80060e4:	682b      	ldr	r3, [r5, #0]
 80060e6:	b103      	cbz	r3, 80060ea <_write_r+0x1e>
 80060e8:	6023      	str	r3, [r4, #0]
 80060ea:	bd38      	pop	{r3, r4, r5, pc}
 80060ec:	20000338 	.word	0x20000338

080060f0 <_close_r>:
 80060f0:	b538      	push	{r3, r4, r5, lr}
 80060f2:	2300      	movs	r3, #0
 80060f4:	4d05      	ldr	r5, [pc, #20]	; (800610c <_close_r+0x1c>)
 80060f6:	4604      	mov	r4, r0
 80060f8:	4608      	mov	r0, r1
 80060fa:	602b      	str	r3, [r5, #0]
 80060fc:	f7fb fc0f 	bl	800191e <_close>
 8006100:	1c43      	adds	r3, r0, #1
 8006102:	d102      	bne.n	800610a <_close_r+0x1a>
 8006104:	682b      	ldr	r3, [r5, #0]
 8006106:	b103      	cbz	r3, 800610a <_close_r+0x1a>
 8006108:	6023      	str	r3, [r4, #0]
 800610a:	bd38      	pop	{r3, r4, r5, pc}
 800610c:	20000338 	.word	0x20000338

08006110 <_fstat_r>:
 8006110:	b538      	push	{r3, r4, r5, lr}
 8006112:	2300      	movs	r3, #0
 8006114:	4d06      	ldr	r5, [pc, #24]	; (8006130 <_fstat_r+0x20>)
 8006116:	4604      	mov	r4, r0
 8006118:	4608      	mov	r0, r1
 800611a:	4611      	mov	r1, r2
 800611c:	602b      	str	r3, [r5, #0]
 800611e:	f7fb fc09 	bl	8001934 <_fstat>
 8006122:	1c43      	adds	r3, r0, #1
 8006124:	d102      	bne.n	800612c <_fstat_r+0x1c>
 8006126:	682b      	ldr	r3, [r5, #0]
 8006128:	b103      	cbz	r3, 800612c <_fstat_r+0x1c>
 800612a:	6023      	str	r3, [r4, #0]
 800612c:	bd38      	pop	{r3, r4, r5, pc}
 800612e:	bf00      	nop
 8006130:	20000338 	.word	0x20000338

08006134 <_isatty_r>:
 8006134:	b538      	push	{r3, r4, r5, lr}
 8006136:	2300      	movs	r3, #0
 8006138:	4d05      	ldr	r5, [pc, #20]	; (8006150 <_isatty_r+0x1c>)
 800613a:	4604      	mov	r4, r0
 800613c:	4608      	mov	r0, r1
 800613e:	602b      	str	r3, [r5, #0]
 8006140:	f7fb fc07 	bl	8001952 <_isatty>
 8006144:	1c43      	adds	r3, r0, #1
 8006146:	d102      	bne.n	800614e <_isatty_r+0x1a>
 8006148:	682b      	ldr	r3, [r5, #0]
 800614a:	b103      	cbz	r3, 800614e <_isatty_r+0x1a>
 800614c:	6023      	str	r3, [r4, #0]
 800614e:	bd38      	pop	{r3, r4, r5, pc}
 8006150:	20000338 	.word	0x20000338

08006154 <_lseek_r>:
 8006154:	b538      	push	{r3, r4, r5, lr}
 8006156:	4604      	mov	r4, r0
 8006158:	4608      	mov	r0, r1
 800615a:	4611      	mov	r1, r2
 800615c:	2200      	movs	r2, #0
 800615e:	4d05      	ldr	r5, [pc, #20]	; (8006174 <_lseek_r+0x20>)
 8006160:	602a      	str	r2, [r5, #0]
 8006162:	461a      	mov	r2, r3
 8006164:	f7fb fbff 	bl	8001966 <_lseek>
 8006168:	1c43      	adds	r3, r0, #1
 800616a:	d102      	bne.n	8006172 <_lseek_r+0x1e>
 800616c:	682b      	ldr	r3, [r5, #0]
 800616e:	b103      	cbz	r3, 8006172 <_lseek_r+0x1e>
 8006170:	6023      	str	r3, [r4, #0]
 8006172:	bd38      	pop	{r3, r4, r5, pc}
 8006174:	20000338 	.word	0x20000338

08006178 <_read_r>:
 8006178:	b538      	push	{r3, r4, r5, lr}
 800617a:	4604      	mov	r4, r0
 800617c:	4608      	mov	r0, r1
 800617e:	4611      	mov	r1, r2
 8006180:	2200      	movs	r2, #0
 8006182:	4d05      	ldr	r5, [pc, #20]	; (8006198 <_read_r+0x20>)
 8006184:	602a      	str	r2, [r5, #0]
 8006186:	461a      	mov	r2, r3
 8006188:	f7fb fb90 	bl	80018ac <_read>
 800618c:	1c43      	adds	r3, r0, #1
 800618e:	d102      	bne.n	8006196 <_read_r+0x1e>
 8006190:	682b      	ldr	r3, [r5, #0]
 8006192:	b103      	cbz	r3, 8006196 <_read_r+0x1e>
 8006194:	6023      	str	r3, [r4, #0]
 8006196:	bd38      	pop	{r3, r4, r5, pc}
 8006198:	20000338 	.word	0x20000338

0800619c <_init>:
 800619c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800619e:	bf00      	nop
 80061a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061a2:	bc08      	pop	{r3}
 80061a4:	469e      	mov	lr, r3
 80061a6:	4770      	bx	lr

080061a8 <_fini>:
 80061a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061aa:	bf00      	nop
 80061ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061ae:	bc08      	pop	{r3}
 80061b0:	469e      	mov	lr, r3
 80061b2:	4770      	bx	lr
