# Verilog
### [01. Mathematical Concepts](https://github.com/sathyan04/Verilog/tree/main/01.%20Mathematical%20Concepts/01.%20Armstrong%20Number%20Detector)
  - [Armstrong Number Detector](https://github.com/sathyan04/Verilog/tree/main/01.%20Mathematical%20Concepts/01.%20Armstrong%20Number%20Detector)
  - [Factorial](https://github.com/sathyan04/Verilog/tree/main/01.%20Mathematical%20Concepts/02.%20Factorial)
  - [Fibonacci](https://github.com/sathyan04/Verilog/tree/main/01.%20Mathematical%20Concepts/03.%20Fibonacci)
  - [Odd or Even](https://github.com/sathyan04/Verilog/tree/main/01.%20Mathematical%20Concepts/04.%20Odd%20or%20Even)
  - [Palindrome](https://github.com/sathyan04/Verilog/tree/main/01.%20Mathematical%20Concepts/05.%20Palindrome)
  - [Perfect Number Detection](https://github.com/sathyan04/Verilog/tree/main/01.%20Mathematical%20Concepts/06.%20Perfect%20Number%20Detection)
  - [Prime Number](https://github.com/sathyan04/Verilog/tree/main/01.%20Mathematical%20Concepts/07.%20Prime%20Number)
  - [Sum of Natural Numbers](https://github.com/sathyan04/Verilog/tree/main/01.%20Mathematical%20Concepts/08.%20Sum%20Of%20Natural%20Numbers)

### 02. Gate Logics
  - [AND Gate](https://github.com/sathyan04/Verilog/tree/main/02.%20Gate%20Logics/01.%20AND%20gate)
  - [OR Gate](https://github.com/sathyan04/Verilog/tree/main/02.%20Gate%20Logics/02.%20OR%20gate)
  - [NOT Gate](https://github.com/sathyan04/Verilog/tree/main/02.%20Gate%20Logics/03.%20NOT%20gate)
  - [NAND Gate](https://github.com/sathyan04/Verilog/tree/main/02.%20Gate%20Logics/04.%20NAND%20gate)
  - [NOR Gate](https://github.com/sathyan04/Verilog/tree/main/02.%20Gate%20Logics/05.%20NOR%20gate)
  - [XOR Gate](https://github.com/sathyan04/Verilog/tree/main/02.%20Gate%20Logics/06.%20XOR%20gate)
  - [XNOR Gate](https://github.com/sathyan04/Verilog/tree/main/02.%20Gate%20Logics/07.%20XNOR%20gate)
  - [Gate Logics (Gate Level Implementation)](https://github.com/sathyan04/Verilog/tree/main/02.%20Gate%20Logics/08.%20Gate%20Logics%20(Gate%20level%20implementation))

### 03. Transistor Level Circuits
  - [CMOS AND](https://github.com/sathyan04/Verilog/tree/main/03.%20Transistor%20Level%20Circuits/01.%20CMOS%20AND)
  - [CMOS OR](https://github.com/sathyan04/Verilog/tree/main/03.%20Transistor%20Level%20Circuits/02.%20CMOS%20OR)
  - [CMOS Inverter](https://github.com/sathyan04/Verilog/tree/main/03.%20Transistor%20Level%20Circuits/03.%20CMOS%20Inverter)
  - [CMOS NAND](https://github.com/sathyan04/Verilog/tree/main/03.%20Transistor%20Level%20Circuits/04.%20CMOS%20NAND)
  - [CMOS NOR](https://github.com/sathyan04/Verilog/tree/main/03.%20Transistor%20Level%20Circuits/05.%20CMOS%20NOR)
  - [CMOS XOR](https://github.com/sathyan04/Verilog/tree/main/03.%20Transistor%20Level%20Circuits/06.%20CMOS%20XOR)
  - [CMOS XNOR](https://github.com/sathyan04/Verilog/tree/main/03.%20Transistor%20Level%20Circuits/07.%20CMOS%20XNOR)
