-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv31_40F6 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000100000011110110";
    constant ap_const_lv30_3FFFEDDC : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111110110111011100";
    constant ap_const_lv31_7FFFBB26 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111011101100100110";
    constant ap_const_lv30_1D54 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001110101010100";
    constant ap_const_lv31_7FFFA9F0 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111010100111110000";
    constant ap_const_lv27_7FFFD50 : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111110101010000";
    constant ap_const_lv31_7FFFC047 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111100000001000111";
    constant ap_const_lv31_7FFFD9F8 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111101100111111000";
    constant ap_const_lv27_398 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001110011000";
    constant ap_const_lv30_1E67 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001111001100111";
    constant ap_const_lv29_1FFFF69C : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111011010011100";
    constant ap_const_lv30_3FFFEFC2 : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111110111111000010";
    constant ap_const_lv26_3FFFE66 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111001100110";
    constant ap_const_lv28_527 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000010100100111";
    constant ap_const_lv31_7FFF8660 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111000011001100000";
    constant ap_const_lv28_FFFFA0A : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111101000001010";
    constant ap_const_lv31_28C8 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000010100011001000";
    constant ap_const_lv28_6F3 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000011011110011";
    constant ap_const_lv26_1EE : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000111101110";
    constant ap_const_lv31_7FFFD480 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111101010010000000";
    constant ap_const_lv31_7FFFD863 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111101100001100011";
    constant ap_const_lv31_233E : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000010001100111110";
    constant ap_const_lv23_7FFFC3 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111000011";
    constant ap_const_lv28_7E4 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000011111100100";
    constant ap_const_lv31_73DB : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000111001111011011";
    constant ap_const_lv29_1FFFF722 : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111011100100010";
    constant ap_const_lv30_1C1F : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001110000011111";
    constant ap_const_lv31_5186 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000101000110000110";
    constant ap_const_lv29_EA8 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000111010101000";
    constant ap_const_lv29_1FFFF0FC : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111000011111100";
    constant ap_const_lv31_272A : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000010011100101010";
    constant ap_const_lv30_3FFFED8A : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111110110110001010";
    constant ap_const_lv28_5F8 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000010111111000";
    constant ap_const_lv31_7FFFCE34 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111100111000110100";
    constant ap_const_lv30_3FFFEFCA : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111110111111001010";
    constant ap_const_lv31_7FFFD513 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111101010100010011";
    constant ap_const_lv28_474 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000010001110100";
    constant ap_const_lv31_5CB8 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000101110010111000";
    constant ap_const_lv30_1C40 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001110001000000";
    constant ap_const_lv29_1FFFF2F4 : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111001011110100";
    constant ap_const_lv31_4BA8 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000100101110101000";
    constant ap_const_lv31_730C : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000111001100001100";
    constant ap_const_lv25_1FFFF62 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111101100010";
    constant ap_const_lv30_3FFFEF6E : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111110111101101110";
    constant ap_const_lv25_1FFFF22 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111100100010";
    constant ap_const_lv31_3334 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000011001100110100";
    constant ap_const_lv27_387 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001110000111";
    constant ap_const_lv28_FFFF9E6 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111100111100110";
    constant ap_const_lv30_3FFFEB2E : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111110101100101110";
    constant ap_const_lv29_DE0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000110111100000";
    constant ap_const_lv29_1FFFF72C : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111011100101100";
    constant ap_const_lv31_3D4A : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000011110101001010";
    constant ap_const_lv29_ACE : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000101011001110";
    constant ap_const_lv27_2BF : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001010111111";
    constant ap_const_lv31_7FFFC853 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111100100001010011";
    constant ap_const_lv31_7FFFD2AA : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111101001010101010";
    constant ap_const_lv28_FFFF996 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111100110010110";
    constant ap_const_lv31_29E8 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000010100111101000";
    constant ap_const_lv30_1D37 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001110100110111";
    constant ap_const_lv31_7FFFD733 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111101011100110011";
    constant ap_const_lv22_1A : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000011010";
    constant ap_const_lv31_7FFFABD0 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111010101111010000";
    constant ap_const_lv30_3FFFEFAC : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111110111110101100";
    constant ap_const_lv27_26A : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001001101010";
    constant ap_const_lv31_7FFFAA14 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111010101000010100";
    constant ap_const_lv29_1FFFF06C : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111000001101100";
    constant ap_const_lv29_F08 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000111100001000";
    constant ap_const_lv30_3FFFE257 : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111110001001010111";
    constant ap_const_lv28_FFFFA4E : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111101001001110";
    constant ap_const_lv28_FFFF84E : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111100001001110";
    constant ap_const_lv31_7FFFB9B8 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111011100110111000";
    constant ap_const_lv31_7FFFC6A4 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111100011010100100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv23_462A00 : STD_LOGIC_VECTOR (22 downto 0) := "10001100010101000000000";
    constant ap_const_lv22_2A7980 : STD_LOGIC_VECTOR (21 downto 0) := "1010100111100110000000";
    constant ap_const_lv24_1D9600 : STD_LOGIC_VECTOR (23 downto 0) := "000111011001011000000000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv24_CE5180 : STD_LOGIC_VECTOR (23 downto 0) := "110011100101000110000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";

attribute shreg_extract : string;
    signal a_reg_18517 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal a_1_reg_18523 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_2_reg_18530 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_4_reg_18536 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_5_reg_18542 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_6_reg_18547 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_7_reg_18552 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_8_reg_18558 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_9_reg_18563 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_10_reg_18568 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_11_reg_18574 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_12_reg_18580 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_13_reg_18585 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_14_reg_18590 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_15_reg_18596 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_16_reg_18602 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_17_reg_18608 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_9_fu_17276_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln58_9_reg_18614 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln58_12_fu_17282_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln58_12_reg_18619 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln58_14_fu_17298_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln58_14_reg_18624 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln58_30_fu_17304_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln58_30_reg_18629 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln58_32_fu_17324_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln58_32_reg_18634 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln58_40_fu_17330_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln58_40_reg_18639 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln58_44_fu_17336_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln58_44_reg_18644 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln58_46_fu_17352_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln58_46_reg_18649 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln58_48_fu_17358_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln58_48_reg_18654 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln58_49_fu_17364_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln58_49_reg_18659 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln58_63_fu_17370_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln58_63_reg_18664 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln58_66_fu_17376_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln58_66_reg_18669 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln58_68_fu_17392_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln58_68_reg_18674 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln42_10_fu_246_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_fu_17992_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln42_10_fu_246_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mul_ln73_35_fu_247_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln42_3_fu_248_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln70_20_fu_17645_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln42_3_fu_248_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_fu_249_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln70_2_fu_17402_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln73_fu_249_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln42_4_fu_250_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln70_21_fu_17681_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln42_4_fu_250_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_43_fu_251_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln73_59_fu_252_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_21_fu_18017_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_59_fu_252_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_51_fu_253_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln70_47_fu_17935_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_51_fu_253_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_8_fu_254_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln73_19_fu_255_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_36_fu_256_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_3_fu_257_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_3_fu_257_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_9_fu_258_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln73_21_fu_259_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln42_6_fu_260_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln70_39_fu_17827_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln42_6_fu_260_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_29_fu_261_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_44_fu_262_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln70_42_fu_17863_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_44_fu_262_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_50_fu_263_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_30_fu_264_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln73_48_fu_265_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_17_fu_17888_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_48_fu_265_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_28_fu_266_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_40_fu_267_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_32_fu_268_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln73_17_fu_269_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln42_2_fu_270_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_2_fu_270_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_53_fu_271_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_12_fu_272_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln70_10_fu_17536_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln73_12_fu_272_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln42_9_fu_273_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_9_fu_273_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_27_fu_274_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_18_fu_275_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_26_fu_276_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_26_fu_276_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_4_fu_277_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_45_fu_278_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_34_fu_279_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_57_fu_280_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_22_fu_281_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_22_fu_281_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_58_fu_282_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln42_8_fu_283_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_8_fu_283_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_56_fu_284_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_7_fu_285_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln42_fu_286_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_5_fu_287_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln70_32_fu_17752_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln42_5_fu_287_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_46_fu_288_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln73_52_fu_289_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_23_fu_290_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln73_54_fu_291_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_54_fu_291_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_20_fu_292_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln73_2_fu_293_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_16_fu_294_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_25_fu_295_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_14_fu_296_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_15_fu_297_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_55_fu_298_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_5_fu_299_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln73_42_fu_300_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_42_fu_300_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_47_fu_301_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_47_fu_301_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_41_fu_302_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln70_36_fu_17085_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln73_41_fu_302_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_37_fu_303_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_37_fu_303_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_38_fu_304_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_11_fu_305_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_24_fu_306_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln42_1_fu_307_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_13_fu_308_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_13_fu_308_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_33_fu_309_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln42_7_fu_310_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_7_fu_310_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_49_fu_311_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_31_fu_312_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_10_fu_313_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_10_fu_313_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_39_fu_314_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_39_fu_314_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_6_fu_315_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln42_11_fu_316_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_11_fu_316_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_1_fu_317_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_2_fu_293_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_2_fu_16708_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln73_5_fu_299_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln42_6_fu_16731_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln73_8_fu_254_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln42_s_fu_16759_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln73_9_fu_258_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln42_10_fu_16773_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln73_14_fu_296_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln42_15_fu_16801_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln73_17_fu_269_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_18_fu_16815_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln73_18_fu_275_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln42_19_fu_16848_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln73_20_fu_292_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln42_21_fu_16862_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln73_21_fu_259_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_22_fu_16876_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln73_23_fu_290_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln42_25_fu_16899_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln73_24_fu_306_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln42_27_fu_16922_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln73_27_fu_274_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln42_31_fu_16955_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln73_29_fu_261_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_33_fu_16969_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln73_30_fu_264_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln42_34_fu_16983_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln73_31_fu_312_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln42_35_fu_17016_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln73_32_fu_268_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln42_36_fu_17030_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln73_33_fu_309_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln42_37_fu_17044_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln73_36_fu_256_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln42_41_fu_17067_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln70_36_fu_17085_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_39_fu_314_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_44_fu_17091_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln73_41_fu_302_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_46_fu_17105_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln73_43_fu_251_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln42_49_fu_17128_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln73_45_fu_278_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_52_fu_17156_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln73_46_fu_288_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln42_53_fu_17170_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln73_50_fu_263_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_58_fu_17193_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln73_53_fu_271_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln42_61_fu_17216_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln73_55_fu_298_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln42_63_fu_17239_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln73_58_fu_282_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_68_fu_17262_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln73_4_fu_16811_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln73_5_fu_16858_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln73_7_fu_16965_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln73_9_fu_17026_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln42_12_fu_16932_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln58_13_fu_17288_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln58_2_fu_17294_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln73_17_fu_17249_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln73_13_fu_17101_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln73_14_fu_17166_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln73_10_fu_17040_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln58_31_fu_17310_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln58_5_fu_17316_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln58_fu_17320_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln73_18_fu_17272_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln73_12_fu_17077_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln73_16_fu_17226_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln73_1_fu_16718_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln73_8_fu_16979_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln73_3_fu_16769_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln73_6_fu_16872_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln58_45_fu_17342_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln58_10_fu_17348_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln73_2_fu_16741_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln73_11_fu_17054_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln42_16_fu_17138_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln42_11_fu_16909_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln73_15_fu_17180_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_cast81_cast_fu_16825_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_cast85_cast_fu_16886_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_cast99_cast_fu_17115_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_cast104_cast_fu_17203_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_cast91_cast_fu_16993_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln58_67_fu_17382_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln58_20_fu_17388_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_cast75_cast_fu_16783_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln73_fu_249_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln_fu_17407_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_1_fu_317_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_3_fu_257_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln42_3_fu_17431_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_4_fu_277_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln42_4_fu_17457_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln42_fu_286_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_6_fu_315_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_7_fu_17481_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln73_7_fu_285_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln42_8_fu_17503_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_1_fu_307_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln70_10_fu_17536_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_10_fu_313_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln42_11_fu_17543_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_11_fu_305_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_12_fu_272_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln42_13_fu_17567_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_13_fu_308_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln42_14_fu_17581_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_15_fu_297_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_16_fu_294_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln42_17_fu_17613_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_19_fu_255_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln42_20_fu_17631_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln42_2_fu_270_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_22_fu_281_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln42_3_fu_248_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln42_4_fu_250_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_25_fu_295_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln42_29_fu_17700_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln73_26_fu_276_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_28_fu_266_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_34_fu_279_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln42_5_fu_287_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_35_fu_247_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln42_40_fu_17771_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_37_fu_303_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_38_fu_304_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln42_43_fu_17803_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_40_fu_267_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_42_fu_300_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln42_6_fu_260_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln42_7_fu_310_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_44_fu_262_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_47_fu_301_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_48_fu_265_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_49_fu_311_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln42_56_fu_17907_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln42_8_fu_283_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_51_fu_253_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_52_fu_289_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln42_60_fu_17950_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_54_fu_291_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_56_fu_284_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln42_64_fu_17978_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln42_9_fu_273_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln42_10_fu_246_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln73_57_fu_280_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln42_67_fu_18026_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_59_fu_252_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln42_11_fu_316_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln42_23_fu_17651_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_39_fu_17761_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_47_fu_17833_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_51_fu_17868_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_1_fu_18066_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_fu_18060_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_55_fu_17897_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_59_fu_17940_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_3_fu_17467_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_6_fu_17553_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_4_fu_18084_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_fu_17417_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_5_fu_18090_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_3_fu_18078_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_6_fu_18096_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_2_fu_18072_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_15_fu_17813_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_22_fu_18036_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln58_fu_18114_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_5_fu_17513_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_10_fu_18117_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_8_fu_18108_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln58_3_fu_18132_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln58_1_fu_18129_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_15_fu_18135_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_11_fu_18123_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_16_fu_18141_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_7_fu_18102_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_1_fu_17421_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_5_fu_17471_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_9_fu_17517_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_12_fu_17557_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_19_fu_18159_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_18_fu_18153_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_16_fu_17603_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_24_fu_17661_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_32_fu_17728_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_48_fu_17843_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_22_fu_18177_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_28_fu_17690_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_23_fu_18183_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_21_fu_18171_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_24_fu_18189_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_20_fu_18165_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_10_fu_17641_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_14_fu_17781_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_20_fu_17988_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_18_fu_17917_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_27_fu_18207_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_19_fu_17960_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_28_fu_18213_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_26_fu_18201_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln58_6_fu_18228_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln58_4_fu_18225_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln58_33_fu_18231_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln58_7_fu_18237_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_29_fu_18219_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_34_fu_18241_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_25_fu_18195_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_45_fu_17817_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_57_fu_17921_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_65_fu_17997_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_69_fu_18040_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_37_fu_18259_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_36_fu_18253_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_7_fu_17577_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_9_fu_17623_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln58_8_fu_18277_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_13_fu_17710_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_41_fu_18280_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_39_fu_18271_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_42_fu_18286_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_38_fu_18265_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln58_11_fu_18301_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln58_9_fu_18298_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln58_47_fu_18304_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln58_14_fu_18317_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln58_50_fu_18320_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln58_15_fu_18326_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln58_13_fu_18314_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln58_51_fu_18330_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln58_16_fu_18336_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln58_12_fu_18310_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_52_fu_18340_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_43_fu_18292_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_26_fu_17671_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_30_fu_17714_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_38_fu_17742_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_42_fu_17785_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_55_fu_18358_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_54_fu_18352_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_50_fu_17853_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_54_fu_17878_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_66_fu_18007_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_70_fu_18050_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_58_fu_18376_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln42_62_fu_17964_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_59_fu_18382_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_57_fu_18370_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_60_fu_18388_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_56_fu_18364_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_1_fu_17441_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln42_8_fu_17591_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln58_17_fu_18406_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_cast72_cast_fu_17491_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln58_64_fu_18409_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln58_18_fu_18415_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_62_fu_18400_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln58_21_fu_18428_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln58_19_fu_18425_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln58_69_fu_18431_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln58_22_fu_18437_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_65_fu_18419_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_70_fu_18441_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln58_61_fu_18394_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal x_fu_18147_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal x_1_fu_18247_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal x_2_fu_18346_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal x_3_fu_18447_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (15 downto 0);

    component myproject_mul_16s_16ns_31_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component myproject_mul_16s_14s_30_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component myproject_mul_16s_16s_31_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component myproject_mul_16s_14ns_30_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component myproject_mul_16s_11s_27_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component myproject_mul_16s_15s_31_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component myproject_mul_16s_11ns_27_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component myproject_mul_16s_13s_29_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component myproject_mul_16s_10s_26_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_16s_12ns_28_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mul_16s_12s_28_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mul_16s_15ns_31_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component myproject_mul_16s_10ns_26_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_16s_7s_23_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component myproject_mul_16s_13ns_29_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component myproject_mul_16s_9s_25_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component myproject_mul_16s_6ns_22_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;



begin
    mul_16s_16ns_31_1_0_U66 : component myproject_mul_16s_16ns_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln42_10_fu_246_p0,
        din1 => mul_ln42_10_fu_246_p1,
        dout => mul_ln42_10_fu_246_p2);

    mul_16s_14s_30_1_0_U67 : component myproject_mul_16s_14s_30_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => a_10_reg_18568,
        din1 => mul_ln73_35_fu_247_p1,
        dout => mul_ln73_35_fu_247_p2);

    mul_16s_16s_31_1_0_U68 : component myproject_mul_16s_16s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln42_3_fu_248_p0,
        din1 => mul_ln42_3_fu_248_p1,
        dout => mul_ln42_3_fu_248_p2);

    mul_16s_14ns_30_1_0_U69 : component myproject_mul_16s_14ns_30_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln73_fu_249_p0,
        din1 => mul_ln73_fu_249_p1,
        dout => mul_ln73_fu_249_p2);

    mul_16s_16s_31_1_0_U70 : component myproject_mul_16s_16s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln42_4_fu_250_p0,
        din1 => mul_ln42_4_fu_250_p1,
        dout => mul_ln42_4_fu_250_p2);

    mul_16s_11s_27_1_0_U71 : component myproject_mul_16s_11s_27_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5,
        din1 => mul_ln73_43_fu_251_p1,
        dout => mul_ln73_43_fu_251_p2);

    mul_16s_15s_31_1_0_U72 : component myproject_mul_16s_15s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln73_59_fu_252_p0,
        din1 => mul_ln73_59_fu_252_p1,
        dout => mul_ln73_59_fu_252_p2);

    mul_16s_15s_31_1_0_U73 : component myproject_mul_16s_15s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln73_51_fu_253_p0,
        din1 => mul_ln73_51_fu_253_p1,
        dout => mul_ln73_51_fu_253_p2);

    mul_16s_11ns_27_1_0_U74 : component myproject_mul_16s_11ns_27_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7,
        din1 => mul_ln73_8_fu_254_p1,
        dout => mul_ln73_8_fu_254_p2);

    mul_16s_14ns_30_1_0_U75 : component myproject_mul_16s_14ns_30_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => a_5_reg_18542,
        din1 => mul_ln73_19_fu_255_p1,
        dout => mul_ln73_19_fu_255_p2);

    mul_16s_13s_29_1_0_U76 : component myproject_mul_16s_13s_29_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7,
        din1 => mul_ln73_36_fu_256_p1,
        dout => mul_ln73_36_fu_256_p2);

    mul_16s_14s_30_1_0_U77 : component myproject_mul_16s_14s_30_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln73_3_fu_257_p0,
        din1 => mul_ln73_3_fu_257_p1,
        dout => mul_ln73_3_fu_257_p2);

    mul_16s_10s_26_1_0_U78 : component myproject_mul_16s_10s_26_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7,
        din1 => mul_ln73_9_fu_258_p1,
        dout => mul_ln73_9_fu_258_p2);

    mul_16s_12ns_28_1_0_U79 : component myproject_mul_16s_12ns_28_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4,
        din1 => mul_ln73_21_fu_259_p1,
        dout => mul_ln73_21_fu_259_p2);

    mul_16s_16s_31_1_0_U80 : component myproject_mul_16s_16s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln42_6_fu_260_p0,
        din1 => mul_ln42_6_fu_260_p1,
        dout => mul_ln42_6_fu_260_p2);

    mul_16s_12s_28_1_0_U81 : component myproject_mul_16s_12s_28_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1,
        din1 => mul_ln73_29_fu_261_p1,
        dout => mul_ln73_29_fu_261_p2);

    mul_16s_15ns_31_1_0_U82 : component myproject_mul_16s_15ns_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln73_44_fu_262_p0,
        din1 => mul_ln73_44_fu_262_p1,
        dout => mul_ln73_44_fu_262_p2);

    mul_16s_12ns_28_1_0_U83 : component myproject_mul_16s_12ns_28_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3,
        din1 => mul_ln73_50_fu_263_p1,
        dout => mul_ln73_50_fu_263_p2);

    mul_16s_10ns_26_1_0_U84 : component myproject_mul_16s_10ns_26_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1,
        din1 => mul_ln73_30_fu_264_p1,
        dout => mul_ln73_30_fu_264_p2);

    mul_16s_15s_31_1_0_U85 : component myproject_mul_16s_15s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln73_48_fu_265_p0,
        din1 => mul_ln73_48_fu_265_p1,
        dout => mul_ln73_48_fu_265_p2);

    mul_16s_15s_31_1_0_U86 : component myproject_mul_16s_15s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => a_8_reg_18558,
        din1 => mul_ln73_28_fu_266_p1,
        dout => mul_ln73_28_fu_266_p2);

    mul_16s_15ns_31_1_0_U87 : component myproject_mul_16s_15ns_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => a_11_reg_18574,
        din1 => mul_ln73_40_fu_267_p1,
        dout => mul_ln73_40_fu_267_p2);

    mul_16s_7s_23_1_0_U88 : component myproject_mul_16s_7s_23_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        dout_WIDTH => 23)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig,
        din1 => mul_ln73_32_fu_268_p1,
        dout => mul_ln73_32_fu_268_p2);

    mul_16s_12ns_28_1_0_U89 : component myproject_mul_16s_12ns_28_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5,
        din1 => mul_ln73_17_fu_269_p1,
        dout => mul_ln73_17_fu_269_p2);

    mul_16s_16ns_31_1_0_U90 : component myproject_mul_16s_16ns_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln42_2_fu_270_p0,
        din1 => mul_ln42_2_fu_270_p1,
        dout => mul_ln42_2_fu_270_p2);

    mul_16s_13s_29_1_0_U91 : component myproject_mul_16s_13s_29_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2,
        din1 => mul_ln73_53_fu_271_p1,
        dout => mul_ln73_53_fu_271_p2);

    mul_16s_14ns_30_1_0_U92 : component myproject_mul_16s_14ns_30_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln73_12_fu_272_p0,
        din1 => mul_ln73_12_fu_272_p1,
        dout => mul_ln73_12_fu_272_p2);

    mul_16s_16ns_31_1_0_U93 : component myproject_mul_16s_16ns_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln42_9_fu_273_p0,
        din1 => mul_ln42_9_fu_273_p1,
        dout => mul_ln42_9_fu_273_p2);

    mul_16s_13ns_29_1_0_U94 : component myproject_mul_16s_13ns_29_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1,
        din1 => mul_ln73_27_fu_274_p1,
        dout => mul_ln73_27_fu_274_p2);

    mul_16s_13s_29_1_0_U95 : component myproject_mul_16s_13s_29_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4,
        din1 => mul_ln73_18_fu_275_p1,
        dout => mul_ln73_18_fu_275_p2);

    mul_16s_15ns_31_1_0_U96 : component myproject_mul_16s_15ns_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln73_26_fu_276_p0,
        din1 => mul_ln73_26_fu_276_p1,
        dout => mul_ln73_26_fu_276_p2);

    mul_16s_14s_30_1_0_U97 : component myproject_mul_16s_14s_30_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => a_1_reg_18523,
        din1 => mul_ln73_4_fu_277_p1,
        dout => mul_ln73_4_fu_277_p2);

    mul_16s_12ns_28_1_0_U98 : component myproject_mul_16s_12ns_28_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4,
        din1 => mul_ln73_45_fu_278_p1,
        dout => mul_ln73_45_fu_278_p2);

    mul_16s_15s_31_1_0_U99 : component myproject_mul_16s_15s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => a_9_reg_18563,
        din1 => mul_ln73_34_fu_279_p1,
        dout => mul_ln73_34_fu_279_p2);

    mul_16s_14s_30_1_0_U100 : component myproject_mul_16s_14s_30_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => a_17_reg_18608,
        din1 => mul_ln73_57_fu_280_p1,
        dout => mul_ln73_57_fu_280_p2);

    mul_16s_15s_31_1_0_U101 : component myproject_mul_16s_15s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln73_22_fu_281_p0,
        din1 => mul_ln73_22_fu_281_p1,
        dout => mul_ln73_22_fu_281_p2);

    mul_16s_12ns_28_1_0_U102 : component myproject_mul_16s_12ns_28_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9,
        din1 => mul_ln73_58_fu_282_p1,
        dout => mul_ln73_58_fu_282_p2);

    mul_16s_16ns_31_1_0_U103 : component myproject_mul_16s_16ns_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln42_8_fu_283_p0,
        din1 => mul_ln42_8_fu_283_p1,
        dout => mul_ln42_8_fu_283_p2);

    mul_16s_14ns_30_1_0_U104 : component myproject_mul_16s_14ns_30_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => a_16_reg_18602,
        din1 => mul_ln73_56_fu_284_p1,
        dout => mul_ln73_56_fu_284_p2);

    mul_16s_13s_29_1_0_U105 : component myproject_mul_16s_13s_29_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => a_2_reg_18530,
        din1 => mul_ln73_7_fu_285_p1,
        dout => mul_ln73_7_fu_285_p2);

    mul_16s_16ns_31_1_0_U106 : component myproject_mul_16s_16ns_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => a_1_reg_18523,
        din1 => mul_ln42_fu_286_p1,
        dout => mul_ln42_fu_286_p2);

    mul_16s_16ns_31_1_0_U107 : component myproject_mul_16s_16ns_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln42_5_fu_287_p0,
        din1 => mul_ln42_5_fu_287_p1,
        dout => mul_ln42_5_fu_287_p2);

    mul_16s_9s_25_1_0_U108 : component myproject_mul_16s_9s_25_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        din0 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4,
        din1 => mul_ln73_46_fu_288_p1,
        dout => mul_ln73_46_fu_288_p2);

    mul_16s_14s_30_1_0_U109 : component myproject_mul_16s_14s_30_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => a_15_reg_18596,
        din1 => mul_ln73_52_fu_289_p1,
        dout => mul_ln73_52_fu_289_p2);

    mul_16s_9s_25_1_0_U110 : component myproject_mul_16s_9s_25_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3,
        din1 => mul_ln73_23_fu_290_p1,
        dout => mul_ln73_23_fu_290_p2);

    mul_16s_15ns_31_1_0_U111 : component myproject_mul_16s_15ns_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln73_54_fu_291_p0,
        din1 => mul_ln73_54_fu_291_p1,
        dout => mul_ln73_54_fu_291_p2);

    mul_16s_11ns_27_1_0_U112 : component myproject_mul_16s_11ns_27_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4,
        din1 => mul_ln73_20_fu_292_p1,
        dout => mul_ln73_20_fu_292_p2);

    mul_16s_12s_28_1_0_U113 : component myproject_mul_16s_12s_28_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9,
        din1 => mul_ln73_2_fu_293_p1,
        dout => mul_ln73_2_fu_293_p2);

    mul_16s_14s_30_1_0_U114 : component myproject_mul_16s_14s_30_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => a_4_reg_18536,
        din1 => mul_ln73_16_fu_294_p1,
        dout => mul_ln73_16_fu_294_p2);

    mul_16s_13ns_29_1_0_U115 : component myproject_mul_16s_13ns_29_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => a_7_reg_18552,
        din1 => mul_ln73_25_fu_295_p1,
        dout => mul_ln73_25_fu_295_p2);

    mul_16s_13s_29_1_0_U116 : component myproject_mul_16s_13s_29_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5,
        din1 => mul_ln73_14_fu_296_p1,
        dout => mul_ln73_14_fu_296_p2);

    mul_16s_15ns_31_1_0_U117 : component myproject_mul_16s_15ns_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => a_4_reg_18536,
        din1 => mul_ln73_15_fu_297_p1,
        dout => mul_ln73_15_fu_297_p2);

    mul_16s_13ns_29_1_0_U118 : component myproject_mul_16s_13ns_29_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1,
        din1 => mul_ln73_55_fu_298_p1,
        dout => mul_ln73_55_fu_298_p2);

    mul_16s_11ns_27_1_0_U119 : component myproject_mul_16s_11ns_27_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8,
        din1 => mul_ln73_5_fu_299_p1,
        dout => mul_ln73_5_fu_299_p2);

    mul_16s_15s_31_1_0_U120 : component myproject_mul_16s_15s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln73_42_fu_300_p0,
        din1 => mul_ln73_42_fu_300_p1,
        dout => mul_ln73_42_fu_300_p2);

    mul_16s_15s_31_1_0_U121 : component myproject_mul_16s_15s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln73_47_fu_301_p0,
        din1 => mul_ln73_47_fu_301_p1,
        dout => mul_ln73_47_fu_301_p2);

    mul_16s_12s_28_1_0_U122 : component myproject_mul_16s_12s_28_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln73_41_fu_302_p0,
        din1 => mul_ln73_41_fu_302_p1,
        dout => mul_ln73_41_fu_302_p2);

    mul_16s_15ns_31_1_0_U123 : component myproject_mul_16s_15ns_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln73_37_fu_303_p0,
        din1 => mul_ln73_37_fu_303_p1,
        dout => mul_ln73_37_fu_303_p2);

    mul_16s_14ns_30_1_0_U124 : component myproject_mul_16s_14ns_30_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => a_11_reg_18574,
        din1 => mul_ln73_38_fu_304_p1,
        dout => mul_ln73_38_fu_304_p2);

    mul_16s_15s_31_1_0_U125 : component myproject_mul_16s_15s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6,
        din1 => mul_ln73_11_fu_305_p1,
        dout => mul_ln73_11_fu_305_p2);

    mul_16s_6ns_22_1_0_U126 : component myproject_mul_16s_6ns_22_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 6,
        dout_WIDTH => 22)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2,
        din1 => mul_ln73_24_fu_306_p1,
        dout => mul_ln73_24_fu_306_p2);

    mul_16s_16s_31_1_0_U127 : component myproject_mul_16s_16s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => a_2_reg_18530,
        din1 => mul_ln42_1_fu_307_p1,
        dout => mul_ln42_1_fu_307_p2);

    mul_16s_14s_30_1_0_U128 : component myproject_mul_16s_14s_30_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln73_13_fu_308_p0,
        din1 => mul_ln73_13_fu_308_p1,
        dout => mul_ln73_13_fu_308_p2);

    mul_16s_11ns_27_1_0_U129 : component myproject_mul_16s_11ns_27_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig,
        din1 => mul_ln73_33_fu_309_p1,
        dout => mul_ln73_33_fu_309_p2);

    mul_16s_16s_31_1_0_U130 : component myproject_mul_16s_16s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln42_7_fu_310_p0,
        din1 => mul_ln42_7_fu_310_p1,
        dout => mul_ln42_7_fu_310_p2);

    mul_16s_13s_29_1_0_U131 : component myproject_mul_16s_13s_29_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => a_14_reg_18590,
        din1 => mul_ln73_49_fu_311_p1,
        dout => mul_ln73_49_fu_311_p2);

    mul_16s_13ns_29_1_0_U132 : component myproject_mul_16s_13ns_29_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig,
        din1 => mul_ln73_31_fu_312_p1,
        dout => mul_ln73_31_fu_312_p2);

    mul_16s_14s_30_1_0_U133 : component myproject_mul_16s_14s_30_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln73_10_fu_313_p0,
        din1 => mul_ln73_10_fu_313_p1,
        dout => mul_ln73_10_fu_313_p2);

    mul_16s_12s_28_1_0_U134 : component myproject_mul_16s_12s_28_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln73_39_fu_314_p0,
        din1 => mul_ln73_39_fu_314_p1,
        dout => mul_ln73_39_fu_314_p2);

    mul_16s_12s_28_1_0_U135 : component myproject_mul_16s_12s_28_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => a_1_reg_18523,
        din1 => mul_ln73_6_fu_315_p1,
        dout => mul_ln73_6_fu_315_p2);

    mul_16s_16s_31_1_0_U136 : component myproject_mul_16s_16s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln42_11_fu_316_p0,
        din1 => mul_ln42_11_fu_316_p1,
        dout => mul_ln42_11_fu_316_p2);

    mul_16s_15s_31_1_0_U137 : component myproject_mul_16s_15s_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => a_reg_18517,
        din1 => mul_ln73_1_fu_317_p1,
        dout => mul_ln73_1_fu_317_p2);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then
                a_10_reg_18568 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;
                a_11_reg_18574 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;
                a_12_reg_18580 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;
                a_13_reg_18585 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;
                a_14_reg_18590 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;
                a_15_reg_18596 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;
                a_16_reg_18602 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1;
                a_17_reg_18608 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;
                a_1_reg_18523 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;
                a_2_reg_18530 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;
                a_4_reg_18536 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;
                a_5_reg_18542 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
                a_6_reg_18547 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;
                a_7_reg_18552 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;
                a_8_reg_18558 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
                a_9_reg_18563 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
                a_reg_18517 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
                add_ln58_12_reg_18619 <= add_ln58_12_fu_17282_p2;
                add_ln58_14_reg_18624 <= add_ln58_14_fu_17298_p2;
                add_ln58_30_reg_18629 <= add_ln58_30_fu_17304_p2;
                add_ln58_32_reg_18634 <= add_ln58_32_fu_17324_p2;
                add_ln58_40_reg_18639 <= add_ln58_40_fu_17330_p2;
                add_ln58_44_reg_18644 <= add_ln58_44_fu_17336_p2;
                add_ln58_46_reg_18649 <= add_ln58_46_fu_17352_p2;
                add_ln58_48_reg_18654 <= add_ln58_48_fu_17358_p2;
                add_ln58_49_reg_18659 <= add_ln58_49_fu_17364_p2;
                add_ln58_63_reg_18664 <= add_ln58_63_fu_17370_p2;
                add_ln58_66_reg_18669 <= add_ln58_66_fu_17376_p2;
                add_ln58_68_reg_18674 <= add_ln58_68_fu_17392_p2;
                add_ln58_9_reg_18614 <= add_ln58_9_fu_17276_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= x_fu_18147_p2(27 downto 12);
                ap_return_1_int_reg <= x_1_fu_18247_p2(27 downto 12);
                ap_return_2_int_reg <= x_2_fu_18346_p2(27 downto 12);
                ap_return_3_int_reg <= x_3_fu_18447_p2(27 downto 12);
            end if;
        end if;
    end process;
    add_ln58_10_fu_18117_p2 <= std_logic_vector(signed(sext_ln58_fu_18114_p1) + signed(sext_ln42_5_fu_17513_p1));
    add_ln58_11_fu_18123_p2 <= std_logic_vector(unsigned(add_ln58_10_fu_18117_p2) + unsigned(add_ln58_8_fu_18108_p2));
    add_ln58_12_fu_17282_p2 <= std_logic_vector(signed(sext_ln73_7_fu_16965_p1) + signed(sext_ln73_9_fu_17026_p1));
    add_ln58_13_fu_17288_p2 <= std_logic_vector(signed(sext_ln42_12_fu_16932_p1) + signed(ap_const_lv23_462A00));
    add_ln58_14_fu_17298_p2 <= std_logic_vector(signed(sext_ln58_2_fu_17294_p1) + signed(sext_ln73_17_fu_17249_p1));
    add_ln58_15_fu_18135_p2 <= std_logic_vector(signed(sext_ln58_3_fu_18132_p1) + signed(sext_ln58_1_fu_18129_p1));
    add_ln58_16_fu_18141_p2 <= std_logic_vector(unsigned(add_ln58_15_fu_18135_p2) + unsigned(add_ln58_11_fu_18123_p2));
    add_ln58_18_fu_18153_p2 <= std_logic_vector(unsigned(trunc_ln42_1_fu_17421_p4) + unsigned(trunc_ln42_5_fu_17471_p4));
    add_ln58_19_fu_18159_p2 <= std_logic_vector(unsigned(trunc_ln42_9_fu_17517_p4) + unsigned(trunc_ln42_12_fu_17557_p4));
    add_ln58_1_fu_18066_p2 <= std_logic_vector(unsigned(trunc_ln42_47_fu_17833_p4) + unsigned(trunc_ln42_51_fu_17868_p4));
    add_ln58_20_fu_18165_p2 <= std_logic_vector(unsigned(add_ln58_19_fu_18159_p2) + unsigned(add_ln58_18_fu_18153_p2));
    add_ln58_21_fu_18171_p2 <= std_logic_vector(unsigned(trunc_ln42_16_fu_17603_p4) + unsigned(trunc_ln42_24_fu_17661_p4));
    add_ln58_22_fu_18177_p2 <= std_logic_vector(unsigned(trunc_ln42_32_fu_17728_p4) + unsigned(trunc_ln42_48_fu_17843_p4));
    add_ln58_23_fu_18183_p2 <= std_logic_vector(unsigned(add_ln58_22_fu_18177_p2) + unsigned(trunc_ln42_28_fu_17690_p4));
    add_ln58_24_fu_18189_p2 <= std_logic_vector(unsigned(add_ln58_23_fu_18183_p2) + unsigned(add_ln58_21_fu_18171_p2));
    add_ln58_25_fu_18195_p2 <= std_logic_vector(unsigned(add_ln58_24_fu_18189_p2) + unsigned(add_ln58_20_fu_18165_p2));
    add_ln58_26_fu_18201_p2 <= std_logic_vector(signed(sext_ln42_10_fu_17641_p1) + signed(sext_ln42_14_fu_17781_p1));
    add_ln58_27_fu_18207_p2 <= std_logic_vector(signed(sext_ln42_20_fu_17988_p1) + signed(sext_ln42_18_fu_17917_p1));
    add_ln58_28_fu_18213_p2 <= std_logic_vector(unsigned(add_ln58_27_fu_18207_p2) + unsigned(sext_ln42_19_fu_17960_p1));
    add_ln58_29_fu_18219_p2 <= std_logic_vector(unsigned(add_ln58_28_fu_18213_p2) + unsigned(add_ln58_26_fu_18201_p2));
    add_ln58_2_fu_18072_p2 <= std_logic_vector(unsigned(add_ln58_1_fu_18066_p2) + unsigned(add_ln58_fu_18060_p2));
    add_ln58_30_fu_17304_p2 <= std_logic_vector(signed(sext_ln73_13_fu_17101_p1) + signed(sext_ln73_14_fu_17166_p1));
    add_ln58_31_fu_17310_p2 <= std_logic_vector(signed(sext_ln73_10_fu_17040_p1) + signed(ap_const_lv22_2A7980));
    add_ln58_32_fu_17324_p2 <= std_logic_vector(unsigned(zext_ln58_fu_17320_p1) + unsigned(sext_ln73_18_fu_17272_p1));
    add_ln58_33_fu_18231_p2 <= std_logic_vector(signed(sext_ln58_6_fu_18228_p1) + signed(sext_ln58_4_fu_18225_p1));
    add_ln58_34_fu_18241_p2 <= std_logic_vector(signed(sext_ln58_7_fu_18237_p1) + signed(add_ln58_29_fu_18219_p2));
    add_ln58_36_fu_18253_p2 <= std_logic_vector(unsigned(trunc_ln42_45_fu_17817_p4) + unsigned(trunc_ln42_57_fu_17921_p4));
    add_ln58_37_fu_18259_p2 <= std_logic_vector(unsigned(trunc_ln42_65_fu_17997_p4) + unsigned(trunc_ln42_69_fu_18040_p4));
    add_ln58_38_fu_18265_p2 <= std_logic_vector(unsigned(add_ln58_37_fu_18259_p2) + unsigned(add_ln58_36_fu_18253_p2));
    add_ln58_39_fu_18271_p2 <= std_logic_vector(signed(sext_ln42_7_fu_17577_p1) + signed(sext_ln42_9_fu_17623_p1));
    add_ln58_3_fu_18078_p2 <= std_logic_vector(unsigned(trunc_ln42_55_fu_17897_p4) + unsigned(trunc_ln42_59_fu_17940_p4));
    add_ln58_40_fu_17330_p2 <= std_logic_vector(signed(sext_ln73_12_fu_17077_p1) + signed(sext_ln73_16_fu_17226_p1));
    add_ln58_41_fu_18280_p2 <= std_logic_vector(signed(sext_ln58_8_fu_18277_p1) + signed(sext_ln42_13_fu_17710_p1));
    add_ln58_42_fu_18286_p2 <= std_logic_vector(unsigned(add_ln58_41_fu_18280_p2) + unsigned(add_ln58_39_fu_18271_p2));
    add_ln58_43_fu_18292_p2 <= std_logic_vector(unsigned(add_ln58_42_fu_18286_p2) + unsigned(add_ln58_38_fu_18265_p2));
    add_ln58_44_fu_17336_p2 <= std_logic_vector(signed(sext_ln73_1_fu_16718_p1) + signed(sext_ln73_8_fu_16979_p1));
    add_ln58_45_fu_17342_p2 <= std_logic_vector(signed(sext_ln73_3_fu_16769_p1) + signed(sext_ln73_6_fu_16872_p1));
    add_ln58_46_fu_17352_p2 <= std_logic_vector(signed(sext_ln58_10_fu_17348_p1) + signed(sext_ln73_2_fu_16741_p1));
    add_ln58_47_fu_18304_p2 <= std_logic_vector(signed(sext_ln58_11_fu_18301_p1) + signed(sext_ln58_9_fu_18298_p1));
    add_ln58_48_fu_17358_p2 <= std_logic_vector(signed(sext_ln73_11_fu_17054_p1) + signed(sext_ln42_16_fu_17138_p1));
    add_ln58_49_fu_17364_p2 <= std_logic_vector(signed(sext_ln42_11_fu_16909_p1) + signed(sext_ln73_15_fu_17180_p1));
    add_ln58_4_fu_18084_p2 <= std_logic_vector(signed(sext_ln42_3_fu_17467_p1) + signed(sext_ln42_6_fu_17553_p1));
    add_ln58_50_fu_18320_p2 <= std_logic_vector(signed(sext_ln58_14_fu_18317_p1) + signed(ap_const_lv24_CE5180));
    add_ln58_51_fu_18330_p2 <= std_logic_vector(signed(sext_ln58_15_fu_18326_p1) + signed(sext_ln58_13_fu_18314_p1));
    add_ln58_52_fu_18340_p2 <= std_logic_vector(signed(sext_ln58_16_fu_18336_p1) + signed(sext_ln58_12_fu_18310_p1));
    add_ln58_54_fu_18352_p2 <= std_logic_vector(unsigned(trunc_ln42_26_fu_17671_p4) + unsigned(trunc_ln42_30_fu_17714_p4));
    add_ln58_55_fu_18358_p2 <= std_logic_vector(unsigned(trunc_ln42_38_fu_17742_p4) + unsigned(trunc_ln42_42_fu_17785_p4));
    add_ln58_56_fu_18364_p2 <= std_logic_vector(unsigned(add_ln58_55_fu_18358_p2) + unsigned(add_ln58_54_fu_18352_p2));
    add_ln58_57_fu_18370_p2 <= std_logic_vector(unsigned(trunc_ln42_50_fu_17853_p4) + unsigned(trunc_ln42_54_fu_17878_p4));
    add_ln58_58_fu_18376_p2 <= std_logic_vector(unsigned(trunc_ln42_66_fu_18007_p4) + unsigned(trunc_ln42_70_fu_18050_p4));
    add_ln58_59_fu_18382_p2 <= std_logic_vector(unsigned(add_ln58_58_fu_18376_p2) + unsigned(trunc_ln42_62_fu_17964_p4));
    add_ln58_5_fu_18090_p2 <= std_logic_vector(unsigned(add_ln58_4_fu_18084_p2) + unsigned(sext_ln42_fu_17417_p1));
    add_ln58_60_fu_18388_p2 <= std_logic_vector(unsigned(add_ln58_59_fu_18382_p2) + unsigned(add_ln58_57_fu_18370_p2));
    add_ln58_61_fu_18394_p2 <= std_logic_vector(unsigned(add_ln58_60_fu_18388_p2) + unsigned(add_ln58_56_fu_18364_p2));
    add_ln58_62_fu_18400_p2 <= std_logic_vector(signed(sext_ln42_1_fu_17441_p1) + signed(sext_ln42_8_fu_17591_p1));
    add_ln58_63_fu_17370_p2 <= std_logic_vector(signed(p_cast81_cast_fu_16825_p1) + signed(p_cast85_cast_fu_16886_p1));
    add_ln58_64_fu_18409_p2 <= std_logic_vector(signed(sext_ln58_17_fu_18406_p1) + signed(p_cast72_cast_fu_17491_p1));
    add_ln58_65_fu_18419_p2 <= std_logic_vector(signed(sext_ln58_18_fu_18415_p1) + signed(add_ln58_62_fu_18400_p2));
    add_ln58_66_fu_17376_p2 <= std_logic_vector(signed(p_cast99_cast_fu_17115_p1) + signed(p_cast104_cast_fu_17203_p1));
    add_ln58_67_fu_17382_p2 <= std_logic_vector(signed(p_cast91_cast_fu_16993_p1) + signed(ap_const_lv24_1D9600));
    add_ln58_68_fu_17392_p2 <= std_logic_vector(signed(sext_ln58_20_fu_17388_p1) + signed(p_cast75_cast_fu_16783_p1));
    add_ln58_69_fu_18431_p2 <= std_logic_vector(signed(sext_ln58_21_fu_18428_p1) + signed(sext_ln58_19_fu_18425_p1));
    add_ln58_6_fu_18096_p2 <= std_logic_vector(unsigned(add_ln58_5_fu_18090_p2) + unsigned(add_ln58_3_fu_18078_p2));
    add_ln58_70_fu_18441_p2 <= std_logic_vector(signed(sext_ln58_22_fu_18437_p1) + signed(add_ln58_65_fu_18419_p2));
    add_ln58_7_fu_18102_p2 <= std_logic_vector(unsigned(add_ln58_6_fu_18096_p2) + unsigned(add_ln58_2_fu_18072_p2));
    add_ln58_8_fu_18108_p2 <= std_logic_vector(signed(sext_ln42_15_fu_17813_p1) + signed(sext_ln42_22_fu_18036_p1));
    add_ln58_9_fu_17276_p2 <= std_logic_vector(signed(sext_ln73_4_fu_16811_p1) + signed(sext_ln73_5_fu_16858_p1));
    add_ln58_fu_18060_p2 <= std_logic_vector(unsigned(trunc_ln42_23_fu_17651_p4) + unsigned(trunc_ln42_39_fu_17761_p4));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(x_fu_18147_p2, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= x_fu_18147_p2(27 downto 12);
        else 
            ap_return_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_1_assign_proc : process(x_1_fu_18247_p2, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= x_1_fu_18247_p2(27 downto 12);
        else 
            ap_return_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_2_assign_proc : process(x_2_fu_18346_p2, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= x_2_fu_18346_p2(27 downto 12);
        else 
            ap_return_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_3_assign_proc : process(x_3_fu_18447_p2, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= x_3_fu_18447_p2(27 downto 12);
        else 
            ap_return_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    mul_ln42_10_fu_246_p0 <= sext_ln73_fu_17992_p1(16 - 1 downto 0);
    mul_ln42_10_fu_246_p1 <= ap_const_lv31_40F6(16 - 1 downto 0);
    mul_ln42_11_fu_316_p0 <= sext_ln42_21_fu_18017_p1(16 - 1 downto 0);
    mul_ln42_11_fu_316_p1 <= ap_const_lv31_7FFFB9B8(16 - 1 downto 0);
    mul_ln42_1_fu_307_p1 <= ap_const_lv31_7FFFABD0(16 - 1 downto 0);
    mul_ln42_2_fu_270_p0 <= sext_ln70_20_fu_17645_p1(16 - 1 downto 0);
    mul_ln42_2_fu_270_p1 <= ap_const_lv31_73DB(16 - 1 downto 0);
    mul_ln42_3_fu_248_p0 <= sext_ln70_20_fu_17645_p1(16 - 1 downto 0);
    mul_ln42_3_fu_248_p1 <= ap_const_lv31_7FFFBB26(16 - 1 downto 0);
    mul_ln42_4_fu_250_p0 <= sext_ln70_21_fu_17681_p1(16 - 1 downto 0);
    mul_ln42_4_fu_250_p1 <= ap_const_lv31_7FFFA9F0(16 - 1 downto 0);
    mul_ln42_5_fu_287_p0 <= sext_ln70_32_fu_17752_p1(16 - 1 downto 0);
    mul_ln42_5_fu_287_p1 <= ap_const_lv31_730C(16 - 1 downto 0);
    mul_ln42_6_fu_260_p0 <= sext_ln70_39_fu_17827_p1(16 - 1 downto 0);
    mul_ln42_6_fu_260_p1 <= ap_const_lv31_7FFF8660(16 - 1 downto 0);
    mul_ln42_7_fu_310_p0 <= sext_ln70_39_fu_17827_p1(16 - 1 downto 0);
    mul_ln42_7_fu_310_p1 <= ap_const_lv31_7FFFAA14(16 - 1 downto 0);
    mul_ln42_8_fu_283_p0 <= sext_ln42_17_fu_17888_p1(16 - 1 downto 0);
    mul_ln42_8_fu_283_p1 <= ap_const_lv31_5CB8(16 - 1 downto 0);
    mul_ln42_9_fu_273_p0 <= sext_ln73_fu_17992_p1(16 - 1 downto 0);
    mul_ln42_9_fu_273_p1 <= ap_const_lv31_5186(16 - 1 downto 0);
    mul_ln42_fu_286_p1 <= ap_const_lv31_4BA8(16 - 1 downto 0);
    mul_ln73_10_fu_313_p0 <= sext_ln70_10_fu_17536_p1(16 - 1 downto 0);
    mul_ln73_10_fu_313_p1 <= ap_const_lv30_3FFFE257(14 - 1 downto 0);
    mul_ln73_11_fu_305_p1 <= ap_const_lv31_7FFFD733(15 - 1 downto 0);
    mul_ln73_12_fu_272_p0 <= sext_ln70_10_fu_17536_p1(16 - 1 downto 0);
    mul_ln73_12_fu_272_p1 <= ap_const_lv30_1C1F(14 - 1 downto 0);
    mul_ln73_13_fu_308_p0 <= sext_ln70_10_fu_17536_p1(16 - 1 downto 0);
    mul_ln73_13_fu_308_p1 <= ap_const_lv30_3FFFEFAC(14 - 1 downto 0);
    mul_ln73_14_fu_296_p1 <= ap_const_lv29_1FFFF72C(13 - 1 downto 0);
    mul_ln73_15_fu_297_p1 <= ap_const_lv31_3D4A(15 - 1 downto 0);
    mul_ln73_16_fu_294_p1 <= ap_const_lv30_3FFFEB2E(14 - 1 downto 0);
    mul_ln73_17_fu_269_p1 <= ap_const_lv28_7E4(12 - 1 downto 0);
    mul_ln73_18_fu_275_p1 <= ap_const_lv29_1FFFF0FC(13 - 1 downto 0);
    mul_ln73_19_fu_255_p1 <= ap_const_lv30_1E67(14 - 1 downto 0);
    mul_ln73_1_fu_317_p1 <= ap_const_lv31_7FFFC6A4(15 - 1 downto 0);
    mul_ln73_20_fu_292_p1 <= ap_const_lv27_387(11 - 1 downto 0);
    mul_ln73_21_fu_259_p1 <= ap_const_lv28_527(12 - 1 downto 0);
    mul_ln73_22_fu_281_p0 <= sext_ln70_20_fu_17645_p1(16 - 1 downto 0);
    mul_ln73_22_fu_281_p1 <= ap_const_lv31_7FFFD513(15 - 1 downto 0);
    mul_ln73_23_fu_290_p1 <= ap_const_lv25_1FFFF22(9 - 1 downto 0);
    mul_ln73_24_fu_306_p1 <= ap_const_lv22_1A(6 - 1 downto 0);
    mul_ln73_25_fu_295_p1 <= ap_const_lv29_DE0(13 - 1 downto 0);
    mul_ln73_26_fu_276_p0 <= sext_ln70_21_fu_17681_p1(16 - 1 downto 0);
    mul_ln73_26_fu_276_p1 <= ap_const_lv31_272A(15 - 1 downto 0);
    mul_ln73_27_fu_274_p1 <= ap_const_lv29_EA8(13 - 1 downto 0);
    mul_ln73_28_fu_266_p1 <= ap_const_lv31_7FFFD863(15 - 1 downto 0);
    mul_ln73_29_fu_261_p1 <= ap_const_lv28_FFFFA0A(12 - 1 downto 0);
    mul_ln73_2_fu_293_p1 <= ap_const_lv28_FFFF9E6(12 - 1 downto 0);
    mul_ln73_30_fu_264_p1 <= ap_const_lv26_1EE(10 - 1 downto 0);
    mul_ln73_31_fu_312_p1 <= ap_const_lv29_F08(13 - 1 downto 0);
    mul_ln73_32_fu_268_p1 <= ap_const_lv23_7FFFC3(7 - 1 downto 0);
    mul_ln73_33_fu_309_p1 <= ap_const_lv27_26A(11 - 1 downto 0);
    mul_ln73_34_fu_279_p1 <= ap_const_lv31_7FFFCE34(15 - 1 downto 0);
    mul_ln73_35_fu_247_p1 <= ap_const_lv30_3FFFEDDC(14 - 1 downto 0);
    mul_ln73_36_fu_256_p1 <= ap_const_lv29_1FFFF69C(13 - 1 downto 0);
    mul_ln73_37_fu_303_p0 <= sext_ln70_32_fu_17752_p1(16 - 1 downto 0);
    mul_ln73_37_fu_303_p1 <= ap_const_lv31_29E8(15 - 1 downto 0);
    mul_ln73_38_fu_304_p1 <= ap_const_lv30_1D37(14 - 1 downto 0);
    mul_ln73_39_fu_314_p0 <= sext_ln70_36_fu_17085_p1(16 - 1 downto 0);
    mul_ln73_39_fu_314_p1 <= ap_const_lv28_FFFFA4E(12 - 1 downto 0);
    mul_ln73_3_fu_257_p0 <= sext_ln70_2_fu_17402_p1(16 - 1 downto 0);
    mul_ln73_3_fu_257_p1 <= ap_const_lv30_3FFFEFC2(14 - 1 downto 0);
    mul_ln73_40_fu_267_p1 <= ap_const_lv31_233E(15 - 1 downto 0);
    mul_ln73_41_fu_302_p0 <= sext_ln70_36_fu_17085_p1(16 - 1 downto 0);
    mul_ln73_41_fu_302_p1 <= ap_const_lv28_FFFF996(12 - 1 downto 0);
    mul_ln73_42_fu_300_p0 <= sext_ln70_39_fu_17827_p1(16 - 1 downto 0);
    mul_ln73_42_fu_300_p1 <= ap_const_lv31_7FFFC853(15 - 1 downto 0);
    mul_ln73_43_fu_251_p1 <= ap_const_lv27_7FFFD50(11 - 1 downto 0);
    mul_ln73_44_fu_262_p0 <= sext_ln70_42_fu_17863_p1(16 - 1 downto 0);
    mul_ln73_44_fu_262_p1 <= ap_const_lv31_28C8(15 - 1 downto 0);
    mul_ln73_45_fu_278_p1 <= ap_const_lv28_5F8(12 - 1 downto 0);
    mul_ln73_46_fu_288_p1 <= ap_const_lv25_1FFFF62(9 - 1 downto 0);
    mul_ln73_47_fu_301_p0 <= sext_ln70_42_fu_17863_p1(16 - 1 downto 0);
    mul_ln73_47_fu_301_p1 <= ap_const_lv31_7FFFD2AA(15 - 1 downto 0);
    mul_ln73_48_fu_265_p0 <= sext_ln42_17_fu_17888_p1(16 - 1 downto 0);
    mul_ln73_48_fu_265_p1 <= ap_const_lv31_7FFFD480(15 - 1 downto 0);
    mul_ln73_49_fu_311_p1 <= ap_const_lv29_1FFFF06C(13 - 1 downto 0);
    mul_ln73_4_fu_277_p1 <= ap_const_lv30_3FFFED8A(14 - 1 downto 0);
    mul_ln73_50_fu_263_p1 <= ap_const_lv28_6F3(12 - 1 downto 0);
    mul_ln73_51_fu_253_p0 <= sext_ln70_47_fu_17935_p1(16 - 1 downto 0);
    mul_ln73_51_fu_253_p1 <= ap_const_lv31_7FFFD9F8(15 - 1 downto 0);
    mul_ln73_52_fu_289_p1 <= ap_const_lv30_3FFFEF6E(14 - 1 downto 0);
    mul_ln73_53_fu_271_p1 <= ap_const_lv29_1FFFF722(13 - 1 downto 0);
    mul_ln73_54_fu_291_p0 <= sext_ln70_47_fu_17935_p1(16 - 1 downto 0);
    mul_ln73_54_fu_291_p1 <= ap_const_lv31_3334(15 - 1 downto 0);
    mul_ln73_55_fu_298_p1 <= ap_const_lv29_ACE(13 - 1 downto 0);
    mul_ln73_56_fu_284_p1 <= ap_const_lv30_1C40(14 - 1 downto 0);
    mul_ln73_57_fu_280_p1 <= ap_const_lv30_3FFFEFCA(14 - 1 downto 0);
    mul_ln73_58_fu_282_p1 <= ap_const_lv28_474(12 - 1 downto 0);
    mul_ln73_59_fu_252_p0 <= sext_ln42_21_fu_18017_p1(16 - 1 downto 0);
    mul_ln73_59_fu_252_p1 <= ap_const_lv31_7FFFC047(15 - 1 downto 0);
    mul_ln73_5_fu_299_p1 <= ap_const_lv27_2BF(11 - 1 downto 0);
    mul_ln73_6_fu_315_p1 <= ap_const_lv28_FFFF84E(12 - 1 downto 0);
    mul_ln73_7_fu_285_p1 <= ap_const_lv29_1FFFF2F4(13 - 1 downto 0);
    mul_ln73_8_fu_254_p1 <= ap_const_lv27_398(11 - 1 downto 0);
    mul_ln73_9_fu_258_p1 <= ap_const_lv26_3FFFE66(10 - 1 downto 0);
    mul_ln73_fu_249_p0 <= sext_ln70_2_fu_17402_p1(16 - 1 downto 0);
    mul_ln73_fu_249_p1 <= ap_const_lv30_1D54(14 - 1 downto 0);
        p_cast104_cast_fu_17203_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_58_fu_17193_p4),26));

        p_cast72_cast_fu_17491_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_7_fu_17481_p4),27));

        p_cast75_cast_fu_16783_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_10_fu_16773_p4),25));

        p_cast81_cast_fu_16825_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_18_fu_16815_p4),26));

        p_cast85_cast_fu_16886_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_22_fu_16876_p4),26));

        p_cast91_cast_fu_16993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_34_fu_16983_p4),24));

        p_cast99_cast_fu_17115_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_46_fu_17105_p4),26));

        sext_ln42_10_fu_17641_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_20_fu_17631_p4),28));

        sext_ln42_11_fu_16909_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_25_fu_16899_p4),23));

        sext_ln42_12_fu_16932_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_27_fu_16922_p4),23));

        sext_ln42_13_fu_17710_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_29_fu_17700_p4),28));

        sext_ln42_14_fu_17781_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_40_fu_17771_p4),28));

        sext_ln42_15_fu_17813_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_43_fu_17803_p4),28));

        sext_ln42_16_fu_17138_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_49_fu_17128_p4),25));

        sext_ln42_17_fu_17888_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_14_reg_18590),31));

        sext_ln42_18_fu_17917_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_56_fu_17907_p4),28));

        sext_ln42_19_fu_17960_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_60_fu_17950_p4),28));

        sext_ln42_1_fu_17441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_3_fu_17431_p4),28));

        sext_ln42_20_fu_17988_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_64_fu_17978_p4),28));

        sext_ln42_21_fu_18017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_17_reg_18608),31));

        sext_ln42_22_fu_18036_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_67_fu_18026_p4),28));

        sext_ln42_3_fu_17467_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_4_fu_17457_p4),28));

        sext_ln42_5_fu_17513_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_8_fu_17503_p4),28));

        sext_ln42_6_fu_17553_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_11_fu_17543_p4),28));

        sext_ln42_7_fu_17577_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_13_fu_17567_p4),28));

        sext_ln42_8_fu_17591_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_14_fu_17581_p4),28));

        sext_ln42_9_fu_17623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_17_fu_17613_p4),28));

        sext_ln42_fu_17417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_17407_p4),28));

        sext_ln58_10_fu_17348_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_45_fu_17342_p2),26));

        sext_ln58_11_fu_18301_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_46_reg_18649),27));

        sext_ln58_12_fu_18310_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_47_fu_18304_p2),28));

        sext_ln58_13_fu_18314_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_48_reg_18654),26));

        sext_ln58_14_fu_18317_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_49_reg_18659),24));

        sext_ln58_15_fu_18326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_50_fu_18320_p2),26));

        sext_ln58_16_fu_18336_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_51_fu_18330_p2),28));

        sext_ln58_17_fu_18406_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_63_reg_18664),27));

        sext_ln58_18_fu_18415_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_64_fu_18409_p2),28));

        sext_ln58_19_fu_18425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_66_reg_18669),27));

        sext_ln58_1_fu_18129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_12_reg_18619),28));

        sext_ln58_20_fu_17388_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_67_fu_17382_p2),25));

        sext_ln58_21_fu_18428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_68_reg_18674),27));

        sext_ln58_22_fu_18437_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_69_fu_18431_p2),28));

        sext_ln58_2_fu_17294_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_13_fu_17288_p2),27));

        sext_ln58_3_fu_18132_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_14_reg_18624),28));

        sext_ln58_4_fu_18225_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_30_reg_18629),27));

        sext_ln58_5_fu_17316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_31_fu_17310_p2),23));

        sext_ln58_6_fu_18228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_32_reg_18634),27));

        sext_ln58_7_fu_18237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_33_fu_18231_p2),28));

        sext_ln58_8_fu_18277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_40_reg_18639),28));

        sext_ln58_9_fu_18298_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_44_reg_18644),27));

        sext_ln58_fu_18114_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_9_reg_18614),28));

    sext_ln70_10_fu_17536_p0 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;
        sext_ln70_10_fu_17536_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_10_fu_17536_p0),30));

        sext_ln70_20_fu_17645_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_6_reg_18547),31));

        sext_ln70_21_fu_17681_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_7_reg_18552),31));

        sext_ln70_2_fu_17402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_reg_18517),30));

        sext_ln70_32_fu_17752_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_10_reg_18568),31));

    sext_ln70_36_fu_17085_p0 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;
        sext_ln70_36_fu_17085_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_36_fu_17085_p0),28));

        sext_ln70_39_fu_17827_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_12_reg_18580),31));

        sext_ln70_42_fu_17863_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_13_reg_18585),31));

        sext_ln70_47_fu_17935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_15_reg_18596),31));

        sext_ln73_10_fu_17040_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_36_fu_17030_p4),22));

        sext_ln73_11_fu_17054_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_37_fu_17044_p4),25));

        sext_ln73_12_fu_17077_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_41_fu_17067_p4),27));

        sext_ln73_13_fu_17101_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_44_fu_17091_p4),26));

        sext_ln73_14_fu_17166_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_52_fu_17156_p4),26));

        sext_ln73_15_fu_17180_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_53_fu_17170_p4),23));

        sext_ln73_16_fu_17226_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_61_fu_17216_p4),27));

        sext_ln73_17_fu_17249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_63_fu_17239_p4),27));

        sext_ln73_18_fu_17272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_68_fu_17262_p4),26));

        sext_ln73_1_fu_16718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_2_fu_16708_p4),26));

        sext_ln73_2_fu_16741_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_6_fu_16731_p4),26));

        sext_ln73_3_fu_16769_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_s_fu_16759_p4),25));

        sext_ln73_4_fu_16811_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_15_fu_16801_p4),27));

        sext_ln73_5_fu_16858_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_19_fu_16848_p4),27));

        sext_ln73_6_fu_16872_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_21_fu_16862_p4),25));

        sext_ln73_7_fu_16965_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_31_fu_16955_p4),27));

        sext_ln73_8_fu_16979_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_33_fu_16969_p4),26));

        sext_ln73_9_fu_17026_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_35_fu_17016_p4),27));

        sext_ln73_fu_17992_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_16_reg_18602),31));

    trunc_ln42_10_fu_16773_p4 <= mul_ln73_9_fu_258_p2(25 downto 3);
    trunc_ln42_11_fu_17543_p4 <= mul_ln73_10_fu_313_p2(29 downto 3);
    trunc_ln42_12_fu_17557_p4 <= mul_ln73_11_fu_305_p2(30 downto 3);
    trunc_ln42_13_fu_17567_p4 <= mul_ln73_12_fu_272_p2(29 downto 3);
    trunc_ln42_14_fu_17581_p4 <= mul_ln73_13_fu_308_p2(29 downto 3);
    trunc_ln42_15_fu_16801_p4 <= mul_ln73_14_fu_296_p2(28 downto 3);
    trunc_ln42_16_fu_17603_p4 <= mul_ln73_15_fu_297_p2(30 downto 3);
    trunc_ln42_17_fu_17613_p4 <= mul_ln73_16_fu_294_p2(29 downto 3);
    trunc_ln42_18_fu_16815_p4 <= mul_ln73_17_fu_269_p2(27 downto 3);
    trunc_ln42_19_fu_16848_p4 <= mul_ln73_18_fu_275_p2(28 downto 3);
    trunc_ln42_1_fu_17421_p4 <= mul_ln73_1_fu_317_p2(30 downto 3);
    trunc_ln42_20_fu_17631_p4 <= mul_ln73_19_fu_255_p2(29 downto 3);
    trunc_ln42_21_fu_16862_p4 <= mul_ln73_20_fu_292_p2(26 downto 3);
    trunc_ln42_22_fu_16876_p4 <= mul_ln73_21_fu_259_p2(27 downto 3);
    trunc_ln42_23_fu_17651_p4 <= mul_ln42_2_fu_270_p2(30 downto 3);
    trunc_ln42_24_fu_17661_p4 <= mul_ln73_22_fu_281_p2(30 downto 3);
    trunc_ln42_25_fu_16899_p4 <= mul_ln73_23_fu_290_p2(24 downto 3);
    trunc_ln42_26_fu_17671_p4 <= mul_ln42_3_fu_248_p2(30 downto 3);
    trunc_ln42_27_fu_16922_p4 <= mul_ln73_24_fu_306_p2(21 downto 3);
    trunc_ln42_28_fu_17690_p4 <= mul_ln42_4_fu_250_p2(30 downto 3);
    trunc_ln42_29_fu_17700_p4 <= mul_ln73_25_fu_295_p2(28 downto 3);
    trunc_ln42_2_fu_16708_p4 <= mul_ln73_2_fu_293_p2(27 downto 3);
    trunc_ln42_30_fu_17714_p4 <= mul_ln73_26_fu_276_p2(30 downto 3);
    trunc_ln42_31_fu_16955_p4 <= mul_ln73_27_fu_274_p2(28 downto 3);
    trunc_ln42_32_fu_17728_p4 <= mul_ln73_28_fu_266_p2(30 downto 3);
    trunc_ln42_33_fu_16969_p4 <= mul_ln73_29_fu_261_p2(27 downto 3);
    trunc_ln42_34_fu_16983_p4 <= mul_ln73_30_fu_264_p2(25 downto 3);
    trunc_ln42_35_fu_17016_p4 <= mul_ln73_31_fu_312_p2(28 downto 3);
    trunc_ln42_36_fu_17030_p4 <= mul_ln73_32_fu_268_p2(22 downto 3);
    trunc_ln42_37_fu_17044_p4 <= mul_ln73_33_fu_309_p2(26 downto 3);
    trunc_ln42_38_fu_17742_p4 <= mul_ln73_34_fu_279_p2(30 downto 3);
    trunc_ln42_39_fu_17761_p4 <= mul_ln42_5_fu_287_p2(30 downto 3);
    trunc_ln42_3_fu_17431_p4 <= mul_ln73_3_fu_257_p2(29 downto 3);
    trunc_ln42_40_fu_17771_p4 <= mul_ln73_35_fu_247_p2(29 downto 3);
    trunc_ln42_41_fu_17067_p4 <= mul_ln73_36_fu_256_p2(28 downto 3);
    trunc_ln42_42_fu_17785_p4 <= mul_ln73_37_fu_303_p2(30 downto 3);
    trunc_ln42_43_fu_17803_p4 <= mul_ln73_38_fu_304_p2(29 downto 3);
    trunc_ln42_44_fu_17091_p4 <= mul_ln73_39_fu_314_p2(27 downto 3);
    trunc_ln42_45_fu_17817_p4 <= mul_ln73_40_fu_267_p2(30 downto 3);
    trunc_ln42_46_fu_17105_p4 <= mul_ln73_41_fu_302_p2(27 downto 3);
    trunc_ln42_47_fu_17833_p4 <= mul_ln73_42_fu_300_p2(30 downto 3);
    trunc_ln42_48_fu_17843_p4 <= mul_ln42_6_fu_260_p2(30 downto 3);
    trunc_ln42_49_fu_17128_p4 <= mul_ln73_43_fu_251_p2(26 downto 3);
    trunc_ln42_4_fu_17457_p4 <= mul_ln73_4_fu_277_p2(29 downto 3);
    trunc_ln42_50_fu_17853_p4 <= mul_ln42_7_fu_310_p2(30 downto 3);
    trunc_ln42_51_fu_17868_p4 <= mul_ln73_44_fu_262_p2(30 downto 3);
    trunc_ln42_52_fu_17156_p4 <= mul_ln73_45_fu_278_p2(27 downto 3);
    trunc_ln42_53_fu_17170_p4 <= mul_ln73_46_fu_288_p2(24 downto 3);
    trunc_ln42_54_fu_17878_p4 <= mul_ln73_47_fu_301_p2(30 downto 3);
    trunc_ln42_55_fu_17897_p4 <= mul_ln73_48_fu_265_p2(30 downto 3);
    trunc_ln42_56_fu_17907_p4 <= mul_ln73_49_fu_311_p2(28 downto 3);
    trunc_ln42_57_fu_17921_p4 <= mul_ln42_8_fu_283_p2(30 downto 3);
    trunc_ln42_58_fu_17193_p4 <= mul_ln73_50_fu_263_p2(27 downto 3);
    trunc_ln42_59_fu_17940_p4 <= mul_ln73_51_fu_253_p2(30 downto 3);
    trunc_ln42_5_fu_17471_p4 <= mul_ln42_fu_286_p2(30 downto 3);
    trunc_ln42_60_fu_17950_p4 <= mul_ln73_52_fu_289_p2(29 downto 3);
    trunc_ln42_61_fu_17216_p4 <= mul_ln73_53_fu_271_p2(28 downto 3);
    trunc_ln42_62_fu_17964_p4 <= mul_ln73_54_fu_291_p2(30 downto 3);
    trunc_ln42_63_fu_17239_p4 <= mul_ln73_55_fu_298_p2(28 downto 3);
    trunc_ln42_64_fu_17978_p4 <= mul_ln73_56_fu_284_p2(29 downto 3);
    trunc_ln42_65_fu_17997_p4 <= mul_ln42_9_fu_273_p2(30 downto 3);
    trunc_ln42_66_fu_18007_p4 <= mul_ln42_10_fu_246_p2(30 downto 3);
    trunc_ln42_67_fu_18026_p4 <= mul_ln73_57_fu_280_p2(29 downto 3);
    trunc_ln42_68_fu_17262_p4 <= mul_ln73_58_fu_282_p2(27 downto 3);
    trunc_ln42_69_fu_18040_p4 <= mul_ln73_59_fu_252_p2(30 downto 3);
    trunc_ln42_6_fu_16731_p4 <= mul_ln73_5_fu_299_p2(26 downto 3);
    trunc_ln42_70_fu_18050_p4 <= mul_ln42_11_fu_316_p2(30 downto 3);
    trunc_ln42_7_fu_17481_p4 <= mul_ln73_6_fu_315_p2(27 downto 3);
    trunc_ln42_8_fu_17503_p4 <= mul_ln73_7_fu_285_p2(28 downto 3);
    trunc_ln42_9_fu_17517_p4 <= mul_ln42_1_fu_307_p2(30 downto 3);
    trunc_ln42_s_fu_16759_p4 <= mul_ln73_8_fu_254_p2(26 downto 3);
    trunc_ln_fu_17407_p4 <= mul_ln73_fu_249_p2(29 downto 3);
    x_1_fu_18247_p2 <= std_logic_vector(unsigned(add_ln58_34_fu_18241_p2) + unsigned(add_ln58_25_fu_18195_p2));
    x_2_fu_18346_p2 <= std_logic_vector(unsigned(add_ln58_52_fu_18340_p2) + unsigned(add_ln58_43_fu_18292_p2));
    x_3_fu_18447_p2 <= std_logic_vector(unsigned(add_ln58_70_fu_18441_p2) + unsigned(add_ln58_61_fu_18394_p2));
    x_fu_18147_p2 <= std_logic_vector(unsigned(add_ln58_16_fu_18141_p2) + unsigned(add_ln58_7_fu_18102_p2));
    zext_ln58_fu_17320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln58_5_fu_17316_p1),26));
end behav;
