// Seed: 4129762614
module module_0 (
    input supply0 id_0
);
  tri0 id_2;
  assign id_2 = id_0;
  supply1 id_3;
  assign id_2 = (id_3);
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input wor id_2,
    input logic id_3,
    input wire id_4,
    input supply0 id_5,
    input wor id_6,
    input tri id_7
);
  final @(posedge id_3 or posedge id_7 == id_7) id_1 = 1;
  assign id_1 = 1'b0;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_3 = 0;
endmodule
