
State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ad1939_de0_nano_audio_card_rev2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
Name state.READ_SEND_WAIT state.READ_SEND_ISSUE state.READ_DATA_WAIT state.READ_CMD_WAIT state.READ_ASSERT state.RETURN_PACKET state.WRITE_WAIT state.GET_WRITE_DATA state.GET_ADDR4 state.GET_ADDR3 state.GET_ADDR2 state.GET_ADDR1 state.GET_SIZE2 state.GET_SIZE1 state.GET_EXTRA state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.GET_EXTRA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.GET_SIZE1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.GET_SIZE2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.GET_ADDR1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.GET_ADDR2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.GET_ADDR3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.GET_ADDR4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.GET_WRITE_DATA 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.WRITE_WAIT 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.RETURN_PACKET 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.READ_ASSERT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_CMD_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_DATA_WAIT 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_ISSUE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_WAIT 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|state2
Name state2.wait_for_low state2.pulse state2.wait_for_high 
state2.wait_for_high 0 0 0 
state2.pulse 0 1 1 
state2.wait_for_low 1 0 1 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1|current_state
Name current_state.SPIReadCapture current_state.SPIReadWait current_state.SPIReadStart current_state.SPIReadSetup current_state.SPIWriteBusy current_state.SPIWriteStart current_state.SPIWriteLoad current_state.SPIWait current_state.ROMProgNext current_state.ROMProgBusy current_state.ROMProgRegStart current_state.ROMLoadRegData current_state.ROMLoadAddrData current_state.PowerUpReset 
current_state.PowerUpReset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
current_state.ROMLoadAddrData 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
current_state.ROMLoadRegData 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
current_state.ROMProgRegStart 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
current_state.ROMProgBusy 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
current_state.ROMProgNext 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
current_state.SPIWait 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
current_state.SPIWriteLoad 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
current_state.SPIWriteStart 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
current_state.SPIWriteBusy 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
current_state.SPIReadSetup 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
current_state.SPIReadStart 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
current_state.SPIReadWait 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
current_state.SPIReadCapture 1 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1|spi_commands:spi_AD1939|cur_spi_state
Name cur_spi_state.SPI_STATE_COMMAND_DONE_SIGNAL cur_spi_state.SPI_STATE_COMMAND_DONE cur_spi_state.SPI_STATE_DATA cur_spi_state.SPI_STATE_DATA_INITIAL cur_spi_state.SPI_STATE_ADDRESS cur_spi_state.SPI_STATE_COMMAND cur_spi_state.SPI_STATE_WAIT 
cur_spi_state.SPI_STATE_WAIT 0 0 0 0 0 0 0 
cur_spi_state.SPI_STATE_COMMAND 0 0 0 0 0 1 1 
cur_spi_state.SPI_STATE_ADDRESS 0 0 0 0 1 0 1 
cur_spi_state.SPI_STATE_DATA_INITIAL 0 0 0 1 0 0 1 
cur_spi_state.SPI_STATE_DATA 0 0 1 0 0 0 1 
cur_spi_state.SPI_STATE_COMMAND_DONE 0 1 0 0 0 0 1 
cur_spi_state.SPI_STATE_COMMAND_DONE_SIGNAL 1 0 0 0 0 0 1 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1|spi_commands:spi_AD1939|spi_abstract:spi_slave|cur_spi_state
Name cur_spi_state.SPI_CSN cur_spi_state.SPI_CSN_DELAY cur_spi_state.SPI_SHIFT cur_spi_state.SPI_CS cur_spi_state.SPI_WAIT 
cur_spi_state.SPI_WAIT 0 0 0 0 0 
cur_spi_state.SPI_CS 0 0 0 1 1 
cur_spi_state.SPI_SHIFT 0 0 1 0 1 
cur_spi_state.SPI_CSN_DELAY 0 1 0 0 1 
cur_spi_state.SPI_CSN 1 0 0 0 1 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
Name state.READ_SEND_WAIT state.READ_SEND_ISSUE state.READ_DATA_WAIT state.READ_CMD_WAIT state.READ_ASSERT state.RETURN_PACKET state.WRITE_WAIT state.GET_WRITE_DATA state.GET_ADDR4 state.GET_ADDR3 state.GET_ADDR2 state.GET_ADDR1 state.GET_SIZE2 state.GET_SIZE1 state.GET_EXTRA state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.GET_EXTRA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.GET_SIZE1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.GET_SIZE2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.GET_ADDR1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.GET_ADDR2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.GET_ADDR3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.GET_ADDR4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.GET_WRITE_DATA 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.WRITE_WAIT 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.RETURN_PACKET 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.READ_ASSERT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_CMD_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_DATA_WAIT 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_ISSUE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_WAIT 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|state1
Name state1.state_AD1939_wait state1.state_AD1939_write state1.state_AD1939_data state1.state_fifo_read state1.state_fifo_wait state1.init_check state1.init_write state1.init_read state1.init_wait state1.init_start state1.init_address state1.powerup_wait state1.PowerUpReset 
state1.PowerUpReset 0 0 0 0 0 0 0 0 0 0 0 0 0 
state1.powerup_wait 0 0 0 0 0 0 0 0 0 0 0 1 1 
state1.init_address 0 0 0 0 0 0 0 0 0 0 1 0 1 
state1.init_start 0 0 0 0 0 0 0 0 0 1 0 0 1 
state1.init_wait 0 0 0 0 0 0 0 0 1 0 0 0 1 
state1.init_read 0 0 0 0 0 0 0 1 0 0 0 0 1 
state1.init_write 0 0 0 0 0 0 1 0 0 0 0 0 1 
state1.init_check 0 0 0 0 0 1 0 0 0 0 0 0 1 
state1.state_fifo_wait 0 0 0 0 1 0 0 0 0 0 0 0 1 
state1.state_fifo_read 0 0 0 1 0 0 0 0 0 0 0 0 1 
state1.state_AD1939_data 0 0 1 0 0 0 0 0 0 0 0 0 1 
state1.state_AD1939_write 0 1 0 0 0 0 0 0 0 0 0 0 1 
state1.state_AD1939_wait 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_leds_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
Name read_state.ST_HEADER read_state.ST_READ_DATA read_state.ST_PADDED 
read_state.ST_HEADER 0 0 0 
read_state.ST_PADDED 1 0 1 
read_state.ST_READ_DATA 1 1 0 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
Name write_state.ST_WRITE_DATA write_state.ST_HEADER_2 write_state.ST_HEADER_1 write_state.ST_BYPASS 
write_state.ST_BYPASS 0 0 0 0 
write_state.ST_HEADER_1 0 0 1 1 
write_state.ST_HEADER_2 0 1 0 1 
write_state.ST_WRITE_DATA 1 0 0 1 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE0_SOC_NoHPS_Top_Level|altera_edge_detector:pulse_debug_reset|state
Name state.IDLE state.CAPT state.ARM 
state.IDLE 0 0 0 
state.ARM 1 0 1 
state.CAPT 1 1 0 

State Machine - |DE0_SOC_NoHPS_Top_Level|altera_edge_detector:pulse_warm_reset|state
Name state.IDLE state.CAPT state.ARM 
state.IDLE 0 0 0 
state.ARM 1 0 1 
state.CAPT 1 1 0 

State Machine - |DE0_SOC_NoHPS_Top_Level|altera_edge_detector:pulse_cold_reset|state
Name state.IDLE state.CAPT state.ARM 
state.IDLE 0 0 0 
state.ARM 1 0 1 
state.CAPT 1 1 0 

State Machine - |DE0_SOC_NoHPS_Top_Level|OnePulse:validGen1|state
Name state.state_low state.state_high state.state_wait 
state.state_wait 0 0 0 
state.state_high 0 1 1 
state.state_low 1 0 1 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
Name read_state.ST_HEADER read_state.ST_READ_DATA read_state.ST_PADDED 
read_state.ST_HEADER 0 0 0 
read_state.ST_PADDED 1 0 1 
read_state.ST_READ_DATA 1 1 0 

State Machine - |DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
Name write_state.ST_WRITE_DATA write_state.ST_HEADER_2 write_state.ST_HEADER_1 write_state.ST_BYPASS 
write_state.ST_BYPASS 0 0 0 0 
write_state.ST_HEADER_1 0 0 1 1 
write_state.ST_HEADER_2 0 1 0 1 
write_state.ST_WRITE_DATA 1 0 0 1 
