Source Block: oh/elink/hdl/erx_io.v@74:84@HdlIdDef
   reg 		 rx_access;
   reg [PW-1:0]  rx_packet;
   reg 		 rx_burst;
   wire 	 rx_lclk_iddr;
   wire [9:0] 	 rxi_delay_in;
   wire [9:0] 	 rxi_delay_out;
   reg 		 reset_sync;
   
    //#####################
   //#CREATE 112 BIT PACKET 
   //#####################

Diff Content:
- 79    wire [9:0] 	 rxi_delay_out;
+ 79    wire [8:0] 	 rxi_delay_in;
+ 79    wire [8:0] 	 rxi_delay_out;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/erx_io.v@73:83
   reg [PW-1:0]  rx_packet_lclk;
   reg 		 rx_access;
   reg [PW-1:0]  rx_packet;
   reg 		 rx_burst;
   wire 	 rx_lclk_iddr;
   wire [9:0] 	 rxi_delay_in;
   wire [9:0] 	 rxi_delay_out;
   reg 		 reset_sync;
   
    //#####################
   //#CREATE 112 BIT PACKET 

Clone Blocks 2:
oh/elink/hdl/erx_io.v@72:82
   reg 		 burst;
   reg [PW-1:0]  rx_packet_lclk;
   reg 		 rx_access;
   reg [PW-1:0]  rx_packet;
   reg 		 rx_burst;
   wire 	 rx_lclk_iddr;
   wire [9:0] 	 rxi_delay_in;
   wire [9:0] 	 rxi_delay_out;
   reg 		 reset_sync;
   
    //#####################

Clone Blocks 3:
oh/elink/hdl/erx_io.v@75:85
   reg [PW-1:0]  rx_packet;
   reg 		 rx_burst;
   wire 	 rx_lclk_iddr;
   wire [9:0] 	 rxi_delay_in;
   wire [9:0] 	 rxi_delay_out;
   reg 		 reset_sync;
   
    //#####################
   //#CREATE 112 BIT PACKET 
   //#####################
   

