/* Generated by Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os) */

module ll_transmit(clk_wr, rst_wr_n, tx_online, rx_online, init_i_credit, tx_i_pop_ovrd, end_of_txcred_coal, txfifo_i_data, user_i_valid, user_i_ready, tx_i_data, tx_i_pushbit, rx_i_credit, tx_i_debug_status);
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:31.49-31.55" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:39.49-39.67" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:37.49-37.62" *)
  (* hdlname = "ll_tx_cred_ii clk_wr" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:28.33-28.39|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40" *)
  (* hdlname = "ll_tx_cred_ii tx_credit_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:58.33-58.46|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40" *)
  (* hdlname = "ll_tx_cred_ii txfifo_i_has_data" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:62.33-62.50|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:32.49-32.57" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:51.40-51.51" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:36.49-36.58" *)
  (* hdlname = "syncfifo_ii memory[0]" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:274.26-274.32|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:154.67-170.35" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:47.49-47.58" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:54.49-54.66" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:38.49-38.62" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:48.49-48.61" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:35.49-35.58" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:42.49-42.62" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:44.49-44.61" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:43.49-43.61" *)
  (* unused_bits = "0" *)
  (* unused_bits = "1 2 3" *)
  (* unused_bits = "0" *)
  (* unused_bits = "1 2 3" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:31.49-31.55" *)
  input clk_wr;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:39.49-39.67" *)
  input end_of_txcred_coal;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:37.49-37.62" *)
  input [7:0] init_i_credit;
  (* hdlname = "ll_tx_cred_ii clk_wr" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:28.33-28.39" *)
  (* hdlname = "ll_tx_cred_ii tx_credit_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:58.33-58.46" *)
  (* hdlname = "ll_tx_cred_ii txfifo_i_has_data" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:62.33-62.50" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:32.49-32.57" *)
  input rst_wr_n;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:51.40-51.51" *)
  input [3:0] rx_i_credit;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:36.49-36.58" *)
  input rx_online;
  (* hdlname = "syncfifo_ii memory[0]" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:154.67-170.35|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:274.26-274.32" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:47.49-47.58" *)
  output [7:0] tx_i_data;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:54.49-54.66" *)
  output [31:0] tx_i_debug_status;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:38.49-38.62" *)
  input tx_i_pop_ovrd;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:48.49-48.61" *)
  output tx_i_pushbit;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:35.49-35.58" *)
  input tx_online;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:42.49-42.62" *)
  input [7:0] txfifo_i_data;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:44.49-44.61" *)
  output user_i_ready;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:43.49-43.61" *)
  input user_i_valid;
  wire \$auto$rs_design_edit.cc:572:execute$4776 ;
  wire \$auto$rs_design_edit.cc:572:execute$4777 ;
  wire \$auto$rs_design_edit.cc:572:execute$4778 ;
  wire \$auto$rs_design_edit.cc:572:execute$4779 ;
  wire \$auto$rs_design_edit.cc:572:execute$4780 ;
  wire \$auto$rs_design_edit.cc:572:execute$4781 ;
  wire \$auto$rs_design_edit.cc:572:execute$4782 ;
  wire \$auto$rs_design_edit.cc:572:execute$4783 ;
  wire \$auto$rs_design_edit.cc:572:execute$4784 ;
  wire \$auto$rs_design_edit.cc:572:execute$4785 ;
  wire \$auto$rs_design_edit.cc:572:execute$4786 ;
  wire \$auto$rs_design_edit.cc:572:execute$4787 ;
  wire \$auto$rs_design_edit.cc:572:execute$4788 ;
  wire \$auto$rs_design_edit.cc:572:execute$4789 ;
  wire \$auto$rs_design_edit.cc:572:execute$4790 ;
  wire \$auto$rs_design_edit.cc:572:execute$4791 ;
  wire \$auto$rs_design_edit.cc:572:execute$4792 ;
  wire \$auto$rs_design_edit.cc:572:execute$4793 ;
  wire \$auto$rs_design_edit.cc:572:execute$4794 ;
  wire \$auto$rs_design_edit.cc:572:execute$4795 ;
  wire \$auto$rs_design_edit.cc:572:execute$4796 ;
  wire \$auto$rs_design_edit.cc:572:execute$4797 ;
  wire \$auto$rs_design_edit.cc:572:execute$4798 ;
  wire \$auto$rs_design_edit.cc:572:execute$4799 ;
  wire \$auto$rs_design_edit.cc:572:execute$4800 ;
  wire \$auto$rs_design_edit.cc:572:execute$4801 ;
  wire \$auto$rs_design_edit.cc:572:execute$4802 ;
  wire \$auto$rs_design_edit.cc:572:execute$4803 ;
  wire \$auto$rs_design_edit.cc:572:execute$4804 ;
  wire \$auto$rs_design_edit.cc:572:execute$4805 ;
  wire \$auto$rs_design_edit.cc:572:execute$4806 ;
  wire \$auto$rs_design_edit.cc:572:execute$4807 ;
  wire \$auto$rs_design_edit.cc:572:execute$4808 ;
  wire \$auto$rs_design_edit.cc:572:execute$4809 ;
  wire \$auto$rs_design_edit.cc:572:execute$4810 ;
  wire \$auto$rs_design_edit.cc:572:execute$4811 ;
  wire \$auto$rs_design_edit.cc:572:execute$4812 ;
  wire \$auto$rs_design_edit.cc:572:execute$4813 ;
  wire \$auto$rs_design_edit.cc:572:execute$4814 ;
  wire \$auto$rs_design_edit.cc:572:execute$4815 ;
  wire \$auto$rs_design_edit.cc:572:execute$4816 ;
  wire \$auto$rs_design_edit.cc:572:execute$4817 ;
  wire \$auto$rs_design_edit.cc:572:execute$4818 ;
  wire \$auto$rs_design_edit.cc:572:execute$4819 ;
  wire \$auto$rs_design_edit.cc:572:execute$4820 ;
  wire \$auto$rs_design_edit.cc:572:execute$4821 ;
  wire \$auto$rs_design_edit.cc:572:execute$4822 ;
  wire \$auto$rs_design_edit.cc:572:execute$4823 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:31.49-31.55" *)
  wire \$auto$rs_design_edit.cc:850:execute$4829.clk_wr ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:39.49-39.67" *)
  wire \$auto$rs_design_edit.cc:850:execute$4829.end_of_txcred_coal ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:37.49-37.62" *)
  wire [7:0] \$auto$rs_design_edit.cc:850:execute$4829.init_i_credit ;
  (* hdlname = "ll_tx_cred_ii clk_wr" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:28.33-28.39|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40" *)
  wire \$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.clk_wr ;
  (* hdlname = "ll_tx_cred_ii tx_credit_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:58.33-58.46|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40" *)
  wire [7:0] \$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.tx_credit_reg ;
  (* hdlname = "ll_tx_cred_ii txfifo_i_has_data" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:62.33-62.50|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40" *)
  wire \$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.txfifo_i_has_data ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:32.49-32.57" *)
  wire \$auto$rs_design_edit.cc:850:execute$4829.rst_wr_n ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:51.40-51.51" *)
  wire [3:0] \$auto$rs_design_edit.cc:850:execute$4829.rx_i_credit ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:36.49-36.58" *)
  wire \$auto$rs_design_edit.cc:850:execute$4829.rx_online ;
  (* hdlname = "syncfifo_ii memory[0]" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:274.26-274.32|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:154.67-170.35" *)
  wire [7:0] \$auto$rs_design_edit.cc:850:execute$4829.syncfifo_ii.memory[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:47.49-47.58" *)
  wire [7:0] \$auto$rs_design_edit.cc:850:execute$4829.tx_i_data ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:54.49-54.66" *)
  wire [31:0] \$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:38.49-38.62" *)
  wire \$auto$rs_design_edit.cc:850:execute$4829.tx_i_pop_ovrd ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:48.49-48.61" *)
  wire \$auto$rs_design_edit.cc:850:execute$4829.tx_i_pushbit ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:35.49-35.58" *)
  wire \$auto$rs_design_edit.cc:850:execute$4829.tx_online ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:42.49-42.62" *)
  wire [7:0] \$auto$rs_design_edit.cc:850:execute$4829.txfifo_i_data ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:44.49-44.61" *)
  wire \$auto$rs_design_edit.cc:850:execute$4829.user_i_ready ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:43.49-43.61" *)
  wire \$auto$rs_design_edit.cc:850:execute$4829.user_i_valid ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4776 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4777 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4778 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4779 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4780 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4781 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4782 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4783 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4784 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4785 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4786 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4787 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4788 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4789 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4790 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4791 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4792 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4793 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4794 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4795 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4796 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4797 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4798 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4799 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4800 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4801 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4802 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4803 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4804 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4805 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4806 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4807 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4808 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4809 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4810 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4811 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4812 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4813 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4814 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4815 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4816 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4817 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4818 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4819 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4820 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4821 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4822 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4823 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$clk_wr ;
  (* unused_bits = "0" *)
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$end_of_txcred_coal ;
  wire [7:0] \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$init_i_credit ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$rst_wr_n ;
  (* unused_bits = "1 2 3" *)
  wire [3:0] \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$rx_i_credit ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$rx_online ;
  wire [31:0] \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$tx_i_debug_status ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$tx_i_pop_ovrd ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$tx_i_pushbit ;
  wire [7:0] \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$txfifo_i_data ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$user_i_ready ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$user_i_valid ;
  wire \$iopadmap$clk_wr ;
  (* unused_bits = "0" *)
  wire \$iopadmap$end_of_txcred_coal ;
  wire [7:0] \$iopadmap$init_i_credit ;
  wire \$iopadmap$rst_wr_n ;
  (* unused_bits = "1 2 3" *)
  wire [3:0] \$iopadmap$rx_i_credit ;
  wire \$iopadmap$rx_online ;
  wire [31:0] \$iopadmap$tx_i_debug_status ;
  wire \$iopadmap$tx_i_pop_ovrd ;
  wire \$iopadmap$tx_i_pushbit ;
  wire [7:0] \$iopadmap$txfifo_i_data ;
  wire \$iopadmap$user_i_ready ;
  wire \$iopadmap$user_i_valid ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:31.49-31.55" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:31.49-31.55" *)
  wire clk_wr;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:39.49-39.67" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:39.49-39.67" *)
  wire end_of_txcred_coal;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:37.49-37.62" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:37.49-37.62" *)
  wire [7:0] init_i_credit;
  (* hdlname = "ll_tx_cred_ii clk_wr" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:28.33-28.39" *)
  wire \ll_tx_cred_ii.clk_wr ;
  (* hdlname = "ll_tx_cred_ii tx_credit_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:58.33-58.46" *)
  wire [7:0] \ll_tx_cred_ii.tx_credit_reg ;
  (* hdlname = "ll_tx_cred_ii txfifo_i_has_data" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:62.33-62.50" *)
  wire \ll_tx_cred_ii.txfifo_i_has_data ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:32.49-32.57" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:32.49-32.57" *)
  wire rst_wr_n;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:51.40-51.51" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:51.40-51.51" *)
  wire [3:0] rx_i_credit;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:36.49-36.58" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:36.49-36.58" *)
  wire rx_online;
  (* hdlname = "syncfifo_ii memory[0]" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:154.67-170.35|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:274.26-274.32" *)
  wire [7:0] \syncfifo_ii.memory[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:47.49-47.58" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:47.49-47.58" *)
  wire [7:0] tx_i_data;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:54.49-54.66" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:54.49-54.66" *)
  wire [31:0] tx_i_debug_status;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:38.49-38.62" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:38.49-38.62" *)
  wire tx_i_pop_ovrd;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:48.49-48.61" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:48.49-48.61" *)
  wire tx_i_pushbit;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:35.49-35.58" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:35.49-35.58" *)
  wire tx_online;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:42.49-42.62" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:42.49-42.62" *)
  wire [7:0] txfifo_i_data;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:44.49-44.61" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:44.49-44.61" *)
  wire user_i_ready;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:43.49-43.61" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:43.49-43.61" *)
  wire user_i_valid;
  fabric_ll_transmit \$auto$rs_design_edit.cc:848:execute$4828  (
    .\syncfifo_ii.memory[0][7] (\syncfifo_ii.memory[0] [7]),
    .\syncfifo_ii.memory[0][6] (\syncfifo_ii.memory[0] [6]),
    .\syncfifo_ii.memory[0][5] (\syncfifo_ii.memory[0] [5]),
    .\syncfifo_ii.memory[0][4] (\syncfifo_ii.memory[0] [4]),
    .\syncfifo_ii.memory[0][3] (\syncfifo_ii.memory[0] [3]),
    .\syncfifo_ii.memory[0][2] (\syncfifo_ii.memory[0] [2]),
    .\syncfifo_ii.memory[0][1] (\syncfifo_ii.memory[0] [1]),
    .\syncfifo_ii.memory[0][0] (\syncfifo_ii.memory[0] [0]),
    .\ll_tx_cred_ii.tx_credit_reg[6] (\ll_tx_cred_ii.tx_credit_reg [6]),
    .\ll_tx_cred_ii.tx_credit_reg[5] (\ll_tx_cred_ii.tx_credit_reg [5]),
    .\ll_tx_cred_ii.tx_credit_reg[4] (\ll_tx_cred_ii.tx_credit_reg [4]),
    .\ll_tx_cred_ii.tx_credit_reg[3] (\ll_tx_cred_ii.tx_credit_reg [3]),
    .\ll_tx_cred_ii.tx_credit_reg[2] (\ll_tx_cred_ii.tx_credit_reg [2]),
    .\ll_tx_cred_ii.tx_credit_reg[1] (\ll_tx_cred_ii.tx_credit_reg [1]),
    .\ll_tx_cred_ii.tx_credit_reg[0] (\ll_tx_cred_ii.tx_credit_reg [0]),
    .\$iopadmap$txfifo_i_data[6] (\$iopadmap$txfifo_i_data [6]),
    .\$iopadmap$txfifo_i_data[5] (\$iopadmap$txfifo_i_data [5]),
    .\$iopadmap$txfifo_i_data[4] (\$iopadmap$txfifo_i_data [4]),
    .\$iopadmap$txfifo_i_data[3] (\$iopadmap$txfifo_i_data [3]),
    .\$iopadmap$txfifo_i_data[2] (\$iopadmap$txfifo_i_data [2]),
    .\$iopadmap$txfifo_i_data[1] (\$iopadmap$txfifo_i_data [1]),
    .\$iopadmap$txfifo_i_data[0] (\$iopadmap$txfifo_i_data [0]),
    .\$iopadmap$tx_i_debug_status[30] (\$iopadmap$tx_i_debug_status [30]),
    .\$iopadmap$tx_i_debug_status[29] (\$iopadmap$tx_i_debug_status [29]),
    .\$iopadmap$tx_i_debug_status[28] (\$iopadmap$tx_i_debug_status [28]),
    .\$iopadmap$tx_i_debug_status[27] (\$iopadmap$tx_i_debug_status [27]),
    .\$iopadmap$tx_i_debug_status[26] (\$iopadmap$tx_i_debug_status [26]),
    .\$iopadmap$tx_i_debug_status[25] (\$iopadmap$tx_i_debug_status [25]),
    .\$iopadmap$tx_i_debug_status[24] (\$iopadmap$tx_i_debug_status [24]),
    .\$iopadmap$tx_i_debug_status[23] (\$iopadmap$tx_i_debug_status [23]),
    .\$iopadmap$tx_i_debug_status[22] (\$iopadmap$tx_i_debug_status [22]),
    .\$iopadmap$tx_i_debug_status[21] (\$iopadmap$tx_i_debug_status [21]),
    .\$iopadmap$tx_i_debug_status[20] (\$iopadmap$tx_i_debug_status [20]),
    .\$iopadmap$tx_i_debug_status[19] (\$iopadmap$tx_i_debug_status [19]),
    .\$iopadmap$tx_i_debug_status[18] (\$iopadmap$tx_i_debug_status [18]),
    .\$iopadmap$tx_i_debug_status[17] (\$iopadmap$tx_i_debug_status [17]),
    .\$iopadmap$tx_i_debug_status[16] (\$iopadmap$tx_i_debug_status [16]),
    .\$iopadmap$tx_i_debug_status[15] (\$iopadmap$tx_i_debug_status [15]),
    .\$iopadmap$tx_i_debug_status[14] (\$iopadmap$tx_i_debug_status [14]),
    .\$iopadmap$tx_i_debug_status[13] (\$iopadmap$tx_i_debug_status [13]),
    .\$iopadmap$tx_i_debug_status[12] (\$iopadmap$tx_i_debug_status [12]),
    .\$iopadmap$tx_i_debug_status[11] (\$iopadmap$tx_i_debug_status [11]),
    .\$iopadmap$tx_i_debug_status[10] (\$iopadmap$tx_i_debug_status [10]),
    .\$iopadmap$tx_i_debug_status[9] (\$iopadmap$tx_i_debug_status [9]),
    .\$iopadmap$tx_i_debug_status[8] (\$iopadmap$tx_i_debug_status [8]),
    .\$iopadmap$tx_i_debug_status[7] (\$iopadmap$tx_i_debug_status [7]),
    .\$iopadmap$tx_i_debug_status[6] (\$iopadmap$tx_i_debug_status [6]),
    .\$iopadmap$tx_i_debug_status[5] (\$iopadmap$tx_i_debug_status [5]),
    .\$iopadmap$tx_i_debug_status[4] (\$iopadmap$tx_i_debug_status [4]),
    .\$iopadmap$tx_i_debug_status[3] (\$iopadmap$tx_i_debug_status [3]),
    .\$iopadmap$tx_i_debug_status[2] (\$iopadmap$tx_i_debug_status [2]),
    .\$iopadmap$tx_i_debug_status[1] (\$iopadmap$tx_i_debug_status [1]),
    .\$iopadmap$tx_i_debug_status[0] (\$iopadmap$tx_i_debug_status [0]),
    .\$iopadmap$rx_i_credit[2] (\$iopadmap$rx_i_credit [2]),
    .\$iopadmap$rx_i_credit[1] (\$iopadmap$rx_i_credit [1]),
    .\$iopadmap$rx_i_credit[0] (\$iopadmap$rx_i_credit [0]),
    .\$iopadmap$init_i_credit[6] (\$iopadmap$init_i_credit [6]),
    .\$iopadmap$init_i_credit[5] (\$iopadmap$init_i_credit [5]),
    .\$iopadmap$init_i_credit[4] (\$iopadmap$init_i_credit [4]),
    .\$iopadmap$init_i_credit[3] (\$iopadmap$init_i_credit [3]),
    .\$iopadmap$init_i_credit[2] (\$iopadmap$init_i_credit [2]),
    .\$iopadmap$init_i_credit[1] (\$iopadmap$init_i_credit [1]),
    .\$iopadmap$init_i_credit[0] (\$iopadmap$init_i_credit [0]),
    .\$auto$rs_design_edit.cc:572:execute$4777 (\$auto$rs_design_edit.cc:572:execute$4777 ),
    .\$auto$rs_design_edit.cc:572:execute$4778 (\$auto$rs_design_edit.cc:572:execute$4778 ),
    .\$auto$rs_design_edit.cc:572:execute$4779 (\$auto$rs_design_edit.cc:572:execute$4779 ),
    .\$auto$rs_design_edit.cc:572:execute$4780 (\$auto$rs_design_edit.cc:572:execute$4780 ),
    .\$auto$rs_design_edit.cc:572:execute$4781 (\$auto$rs_design_edit.cc:572:execute$4781 ),
    .\$auto$rs_design_edit.cc:572:execute$4782 (\$auto$rs_design_edit.cc:572:execute$4782 ),
    .\$auto$rs_design_edit.cc:572:execute$4783 (\$auto$rs_design_edit.cc:572:execute$4783 ),
    .\$auto$rs_design_edit.cc:572:execute$4784 (\$auto$rs_design_edit.cc:572:execute$4784 ),
    .\$auto$rs_design_edit.cc:572:execute$4785 (\$auto$rs_design_edit.cc:572:execute$4785 ),
    .\$auto$rs_design_edit.cc:572:execute$4786 (\$auto$rs_design_edit.cc:572:execute$4786 ),
    .\$auto$rs_design_edit.cc:572:execute$4787 (\$auto$rs_design_edit.cc:572:execute$4787 ),
    .\$auto$rs_design_edit.cc:572:execute$4788 (\$auto$rs_design_edit.cc:572:execute$4788 ),
    .\$auto$rs_design_edit.cc:572:execute$4789 (\$auto$rs_design_edit.cc:572:execute$4789 ),
    .\$auto$rs_design_edit.cc:572:execute$4790 (\$auto$rs_design_edit.cc:572:execute$4790 ),
    .\$auto$rs_design_edit.cc:572:execute$4791 (\$auto$rs_design_edit.cc:572:execute$4791 ),
    .\$auto$rs_design_edit.cc:572:execute$4792 (\$auto$rs_design_edit.cc:572:execute$4792 ),
    .\$auto$rs_design_edit.cc:572:execute$4793 (\$auto$rs_design_edit.cc:572:execute$4793 ),
    .\$auto$rs_design_edit.cc:572:execute$4794 (\$auto$rs_design_edit.cc:572:execute$4794 ),
    .\$auto$rs_design_edit.cc:572:execute$4795 (\$auto$rs_design_edit.cc:572:execute$4795 ),
    .\$auto$rs_design_edit.cc:572:execute$4796 (\$auto$rs_design_edit.cc:572:execute$4796 ),
    .\$auto$rs_design_edit.cc:572:execute$4797 (\$auto$rs_design_edit.cc:572:execute$4797 ),
    .\$auto$rs_design_edit.cc:572:execute$4798 (\$auto$rs_design_edit.cc:572:execute$4798 ),
    .\$auto$rs_design_edit.cc:572:execute$4799 (\$auto$rs_design_edit.cc:572:execute$4799 ),
    .\$auto$rs_design_edit.cc:572:execute$4800 (\$auto$rs_design_edit.cc:572:execute$4800 ),
    .\$auto$rs_design_edit.cc:572:execute$4801 (\$auto$rs_design_edit.cc:572:execute$4801 ),
    .\$auto$rs_design_edit.cc:572:execute$4802 (\$auto$rs_design_edit.cc:572:execute$4802 ),
    .\$auto$rs_design_edit.cc:572:execute$4803 (\$auto$rs_design_edit.cc:572:execute$4803 ),
    .\$auto$rs_design_edit.cc:572:execute$4804 (\$auto$rs_design_edit.cc:572:execute$4804 ),
    .\$auto$rs_design_edit.cc:572:execute$4805 (\$auto$rs_design_edit.cc:572:execute$4805 ),
    .\$auto$rs_design_edit.cc:572:execute$4806 (\$auto$rs_design_edit.cc:572:execute$4806 ),
    .\$auto$rs_design_edit.cc:572:execute$4807 (\$auto$rs_design_edit.cc:572:execute$4807 ),
    .\$auto$rs_design_edit.cc:572:execute$4808 (\$auto$rs_design_edit.cc:572:execute$4808 ),
    .\$auto$rs_design_edit.cc:572:execute$4809 (\$auto$rs_design_edit.cc:572:execute$4809 ),
    .\$auto$rs_design_edit.cc:572:execute$4810 (\$auto$rs_design_edit.cc:572:execute$4810 ),
    .\$auto$rs_design_edit.cc:572:execute$4811 (\$auto$rs_design_edit.cc:572:execute$4811 ),
    .\$auto$rs_design_edit.cc:572:execute$4812 (\$auto$rs_design_edit.cc:572:execute$4812 ),
    .\$auto$rs_design_edit.cc:572:execute$4813 (\$auto$rs_design_edit.cc:572:execute$4813 ),
    .\$auto$rs_design_edit.cc:572:execute$4814 (\$auto$rs_design_edit.cc:572:execute$4814 ),
    .\$auto$rs_design_edit.cc:572:execute$4815 (\$auto$rs_design_edit.cc:572:execute$4815 ),
    .\$auto$rs_design_edit.cc:572:execute$4816 (\$auto$rs_design_edit.cc:572:execute$4816 ),
    .\$auto$rs_design_edit.cc:572:execute$4817 (\$auto$rs_design_edit.cc:572:execute$4817 ),
    .\$auto$rs_design_edit.cc:572:execute$4818 (\$auto$rs_design_edit.cc:572:execute$4818 ),
    .\$auto$rs_design_edit.cc:572:execute$4819 (\$auto$rs_design_edit.cc:572:execute$4819 ),
    .\$auto$rs_design_edit.cc:572:execute$4820 (\$auto$rs_design_edit.cc:572:execute$4820 ),
    .\$auto$rs_design_edit.cc:572:execute$4821 (\$auto$rs_design_edit.cc:572:execute$4821 ),
    .\$auto$rs_design_edit.cc:572:execute$4822 (\$auto$rs_design_edit.cc:572:execute$4822 ),
    .\$auto$rs_design_edit.cc:572:execute$4823 (\$auto$rs_design_edit.cc:572:execute$4823 ),
    .\$iopadmap$end_of_txcred_coal (\$iopadmap$end_of_txcred_coal ),
    .\$auto$rs_design_edit.cc:572:execute$4776 (\$auto$rs_design_edit.cc:572:execute$4776 ),
    .\$iopadmap$rst_wr_n (\$iopadmap$rst_wr_n ),
    .\$iopadmap$init_i_credit[7] (\$iopadmap$init_i_credit [7]),
    .\$iopadmap$rx_i_credit[3] (\$iopadmap$rx_i_credit [3]),
    .\$iopadmap$tx_i_pop_ovrd (\$iopadmap$tx_i_pop_ovrd ),
    .\$iopadmap$tx_i_pushbit (\$iopadmap$tx_i_pushbit ),
    .\$iopadmap$tx_i_debug_status[31] (\$iopadmap$tx_i_debug_status [31]),
    .\$iopadmap$user_i_ready (\$iopadmap$user_i_ready ),
    .\$iopadmap$user_i_valid (\$iopadmap$user_i_valid ),
    .\ll_tx_cred_ii.clk_wr (\ll_tx_cred_ii.clk_wr ),
    .\$iopadmap$txfifo_i_data[7] (\$iopadmap$txfifo_i_data [7]),
    .\ll_tx_cred_ii.txfifo_i_has_data (\ll_tx_cred_ii.txfifo_i_has_data ),
    .\ll_tx_cred_ii.tx_credit_reg[7] (\ll_tx_cred_ii.tx_credit_reg [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$clkbufmap.cc:265:execute$4661  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$clk_wr ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.clk_wr )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.clk_wr  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4776 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.clk_wr ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$clk_wr )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.end_of_txcred_coal  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4777 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.end_of_txcred_coal ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$end_of_txcred_coal )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.init_i_credit  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4778 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.init_i_credit [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$init_i_credit [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.init_i_credit_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4779 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.init_i_credit [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$init_i_credit [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.init_i_credit_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4780 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.init_i_credit [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$init_i_credit [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.init_i_credit_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4781 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.init_i_credit [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$init_i_credit [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.init_i_credit_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4782 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.init_i_credit [4]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$init_i_credit [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.init_i_credit_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4783 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.init_i_credit [5]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$init_i_credit [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.init_i_credit_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4784 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.init_i_credit [6]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$init_i_credit [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.init_i_credit_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4785 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.init_i_credit [7]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$init_i_credit [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.rst_wr_n  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4786 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.rst_wr_n ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$rst_wr_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.rx_i_credit  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4787 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.rx_i_credit [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$rx_i_credit [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.rx_i_credit_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4788 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.rx_i_credit [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$rx_i_credit [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.rx_i_credit_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4789 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.rx_i_credit [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$rx_i_credit [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.rx_i_credit_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4790 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.rx_i_credit [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$rx_i_credit [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.rx_online  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4791 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.rx_online ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$rx_online )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_data  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.syncfifo_ii.memory[0] [0]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_data [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_data_1  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.syncfifo_ii.memory[0] [1]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_data [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_data_2  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.syncfifo_ii.memory[0] [2]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_data [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_data_3  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.syncfifo_ii.memory[0] [3]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_data [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_data_4  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.syncfifo_ii.memory[0] [4]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_data [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_data_5  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.syncfifo_ii.memory[0] [5]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_data [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_data_6  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.syncfifo_ii.memory[0] [6]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_data [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_data_7  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.syncfifo_ii.memory[0] [7]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_data [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.txfifo_i_has_data ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_1  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4792 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_10  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4793 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_11  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4794 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_12  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4795 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_13  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4796 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_14  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4797 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_15  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4798 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_16  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4799 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_17  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4800 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_18  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$rx_online ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_19  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$tx_i_debug_status [19]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_2  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4801 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_20  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4802 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_21  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4803 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_22  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4804 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_23  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4805 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_24  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.tx_credit_reg [0]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_25  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.tx_credit_reg [1]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_26  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.tx_credit_reg [2]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_27  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.tx_credit_reg [3]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_28  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.tx_credit_reg [4]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_29  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.tx_credit_reg [5]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_3  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4806 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_30  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.tx_credit_reg [6]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_31  (
    .I(\$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.tx_credit_reg [7]),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_4  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4807 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_5  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4808 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_6  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4809 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_7  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4810 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_8  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4811 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_debug_status_9  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4812 ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_pop_ovrd  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4813 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_pop_ovrd ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$tx_i_pop_ovrd )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_i_pushbit  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$tx_i_pushbit ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.tx_i_pushbit )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.tx_online  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4814 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.tx_online ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$tx_i_debug_status [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.txfifo_i_data  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4815 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.txfifo_i_data [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$txfifo_i_data [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.txfifo_i_data_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4816 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.txfifo_i_data [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$txfifo_i_data [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.txfifo_i_data_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4817 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.txfifo_i_data [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$txfifo_i_data [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.txfifo_i_data_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4818 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.txfifo_i_data [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$txfifo_i_data [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.txfifo_i_data_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4819 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.txfifo_i_data [4]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$txfifo_i_data [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.txfifo_i_data_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4820 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.txfifo_i_data [5]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$txfifo_i_data [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.txfifo_i_data_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4821 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.txfifo_i_data [6]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$txfifo_i_data [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.txfifo_i_data_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4822 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.txfifo_i_data [7]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$txfifo_i_data [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.user_i_ready  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$user_i_ready ),
    .O(\$auto$rs_design_edit.cc:850:execute$4829.user_i_ready )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$ll_transmit.user_i_valid  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4823 ),
    .I(\$auto$rs_design_edit.cc:850:execute$4829.user_i_valid ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$user_i_valid )
  );
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4823  = \$auto$rs_design_edit.cc:572:execute$4823 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4822  = \$auto$rs_design_edit.cc:572:execute$4822 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4821  = \$auto$rs_design_edit.cc:572:execute$4821 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4820  = \$auto$rs_design_edit.cc:572:execute$4820 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4819  = \$auto$rs_design_edit.cc:572:execute$4819 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4818  = \$auto$rs_design_edit.cc:572:execute$4818 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4817  = \$auto$rs_design_edit.cc:572:execute$4817 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4816  = \$auto$rs_design_edit.cc:572:execute$4816 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4815  = \$auto$rs_design_edit.cc:572:execute$4815 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4814  = \$auto$rs_design_edit.cc:572:execute$4814 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4813  = \$auto$rs_design_edit.cc:572:execute$4813 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4812  = \$auto$rs_design_edit.cc:572:execute$4812 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4811  = \$auto$rs_design_edit.cc:572:execute$4811 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4810  = \$auto$rs_design_edit.cc:572:execute$4810 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4809  = \$auto$rs_design_edit.cc:572:execute$4809 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4808  = \$auto$rs_design_edit.cc:572:execute$4808 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4807  = \$auto$rs_design_edit.cc:572:execute$4807 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4806  = \$auto$rs_design_edit.cc:572:execute$4806 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4805  = \$auto$rs_design_edit.cc:572:execute$4805 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4804  = \$auto$rs_design_edit.cc:572:execute$4804 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4803  = \$auto$rs_design_edit.cc:572:execute$4803 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4802  = \$auto$rs_design_edit.cc:572:execute$4802 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4801  = \$auto$rs_design_edit.cc:572:execute$4801 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4800  = \$auto$rs_design_edit.cc:572:execute$4800 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4799  = \$auto$rs_design_edit.cc:572:execute$4799 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4798  = \$auto$rs_design_edit.cc:572:execute$4798 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4797  = \$auto$rs_design_edit.cc:572:execute$4797 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4796  = \$auto$rs_design_edit.cc:572:execute$4796 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4795  = \$auto$rs_design_edit.cc:572:execute$4795 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4794  = \$auto$rs_design_edit.cc:572:execute$4794 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4793  = \$auto$rs_design_edit.cc:572:execute$4793 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4792  = \$auto$rs_design_edit.cc:572:execute$4792 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4791  = \$auto$rs_design_edit.cc:572:execute$4791 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4790  = \$auto$rs_design_edit.cc:572:execute$4790 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4789  = \$auto$rs_design_edit.cc:572:execute$4789 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4788  = \$auto$rs_design_edit.cc:572:execute$4788 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4787  = \$auto$rs_design_edit.cc:572:execute$4787 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4786  = \$auto$rs_design_edit.cc:572:execute$4786 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4785  = \$auto$rs_design_edit.cc:572:execute$4785 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4784  = \$auto$rs_design_edit.cc:572:execute$4784 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4783  = \$auto$rs_design_edit.cc:572:execute$4783 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4782  = \$auto$rs_design_edit.cc:572:execute$4782 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4781  = \$auto$rs_design_edit.cc:572:execute$4781 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4780  = \$auto$rs_design_edit.cc:572:execute$4780 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4779  = \$auto$rs_design_edit.cc:572:execute$4779 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4778  = \$auto$rs_design_edit.cc:572:execute$4778 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4777  = \$auto$rs_design_edit.cc:572:execute$4777 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$auto$rs_design_edit.cc:572:execute$4776  = \$auto$rs_design_edit.cc:572:execute$4776 ;
  assign \$iopadmap$end_of_txcred_coal  = \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$end_of_txcred_coal ;
  assign \$iopadmap$init_i_credit  = \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$init_i_credit ;
  assign \$iopadmap$rst_wr_n  = \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$rst_wr_n ;
  assign \$iopadmap$rx_i_credit  = \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$rx_i_credit ;
  assign \$iopadmap$tx_i_debug_status  = \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$tx_i_debug_status ;
  assign \$iopadmap$tx_i_pop_ovrd  = \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$tx_i_pop_ovrd ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$tx_i_pushbit  = \$iopadmap$tx_i_pushbit ;
  assign \$iopadmap$txfifo_i_data  = \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$txfifo_i_data ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$user_i_ready  = \$iopadmap$user_i_ready ;
  assign \$iopadmap$user_i_valid  = \$flatten$auto$rs_design_edit.cc:850:execute$4829.$iopadmap$user_i_valid ;
  assign \$auto$rs_design_edit.cc:850:execute$4829.clk_wr  = clk_wr;
  assign \$auto$rs_design_edit.cc:850:execute$4829.end_of_txcred_coal  = end_of_txcred_coal;
  assign \$auto$rs_design_edit.cc:850:execute$4829.init_i_credit  = init_i_credit;
  assign \ll_tx_cred_ii.clk_wr  = \$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.clk_wr ;
  assign \$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.tx_credit_reg  = \ll_tx_cred_ii.tx_credit_reg ;
  assign \$auto$rs_design_edit.cc:850:execute$4829.ll_tx_cred_ii.txfifo_i_has_data  = \ll_tx_cred_ii.txfifo_i_has_data ;
  assign \$auto$rs_design_edit.cc:850:execute$4829.rst_wr_n  = rst_wr_n;
  assign \$auto$rs_design_edit.cc:850:execute$4829.rx_i_credit  = rx_i_credit;
  assign \$auto$rs_design_edit.cc:850:execute$4829.rx_online  = rx_online;
  assign \$auto$rs_design_edit.cc:850:execute$4829.syncfifo_ii.memory[0]  = \syncfifo_ii.memory[0] ;
  assign tx_i_data = \$auto$rs_design_edit.cc:850:execute$4829.tx_i_data ;
  assign tx_i_debug_status = \$auto$rs_design_edit.cc:850:execute$4829.tx_i_debug_status ;
  assign \$auto$rs_design_edit.cc:850:execute$4829.tx_i_pop_ovrd  = tx_i_pop_ovrd;
  assign tx_i_pushbit = \$auto$rs_design_edit.cc:850:execute$4829.tx_i_pushbit ;
  assign \$auto$rs_design_edit.cc:850:execute$4829.tx_online  = tx_online;
  assign \$auto$rs_design_edit.cc:850:execute$4829.txfifo_i_data  = txfifo_i_data;
  assign user_i_ready = \$auto$rs_design_edit.cc:850:execute$4829.user_i_ready ;
  assign \$auto$rs_design_edit.cc:850:execute$4829.user_i_valid  = user_i_valid;
endmodule
