NDSummary.OnToolTipsLoaded("File:FPHUB_divider.sv",{15:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">Floating-point SRT divider for HUB format.</div></div>",16:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype16\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection SystemVerilogStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"2\" data-NarrowColumnCount=\"1\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/2\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">module</span> FPHUB_divider #(</div><div class=\"PParameterCells Nested\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\" data-WideColumnCount=\"7\" data-NarrowColumnCount=\"6\"><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/2\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"1/2/2/3\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"1/3/2/4\" style=\"grid-area:1/3/2/4\">M</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"1/4/2/5\" style=\"grid-area:1/4/2/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"1/5/2/6\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">23</span>,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"2/1/3/2\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:2/1/3/2\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:2/3/3/4\">E</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"2/5/3/6\" style=\"grid-area:2/5/3/6\"><span class=\"SHNumber\">8</span>,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"3/1/4/2\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:3/1/4/2\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:3/2/4/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:3/3/4/4\">N</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:3/4/4/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"3/5/4/6\" data-NarrowGridArea=\"3/5/4/6\" style=\"grid-area:3/5/4/6\"><span class=\"SHNumber\">25</span>,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"4/1/5/2\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:4/1/5/2\"><span class=\"SHKeyword\">localparam</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"4/2/5/3\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:4/2/5/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"4/3/5/4\" data-NarrowGridArea=\"4/3/5/4\" style=\"grid-area:4/3/5/4\">T</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"4/4/5/5\" data-NarrowGridArea=\"4/4/5/5\" style=\"grid-area:4/4/5/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"4/5/5/6\" data-NarrowGridArea=\"4/5/5/6\" style=\"grid-area:4/5/5/6\">M+E,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"5/1/6/2\" data-NarrowGridArea=\"5/1/6/2\" style=\"grid-area:5/1/6/2\"><span class=\"SHKeyword\">localparam</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"5/2/6/3\" data-NarrowGridArea=\"5/2/6/3\" style=\"grid-area:5/2/6/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"5/3/6/4\" data-NarrowGridArea=\"5/3/6/4\" style=\"grid-area:5/3/6/4\">EXP_BIAS</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"5/4/6/5\" data-NarrowGridArea=\"5/4/6/5\" style=\"grid-area:5/4/6/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"5/5/6/6\" data-NarrowGridArea=\"5/5/6/6\" style=\"grid-area:5/5/6/6\"><span class=\"SHNumber\">1</span> &lt;&lt; (E - <span class=\"SHNumber\">1</span>),</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"6/1/7/2\" data-NarrowGridArea=\"6/1/7/2\" style=\"grid-area:6/1/7/2\"><span class=\"SHKeyword\">localparam</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"6/2/7/3\" data-NarrowGridArea=\"6/2/7/3\" style=\"grid-area:6/2/7/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"6/3/7/4\" data-NarrowGridArea=\"6/3/7/4\" style=\"grid-area:6/3/7/4\">EXP_BIAS_LOW</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"6/4/7/5\" data-NarrowGridArea=\"6/4/7/5\" style=\"grid-area:6/4/7/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"6/5/7/6\" data-NarrowGridArea=\"6/5/7/6\" style=\"grid-area:6/5/7/6\">EXP_BIAS -<span class=\"SHNumber\">1</span>,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"7/1/8/2\" data-NarrowGridArea=\"7/1/8/2\" style=\"grid-area:7/1/8/2\"><span class=\"SHKeyword\">localparam</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"7/2/8/3\" data-NarrowGridArea=\"7/2/8/3\" style=\"grid-area:7/2/8/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"7/3/8/4\" data-NarrowGridArea=\"7/3/8/4\" style=\"grid-area:7/3/8/4\">special_case</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"7/4/8/5\" data-NarrowGridArea=\"7/4/8/5\" style=\"grid-area:7/4/8/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"7/5/8/6\" data-NarrowGridArea=\"7/5/8/6\" style=\"grid-area:7/5/8/6\"><span class=\"SHNumber\">7</span>,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"8/1/9/2\" data-NarrowGridArea=\"8/1/9/2\" style=\"grid-area:8/1/9/2\"><span class=\"SHKeyword\">localparam</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"8/2/9/3\" data-NarrowGridArea=\"8/2/9/3\" style=\"grid-area:8/2/9/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"8/3/9/4\" data-NarrowGridArea=\"8/3/9/4\" style=\"grid-area:8/3/9/4\">sign_mantissa_bit</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"8/4/9/5\" data-NarrowGridArea=\"8/4/9/5\" style=\"grid-area:8/4/9/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"8/5/9/6\" data-NarrowGridArea=\"8/5/9/6\" style=\"grid-area:8/5/9/6\"><span class=\"SHNumber\">1</span>,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"9/1/10/2\" data-NarrowGridArea=\"9/1/10/2\" style=\"grid-area:9/1/10/2\"><span class=\"SHKeyword\">localparam</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"9/2/10/3\" data-NarrowGridArea=\"9/2/10/3\" style=\"grid-area:9/2/10/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"9/3/10/4\" data-NarrowGridArea=\"9/3/10/4\" style=\"grid-area:9/3/10/4\">one_implicit_bit</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"9/4/10/5\" data-NarrowGridArea=\"9/4/10/5\" style=\"grid-area:9/4/10/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"9/5/10/6\" data-NarrowGridArea=\"9/5/10/6\" style=\"grid-area:9/5/10/6\"><span class=\"SHNumber\">1</span>,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"10/1/11/2\" data-NarrowGridArea=\"10/1/11/2\" style=\"grid-area:10/1/11/2\"><span class=\"SHKeyword\">localparam</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"10/2/11/3\" data-NarrowGridArea=\"10/2/11/3\" style=\"grid-area:10/2/11/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"10/3/11/4\" data-NarrowGridArea=\"10/3/11/4\" style=\"grid-area:10/3/11/4\">ilsb_bit</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"10/4/11/5\" data-NarrowGridArea=\"10/4/11/5\" style=\"grid-area:10/4/11/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"10/5/11/6\" data-NarrowGridArea=\"10/5/11/6\" style=\"grid-area:10/5/11/6\"><span class=\"SHNumber\">1</span>,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"11/1/12/2\" data-NarrowGridArea=\"11/1/12/2\" style=\"grid-area:11/1/12/2\"><span class=\"SHKeyword\">localparam</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"11/2/12/3\" data-NarrowGridArea=\"11/2/12/3\" style=\"grid-area:11/2/12/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"11/3/12/4\" data-NarrowGridArea=\"11/3/12/4\" style=\"grid-area:11/3/12/4\">extra_int_bit</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"11/4/12/5\" data-NarrowGridArea=\"11/4/12/5\" style=\"grid-area:11/4/12/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"11/5/12/6\" data-NarrowGridArea=\"11/5/12/6\" style=\"grid-area:11/5/12/6\"><span class=\"SHNumber\">1</span>,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"12/1/13/2\" data-NarrowGridArea=\"12/1/13/2\" style=\"grid-area:12/1/13/2\"><span class=\"SHKeyword\">localparam</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"12/2/13/3\" data-NarrowGridArea=\"12/2/13/3\" style=\"grid-area:12/2/13/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"12/3/13/4\" data-NarrowGridArea=\"12/3/13/4\" style=\"grid-area:12/3/13/4\">extra_bit_x_gt_d</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"12/4/13/5\" data-NarrowGridArea=\"12/4/13/5\" style=\"grid-area:12/4/13/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"12/5/13/6\" data-NarrowGridArea=\"12/5/13/6\" style=\"grid-area:12/5/13/6\"><span class=\"SHNumber\">1</span>,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"13/1/14/2\" data-NarrowGridArea=\"13/1/14/2\" style=\"grid-area:13/1/14/2\"><span class=\"SHKeyword\">localparam</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"13/2/14/3\" data-NarrowGridArea=\"13/2/14/3\" style=\"grid-area:13/2/14/3\"><span class=\"SHKeyword\">int</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"13/3/14/4\" data-NarrowGridArea=\"13/3/14/4\" style=\"grid-area:13/3/14/4\">extra_bits_mantissa</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"13/4/14/5\" data-NarrowGridArea=\"13/4/14/5\" style=\"grid-area:13/4/14/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"13/5/14/6\" data-NarrowGridArea=\"13/5/14/6\" style=\"grid-area:13/5/14/6\">sign_mantissa_bit + one_implicit_bit + ilsb_bit + extra_int_bit + extra_bit_x_gt_d</div><div class=\"PAfterParameters\" data-WideGridArea=\"13/6/14/7\" data-NarrowGridArea=\"14/1/15/7\" style=\"grid-area:13/6/14/7\">)</div></div><div class=\"PBeforeParameters RightAlignOnWide FitIntoLeftIndentOnNarrow RightAlignOnNarrow\" data-WideGridArea=\"2/1/3/2\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/1/3/2\">(</div><div class=\"PParameterCells Nested\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/2\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"1/2/2/3\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">logic</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"1/4/2/5\" style=\"grid-area:1/4/2/5\">clk,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"2/1/3/2\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:2/1/3/2\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">logic</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:2/4/3/5\">rst_l,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"3/1/4/2\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:3/1/4/2\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:3/2/4/3\"><span class=\"SHKeyword\">logic</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:3/4/4/5\">start,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"4/1/5/2\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:4/1/5/2\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"4/2/5/3\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:4/2/5/3\"><span class=\"SHKeyword\">logic</span></div><div class=\"PPackedDimensions\" data-WideGridArea=\"4/3/5/4\" data-NarrowGridArea=\"4/3/5/4\" style=\"grid-area:4/3/5/4\">&nbsp[T:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"4/4/5/5\" data-NarrowGridArea=\"4/4/5/5\" style=\"grid-area:4/4/5/5\">x,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"5/1/6/2\" data-NarrowGridArea=\"5/1/6/2\" style=\"grid-area:5/1/6/2\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"5/2/6/3\" data-NarrowGridArea=\"5/2/6/3\" style=\"grid-area:5/2/6/3\"><span class=\"SHKeyword\">logic</span></div><div class=\"PPackedDimensions\" data-WideGridArea=\"5/3/6/4\" data-NarrowGridArea=\"5/3/6/4\" style=\"grid-area:5/3/6/4\">&nbsp[T:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"5/4/6/5\" data-NarrowGridArea=\"5/4/6/5\" style=\"grid-area:5/4/6/5\">d,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"6/1/7/2\" data-NarrowGridArea=\"6/1/7/2\" style=\"grid-area:6/1/7/2\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"6/2/7/3\" data-NarrowGridArea=\"6/2/7/3\" style=\"grid-area:6/2/7/3\"><span class=\"SHKeyword\">logic</span></div><div class=\"PPackedDimensions\" data-WideGridArea=\"6/3/7/4\" data-NarrowGridArea=\"6/3/7/4\" style=\"grid-area:6/3/7/4\">&nbsp[T:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"6/4/7/5\" data-NarrowGridArea=\"6/4/7/5\" style=\"grid-area:6/4/7/5\">res,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"7/1/8/2\" data-NarrowGridArea=\"7/1/8/2\" style=\"grid-area:7/1/8/2\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"7/2/8/3\" data-NarrowGridArea=\"7/2/8/3\" style=\"grid-area:7/2/8/3\"><span class=\"SHKeyword\">logic</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"7/4/8/5\" data-NarrowGridArea=\"7/4/8/5\" style=\"grid-area:7/4/8/5\">finish,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"8/1/9/2\" data-NarrowGridArea=\"8/1/9/2\" style=\"grid-area:8/1/9/2\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"8/2/9/3\" data-NarrowGridArea=\"8/2/9/3\" style=\"grid-area:8/2/9/3\"><span class=\"SHKeyword\">logic</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"8/4/9/5\" data-NarrowGridArea=\"8/4/9/5\" style=\"grid-area:8/4/9/5\">computing,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"9/1/10/2\" data-NarrowGridArea=\"9/1/10/2\" style=\"grid-area:9/1/10/2\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PType\" data-WideGridArea=\"9/2/10/3\" data-NarrowGridArea=\"9/2/10/3\" style=\"grid-area:9/2/10/3\"><span class=\"SHKeyword\">logic</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"9/4/10/5\" data-NarrowGridArea=\"9/4/10/5\" style=\"grid-area:9/4/10/5\">special_case_detected</div><div class=\"PAfterParameters\" data-WideGridArea=\"9/5/10/6\" data-NarrowGridArea=\"10/1/11/6\" style=\"grid-area:9/5/10/6\">)</div></div></div></div></div><div class=\"TTSummary\">Implements a floating-point radix-2 SRT divider for HUB format</div></div>",17:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">Detects if either operand is a special floating-point value (e.g., ±0, ±1, ±inf).&nbsp; A special case detector module identifies the category for each operand.&nbsp; If a special case is detected, a dedicated result is computed using a separate module.&nbsp; This mechanism ensures correct handling of exceptions before further computation.</div></div>",19:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype19\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [T:<span class=\"SHNumber\">0</span>] special_result</div></div><div class=\"TTSummary\">Stores the result of the operation when a special case is detected.</div></div>",20:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype20\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"3\" data-NarrowColumnCount=\"2\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/3\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">logic</span> [$clog2(</div><div class=\"PName InFirstParameterColumn InLastParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">special_case</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"3/1/4/3\" style=\"grid-area:1/3/2/4\">)<span class=\"SHNumber\">-1</span>:<span class=\"SHNumber\">0</span>] x_special_case</div></div></div></div><div class=\"TTSummary\">Encodes the type of special case for operand x.</div></div>",21:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype21\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"3\" data-NarrowColumnCount=\"2\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/3\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">logic</span> [$clog2(</div><div class=\"PName InFirstParameterColumn InLastParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">special_case</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"3/1/4/3\" style=\"grid-area:1/3/2/4\">)<span class=\"SHNumber\">-1</span>:<span class=\"SHNumber\">0</span>] d_special_case</div></div></div></div><div class=\"TTSummary\">Encodes the type of special case for operand d.</div></div>",22:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype22\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> special_case_detected = start &amp;&amp; (</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">x_special_case |&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">d_special_case</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Flag indicating whether a special case has been detected.</div></div>",23:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype23\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> X_one</div></div><div class=\"TTSummary\">Flag indicating that the value of operand x is 1 or -1</div></div>",24:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">Creation and assignment of different intermediate signals to be used later during the algorithm.</div></div>",26:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype26\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> q [N+<span class=\"SHNumber\">1</span>]</div></div><div class=\"TTSummary\">Array containing the digits of the SRT quotient (-1,0,1).</div></div>",27:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype27\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">logic</span> [$clog2(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">N</div><div class=\"PSymbols\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">+</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\"><span class=\"SHNumber\">1</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)<span class=\"SHNumber\">-1</span>:<span class=\"SHNumber\">0</span>] iter_count</div></div></div></div><div class=\"TTSummary\">Counter for the number of iterations.</div></div>",28:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype28\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> x_sign, d_sign</div></div><div class=\"TTSummary\">Bits containing the sign of operands x and d.</div></div>",29:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype29\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span>[one_implicit_bit + M + ilsb_bit + extra_bit_x_gt_d:<span class=\"SHNumber\">0</span>] x_mantissa, d_mantissa</div></div><div class=\"TTSummary\">Mantissas of operands x and d.</div></div>",30:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype30\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span>[E-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] x_exponent, d_exponent</div></div><div class=\"TTSummary\">Exponents of operands x and d.</div></div>",31:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype31\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic signed</span> [M + extra_bits_mantissa:<span class=\"SHNumber\">0</span>] w_current, w_next, w_current_2</div></div><div class=\"TTSummary\">Variables containing the current remainder, the remainder of the next iteration of the algorithm, and the current remainder multiplied by 2.</div></div>",32:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype32\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic signed</span> [M + extra_bits_mantissa:<span class=\"SHNumber\">0</span>] d_signed</div></div><div class=\"TTSummary\">Field containing the HUB value of operand d. It has the same format as w_current, w_next, w_current_2</div></div>",33:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype33\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [N:<span class=\"SHNumber\">0</span>] posiv</div></div><div class=\"TTSummary\">Signal containing the positions in which que quotient q has a 1</div></div>",34:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype34\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [N:<span class=\"SHNumber\">0</span>] neg</div></div><div class=\"TTSummary\">Signal containing the positions in which que quotient q has a -1</div></div>",35:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">Once the value has been computed, it must be formatted back to floating-point</div></div>",37:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype37\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [T:<span class=\"SHNumber\">0</span>] quotient</div></div><div class=\"TTSummary\">quotient obtained from the SRT algorithm</div></div>",38:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype38\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [T:<span class=\"SHNumber\">0</span>] restored_quotient</div></div><div class=\"TTSummary\">final quotient of the operation. It is obtained by multiplying by 2 the original quotient.</div></div>",39:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype39\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> res_sign</div></div><div class=\"TTSummary\">Sign of the computed value</div></div>",40:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype40\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [E-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] res_exponent</div></div><div class=\"TTSummary\">Exponent of the computed value</div></div>",41:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype41\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic signed</span> [E+<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] exponent_bound</div></div><div class=\"TTSummary\">Used to determine if the resulting exponent is out of bounds</div></div>",42:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype42\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [M-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] res_mantissa</div></div><div class=\"TTSummary\">Mantissa of the computed value</div></div>",43:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype43\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> leading_zeros</div></div><div class=\"TTSummary\">Number of leading zeros in the absolute value of the restored quotient</div></div>",44:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype44\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">logic</span> [T:<span class=\"SHNumber\">0</span>] normalized</div></div><div class=\"TTSummary\">Normalized value of the restored quotient, used to obtain the res_mantissa</div></div>"});