Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Thu Mar 30 12:01:41 2023
| Host              : cad105.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx
| Design            : design_1_wrapper
| Device            : xczu19eg-ffvb1517
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.385    -3387.402                  25383               445389        0.004        0.000                      0               445305        0.167        0.000                       0                147261  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_pl_0                           {0.000 10.000}       20.000          50.000          
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 1.667}        3.333           300.000         
  clk_out2_design_1_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
mdio1_mdc_clock                    {0.000 240.002}      480.004         2.083           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                19.012        0.000                      0                   42        0.048        0.000                      0                   42        9.468        0.000                       0                    28  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    4.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.120        0.000                      0                39470        0.008        0.000                      0                39470        0.167        0.000                       0                 13172  
  clk_out2_design_1_clk_wiz_0_0         -0.385    -3387.402                  25383               275307        0.004        0.000                      0               275307        1.958        0.000                       0                134059  
mdio1_mdc_clock                                                                                                                                                                     40.002        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        3.993        0.000                      0                   42                                                                        
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        2.483        0.000                      0                   42                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        0.007        0.000                      0               130486        0.050        0.000                      0               130486  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       19.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.012ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.231ns (28.483%)  route 0.580ns (71.517%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 22.034 - 20.000 ) 
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 1.140ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.032ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          2.079     2.326    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y3          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.405 f  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.254     2.659    design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt[1]
    SLICE_X83Y3          LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     2.811 r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec0/O
                         net (fo=2, routed)           0.326     3.137    design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec0__0
    SLICE_X83Y0          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    20.173    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.198 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.836    22.034    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y0          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.251    22.285    
                         clock uncertainty           -0.161    22.124    
    SLICE_X83Y0          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    22.149    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         22.149    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                 19.012    

Slack (MET) :             19.057ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.231ns (30.157%)  route 0.535ns (69.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 22.034 - 20.000 ) 
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 1.140ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.032ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          2.079     2.326    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y3          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.405 f  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.254     2.659    design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt[1]
    SLICE_X83Y3          LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     2.811 r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec0/O
                         net (fo=2, routed)           0.281     3.092    design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec0__0
    SLICE_X83Y1          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    20.173    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.198 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.836    22.034    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y1          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[1]/C
                         clock pessimism              0.251    22.285    
                         clock uncertainty           -0.161    22.124    
    SLICE_X83Y1          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    22.149    design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         22.149    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 19.057    

Slack (MET) :             19.094ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.525ns (82.288%)  route 0.113ns (17.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 22.025 - 20.000 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 1.140ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.827ns (routing 1.032ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          2.111     2.358    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X83Y2          SRL16E                                       r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          SRL16E (Prop_H6LUT_SLICEM_CLK_Q)
                                                      0.392     2.750 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.098     2.848    design_1_i/proc_sys_reset_1/U0/EXT_LPF/Q
    SLICE_X82Y2          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.981 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_i_1/O
                         net (fo=1, routed)           0.015     2.996    design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0
    SLICE_X82Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    20.173    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.198 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.827    22.025    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X82Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.201    22.226    
                         clock uncertainty           -0.161    22.065    
    SLICE_X82Y2          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    22.090    design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         22.090    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 19.094    

Slack (MET) :             19.297ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.204ns (37.638%)  route 0.338ns (62.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 1.140ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.032ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          2.079     2.326    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y3          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.405 r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.285     2.690    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X83Y3          LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.815 r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.053     2.868    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    20.173    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.198 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.842    22.040    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.262    22.302    
                         clock uncertainty           -0.161    22.140    
    SLICE_X83Y3          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    22.165    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         22.165    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                 19.297    

Slack (MET) :             19.306ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.221ns (41.463%)  route 0.312ns (58.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 1.140ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.032ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          2.079     2.326    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y3          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.404 r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.286     2.690    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X83Y3          LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     2.833 r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.026     2.859    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    20.173    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.198 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.842    22.040    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.262    22.302    
                         clock uncertainty           -0.161    22.140    
    SLICE_X83Y3          FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    22.165    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         22.165    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                 19.306    

Slack (MET) :             19.321ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.077ns (18.290%)  route 0.344ns (81.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.140ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.032ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          2.080     2.327    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y2          FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.404 r  design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/Q
                         net (fo=6, routed)           0.344     2.748    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/E[0]
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    20.173    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.198 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.842    22.040    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.251    22.291    
                         clock uncertainty           -0.161    22.130    
    SLICE_X83Y3          FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    22.069    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         22.069    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                 19.321    

Slack (MET) :             19.322ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.077ns (18.290%)  route 0.344ns (81.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.140ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.032ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          2.080     2.327    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y2          FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.404 r  design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/Q
                         net (fo=6, routed)           0.344     2.748    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/E[0]
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    20.173    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.198 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.842    22.040    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.251    22.291    
                         clock uncertainty           -0.161    22.130    
    SLICE_X83Y3          FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    22.070    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         22.070    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                 19.322    

Slack (MET) :             19.322ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.077ns (18.290%)  route 0.344ns (81.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.140ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.032ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          2.080     2.327    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y2          FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.404 r  design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/Q
                         net (fo=6, routed)           0.344     2.748    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/E[0]
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    20.173    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.198 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.842    22.040    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.251    22.291    
                         clock uncertainty           -0.161    22.130    
    SLICE_X83Y3          FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    22.070    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         22.070    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                 19.322    

Slack (MET) :             19.322ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.077ns (18.290%)  route 0.344ns (81.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 22.040 - 20.000 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.140ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.032ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          2.080     2.327    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y2          FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.404 r  design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en_reg/Q
                         net (fo=6, routed)           0.344     2.748    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/E[0]
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    20.173    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.198 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.842    22.040    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.251    22.291    
                         clock uncertainty           -0.161    22.130    
    SLICE_X83Y3          FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060    22.070    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         22.070    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                 19.322    

Slack (MET) :             19.357ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.225ns (48.387%)  route 0.240ns (51.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 22.034 - 20.000 ) 
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.140ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.032ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          2.080     2.327    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y3          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.404 r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.173     2.577    design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt[3]
    SLICE_X83Y1          LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.725 r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.067     2.792    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X83Y1          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    20.173    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.198 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.836    22.034    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y1          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.251    22.285    
                         clock uncertainty           -0.161    22.124    
    SLICE_X83Y1          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    22.149    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         22.149    
                         arrival time                          -2.792    
  -------------------------------------------------------------------
                         slack                                 19.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.072ns (71.287%)  route 0.029ns (28.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.127ns (routing 0.618ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.692ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.127     1.299    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X80Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y2          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.338 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.023     1.361    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_lpf[0]
    SLICE_X80Y2          LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.033     1.394 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.006     1.400    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X80Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.278     1.492    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X80Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.187     1.305    
    SLICE_X80Y2          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.352    design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.139ns (routing 0.618ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.292ns (routing 0.692ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.139     1.311    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.350 r  design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv/Q
                         net (fo=3, routed)           0.029     1.379    design_1_i/proc_sys_reset_1/U0/SEQ/MB_out
    SLICE_X83Y2          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.393 r  design_1_i/proc_sys_reset_1/U0/SEQ/Core_inv_i_1/O
                         net (fo=1, routed)           0.026     1.419    design_1_i/proc_sys_reset_1/U0/SEQ/Core_inv_i_1_n_0
    SLICE_X83Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.292     1.506    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv/C
                         clock pessimism             -0.189     1.317    
    SLICE_X83Y2          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.363    design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.061ns (55.454%)  route 0.049ns (44.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.139ns (routing 0.618ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.292ns (routing 0.692ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.139     1.311    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y3          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.349 r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.031     1.380    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X83Y3          LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.023     1.403 r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.018     1.421    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.292     1.506    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X83Y3          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.189     1.317    
    SLICE_X83Y3          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.363    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.060ns (45.113%)  route 0.073ns (54.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.134ns (routing 0.618ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.692ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.134     1.306    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y1          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y1          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.343 r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.052     1.395    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X83Y0          LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     1.418 r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.021     1.439    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X83Y0          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.287     1.501    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y0          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.175     1.326    
    SLICE_X83Y0          FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.372    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/bsr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.059ns (37.580%)  route 0.098ns (62.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.134ns (routing 0.618ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.692ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.134     1.306    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y1          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y1          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.345 f  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[2]/Q
                         net (fo=1, routed)           0.092     1.437    design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg_n_0_[2]
    SLICE_X82Y1          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     1.457 r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_i_1/O
                         net (fo=1, routed)           0.006     1.463    design_1_i/proc_sys_reset_1/U0/SEQ/bsr_i_1_n_0
    SLICE_X82Y1          FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.278     1.492    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X82Y1          FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_reg/C
                         clock pessimism             -0.145     1.347    
    SLICE_X82Y1          FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.394    design_1_i/proc_sys_reset_1/U0/SEQ/bsr_reg
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.127ns (routing 0.618ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.692ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.127     1.299    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X80Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y2          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.338 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.085     1.423    design_1_i/proc_sys_reset_1/U0/EXT_LPF/p_2_in3_in
    SLICE_X80Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.278     1.492    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X80Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism             -0.187     1.305    
    SLICE_X80Y2          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.351    design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.127ns (routing 0.618ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.692ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.127     1.299    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X80Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y2          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.338 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.088     1.426    design_1_i/proc_sys_reset_1/U0/EXT_LPF/p_1_in4_in
    SLICE_X80Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.278     1.492    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X80Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.187     1.305    
    SLICE_X80Y2          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.351    design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.127ns (routing 0.618ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.692ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.127     1.299    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X80Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y2          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.339 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.090     1.429    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X80Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.278     1.492    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X80Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.187     1.305    
    SLICE_X80Y2          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.352    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.078ns (55.714%)  route 0.062ns (44.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.139ns (routing 0.618ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.692ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.139     1.311    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y2          FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.352 r  design_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/Q
                         net (fo=3, routed)           0.053     1.405    design_1_i/proc_sys_reset_1/U0/SEQ/from_sys
    SLICE_X83Y1          LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.037     1.442 r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec[0]_i_1/O
                         net (fo=1, routed)           0.009     1.451    design_1_i/proc_sys_reset_1/U0/SEQ/p_5_out[0]
    SLICE_X83Y1          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.287     1.501    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X83Y1          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[0]/C
                         clock pessimism             -0.175     1.326    
    SLICE_X83Y1          FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.373    design_1_i/proc_sys_reset_1/U0/SEQ/bsr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.127ns (routing 0.618ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.692ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.127     1.299    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X80Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y2          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.338 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.094     1.432    design_1_i/proc_sys_reset_1/U0/EXT_LPF/p_3_in6_in
    SLICE_X80Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y0 (CLOCK_ROOT)    net (fo=29, routed)          1.278     1.492    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X80Y2          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.187     1.305    
    SLICE_X80Y2          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.351    design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         20.000      18.936     SLICE_X83Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C      n/a            0.550         20.000      19.450     SLICE_X82Y0  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            0.550         20.000      19.450     SLICE_X80Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            0.550         20.000      19.450     SLICE_X80Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            0.550         20.000      19.450     SLICE_X80Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            0.550         20.000      19.450     SLICE_X80Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C      n/a            0.550         20.000      19.450     SLICE_X80Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.550         20.000      19.450     SLICE_X80Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.550         20.000      19.450     SLICE_X80Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.550         20.000      19.450     SLICE_X80Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         10.000      9.468      SLICE_X83Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         10.000      9.468      SLICE_X83Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X83Y3  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X83Y3  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X83Y2  design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X83Y2  design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg_inv/C
Low Pulse Width   Slow    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X83Y3  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X83Y3  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X83Y3  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X83Y3  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         10.000      9.468      SLICE_X83Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         10.000      9.468      SLICE_X83Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X82Y0  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X82Y0  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X80Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X80Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X80Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X80Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X80Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         10.000      9.725      SLICE_X80Y2  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.230ns (7.742%)  route 2.741ns (92.258%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 6.722 - 3.333 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.171ns (routing 0.171ns, distribution 1.000ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.155ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.171     3.115    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X39Y17         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.195 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=98, routed)          2.682     5.877    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRG0
    SLICE_X42Y25         RAMD32 (Prop_G6LUT_SLICEM_RADR0_O)
                                                      0.150     6.027 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG_D1/O
                         net (fo=1, routed)           0.059     6.086    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[139]
    SLICE_X42Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     4.943    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.573 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.787    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.811 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.911     6.722    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X42Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[139]/C
                         clock pessimism             -0.473     6.249    
                         clock uncertainty           -0.068     6.181    
    SLICE_X42Y25         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.206    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[139]
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.228ns (7.677%)  route 2.742ns (92.323%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 6.722 - 3.333 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.171ns (routing 0.171ns, distribution 1.000ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.155ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.171     3.115    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X39Y17         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.195 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=98, routed)          2.675     5.870    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRF0
    SLICE_X42Y25         RAMD32 (Prop_F6LUT_SLICEM_RADR0_O)
                                                      0.148     6.018 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMF_D1/O
                         net (fo=1, routed)           0.067     6.085    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[137]
    SLICE_X42Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     4.943    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.573 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.787    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.811 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.911     6.722    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X42Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[137]/C
                         clock pessimism             -0.473     6.249    
                         clock uncertainty           -0.068     6.181    
    SLICE_X42Y25         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.206    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[137]
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.246ns (8.325%)  route 2.709ns (91.675%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 6.722 - 3.333 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.171ns (routing 0.171ns, distribution 1.000ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.155ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.171     3.115    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X39Y17         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.195 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=98, routed)          2.675     5.870    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRF0
    SLICE_X42Y25         RAMD32 (Prop_F5LUT_SLICEM_RADR0_O)
                                                      0.166     6.036 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMF/O
                         net (fo=1, routed)           0.034     6.070    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[136]
    SLICE_X42Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     4.943    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.573 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.787    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.811 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.911     6.722    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X42Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[136]/C
                         clock pessimism             -0.473     6.249    
                         clock uncertainty           -0.068     6.181    
    SLICE_X42Y25         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     6.206    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[136]
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.243ns (8.243%)  route 2.705ns (91.757%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 6.722 - 3.333 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.171ns (routing 0.171ns, distribution 1.000ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.155ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.171     3.115    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X39Y17         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.195 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=98, routed)          2.682     5.877    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRG0
    SLICE_X42Y25         RAMD32 (Prop_G5LUT_SLICEM_RADR0_O)
                                                      0.163     6.040 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG/O
                         net (fo=1, routed)           0.023     6.063    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[138]
    SLICE_X42Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     4.943    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.573 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.787    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.811 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.911     6.722    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X42Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[138]/C
                         clock pessimism             -0.473     6.249    
                         clock uncertainty           -0.068     6.181    
    SLICE_X42Y25         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     6.206    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[138]
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/read_offset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.180ns (5.946%)  route 2.847ns (94.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 6.724 - 3.333 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.059ns (routing 0.171ns, distribution 0.888ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.155ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.059     3.003    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/aclk
    SLICE_X44Y24         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.084 f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset_reg/Q
                         net (fo=176, routed)         2.798     5.882    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/areset
    SLICE_X45Y28         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     5.981 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset[1]_i_1/O
                         net (fo=1, routed)           0.049     6.030    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo_n_44
    SLICE_X45Y28         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/read_offset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     4.943    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.573 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.787    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.811 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.913     6.724    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X45Y28         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/read_offset_reg[1]/C
                         clock pessimism             -0.476     6.249    
                         clock uncertainty           -0.068     6.180    
    SLICE_X45Y28         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.205    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/read_offset_reg[1]
  -------------------------------------------------------------------
                         required time                          6.205    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/read_offset_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.177ns (5.859%)  route 2.844ns (94.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 6.724 - 3.333 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.059ns (routing 0.171ns, distribution 0.888ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.155ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.059     3.003    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/aclk
    SLICE_X44Y24         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.084 f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset_reg/Q
                         net (fo=176, routed)         2.794     5.878    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/areset
    SLICE_X45Y28         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     5.974 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset[2]_i_1/O
                         net (fo=1, routed)           0.050     6.024    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo_n_43
    SLICE_X45Y28         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/read_offset_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     4.943    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.573 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.787    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.811 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.913     6.724    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X45Y28         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/read_offset_reg[2]/C
                         clock pessimism             -0.476     6.249    
                         clock uncertainty           -0.068     6.180    
    SLICE_X45Y28         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.205    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/read_offset_reg[2]
  -------------------------------------------------------------------
                         required time                          6.205    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.228ns (7.947%)  route 2.641ns (92.053%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 6.731 - 3.333 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.171ns (routing 0.171ns, distribution 1.000ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.155ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.171     3.115    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X39Y17         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.195 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=98, routed)          2.574     5.769    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRF0
    SLICE_X42Y17         RAMD32 (Prop_F6LUT_SLICEM_RADR0_O)
                                                      0.148     5.917 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.067     5.984    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[11]
    SLICE_X42Y17         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     4.943    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.573 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.787    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.811 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.920     6.731    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X42Y17         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/C
                         clock pessimism             -0.473     6.258    
                         clock uncertainty           -0.068     6.190    
    SLICE_X42Y17         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.215    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.215    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.630ns (22.098%)  route 2.221ns (77.902%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 6.713 - 3.333 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.168ns (routing 0.171ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.155ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.168     3.112    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aclk
    SLICE_X35Y45         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.192 f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.w_state_reg[1]/Q
                         net (fo=55, routed)          0.328     3.520    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/Q[1]
    SLICE_X33Y45         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     3.616 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=9, routed)           0.216     3.832    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/s_axi_awvalid
    SLICE_X29Y44         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     3.931 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.743     4.674    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_axi_awvalid
    SLICE_X39Y32         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.072     4.746 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/fifoaddr[3]_i_4__0/O
                         net (fo=11, routed)          0.632     5.378    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_awvalid
    SLICE_X41Y25         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     5.475 f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__1/O
                         net (fo=4, routed)           0.164     5.639    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__1_n_0
    SLICE_X42Y26         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.789 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.089     5.878    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/i_1/O_n_1
    SLICE_X43Y26         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     5.914 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/i_0_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.049     5.963    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_i_1__2_n_0
    SLICE_X43Y26         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     4.943    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.573 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.787    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.811 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.902     6.713    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X43Y26         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_reg/C
                         clock pessimism             -0.473     6.240    
                         clock uncertainty           -0.068     6.172    
    SLICE_X43Y26         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.197    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_reg
  -------------------------------------------------------------------
                         required time                          6.197    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.225ns (7.851%)  route 2.641ns (92.149%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 6.732 - 3.333 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.171ns (routing 0.171ns, distribution 1.000ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.155ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.171     3.115    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X39Y17         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.195 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=98, routed)          2.569     5.764    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRD0
    SLICE_X42Y17         RAMD32 (Prop_D6LUT_SLICEM_RADR0_O)
                                                      0.145     5.909 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/O
                         net (fo=1, routed)           0.072     5.981    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[7]
    SLICE_X42Y17         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     4.943    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.573 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.787    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.811 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.921     6.732    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X42Y17         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
                         clock pessimism             -0.473     6.259    
                         clock uncertainty           -0.068     6.191    
    SLICE_X42Y17         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.216    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.216    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/read_offset_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.117ns (3.954%)  route 2.842ns (96.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 6.724 - 3.333 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.059ns (routing 0.171ns, distribution 0.888ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.155ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.059     3.003    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/aclk
    SLICE_X44Y24         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.084 f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset_reg/Q
                         net (fo=176, routed)         2.793     5.877    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/areset
    SLICE_X45Y28         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     5.913 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset[3]_i_2__0/O
                         net (fo=1, routed)           0.049     5.962    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo_n_42
    SLICE_X45Y28         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/read_offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     4.943    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.573 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.787    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.811 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.913     6.724    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X45Y28         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/read_offset_reg[3]/C
                         clock pessimism             -0.476     6.249    
                         clock uncertainty           -0.068     6.180    
    SLICE_X45Y28         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.205    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/read_offset_reg[3]
  -------------------------------------------------------------------
                         required time                          6.205    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  0.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][15][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.059ns (24.082%)  route 0.186ns (75.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      0.936ns (routing 0.155ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.171ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.478 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.936     3.414    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X56Y34         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][15][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.473 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][15][userdata][2]/Q
                         net (fo=1, routed)           0.186     3.659    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIB0
    SLICE_X59Y34         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.153     3.097    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X59Y34         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
                         clock pessimism              0.476     3.573    
    SLICE_X59Y34         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     3.651    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][16][userdata][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.059ns (26.106%)  route 0.167ns (73.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    3.417ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      0.939ns (routing 0.155ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.171ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.478 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.939     3.417    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X54Y34         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][16][userdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.476 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][16][userdata][0]/Q
                         net (fo=1, routed)           0.167     3.643    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIE1
    SLICE_X59Y34         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.153     3.097    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X59Y34         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1/CLK
                         clock pessimism              0.476     3.573    
    SLICE_X59Y34         RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.060     3.633    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -3.633    
                         arrival time                           3.643    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][16][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.058ns (23.482%)  route 0.189ns (76.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      0.936ns (routing 0.155ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.171ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.478 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.936     3.414    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X56Y34         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][16][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.472 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][16][userdata][1]/Q
                         net (fo=1, routed)           0.189     3.661    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIF0
    SLICE_X59Y34         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.153     3.097    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X59Y34         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMF/CLK
                         clock pessimism              0.476     3.573    
    SLICE_X59Y34         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     3.651    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMF
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][95]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[191].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    -0.307ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.108ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          0.985     0.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.215 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.377 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.654     2.031    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X36Y22         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.069 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][95]/Q
                         net (fo=2, routed)           0.057     2.126    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[191].srl_nx1/s_mesg[0]
    SLICE_X36Y21         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[191].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.106     1.106    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.811 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.976    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.766     1.761    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[191].srl_nx1/aclk
    SLICE_X36Y21         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[191].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.307     2.068    
    SLICE_X36Y21         SRLC32E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.046     2.114    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[191].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[198]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[198]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.057ns (37.255%)  route 0.096ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Net Delay (Source):      1.019ns (routing 0.155ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.171ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.478 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.019     3.497    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X29Y28         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.554 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[198]/Q
                         net (fo=2, routed)           0.096     3.650    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1135]_0[33]
    SLICE_X29Y30         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.161     3.105    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X29Y30         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[198]/C
                         clock pessimism              0.471     3.576    
    SLICE_X29Y30         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.638    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[198]
  -------------------------------------------------------------------
                         required time                         -3.638    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer_reg[1026]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.081ns (31.765%)  route 0.174ns (68.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    -0.518ns
  Clock Net Delay (Source):      1.041ns (routing 0.155ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.171ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.478 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.041     3.519    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/aclk
    SLICE_X23Y58         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.577 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg_reg[2]/Q
                         net (fo=2, routed)           0.144     3.721    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_rid[2]
    SLICE_X23Y60         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     3.744 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/skid_buffer[1026]_i_1__0/O
                         net (fo=1, routed)           0.030     3.774    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/D[2]
    SLICE_X23Y60         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer_reg[1026]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.239     3.183    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/aclk
    SLICE_X23Y60         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer_reg[1026]/C
                         clock pessimism              0.518     3.701    
    SLICE_X23Y60         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.761    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer_reg[1026]
  -------------------------------------------------------------------
                         required time                         -3.761    
                         arrival time                           3.774    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[strb][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    -0.307ns
  Clock Net Delay (Source):      0.647ns (routing 0.096ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.108ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          0.985     0.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.215 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.360    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.377 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.647     2.024    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X36Y27         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[strb][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.062 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[strb][1]/Q
                         net (fo=2, routed)           0.078     2.140    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/s_mesg[0]
    SLICE_X36Y26         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.106     1.106    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.811 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.976    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.763     1.758    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/aclk
    SLICE_X36Y26         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.307     2.065    
    SLICE_X36Y26         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.062     2.127    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1032]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.080ns (31.746%)  route 0.172ns (68.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    -0.518ns
  Clock Net Delay (Source):      1.047ns (routing 0.155ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.171ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.478 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.047     3.525    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/aclk
    SLICE_X23Y59         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.583 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg_reg[8]/Q
                         net (fo=2, routed)           0.143     3.726    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_axi_rid[8]
    SLICE_X23Y60         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     3.748 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i[1032]_i_1__5/O
                         net (fo=1, routed)           0.029     3.777    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i[1032]_i_1__5_n_0
    SLICE_X23Y60         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1032]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.240     3.184    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/aclk
    SLICE_X23Y60         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1032]/C
                         clock pessimism              0.518     3.702    
    SLICE_X23Y60         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.762    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1032]
  -------------------------------------------------------------------
                         required time                         -3.762    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][29][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.058ns (23.577%)  route 0.188ns (76.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      0.947ns (routing 0.155ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.171ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.478 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.947     3.425    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X57Y38         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][29][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.483 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][29][userdata][2]/Q
                         net (fo=1, routed)           0.188     3.671    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIB0
    SLICE_X59Y37         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.157     3.101    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X59Y37         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/CLK
                         clock pessimism              0.476     3.577    
    SLICE_X59Y37         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     3.655    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB
  -------------------------------------------------------------------
                         required time                         -3.655    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][30][userdata][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.058ns (23.108%)  route 0.193ns (76.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      0.941ns (routing 0.155ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.171ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.454    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.478 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       0.941     3.419    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X58Y36         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][30][userdata][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.477 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][30][userdata][3]/Q
                         net (fo=1, routed)           0.193     3.670    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIG0
    SLICE_X59Y36         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.916    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.944 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=13170, routed)       1.156     3.100    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X59Y36         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG/CLK
                         clock pessimism              0.476     3.576    
    SLICE_X59Y36         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     3.654    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMG
  -------------------------------------------------------------------
                         required time                         -3.654    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         3.333       0.333      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         3.333       0.333      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.333       2.043      BUFGCE_X0Y20  design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         3.333       2.262      MMCM_X0Y0     design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.333       2.269      SLICE_X79Y0   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.333       2.269      SLICE_X35Y26  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.333       2.269      SLICE_X35Y26  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.333       2.269      SLICE_X35Y26  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.333       2.269      SLICE_X35Y26  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.333       2.269      SLICE_X35Y26  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/CLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.667       1.135      SLICE_X35Y26  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.667       1.135      SLICE_X35Y26  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.667       1.135      SLICE_X35Y26  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.667       1.135      SLICE_X35Y26  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.667       1.135      SLICE_X35Y26  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.667       1.135      SLICE_X35Y26  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/CLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         1.667       1.135      SLICE_X79Y0   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.667       1.135      SLICE_X35Y22  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.667       1.135      SLICE_X35Y22  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.667       1.135      SLICE_X35Y22  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.667       1.135      SLICE_X35Y22  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.667       1.135      SLICE_X35Y22  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :        25383  Failing Endpoints,  Worst Slack       -0.385ns,  Total Violation    -3387.402ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_chip_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[1006]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 0.337ns (6.673%)  route 4.713ns (93.327%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.690ns = ( 10.690 - 5.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.565ns (routing 1.614ns, distribution 1.951ns)
  Clock Net Delay (Destination): 3.205ns (routing 1.465ns, distribution 1.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.565     5.516    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X50Y361        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_chip_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y361        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.596 r  design_1_i/emax6_0/inst/fsm/reg_ctrl_chip_reg[0]/Q
                         net (fo=49, routed)          2.755     8.351    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/i___33_i_4_0[0]
    SLICE_X16Y576        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     8.386 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.280     8.666    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/i_2/O_n
    SLICE_X16Y595        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     8.754 f  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/i_0_LOPT_REMAP/O
                         net (fo=50, routed)          0.563     9.317    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/i___33_i_1_n_0
    SLICE_X26Y598        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     9.354 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[1023]_i_6/O
                         net (fo=187, routed)         0.495     9.849    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[1023]_i_6_n_0
    SLICE_X22Y605        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     9.946 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[1023]_i_1/O
                         net (fo=32, routed)          0.620    10.566    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[1023]_i_1_n_0
    SLICE_X27Y598        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[1006]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.205    10.690    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/ACLK
    SLICE_X27Y598        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[1006]/C
                         clock pessimism             -0.377    10.313    
                         clock uncertainty           -0.071    10.242    
    SLICE_X27Y598        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    10.181    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[1006]
  -------------------------------------------------------------------
                         required time                         10.181    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_chip_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[995]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 0.337ns (6.673%)  route 4.713ns (93.327%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.690ns = ( 10.690 - 5.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.565ns (routing 1.614ns, distribution 1.951ns)
  Clock Net Delay (Destination): 3.205ns (routing 1.465ns, distribution 1.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.565     5.516    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X50Y361        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_chip_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y361        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.596 r  design_1_i/emax6_0/inst/fsm/reg_ctrl_chip_reg[0]/Q
                         net (fo=49, routed)          2.755     8.351    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/i___33_i_4_0[0]
    SLICE_X16Y576        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     8.386 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.280     8.666    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/i_2/O_n
    SLICE_X16Y595        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     8.754 f  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/i_0_LOPT_REMAP/O
                         net (fo=50, routed)          0.563     9.317    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/i___33_i_1_n_0
    SLICE_X26Y598        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     9.354 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[1023]_i_6/O
                         net (fo=187, routed)         0.495     9.849    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[1023]_i_6_n_0
    SLICE_X22Y605        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     9.946 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[1023]_i_1/O
                         net (fo=32, routed)          0.620    10.566    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[1023]_i_1_n_0
    SLICE_X27Y598        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[995]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.205    10.690    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/ACLK
    SLICE_X27Y598        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[995]/C
                         clock pessimism             -0.377    10.313    
                         clock uncertainty           -0.071    10.242    
    SLICE_X27Y598        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    10.181    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[995]
  -------------------------------------------------------------------
                         required time                         10.181    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][42]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.222ns (4.318%)  route 4.919ns (95.682%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.714ns = ( 10.714 - 5.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.531ns (routing 1.614ns, distribution 1.917ns)
  Clock Net Delay (Destination): 3.229ns (routing 1.465ns, distribution 1.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.531     5.482    design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/ACLK
    SLICE_X44Y188        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y188        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.563 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]/Q
                         net (fo=1, routed)           1.709     7.272    design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/A[1]
    SLICE_X34Y334        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     7.323 f  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.389     7.712    design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_1/O_n
    SLICE_X36Y358        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     7.765 f  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_0_LOPT_REMAP_comp/O
                         net (fo=372, routed)         2.075     9.840    design_1_i/emax6_0/inst/fsm/axring_top_buf/axring_b_ful_en
    SLICE_X53Y185        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     9.877 r  design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__16/O
                         net (fo=320, routed)         0.746    10.623    design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__16_n_0
    SLICE_X60Y154        FDCE                                         r  design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.229    10.714    design_1_i/emax6_0/inst/fsm/axring_top_buf/ACLK
    SLICE_X60Y154        FDCE                                         r  design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][42]/C
                         clock pessimism             -0.345    10.369    
                         clock uncertainty           -0.071    10.298    
    SLICE_X60Y154        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    10.238    design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][42]
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][43]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.222ns (4.318%)  route 4.919ns (95.682%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.714ns = ( 10.714 - 5.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.531ns (routing 1.614ns, distribution 1.917ns)
  Clock Net Delay (Destination): 3.229ns (routing 1.465ns, distribution 1.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.531     5.482    design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/ACLK
    SLICE_X44Y188        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y188        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.563 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]/Q
                         net (fo=1, routed)           1.709     7.272    design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/A[1]
    SLICE_X34Y334        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     7.323 f  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.389     7.712    design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_1/O_n
    SLICE_X36Y358        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     7.765 f  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_0_LOPT_REMAP_comp/O
                         net (fo=372, routed)         2.075     9.840    design_1_i/emax6_0/inst/fsm/axring_top_buf/axring_b_ful_en
    SLICE_X53Y185        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     9.877 r  design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__16/O
                         net (fo=320, routed)         0.746    10.623    design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__16_n_0
    SLICE_X60Y154        FDCE                                         r  design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.229    10.714    design_1_i/emax6_0/inst/fsm/axring_top_buf/ACLK
    SLICE_X60Y154        FDCE                                         r  design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][43]/C
                         clock pessimism             -0.345    10.369    
                         clock uncertainty           -0.071    10.298    
    SLICE_X60Y154        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    10.238    design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][43]
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][52]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.222ns (4.318%)  route 4.919ns (95.682%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.714ns = ( 10.714 - 5.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.531ns (routing 1.614ns, distribution 1.917ns)
  Clock Net Delay (Destination): 3.229ns (routing 1.465ns, distribution 1.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.531     5.482    design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/ACLK
    SLICE_X44Y188        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y188        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.563 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]/Q
                         net (fo=1, routed)           1.709     7.272    design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/A[1]
    SLICE_X34Y334        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     7.323 f  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.389     7.712    design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_1/O_n
    SLICE_X36Y358        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     7.765 f  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_0_LOPT_REMAP_comp/O
                         net (fo=372, routed)         2.075     9.840    design_1_i/emax6_0/inst/fsm/axring_top_buf/axring_b_ful_en
    SLICE_X53Y185        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     9.877 r  design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__16/O
                         net (fo=320, routed)         0.746    10.623    design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__16_n_0
    SLICE_X60Y154        FDCE                                         r  design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.229    10.714    design_1_i/emax6_0/inst/fsm/axring_top_buf/ACLK
    SLICE_X60Y154        FDCE                                         r  design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][52]/C
                         clock pessimism             -0.345    10.369    
                         clock uncertainty           -0.071    10.298    
    SLICE_X60Y154        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    10.238    design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][52]
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][51]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.222ns (4.317%)  route 4.921ns (95.683%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.716ns = ( 10.716 - 5.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.531ns (routing 1.614ns, distribution 1.917ns)
  Clock Net Delay (Destination): 3.231ns (routing 1.465ns, distribution 1.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.531     5.482    design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/ACLK
    SLICE_X44Y188        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y188        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.563 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]/Q
                         net (fo=1, routed)           1.709     7.272    design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/A[1]
    SLICE_X34Y334        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     7.323 f  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.389     7.712    design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_1/O_n
    SLICE_X36Y358        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     7.765 f  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_0_LOPT_REMAP_comp/O
                         net (fo=372, routed)         2.075     9.840    design_1_i/emax6_0/inst/fsm/axring_top_buf/axring_b_ful_en
    SLICE_X53Y185        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     9.877 r  design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__16/O
                         net (fo=320, routed)         0.748    10.625    design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__16_n_0
    SLICE_X60Y154        FDCE                                         r  design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.231    10.716    design_1_i/emax6_0/inst/fsm/axring_top_buf/ACLK
    SLICE_X60Y154        FDCE                                         r  design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][51]/C
                         clock pessimism             -0.345    10.371    
                         clock uncertainty           -0.071    10.300    
    SLICE_X60Y154        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    10.240    design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][51]
  -------------------------------------------------------------------
                         required time                         10.240    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][32]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.222ns (4.317%)  route 4.921ns (95.683%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.716ns = ( 10.716 - 5.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.531ns (routing 1.614ns, distribution 1.917ns)
  Clock Net Delay (Destination): 3.231ns (routing 1.465ns, distribution 1.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.531     5.482    design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/ACLK
    SLICE_X44Y188        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y188        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.563 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]/Q
                         net (fo=1, routed)           1.709     7.272    design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/A[1]
    SLICE_X34Y334        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     7.323 f  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.389     7.712    design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_1/O_n
    SLICE_X36Y358        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     7.765 f  design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_0_LOPT_REMAP_comp/O
                         net (fo=372, routed)         2.075     9.840    design_1_i/emax6_0/inst/fsm/axring_top_buf/axring_b_ful_en
    SLICE_X53Y185        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     9.877 r  design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__16/O
                         net (fo=320, routed)         0.748    10.625    design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__16_n_0
    SLICE_X60Y154        FDCE                                         r  design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.231    10.716    design_1_i/emax6_0/inst/fsm/axring_top_buf/ACLK
    SLICE_X60Y154        FDCE                                         r  design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][32]/C
                         clock pessimism             -0.345    10.371    
                         clock uncertainty           -0.071    10.300    
    SLICE_X60Y154        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    10.240    design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][32]
  -------------------------------------------------------------------
                         required time                         10.240    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.280ns (27.211%)  route 3.424ns (72.789%))
  Logic Levels:           12  (CARRY8=2 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.722ns = ( 10.722 - 5.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.793ns (routing 1.614ns, distribution 2.179ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.465ns, distribution 1.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.793     5.744    design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/ACLK
    SLICE_X11Y592        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y592        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     5.822 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue_reg[0][5]/Q
                         net (fo=65, routed)          0.548     6.370    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/D[5]
    SLICE_X5Y601         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     6.515 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/fpga_bram128_i_1783__3/O
                         net (fo=3, routed)           0.266     6.781    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/ftag__0[12]
    SLICE_X4Y603         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     6.929 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/fpga_bram128_i_1524__7/O
                         net (fo=1, routed)           0.011     6.940    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/fpga_bram128_i_1524__7_n_0
    SLICE_X4Y603         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     7.095 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/fpga_bram128_i_1334__7/CO[7]
                         net (fo=1, routed)           0.026     7.121    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/fpga_bram128_i_1334__7_n_0
    SLICE_X4Y604         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.163 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/fpga_bram128_i_1155__7/CO[1]
                         net (fo=18, routed)          0.381     7.544    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/CO[0]
    SLICE_X6Y601         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     7.643 f  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/fpga_bram128_i_1184__7/O
                         net (fo=4, routed)           0.242     7.885    design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/tr_reg[345]
    SLICE_X9Y599         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     7.934 f  design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/fpga_bram128_i_357__7/O
                         net (fo=6, routed)           0.223     8.157    design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue_reg[0][69]_0
    SLICE_X10Y600        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     8.247 f  design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/tr[22]_i_3__7/O
                         net (fo=4, routed)           0.157     8.404    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/queue_reg[0][235]
    SLICE_X11Y599        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     8.527 f  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpga_bram128_i_1133__11/O
                         net (fo=110, routed)         0.146     8.673    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/stage4_fold_reg_0
    SLICE_X11Y601        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     8.761 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpga_bram128_i_1136__11/O
                         net (fo=19, routed)          0.429     9.190    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpga_bram128_i_1136__11_n_0
    SLICE_X12Y606        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     9.314 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpga_bram128_i_1141__7/O
                         net (fo=19, routed)          0.369     9.683    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/conf0_reg[175]
    SLICE_X15Y610        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     9.732 f  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpga_bram128_i_1135__7/O
                         net (fo=1, routed)           0.040     9.772    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpga_bram128_i_1135__7_n_0
    SLICE_X15Y610        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     9.862 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpga_bram128_i_303__7/O
                         net (fo=32, routed)          0.586    10.448    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y115        RAMB36E2                                     r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.237    10.722    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y115        RAMB36E2                                     r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.259    10.463    
                         clock uncertainty           -0.071    10.392    
    RAMB36_X1Y115        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    10.063    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 1.773ns (32.949%)  route 3.608ns (67.051%))
  Logic Levels:           17  (CARRY8=5 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    5.567ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.616ns (routing 1.614ns, distribution 2.002ns)
  Clock Net Delay (Destination): 3.382ns (routing 1.465ns, distribution 1.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.616     5.567    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_exp_r/ACLK
    SLICE_X88Y394        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y394        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.646 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[1]/Q
                         net (fo=6, routed)           0.151     5.797    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]_3[1]
    SLICE_X88Y394        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     5.895 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___221_i_10__2/O
                         net (fo=1, routed)           0.009     5.904    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___221_i_10__2_n_0
    SLICE_X88Y394        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.214     6.118 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___221_i_1__2/CO[4]
                         net (fo=31, routed)          0.364     6.482    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/CO[0]
    SLICE_X91Y394        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     6.517 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___159_i_8__2/O
                         net (fo=1, routed)           0.153     6.670    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_exp_r/fadd_w_exp_diff0[2]
    SLICE_X91Y395        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     6.819 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___159_i_5__2/O
                         net (fo=3, routed)           0.099     6.918    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___183
    SLICE_X91Y396        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     7.015 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___159_i_2__2/O
                         net (fo=74, routed)          0.288     7.303    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/i___567_i_1__2_1
    SLICE_X90Y400        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     7.401 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/i___140_i_12__2/O
                         net (fo=4, routed)           0.405     7.806    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/i___140_i_12__2_n_0
    SLICE_X92Y395        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     7.930 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/i___140_i_4__2/O
                         net (fo=2, routed)           0.132     8.062    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/i___140_i_4__2_n_0
    SLICE_X92Y394        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     8.159 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/i___593_i_1__2/O
                         net (fo=6, routed)           0.487     8.646    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[0]_10
    SLICE_X94Y393        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     8.770 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q[7]_i_24__14/O
                         net (fo=2, routed)           0.284     9.054    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/stage3_inst/fpu2l/c6_2[1]
    SLICE_X96Y393        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     9.164 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q[7]_i_7__22/O
                         net (fo=2, routed)           0.096     9.260    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/stage3_inst/fpu2l/c7_2[2]
    SLICE_X96Y393        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     9.359 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q[7]_i_13__18/O
                         net (fo=1, routed)           0.009     9.368    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q[7]_i_13__18_n_0
    SLICE_X96Y393        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     9.522 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[7]_i_2__14/CO[7]
                         net (fo=1, routed)           0.026     9.548    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]_1[0]
    SLICE_X96Y394        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     9.563 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]_i_2__10/CO[7]
                         net (fo=1, routed)           0.026     9.589    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[23]_3[0]
    SLICE_X96Y395        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     9.604 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[23]_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     9.630    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[23]_i_2__6_n_0
    SLICE_X96Y396        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     9.697 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___139_i_1__2/O[2]
                         net (fo=28, routed)          0.298     9.995    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/q_reg[0]_96[0]
    SLICE_X93Y393        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    10.094 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/i___139/O
                         net (fo=1, routed)           0.380    10.474    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[0]_18
    SLICE_X92Y393        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    10.573 r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q[0]_i_1__143/O
                         net (fo=1, routed)           0.375    10.948    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_5[0]
    SLICE_X92Y386        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.382    10.867    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X92Y386        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]/C
                         clock pessimism             -0.257    10.610    
                         clock uncertainty           -0.071    10.538    
    SLICE_X92Y386        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.563    design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.563    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.384ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 1.557ns (28.438%)  route 3.918ns (71.562%))
  Logic Levels:           17  (CARRY8=5 LUT2=1 LUT3=1 LUT4=5 LUT5=3 LUT6=2)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 10.877 - 5.000 ) 
    Source Clock Delay      (SCD):    5.476ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.525ns (routing 1.614ns, distribution 1.911ns)
  Clock Net Delay (Destination): 3.392ns (routing 1.465ns, distribution 1.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.525     5.476    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/ACLK
    SLICE_X14Y485        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y485        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     5.555 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[0]/Q
                         net (fo=6, routed)           0.228     5.783    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]_3[0]
    SLICE_X12Y490        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     5.907 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___221_i_10__8/O
                         net (fo=1, routed)           0.009     5.916    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___221_i_10__8_n_0
    SLICE_X12Y490        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.214     6.130 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___221_i_1__8/CO[4]
                         net (fo=30, routed)          0.535     6.665    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/CO[0]
    SLICE_X11Y483        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052     6.717 f  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___159_i_7__8/O
                         net (fo=2, routed)           0.430     7.147    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___159_i_7__8_n_0
    SLICE_X12Y488        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     7.183 f  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.037     7.220    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/i_1/O_n
    SLICE_X12Y488        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     7.270 f  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/i_0_LOPT_REMAP/O
                         net (fo=3, routed)           0.427     7.697    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___126_i_6__8_0
    SLICE_X10Y483        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     7.796 f  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___163_i_2__8/O
                         net (fo=37, routed)          0.513     8.309    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/i___593_i_14__8_0
    SLICE_X8Y474         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     8.409 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/i___136_i_3__8/O
                         net (fo=4, routed)           0.110     8.519    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/i___136_i_3__8_n_0
    SLICE_X8Y473         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     8.644 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/i___142_i_5__8/O
                         net (fo=2, routed)           0.223     8.867    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/i___142_i_5__8_n_0
    SLICE_X6Y468         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     8.991 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/i___142_i_2__8/O
                         net (fo=5, routed)           0.315     9.306    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q[7]_i_4__88_0
    SLICE_X3Y467         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     9.357 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q[7]_i_18__38/O
                         net (fo=2, routed)           0.187     9.544    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/stage3_inst/fpu2l/c6_2[4]
    SLICE_X4Y468         LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.118     9.662 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q[7]_i_4__88/O
                         net (fo=2, routed)           0.215     9.877    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/stage3_inst/fpu2l/c7_2[5]
    SLICE_X4Y468         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123    10.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q[7]_i_10__28/O
                         net (fo=1, routed)           0.008    10.008    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q[7]_i_10__28_n_0
    SLICE_X4Y468         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115    10.123 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[7]_i_2__38/CO[7]
                         net (fo=1, routed)           0.026    10.149    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]_1[0]
    SLICE_X4Y469         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.164 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]_i_2__28/CO[7]
                         net (fo=1, routed)           0.026    10.190    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[23]_3[0]
    SLICE_X4Y470         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    10.205 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[23]_i_2__18/CO[7]
                         net (fo=1, routed)           0.026    10.231    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[23]_i_2__18_n_0
    SLICE_X4Y471         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067    10.298 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___139_i_1__8/O[2]
                         net (fo=28, routed)          0.553    10.851    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]_2[0]
    SLICE_X3Y496         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050    10.901 r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q[14]_i_1__78/O
                         net (fo=1, routed)           0.050    10.951    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_5[14]
    SLICE_X3Y496         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.392    10.877    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X3Y496         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[14]/C
                         clock pessimism             -0.264    10.613    
                         clock uncertainty           -0.071    10.542    
    SLICE_X3Y496         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.567    design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[14]
  -------------------------------------------------------------------
                         required time                         10.567    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                 -0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue_reg[1][341]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue_reg[0][341]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.124ns (24.361%)  route 0.385ns (75.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.469ns
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Net Delay (Source):      3.194ns (routing 1.465ns, distribution 1.729ns)
  Clock Net Delay (Destination): 3.518ns (routing 1.614ns, distribution 1.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.194     5.679    design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/ACLK
    SLICE_X21Y556        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue_reg[1][341]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y556        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     5.737 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue_reg[1][341]/Q
                         net (fo=1, routed)           0.363     6.100    design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue_reg_n_0_[1][341]
    SLICE_X16Y570        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.066     6.166 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue[0][341]_i_2__20/O
                         net (fo=1, routed)           0.022     6.188    design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue[0][341]_i_2__20_n_0
    SLICE_X16Y570        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue_reg[0][341]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.518     5.469    design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/ACLK
    SLICE_X16Y570        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue_reg[0][341]/C
                         clock pessimism              0.264     5.733    
    SLICE_X16Y570        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.451     6.184    design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue_reg[0][341]
  -------------------------------------------------------------------
                         required time                         -6.184    
                         arrival time                           6.188    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf1_reg[252]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[508]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.081ns (31.274%)  route 0.178ns (68.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.616ns
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      3.204ns (routing 1.465ns, distribution 1.739ns)
  Clock Net Delay (Destination): 3.665ns (routing 1.614ns, distribution 2.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.204     5.689    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/ACLK
    SLICE_X31Y596        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf1_reg[252]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y596        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.747 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf1_reg[252]/Q
                         net (fo=2, routed)           0.148     5.895    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[511]_0[252]
    SLICE_X30Y596        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     5.918 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[508]_i_1/O
                         net (fo=1, routed)           0.030     5.948    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[508]_i_1_n_0
    SLICE_X30Y596        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.665     5.616    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/ACLK
    SLICE_X30Y596        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[508]/C
                         clock pessimism              0.267     5.883    
    SLICE_X30Y596        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     5.943    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[508]
  -------------------------------------------------------------------
                         required time                         -5.943    
                         arrival time                           5.948    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue_reg[0][116]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[116]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.058ns (26.009%)  route 0.165ns (73.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.546ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      3.169ns (routing 1.465ns, distribution 1.704ns)
  Clock Net Delay (Destination): 3.595ns (routing 1.614ns, distribution 1.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.169     5.654    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/ACLK
    SLICE_X46Y190        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue_reg[0][116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y190        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.712 r  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue_reg[0][116]/Q
                         net (fo=2, routed)           0.165     5.877    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[341]_4[69]
    SLICE_X47Y184        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.595     5.546    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/ACLK
    SLICE_X47Y184        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[116]/C
                         clock pessimism              0.263     5.809    
    SLICE_X47Y184        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.871    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr_reg[116]
  -------------------------------------------------------------------
                         required time                         -5.871    
                         arrival time                           5.877    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/tx0_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/tx0_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.125ns (34.247%)  route 0.240ns (65.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.658ns
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Net Delay (Source):      3.142ns (routing 1.465ns, distribution 1.677ns)
  Clock Net Delay (Destination): 3.707ns (routing 1.614ns, distribution 2.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.142     5.627    design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/ACLK
    SLICE_X12Y469        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/tx0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y469        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.686 r  design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/tx0_reg[27]/Q
                         net (fo=1, routed)           0.210     5.896    design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/stage1_tx0[27]
    SLICE_X18Y468        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.066     5.962 r  design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/tx0[27]_i_1__19/O
                         net (fo=1, routed)           0.030     5.992    design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/tx0_reg[63]_1[27]
    SLICE_X18Y468        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/tx0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.707     5.658    design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/ACLK
    SLICE_X18Y468        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/tx0_reg[27]/C
                         clock pessimism              0.268     5.926    
    SLICE_X18Y468        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.060     5.986    design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/tx0_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.986    
                         arrival time                           5.992    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/tx1_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/tx1_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.095ns (41.485%)  route 0.134ns (58.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    5.553ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      3.068ns (routing 1.465ns, distribution 1.603ns)
  Clock Net Delay (Destination): 3.496ns (routing 1.614ns, distribution 1.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.068     5.553    design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/ACLK
    SLICE_X26Y486        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/tx1_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y486        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     5.611 r  design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/tx1_reg[49]/Q
                         net (fo=1, routed)           0.104     5.715    design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/stage1_tx1[49]
    SLICE_X27Y486        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.037     5.752 r  design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/tx1[49]_i_1__19/O
                         net (fo=1, routed)           0.030     5.782    design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/tx1_reg[63]_1[49]
    SLICE_X27Y486        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/tx1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.496     5.447    design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/ACLK
    SLICE_X27Y486        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/tx1_reg[49]/C
                         clock pessimism              0.269     5.716    
    SLICE_X27Y486        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     5.776    design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/tx1_reg[49]
  -------------------------------------------------------------------
                         required time                         -5.776    
                         arrival time                           5.782    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[277]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/conf3_reg[191]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.127ns (22.842%)  route 0.429ns (77.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Net Delay (Source):      2.994ns (routing 1.465ns, distribution 1.529ns)
  Clock Net Delay (Destination): 3.350ns (routing 1.614ns, distribution 1.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      2.994     5.479    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/ACLK
    SLICE_X22Y265        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[277]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y265        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     5.538 r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[277]/Q
                         net (fo=10, routed)          0.399     5.937    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr_reg[341]_0[210]
    SLICE_X26Y244        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.068     6.005 r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/conf3[191]_i_2__12/O
                         net (fo=1, routed)           0.030     6.035    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring_n_443
    SLICE_X26Y244        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/conf3_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.350     5.301    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/ACLK
    SLICE_X26Y244        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/conf3_reg[191]/C
                         clock pessimism              0.276     5.577    
    SLICE_X26Y244        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.451     6.028    design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/conf3_reg[191]
  -------------------------------------------------------------------
                         required time                         -6.028    
                         arrival time                           6.035    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/conf3_reg[223]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb_reg[991]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.081ns (35.683%)  route 0.146ns (64.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.743ns
    Source Clock Delay      (SCD):    5.828ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Net Delay (Source):      3.343ns (routing 1.465ns, distribution 1.878ns)
  Clock Net Delay (Destination): 3.792ns (routing 1.614ns, distribution 2.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.343     5.828    design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/ACLK
    SLICE_X92Y541        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/conf3_reg[223]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y541        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.887 r  design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/conf3_reg[223]/Q
                         net (fo=2, routed)           0.124     6.011    design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb_reg[1023]_1[223]
    SLICE_X91Y541        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     6.033 r  design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[991]_i_2/O
                         net (fo=1, routed)           0.022     6.055    design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[991]_i_2_n_0
    SLICE_X91Y541        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb_reg[991]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.792     5.743    design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/ACLK
    SLICE_X91Y541        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb_reg[991]/C
                         clock pessimism              0.245     5.988    
    SLICE_X91Y541        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     6.048    design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb_reg[991]
  -------------------------------------------------------------------
                         required time                         -6.048    
                         arrival time                           6.055    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf1_reg[233]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/ex4o_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.081ns (29.137%)  route 0.197ns (70.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Net Delay (Source):      3.211ns (routing 1.465ns, distribution 1.746ns)
  Clock Net Delay (Destination): 3.611ns (routing 1.614ns, distribution 1.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.211     5.696    design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/ACLK
    SLICE_X76Y178        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf1_reg[233]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y178        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     5.754 r  design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf1_reg[233]/Q
                         net (fo=2, routed)           0.175     5.929    design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/ex4o_reg[63]_2[111]
    SLICE_X75Y182        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     5.952 r  design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/ex4o[41]_i_1__0/O
                         net (fo=1, routed)           0.022     5.974    design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/ex4o[41]_i_1__0_n_0
    SLICE_X75Y182        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/ex4o_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.611     5.562    design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/ACLK
    SLICE_X75Y182        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/ex4o_reg[41]/C
                         clock pessimism              0.345     5.907    
    SLICE_X75Y182        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     5.967    design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/ex4o_reg[41]
  -------------------------------------------------------------------
                         required time                         -5.967    
                         arrival time                           5.974    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf1_reg[234]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[490]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.116ns (44.961%)  route 0.142ns (55.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      3.214ns (routing 1.465ns, distribution 1.749ns)
  Clock Net Delay (Destination): 3.671ns (routing 1.614ns, distribution 2.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.214     5.699    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/ACLK
    SLICE_X34Y588        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf1_reg[234]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y588        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     5.758 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf1_reg[234]/Q
                         net (fo=2, routed)           0.120     5.878    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[511]_0[234]
    SLICE_X33Y587        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.057     5.935 r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[490]_i_1/O
                         net (fo=1, routed)           0.022     5.957    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[490]_i_1_n_0
    SLICE_X33Y587        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[490]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.671     5.622    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/ACLK
    SLICE_X33Y587        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[490]/C
                         clock pessimism              0.267     5.889    
    SLICE_X33Y587        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.949    design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[490]
  -------------------------------------------------------------------
                         required time                         -5.949    
                         arrival time                           5.957    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.080ns (44.944%)  route 0.098ns (55.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.606ns
    Source Clock Delay      (SCD):    5.759ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Net Delay (Source):      3.274ns (routing 1.465ns, distribution 1.809ns)
  Clock Net Delay (Destination): 3.655ns (routing 1.614ns, distribution 2.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.274     5.759    design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ACLK
    SLICE_X99Y347        FDPE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y347        FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.817 r  design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[12]/Q
                         net (fo=7, routed)           0.076     5.893    design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg_n_0_[12]
    SLICE_X100Y347       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     5.915 r  design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2[51]_i_1__4/O
                         net (fo=1, routed)           0.022     5.937    design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/urand_return44_out[51]
    SLICE_X100Y347       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.655     5.606    design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ACLK
    SLICE_X100Y347       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[51]/C
                         clock pessimism              0.261     5.867    
    SLICE_X100Y347       FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     5.927    design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[51]
  -------------------------------------------------------------------
                         required time                         -5.927    
                         arrival time                           5.937    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X2Y30  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X2Y30  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X4Y40  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X4Y40  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X3Y38  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X3Y38  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X5Y38  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X5Y38  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X2Y34  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X2Y34  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y34  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X4Y35  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X4Y35  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y36  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y36  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y39  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y39  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y40  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X4Y25  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X4Y25  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y43  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y43  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X4Y43  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y37  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y37  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y31  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y33  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y37  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y37  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y28  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  mdio1_mdc_clock
  To Clock:  mdio1_mdc_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mdio1_mdc_clock
Waveform(ns):       { 0.000 240.002 }
Period(ns):         480.004
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOENET1MDIOMDC }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/EMIOENET1MDIOMDC  n/a            400.000       480.004     80.004     PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOENET1MDIOMDC
Low Pulse Width   Slow    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOENET1MDIOMDC
Low Pulse Width   Fast    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOENET1MDIOMDC
High Pulse Width  Slow    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOENET1MDIOMDC
High Pulse Width  Fast    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOENET1MDIOMDC



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.993ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.032ns  (logic 0.079ns (7.655%)  route 0.953ns (92.345%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X43Y16         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.953     1.032    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X43Y16         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X43Y16         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.533ns  (logic 0.078ns (14.634%)  route 0.455ns (85.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y2                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X71Y2          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.455     0.533    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X72Y3          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X72Y3          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.025    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.518ns  (logic 0.079ns (15.251%)  route 0.439ns (84.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y2                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X71Y2          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.439     0.518    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X71Y2          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X71Y2          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.413ns  (logic 0.079ns (19.128%)  route 0.334ns (80.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y5                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X72Y5          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.334     0.413    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X72Y5          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X72Y5          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.412ns  (logic 0.079ns (19.175%)  route 0.333ns (80.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X43Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.333     0.412    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X43Y15         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X43Y15         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.377ns  (logic 0.079ns (20.955%)  route 0.298ns (79.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X62Y2          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.298     0.377    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X61Y2          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y2          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.025    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.369ns  (logic 0.076ns (20.596%)  route 0.293ns (79.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y1                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X71Y1          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.293     0.369    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X71Y1          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X71Y1          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.671ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.354ns  (logic 0.079ns (22.316%)  route 0.275ns (77.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X33Y3          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.275     0.354    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X33Y1          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y1          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  4.671    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.352ns  (logic 0.079ns (22.443%)  route 0.273ns (77.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X45Y3          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.273     0.352    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X45Y3          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X45Y3          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.025    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X33Y3          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.269     0.348    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X33Y3          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y3          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  4.677    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.483ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.875ns  (logic 0.079ns (9.029%)  route 0.796ns (90.971%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X43Y15         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.796     0.875    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X44Y15         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X44Y15         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.358    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.448ns  (logic 0.079ns (17.634%)  route 0.369ns (82.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X33Y4          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.369     0.448    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X33Y4          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X33Y4          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.358    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.430ns  (logic 0.079ns (18.372%)  route 0.351ns (81.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X64Y19         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.351     0.430    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X62Y19         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X62Y19         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.358    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.413ns  (logic 0.079ns (19.128%)  route 0.334ns (80.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X49Y0          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.334     0.413    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X50Y0          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X50Y0          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.358    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.398ns  (logic 0.079ns (19.849%)  route 0.319ns (80.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X45Y4          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.319     0.398    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X50Y4          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X50Y4          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.358    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.379ns  (logic 0.079ns (20.844%)  route 0.300ns (79.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X48Y1          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.300     0.379    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X50Y1          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X50Y1          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.358    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.371ns  (logic 0.079ns (21.294%)  route 0.292ns (78.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X61Y18         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.292     0.371    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X61Y18         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X61Y18         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.358    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.360ns  (logic 0.079ns (21.944%)  route 0.281ns (78.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21                                      0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X61Y21         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.281     0.360    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X61Y21         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X61Y21         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.358    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.359ns  (logic 0.078ns (21.727%)  route 0.281ns (78.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y2                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X71Y2          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.281     0.359    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X71Y2          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X71Y2          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.358    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.358ns  (logic 0.079ns (22.067%)  route 0.279ns (77.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2                                       0.000     0.000 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X62Y2          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.279     0.358    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X62Y2          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X62Y2          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.358    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  3.000    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.166ns (3.669%)  route 4.358ns (96.331%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 10.560 - 5.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.556ns (routing 1.614ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.075ns (routing 1.465ns, distribution 1.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.556     5.507    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X51Y366        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y366        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.587 r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=496, routed)         1.568     7.155    design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_0[1]
    SLICE_X46Y203        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     7.204 r  design_1_i/emax6_0/inst/fsm/i__i_2__42/O
                         net (fo=126, routed)         0.728     7.932    design_1_i/emax6_0/inst/fsm/cycle_reg[1]_255
    SLICE_X39Y184        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     7.969 f  design_1_i/emax6_0/inst/fsm/ex3d_r/q[31]_i_2__13/O
                         net (fo=400, routed)         2.062    10.031    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_30
    SLICE_X27Y65         FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.075    10.560    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X27Y65         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[12]/C
                         clock pessimism             -0.385    10.175    
                         clock uncertainty           -0.071    10.104    
    SLICE_X27Y65         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    10.038    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[12]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.166ns (3.672%)  route 4.355ns (96.328%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 10.559 - 5.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.556ns (routing 1.614ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.074ns (routing 1.465ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.556     5.507    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X51Y366        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y366        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.587 r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=496, routed)         1.568     7.155    design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_0[1]
    SLICE_X46Y203        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     7.204 r  design_1_i/emax6_0/inst/fsm/i__i_2__42/O
                         net (fo=126, routed)         0.728     7.932    design_1_i/emax6_0/inst/fsm/cycle_reg[1]_255
    SLICE_X39Y184        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     7.969 f  design_1_i/emax6_0/inst/fsm/ex3d_r/q[31]_i_2__13/O
                         net (fo=400, routed)         2.059    10.028    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_30
    SLICE_X27Y65         FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.074    10.559    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X27Y65         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[15]/C
                         clock pessimism             -0.385    10.174    
                         clock uncertainty           -0.071    10.103    
    SLICE_X27Y65         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    10.037    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[15]
  -------------------------------------------------------------------
                         required time                         10.037    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/q_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.166ns (3.661%)  route 4.368ns (96.339%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.574ns = ( 10.574 - 5.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.556ns (routing 1.614ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.089ns (routing 1.465ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.556     5.507    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X51Y366        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y366        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.587 r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=496, routed)         1.568     7.155    design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_0[1]
    SLICE_X46Y203        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     7.204 r  design_1_i/emax6_0/inst/fsm/i__i_2__42/O
                         net (fo=126, routed)         0.728     7.932    design_1_i/emax6_0/inst/fsm/cycle_reg[1]_255
    SLICE_X39Y184        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     7.969 f  design_1_i/emax6_0/inst/fsm/ex3d_r/q[31]_i_2__13/O
                         net (fo=400, routed)         2.072    10.041    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/q_reg[31]_1
    SLICE_X30Y51         FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.089    10.574    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/ACLK
    SLICE_X30Y51         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/q_reg[19]/C
                         clock pessimism             -0.385    10.189    
                         clock uncertainty           -0.071    10.118    
    SLICE_X30Y51         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    10.052    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/q_reg[19]
  -------------------------------------------------------------------
                         required time                         10.052    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/q_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.166ns (3.661%)  route 4.368ns (96.339%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.574ns = ( 10.574 - 5.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.556ns (routing 1.614ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.089ns (routing 1.465ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.556     5.507    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X51Y366        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y366        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.587 r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=496, routed)         1.568     7.155    design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_0[1]
    SLICE_X46Y203        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     7.204 r  design_1_i/emax6_0/inst/fsm/i__i_2__42/O
                         net (fo=126, routed)         0.728     7.932    design_1_i/emax6_0/inst/fsm/cycle_reg[1]_255
    SLICE_X39Y184        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     7.969 f  design_1_i/emax6_0/inst/fsm/ex3d_r/q[31]_i_2__13/O
                         net (fo=400, routed)         2.072    10.041    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/q_reg[31]_1
    SLICE_X30Y51         FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.089    10.574    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/ACLK
    SLICE_X30Y51         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/q_reg[22]/C
                         clock pessimism             -0.385    10.189    
                         clock uncertainty           -0.071    10.118    
    SLICE_X30Y51         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    10.052    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/q_reg[22]
  -------------------------------------------------------------------
                         required time                         10.052    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.166ns (3.661%)  route 4.368ns (96.339%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.574ns = ( 10.574 - 5.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.556ns (routing 1.614ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.089ns (routing 1.465ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.556     5.507    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X51Y366        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y366        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.587 r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=496, routed)         1.568     7.155    design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_0[1]
    SLICE_X46Y203        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     7.204 r  design_1_i/emax6_0/inst/fsm/i__i_2__42/O
                         net (fo=126, routed)         0.728     7.932    design_1_i/emax6_0/inst/fsm/cycle_reg[1]_255
    SLICE_X39Y184        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     7.969 f  design_1_i/emax6_0/inst/fsm/ex3d_r/q[31]_i_2__13/O
                         net (fo=400, routed)         2.072    10.041    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/q_reg[31]_1
    SLICE_X30Y51         FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.089    10.574    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/ACLK
    SLICE_X30Y51         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/q_reg[23]/C
                         clock pessimism             -0.385    10.189    
                         clock uncertainty           -0.071    10.118    
    SLICE_X30Y51         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    10.052    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/exe2l/ex3d_r/q_reg[23]
  -------------------------------------------------------------------
                         required time                         10.052    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 0.304ns (6.359%)  route 4.477ns (93.642%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 10.824 - 5.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.556ns (routing 1.614ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.339ns (routing 1.465ns, distribution 1.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.556     5.507    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X51Y366        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y366        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.587 r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=496, routed)         2.277     7.864    design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_0[1]
    SLICE_X76Y151        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     7.989 r  design_1_i/emax6_0/inst/fsm/i___0_i_2/O
                         net (fo=128, routed)         1.104     9.093    design_1_i/emax6_0/inst/fsm/cycle_reg[1]_3
    SLICE_X86Y70         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     9.192 f  design_1_i/emax6_0/inst/fsm/ex3d_r/q[31]_i_2/O
                         net (fo=159, routed)         1.096    10.288    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_20
    SLICE_X97Y27         FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.339    10.824    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLICE_X97Y27         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[6]/C
                         clock pessimism             -0.385    10.439    
                         clock uncertainty           -0.071    10.368    
    SLICE_X97Y27         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    10.302    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[6]
  -------------------------------------------------------------------
                         required time                         10.302    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.166ns (3.682%)  route 4.343ns (96.318%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 10.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.556ns (routing 1.614ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.068ns (routing 1.465ns, distribution 1.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.556     5.507    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X51Y366        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y366        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.587 r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=496, routed)         1.568     7.155    design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_0[1]
    SLICE_X46Y203        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     7.204 r  design_1_i/emax6_0/inst/fsm/i__i_2__42/O
                         net (fo=126, routed)         0.728     7.932    design_1_i/emax6_0/inst/fsm/cycle_reg[1]_255
    SLICE_X39Y184        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     7.969 f  design_1_i/emax6_0/inst/fsm/ex3d_r/q[31]_i_2__13/O
                         net (fo=400, routed)         2.047    10.016    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_30
    SLICE_X28Y65         FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.068    10.553    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X28Y65         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[16]/C
                         clock pessimism             -0.385    10.168    
                         clock uncertainty           -0.071    10.097    
    SLICE_X28Y65         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    10.031    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[16]
  -------------------------------------------------------------------
                         required time                         10.031    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.166ns (3.682%)  route 4.343ns (96.318%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 10.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.556ns (routing 1.614ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.068ns (routing 1.465ns, distribution 1.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.556     5.507    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X51Y366        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y366        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.587 r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=496, routed)         1.568     7.155    design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_0[1]
    SLICE_X46Y203        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     7.204 r  design_1_i/emax6_0/inst/fsm/i__i_2__42/O
                         net (fo=126, routed)         0.728     7.932    design_1_i/emax6_0/inst/fsm/cycle_reg[1]_255
    SLICE_X39Y184        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     7.969 f  design_1_i/emax6_0/inst/fsm/ex3d_r/q[31]_i_2__13/O
                         net (fo=400, routed)         2.047    10.016    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_30
    SLICE_X28Y65         FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.068    10.553    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X28Y65         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[18]/C
                         clock pessimism             -0.385    10.168    
                         clock uncertainty           -0.071    10.097    
    SLICE_X28Y65         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    10.031    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[18]
  -------------------------------------------------------------------
                         required time                         10.031    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.166ns (3.682%)  route 4.343ns (96.318%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 10.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.556ns (routing 1.614ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.068ns (routing 1.465ns, distribution 1.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.556     5.507    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X51Y366        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y366        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.587 r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=496, routed)         1.568     7.155    design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_0[1]
    SLICE_X46Y203        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     7.204 r  design_1_i/emax6_0/inst/fsm/i__i_2__42/O
                         net (fo=126, routed)         0.728     7.932    design_1_i/emax6_0/inst/fsm/cycle_reg[1]_255
    SLICE_X39Y184        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     7.969 f  design_1_i/emax6_0/inst/fsm/ex3d_r/q[31]_i_2__13/O
                         net (fo=400, routed)         2.047    10.016    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_30
    SLICE_X28Y65         FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.068    10.553    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/ACLK
    SLICE_X28Y65         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[7]/C
                         clock pessimism             -0.385    10.168    
                         clock uncertainty           -0.071    10.097    
    SLICE_X28Y65         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    10.031    design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[7]
  -------------------------------------------------------------------
                         required time                         10.031    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[4]_replica_1/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 0.304ns (6.359%)  route 4.477ns (93.642%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 10.827 - 5.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.556ns (routing 1.614ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.342ns (routing 1.465ns, distribution 1.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.556     5.507    design_1_i/emax6_0/inst/fsm/ACLK
    SLICE_X51Y366        FDCE                                         r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y366        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.587 r  design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=496, routed)         2.277     7.864    design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_0[1]
    SLICE_X76Y151        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     7.989 r  design_1_i/emax6_0/inst/fsm/i___0_i_2/O
                         net (fo=128, routed)         1.104     9.093    design_1_i/emax6_0/inst/fsm/cycle_reg[1]_3
    SLICE_X86Y70         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     9.192 f  design_1_i/emax6_0/inst/fsm/ex3d_r/q[31]_i_2/O
                         net (fo=159, routed)         1.096    10.288    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_20
    SLICE_X97Y25         FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[4]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     6.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     7.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     7.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.342    10.827    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLICE_X97Y25         FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[4]_replica_1/C
                         clock pessimism             -0.385    10.442    
                         clock uncertainty           -0.071    10.371    
    SLICE_X97Y25         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    10.305    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[4]_replica_1
  -------------------------------------------------------------------
                         required time                         10.305    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  0.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.094ns (15.334%)  route 0.519ns (84.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.494ns
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Net Delay (Source):      3.168ns (routing 1.465ns, distribution 1.703ns)
  Clock Net Delay (Destination): 3.543ns (routing 1.614ns, distribution 1.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.168     5.653    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y253        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     5.712 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          0.184     5.896    design_1_i/emax6_0/inst/fsm/lopt
    SLICE_X70Y251        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.931 f  design_1_i/emax6_0/inst/fsm/ex2d_r/q[31]_i_2__11_replica_1/O
                         net (fo=153, routed)         0.335     6.266    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11_repN_1_alias
    SLICE_X73Y237        FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.543     5.494    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ACLK
    SLICE_X73Y237        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]/C
                         clock pessimism              0.363     5.857    
    SLICE_X73Y237        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.359     6.216    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.216    
                         arrival time                           6.266    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.094ns (14.710%)  route 0.545ns (85.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.881ns
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Net Delay (Source):      3.168ns (routing 1.465ns, distribution 1.703ns)
  Clock Net Delay (Destination): 3.930ns (routing 1.614ns, distribution 2.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.168     5.653    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y253        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     5.712 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          0.184     5.896    design_1_i/emax6_0/inst/fsm/lopt
    SLICE_X70Y251        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.931 f  design_1_i/emax6_0/inst/fsm/ex2d_r/q[31]_i_2__11_replica_1/O
                         net (fo=153, routed)         0.361     6.292    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11_repN_1_alias
    SLICE_X73Y236        FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.930     5.881    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ACLK
    SLICE_X73Y236        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[9]/C
                         clock pessimism              0.363     6.244    
    SLICE_X73Y236        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.032     6.212    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.212    
                         arrival time                           6.292    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.094ns (17.440%)  route 0.445ns (82.560%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.719ns
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Net Delay (Source):      3.168ns (routing 1.465ns, distribution 1.703ns)
  Clock Net Delay (Destination): 3.768ns (routing 1.614ns, distribution 2.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.168     5.653    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y253        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     5.712 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          0.184     5.896    design_1_i/emax6_0/inst/fsm/lopt
    SLICE_X70Y251        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.931 f  design_1_i/emax6_0/inst/fsm/ex2d_r/q[31]_i_2__11_replica_1/O
                         net (fo=153, routed)         0.261     6.192    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11_repN_1_alias
    SLICE_X74Y235        FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.768     5.719    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ACLK
    SLICE_X74Y235        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]/C
                         clock pessimism              0.363     6.082    
    SLICE_X74Y235        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.032     6.050    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.050    
                         arrival time                           6.192    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/cycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[19]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.160ns (21.769%)  route 0.575ns (78.231%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.920ns
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Net Delay (Source):      3.195ns (routing 1.465ns, distribution 1.730ns)
  Clock Net Delay (Destination): 3.969ns (routing 1.614ns, distribution 2.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.195     5.680    design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/ACLK
    SLICE_X73Y417        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y417        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     5.739 f  design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/cycle_reg[1]/Q
                         net (fo=31, routed)          0.195     5.934    design_1_i/emax6_0/inst/fsm/scon_count_reg[0]_5[1]
    SLICE_X76Y414        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     5.956 r  design_1_i/emax6_0/inst/fsm/i__i_2__18/O
                         net (fo=1, routed)           0.065     6.021    design_1_i/emax6_0/inst/fsm/cycle_reg[1]_111
    SLICE_X76Y413        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.079     6.100 f  design_1_i/emax6_0/inst/fsm/ex2d_r/q[31]_i_2__5/O
                         net (fo=842, routed)         0.315     6.415    design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[31]_7
    SLICE_X76Y422        FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.969     5.920    design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/ACLK
    SLICE_X76Y422        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[19]/C
                         clock pessimism              0.377     6.297    
    SLICE_X76Y422        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.032     6.265    design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.265    
                         arrival time                           6.415    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.094ns (15.486%)  route 0.513ns (84.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.472ns
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      3.168ns (routing 1.465ns, distribution 1.703ns)
  Clock Net Delay (Destination): 3.521ns (routing 1.614ns, distribution 1.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.168     5.653    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y253        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     5.712 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          0.184     5.896    design_1_i/emax6_0/inst/fsm/lopt
    SLICE_X70Y251        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.931 f  design_1_i/emax6_0/inst/fsm/ex2d_r/q[31]_i_2__11_replica_1/O
                         net (fo=153, routed)         0.329     6.260    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11_repN_1_alias
    SLICE_X74Y241        FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.521     5.472    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ACLK
    SLICE_X74Y241        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]/C
                         clock pessimism              0.267     5.739    
    SLICE_X74Y241        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.359     6.098    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]
  -------------------------------------------------------------------
                         required time                         -6.098    
                         arrival time                           6.260    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[21]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.153ns (20.026%)  route 0.611ns (79.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.493ns
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Net Delay (Source):      3.168ns (routing 1.465ns, distribution 1.703ns)
  Clock Net Delay (Destination): 3.542ns (routing 1.614ns, distribution 1.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.168     5.653    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y253        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     5.712 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          0.295     6.007    design_1_i/emax6_0/inst/fsm/lopt
    SLICE_X56Y254        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.094     6.101 f  design_1_i/emax6_0/inst/fsm/ex2d_r/q[31]_i_2__11_replica/O
                         net (fo=239, routed)         0.316     6.417    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11_repN_alias
    SLICE_X71Y238        FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.542     5.493    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ACLK
    SLICE_X71Y238        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[21]/C
                         clock pessimism              0.363     5.856    
    SLICE_X71Y238        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.359     6.215    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.215    
                         arrival time                           6.417    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.153ns (19.343%)  route 0.638ns (80.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.890ns
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Net Delay (Source):      3.168ns (routing 1.465ns, distribution 1.703ns)
  Clock Net Delay (Destination): 3.939ns (routing 1.614ns, distribution 2.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.168     5.653    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y253        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     5.712 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          0.295     6.007    design_1_i/emax6_0/inst/fsm/lopt
    SLICE_X56Y254        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.094     6.101 f  design_1_i/emax6_0/inst/fsm/ex2d_r/q[31]_i_2__11_replica/O
                         net (fo=239, routed)         0.343     6.444    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11_repN_alias
    SLICE_X71Y237        FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.939     5.890    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ACLK
    SLICE_X71Y237        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]/C
                         clock pessimism              0.363     6.253    
    SLICE_X71Y237        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.032     6.221    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.221    
                         arrival time                           6.444    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.153ns (18.983%)  route 0.653ns (81.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.495ns
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Net Delay (Source):      3.168ns (routing 1.465ns, distribution 1.703ns)
  Clock Net Delay (Destination): 3.544ns (routing 1.614ns, distribution 1.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.610     1.610    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.240 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     2.461    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.485 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.168     5.653    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y253        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     5.712 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          0.295     6.007    design_1_i/emax6_0/inst/fsm/lopt
    SLICE_X56Y254        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.094     6.101 f  design_1_i/emax6_0/inst/fsm/ex2d_r/q[31]_i_2__11_replica/O
                         net (fo=239, routed)         0.358     6.459    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11_repN_alias
    SLICE_X71Y236        FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.799     1.799    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.672 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.923    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      3.544     5.495    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ACLK
    SLICE_X71Y236        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[8]/C
                         clock pessimism              0.363     5.858    
    SLICE_X71Y236        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.359     6.217    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.217    
                         arrival time                           6.459    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.098ns (18.992%)  route 0.418ns (81.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      1.931ns (routing 0.883ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.157ns (routing 0.990ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          0.985     0.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.215 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.364    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.381 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      1.931     3.312    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y253        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.351 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          0.225     3.576    design_1_i/emax6_0/inst/fsm/lopt
    SLICE_X56Y254        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     3.635 f  design_1_i/emax6_0/inst/fsm/ex2d_r/q[31]_i_2__11_replica/O
                         net (fo=239, routed)         0.193     3.828    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11_repN_alias
    SLICE_X68Y258        FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.106     1.106    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.811 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.981    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      2.157     3.157    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/ACLK
    SLICE_X68Y258        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[5]/C
                         clock pessimism              0.200     3.357    
    SLICE_X68Y258        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.212     3.569    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.569    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.098ns (17.754%)  route 0.454ns (82.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      1.931ns (routing 0.883ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.990ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          0.985     0.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.215 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.364    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.381 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      1.931     3.312    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y253        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.351 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          0.225     3.576    design_1_i/emax6_0/inst/fsm/lopt
    SLICE_X56Y254        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     3.635 f  design_1_i/emax6_0/inst/fsm/ex2d_r/q[31]_i_2__11_replica/O
                         net (fo=239, routed)         0.229     3.864    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11_repN_alias
    SLICE_X71Y259        FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y51        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.106     1.106    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.811 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.981    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=134057, routed)      2.166     3.166    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/ACLK
    SLICE_X71Y259        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[6]/C
                         clock pessimism              0.200     3.366    
    SLICE_X71Y259        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.212     3.578    design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  0.286    





