Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ed788d3ced447bb985ab362f4c5dbb9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alurev16_bit_tb_behav xil_defaultlib.alurev16_bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/alurev16_bit.v" Line 5. Module alurev16_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 26. Module dpgGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 3. Module feyGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 18. Module tofGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 35. Module dkgGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/shifting_block.v" Line 3. Module shifting_start has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 26. Module dpgGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 3. Module feyGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 18. Module tofGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 35. Module dkgGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/shifting_block.v" Line 19. Module shifting_mid has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 26. Module dpgGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Xilinx/New_everything/Reversible_ALU/Reversible_ALU.srcs/sources_1/imports/NEWALU/gates.v" Line 10. Module fredGate has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dpgGate
Compiling module xil_defaultlib.fredGate
Compiling module xil_defaultlib.feyGate
Compiling module xil_defaultlib.tofGate
Compiling module xil_defaultlib.dkgGate
Compiling module xil_defaultlib.shifting_start
Compiling module xil_defaultlib.one_bit_start
Compiling module xil_defaultlib.shifting_mid
Compiling module xil_defaultlib.one_bit_mid
Compiling module xil_defaultlib.shifting_end
Compiling module xil_defaultlib.one_bit_end
Compiling module xil_defaultlib.alurev16_bit
Compiling module xil_defaultlib.alurev16_bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alurev16_bit_tb_behav
