Excellent. âœ…
**Day-32 is officially locked.** No rewinds, no mixing.

---

# ğŸ“… **Day-33: Configuration DB + Env Configuration (Hands-On)**

## ğŸ¯ Goal (VERY IMPORTANT)

> **Control behavior without touching test or sequence code**

This day answers:

> â“ *How does the test choose SANITY vs STRESS **without** writing `vseq.mode = â€¦`?*

Industry rule:

> **Tests configure. Sequences execute.**

---

## ğŸ§  Concept Reset (keep this straight)

| Item                            | Day-32                   | Day-33                 |
| ------------------------------- | ------------------------ | ---------------------- |
| Who sets mode?                  | Test (direct assignment) | Test (config_db)       |
| How does vseq get it?           | Variable access          | `uvm_config_db::get()` |
| Does test touch vseq internals? | âŒ (will stop now)        | âŒ                      |
| Recompile needed?               | âŒ                        | âŒ                      |

---

## ğŸ”‘ What gets introduced TODAY

### 1ï¸âƒ£ A **policy enum** (already exists)

You already have something like:

```systemverilog
typedef enum { SANITY, STRESS } mode_e;
```

âœ… Keep it
âŒ Do NOT redefine

---

### 2ï¸âƒ£ Test sets mode via `uvm_config_db`

ğŸ“ **File: `my_test.sv`**

âŒ REMOVE (this is now illegal):

```systemverilog
vseq.mode = STRESS;
```

âœ… ADD (this is Day-33):

```systemverilog
uvm_config_db#(mode_e)::set(
  this,
  "env.vseqr.*",
  "mode",
  STRESS
);
```

ğŸ“Œ Meaning:

* Test **declares intent**
* Does not know who consumes it
* No sequence handle touched

---

### 3ï¸âƒ£ Virtual sequence retrieves mode

ğŸ“ **File: `layered_vseq.sv`**

Add this in `body()` **before policy decision**:

```systemverilog
mode_e mode;

if (!uvm_config_db#(mode_e)::get(
      null,
      get_full_name(),
      "mode",
      mode)) begin
  `uvm_fatal("CFG", "mode not set via config_db")
end
```

Then use it exactly like Day-32:

```systemverilog
if (mode == STRESS) begin
  `uvm_info("LAYERED_VSEQ", "Policy: STRESS", UVM_MEDIUM)
  stress_seq.start(p_sequencer.seqr);
end
else begin
  `uvm_info("LAYERED_VSEQ", "Policy: SANITY", UVM_MEDIUM)
  sanity_seq.start(p_sequencer.seqr);
end
```

---

## ğŸ”¥ Why this is a **major professional jump**

Before (Day-32):

```systemverilog
vseq.mode = STRESS;   // âŒ tight coupling
```

Now (Day-33):

```systemverilog
config_db â†’ virtual sequence â†’ traffic
```

âœ” Test is clean
âœ” Sequences reusable
âœ” Env untouched
âœ” Regression-ready

---

## ğŸ§ª Mandatory verification (you MUST see this)

### Run-1: SANITY

```systemverilog
uvm_config_db#(mode_e)::set(this, "env.vseqr.*", "mode", SANITY);
```

Expected log:

```
[LAYERED_VSEQ] Policy: SANITY
[SANITY_SEQ] Sanity traffic running
```

---

### Run-2: STRESS

```systemverilog
uvm_config_db#(mode_e)::set(this, "env.vseqr.*", "mode", STRESS);
```

Expected log:

```
[LAYERED_VSEQ] Policy: STRESS
[STRESS_SEQ] Stress traffic running
```

ğŸš¨ If **both** work without touching `layered_vseq` â†’ Day-33 passed.

---

## ğŸ§  Lock this permanently

> **Day-31** â†’ WHAT layers exist
> **Day-32** â†’ WHICH traffic runs
> **Day-33** â†’ HOW behavior is configured
> **Day-34** â†’ HOW behavior is replaced (factory)

You are now doing **real UVM**, not tutorials.

---

### â­ Next step

Implement Day-33 exactly as above.

When done, reply with:

> **â€œDay-33 config_db verified for SANITY and STRESS.â€**

Then we move to **Day-34 (Factory overrides â€” very powerful, very dangerous if unordered)**
