Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 14 19:20:58 2020
| Host         : DESKTOP-K5RU7EC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calc_lab10_timing_summary_routed.rpt -pb calc_lab10_timing_summary_routed.pb -rpx calc_lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : calc_lab10
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnD (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnU (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.239        0.000                      0                   36        0.261        0.000                      0                   36        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.239        0.000                      0                   36        0.261        0.000                      0                   36        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 2.785ns (42.048%)  route 3.838ns (57.952%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X2Y14          FDPE                                         r  calc_unit/r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  calc_unit/r1/Q_reg[0]_P/Q
                         net (fo=9, routed)           0.616     6.289    calc_unit/r1/Q_reg[0]_P_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.413 r  calc_unit/r1/led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.650     7.062    calc_unit/r1/Q_reg[0]_P_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124     7.186 r  calc_unit/r1/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.518     7.704    calc_unit/r1/Q_reg[2]_1[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.828 r  calc_unit/r1/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.828    calc_unit/a/out0_inferred__1/i___35_carry_1[0]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.375 r  calc_unit/a/out0_inferred__1/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.752     9.127    calc_unit/a/out0_inferred__1/i___0_carry__0_n_5
    SLICE_X1Y17          LUT4 (Prop_lut4_I1_O)        0.302     9.429 r  calc_unit/a/i___35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.429    calc_unit/a/i___35_carry_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.830 r  calc_unit/a/out0_inferred__1/i___35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.830    calc_unit/a/out0_inferred__1/i___35_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.052 r  calc_unit/a/out0_inferred__1/i___35_carry__0/O[0]
                         net (fo=1, routed)           0.582    10.634    calc_unit/a/out0_inferred__1/i___35_carry__0_n_7
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.299    10.933 r  calc_unit/a/Q[7]_i_2/O
                         net (fo=1, routed)           0.159    11.092    calc_unit/a/Q[7]_i_2_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.124    11.216 r  calc_unit/a/Q[7]_i_1/O
                         net (fo=2, routed)           0.562    11.778    calc_unit/r2/D[7]
    SLICE_X0Y18          FDCE                                         r  calc_unit/r2/Q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.509    14.850    calc_unit/r2/CLK
    SLICE_X0Y18          FDCE                                         r  calc_unit/r2/Q_reg[7]_lopt_replica/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)       -0.072    15.017    calc_unit/r2/Q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 2.785ns (42.019%)  route 3.843ns (57.981%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X2Y14          FDPE                                         r  calc_unit/r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  calc_unit/r1/Q_reg[0]_P/Q
                         net (fo=9, routed)           0.616     6.289    calc_unit/r1/Q_reg[0]_P_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.413 r  calc_unit/r1/led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.650     7.062    calc_unit/r1/Q_reg[0]_P_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124     7.186 r  calc_unit/r1/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.518     7.704    calc_unit/r1/Q_reg[2]_1[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.828 r  calc_unit/r1/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.828    calc_unit/a/out0_inferred__1/i___35_carry_1[0]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.375 r  calc_unit/a/out0_inferred__1/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.752     9.127    calc_unit/a/out0_inferred__1/i___0_carry__0_n_5
    SLICE_X1Y17          LUT4 (Prop_lut4_I1_O)        0.302     9.429 r  calc_unit/a/i___35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.429    calc_unit/a/i___35_carry_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.830 r  calc_unit/a/out0_inferred__1/i___35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.830    calc_unit/a/out0_inferred__1/i___35_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.052 r  calc_unit/a/out0_inferred__1/i___35_carry__0/O[0]
                         net (fo=1, routed)           0.582    10.634    calc_unit/a/out0_inferred__1/i___35_carry__0_n_7
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.299    10.933 r  calc_unit/a/Q[7]_i_2/O
                         net (fo=1, routed)           0.159    11.092    calc_unit/a/Q[7]_i_2_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.124    11.216 r  calc_unit/a/Q[7]_i_1/O
                         net (fo=2, routed)           0.566    11.782    calc_unit/r2/D[7]
    SLICE_X0Y16          FDCE                                         r  calc_unit/r2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.512    14.853    calc_unit/r2/CLK
    SLICE_X0Y16          FDCE                                         r  calc_unit/r2/Q_reg[7]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y16          FDCE (Setup_fdce_C_D)       -0.067    15.025    calc_unit/r2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 2.678ns (42.159%)  route 3.674ns (57.841%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X2Y14          FDPE                                         r  calc_unit/r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  calc_unit/r1/Q_reg[0]_P/Q
                         net (fo=9, routed)           0.616     6.289    calc_unit/r1/Q_reg[0]_P_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.413 r  calc_unit/r1/led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.510     6.922    calc_unit/r1/Q_reg[0]_P_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.046 r  calc_unit/r1/i___0_carry_i_1/O
                         net (fo=1, routed)           0.658     7.704    calc_unit/a/DI[2]
    SLICE_X1Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.089 r  calc_unit/a/out0_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.089    calc_unit/a/out0_inferred__1/i___0_carry_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.311 r  calc_unit/a/out0_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.448     8.759    calc_unit/a/out0_inferred__1/i___0_carry__0_n_7
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.299     9.058 r  calc_unit/a/i___35_carry_i_4/O
                         net (fo=1, routed)           0.000     9.058    calc_unit/a/i___35_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.638 r  calc_unit/a/out0_inferred__1/i___35_carry/O[2]
                         net (fo=1, routed)           0.307     9.945    calc_unit/a/out0_inferred__1/i___35_carry_n_5
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.302    10.247 r  calc_unit/a/Q[5]_i_2/O
                         net (fo=1, routed)           0.491    10.738    calc_unit/r1/Q_reg[5]_2
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124    10.862 r  calc_unit/r1/Q[5]_i_1/O
                         net (fo=2, routed)           0.645    11.506    calc_unit/r2/D[5]
    SLICE_X0Y17          FDCE                                         r  calc_unit/r2/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.511    14.852    calc_unit/r2/CLK
    SLICE_X0Y17          FDCE                                         r  calc_unit/r2/Q_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)       -0.103    14.988    calc_unit/r2/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 2.326ns (37.789%)  route 3.829ns (62.211%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X2Y14          FDPE                                         r  calc_unit/r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  calc_unit/r1/Q_reg[0]_P/Q
                         net (fo=9, routed)           0.616     6.289    calc_unit/r1/Q_reg[0]_P_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.413 r  calc_unit/r1/led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.510     6.922    calc_unit/r1/Q_reg[0]_P_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.046 r  calc_unit/r1/i___0_carry_i_1/O
                         net (fo=1, routed)           0.658     7.704    calc_unit/a/DI[2]
    SLICE_X1Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.089 r  calc_unit/a/out0_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.089    calc_unit/a/out0_inferred__1/i___0_carry_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.311 r  calc_unit/a/out0_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.448     8.759    calc_unit/a/out0_inferred__1/i___0_carry__0_n_7
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.299     9.058 r  calc_unit/a/i___35_carry_i_4/O
                         net (fo=1, routed)           0.000     9.058    calc_unit/a/i___35_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.285 r  calc_unit/a/out0_inferred__1/i___35_carry/O[1]
                         net (fo=1, routed)           0.506     9.791    calc_unit/a/out0_inferred__1/i___35_carry_n_6
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.303    10.094 r  calc_unit/a/Q[4]_i_2/O
                         net (fo=1, routed)           0.492    10.586    calc_unit/r1/Q_reg[4]_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124    10.710 r  calc_unit/r1/Q[4]_i_1/O
                         net (fo=2, routed)           0.599    11.309    calc_unit/r2/D[4]
    SLICE_X2Y16          FDCE                                         r  calc_unit/r2/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.512    14.853    calc_unit/r2/CLK
    SLICE_X2Y16          FDCE                                         r  calc_unit/r2/Q_reg[4]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDCE (Setup_fdce_C_D)       -0.031    15.061    calc_unit/r2/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -11.309    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 2.678ns (43.915%)  route 3.420ns (56.085%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X2Y14          FDPE                                         r  calc_unit/r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  calc_unit/r1/Q_reg[0]_P/Q
                         net (fo=9, routed)           0.616     6.289    calc_unit/r1/Q_reg[0]_P_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.413 r  calc_unit/r1/led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.510     6.922    calc_unit/r1/Q_reg[0]_P_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.046 r  calc_unit/r1/i___0_carry_i_1/O
                         net (fo=1, routed)           0.658     7.704    calc_unit/a/DI[2]
    SLICE_X1Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.089 r  calc_unit/a/out0_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.089    calc_unit/a/out0_inferred__1/i___0_carry_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.311 r  calc_unit/a/out0_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.448     8.759    calc_unit/a/out0_inferred__1/i___0_carry__0_n_7
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.299     9.058 r  calc_unit/a/i___35_carry_i_4/O
                         net (fo=1, routed)           0.000     9.058    calc_unit/a/i___35_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.638 r  calc_unit/a/out0_inferred__1/i___35_carry/O[2]
                         net (fo=1, routed)           0.307     9.945    calc_unit/a/out0_inferred__1/i___35_carry_n_5
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.302    10.247 r  calc_unit/a/Q[5]_i_2/O
                         net (fo=1, routed)           0.491    10.738    calc_unit/r1/Q_reg[5]_2
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124    10.862 r  calc_unit/r1/Q[5]_i_1/O
                         net (fo=2, routed)           0.390    11.252    calc_unit/r2/D[5]
    SLICE_X0Y17          FDCE                                         r  calc_unit/r2/Q_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.511    14.852    calc_unit/r2/CLK
    SLICE_X0Y17          FDCE                                         r  calc_unit/r2/Q_reg[5]_lopt_replica/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)       -0.081    15.010    calc_unit/r2/Q_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.742ns (44.838%)  route 3.373ns (55.162%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X2Y14          FDPE                                         r  calc_unit/r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  calc_unit/r1/Q_reg[0]_P/Q
                         net (fo=9, routed)           0.616     6.289    calc_unit/r1/Q_reg[0]_P_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.413 r  calc_unit/r1/led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.510     6.922    calc_unit/r1/Q_reg[0]_P_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.046 r  calc_unit/r1/i___0_carry_i_1/O
                         net (fo=1, routed)           0.658     7.704    calc_unit/a/DI[2]
    SLICE_X1Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.089 r  calc_unit/a/out0_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.089    calc_unit/a/out0_inferred__1/i___0_carry_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.311 r  calc_unit/a/out0_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.448     8.759    calc_unit/a/out0_inferred__1/i___0_carry__0_n_7
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.299     9.058 r  calc_unit/a/i___35_carry_i_4/O
                         net (fo=1, routed)           0.000     9.058    calc_unit/a/i___35_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.698 r  calc_unit/a/out0_inferred__1/i___35_carry/O[3]
                         net (fo=1, routed)           0.438    10.136    calc_unit/a/out0_inferred__1/i___35_carry_n_4
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.306    10.442 r  calc_unit/a/Q[6]_i_2/O
                         net (fo=1, routed)           0.171    10.613    calc_unit/r1/Q_reg[6]_1
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124    10.737 r  calc_unit/r1/Q[6]_i_1/O
                         net (fo=2, routed)           0.532    11.270    calc_unit/r2/D[6]
    SLICE_X2Y17          FDCE                                         r  calc_unit/r2/Q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.511    14.852    calc_unit/r2/CLK
    SLICE_X2Y17          FDCE                                         r  calc_unit/r2/Q_reg[6]_lopt_replica/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)       -0.045    15.046    calc_unit/r2/Q_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.742ns (44.838%)  route 3.373ns (55.162%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X2Y14          FDPE                                         r  calc_unit/r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  calc_unit/r1/Q_reg[0]_P/Q
                         net (fo=9, routed)           0.616     6.289    calc_unit/r1/Q_reg[0]_P_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.413 r  calc_unit/r1/led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.510     6.922    calc_unit/r1/Q_reg[0]_P_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.046 r  calc_unit/r1/i___0_carry_i_1/O
                         net (fo=1, routed)           0.658     7.704    calc_unit/a/DI[2]
    SLICE_X1Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.089 r  calc_unit/a/out0_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.089    calc_unit/a/out0_inferred__1/i___0_carry_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.311 r  calc_unit/a/out0_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.448     8.759    calc_unit/a/out0_inferred__1/i___0_carry__0_n_7
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.299     9.058 r  calc_unit/a/i___35_carry_i_4/O
                         net (fo=1, routed)           0.000     9.058    calc_unit/a/i___35_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.698 r  calc_unit/a/out0_inferred__1/i___35_carry/O[3]
                         net (fo=1, routed)           0.438    10.136    calc_unit/a/out0_inferred__1/i___35_carry_n_4
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.306    10.442 r  calc_unit/a/Q[6]_i_2/O
                         net (fo=1, routed)           0.171    10.613    calc_unit/r1/Q_reg[6]_1
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124    10.737 r  calc_unit/r1/Q[6]_i_1/O
                         net (fo=2, routed)           0.532    11.270    calc_unit/r2/D[6]
    SLICE_X2Y17          FDCE                                         r  calc_unit/r2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.511    14.852    calc_unit/r2/CLK
    SLICE_X2Y17          FDCE                                         r  calc_unit/r2/Q_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)       -0.031    15.060    calc_unit/r2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 2.326ns (38.595%)  route 3.701ns (61.405%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X2Y14          FDPE                                         r  calc_unit/r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDPE (Prop_fdpe_C_Q)         0.518     5.672 r  calc_unit/r1/Q_reg[0]_P/Q
                         net (fo=9, routed)           0.616     6.289    calc_unit/r1/Q_reg[0]_P_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.413 r  calc_unit/r1/led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.510     6.922    calc_unit/r1/Q_reg[0]_P_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.046 r  calc_unit/r1/i___0_carry_i_1/O
                         net (fo=1, routed)           0.658     7.704    calc_unit/a/DI[2]
    SLICE_X1Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.089 r  calc_unit/a/out0_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.089    calc_unit/a/out0_inferred__1/i___0_carry_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.311 r  calc_unit/a/out0_inferred__1/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.448     8.759    calc_unit/a/out0_inferred__1/i___0_carry__0_n_7
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.299     9.058 r  calc_unit/a/i___35_carry_i_4/O
                         net (fo=1, routed)           0.000     9.058    calc_unit/a/i___35_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.285 r  calc_unit/a/out0_inferred__1/i___35_carry/O[1]
                         net (fo=1, routed)           0.506     9.791    calc_unit/a/out0_inferred__1/i___35_carry_n_6
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.303    10.094 r  calc_unit/a/Q[4]_i_2/O
                         net (fo=1, routed)           0.492    10.586    calc_unit/r1/Q_reg[4]_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124    10.710 r  calc_unit/r1/Q[4]_i_1/O
                         net (fo=2, routed)           0.471    11.181    calc_unit/r2/D[4]
    SLICE_X2Y18          FDCE                                         r  calc_unit/r2/Q_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.509    14.850    calc_unit/r2/CLK
    SLICE_X2Y18          FDCE                                         r  calc_unit/r2/Q_reg[4]_lopt_replica/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)       -0.031    15.058    calc_unit/r2/Q_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -11.181    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.583ns (35.447%)  route 2.883ns (64.553%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X0Y13          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          1.030     6.641    calc_unit/r1/Q[0]
    SLICE_X2Y14          LUT3 (Prop_lut3_I0_O)        0.124     6.765 r  calc_unit/r1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.765    calc_unit/a/S[1]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.343 r  calc_unit/a/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.848     8.191    calc_unit/a/data0[2]
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.301     8.492 r  calc_unit/a/Q[2]_i_2/O
                         net (fo=1, routed)           0.295     8.787    calc_unit/r1/Q_reg[2]_2
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.911 r  calc_unit/r1/Q[2]_i_1/O
                         net (fo=2, routed)           0.709     9.620    calc_unit/r2/D[2]
    SLICE_X3Y15          FDCE                                         r  calc_unit/r2/Q_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.513    14.854    calc_unit/r2/CLK
    SLICE_X3Y15          FDCE                                         r  calc_unit/r2/Q_reg[2]_lopt_replica/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)       -0.058    15.035    calc_unit/r2/Q_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 1.448ns (32.822%)  route 2.964ns (67.178%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    calc_unit/r1/CLK
    SLICE_X0Y13          FDCE                                         r  calc_unit/r1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc_unit/r1/Q_reg[2]/Q
                         net (fo=16, routed)          0.704     6.315    calc_unit/r1/Q[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I3_O)        0.124     6.439 r  calc_unit/r1/i___0_carry_i_2/O
                         net (fo=1, routed)           0.621     7.059    calc_unit/a/DI[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.497 r  calc_unit/a/out0_inferred__1/i___0_carry/O[3]
                         net (fo=3, routed)           0.789     8.286    calc_unit/a/out0_inferred__1/i___0_carry_n_4
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.306     8.592 r  calc_unit/a/Q[3]_i_2/O
                         net (fo=1, routed)           0.264     8.856    calc_unit/r1/Q_reg[3]_3
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.124     8.980 r  calc_unit/r1/Q[3]_i_1/O
                         net (fo=2, routed)           0.586     9.566    calc_unit/r2/D[3]
    SLICE_X1Y17          FDCE                                         r  calc_unit/r2/Q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.511    14.852    calc_unit/r2/CLK
    SLICE_X1Y17          FDCE                                         r  calc_unit/r2/Q_reg[3]_lopt_replica/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.103    14.988    calc_unit/r2/Q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  5.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    disp_unit/timer/CLK
    SLICE_X5Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp_unit/timer/Q_reg_reg[11]/Q
                         net (fo=2, routed)           0.117     1.732    disp_unit/timer/Q_reg_reg[11]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    disp_unit/timer/Q_reg_reg[8]_i_1_n_4
    SLICE_X5Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     1.989    disp_unit/timer/CLK
    SLICE_X5Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.105     1.579    disp_unit/timer/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    disp_unit/timer/CLK
    SLICE_X5Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  disp_unit/timer/Q_reg_reg[15]/Q
                         net (fo=2, routed)           0.117     1.731    disp_unit/timer/Q_reg_reg[15]
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    disp_unit/timer/Q_reg_reg[12]_i_1_n_4
    SLICE_X5Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    disp_unit/timer/CLK
    SLICE_X5Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X5Y12          FDCE (Hold_fdce_C_D)         0.105     1.578    disp_unit/timer/Q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.475    disp_unit/timer/CLK
    SLICE_X5Y9           FDCE                                         r  disp_unit/timer/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  disp_unit/timer/Q_reg_reg[3]/Q
                         net (fo=2, routed)           0.117     1.733    disp_unit/timer/Q_reg_reg[3]
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  disp_unit/timer/Q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    disp_unit/timer/Q_reg_reg[0]_i_1_n_4
    SLICE_X5Y9           FDCE                                         r  disp_unit/timer/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.863     1.990    disp_unit/timer/CLK
    SLICE_X5Y9           FDCE                                         r  disp_unit/timer/Q_reg_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y9           FDCE (Hold_fdce_C_D)         0.105     1.580    disp_unit/timer/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 calc_unit/r2/Q_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    calc_unit/r2/CLK
    SLICE_X3Y14          FDCE                                         r  calc_unit/r2/Q_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  calc_unit/r2/Q_reg[0]_C/Q
                         net (fo=2, routed)           0.168     1.783    calc_unit/r1/Q_reg[0]_C_3
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.045     1.828 r  calc_unit/r1/Q[0]_C_i_1/O
                         net (fo=1, routed)           0.000     1.828    calc_unit/r2/Q_reg[0]_C_1
    SLICE_X3Y14          FDCE                                         r  calc_unit/r2/Q_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     1.988    calc_unit/r2/CLK
    SLICE_X3Y14          FDCE                                         r  calc_unit/r2/Q_reg[0]_C/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.091     1.565    calc_unit/r2/Q_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    disp_unit/timer/CLK
    SLICE_X5Y10          FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp_unit/timer/Q_reg_reg[7]/Q
                         net (fo=2, routed)           0.120     1.735    disp_unit/timer/Q_reg_reg[7]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  disp_unit/timer/Q_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    disp_unit/timer/Q_reg_reg[4]_i_1_n_4
    SLICE_X5Y10          FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     1.989    disp_unit/timer/CLK
    SLICE_X5Y10          FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.105     1.579    disp_unit/timer/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    disp_unit/timer/CLK
    SLICE_X5Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp_unit/timer/Q_reg_reg[8]/Q
                         net (fo=2, routed)           0.116     1.731    disp_unit/timer/Q_reg_reg[8]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    disp_unit/timer/Q_reg_reg[8]_i_1_n_7
    SLICE_X5Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     1.989    disp_unit/timer/CLK
    SLICE_X5Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[8]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.105     1.579    disp_unit/timer/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    disp_unit/timer/CLK
    SLICE_X5Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  disp_unit/timer/Q_reg_reg[12]/Q
                         net (fo=2, routed)           0.116     1.730    disp_unit/timer/Q_reg_reg[12]
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    disp_unit/timer/Q_reg_reg[12]_i_1_n_7
    SLICE_X5Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    disp_unit/timer/CLK
    SLICE_X5Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X5Y12          FDCE (Hold_fdce_C_D)         0.105     1.578    disp_unit/timer/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    disp_unit/timer/CLK
    SLICE_X5Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp_unit/timer/Q_reg_reg[10]/Q
                         net (fo=2, routed)           0.120     1.736    disp_unit/timer/Q_reg_reg[10]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    disp_unit/timer/Q_reg_reg[8]_i_1_n_5
    SLICE_X5Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     1.989    disp_unit/timer/CLK
    SLICE_X5Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.105     1.579    disp_unit/timer/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    disp_unit/timer/CLK
    SLICE_X5Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  disp_unit/timer/Q_reg_reg[14]/Q
                         net (fo=2, routed)           0.121     1.735    disp_unit/timer/Q_reg_reg[14]
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    disp_unit/timer/Q_reg_reg[12]_i_1_n_5
    SLICE_X5Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    disp_unit/timer/CLK
    SLICE_X5Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X5Y12          FDCE (Hold_fdce_C_D)         0.105     1.578    disp_unit/timer/Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.475    disp_unit/timer/CLK
    SLICE_X5Y9           FDCE                                         r  disp_unit/timer/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  disp_unit/timer/Q_reg_reg[2]/Q
                         net (fo=2, routed)           0.121     1.737    disp_unit/timer/Q_reg_reg[2]
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  disp_unit/timer/Q_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    disp_unit/timer/Q_reg_reg[0]_i_1_n_5
    SLICE_X5Y9           FDCE                                         r  disp_unit/timer/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.863     1.990    disp_unit/timer/CLK
    SLICE_X5Y9           FDCE                                         r  disp_unit/timer/Q_reg_reg[2]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y9           FDCE (Hold_fdce_C_D)         0.105     1.580    disp_unit/timer/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    calc_unit/r1/Q_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    calc_unit/r1/Q_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    calc_unit/r1/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    calc_unit/r1/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    calc_unit/r1/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    calc_unit/r1/Q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    calc_unit/r1/Q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    calc_unit/r1/Q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    calc_unit/r1/Q_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    calc_unit/r1/Q_reg[0]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    calc_unit/r1/Q_reg[0]_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    calc_unit/r1/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    calc_unit/r1/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    calc_unit/r1/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc_unit/r1/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    calc_unit/r1/Q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    calc_unit/r1/Q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    calc_unit/r1/Q_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    calc_unit/r2/Q_reg[0]_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    calc_unit/r1/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc_unit/r1/Q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    calc_unit/r2/Q_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    calc_unit/r2/Q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    calc_unit/r2/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    calc_unit/r2/Q_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    calc_unit/r2/Q_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    calc_unit/r2/Q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    calc_unit/r2/Q_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    calc_unit/r2/Q_reg[5]_lopt_replica/C



