
nios2_sw.elf:     file format elf32-littlenios2
nios2_sw.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0000022c

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00003284 memsz 0x00003284 flags r-x
    LOAD off    0x000042a4 vaddr 0x000032a4 paddr 0x0000467c align 2**12
         filesz 0x000013d8 memsz 0x000013d8 flags rw-
    LOAD off    0x00005a54 vaddr 0x00005a54 paddr 0x00005a54 align 2**12
         filesz 0x00000000 memsz 0x00000120 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   0000020c  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00003020  0000022c  0000022c  0000122c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000058  0000324c  0000324c  0000424c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000013d8  000032a4  0000467c  000042a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000120  00005a54  00005a54  00005a54  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory2_0 00000000  00005b74  00005b74  0000567c  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  0000567c  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000720  00000000  00000000  000056a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00008cca  00000000  00000000  00005dc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000034e7  00000000  00000000  0000ea8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00003835  00000000  00000000  00011f71  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000ecc  00000000  00000000  000157a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00001f24  00000000  00000000  00016674  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000009fd  00000000  00000000  00018598  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  00018f98  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000160  00000000  00000000  00018fd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0001b0e3  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  0001b0e6  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0001b0f2  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0001b0f3  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0001b0f4  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0001b0f8  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0001b0fc  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000006  00000000  00000000  0001b100  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000006  00000000  00000000  0001b106  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000006  00000000  00000000  0001b10c  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000009  00000000  00000000  0001b112  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000001d  00000000  00000000  0001b11b  2**0
                  CONTENTS, READONLY
 29 .jdi          00004056  00000000  00000000  0001b138  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     00049961  00000000  00000000  0001f18e  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
0000022c l    d  .text	00000000 .text
0000324c l    d  .rodata	00000000 .rodata
000032a4 l    d  .rwdata	00000000 .rwdata
00005a54 l    d  .bss	00000000 .bss
00005b74 l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../nios2_sw_bsp//obj/HAL/src/crt0.o
00000264 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
000032a4 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 alt_load.c
00000470 l     F .text	00000064 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
000005fc l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0000074c l     F .text	00000038 alt_dev_reg
00003384 l     O .rwdata	00001060 jtag_uart_0
000043e4 l     O .rwdata	000000c4 uart_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00000a4c l     F .text	00000204 altera_avalon_jtag_uart_irq
00000c50 l     F .text	000000a8 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00001428 l     F .text	00000098 altera_avalon_uart_irq
000014c0 l     F .text	000000e0 altera_avalon_uart_rxirq
000015a0 l     F .text	00000144 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00001738 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00001964 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
00001df8 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00001f3c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00001f68 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00002400 l     F .text	000000e0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00002558 l     F .text	00000050 alt_get_errno
000025a8 l     F .text	000000f4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
000030c4 l     F .text	0000006c udivmodsi4
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_exit.c
00005a70 g     O .bss	00000004 alt_instruction_exception_handler
00000554 g     F .text	00000078 alt_main
000002bc g     F .text	00000080 _puts_r
00005a74 g     O .bss	00000100 alt_irq
0000467c g       *ABS*	00000000 __flash_rwdata_start
00002a18 g     F .text	00000020 altera_nios2_gen2_irq_init
00000000  w      *UND*	00000000 __errno
00000000 g     F .entry	0000000c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
00005a54 g     O .bss	00000004 errno
00005a5c g     O .bss	00000004 alt_argv
0000c650 g       *ABS*	00000000 _gp
000005cc g     F .text	00000030 usleep
000044d0 g     O .rwdata	00000180 alt_fd_list
00002a38 g     F .text	00000090 alt_find_dev
00002db0 g     F .text	00000028 memcpy
000024e0 g     F .text	00000078 alt_io_redirect
0000324c g       *ABS*	00000000 __DTOR_END__
0000033c g     F .text	00000014 puts
00002cb0 g     F .text	0000009c alt_exception_cause_generated_bad_addr
00000e4c g     F .text	0000020c altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
000031e0 g     F .text	00000008 .hidden __udivsi3
00004668 g     O .rwdata	00000004 alt_max_fd
00004650 g     O .rwdata	00000004 _global_impure_ptr
00005b74 g       *ABS*	00000000 __bss_end
00002310 g     F .text	000000f0 alt_iic_isr_register
00002914 g     F .text	00000104 alt_tick
00001380 g     F .text	000000a8 altera_avalon_uart_init
000022c4 g     F .text	0000004c alt_ic_irq_enabled
0000287c g     F .text	00000098 alt_alarm_stop
00005a64 g     O .bss	00000004 alt_irq_active
000000fc g     F .exceptions	000000d0 alt_irq_handler
000044a8 g     O .rwdata	00000028 alt_dev_null
00001f20 g     F .text	0000001c alt_dcache_flush_all
0000467c g       *ABS*	00000000 __ram_rwdata_end
00004660 g     O .rwdata	00000008 alt_dev_list
0000064c g     F .text	00000100 write
000032a4 g       *ABS*	00000000 __ram_rodata_end
000031e8 g     F .text	00000008 .hidden __umodsi3
00005b74 g       *ABS*	00000000 end
000019b4 g     F .text	000001ac altera_avalon_uart_write
00000988 g     F .text	000000c4 altera_avalon_jtag_uart_init
000001cc g     F .exceptions	00000060 alt_instruction_exception_entry
0000324c g       *ABS*	00000000 __CTOR_LIST__
00008000 g       *ABS*	00000000 __alt_stack_pointer
000012d0 g     F .text	00000060 altera_avalon_uart_write_fd
00001330 g     F .text	00000050 altera_avalon_uart_close_fd
00001058 g     F .text	00000218 altera_avalon_jtag_uart_write
00002f28 g     F .text	0000019c __call_exitprocs
0000022c g     F .text	0000003c _start
00005a68 g     O .bss	00000004 _alt_tick_rate
00005a6c g     O .bss	00000004 _alt_nticks
000007b8 g     F .text	0000006c alt_sys_init
00002dd8 g     F .text	00000150 __register_exitproc
00000cf8 g     F .text	00000068 altera_avalon_jtag_uart_close
000031f0 g     F .text	00000028 .hidden __mulsi3
000032a4 g       *ABS*	00000000 __ram_rwdata_start
0000324c g       *ABS*	00000000 __ram_rodata_start
00000824 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00002bdc g     F .text	000000d4 alt_get_fd
00001ca0 g     F .text	00000158 alt_busy_sleep
00002d80 g     F .text	00000030 memcmp
000008e4 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
00005b74 g       *ABS*	00000000 __alt_stack_base
00000934 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00002ac8 g     F .text	00000114 alt_find_file
00001fb8 g     F .text	000000a4 alt_dev_llist_insert
0000036c g     F .text	000000ac __sfvwrite_small_dev
00005a54 g       *ABS*	00000000 __bss_start
00000268 g     F .text	00000054 main
00005a60 g     O .bss	00000004 alt_envp
00000884 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0000466c g     O .rwdata	00000004 alt_errno
00003130 g     F .text	00000054 .hidden __divsi3
0000324c g       *ABS*	00000000 __CTOR_END__
0000324c g       *ABS*	00000000 __flash_rodata_start
0000324c g       *ABS*	00000000 __DTOR_LIST__
00000784 g     F .text	00000034 alt_irq_init
000027fc g     F .text	00000080 alt_release_fd
00002d4c g     F .text	00000014 atexit
00000418 g     F .text	00000058 _write_r
00004654 g     O .rwdata	00000004 _impure_ptr
00005a58 g     O .bss	00000004 alt_argc
000020b8 g     F .text	0000005c _do_dtors
00000020 g       .exceptions	00000000 alt_irq_entry
00004658 g     O .rwdata	00000008 alt_fs_list
00000020 g       *ABS*	00000000 __ram_exceptions_start
00002130 g     F .text	00000050 alt_ic_isr_register
0000467c g       *ABS*	00000000 _edata
00001270 g     F .text	00000060 altera_avalon_uart_read_fd
00005b74 g       *ABS*	00000000 _end
0000022c g       *ABS*	00000000 __ram_exceptions_end
00000d60 g     F .text	000000ec altera_avalon_jtag_uart_ioctl
00002220 g     F .text	000000a4 alt_ic_irq_disable
00002d60 g     F .text	00000020 exit
00003184 g     F .text	0000005c .hidden __modsi3
00008000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
000016e4 g     F .text	00000054 altera_avalon_uart_close
00003218 g     F .text	00000034 _exit
00001b60 g     F .text	00000140 alt_alarm_start
00000350 g     F .text	0000001c strlen
0000269c g     F .text	00000160 open
00002114 g     F .text	0000001c alt_icache_flush_all
00004670 g     O .rwdata	00000004 alt_priority_mask
00002180 g     F .text	000000a0 alt_ic_irq_enable
00001788 g     F .text	000001dc altera_avalon_uart_read
00004674 g     O .rwdata	00000008 alt_alarm_list
0000205c g     F .text	0000005c _do_ctors
00001e48 g     F .text	000000d8 close
000004d4 g     F .text	00000080 alt_load
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   0:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
   4:	08408b14 	ori	at,at,556
    jmp r1
   8:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

00000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  44:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000fc0 	call	fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000706 	br	a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldhu.n  r2, 0(r4)
        ldhu.n  r3, 2(r4)
        slli.n  r3, r3, 16
        or.n    r2, r2, r3 /* Instruction that caused exception */
#else
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  94:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  98:	00001cc0 	call	1cc <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  9c:	1000021e 	bne	r2,zero,a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  f8:	ef80083a 	eret

000000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  fc:	defff904 	addi	sp,sp,-28
 100:	dfc00615 	stw	ra,24(sp)
 104:	df000515 	stw	fp,20(sp)
 108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 10c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 110:	0005313a 	rdctl	r2,ipending
 114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 11c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 124:	00800044 	movi	r2,1
 128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 12c:	e0fffb17 	ldw	r3,-20(fp)
 130:	e0bffc17 	ldw	r2,-16(fp)
 134:	1884703a 	and	r2,r3,r2
 138:	10001426 	beq	r2,zero,18c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 13c:	00800034 	movhi	r2,0
 140:	10969d04 	addi	r2,r2,23156
 144:	e0fffd17 	ldw	r3,-12(fp)
 148:	180690fa 	slli	r3,r3,3
 14c:	10c5883a 	add	r2,r2,r3
 150:	10c00017 	ldw	r3,0(r2)
 154:	00800034 	movhi	r2,0
 158:	10969d04 	addi	r2,r2,23156
 15c:	e13ffd17 	ldw	r4,-12(fp)
 160:	200890fa 	slli	r4,r4,3
 164:	21000104 	addi	r4,r4,4
 168:	1105883a 	add	r2,r2,r4
 16c:	10800017 	ldw	r2,0(r2)
 170:	1009883a 	mov	r4,r2
 174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 17c:	0005313a 	rdctl	r2,ipending
 180:	e0bfff15 	stw	r2,-4(fp)

  return active;
 184:	e0bfff17 	ldw	r2,-4(fp)
 188:	00000706 	br	1a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
 18c:	e0bffc17 	ldw	r2,-16(fp)
 190:	1085883a 	add	r2,r2,r2
 194:	e0bffc15 	stw	r2,-16(fp)
      i++;
 198:	e0bffd17 	ldw	r2,-12(fp)
 19c:	10800044 	addi	r2,r2,1
 1a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 1a4:	003fe106 	br	12c <alt_irq_handler+0x30>

    active = alt_irq_pending ();
 1a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 1ac:	e0bffb17 	ldw	r2,-20(fp)
 1b0:	103fdb1e 	bne	r2,zero,120 <alt_irq_handler+0x24>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 1b4:	0001883a 	nop
}
 1b8:	e037883a 	mov	sp,fp
 1bc:	dfc00117 	ldw	ra,4(sp)
 1c0:	df000017 	ldw	fp,0(sp)
 1c4:	dec00204 	addi	sp,sp,8
 1c8:	f800283a 	ret

000001cc <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 1cc:	defffb04 	addi	sp,sp,-20
 1d0:	dfc00415 	stw	ra,16(sp)
 1d4:	df000315 	stw	fp,12(sp)
 1d8:	df000304 	addi	fp,sp,12
 1dc:	e13fff15 	stw	r4,-4(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
 1e0:	00bfffc4 	movi	r2,-1
 1e4:	e0bffd15 	stw	r2,-12(fp)
  badaddr = 0;
 1e8:	e03ffe15 	stw	zero,-8(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 1ec:	d0a50817 	ldw	r2,-27616(gp)
 1f0:	10000726 	beq	r2,zero,210 <alt_instruction_exception_entry+0x44>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 1f4:	d0a50817 	ldw	r2,-27616(gp)
 1f8:	e0fffd17 	ldw	r3,-12(fp)
 1fc:	1809883a 	mov	r4,r3
 200:	e17fff17 	ldw	r5,-4(fp)
 204:	e1bffe17 	ldw	r6,-8(fp)
 208:	103ee83a 	callr	r2
 20c:	00000206 	br	218 <alt_instruction_exception_entry+0x4c>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 210:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 214:	0005883a 	mov	r2,zero
}
 218:	e037883a 	mov	sp,fp
 21c:	dfc00117 	ldw	ra,4(sp)
 220:	df000017 	ldw	fp,0(sp)
 224:	dec00204 	addi	sp,sp,8
 228:	f800283a 	ret

Disassembly of section .text:

0000022c <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     22c:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
     230:	dee00014 	ori	sp,sp,32768
    movhi gp, %hi(_gp)
     234:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     238:	d6b19414 	ori	gp,gp,50768
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     23c:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     240:	10969514 	ori	r2,r2,23124

    movhi r3, %hi(__bss_end)
     244:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     248:	18d6dd14 	ori	r3,r3,23412

    beq r2, r3, 1f
     24c:	10c00326 	beq	r2,r3,25c <_start+0x30>

0:
    stw zero, (r2)
     250:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     254:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     258:	10fffd36 	bltu	r2,r3,250 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     25c:	00004d40 	call	4d4 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     260:	00005540 	call	554 <alt_main>

00000264 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     264:	003fff06 	br	264 <alt_after_alt_main>

00000268 <main>:
#include <stdio.h>
#include <unistd.h>
#include "altera_avalon_pio_regs.h"
#include "system.h"
int main()
{
     268:	defffd04 	addi	sp,sp,-12
     26c:	dfc00215 	stw	ra,8(sp)
     270:	df000115 	stw	fp,4(sp)
     274:	df000104 	addi	fp,sp,4
  unsigned short x = 0xFFFF;
     278:	00bfffc4 	movi	r2,-1
     27c:	e0bfff0d 	sth	r2,-4(fp)
  while(1)
    {
      usleep(1000*1000);
     280:	010003f4 	movhi	r4,15
     284:	21109004 	addi	r4,r4,16960
     288:	00005cc0 	call	5cc <usleep>
      printf("Hello, I've done it again!\n");
     28c:	01000034 	movhi	r4,0
     290:	210c9304 	addi	r4,r4,12876
     294:	000033c0 	call	33c <puts>
      IOWR_ALTERA_AVALON_PIO_DATA(PIO_1_BASE, (unsigned char)(x));
     298:	e0bfff0b 	ldhu	r2,-4(fp)
     29c:	10c03fcc 	andi	r3,r2,255
     2a0:	00800134 	movhi	r2,4
     2a4:	10821c04 	addi	r2,r2,2160
     2a8:	10c00035 	stwio	r3,0(r2)
      x = ~x;
     2ac:	e0bfff0b 	ldhu	r2,-4(fp)
     2b0:	0084303a 	nor	r2,zero,r2
     2b4:	e0bfff0d 	sth	r2,-4(fp)
    }
     2b8:	003ff106 	br	280 <main+0x18>

000002bc <_puts_r>:
     2bc:	defffd04 	addi	sp,sp,-12
     2c0:	dc000015 	stw	r16,0(sp)
     2c4:	2021883a 	mov	r16,r4
     2c8:	2809883a 	mov	r4,r5
     2cc:	dfc00215 	stw	ra,8(sp)
     2d0:	dc400115 	stw	r17,4(sp)
     2d4:	2823883a 	mov	r17,r5
     2d8:	00003500 	call	350 <strlen>
     2dc:	81400217 	ldw	r5,8(r16)
     2e0:	00c00034 	movhi	r3,0
     2e4:	18c0db04 	addi	r3,r3,876
     2e8:	28c00115 	stw	r3,4(r5)
     2ec:	8009883a 	mov	r4,r16
     2f0:	880d883a 	mov	r6,r17
     2f4:	100f883a 	mov	r7,r2
     2f8:	000036c0 	call	36c <__sfvwrite_small_dev>
     2fc:	00ffffc4 	movi	r3,-1
     300:	10c00926 	beq	r2,r3,328 <_puts_r+0x6c>
     304:	81400217 	ldw	r5,8(r16)
     308:	01800034 	movhi	r6,0
     30c:	8009883a 	mov	r4,r16
     310:	28800117 	ldw	r2,4(r5)
     314:	318c9a04 	addi	r6,r6,12904
     318:	01c00044 	movi	r7,1
     31c:	103ee83a 	callr	r2
     320:	10bfffe0 	cmpeqi	r2,r2,-1
     324:	0085c83a 	sub	r2,zero,r2
     328:	dfc00217 	ldw	ra,8(sp)
     32c:	dc400117 	ldw	r17,4(sp)
     330:	dc000017 	ldw	r16,0(sp)
     334:	dec00304 	addi	sp,sp,12
     338:	f800283a 	ret

0000033c <puts>:
     33c:	00800034 	movhi	r2,0
     340:	10919504 	addi	r2,r2,18004
     344:	200b883a 	mov	r5,r4
     348:	11000017 	ldw	r4,0(r2)
     34c:	00002bc1 	jmpi	2bc <_puts_r>

00000350 <strlen>:
     350:	2005883a 	mov	r2,r4
     354:	10c00007 	ldb	r3,0(r2)
     358:	18000226 	beq	r3,zero,364 <strlen+0x14>
     35c:	10800044 	addi	r2,r2,1
     360:	003ffc06 	br	354 <strlen+0x4>
     364:	1105c83a 	sub	r2,r2,r4
     368:	f800283a 	ret

0000036c <__sfvwrite_small_dev>:
     36c:	2880000b 	ldhu	r2,0(r5)
     370:	defffa04 	addi	sp,sp,-24
     374:	dc000015 	stw	r16,0(sp)
     378:	dfc00515 	stw	ra,20(sp)
     37c:	dd000415 	stw	r20,16(sp)
     380:	dcc00315 	stw	r19,12(sp)
     384:	dc800215 	stw	r18,8(sp)
     388:	dc400115 	stw	r17,4(sp)
     38c:	1080020c 	andi	r2,r2,8
     390:	2821883a 	mov	r16,r5
     394:	10001726 	beq	r2,zero,3f4 <__sfvwrite_small_dev+0x88>
     398:	2880008f 	ldh	r2,2(r5)
     39c:	10001216 	blt	r2,zero,3e8 <__sfvwrite_small_dev+0x7c>
     3a0:	2027883a 	mov	r19,r4
     3a4:	3025883a 	mov	r18,r6
     3a8:	3823883a 	mov	r17,r7
     3ac:	05010004 	movi	r20,1024
     3b0:	04400b0e 	bge	zero,r17,3e0 <__sfvwrite_small_dev+0x74>
     3b4:	8140008f 	ldh	r5,2(r16)
     3b8:	880f883a 	mov	r7,r17
     3bc:	a440010e 	bge	r20,r17,3c4 <__sfvwrite_small_dev+0x58>
     3c0:	01c10004 	movi	r7,1024
     3c4:	9809883a 	mov	r4,r19
     3c8:	900d883a 	mov	r6,r18
     3cc:	00004180 	call	418 <_write_r>
     3d0:	0080050e 	bge	zero,r2,3e8 <__sfvwrite_small_dev+0x7c>
     3d4:	88a3c83a 	sub	r17,r17,r2
     3d8:	90a5883a 	add	r18,r18,r2
     3dc:	003ff406 	br	3b0 <__sfvwrite_small_dev+0x44>
     3e0:	0005883a 	mov	r2,zero
     3e4:	00000406 	br	3f8 <__sfvwrite_small_dev+0x8c>
     3e8:	8080000b 	ldhu	r2,0(r16)
     3ec:	10801014 	ori	r2,r2,64
     3f0:	8080000d 	sth	r2,0(r16)
     3f4:	00bfffc4 	movi	r2,-1
     3f8:	dfc00517 	ldw	ra,20(sp)
     3fc:	dd000417 	ldw	r20,16(sp)
     400:	dcc00317 	ldw	r19,12(sp)
     404:	dc800217 	ldw	r18,8(sp)
     408:	dc400117 	ldw	r17,4(sp)
     40c:	dc000017 	ldw	r16,0(sp)
     410:	dec00604 	addi	sp,sp,24
     414:	f800283a 	ret

00000418 <_write_r>:
     418:	defffd04 	addi	sp,sp,-12
     41c:	dc000015 	stw	r16,0(sp)
     420:	04000034 	movhi	r16,0
     424:	dc400115 	stw	r17,4(sp)
     428:	84169504 	addi	r16,r16,23124
     42c:	2023883a 	mov	r17,r4
     430:	2809883a 	mov	r4,r5
     434:	300b883a 	mov	r5,r6
     438:	380d883a 	mov	r6,r7
     43c:	dfc00215 	stw	ra,8(sp)
     440:	80000015 	stw	zero,0(r16)
     444:	000064c0 	call	64c <write>
     448:	00ffffc4 	movi	r3,-1
     44c:	10c0031e 	bne	r2,r3,45c <_write_r+0x44>
     450:	80c00017 	ldw	r3,0(r16)
     454:	18000126 	beq	r3,zero,45c <_write_r+0x44>
     458:	88c00015 	stw	r3,0(r17)
     45c:	dfc00217 	ldw	ra,8(sp)
     460:	dc400117 	ldw	r17,4(sp)
     464:	dc000017 	ldw	r16,0(sp)
     468:	dec00304 	addi	sp,sp,12
     46c:	f800283a 	ret

00000470 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
     470:	defffc04 	addi	sp,sp,-16
     474:	df000315 	stw	fp,12(sp)
     478:	df000304 	addi	fp,sp,12
     47c:	e13ffd15 	stw	r4,-12(fp)
     480:	e17ffe15 	stw	r5,-8(fp)
     484:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
     488:	e0fffe17 	ldw	r3,-8(fp)
     48c:	e0bffd17 	ldw	r2,-12(fp)
     490:	18800c26 	beq	r3,r2,4c4 <alt_load_section+0x54>
  {
    while( to != end )
     494:	00000806 	br	4b8 <alt_load_section+0x48>
    {
      *to++ = *from++;
     498:	e0bffe17 	ldw	r2,-8(fp)
     49c:	10c00104 	addi	r3,r2,4
     4a0:	e0fffe15 	stw	r3,-8(fp)
     4a4:	e0fffd17 	ldw	r3,-12(fp)
     4a8:	19000104 	addi	r4,r3,4
     4ac:	e13ffd15 	stw	r4,-12(fp)
     4b0:	18c00017 	ldw	r3,0(r3)
     4b4:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
     4b8:	e0fffe17 	ldw	r3,-8(fp)
     4bc:	e0bfff17 	ldw	r2,-4(fp)
     4c0:	18bff51e 	bne	r3,r2,498 <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
     4c4:	e037883a 	mov	sp,fp
     4c8:	df000017 	ldw	fp,0(sp)
     4cc:	dec00104 	addi	sp,sp,4
     4d0:	f800283a 	ret

000004d4 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
     4d4:	defffe04 	addi	sp,sp,-8
     4d8:	dfc00115 	stw	ra,4(sp)
     4dc:	df000015 	stw	fp,0(sp)
     4e0:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
     4e4:	01000034 	movhi	r4,0
     4e8:	21119f04 	addi	r4,r4,18044
     4ec:	01400034 	movhi	r5,0
     4f0:	294ca904 	addi	r5,r5,12964
     4f4:	01800034 	movhi	r6,0
     4f8:	31919f04 	addi	r6,r6,18044
     4fc:	00004700 	call	470 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
     500:	01000034 	movhi	r4,0
     504:	21000804 	addi	r4,r4,32
     508:	01400034 	movhi	r5,0
     50c:	29400804 	addi	r5,r5,32
     510:	01800034 	movhi	r6,0
     514:	31808b04 	addi	r6,r6,556
     518:	00004700 	call	470 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
     51c:	01000034 	movhi	r4,0
     520:	210c9304 	addi	r4,r4,12876
     524:	01400034 	movhi	r5,0
     528:	294c9304 	addi	r5,r5,12876
     52c:	01800034 	movhi	r6,0
     530:	318ca904 	addi	r6,r6,12964
     534:	00004700 	call	470 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
     538:	0001f200 	call	1f20 <alt_dcache_flush_all>
  alt_icache_flush_all();
     53c:	00021140 	call	2114 <alt_icache_flush_all>
}
     540:	e037883a 	mov	sp,fp
     544:	dfc00117 	ldw	ra,4(sp)
     548:	df000017 	ldw	fp,0(sp)
     54c:	dec00204 	addi	sp,sp,8
     550:	f800283a 	ret

00000554 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
     554:	defffd04 	addi	sp,sp,-12
     558:	dfc00215 	stw	ra,8(sp)
     55c:	df000115 	stw	fp,4(sp)
     560:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
     564:	0009883a 	mov	r4,zero
     568:	00007840 	call	784 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
     56c:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
     570:	00007b80 	call	7b8 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
     574:	01000034 	movhi	r4,0
     578:	210c9b04 	addi	r4,r4,12908
     57c:	01400034 	movhi	r5,0
     580:	294c9b04 	addi	r5,r5,12908
     584:	01800034 	movhi	r6,0
     588:	318c9b04 	addi	r6,r6,12908
     58c:	00024e00 	call	24e0 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
     590:	000205c0 	call	205c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
     594:	01000034 	movhi	r4,0
     598:	21082e04 	addi	r4,r4,8376
     59c:	0002d4c0 	call	2d4c <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
     5a0:	d1250217 	ldw	r4,-27640(gp)
     5a4:	d0e50317 	ldw	r3,-27636(gp)
     5a8:	d0a50417 	ldw	r2,-27632(gp)
     5ac:	180b883a 	mov	r5,r3
     5b0:	100d883a 	mov	r6,r2
     5b4:	00002680 	call	268 <main>
     5b8:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
     5bc:	01000044 	movi	r4,1
     5c0:	0001e480 	call	1e48 <close>
  exit (result);
     5c4:	e13fff17 	ldw	r4,-4(fp)
     5c8:	0002d600 	call	2d60 <exit>

000005cc <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
     5cc:	defffd04 	addi	sp,sp,-12
     5d0:	dfc00215 	stw	ra,8(sp)
     5d4:	df000115 	stw	fp,4(sp)
     5d8:	df000104 	addi	fp,sp,4
     5dc:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
     5e0:	e13fff17 	ldw	r4,-4(fp)
     5e4:	0001ca00 	call	1ca0 <alt_busy_sleep>
}
     5e8:	e037883a 	mov	sp,fp
     5ec:	dfc00117 	ldw	ra,4(sp)
     5f0:	df000017 	ldw	fp,0(sp)
     5f4:	dec00204 	addi	sp,sp,8
     5f8:	f800283a 	ret

000005fc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
     5fc:	defffe04 	addi	sp,sp,-8
     600:	dfc00115 	stw	ra,4(sp)
     604:	df000015 	stw	fp,0(sp)
     608:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
     60c:	00800034 	movhi	r2,0
     610:	10919b04 	addi	r2,r2,18028
     614:	10800017 	ldw	r2,0(r2)
     618:	10000526 	beq	r2,zero,630 <alt_get_errno+0x34>
     61c:	00800034 	movhi	r2,0
     620:	10919b04 	addi	r2,r2,18028
     624:	10800017 	ldw	r2,0(r2)
     628:	103ee83a 	callr	r2
     62c:	00000206 	br	638 <alt_get_errno+0x3c>
     630:	00800034 	movhi	r2,0
     634:	10969504 	addi	r2,r2,23124
}
     638:	e037883a 	mov	sp,fp
     63c:	dfc00117 	ldw	ra,4(sp)
     640:	df000017 	ldw	fp,0(sp)
     644:	dec00204 	addi	sp,sp,8
     648:	f800283a 	ret

0000064c <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
     64c:	defff904 	addi	sp,sp,-28
     650:	dfc00615 	stw	ra,24(sp)
     654:	df000515 	stw	fp,20(sp)
     658:	df000504 	addi	fp,sp,20
     65c:	e13ffd15 	stw	r4,-12(fp)
     660:	e17ffe15 	stw	r5,-8(fp)
     664:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
     668:	e0bffd17 	ldw	r2,-12(fp)
     66c:	10000816 	blt	r2,zero,690 <write+0x44>
     670:	e13ffd17 	ldw	r4,-12(fp)
     674:	01400304 	movi	r5,12
     678:	00031f00 	call	31f0 <__mulsi3>
     67c:	1007883a 	mov	r3,r2
     680:	00800034 	movhi	r2,0
     684:	10913404 	addi	r2,r2,17616
     688:	1885883a 	add	r2,r3,r2
     68c:	00000106 	br	694 <write+0x48>
     690:	0005883a 	mov	r2,zero
     694:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
     698:	e0bffb17 	ldw	r2,-20(fp)
     69c:	10002126 	beq	r2,zero,724 <write+0xd8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
     6a0:	e0bffb17 	ldw	r2,-20(fp)
     6a4:	10800217 	ldw	r2,8(r2)
     6a8:	108000cc 	andi	r2,r2,3
     6ac:	10001826 	beq	r2,zero,710 <write+0xc4>
     6b0:	e0bffb17 	ldw	r2,-20(fp)
     6b4:	10800017 	ldw	r2,0(r2)
     6b8:	10800617 	ldw	r2,24(r2)
     6bc:	10001426 	beq	r2,zero,710 <write+0xc4>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
     6c0:	e0bffb17 	ldw	r2,-20(fp)
     6c4:	10800017 	ldw	r2,0(r2)
     6c8:	10800617 	ldw	r2,24(r2)
     6cc:	e0ffff17 	ldw	r3,-4(fp)
     6d0:	e13ffb17 	ldw	r4,-20(fp)
     6d4:	e17ffe17 	ldw	r5,-8(fp)
     6d8:	180d883a 	mov	r6,r3
     6dc:	103ee83a 	callr	r2
     6e0:	e0bffc15 	stw	r2,-16(fp)
     6e4:	e0bffc17 	ldw	r2,-16(fp)
     6e8:	1000070e 	bge	r2,zero,708 <write+0xbc>
      {
        ALT_ERRNO = -rval;
     6ec:	00005fc0 	call	5fc <alt_get_errno>
     6f0:	1007883a 	mov	r3,r2
     6f4:	e0bffc17 	ldw	r2,-16(fp)
     6f8:	0085c83a 	sub	r2,zero,r2
     6fc:	18800015 	stw	r2,0(r3)
        return -1;
     700:	00bfffc4 	movi	r2,-1
     704:	00000c06 	br	738 <write+0xec>
      }
      return rval;
     708:	e0bffc17 	ldw	r2,-16(fp)
     70c:	00000a06 	br	738 <write+0xec>
    }
    else
    {
      ALT_ERRNO = EACCES;
     710:	00005fc0 	call	5fc <alt_get_errno>
     714:	1007883a 	mov	r3,r2
     718:	00800344 	movi	r2,13
     71c:	18800015 	stw	r2,0(r3)
     720:	00000406 	br	734 <write+0xe8>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
     724:	00005fc0 	call	5fc <alt_get_errno>
     728:	1007883a 	mov	r3,r2
     72c:	00801444 	movi	r2,81
     730:	18800015 	stw	r2,0(r3)
  }
  return -1;
     734:	00bfffc4 	movi	r2,-1
}
     738:	e037883a 	mov	sp,fp
     73c:	dfc00117 	ldw	ra,4(sp)
     740:	df000017 	ldw	fp,0(sp)
     744:	dec00204 	addi	sp,sp,8
     748:	f800283a 	ret

0000074c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
     74c:	defffd04 	addi	sp,sp,-12
     750:	dfc00215 	stw	ra,8(sp)
     754:	df000115 	stw	fp,4(sp)
     758:	df000104 	addi	fp,sp,4
     75c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
     760:	e13fff17 	ldw	r4,-4(fp)
     764:	01400034 	movhi	r5,0
     768:	29519804 	addi	r5,r5,18016
     76c:	0001fb80 	call	1fb8 <alt_dev_llist_insert>
}
     770:	e037883a 	mov	sp,fp
     774:	dfc00117 	ldw	ra,4(sp)
     778:	df000017 	ldw	fp,0(sp)
     77c:	dec00204 	addi	sp,sp,8
     780:	f800283a 	ret

00000784 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
     784:	defffd04 	addi	sp,sp,-12
     788:	dfc00215 	stw	ra,8(sp)
     78c:	df000115 	stw	fp,4(sp)
     790:	df000104 	addi	fp,sp,4
     794:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
     798:	0002a180 	call	2a18 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
     79c:	00800044 	movi	r2,1
     7a0:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
     7a4:	e037883a 	mov	sp,fp
     7a8:	dfc00117 	ldw	ra,4(sp)
     7ac:	df000017 	ldw	fp,0(sp)
     7b0:	dec00204 	addi	sp,sp,8
     7b4:	f800283a 	ret

000007b8 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
     7b8:	defffe04 	addi	sp,sp,-8
     7bc:	dfc00115 	stw	ra,4(sp)
     7c0:	df000015 	stw	fp,0(sp)
     7c4:	d839883a 	mov	fp,sp
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
     7c8:	01000034 	movhi	r4,0
     7cc:	210ceb04 	addi	r4,r4,13228
     7d0:	000b883a 	mov	r5,zero
     7d4:	000d883a 	mov	r6,zero
     7d8:	00009880 	call	988 <altera_avalon_jtag_uart_init>
     7dc:	01000034 	movhi	r4,0
     7e0:	210ce104 	addi	r4,r4,13188
     7e4:	000074c0 	call	74c <alt_dev_reg>
    ALTERA_AVALON_SPI_INIT ( SPI_0, spi_0);
     7e8:	0001883a 	nop
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
     7ec:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART_0, uart_0);
     7f0:	01000034 	movhi	r4,0
     7f4:	21110304 	addi	r4,r4,17420
     7f8:	000b883a 	mov	r5,zero
     7fc:	01800084 	movi	r6,2
     800:	00013800 	call	1380 <altera_avalon_uart_init>
     804:	01000034 	movhi	r4,0
     808:	2110f904 	addi	r4,r4,17380
     80c:	000074c0 	call	74c <alt_dev_reg>
}
     810:	e037883a 	mov	sp,fp
     814:	dfc00117 	ldw	ra,4(sp)
     818:	df000017 	ldw	fp,0(sp)
     81c:	dec00204 	addi	sp,sp,8
     820:	f800283a 	ret

00000824 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
     824:	defffa04 	addi	sp,sp,-24
     828:	dfc00515 	stw	ra,20(sp)
     82c:	df000415 	stw	fp,16(sp)
     830:	df000404 	addi	fp,sp,16
     834:	e13ffd15 	stw	r4,-12(fp)
     838:	e17ffe15 	stw	r5,-8(fp)
     83c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     840:	e0bffd17 	ldw	r2,-12(fp)
     844:	10800017 	ldw	r2,0(r2)
     848:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
     84c:	e0bffc17 	ldw	r2,-16(fp)
     850:	10c00a04 	addi	r3,r2,40
     854:	e0bffd17 	ldw	r2,-12(fp)
     858:	10800217 	ldw	r2,8(r2)
     85c:	1809883a 	mov	r4,r3
     860:	e17ffe17 	ldw	r5,-8(fp)
     864:	e1bfff17 	ldw	r6,-4(fp)
     868:	100f883a 	mov	r7,r2
     86c:	0000e4c0 	call	e4c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
     870:	e037883a 	mov	sp,fp
     874:	dfc00117 	ldw	ra,4(sp)
     878:	df000017 	ldw	fp,0(sp)
     87c:	dec00204 	addi	sp,sp,8
     880:	f800283a 	ret

00000884 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
     884:	defffa04 	addi	sp,sp,-24
     888:	dfc00515 	stw	ra,20(sp)
     88c:	df000415 	stw	fp,16(sp)
     890:	df000404 	addi	fp,sp,16
     894:	e13ffd15 	stw	r4,-12(fp)
     898:	e17ffe15 	stw	r5,-8(fp)
     89c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     8a0:	e0bffd17 	ldw	r2,-12(fp)
     8a4:	10800017 	ldw	r2,0(r2)
     8a8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
     8ac:	e0bffc17 	ldw	r2,-16(fp)
     8b0:	10c00a04 	addi	r3,r2,40
     8b4:	e0bffd17 	ldw	r2,-12(fp)
     8b8:	10800217 	ldw	r2,8(r2)
     8bc:	1809883a 	mov	r4,r3
     8c0:	e17ffe17 	ldw	r5,-8(fp)
     8c4:	e1bfff17 	ldw	r6,-4(fp)
     8c8:	100f883a 	mov	r7,r2
     8cc:	00010580 	call	1058 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
     8e4:	defffc04 	addi	sp,sp,-16
     8e8:	dfc00315 	stw	ra,12(sp)
     8ec:	df000215 	stw	fp,8(sp)
     8f0:	df000204 	addi	fp,sp,8
     8f4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     8f8:	e0bfff17 	ldw	r2,-4(fp)
     8fc:	10800017 	ldw	r2,0(r2)
     900:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
     904:	e0bffe17 	ldw	r2,-8(fp)
     908:	10c00a04 	addi	r3,r2,40
     90c:	e0bfff17 	ldw	r2,-4(fp)
     910:	10800217 	ldw	r2,8(r2)
     914:	1809883a 	mov	r4,r3
     918:	100b883a 	mov	r5,r2
     91c:	0000cf80 	call	cf8 <altera_avalon_jtag_uart_close>
}
     920:	e037883a 	mov	sp,fp
     924:	dfc00117 	ldw	ra,4(sp)
     928:	df000017 	ldw	fp,0(sp)
     92c:	dec00204 	addi	sp,sp,8
     930:	f800283a 	ret

00000934 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
     934:	defffa04 	addi	sp,sp,-24
     938:	dfc00515 	stw	ra,20(sp)
     93c:	df000415 	stw	fp,16(sp)
     940:	df000404 	addi	fp,sp,16
     944:	e13ffd15 	stw	r4,-12(fp)
     948:	e17ffe15 	stw	r5,-8(fp)
     94c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
     950:	e0bffd17 	ldw	r2,-12(fp)
     954:	10800017 	ldw	r2,0(r2)
     958:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
     95c:	e0bffc17 	ldw	r2,-16(fp)
     960:	10800a04 	addi	r2,r2,40
     964:	1009883a 	mov	r4,r2
     968:	e17ffe17 	ldw	r5,-8(fp)
     96c:	e1bfff17 	ldw	r6,-4(fp)
     970:	0000d600 	call	d60 <altera_avalon_jtag_uart_ioctl>
}
     974:	e037883a 	mov	sp,fp
     978:	dfc00117 	ldw	ra,4(sp)
     97c:	df000017 	ldw	fp,0(sp)
     980:	dec00204 	addi	sp,sp,8
     984:	f800283a 	ret

00000988 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
     988:	defffa04 	addi	sp,sp,-24
     98c:	dfc00515 	stw	ra,20(sp)
     990:	df000415 	stw	fp,16(sp)
     994:	df000404 	addi	fp,sp,16
     998:	e13ffd15 	stw	r4,-12(fp)
     99c:	e17ffe15 	stw	r5,-8(fp)
     9a0:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     9a4:	e0bffd17 	ldw	r2,-12(fp)
     9a8:	00c00044 	movi	r3,1
     9ac:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
     9b0:	e0bffd17 	ldw	r2,-12(fp)
     9b4:	10800017 	ldw	r2,0(r2)
     9b8:	10800104 	addi	r2,r2,4
     9bc:	1007883a 	mov	r3,r2
     9c0:	e0bffd17 	ldw	r2,-12(fp)
     9c4:	10800817 	ldw	r2,32(r2)
     9c8:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
     9cc:	e0fffe17 	ldw	r3,-8(fp)
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	d8000015 	stw	zero,0(sp)
     9d8:	1809883a 	mov	r4,r3
     9dc:	100b883a 	mov	r5,r2
     9e0:	01800034 	movhi	r6,0
     9e4:	31829304 	addi	r6,r6,2636
     9e8:	e1fffd17 	ldw	r7,-12(fp)
     9ec:	00021300 	call	2130 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
     9f0:	e0bffd17 	ldw	r2,-12(fp)
     9f4:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
     9f8:	e0bffd17 	ldw	r2,-12(fp)
     9fc:	10c00204 	addi	r3,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
     a00:	00800034 	movhi	r2,0
     a04:	10969a04 	addi	r2,r2,23144
     a08:	10800017 	ldw	r2,0(r2)
     a0c:	1809883a 	mov	r4,r3
     a10:	100b883a 	mov	r5,r2
     a14:	01800034 	movhi	r6,0
     a18:	31831404 	addi	r6,r6,3152
     a1c:	e1fffd17 	ldw	r7,-12(fp)
     a20:	0001b600 	call	1b60 <alt_alarm_start>
     a24:	1000040e 	bge	r2,zero,a38 <altera_avalon_jtag_uart_init+0xb0>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
     a28:	e0fffd17 	ldw	r3,-12(fp)
     a2c:	00a00034 	movhi	r2,32768
     a30:	10bfffc4 	addi	r2,r2,-1
     a34:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
     a38:	e037883a 	mov	sp,fp
     a3c:	dfc00117 	ldw	ra,4(sp)
     a40:	df000017 	ldw	fp,0(sp)
     a44:	dec00204 	addi	sp,sp,8
     a48:	f800283a 	ret

00000a4c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
     a4c:	defff804 	addi	sp,sp,-32
     a50:	df000715 	stw	fp,28(sp)
     a54:	df000704 	addi	fp,sp,28
     a58:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
     a5c:	e0bfff17 	ldw	r2,-4(fp)
     a60:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
     a64:	e0bffb17 	ldw	r2,-20(fp)
     a68:	10800017 	ldw	r2,0(r2)
     a6c:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     a70:	e0bffc17 	ldw	r2,-16(fp)
     a74:	10800104 	addi	r2,r2,4
     a78:	10800037 	ldwio	r2,0(r2)
     a7c:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
     a80:	e0bffd17 	ldw	r2,-12(fp)
     a84:	1080c00c 	andi	r2,r2,768
     a88:	1000011e 	bne	r2,zero,a90 <altera_avalon_jtag_uart_irq+0x44>
      break;
     a8c:	00006c06 	br	c40 <altera_avalon_jtag_uart_irq+0x1f4>

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
     a90:	e0bffd17 	ldw	r2,-12(fp)
     a94:	1080400c 	andi	r2,r2,256
     a98:	10003426 	beq	r2,zero,b6c <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
     a9c:	00800074 	movhi	r2,1
     aa0:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     aa4:	e0bffb17 	ldw	r2,-20(fp)
     aa8:	10800a17 	ldw	r2,40(r2)
     aac:	10800044 	addi	r2,r2,1
     ab0:	1081ffcc 	andi	r2,r2,2047
     ab4:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
     ab8:	e0bffb17 	ldw	r2,-20(fp)
     abc:	10c00b17 	ldw	r3,44(r2)
     ac0:	e0bffe17 	ldw	r2,-8(fp)
     ac4:	1880011e 	bne	r3,r2,acc <altera_avalon_jtag_uart_irq+0x80>
          break;
     ac8:	00001606 	br	b24 <altera_avalon_jtag_uart_irq+0xd8>

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
     acc:	e0bffc17 	ldw	r2,-16(fp)
     ad0:	10800037 	ldwio	r2,0(r2)
     ad4:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
     ad8:	e0bff917 	ldw	r2,-28(fp)
     adc:	10a0000c 	andi	r2,r2,32768
     ae0:	1000011e 	bne	r2,zero,ae8 <altera_avalon_jtag_uart_irq+0x9c>
          break;
     ae4:	00000f06 	br	b24 <altera_avalon_jtag_uart_irq+0xd8>

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
     ae8:	e0bffb17 	ldw	r2,-20(fp)
     aec:	10800a17 	ldw	r2,40(r2)
     af0:	e0fff917 	ldw	r3,-28(fp)
     af4:	1809883a 	mov	r4,r3
     af8:	e0fffb17 	ldw	r3,-20(fp)
     afc:	1885883a 	add	r2,r3,r2
     b00:	10800e04 	addi	r2,r2,56
     b04:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     b08:	e0bffb17 	ldw	r2,-20(fp)
     b0c:	10800a17 	ldw	r2,40(r2)
     b10:	10800044 	addi	r2,r2,1
     b14:	10c1ffcc 	andi	r3,r2,2047
     b18:	e0bffb17 	ldw	r2,-20(fp)
     b1c:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
     b20:	003fe006 	br	aa4 <altera_avalon_jtag_uart_irq+0x58>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
     b24:	e0bff917 	ldw	r2,-28(fp)
     b28:	10bfffec 	andhi	r2,r2,65535
     b2c:	10000f26 	beq	r2,zero,b6c <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     b30:	e0bffb17 	ldw	r2,-20(fp)
     b34:	10c00817 	ldw	r3,32(r2)
     b38:	00bfff84 	movi	r2,-2
     b3c:	1886703a 	and	r3,r3,r2
     b40:	e0bffb17 	ldw	r2,-20(fp)
     b44:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
     b48:	e0bffc17 	ldw	r2,-16(fp)
     b4c:	10800104 	addi	r2,r2,4
     b50:	1007883a 	mov	r3,r2
     b54:	e0bffb17 	ldw	r2,-20(fp)
     b58:	10800817 	ldw	r2,32(r2)
     b5c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     b60:	e0bffc17 	ldw	r2,-16(fp)
     b64:	10800104 	addi	r2,r2,4
     b68:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
     b6c:	e0bffd17 	ldw	r2,-12(fp)
     b70:	1080800c 	andi	r2,r2,512
     b74:	10003126 	beq	r2,zero,c3c <altera_avalon_jtag_uart_irq+0x1f0>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
     b78:	e0bffd17 	ldw	r2,-12(fp)
     b7c:	1004d43a 	srli	r2,r2,16
     b80:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
     b84:	00001406 	br	bd8 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
     b88:	e0bffc17 	ldw	r2,-16(fp)
     b8c:	e0fffb17 	ldw	r3,-20(fp)
     b90:	18c00d17 	ldw	r3,52(r3)
     b94:	e13ffb17 	ldw	r4,-20(fp)
     b98:	20c7883a 	add	r3,r4,r3
     b9c:	18c20e04 	addi	r3,r3,2104
     ba0:	18c00003 	ldbu	r3,0(r3)
     ba4:	18c03fcc 	andi	r3,r3,255
     ba8:	18c0201c 	xori	r3,r3,128
     bac:	18ffe004 	addi	r3,r3,-128
     bb0:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	10800d17 	ldw	r2,52(r2)
     bbc:	10800044 	addi	r2,r2,1
     bc0:	10c1ffcc 	andi	r3,r2,2047
     bc4:	e0bffb17 	ldw	r2,-20(fp)
     bc8:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
     bcc:	e0bffa17 	ldw	r2,-24(fp)
     bd0:	10bfffc4 	addi	r2,r2,-1
     bd4:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
     bd8:	e0bffa17 	ldw	r2,-24(fp)
     bdc:	10000526 	beq	r2,zero,bf4 <altera_avalon_jtag_uart_irq+0x1a8>
     be0:	e0bffb17 	ldw	r2,-20(fp)
     be4:	10c00d17 	ldw	r3,52(r2)
     be8:	e0bffb17 	ldw	r2,-20(fp)
     bec:	10800c17 	ldw	r2,48(r2)
     bf0:	18bfe51e 	bne	r3,r2,b88 <altera_avalon_jtag_uart_irq+0x13c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
     bf4:	e0bffa17 	ldw	r2,-24(fp)
     bf8:	10001026 	beq	r2,zero,c3c <altera_avalon_jtag_uart_irq+0x1f0>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
     bfc:	e0bffb17 	ldw	r2,-20(fp)
     c00:	10c00817 	ldw	r3,32(r2)
     c04:	00bfff44 	movi	r2,-3
     c08:	1886703a 	and	r3,r3,r2
     c0c:	e0bffb17 	ldw	r2,-20(fp)
     c10:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     c14:	e0bffb17 	ldw	r2,-20(fp)
     c18:	10800017 	ldw	r2,0(r2)
     c1c:	10800104 	addi	r2,r2,4
     c20:	1007883a 	mov	r3,r2
     c24:	e0bffb17 	ldw	r2,-20(fp)
     c28:	10800817 	ldw	r2,32(r2)
     c2c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     c30:	e0bffc17 	ldw	r2,-16(fp)
     c34:	10800104 	addi	r2,r2,4
     c38:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
     c3c:	003f8c06 	br	a70 <altera_avalon_jtag_uart_irq+0x24>
}
     c40:	e037883a 	mov	sp,fp
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00104 	addi	sp,sp,4
     c4c:	f800283a 	ret

00000c50 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
     c50:	defff804 	addi	sp,sp,-32
     c54:	df000715 	stw	fp,28(sp)
     c58:	df000704 	addi	fp,sp,28
     c5c:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
     c60:	e0bffb17 	ldw	r2,-20(fp)
     c64:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
     c68:	e0bff917 	ldw	r2,-28(fp)
     c6c:	10800017 	ldw	r2,0(r2)
     c70:	10800104 	addi	r2,r2,4
     c74:	10800037 	ldwio	r2,0(r2)
     c78:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
     c7c:	e0bffa17 	ldw	r2,-24(fp)
     c80:	1081000c 	andi	r2,r2,1024
     c84:	10000b26 	beq	r2,zero,cb4 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
     c88:	e0bff917 	ldw	r2,-28(fp)
     c8c:	10800017 	ldw	r2,0(r2)
     c90:	10800104 	addi	r2,r2,4
     c94:	1007883a 	mov	r3,r2
     c98:	e0bff917 	ldw	r2,-28(fp)
     c9c:	10800817 	ldw	r2,32(r2)
     ca0:	10810014 	ori	r2,r2,1024
     ca4:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
     ca8:	e0bff917 	ldw	r2,-28(fp)
     cac:	10000915 	stw	zero,36(r2)
     cb0:	00000a06 	br	cdc <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
     cb4:	e0bff917 	ldw	r2,-28(fp)
     cb8:	10c00917 	ldw	r3,36(r2)
     cbc:	00a00034 	movhi	r2,32768
     cc0:	10bfff04 	addi	r2,r2,-4
     cc4:	10c00536 	bltu	r2,r3,cdc <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
     cc8:	e0bff917 	ldw	r2,-28(fp)
     ccc:	10800917 	ldw	r2,36(r2)
     cd0:	10c00044 	addi	r3,r2,1
     cd4:	e0bff917 	ldw	r2,-28(fp)
     cd8:	10c00915 	stw	r3,36(r2)
     cdc:	00800034 	movhi	r2,0
     ce0:	10969a04 	addi	r2,r2,23144
     ce4:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
     ce8:	e037883a 	mov	sp,fp
     cec:	df000017 	ldw	fp,0(sp)
     cf0:	dec00104 	addi	sp,sp,4
     cf4:	f800283a 	ret

00000cf8 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
     cf8:	defffd04 	addi	sp,sp,-12
     cfc:	df000215 	stw	fp,8(sp)
     d00:	df000204 	addi	fp,sp,8
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     d0c:	00000506 	br	d24 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
     d10:	e0bfff17 	ldw	r2,-4(fp)
     d14:	1090000c 	andi	r2,r2,16384
     d18:	10000226 	beq	r2,zero,d24 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
     d1c:	00bffd44 	movi	r2,-11
     d20:	00000b06 	br	d50 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     d24:	e0bffe17 	ldw	r2,-8(fp)
     d28:	10c00d17 	ldw	r3,52(r2)
     d2c:	e0bffe17 	ldw	r2,-8(fp)
     d30:	10800c17 	ldw	r2,48(r2)
     d34:	18800526 	beq	r3,r2,d4c <altera_avalon_jtag_uart_close+0x54>
     d38:	e0bffe17 	ldw	r2,-8(fp)
     d3c:	10c00917 	ldw	r3,36(r2)
     d40:	e0bffe17 	ldw	r2,-8(fp)
     d44:	10800117 	ldw	r2,4(r2)
     d48:	18bff136 	bltu	r3,r2,d10 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
     d4c:	0005883a 	mov	r2,zero
}
     d50:	e037883a 	mov	sp,fp
     d54:	df000017 	ldw	fp,0(sp)
     d58:	dec00104 	addi	sp,sp,4
     d5c:	f800283a 	ret

00000d60 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
     d60:	defffa04 	addi	sp,sp,-24
     d64:	df000515 	stw	fp,20(sp)
     d68:	df000504 	addi	fp,sp,20
     d6c:	e13ffd15 	stw	r4,-12(fp)
     d70:	e17ffe15 	stw	r5,-8(fp)
     d74:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
     d78:	00bff9c4 	movi	r2,-25
     d7c:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
     d80:	e0bffe17 	ldw	r2,-8(fp)
     d84:	10da8060 	cmpeqi	r3,r2,27137
     d88:	1800031e 	bne	r3,zero,d98 <altera_avalon_jtag_uart_ioctl+0x38>
     d8c:	109a80a0 	cmpeqi	r2,r2,27138
     d90:	1000191e 	bne	r2,zero,df8 <altera_avalon_jtag_uart_ioctl+0x98>
      rc = 0;
    }
    break;

  default:
    break;
     d94:	00002806 	br	e38 <altera_avalon_jtag_uart_ioctl+0xd8>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
     d98:	e0bffd17 	ldw	r2,-12(fp)
     d9c:	10c00117 	ldw	r3,4(r2)
     da0:	00a00034 	movhi	r2,32768
     da4:	10bfffc4 	addi	r2,r2,-1
     da8:	18801226 	beq	r3,r2,df4 <altera_avalon_jtag_uart_ioctl+0x94>
    {
      int timeout = *((int *)arg);
     dac:	e0bfff17 	ldw	r2,-4(fp)
     db0:	10800017 	ldw	r2,0(r2)
     db4:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
     db8:	e0bffc17 	ldw	r2,-16(fp)
     dbc:	10800090 	cmplti	r2,r2,2
     dc0:	1000061e 	bne	r2,zero,ddc <altera_avalon_jtag_uart_ioctl+0x7c>
     dc4:	e0fffc17 	ldw	r3,-16(fp)
     dc8:	00a00034 	movhi	r2,32768
     dcc:	10bfffc4 	addi	r2,r2,-1
     dd0:	18800226 	beq	r3,r2,ddc <altera_avalon_jtag_uart_ioctl+0x7c>
     dd4:	e0bffc17 	ldw	r2,-16(fp)
     dd8:	00000206 	br	de4 <altera_avalon_jtag_uart_ioctl+0x84>
     ddc:	00a00034 	movhi	r2,32768
     de0:	10bfff84 	addi	r2,r2,-2
     de4:	e0fffd17 	ldw	r3,-12(fp)
     de8:	18800115 	stw	r2,4(r3)
      rc = 0;
     dec:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
     df0:	00001106 	br	e38 <altera_avalon_jtag_uart_ioctl+0xd8>
     df4:	00001006 	br	e38 <altera_avalon_jtag_uart_ioctl+0xd8>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
     df8:	e0bffd17 	ldw	r2,-12(fp)
     dfc:	10c00117 	ldw	r3,4(r2)
     e00:	00a00034 	movhi	r2,32768
     e04:	10bfffc4 	addi	r2,r2,-1
     e08:	18800a26 	beq	r3,r2,e34 <altera_avalon_jtag_uart_ioctl+0xd4>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
     e0c:	e0bffd17 	ldw	r2,-12(fp)
     e10:	10c00917 	ldw	r3,36(r2)
     e14:	e0bffd17 	ldw	r2,-12(fp)
     e18:	10800117 	ldw	r2,4(r2)
     e1c:	1885803a 	cmpltu	r2,r3,r2
     e20:	10c03fcc 	andi	r3,r2,255
     e24:	e0bfff17 	ldw	r2,-4(fp)
     e28:	10c00015 	stw	r3,0(r2)
      rc = 0;
     e2c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
     e30:	00000006 	br	e34 <altera_avalon_jtag_uart_ioctl+0xd4>
     e34:	0001883a 	nop

  default:
    break;
  }

  return rc;
     e38:	e0bffb17 	ldw	r2,-20(fp)
}
     e3c:	e037883a 	mov	sp,fp
     e40:	df000017 	ldw	fp,0(sp)
     e44:	dec00104 	addi	sp,sp,4
     e48:	f800283a 	ret

00000e4c <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
     e4c:	defff304 	addi	sp,sp,-52
     e50:	dfc00c15 	stw	ra,48(sp)
     e54:	df000b15 	stw	fp,44(sp)
     e58:	df000b04 	addi	fp,sp,44
     e5c:	e13ffc15 	stw	r4,-16(fp)
     e60:	e17ffd15 	stw	r5,-12(fp)
     e64:	e1bffe15 	stw	r6,-8(fp)
     e68:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
     e6c:	e0bffd17 	ldw	r2,-12(fp)
     e70:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
     e74:	00004906 	br	f9c <altera_avalon_jtag_uart_read+0x150>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
     e78:	e0bffc17 	ldw	r2,-16(fp)
     e7c:	10800a17 	ldw	r2,40(r2)
     e80:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
     e84:	e0bffc17 	ldw	r2,-16(fp)
     e88:	10800b17 	ldw	r2,44(r2)
     e8c:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
     e90:	e0fff717 	ldw	r3,-36(fp)
     e94:	e0bff817 	ldw	r2,-32(fp)
     e98:	18800536 	bltu	r3,r2,eb0 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
     e9c:	e0fff717 	ldw	r3,-36(fp)
     ea0:	e0bff817 	ldw	r2,-32(fp)
     ea4:	1885c83a 	sub	r2,r3,r2
     ea8:	e0bff615 	stw	r2,-40(fp)
     eac:	00000406 	br	ec0 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
     eb0:	00c20004 	movi	r3,2048
     eb4:	e0bff817 	ldw	r2,-32(fp)
     eb8:	1885c83a 	sub	r2,r3,r2
     ebc:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
     ec0:	e0bff617 	ldw	r2,-40(fp)
     ec4:	1000011e 	bne	r2,zero,ecc <altera_avalon_jtag_uart_read+0x80>
        break; /* No more data available */
     ec8:	00001d06 	br	f40 <altera_avalon_jtag_uart_read+0xf4>

      if (n > space)
     ecc:	e0fffe17 	ldw	r3,-8(fp)
     ed0:	e0bff617 	ldw	r2,-40(fp)
     ed4:	1880022e 	bgeu	r3,r2,ee0 <altera_avalon_jtag_uart_read+0x94>
        n = space;
     ed8:	e0bffe17 	ldw	r2,-8(fp)
     edc:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
     ee0:	e0bff817 	ldw	r2,-32(fp)
     ee4:	10800e04 	addi	r2,r2,56
     ee8:	e0fffc17 	ldw	r3,-16(fp)
     eec:	1885883a 	add	r2,r3,r2
     ef0:	e13ff517 	ldw	r4,-44(fp)
     ef4:	100b883a 	mov	r5,r2
     ef8:	e1bff617 	ldw	r6,-40(fp)
     efc:	0002db00 	call	2db0 <memcpy>
      ptr   += n;
     f00:	e0fff517 	ldw	r3,-44(fp)
     f04:	e0bff617 	ldw	r2,-40(fp)
     f08:	1885883a 	add	r2,r3,r2
     f0c:	e0bff515 	stw	r2,-44(fp)
      space -= n;
     f10:	e0fffe17 	ldw	r3,-8(fp)
     f14:	e0bff617 	ldw	r2,-40(fp)
     f18:	1885c83a 	sub	r2,r3,r2
     f1c:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     f20:	e0fff817 	ldw	r3,-32(fp)
     f24:	e0bff617 	ldw	r2,-40(fp)
     f28:	1885883a 	add	r2,r3,r2
     f2c:	10c1ffcc 	andi	r3,r2,2047
     f30:	e0bffc17 	ldw	r2,-16(fp)
     f34:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
     f38:	e0bffe17 	ldw	r2,-8(fp)
     f3c:	00bfce16 	blt	zero,r2,e78 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
     f40:	e0fff517 	ldw	r3,-44(fp)
     f44:	e0bffd17 	ldw	r2,-12(fp)
     f48:	18800126 	beq	r3,r2,f50 <altera_avalon_jtag_uart_read+0x104>
      break;
     f4c:	00001506 	br	fa4 <altera_avalon_jtag_uart_read+0x158>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
     f50:	e0bfff17 	ldw	r2,-4(fp)
     f54:	1090000c 	andi	r2,r2,16384
     f58:	10000126 	beq	r2,zero,f60 <altera_avalon_jtag_uart_read+0x114>
      break;
     f5c:	00001106 	br	fa4 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
     f60:	0001883a 	nop
     f64:	e0bffc17 	ldw	r2,-16(fp)
     f68:	10c00a17 	ldw	r3,40(r2)
     f6c:	e0bff717 	ldw	r2,-36(fp)
     f70:	1880051e 	bne	r3,r2,f88 <altera_avalon_jtag_uart_read+0x13c>
     f74:	e0bffc17 	ldw	r2,-16(fp)
     f78:	10c00917 	ldw	r3,36(r2)
     f7c:	e0bffc17 	ldw	r2,-16(fp)
     f80:	10800117 	ldw	r2,4(r2)
     f84:	18bff736 	bltu	r3,r2,f64 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
     f88:	e0bffc17 	ldw	r2,-16(fp)
     f8c:	10c00a17 	ldw	r3,40(r2)
     f90:	e0bff717 	ldw	r2,-36(fp)
     f94:	1880011e 	bne	r3,r2,f9c <altera_avalon_jtag_uart_read+0x150>
      break;
     f98:	00000206 	br	fa4 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
     f9c:	e0bffe17 	ldw	r2,-8(fp)
     fa0:	00bfb516 	blt	zero,r2,e78 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
     fa4:	e0fff517 	ldw	r3,-44(fp)
     fa8:	e0bffd17 	ldw	r2,-12(fp)
     fac:	18801826 	beq	r3,r2,1010 <altera_avalon_jtag_uart_read+0x1c4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     fb0:	0005303a 	rdctl	r2,status
     fb4:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     fb8:	e0fffa17 	ldw	r3,-24(fp)
     fbc:	00bfff84 	movi	r2,-2
     fc0:	1884703a 	and	r2,r3,r2
     fc4:	1001703a 	wrctl	status,r2
  
  return context;
     fc8:	e0bffa17 	ldw	r2,-24(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
     fcc:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     fd0:	e0bffc17 	ldw	r2,-16(fp)
     fd4:	10800817 	ldw	r2,32(r2)
     fd8:	10c00054 	ori	r3,r2,1
     fdc:	e0bffc17 	ldw	r2,-16(fp)
     fe0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     fe4:	e0bffc17 	ldw	r2,-16(fp)
     fe8:	10800017 	ldw	r2,0(r2)
     fec:	10800104 	addi	r2,r2,4
     ff0:	1007883a 	mov	r3,r2
     ff4:	e0bffc17 	ldw	r2,-16(fp)
     ff8:	10800817 	ldw	r2,32(r2)
     ffc:	18800035 	stwio	r2,0(r3)
    1000:	e0bff917 	ldw	r2,-28(fp)
    1004:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1008:	e0bffb17 	ldw	r2,-20(fp)
    100c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    1010:	e0fff517 	ldw	r3,-44(fp)
    1014:	e0bffd17 	ldw	r2,-12(fp)
    1018:	18800426 	beq	r3,r2,102c <altera_avalon_jtag_uart_read+0x1e0>
    return ptr - buffer;
    101c:	e0fff517 	ldw	r3,-44(fp)
    1020:	e0bffd17 	ldw	r2,-12(fp)
    1024:	1885c83a 	sub	r2,r3,r2
    1028:	00000606 	br	1044 <altera_avalon_jtag_uart_read+0x1f8>
  else if (flags & O_NONBLOCK)
    102c:	e0bfff17 	ldw	r2,-4(fp)
    1030:	1090000c 	andi	r2,r2,16384
    1034:	10000226 	beq	r2,zero,1040 <altera_avalon_jtag_uart_read+0x1f4>
    return -EWOULDBLOCK;
    1038:	00bffd44 	movi	r2,-11
    103c:	00000106 	br	1044 <altera_avalon_jtag_uart_read+0x1f8>
  else
    return -EIO;
    1040:	00bffec4 	movi	r2,-5
}
    1044:	e037883a 	mov	sp,fp
    1048:	dfc00117 	ldw	ra,4(sp)
    104c:	df000017 	ldw	fp,0(sp)
    1050:	dec00204 	addi	sp,sp,8
    1054:	f800283a 	ret

00001058 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    1058:	defff304 	addi	sp,sp,-52
    105c:	dfc00c15 	stw	ra,48(sp)
    1060:	df000b15 	stw	fp,44(sp)
    1064:	df000b04 	addi	fp,sp,44
    1068:	e13ffc15 	stw	r4,-16(fp)
    106c:	e17ffd15 	stw	r5,-12(fp)
    1070:	e1bffe15 	stw	r6,-8(fp)
    1074:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
    1078:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
    107c:	e0bffd17 	ldw	r2,-12(fp)
    1080:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    1084:	00003806 	br	1168 <altera_avalon_jtag_uart_write+0x110>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
    1088:	e0bffc17 	ldw	r2,-16(fp)
    108c:	10800c17 	ldw	r2,48(r2)
    1090:	e0bff815 	stw	r2,-32(fp)
      out = sp->tx_out;
    1094:	e0bffc17 	ldw	r2,-16(fp)
    1098:	10800d17 	ldw	r2,52(r2)
    109c:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
    10a0:	e0fff817 	ldw	r3,-32(fp)
    10a4:	e0bff517 	ldw	r2,-44(fp)
    10a8:	1880062e 	bgeu	r3,r2,10c4 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
    10ac:	e0fff517 	ldw	r3,-44(fp)
    10b0:	e0bff817 	ldw	r2,-32(fp)
    10b4:	1885c83a 	sub	r2,r3,r2
    10b8:	10bfffc4 	addi	r2,r2,-1
    10bc:	e0bff615 	stw	r2,-40(fp)
    10c0:	00000b06 	br	10f0 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
    10c4:	e0bff517 	ldw	r2,-44(fp)
    10c8:	10000526 	beq	r2,zero,10e0 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
    10cc:	00c20004 	movi	r3,2048
    10d0:	e0bff817 	ldw	r2,-32(fp)
    10d4:	1885c83a 	sub	r2,r3,r2
    10d8:	e0bff615 	stw	r2,-40(fp)
    10dc:	00000406 	br	10f0 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
    10e0:	00c1ffc4 	movi	r3,2047
    10e4:	e0bff817 	ldw	r2,-32(fp)
    10e8:	1885c83a 	sub	r2,r3,r2
    10ec:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
    10f0:	e0bff617 	ldw	r2,-40(fp)
    10f4:	1000011e 	bne	r2,zero,10fc <altera_avalon_jtag_uart_write+0xa4>
        break;
    10f8:	00001d06 	br	1170 <altera_avalon_jtag_uart_write+0x118>

      if (n > count)
    10fc:	e0fffe17 	ldw	r3,-8(fp)
    1100:	e0bff617 	ldw	r2,-40(fp)
    1104:	1880022e 	bgeu	r3,r2,1110 <altera_avalon_jtag_uart_write+0xb8>
        n = count;
    1108:	e0bffe17 	ldw	r2,-8(fp)
    110c:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
    1110:	e0bff817 	ldw	r2,-32(fp)
    1114:	10820e04 	addi	r2,r2,2104
    1118:	e0fffc17 	ldw	r3,-16(fp)
    111c:	1885883a 	add	r2,r3,r2
    1120:	1009883a 	mov	r4,r2
    1124:	e17ffd17 	ldw	r5,-12(fp)
    1128:	e1bff617 	ldw	r6,-40(fp)
    112c:	0002db00 	call	2db0 <memcpy>
      ptr   += n;
    1130:	e0fffd17 	ldw	r3,-12(fp)
    1134:	e0bff617 	ldw	r2,-40(fp)
    1138:	1885883a 	add	r2,r3,r2
    113c:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
    1140:	e0fffe17 	ldw	r3,-8(fp)
    1144:	e0bff617 	ldw	r2,-40(fp)
    1148:	1885c83a 	sub	r2,r3,r2
    114c:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    1150:	e0fff817 	ldw	r3,-32(fp)
    1154:	e0bff617 	ldw	r2,-40(fp)
    1158:	1885883a 	add	r2,r3,r2
    115c:	10c1ffcc 	andi	r3,r2,2047
    1160:	e0bffc17 	ldw	r2,-16(fp)
    1164:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    1168:	e0bffe17 	ldw	r2,-8(fp)
    116c:	00bfc616 	blt	zero,r2,1088 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1170:	0005303a 	rdctl	r2,status
    1174:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1178:	e0fffa17 	ldw	r3,-24(fp)
    117c:	00bfff84 	movi	r2,-2
    1180:	1884703a 	and	r2,r3,r2
    1184:	1001703a 	wrctl	status,r2
  
  return context;
    1188:	e0bffa17 	ldw	r2,-24(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    118c:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    1190:	e0bffc17 	ldw	r2,-16(fp)
    1194:	10800817 	ldw	r2,32(r2)
    1198:	10c00094 	ori	r3,r2,2
    119c:	e0bffc17 	ldw	r2,-16(fp)
    11a0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    11a4:	e0bffc17 	ldw	r2,-16(fp)
    11a8:	10800017 	ldw	r2,0(r2)
    11ac:	10800104 	addi	r2,r2,4
    11b0:	1007883a 	mov	r3,r2
    11b4:	e0bffc17 	ldw	r2,-16(fp)
    11b8:	10800817 	ldw	r2,32(r2)
    11bc:	18800035 	stwio	r2,0(r3)
    11c0:	e0bff917 	ldw	r2,-28(fp)
    11c4:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    11c8:	e0bffb17 	ldw	r2,-20(fp)
    11cc:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    11d0:	e0bffe17 	ldw	r2,-8(fp)
    11d4:	0080120e 	bge	zero,r2,1220 <altera_avalon_jtag_uart_write+0x1c8>
    {
      if (flags & O_NONBLOCK)
    11d8:	e0bfff17 	ldw	r2,-4(fp)
    11dc:	1090000c 	andi	r2,r2,16384
    11e0:	10000126 	beq	r2,zero,11e8 <altera_avalon_jtag_uart_write+0x190>
        break;
    11e4:	00001006 	br	1228 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
    11e8:	0001883a 	nop
    11ec:	e0bffc17 	ldw	r2,-16(fp)
    11f0:	10c00d17 	ldw	r3,52(r2)
    11f4:	e0bff517 	ldw	r2,-44(fp)
    11f8:	1880051e 	bne	r3,r2,1210 <altera_avalon_jtag_uart_write+0x1b8>
    11fc:	e0bffc17 	ldw	r2,-16(fp)
    1200:	10c00917 	ldw	r3,36(r2)
    1204:	e0bffc17 	ldw	r2,-16(fp)
    1208:	10800117 	ldw	r2,4(r2)
    120c:	18bff736 	bltu	r3,r2,11ec <altera_avalon_jtag_uart_write+0x194>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
    1210:	e0bffc17 	ldw	r2,-16(fp)
    1214:	10800917 	ldw	r2,36(r2)
    1218:	10000126 	beq	r2,zero,1220 <altera_avalon_jtag_uart_write+0x1c8>
         break;
    121c:	00000206 	br	1228 <altera_avalon_jtag_uart_write+0x1d0>
    }
  }
  while (count > 0);
    1220:	e0bffe17 	ldw	r2,-8(fp)
    1224:	00bf9716 	blt	zero,r2,1084 <altera_avalon_jtag_uart_write+0x2c>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    1228:	e0fffd17 	ldw	r3,-12(fp)
    122c:	e0bff717 	ldw	r2,-36(fp)
    1230:	18800426 	beq	r3,r2,1244 <altera_avalon_jtag_uart_write+0x1ec>
    return ptr - start;
    1234:	e0fffd17 	ldw	r3,-12(fp)
    1238:	e0bff717 	ldw	r2,-36(fp)
    123c:	1885c83a 	sub	r2,r3,r2
    1240:	00000606 	br	125c <altera_avalon_jtag_uart_write+0x204>
  else if (flags & O_NONBLOCK)
    1244:	e0bfff17 	ldw	r2,-4(fp)
    1248:	1090000c 	andi	r2,r2,16384
    124c:	10000226 	beq	r2,zero,1258 <altera_avalon_jtag_uart_write+0x200>
    return -EWOULDBLOCK;
    1250:	00bffd44 	movi	r2,-11
    1254:	00000106 	br	125c <altera_avalon_jtag_uart_write+0x204>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
    1258:	00bffec4 	movi	r2,-5
}
    125c:	e037883a 	mov	sp,fp
    1260:	dfc00117 	ldw	ra,4(sp)
    1264:	df000017 	ldw	fp,0(sp)
    1268:	dec00204 	addi	sp,sp,8
    126c:	f800283a 	ret

00001270 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    1270:	defffa04 	addi	sp,sp,-24
    1274:	dfc00515 	stw	ra,20(sp)
    1278:	df000415 	stw	fp,16(sp)
    127c:	df000404 	addi	fp,sp,16
    1280:	e13ffd15 	stw	r4,-12(fp)
    1284:	e17ffe15 	stw	r5,-8(fp)
    1288:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    128c:	e0bffd17 	ldw	r2,-12(fp)
    1290:	10800017 	ldw	r2,0(r2)
    1294:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
    1298:	e0bffc17 	ldw	r2,-16(fp)
    129c:	10c00a04 	addi	r3,r2,40
    12a0:	e0bffd17 	ldw	r2,-12(fp)
    12a4:	10800217 	ldw	r2,8(r2)
    12a8:	1809883a 	mov	r4,r3
    12ac:	e17ffe17 	ldw	r5,-8(fp)
    12b0:	e1bfff17 	ldw	r6,-4(fp)
    12b4:	100f883a 	mov	r7,r2
    12b8:	00017880 	call	1788 <altera_avalon_uart_read>
      fd->fd_flags);
}
    12bc:	e037883a 	mov	sp,fp
    12c0:	dfc00117 	ldw	ra,4(sp)
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00204 	addi	sp,sp,8
    12cc:	f800283a 	ret

000012d0 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    12d0:	defffa04 	addi	sp,sp,-24
    12d4:	dfc00515 	stw	ra,20(sp)
    12d8:	df000415 	stw	fp,16(sp)
    12dc:	df000404 	addi	fp,sp,16
    12e0:	e13ffd15 	stw	r4,-12(fp)
    12e4:	e17ffe15 	stw	r5,-8(fp)
    12e8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
    12f8:	e0bffc17 	ldw	r2,-16(fp)
    12fc:	10c00a04 	addi	r3,r2,40
    1300:	e0bffd17 	ldw	r2,-12(fp)
    1304:	10800217 	ldw	r2,8(r2)
    1308:	1809883a 	mov	r4,r3
    130c:	e17ffe17 	ldw	r5,-8(fp)
    1310:	e1bfff17 	ldw	r6,-4(fp)
    1314:	100f883a 	mov	r7,r2
    1318:	00019b40 	call	19b4 <altera_avalon_uart_write>
      fd->fd_flags);
}
    131c:	e037883a 	mov	sp,fp
    1320:	dfc00117 	ldw	ra,4(sp)
    1324:	df000017 	ldw	fp,0(sp)
    1328:	dec00204 	addi	sp,sp,8
    132c:	f800283a 	ret

00001330 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
    1330:	defffc04 	addi	sp,sp,-16
    1334:	dfc00315 	stw	ra,12(sp)
    1338:	df000215 	stw	fp,8(sp)
    133c:	df000204 	addi	fp,sp,8
    1340:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    1344:	e0bfff17 	ldw	r2,-4(fp)
    1348:	10800017 	ldw	r2,0(r2)
    134c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
    1350:	e0bffe17 	ldw	r2,-8(fp)
    1354:	10c00a04 	addi	r3,r2,40
    1358:	e0bfff17 	ldw	r2,-4(fp)
    135c:	10800217 	ldw	r2,8(r2)
    1360:	1809883a 	mov	r4,r3
    1364:	100b883a 	mov	r5,r2
    1368:	00016e40 	call	16e4 <altera_avalon_uart_close>
}
    136c:	e037883a 	mov	sp,fp
    1370:	dfc00117 	ldw	ra,4(sp)
    1374:	df000017 	ldw	fp,0(sp)
    1378:	dec00204 	addi	sp,sp,8
    137c:	f800283a 	ret

00001380 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    1380:	defff804 	addi	sp,sp,-32
    1384:	dfc00715 	stw	ra,28(sp)
    1388:	df000615 	stw	fp,24(sp)
    138c:	df000604 	addi	fp,sp,24
    1390:	e13ffd15 	stw	r4,-12(fp)
    1394:	e17ffe15 	stw	r5,-8(fp)
    1398:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
    139c:	e0bffd17 	ldw	r2,-12(fp)
    13a0:	10800017 	ldw	r2,0(r2)
    13a4:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
    13a8:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
    13ac:	1000041e 	bne	r2,zero,13c0 <altera_avalon_uart_init+0x40>
    13b0:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
    13b4:	1000021e 	bne	r2,zero,13c0 <altera_avalon_uart_init+0x40>
    13b8:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
    13bc:	10000226 	beq	r2,zero,13c8 <altera_avalon_uart_init+0x48>
    13c0:	00800044 	movi	r2,1
    13c4:	00000106 	br	13cc <altera_avalon_uart_init+0x4c>
    13c8:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
    13cc:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
    13d0:	e0bffc17 	ldw	r2,-16(fp)
    13d4:	10000f1e 	bne	r2,zero,1414 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
    13d8:	e0bffd17 	ldw	r2,-12(fp)
    13dc:	00c32004 	movi	r3,3200
    13e0:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
    13e4:	e0bffb17 	ldw	r2,-20(fp)
    13e8:	10800304 	addi	r2,r2,12
    13ec:	e0fffd17 	ldw	r3,-12(fp)
    13f0:	18c00117 	ldw	r3,4(r3)
    13f4:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
    13f8:	d8000015 	stw	zero,0(sp)
    13fc:	e13ffe17 	ldw	r4,-8(fp)
    1400:	e17fff17 	ldw	r5,-4(fp)
    1404:	01800034 	movhi	r6,0
    1408:	31850a04 	addi	r6,r6,5160
    140c:	e1fffd17 	ldw	r7,-12(fp)
    1410:	00021300 	call	2130 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
    1414:	e037883a 	mov	sp,fp
    1418:	dfc00117 	ldw	ra,4(sp)
    141c:	df000017 	ldw	fp,0(sp)
    1420:	dec00204 	addi	sp,sp,8
    1424:	f800283a 	ret

00001428 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
    1428:	defffa04 	addi	sp,sp,-24
    142c:	dfc00515 	stw	ra,20(sp)
    1430:	df000415 	stw	fp,16(sp)
    1434:	df000404 	addi	fp,sp,16
    1438:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
    143c:	e0bfff17 	ldw	r2,-4(fp)
    1440:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
    1444:	e0bffc17 	ldw	r2,-16(fp)
    1448:	10800017 	ldw	r2,0(r2)
    144c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
    1450:	e0bffd17 	ldw	r2,-12(fp)
    1454:	10800204 	addi	r2,r2,8
    1458:	10800037 	ldwio	r2,0(r2)
    145c:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
    1460:	e0bffd17 	ldw	r2,-12(fp)
    1464:	10800204 	addi	r2,r2,8
    1468:	0007883a 	mov	r3,zero
    146c:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
    1470:	e0bffd17 	ldw	r2,-12(fp)
    1474:	10800204 	addi	r2,r2,8
    1478:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
    147c:	e0bffe17 	ldw	r2,-8(fp)
    1480:	1080200c 	andi	r2,r2,128
    1484:	10000326 	beq	r2,zero,1494 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
    1488:	e13ffc17 	ldw	r4,-16(fp)
    148c:	e17ffe17 	ldw	r5,-8(fp)
    1490:	00014c00 	call	14c0 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
    1494:	e0bffe17 	ldw	r2,-8(fp)
    1498:	1081100c 	andi	r2,r2,1088
    149c:	10000326 	beq	r2,zero,14ac <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
    14a0:	e13ffc17 	ldw	r4,-16(fp)
    14a4:	e17ffe17 	ldw	r5,-8(fp)
    14a8:	00015a00 	call	15a0 <altera_avalon_uart_txirq>
  }
  

}
    14ac:	e037883a 	mov	sp,fp
    14b0:	dfc00117 	ldw	ra,4(sp)
    14b4:	df000017 	ldw	fp,0(sp)
    14b8:	dec00204 	addi	sp,sp,8
    14bc:	f800283a 	ret

000014c0 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    14c0:	defffc04 	addi	sp,sp,-16
    14c4:	df000315 	stw	fp,12(sp)
    14c8:	df000304 	addi	fp,sp,12
    14cc:	e13ffe15 	stw	r4,-8(fp)
    14d0:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
    14d4:	e0bfff17 	ldw	r2,-4(fp)
    14d8:	108000cc 	andi	r2,r2,3
    14dc:	10000126 	beq	r2,zero,14e4 <altera_avalon_uart_rxirq+0x24>
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
    14e0:	00002b06 	br	1590 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
    14e4:	e0bffe17 	ldw	r2,-8(fp)
    14e8:	10800317 	ldw	r2,12(r2)
    14ec:	e0bffe17 	ldw	r2,-8(fp)
    14f0:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    14f4:	e0bffe17 	ldw	r2,-8(fp)
    14f8:	10800317 	ldw	r2,12(r2)
    14fc:	10800044 	addi	r2,r2,1
    1500:	10800fcc 	andi	r2,r2,63
    1504:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10800317 	ldw	r2,12(r2)
    1510:	e0fffe17 	ldw	r3,-8(fp)
    1514:	18c00017 	ldw	r3,0(r3)
    1518:	18c00037 	ldwio	r3,0(r3)
    151c:	1809883a 	mov	r4,r3
    1520:	e0fffe17 	ldw	r3,-8(fp)
    1524:	1885883a 	add	r2,r3,r2
    1528:	10800704 	addi	r2,r2,28
    152c:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
    1530:	e0bffe17 	ldw	r2,-8(fp)
    1534:	e0fffd17 	ldw	r3,-12(fp)
    1538:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    153c:	e0bffe17 	ldw	r2,-8(fp)
    1540:	10800317 	ldw	r2,12(r2)
    1544:	10800044 	addi	r2,r2,1
    1548:	10800fcc 	andi	r2,r2,63
    154c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10c00217 	ldw	r3,8(r2)
    1558:	e0bffd17 	ldw	r2,-12(fp)
    155c:	18800c1e 	bne	r3,r2,1590 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10c00117 	ldw	r3,4(r2)
    1568:	00bfdfc4 	movi	r2,-129
    156c:	1886703a 	and	r3,r3,r2
    1570:	e0bffe17 	ldw	r2,-8(fp)
    1574:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
    1578:	e0bffe17 	ldw	r2,-8(fp)
    157c:	10800017 	ldw	r2,0(r2)
    1580:	10800304 	addi	r2,r2,12
    1584:	e0fffe17 	ldw	r3,-8(fp)
    1588:	18c00117 	ldw	r3,4(r3)
    158c:	10c00035 	stwio	r3,0(r2)
  }   
}
    1590:	e037883a 	mov	sp,fp
    1594:	df000017 	ldw	fp,0(sp)
    1598:	dec00104 	addi	sp,sp,4
    159c:	f800283a 	ret

000015a0 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    15a0:	defffb04 	addi	sp,sp,-20
    15a4:	df000415 	stw	fp,16(sp)
    15a8:	df000404 	addi	fp,sp,16
    15ac:	e13ffc15 	stw	r4,-16(fp)
    15b0:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
    15b4:	e0bffc17 	ldw	r2,-16(fp)
    15b8:	10c00417 	ldw	r3,16(r2)
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	10800517 	ldw	r2,20(r2)
    15c4:	18803226 	beq	r3,r2,1690 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    15c8:	e0bffc17 	ldw	r2,-16(fp)
    15cc:	10800617 	ldw	r2,24(r2)
    15d0:	1080008c 	andi	r2,r2,2
    15d4:	10000326 	beq	r2,zero,15e4 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    15d8:	e0bffd17 	ldw	r2,-12(fp)
    15dc:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    15e0:	10001d26 	beq	r2,zero,1658 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
    15e4:	e0bffc17 	ldw	r2,-16(fp)
    15e8:	10800417 	ldw	r2,16(r2)
    15ec:	e0bffc17 	ldw	r2,-16(fp)
    15f0:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
    15f4:	e0bffc17 	ldw	r2,-16(fp)
    15f8:	10800017 	ldw	r2,0(r2)
    15fc:	10800104 	addi	r2,r2,4
    1600:	e0fffc17 	ldw	r3,-16(fp)
    1604:	18c00417 	ldw	r3,16(r3)
    1608:	e13ffc17 	ldw	r4,-16(fp)
    160c:	20c7883a 	add	r3,r4,r3
    1610:	18c01704 	addi	r3,r3,92
    1614:	18c00003 	ldbu	r3,0(r3)
    1618:	18c03fcc 	andi	r3,r3,255
    161c:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
    1620:	e0bffc17 	ldw	r2,-16(fp)
    1624:	10800417 	ldw	r2,16(r2)
    1628:	10800044 	addi	r2,r2,1
    162c:	e0fffc17 	ldw	r3,-16(fp)
    1630:	18800415 	stw	r2,16(r3)
    1634:	10c00fcc 	andi	r3,r2,63
    1638:	e0bffc17 	ldw	r2,-16(fp)
    163c:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    1640:	e0bffc17 	ldw	r2,-16(fp)
    1644:	10800117 	ldw	r2,4(r2)
    1648:	10c01014 	ori	r3,r2,64
    164c:	e0bffc17 	ldw	r2,-16(fp)
    1650:	10c00115 	stw	r3,4(r2)
    1654:	00000e06 	br	1690 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
    1658:	e0bffc17 	ldw	r2,-16(fp)
    165c:	10800017 	ldw	r2,0(r2)
    1660:	10800204 	addi	r2,r2,8
    1664:	10800037 	ldwio	r2,0(r2)
    1668:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    166c:	e0bffd17 	ldw	r2,-12(fp)
    1670:	1082000c 	andi	r2,r2,2048
    1674:	1000061e 	bne	r2,zero,1690 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    1678:	e0bffc17 	ldw	r2,-16(fp)
    167c:	10c00117 	ldw	r3,4(r2)
    1680:	00bfefc4 	movi	r2,-65
    1684:	1886703a 	and	r3,r3,r2
    1688:	e0bffc17 	ldw	r2,-16(fp)
    168c:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
    1690:	e0bffc17 	ldw	r2,-16(fp)
    1694:	10c00417 	ldw	r3,16(r2)
    1698:	e0bffc17 	ldw	r2,-16(fp)
    169c:	10800517 	ldw	r2,20(r2)
    16a0:	1880061e 	bne	r3,r2,16bc <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    16a4:	e0bffc17 	ldw	r2,-16(fp)
    16a8:	10c00117 	ldw	r3,4(r2)
    16ac:	00beefc4 	movi	r2,-1089
    16b0:	1886703a 	and	r3,r3,r2
    16b4:	e0bffc17 	ldw	r2,-16(fp)
    16b8:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    16bc:	e0bffc17 	ldw	r2,-16(fp)
    16c0:	10800017 	ldw	r2,0(r2)
    16c4:	10800304 	addi	r2,r2,12
    16c8:	e0fffc17 	ldw	r3,-16(fp)
    16cc:	18c00117 	ldw	r3,4(r3)
    16d0:	10c00035 	stwio	r3,0(r2)
}
    16d4:	e037883a 	mov	sp,fp
    16d8:	df000017 	ldw	fp,0(sp)
    16dc:	dec00104 	addi	sp,sp,4
    16e0:	f800283a 	ret

000016e4 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
    16e4:	defffd04 	addi	sp,sp,-12
    16e8:	df000215 	stw	fp,8(sp)
    16ec:	df000204 	addi	fp,sp,8
    16f0:	e13ffe15 	stw	r4,-8(fp)
    16f4:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    16f8:	00000506 	br	1710 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
    16fc:	e0bfff17 	ldw	r2,-4(fp)
    1700:	1090000c 	andi	r2,r2,16384
    1704:	10000226 	beq	r2,zero,1710 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
    1708:	00bffd44 	movi	r2,-11
    170c:	00000606 	br	1728 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    1710:	e0bffe17 	ldw	r2,-8(fp)
    1714:	10c00417 	ldw	r3,16(r2)
    1718:	e0bffe17 	ldw	r2,-8(fp)
    171c:	10800517 	ldw	r2,20(r2)
    1720:	18bff61e 	bne	r3,r2,16fc <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    1724:	0005883a 	mov	r2,zero
}
    1728:	e037883a 	mov	sp,fp
    172c:	df000017 	ldw	fp,0(sp)
    1730:	dec00104 	addi	sp,sp,4
    1734:	f800283a 	ret

00001738 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    1738:	defffe04 	addi	sp,sp,-8
    173c:	dfc00115 	stw	ra,4(sp)
    1740:	df000015 	stw	fp,0(sp)
    1744:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    1748:	00800034 	movhi	r2,0
    174c:	10919b04 	addi	r2,r2,18028
    1750:	10800017 	ldw	r2,0(r2)
    1754:	10000526 	beq	r2,zero,176c <alt_get_errno+0x34>
    1758:	00800034 	movhi	r2,0
    175c:	10919b04 	addi	r2,r2,18028
    1760:	10800017 	ldw	r2,0(r2)
    1764:	103ee83a 	callr	r2
    1768:	00000206 	br	1774 <alt_get_errno+0x3c>
    176c:	00800034 	movhi	r2,0
    1770:	10969504 	addi	r2,r2,23124
}
    1774:	e037883a 	mov	sp,fp
    1778:	dfc00117 	ldw	ra,4(sp)
    177c:	df000017 	ldw	fp,0(sp)
    1780:	dec00204 	addi	sp,sp,8
    1784:	f800283a 	ret

00001788 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
    1788:	defff204 	addi	sp,sp,-56
    178c:	dfc00d15 	stw	ra,52(sp)
    1790:	df000c15 	stw	fp,48(sp)
    1794:	df000c04 	addi	fp,sp,48
    1798:	e13ffc15 	stw	r4,-16(fp)
    179c:	e17ffd15 	stw	r5,-12(fp)
    17a0:	e1bffe15 	stw	r6,-8(fp)
    17a4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
    17a8:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
    17ac:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
    17b0:	e0bfff17 	ldw	r2,-4(fp)
    17b4:	1090000c 	andi	r2,r2,16384
    17b8:	1005003a 	cmpeq	r2,r2,zero
    17bc:	10803fcc 	andi	r2,r2,255
    17c0:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    17c4:	00001306 	br	1814 <altera_avalon_uart_read+0x8c>
    {
      count++;
    17c8:	e0bff517 	ldw	r2,-44(fp)
    17cc:	10800044 	addi	r2,r2,1
    17d0:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
    17d4:	e0bffd17 	ldw	r2,-12(fp)
    17d8:	10c00044 	addi	r3,r2,1
    17dc:	e0fffd15 	stw	r3,-12(fp)
    17e0:	e0fffc17 	ldw	r3,-16(fp)
    17e4:	18c00217 	ldw	r3,8(r3)
    17e8:	e13ffc17 	ldw	r4,-16(fp)
    17ec:	20c7883a 	add	r3,r4,r3
    17f0:	18c00704 	addi	r3,r3,28
    17f4:	18c00003 	ldbu	r3,0(r3)
    17f8:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
    17fc:	e0bffc17 	ldw	r2,-16(fp)
    1800:	10800217 	ldw	r2,8(r2)
    1804:	10800044 	addi	r2,r2,1
    1808:	10c00fcc 	andi	r3,r2,63
    180c:	e0bffc17 	ldw	r2,-16(fp)
    1810:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    1814:	e0fff517 	ldw	r3,-44(fp)
    1818:	e0bffe17 	ldw	r2,-8(fp)
    181c:	1880050e 	bge	r3,r2,1834 <altera_avalon_uart_read+0xac>
    1820:	e0bffc17 	ldw	r2,-16(fp)
    1824:	10c00217 	ldw	r3,8(r2)
    1828:	e0bffc17 	ldw	r2,-16(fp)
    182c:	10800317 	ldw	r2,12(r2)
    1830:	18bfe51e 	bne	r3,r2,17c8 <altera_avalon_uart_read+0x40>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
    1834:	e0bff517 	ldw	r2,-44(fp)
    1838:	1000251e 	bne	r2,zero,18d0 <altera_avalon_uart_read+0x148>
    183c:	e0bffc17 	ldw	r2,-16(fp)
    1840:	10c00217 	ldw	r3,8(r2)
    1844:	e0bffc17 	ldw	r2,-16(fp)
    1848:	10800317 	ldw	r2,12(r2)
    184c:	1880201e 	bne	r3,r2,18d0 <altera_avalon_uart_read+0x148>
    {
      if (!block)
    1850:	e0bff617 	ldw	r2,-40(fp)
    1854:	1000071e 	bne	r2,zero,1874 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
    1858:	00017380 	call	1738 <alt_get_errno>
    185c:	1007883a 	mov	r3,r2
    1860:	008002c4 	movi	r2,11
    1864:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
    1868:	00800044 	movi	r2,1
    186c:	e0bff405 	stb	r2,-48(fp)
        break;
    1870:	00001b06 	br	18e0 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1874:	0005303a 	rdctl	r2,status
    1878:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    187c:	e0fff817 	ldw	r3,-32(fp)
    1880:	00bfff84 	movi	r2,-2
    1884:	1884703a 	and	r2,r3,r2
    1888:	1001703a 	wrctl	status,r2
  
  return context;
    188c:	e0bff817 	ldw	r2,-32(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
    1890:	e0bff715 	stw	r2,-36(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    1894:	e0bffc17 	ldw	r2,-16(fp)
    1898:	10800117 	ldw	r2,4(r2)
    189c:	10c02014 	ori	r3,r2,128
    18a0:	e0bffc17 	ldw	r2,-16(fp)
    18a4:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    18a8:	e0bffc17 	ldw	r2,-16(fp)
    18ac:	10800017 	ldw	r2,0(r2)
    18b0:	10800304 	addi	r2,r2,12
    18b4:	e0fffc17 	ldw	r3,-16(fp)
    18b8:	18c00117 	ldw	r3,4(r3)
    18bc:	10c00035 	stwio	r3,0(r2)
    18c0:	e0bff717 	ldw	r2,-36(fp)
    18c4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    18c8:	e0bff917 	ldw	r2,-28(fp)
    18cc:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
    18d0:	e0bff517 	ldw	r2,-44(fp)
    18d4:	1000021e 	bne	r2,zero,18e0 <altera_avalon_uart_read+0x158>
    18d8:	e0bffe17 	ldw	r2,-8(fp)
    18dc:	103fb91e 	bne	r2,zero,17c4 <altera_avalon_uart_read+0x3c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    18e0:	0005303a 	rdctl	r2,status
    18e4:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    18e8:	e0fffa17 	ldw	r3,-24(fp)
    18ec:	00bfff84 	movi	r2,-2
    18f0:	1884703a 	and	r2,r3,r2
    18f4:	1001703a 	wrctl	status,r2
  
  return context;
    18f8:	e0bffa17 	ldw	r2,-24(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
    18fc:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    1900:	e0bffc17 	ldw	r2,-16(fp)
    1904:	10800117 	ldw	r2,4(r2)
    1908:	10c02014 	ori	r3,r2,128
    190c:	e0bffc17 	ldw	r2,-16(fp)
    1910:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    1914:	e0bffc17 	ldw	r2,-16(fp)
    1918:	10800017 	ldw	r2,0(r2)
    191c:	10800304 	addi	r2,r2,12
    1920:	e0fffc17 	ldw	r3,-16(fp)
    1924:	18c00117 	ldw	r3,4(r3)
    1928:	10c00035 	stwio	r3,0(r2)
    192c:	e0bff717 	ldw	r2,-36(fp)
    1930:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1934:	e0bffb17 	ldw	r2,-20(fp)
    1938:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
    193c:	e0bff403 	ldbu	r2,-48(fp)
    1940:	10000226 	beq	r2,zero,194c <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
    1944:	00bffd44 	movi	r2,-11
    1948:	00000106 	br	1950 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
    194c:	e0bff517 	ldw	r2,-44(fp)
  }
}
    1950:	e037883a 	mov	sp,fp
    1954:	dfc00117 	ldw	ra,4(sp)
    1958:	df000017 	ldw	fp,0(sp)
    195c:	dec00204 	addi	sp,sp,8
    1960:	f800283a 	ret

00001964 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    1964:	defffe04 	addi	sp,sp,-8
    1968:	dfc00115 	stw	ra,4(sp)
    196c:	df000015 	stw	fp,0(sp)
    1970:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    1974:	00800034 	movhi	r2,0
    1978:	10919b04 	addi	r2,r2,18028
    197c:	10800017 	ldw	r2,0(r2)
    1980:	10000526 	beq	r2,zero,1998 <alt_get_errno+0x34>
    1984:	00800034 	movhi	r2,0
    1988:	10919b04 	addi	r2,r2,18028
    198c:	10800017 	ldw	r2,0(r2)
    1990:	103ee83a 	callr	r2
    1994:	00000206 	br	19a0 <alt_get_errno+0x3c>
    1998:	00800034 	movhi	r2,0
    199c:	10969504 	addi	r2,r2,23124
}
    19a0:	e037883a 	mov	sp,fp
    19a4:	dfc00117 	ldw	ra,4(sp)
    19a8:	df000017 	ldw	fp,0(sp)
    19ac:	dec00204 	addi	sp,sp,8
    19b0:	f800283a 	ret

000019b4 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
    19b4:	defff204 	addi	sp,sp,-56
    19b8:	dfc00d15 	stw	ra,52(sp)
    19bc:	df000c15 	stw	fp,48(sp)
    19c0:	df000c04 	addi	fp,sp,48
    19c4:	e13ffc15 	stw	r4,-16(fp)
    19c8:	e17ffd15 	stw	r5,-12(fp)
    19cc:	e1bffe15 	stw	r6,-8(fp)
    19d0:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
    19d4:	e0bffe17 	ldw	r2,-8(fp)
    19d8:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
    19dc:	e0bfff17 	ldw	r2,-4(fp)
    19e0:	1090000c 	andi	r2,r2,16384
    19e4:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    19e8:	00003c06 	br	1adc <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    19ec:	e0bffc17 	ldw	r2,-16(fp)
    19f0:	10800517 	ldw	r2,20(r2)
    19f4:	10800044 	addi	r2,r2,1
    19f8:	10800fcc 	andi	r2,r2,63
    19fc:	e0bff615 	stw	r2,-40(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
    1a00:	e0bffc17 	ldw	r2,-16(fp)
    1a04:	10c00417 	ldw	r3,16(r2)
    1a08:	e0bff617 	ldw	r2,-40(fp)
    1a0c:	1880221e 	bne	r3,r2,1a98 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
    1a10:	e0bff517 	ldw	r2,-44(fp)
    1a14:	10000526 	beq	r2,zero,1a2c <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
    1a18:	00019640 	call	1964 <alt_get_errno>
    1a1c:	1007883a 	mov	r3,r2
    1a20:	008002c4 	movi	r2,11
    1a24:	18800015 	stw	r2,0(r3)
        break;
    1a28:	00002e06 	br	1ae4 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a2c:	0005303a 	rdctl	r2,status
    1a30:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a34:	e0fff817 	ldw	r3,-32(fp)
    1a38:	00bfff84 	movi	r2,-2
    1a3c:	1884703a 	and	r2,r3,r2
    1a40:	1001703a 	wrctl	status,r2
  
  return context;
    1a44:	e0bff817 	ldw	r2,-32(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
    1a48:	e0bff715 	stw	r2,-36(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    1a4c:	e0bffc17 	ldw	r2,-16(fp)
    1a50:	10800117 	ldw	r2,4(r2)
    1a54:	10c11014 	ori	r3,r2,1088
    1a58:	e0bffc17 	ldw	r2,-16(fp)
    1a5c:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    1a60:	e0bffc17 	ldw	r2,-16(fp)
    1a64:	10800017 	ldw	r2,0(r2)
    1a68:	10800304 	addi	r2,r2,12
    1a6c:	e0fffc17 	ldw	r3,-16(fp)
    1a70:	18c00117 	ldw	r3,4(r3)
    1a74:	10c00035 	stwio	r3,0(r2)
    1a78:	e0bff717 	ldw	r2,-36(fp)
    1a7c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a80:	e0bff917 	ldw	r2,-28(fp)
    1a84:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
    1a88:	e0bffc17 	ldw	r2,-16(fp)
    1a8c:	10c00417 	ldw	r3,16(r2)
    1a90:	e0bff617 	ldw	r2,-40(fp)
    1a94:	18bffc26 	beq	r3,r2,1a88 <altera_avalon_uart_write+0xd4>
      }
    }

    count--;
    1a98:	e0bff417 	ldw	r2,-48(fp)
    1a9c:	10bfffc4 	addi	r2,r2,-1
    1aa0:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    1aa4:	e0bffc17 	ldw	r2,-16(fp)
    1aa8:	10c00517 	ldw	r3,20(r2)
    1aac:	e0bffd17 	ldw	r2,-12(fp)
    1ab0:	11000044 	addi	r4,r2,1
    1ab4:	e13ffd15 	stw	r4,-12(fp)
    1ab8:	10800003 	ldbu	r2,0(r2)
    1abc:	1009883a 	mov	r4,r2
    1ac0:	e0bffc17 	ldw	r2,-16(fp)
    1ac4:	10c5883a 	add	r2,r2,r3
    1ac8:	10801704 	addi	r2,r2,92
    1acc:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
    1ad0:	e0bffc17 	ldw	r2,-16(fp)
    1ad4:	e0fff617 	ldw	r3,-40(fp)
    1ad8:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    1adc:	e0bff417 	ldw	r2,-48(fp)
    1ae0:	103fc21e 	bne	r2,zero,19ec <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1ae4:	0005303a 	rdctl	r2,status
    1ae8:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1aec:	e0fffa17 	ldw	r3,-24(fp)
    1af0:	00bfff84 	movi	r2,-2
    1af4:	1884703a 	and	r2,r3,r2
    1af8:	1001703a 	wrctl	status,r2
  
  return context;
    1afc:	e0bffa17 	ldw	r2,-24(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
    1b00:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    1b04:	e0bffc17 	ldw	r2,-16(fp)
    1b08:	10800117 	ldw	r2,4(r2)
    1b0c:	10c11014 	ori	r3,r2,1088
    1b10:	e0bffc17 	ldw	r2,-16(fp)
    1b14:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    1b18:	e0bffc17 	ldw	r2,-16(fp)
    1b1c:	10800017 	ldw	r2,0(r2)
    1b20:	10800304 	addi	r2,r2,12
    1b24:	e0fffc17 	ldw	r3,-16(fp)
    1b28:	18c00117 	ldw	r3,4(r3)
    1b2c:	10c00035 	stwio	r3,0(r2)
    1b30:	e0bff717 	ldw	r2,-36(fp)
    1b34:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1b38:	e0bffb17 	ldw	r2,-20(fp)
    1b3c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
    1b40:	e0fffe17 	ldw	r3,-8(fp)
    1b44:	e0bff417 	ldw	r2,-48(fp)
    1b48:	1885c83a 	sub	r2,r3,r2
}
    1b4c:	e037883a 	mov	sp,fp
    1b50:	dfc00117 	ldw	ra,4(sp)
    1b54:	df000017 	ldw	fp,0(sp)
    1b58:	dec00204 	addi	sp,sp,8
    1b5c:	f800283a 	ret

00001b60 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
    1b60:	defff504 	addi	sp,sp,-44
    1b64:	df000a15 	stw	fp,40(sp)
    1b68:	df000a04 	addi	fp,sp,40
    1b6c:	e13ffc15 	stw	r4,-16(fp)
    1b70:	e17ffd15 	stw	r5,-12(fp)
    1b74:	e1bffe15 	stw	r6,-8(fp)
    1b78:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
    1b7c:	e03ff615 	stw	zero,-40(fp)
    1b80:	00800034 	movhi	r2,0
    1b84:	10969a04 	addi	r2,r2,23144
    1b88:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
    1b8c:	10003f26 	beq	r2,zero,1c8c <alt_alarm_start+0x12c>
  {
    if (alarm)
    1b90:	e0bffc17 	ldw	r2,-16(fp)
    1b94:	10003b26 	beq	r2,zero,1c84 <alt_alarm_start+0x124>
    {
      alarm->callback = callback;
    1b98:	e0bffc17 	ldw	r2,-16(fp)
    1b9c:	e0fffe17 	ldw	r3,-8(fp)
    1ba0:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
    1ba4:	e0bffc17 	ldw	r2,-16(fp)
    1ba8:	e0ffff17 	ldw	r3,-4(fp)
    1bac:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1bb0:	0005303a 	rdctl	r2,status
    1bb4:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1bb8:	e0fff817 	ldw	r3,-32(fp)
    1bbc:	00bfff84 	movi	r2,-2
    1bc0:	1884703a 	and	r2,r3,r2
    1bc4:	1001703a 	wrctl	status,r2
  
  return context;
    1bc8:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
    1bcc:	e0bff715 	stw	r2,-36(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    1bd0:	00800034 	movhi	r2,0
    1bd4:	10969b04 	addi	r2,r2,23148
    1bd8:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
    1bdc:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
    1be0:	e0fffd17 	ldw	r3,-12(fp)
    1be4:	e0bff617 	ldw	r2,-40(fp)
    1be8:	1885883a 	add	r2,r3,r2
    1bec:	10c00044 	addi	r3,r2,1
    1bf0:	e0bffc17 	ldw	r2,-16(fp)
    1bf4:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    1bf8:	e0bffc17 	ldw	r2,-16(fp)
    1bfc:	10c00217 	ldw	r3,8(r2)
    1c00:	e0bff617 	ldw	r2,-40(fp)
    1c04:	1880042e 	bgeu	r3,r2,1c18 <alt_alarm_start+0xb8>
      {
        alarm->rollover = 1;
    1c08:	e0bffc17 	ldw	r2,-16(fp)
    1c0c:	00c00044 	movi	r3,1
    1c10:	10c00405 	stb	r3,16(r2)
    1c14:	00000206 	br	1c20 <alt_alarm_start+0xc0>
      }
      else
      {
        alarm->rollover = 0;
    1c18:	e0bffc17 	ldw	r2,-16(fp)
    1c1c:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	00800034 	movhi	r2,0
    1c28:	10919d04 	addi	r2,r2,18036
    1c2c:	e0bff915 	stw	r2,-28(fp)
    1c30:	e0fffa15 	stw	r3,-24(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    1c34:	e0bffa17 	ldw	r2,-24(fp)
    1c38:	e0fff917 	ldw	r3,-28(fp)
    1c3c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    1c40:	e0bff917 	ldw	r2,-28(fp)
    1c44:	10c00017 	ldw	r3,0(r2)
    1c48:	e0bffa17 	ldw	r2,-24(fp)
    1c4c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    1c50:	e0bff917 	ldw	r2,-28(fp)
    1c54:	10800017 	ldw	r2,0(r2)
    1c58:	e0fffa17 	ldw	r3,-24(fp)
    1c5c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    1c60:	e0bff917 	ldw	r2,-28(fp)
    1c64:	e0fffa17 	ldw	r3,-24(fp)
    1c68:	10c00015 	stw	r3,0(r2)
    1c6c:	e0bff717 	ldw	r2,-36(fp)
    1c70:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1c74:	e0bffb17 	ldw	r2,-20(fp)
    1c78:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
    1c7c:	0005883a 	mov	r2,zero
    1c80:	00000306 	br	1c90 <alt_alarm_start+0x130>
    }
    else
    {
      return -EINVAL;
    1c84:	00bffa84 	movi	r2,-22
    1c88:	00000106 	br	1c90 <alt_alarm_start+0x130>
    }
  }
  else
  {
    return -ENOTSUP;
    1c8c:	00bfde84 	movi	r2,-134
  }
}
    1c90:	e037883a 	mov	sp,fp
    1c94:	df000017 	ldw	fp,0(sp)
    1c98:	dec00104 	addi	sp,sp,4
    1c9c:	f800283a 	ret

00001ca0 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    1ca0:	defffa04 	addi	sp,sp,-24
    1ca4:	dfc00515 	stw	ra,20(sp)
    1ca8:	df000415 	stw	fp,16(sp)
    1cac:	df000404 	addi	fp,sp,16
    1cb0:	e13fff15 	stw	r4,-4(fp)
  int big_loops;
  alt_u32 cycles_per_loop;
  
  if (!strcmp(NIOS2_CPU_IMPLEMENTATION,"tiny"))
  {
    cycles_per_loop = 9;
    1cb4:	00800244 	movi	r2,9
    1cb8:	e0bffd15 	stw	r2,-12(fp)
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
    1cbc:	e13ffd17 	ldw	r4,-12(fp)
    1cc0:	014003f4 	movhi	r5,15
    1cc4:	29509004 	addi	r5,r5,16960
    1cc8:	00031f00 	call	31f0 <__mulsi3>
    1ccc:	0100bef4 	movhi	r4,763
    1cd0:	213c2004 	addi	r4,r4,-3968
    1cd4:	100b883a 	mov	r5,r2
    1cd8:	00031e00 	call	31e0 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    1cdc:	01200034 	movhi	r4,32768
    1ce0:	213fffc4 	addi	r4,r4,-1
    1ce4:	100b883a 	mov	r5,r2
    1ce8:	00031e00 	call	31e0 <__udivsi3>
    1cec:	e13fff17 	ldw	r4,-4(fp)
    1cf0:	100b883a 	mov	r5,r2
    1cf4:	00031e00 	call	31e0 <__udivsi3>
    1cf8:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
    1cfc:	e0bffe17 	ldw	r2,-8(fp)
    1d00:	10002a26 	beq	r2,zero,1dac <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
    1d04:	e03ffc15 	stw	zero,-16(fp)
    1d08:	00001706 	br	1d68 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    1d0c:	00a00034 	movhi	r2,32768
    1d10:	10bfffc4 	addi	r2,r2,-1
    1d14:	10bfffc4 	addi	r2,r2,-1
    1d18:	103ffe1e 	bne	r2,zero,1d14 <alt_busy_sleep+0x74>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
    1d1c:	e13ffd17 	ldw	r4,-12(fp)
    1d20:	014003f4 	movhi	r5,15
    1d24:	29509004 	addi	r5,r5,16960
    1d28:	00031f00 	call	31f0 <__mulsi3>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    1d2c:	0100bef4 	movhi	r4,763
    1d30:	213c2004 	addi	r4,r4,-3968
    1d34:	100b883a 	mov	r5,r2
    1d38:	00031e00 	call	31e0 <__udivsi3>
    1d3c:	01200034 	movhi	r4,32768
    1d40:	213fffc4 	addi	r4,r4,-1
    1d44:	100b883a 	mov	r5,r2
    1d48:	00031e00 	call	31e0 <__udivsi3>
    1d4c:	1007883a 	mov	r3,r2
    1d50:	e0bfff17 	ldw	r2,-4(fp)
    1d54:	10c5c83a 	sub	r2,r2,r3
    1d58:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    1d5c:	e0bffc17 	ldw	r2,-16(fp)
    1d60:	10800044 	addi	r2,r2,1
    1d64:	e0bffc15 	stw	r2,-16(fp)
    1d68:	e0fffc17 	ldw	r3,-16(fp)
    1d6c:	e0bffe17 	ldw	r2,-8(fp)
    1d70:	18bfe616 	blt	r3,r2,1d0c <alt_busy_sleep+0x6c>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
    1d74:	e13ffd17 	ldw	r4,-12(fp)
    1d78:	014003f4 	movhi	r5,15
    1d7c:	29509004 	addi	r5,r5,16960
    1d80:	00031f00 	call	31f0 <__mulsi3>
    1d84:	0100bef4 	movhi	r4,763
    1d88:	213c2004 	addi	r4,r4,-3968
    1d8c:	100b883a 	mov	r5,r2
    1d90:	00031e00 	call	31e0 <__udivsi3>
    1d94:	1009883a 	mov	r4,r2
    1d98:	e17fff17 	ldw	r5,-4(fp)
    1d9c:	00031f00 	call	31f0 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    1da0:	10bfffc4 	addi	r2,r2,-1
    1da4:	103ffe1e 	bne	r2,zero,1da0 <alt_busy_sleep+0x100>
    1da8:	00000d06 	br	1de0 <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
    1dac:	e13ffd17 	ldw	r4,-12(fp)
    1db0:	014003f4 	movhi	r5,15
    1db4:	29509004 	addi	r5,r5,16960
    1db8:	00031f00 	call	31f0 <__mulsi3>
    1dbc:	0100bef4 	movhi	r4,763
    1dc0:	213c2004 	addi	r4,r4,-3968
    1dc4:	100b883a 	mov	r5,r2
    1dc8:	00031e00 	call	31e0 <__udivsi3>
    1dcc:	1009883a 	mov	r4,r2
    1dd0:	e17fff17 	ldw	r5,-4(fp)
    1dd4:	00031f00 	call	31f0 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    1dd8:	10bfffc4 	addi	r2,r2,-1
    1ddc:	00bffe16 	blt	zero,r2,1dd8 <alt_busy_sleep+0x138>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
    1de0:	0005883a 	mov	r2,zero
}
    1de4:	e037883a 	mov	sp,fp
    1de8:	dfc00117 	ldw	ra,4(sp)
    1dec:	df000017 	ldw	fp,0(sp)
    1df0:	dec00204 	addi	sp,sp,8
    1df4:	f800283a 	ret

00001df8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    1df8:	defffe04 	addi	sp,sp,-8
    1dfc:	dfc00115 	stw	ra,4(sp)
    1e00:	df000015 	stw	fp,0(sp)
    1e04:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    1e08:	00800034 	movhi	r2,0
    1e0c:	10919b04 	addi	r2,r2,18028
    1e10:	10800017 	ldw	r2,0(r2)
    1e14:	10000526 	beq	r2,zero,1e2c <alt_get_errno+0x34>
    1e18:	00800034 	movhi	r2,0
    1e1c:	10919b04 	addi	r2,r2,18028
    1e20:	10800017 	ldw	r2,0(r2)
    1e24:	103ee83a 	callr	r2
    1e28:	00000206 	br	1e34 <alt_get_errno+0x3c>
    1e2c:	00800034 	movhi	r2,0
    1e30:	10969504 	addi	r2,r2,23124
}
    1e34:	e037883a 	mov	sp,fp
    1e38:	dfc00117 	ldw	ra,4(sp)
    1e3c:	df000017 	ldw	fp,0(sp)
    1e40:	dec00204 	addi	sp,sp,8
    1e44:	f800283a 	ret

00001e48 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    1e48:	defffb04 	addi	sp,sp,-20
    1e4c:	dfc00415 	stw	ra,16(sp)
    1e50:	df000315 	stw	fp,12(sp)
    1e54:	df000304 	addi	fp,sp,12
    1e58:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    1e5c:	e0bfff17 	ldw	r2,-4(fp)
    1e60:	10000816 	blt	r2,zero,1e84 <close+0x3c>
    1e64:	e13fff17 	ldw	r4,-4(fp)
    1e68:	01400304 	movi	r5,12
    1e6c:	00031f00 	call	31f0 <__mulsi3>
    1e70:	1007883a 	mov	r3,r2
    1e74:	00800034 	movhi	r2,0
    1e78:	10913404 	addi	r2,r2,17616
    1e7c:	1885883a 	add	r2,r3,r2
    1e80:	00000106 	br	1e88 <close+0x40>
    1e84:	0005883a 	mov	r2,zero
    1e88:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
    1e8c:	e0bffd17 	ldw	r2,-12(fp)
    1e90:	10001926 	beq	r2,zero,1ef8 <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    1e94:	e0bffd17 	ldw	r2,-12(fp)
    1e98:	10800017 	ldw	r2,0(r2)
    1e9c:	10800417 	ldw	r2,16(r2)
    1ea0:	10000626 	beq	r2,zero,1ebc <close+0x74>
    1ea4:	e0bffd17 	ldw	r2,-12(fp)
    1ea8:	10800017 	ldw	r2,0(r2)
    1eac:	10800417 	ldw	r2,16(r2)
    1eb0:	e13ffd17 	ldw	r4,-12(fp)
    1eb4:	103ee83a 	callr	r2
    1eb8:	00000106 	br	1ec0 <close+0x78>
    1ebc:	0005883a 	mov	r2,zero
    1ec0:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    1ec4:	e13fff17 	ldw	r4,-4(fp)
    1ec8:	00027fc0 	call	27fc <alt_release_fd>
    if (rval < 0)
    1ecc:	e0bffe17 	ldw	r2,-8(fp)
    1ed0:	1000070e 	bge	r2,zero,1ef0 <close+0xa8>
    {
      ALT_ERRNO = -rval;
    1ed4:	0001df80 	call	1df8 <alt_get_errno>
    1ed8:	1007883a 	mov	r3,r2
    1edc:	e0bffe17 	ldw	r2,-8(fp)
    1ee0:	0085c83a 	sub	r2,zero,r2
    1ee4:	18800015 	stw	r2,0(r3)
      return -1;
    1ee8:	00bfffc4 	movi	r2,-1
    1eec:	00000706 	br	1f0c <close+0xc4>
    }
    return 0;
    1ef0:	0005883a 	mov	r2,zero
    1ef4:	00000506 	br	1f0c <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    1ef8:	0001df80 	call	1df8 <alt_get_errno>
    1efc:	1007883a 	mov	r3,r2
    1f00:	00801444 	movi	r2,81
    1f04:	18800015 	stw	r2,0(r3)
    return -1;
    1f08:	00bfffc4 	movi	r2,-1
  }
}
    1f0c:	e037883a 	mov	sp,fp
    1f10:	dfc00117 	ldw	ra,4(sp)
    1f14:	df000017 	ldw	fp,0(sp)
    1f18:	dec00204 	addi	sp,sp,8
    1f1c:	f800283a 	ret

00001f20 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    1f20:	deffff04 	addi	sp,sp,-4
    1f24:	df000015 	stw	fp,0(sp)
    1f28:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    1f2c:	e037883a 	mov	sp,fp
    1f30:	df000017 	ldw	fp,0(sp)
    1f34:	dec00104 	addi	sp,sp,4
    1f38:	f800283a 	ret

00001f3c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    1f3c:	defffc04 	addi	sp,sp,-16
    1f40:	df000315 	stw	fp,12(sp)
    1f44:	df000304 	addi	fp,sp,12
    1f48:	e13ffd15 	stw	r4,-12(fp)
    1f4c:	e17ffe15 	stw	r5,-8(fp)
    1f50:	e1bfff15 	stw	r6,-4(fp)
  return len;
    1f54:	e0bfff17 	ldw	r2,-4(fp)
}
    1f58:	e037883a 	mov	sp,fp
    1f5c:	df000017 	ldw	fp,0(sp)
    1f60:	dec00104 	addi	sp,sp,4
    1f64:	f800283a 	ret

00001f68 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    1f68:	defffe04 	addi	sp,sp,-8
    1f6c:	dfc00115 	stw	ra,4(sp)
    1f70:	df000015 	stw	fp,0(sp)
    1f74:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    1f78:	00800034 	movhi	r2,0
    1f7c:	10919b04 	addi	r2,r2,18028
    1f80:	10800017 	ldw	r2,0(r2)
    1f84:	10000526 	beq	r2,zero,1f9c <alt_get_errno+0x34>
    1f88:	00800034 	movhi	r2,0
    1f8c:	10919b04 	addi	r2,r2,18028
    1f90:	10800017 	ldw	r2,0(r2)
    1f94:	103ee83a 	callr	r2
    1f98:	00000206 	br	1fa4 <alt_get_errno+0x3c>
    1f9c:	00800034 	movhi	r2,0
    1fa0:	10969504 	addi	r2,r2,23124
}
    1fa4:	e037883a 	mov	sp,fp
    1fa8:	dfc00117 	ldw	ra,4(sp)
    1fac:	df000017 	ldw	fp,0(sp)
    1fb0:	dec00204 	addi	sp,sp,8
    1fb4:	f800283a 	ret

00001fb8 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    1fb8:	defffa04 	addi	sp,sp,-24
    1fbc:	dfc00515 	stw	ra,20(sp)
    1fc0:	df000415 	stw	fp,16(sp)
    1fc4:	df000404 	addi	fp,sp,16
    1fc8:	e13ffe15 	stw	r4,-8(fp)
    1fcc:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    1fd0:	e0bffe17 	ldw	r2,-8(fp)
    1fd4:	10000326 	beq	r2,zero,1fe4 <alt_dev_llist_insert+0x2c>
    1fd8:	e0bffe17 	ldw	r2,-8(fp)
    1fdc:	10800217 	ldw	r2,8(r2)
    1fe0:	1000061e 	bne	r2,zero,1ffc <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
    1fe4:	0001f680 	call	1f68 <alt_get_errno>
    1fe8:	1007883a 	mov	r3,r2
    1fec:	00800584 	movi	r2,22
    1ff0:	18800015 	stw	r2,0(r3)
    return -EINVAL;
    1ff4:	00bffa84 	movi	r2,-22
    1ff8:	00001306 	br	2048 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    1ffc:	e0bffe17 	ldw	r2,-8(fp)
    2000:	e0ffff17 	ldw	r3,-4(fp)
    2004:	e0fffc15 	stw	r3,-16(fp)
    2008:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    200c:	e0bffd17 	ldw	r2,-12(fp)
    2010:	e0fffc17 	ldw	r3,-16(fp)
    2014:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    2018:	e0bffc17 	ldw	r2,-16(fp)
    201c:	10c00017 	ldw	r3,0(r2)
    2020:	e0bffd17 	ldw	r2,-12(fp)
    2024:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    2028:	e0bffc17 	ldw	r2,-16(fp)
    202c:	10800017 	ldw	r2,0(r2)
    2030:	e0fffd17 	ldw	r3,-12(fp)
    2034:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    2038:	e0bffc17 	ldw	r2,-16(fp)
    203c:	e0fffd17 	ldw	r3,-12(fp)
    2040:	10c00015 	stw	r3,0(r2)

  return 0;  
    2044:	0005883a 	mov	r2,zero
}
    2048:	e037883a 	mov	sp,fp
    204c:	dfc00117 	ldw	ra,4(sp)
    2050:	df000017 	ldw	fp,0(sp)
    2054:	dec00204 	addi	sp,sp,8
    2058:	f800283a 	ret

0000205c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    205c:	defffd04 	addi	sp,sp,-12
    2060:	dfc00215 	stw	ra,8(sp)
    2064:	df000115 	stw	fp,4(sp)
    2068:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    206c:	00800034 	movhi	r2,0
    2070:	108c9204 	addi	r2,r2,12872
    2074:	e0bfff15 	stw	r2,-4(fp)
    2078:	00000606 	br	2094 <_do_ctors+0x38>
        (*ctor) (); 
    207c:	e0bfff17 	ldw	r2,-4(fp)
    2080:	10800017 	ldw	r2,0(r2)
    2084:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    2088:	e0bfff17 	ldw	r2,-4(fp)
    208c:	10bfff04 	addi	r2,r2,-4
    2090:	e0bfff15 	stw	r2,-4(fp)
    2094:	e0ffff17 	ldw	r3,-4(fp)
    2098:	00800034 	movhi	r2,0
    209c:	108c9304 	addi	r2,r2,12876
    20a0:	18bff62e 	bgeu	r3,r2,207c <_do_ctors+0x20>
        (*ctor) (); 
}
    20a4:	e037883a 	mov	sp,fp
    20a8:	dfc00117 	ldw	ra,4(sp)
    20ac:	df000017 	ldw	fp,0(sp)
    20b0:	dec00204 	addi	sp,sp,8
    20b4:	f800283a 	ret

000020b8 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    20b8:	defffd04 	addi	sp,sp,-12
    20bc:	dfc00215 	stw	ra,8(sp)
    20c0:	df000115 	stw	fp,4(sp)
    20c4:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    20c8:	00800034 	movhi	r2,0
    20cc:	108c9204 	addi	r2,r2,12872
    20d0:	e0bfff15 	stw	r2,-4(fp)
    20d4:	00000606 	br	20f0 <_do_dtors+0x38>
        (*dtor) (); 
    20d8:	e0bfff17 	ldw	r2,-4(fp)
    20dc:	10800017 	ldw	r2,0(r2)
    20e0:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    20e4:	e0bfff17 	ldw	r2,-4(fp)
    20e8:	10bfff04 	addi	r2,r2,-4
    20ec:	e0bfff15 	stw	r2,-4(fp)
    20f0:	e0ffff17 	ldw	r3,-4(fp)
    20f4:	00800034 	movhi	r2,0
    20f8:	108c9304 	addi	r2,r2,12876
    20fc:	18bff62e 	bgeu	r3,r2,20d8 <_do_dtors+0x20>
        (*dtor) (); 
}
    2100:	e037883a 	mov	sp,fp
    2104:	dfc00117 	ldw	ra,4(sp)
    2108:	df000017 	ldw	fp,0(sp)
    210c:	dec00204 	addi	sp,sp,8
    2110:	f800283a 	ret

00002114 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    2114:	deffff04 	addi	sp,sp,-4
    2118:	df000015 	stw	fp,0(sp)
    211c:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
    2120:	e037883a 	mov	sp,fp
    2124:	df000017 	ldw	fp,0(sp)
    2128:	dec00104 	addi	sp,sp,4
    212c:	f800283a 	ret

00002130 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    2130:	defff904 	addi	sp,sp,-28
    2134:	dfc00615 	stw	ra,24(sp)
    2138:	df000515 	stw	fp,20(sp)
    213c:	df000504 	addi	fp,sp,20
    2140:	e13ffc15 	stw	r4,-16(fp)
    2144:	e17ffd15 	stw	r5,-12(fp)
    2148:	e1bffe15 	stw	r6,-8(fp)
    214c:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    2150:	e0800217 	ldw	r2,8(fp)
    2154:	d8800015 	stw	r2,0(sp)
    2158:	e13ffc17 	ldw	r4,-16(fp)
    215c:	e17ffd17 	ldw	r5,-12(fp)
    2160:	e1bffe17 	ldw	r6,-8(fp)
    2164:	e1ffff17 	ldw	r7,-4(fp)
    2168:	00023100 	call	2310 <alt_iic_isr_register>
}  
    216c:	e037883a 	mov	sp,fp
    2170:	dfc00117 	ldw	ra,4(sp)
    2174:	df000017 	ldw	fp,0(sp)
    2178:	dec00204 	addi	sp,sp,8
    217c:	f800283a 	ret

00002180 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    2180:	defff904 	addi	sp,sp,-28
    2184:	df000615 	stw	fp,24(sp)
    2188:	df000604 	addi	fp,sp,24
    218c:	e13ffe15 	stw	r4,-8(fp)
    2190:	e17fff15 	stw	r5,-4(fp)
    2194:	e0bfff17 	ldw	r2,-4(fp)
    2198:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    219c:	0005303a 	rdctl	r2,status
    21a0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    21a4:	e0fffb17 	ldw	r3,-20(fp)
    21a8:	00bfff84 	movi	r2,-2
    21ac:	1884703a 	and	r2,r3,r2
    21b0:	1001703a 	wrctl	status,r2
  
  return context;
    21b4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    21b8:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
    21bc:	e0bffa17 	ldw	r2,-24(fp)
    21c0:	00c00044 	movi	r3,1
    21c4:	1884983a 	sll	r2,r3,r2
    21c8:	1007883a 	mov	r3,r2
    21cc:	00800034 	movhi	r2,0
    21d0:	10969904 	addi	r2,r2,23140
    21d4:	10800017 	ldw	r2,0(r2)
    21d8:	1886b03a 	or	r3,r3,r2
    21dc:	00800034 	movhi	r2,0
    21e0:	10969904 	addi	r2,r2,23140
    21e4:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    21e8:	00800034 	movhi	r2,0
    21ec:	10969904 	addi	r2,r2,23140
    21f0:	10800017 	ldw	r2,0(r2)
    21f4:	100170fa 	wrctl	ienable,r2
    21f8:	e0bffc17 	ldw	r2,-16(fp)
    21fc:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2200:	e0bffd17 	ldw	r2,-12(fp)
    2204:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    2208:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
    220c:	0001883a 	nop
}
    2210:	e037883a 	mov	sp,fp
    2214:	df000017 	ldw	fp,0(sp)
    2218:	dec00104 	addi	sp,sp,4
    221c:	f800283a 	ret

00002220 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    2220:	defff904 	addi	sp,sp,-28
    2224:	df000615 	stw	fp,24(sp)
    2228:	df000604 	addi	fp,sp,24
    222c:	e13ffe15 	stw	r4,-8(fp)
    2230:	e17fff15 	stw	r5,-4(fp)
    2234:	e0bfff17 	ldw	r2,-4(fp)
    2238:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    223c:	0005303a 	rdctl	r2,status
    2240:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2244:	e0fffb17 	ldw	r3,-20(fp)
    2248:	00bfff84 	movi	r2,-2
    224c:	1884703a 	and	r2,r3,r2
    2250:	1001703a 	wrctl	status,r2
  
  return context;
    2254:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    2258:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
    225c:	e0bffa17 	ldw	r2,-24(fp)
    2260:	00c00044 	movi	r3,1
    2264:	1884983a 	sll	r2,r3,r2
    2268:	0084303a 	nor	r2,zero,r2
    226c:	1007883a 	mov	r3,r2
    2270:	00800034 	movhi	r2,0
    2274:	10969904 	addi	r2,r2,23140
    2278:	10800017 	ldw	r2,0(r2)
    227c:	1886703a 	and	r3,r3,r2
    2280:	00800034 	movhi	r2,0
    2284:	10969904 	addi	r2,r2,23140
    2288:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    228c:	00800034 	movhi	r2,0
    2290:	10969904 	addi	r2,r2,23140
    2294:	10800017 	ldw	r2,0(r2)
    2298:	100170fa 	wrctl	ienable,r2
    229c:	e0bffc17 	ldw	r2,-16(fp)
    22a0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    22a4:	e0bffd17 	ldw	r2,-12(fp)
    22a8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    22ac:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
    22b0:	0001883a 	nop
}
    22b4:	e037883a 	mov	sp,fp
    22b8:	df000017 	ldw	fp,0(sp)
    22bc:	dec00104 	addi	sp,sp,4
    22c0:	f800283a 	ret

000022c4 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    22c4:	defffc04 	addi	sp,sp,-16
    22c8:	df000315 	stw	fp,12(sp)
    22cc:	df000304 	addi	fp,sp,12
    22d0:	e13ffe15 	stw	r4,-8(fp)
    22d4:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    22d8:	000530fa 	rdctl	r2,ienable
    22dc:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
    22e0:	e0bfff17 	ldw	r2,-4(fp)
    22e4:	00c00044 	movi	r3,1
    22e8:	1884983a 	sll	r2,r3,r2
    22ec:	1007883a 	mov	r3,r2
    22f0:	e0bffd17 	ldw	r2,-12(fp)
    22f4:	1884703a 	and	r2,r3,r2
    22f8:	1004c03a 	cmpne	r2,r2,zero
    22fc:	10803fcc 	andi	r2,r2,255
}
    2300:	e037883a 	mov	sp,fp
    2304:	df000017 	ldw	fp,0(sp)
    2308:	dec00104 	addi	sp,sp,4
    230c:	f800283a 	ret

00002310 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    2310:	defff504 	addi	sp,sp,-44
    2314:	dfc00a15 	stw	ra,40(sp)
    2318:	df000915 	stw	fp,36(sp)
    231c:	df000904 	addi	fp,sp,36
    2320:	e13ffc15 	stw	r4,-16(fp)
    2324:	e17ffd15 	stw	r5,-12(fp)
    2328:	e1bffe15 	stw	r6,-8(fp)
    232c:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
    2330:	00bffa84 	movi	r2,-22
    2334:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
    2338:	e0bffd17 	ldw	r2,-12(fp)
    233c:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    2340:	e0bff817 	ldw	r2,-32(fp)
    2344:	10800808 	cmpgei	r2,r2,32
    2348:	1000271e 	bne	r2,zero,23e8 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    234c:	0005303a 	rdctl	r2,status
    2350:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2354:	e0fffa17 	ldw	r3,-24(fp)
    2358:	00bfff84 	movi	r2,-2
    235c:	1884703a 	and	r2,r3,r2
    2360:	1001703a 	wrctl	status,r2
  
  return context;
    2364:	e0bffa17 	ldw	r2,-24(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
    2368:	e0bff915 	stw	r2,-28(fp)

    alt_irq[id].handler = isr;
    236c:	00800034 	movhi	r2,0
    2370:	10969d04 	addi	r2,r2,23156
    2374:	e0fff817 	ldw	r3,-32(fp)
    2378:	180690fa 	slli	r3,r3,3
    237c:	10c5883a 	add	r2,r2,r3
    2380:	e0fffe17 	ldw	r3,-8(fp)
    2384:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
    2388:	00800034 	movhi	r2,0
    238c:	10969d04 	addi	r2,r2,23156
    2390:	e0fff817 	ldw	r3,-32(fp)
    2394:	180690fa 	slli	r3,r3,3
    2398:	18c00104 	addi	r3,r3,4
    239c:	10c5883a 	add	r2,r2,r3
    23a0:	e0ffff17 	ldw	r3,-4(fp)
    23a4:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    23a8:	e0bffe17 	ldw	r2,-8(fp)
    23ac:	10000526 	beq	r2,zero,23c4 <alt_iic_isr_register+0xb4>
    23b0:	e0bff817 	ldw	r2,-32(fp)
    23b4:	e13ffc17 	ldw	r4,-16(fp)
    23b8:	100b883a 	mov	r5,r2
    23bc:	00021800 	call	2180 <alt_ic_irq_enable>
    23c0:	00000406 	br	23d4 <alt_iic_isr_register+0xc4>
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	e13ffc17 	ldw	r4,-16(fp)
    23cc:	100b883a 	mov	r5,r2
    23d0:	00022200 	call	2220 <alt_ic_irq_disable>
    23d4:	e0bff715 	stw	r2,-36(fp)
    23d8:	e0bff917 	ldw	r2,-28(fp)
    23dc:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    23e0:	e0bffb17 	ldw	r2,-20(fp)
    23e4:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
    23e8:	e0bff717 	ldw	r2,-36(fp)
}
    23ec:	e037883a 	mov	sp,fp
    23f0:	dfc00117 	ldw	ra,4(sp)
    23f4:	df000017 	ldw	fp,0(sp)
    23f8:	dec00204 	addi	sp,sp,8
    23fc:	f800283a 	ret

00002400 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    2400:	defff804 	addi	sp,sp,-32
    2404:	dfc00715 	stw	ra,28(sp)
    2408:	df000615 	stw	fp,24(sp)
    240c:	dc000515 	stw	r16,20(sp)
    2410:	df000604 	addi	fp,sp,24
    2414:	e13ffb15 	stw	r4,-20(fp)
    2418:	e17ffc15 	stw	r5,-16(fp)
    241c:	e1bffd15 	stw	r6,-12(fp)
    2420:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
    2424:	e13ffc17 	ldw	r4,-16(fp)
    2428:	e17ffd17 	ldw	r5,-12(fp)
    242c:	e1bffe17 	ldw	r6,-8(fp)
    2430:	000269c0 	call	269c <open>
    2434:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
    2438:	e0bffa17 	ldw	r2,-24(fp)
    243c:	10002216 	blt	r2,zero,24c8 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
    2440:	04000034 	movhi	r16,0
    2444:	84113404 	addi	r16,r16,17616
    2448:	e0bffa17 	ldw	r2,-24(fp)
    244c:	1009883a 	mov	r4,r2
    2450:	01400304 	movi	r5,12
    2454:	00031f00 	call	31f0 <__mulsi3>
    2458:	8085883a 	add	r2,r16,r2
    245c:	10c00017 	ldw	r3,0(r2)
    2460:	e0bffb17 	ldw	r2,-20(fp)
    2464:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    2468:	04000034 	movhi	r16,0
    246c:	84113404 	addi	r16,r16,17616
    2470:	e0bffa17 	ldw	r2,-24(fp)
    2474:	1009883a 	mov	r4,r2
    2478:	01400304 	movi	r5,12
    247c:	00031f00 	call	31f0 <__mulsi3>
    2480:	10800104 	addi	r2,r2,4
    2484:	8085883a 	add	r2,r16,r2
    2488:	10c00017 	ldw	r3,0(r2)
    248c:	e0bffb17 	ldw	r2,-20(fp)
    2490:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    2494:	04000034 	movhi	r16,0
    2498:	84113404 	addi	r16,r16,17616
    249c:	e0bffa17 	ldw	r2,-24(fp)
    24a0:	1009883a 	mov	r4,r2
    24a4:	01400304 	movi	r5,12
    24a8:	00031f00 	call	31f0 <__mulsi3>
    24ac:	10800204 	addi	r2,r2,8
    24b0:	8085883a 	add	r2,r16,r2
    24b4:	10c00017 	ldw	r3,0(r2)
    24b8:	e0bffb17 	ldw	r2,-20(fp)
    24bc:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    24c0:	e13ffa17 	ldw	r4,-24(fp)
    24c4:	00027fc0 	call	27fc <alt_release_fd>
  }
} 
    24c8:	e6ffff04 	addi	sp,fp,-4
    24cc:	dfc00217 	ldw	ra,8(sp)
    24d0:	df000117 	ldw	fp,4(sp)
    24d4:	dc000017 	ldw	r16,0(sp)
    24d8:	dec00304 	addi	sp,sp,12
    24dc:	f800283a 	ret

000024e0 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    24e0:	defffb04 	addi	sp,sp,-20
    24e4:	dfc00415 	stw	ra,16(sp)
    24e8:	df000315 	stw	fp,12(sp)
    24ec:	df000304 	addi	fp,sp,12
    24f0:	e13ffd15 	stw	r4,-12(fp)
    24f4:	e17ffe15 	stw	r5,-8(fp)
    24f8:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    24fc:	01000034 	movhi	r4,0
    2500:	21113704 	addi	r4,r4,17628
    2504:	e17ffd17 	ldw	r5,-12(fp)
    2508:	01800044 	movi	r6,1
    250c:	01c07fc4 	movi	r7,511
    2510:	00024000 	call	2400 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    2514:	01000034 	movhi	r4,0
    2518:	21113404 	addi	r4,r4,17616
    251c:	e17ffe17 	ldw	r5,-8(fp)
    2520:	000d883a 	mov	r6,zero
    2524:	01c07fc4 	movi	r7,511
    2528:	00024000 	call	2400 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    252c:	01000034 	movhi	r4,0
    2530:	21113a04 	addi	r4,r4,17640
    2534:	e17fff17 	ldw	r5,-4(fp)
    2538:	01800044 	movi	r6,1
    253c:	01c07fc4 	movi	r7,511
    2540:	00024000 	call	2400 <alt_open_fd>
}  
    2544:	e037883a 	mov	sp,fp
    2548:	dfc00117 	ldw	ra,4(sp)
    254c:	df000017 	ldw	fp,0(sp)
    2550:	dec00204 	addi	sp,sp,8
    2554:	f800283a 	ret

00002558 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    2558:	defffe04 	addi	sp,sp,-8
    255c:	dfc00115 	stw	ra,4(sp)
    2560:	df000015 	stw	fp,0(sp)
    2564:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    2568:	00800034 	movhi	r2,0
    256c:	10919b04 	addi	r2,r2,18028
    2570:	10800017 	ldw	r2,0(r2)
    2574:	10000526 	beq	r2,zero,258c <alt_get_errno+0x34>
    2578:	00800034 	movhi	r2,0
    257c:	10919b04 	addi	r2,r2,18028
    2580:	10800017 	ldw	r2,0(r2)
    2584:	103ee83a 	callr	r2
    2588:	00000206 	br	2594 <alt_get_errno+0x3c>
    258c:	00800034 	movhi	r2,0
    2590:	10969504 	addi	r2,r2,23124
}
    2594:	e037883a 	mov	sp,fp
    2598:	dfc00117 	ldw	ra,4(sp)
    259c:	df000017 	ldw	fp,0(sp)
    25a0:	dec00204 	addi	sp,sp,8
    25a4:	f800283a 	ret

000025a8 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    25a8:	defffb04 	addi	sp,sp,-20
    25ac:	dfc00415 	stw	ra,16(sp)
    25b0:	df000315 	stw	fp,12(sp)
    25b4:	dc000215 	stw	r16,8(sp)
    25b8:	df000304 	addi	fp,sp,12
    25bc:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    25c0:	e0bffe17 	ldw	r2,-8(fp)
    25c4:	10800217 	ldw	r2,8(r2)
    25c8:	10d00034 	orhi	r3,r2,16384
    25cc:	e0bffe17 	ldw	r2,-8(fp)
    25d0:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    25d4:	e03ffd15 	stw	zero,-12(fp)
    25d8:	00002306 	br	2668 <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    25dc:	04000034 	movhi	r16,0
    25e0:	84113404 	addi	r16,r16,17616
    25e4:	e0bffd17 	ldw	r2,-12(fp)
    25e8:	1009883a 	mov	r4,r2
    25ec:	01400304 	movi	r5,12
    25f0:	00031f00 	call	31f0 <__mulsi3>
    25f4:	8085883a 	add	r2,r16,r2
    25f8:	10c00017 	ldw	r3,0(r2)
    25fc:	e0bffe17 	ldw	r2,-8(fp)
    2600:	10800017 	ldw	r2,0(r2)
    2604:	1880151e 	bne	r3,r2,265c <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    2608:	04000034 	movhi	r16,0
    260c:	84113404 	addi	r16,r16,17616
    2610:	e0bffd17 	ldw	r2,-12(fp)
    2614:	1009883a 	mov	r4,r2
    2618:	01400304 	movi	r5,12
    261c:	00031f00 	call	31f0 <__mulsi3>
    2620:	10800204 	addi	r2,r2,8
    2624:	8085883a 	add	r2,r16,r2
    2628:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    262c:	10000b0e 	bge	r2,zero,265c <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    2630:	e13ffd17 	ldw	r4,-12(fp)
    2634:	01400304 	movi	r5,12
    2638:	00031f00 	call	31f0 <__mulsi3>
    263c:	1007883a 	mov	r3,r2
    2640:	00800034 	movhi	r2,0
    2644:	10913404 	addi	r2,r2,17616
    2648:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    264c:	e0bffe17 	ldw	r2,-8(fp)
    2650:	18800226 	beq	r3,r2,265c <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    2654:	00bffcc4 	movi	r2,-13
    2658:	00000a06 	br	2684 <alt_file_locked+0xdc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    265c:	e0bffd17 	ldw	r2,-12(fp)
    2660:	10800044 	addi	r2,r2,1
    2664:	e0bffd15 	stw	r2,-12(fp)
    2668:	00800034 	movhi	r2,0
    266c:	10919a04 	addi	r2,r2,18024
    2670:	10800017 	ldw	r2,0(r2)
    2674:	1007883a 	mov	r3,r2
    2678:	e0bffd17 	ldw	r2,-12(fp)
    267c:	18bfd72e 	bgeu	r3,r2,25dc <alt_file_locked+0x34>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    2680:	0005883a 	mov	r2,zero
}
    2684:	e6ffff04 	addi	sp,fp,-4
    2688:	dfc00217 	ldw	ra,8(sp)
    268c:	df000117 	ldw	fp,4(sp)
    2690:	dc000017 	ldw	r16,0(sp)
    2694:	dec00304 	addi	sp,sp,12
    2698:	f800283a 	ret

0000269c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    269c:	defff604 	addi	sp,sp,-40
    26a0:	dfc00915 	stw	ra,36(sp)
    26a4:	df000815 	stw	fp,32(sp)
    26a8:	df000804 	addi	fp,sp,32
    26ac:	e13ffd15 	stw	r4,-12(fp)
    26b0:	e17ffe15 	stw	r5,-8(fp)
    26b4:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    26b8:	00bfffc4 	movi	r2,-1
    26bc:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
    26c0:	00bffb44 	movi	r2,-19
    26c4:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
    26c8:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    26cc:	e13ffd17 	ldw	r4,-12(fp)
    26d0:	01400034 	movhi	r5,0
    26d4:	29519804 	addi	r5,r5,18016
    26d8:	0002a380 	call	2a38 <alt_find_dev>
    26dc:	e0bff815 	stw	r2,-32(fp)
    26e0:	e0bff817 	ldw	r2,-32(fp)
    26e4:	1000051e 	bne	r2,zero,26fc <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    26e8:	e13ffd17 	ldw	r4,-12(fp)
    26ec:	0002ac80 	call	2ac8 <alt_find_file>
    26f0:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
    26f4:	00800044 	movi	r2,1
    26f8:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    26fc:	e0bff817 	ldw	r2,-32(fp)
    2700:	10002b26 	beq	r2,zero,27b0 <open+0x114>
  {
    if ((index = alt_get_fd (dev)) < 0)
    2704:	e13ff817 	ldw	r4,-32(fp)
    2708:	0002bdc0 	call	2bdc <alt_get_fd>
    270c:	e0bff915 	stw	r2,-28(fp)
    2710:	e0bff917 	ldw	r2,-28(fp)
    2714:	1000030e 	bge	r2,zero,2724 <open+0x88>
    {
      status = index;
    2718:	e0bff917 	ldw	r2,-28(fp)
    271c:	e0bffa15 	stw	r2,-24(fp)
    2720:	00002506 	br	27b8 <open+0x11c>
    }
    else
    {
      fd = &alt_fd_list[index];
    2724:	e13ff917 	ldw	r4,-28(fp)
    2728:	01400304 	movi	r5,12
    272c:	00031f00 	call	31f0 <__mulsi3>
    2730:	1007883a 	mov	r3,r2
    2734:	00800034 	movhi	r2,0
    2738:	10913404 	addi	r2,r2,17616
    273c:	1885883a 	add	r2,r3,r2
    2740:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    2744:	e0fffe17 	ldw	r3,-8(fp)
    2748:	00900034 	movhi	r2,16384
    274c:	10bfffc4 	addi	r2,r2,-1
    2750:	1886703a 	and	r3,r3,r2
    2754:	e0bffc17 	ldw	r2,-16(fp)
    2758:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    275c:	e0bffb17 	ldw	r2,-20(fp)
    2760:	1000051e 	bne	r2,zero,2778 <open+0xdc>
    2764:	e13ffc17 	ldw	r4,-16(fp)
    2768:	00025a80 	call	25a8 <alt_file_locked>
    276c:	e0bffa15 	stw	r2,-24(fp)
    2770:	e0bffa17 	ldw	r2,-24(fp)
    2774:	10001016 	blt	r2,zero,27b8 <open+0x11c>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    2778:	e0bff817 	ldw	r2,-32(fp)
    277c:	10800317 	ldw	r2,12(r2)
    2780:	10000826 	beq	r2,zero,27a4 <open+0x108>
    2784:	e0bff817 	ldw	r2,-32(fp)
    2788:	10800317 	ldw	r2,12(r2)
    278c:	e13ffc17 	ldw	r4,-16(fp)
    2790:	e17ffd17 	ldw	r5,-12(fp)
    2794:	e1bffe17 	ldw	r6,-8(fp)
    2798:	e1ffff17 	ldw	r7,-4(fp)
    279c:	103ee83a 	callr	r2
    27a0:	00000106 	br	27a8 <open+0x10c>
    27a4:	0005883a 	mov	r2,zero
    27a8:	e0bffa15 	stw	r2,-24(fp)
    27ac:	00000206 	br	27b8 <open+0x11c>
      }
    }
  }
  else
  {
    status = -ENODEV;
    27b0:	00bffb44 	movi	r2,-19
    27b4:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    27b8:	e0bffa17 	ldw	r2,-24(fp)
    27bc:	1000090e 	bge	r2,zero,27e4 <open+0x148>
  {
    alt_release_fd (index);  
    27c0:	e13ff917 	ldw	r4,-28(fp)
    27c4:	00027fc0 	call	27fc <alt_release_fd>
    ALT_ERRNO = -status;
    27c8:	00025580 	call	2558 <alt_get_errno>
    27cc:	1007883a 	mov	r3,r2
    27d0:	e0bffa17 	ldw	r2,-24(fp)
    27d4:	0085c83a 	sub	r2,zero,r2
    27d8:	18800015 	stw	r2,0(r3)
    return -1;
    27dc:	00bfffc4 	movi	r2,-1
    27e0:	00000106 	br	27e8 <open+0x14c>
  }
  
  /* return the reference upon success */

  return index;
    27e4:	e0bff917 	ldw	r2,-28(fp)
}
    27e8:	e037883a 	mov	sp,fp
    27ec:	dfc00117 	ldw	ra,4(sp)
    27f0:	df000017 	ldw	fp,0(sp)
    27f4:	dec00204 	addi	sp,sp,8
    27f8:	f800283a 	ret

000027fc <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    27fc:	defffc04 	addi	sp,sp,-16
    2800:	dfc00315 	stw	ra,12(sp)
    2804:	df000215 	stw	fp,8(sp)
    2808:	dc000115 	stw	r16,4(sp)
    280c:	df000204 	addi	fp,sp,8
    2810:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
    2814:	e0bffe17 	ldw	r2,-8(fp)
    2818:	108000d0 	cmplti	r2,r2,3
    281c:	1000111e 	bne	r2,zero,2864 <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
    2820:	04000034 	movhi	r16,0
    2824:	84113404 	addi	r16,r16,17616
    2828:	e0bffe17 	ldw	r2,-8(fp)
    282c:	1009883a 	mov	r4,r2
    2830:	01400304 	movi	r5,12
    2834:	00031f00 	call	31f0 <__mulsi3>
    2838:	10800204 	addi	r2,r2,8
    283c:	8085883a 	add	r2,r16,r2
    2840:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    2844:	04000034 	movhi	r16,0
    2848:	84113404 	addi	r16,r16,17616
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	1009883a 	mov	r4,r2
    2854:	01400304 	movi	r5,12
    2858:	00031f00 	call	31f0 <__mulsi3>
    285c:	8085883a 	add	r2,r16,r2
    2860:	10000015 	stw	zero,0(r2)
  }
}
    2864:	e6ffff04 	addi	sp,fp,-4
    2868:	dfc00217 	ldw	ra,8(sp)
    286c:	df000117 	ldw	fp,4(sp)
    2870:	dc000017 	ldw	r16,0(sp)
    2874:	dec00304 	addi	sp,sp,12
    2878:	f800283a 	ret

0000287c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    287c:	defffa04 	addi	sp,sp,-24
    2880:	df000515 	stw	fp,20(sp)
    2884:	df000504 	addi	fp,sp,20
    2888:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    288c:	0005303a 	rdctl	r2,status
    2890:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2894:	e0fffc17 	ldw	r3,-16(fp)
    2898:	00bfff84 	movi	r2,-2
    289c:	1884703a 	and	r2,r3,r2
    28a0:	1001703a 	wrctl	status,r2
  
  return context;
    28a4:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    28a8:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
    28ac:	e0bfff17 	ldw	r2,-4(fp)
    28b0:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    28b4:	e0bffd17 	ldw	r2,-12(fp)
    28b8:	10800017 	ldw	r2,0(r2)
    28bc:	e0fffd17 	ldw	r3,-12(fp)
    28c0:	18c00117 	ldw	r3,4(r3)
    28c4:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
    28c8:	e0bffd17 	ldw	r2,-12(fp)
    28cc:	10800117 	ldw	r2,4(r2)
    28d0:	e0fffd17 	ldw	r3,-12(fp)
    28d4:	18c00017 	ldw	r3,0(r3)
    28d8:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    28dc:	e0bffd17 	ldw	r2,-12(fp)
    28e0:	e0fffd17 	ldw	r3,-12(fp)
    28e4:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
    28e8:	e0bffd17 	ldw	r2,-12(fp)
    28ec:	e0fffd17 	ldw	r3,-12(fp)
    28f0:	10c00015 	stw	r3,0(r2)
    28f4:	e0bffb17 	ldw	r2,-20(fp)
    28f8:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    28fc:	e0bffe17 	ldw	r2,-8(fp)
    2900:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    2904:	e037883a 	mov	sp,fp
    2908:	df000017 	ldw	fp,0(sp)
    290c:	dec00104 	addi	sp,sp,4
    2910:	f800283a 	ret

00002914 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    2914:	defffb04 	addi	sp,sp,-20
    2918:	dfc00415 	stw	ra,16(sp)
    291c:	df000315 	stw	fp,12(sp)
    2920:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    2924:	d0a00917 	ldw	r2,-32732(gp)
    2928:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    292c:	d0a50717 	ldw	r2,-27620(gp)
    2930:	10800044 	addi	r2,r2,1
    2934:	d0a50715 	stw	r2,-27620(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    2938:	00002e06 	br	29f4 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
    293c:	e0bffd17 	ldw	r2,-12(fp)
    2940:	10800017 	ldw	r2,0(r2)
    2944:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    2948:	e0bffd17 	ldw	r2,-12(fp)
    294c:	10800403 	ldbu	r2,16(r2)
    2950:	10803fcc 	andi	r2,r2,255
    2954:	10000426 	beq	r2,zero,2968 <alt_tick+0x54>
    2958:	d0a50717 	ldw	r2,-27620(gp)
    295c:	1000021e 	bne	r2,zero,2968 <alt_tick+0x54>
    {
      alarm->rollover = 0;
    2960:	e0bffd17 	ldw	r2,-12(fp)
    2964:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    2968:	e0bffd17 	ldw	r2,-12(fp)
    296c:	10800217 	ldw	r2,8(r2)
    2970:	d0e50717 	ldw	r3,-27620(gp)
    2974:	18801d36 	bltu	r3,r2,29ec <alt_tick+0xd8>
    2978:	e0bffd17 	ldw	r2,-12(fp)
    297c:	10800403 	ldbu	r2,16(r2)
    2980:	10803fcc 	andi	r2,r2,255
    2984:	1000191e 	bne	r2,zero,29ec <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
    2988:	e0bffd17 	ldw	r2,-12(fp)
    298c:	10800317 	ldw	r2,12(r2)
    2990:	e0fffd17 	ldw	r3,-12(fp)
    2994:	18c00517 	ldw	r3,20(r3)
    2998:	1809883a 	mov	r4,r3
    299c:	103ee83a 	callr	r2
    29a0:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    29a4:	e0bfff17 	ldw	r2,-4(fp)
    29a8:	1000031e 	bne	r2,zero,29b8 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
    29ac:	e13ffd17 	ldw	r4,-12(fp)
    29b0:	000287c0 	call	287c <alt_alarm_stop>
    29b4:	00000d06 	br	29ec <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
    29b8:	e0bffd17 	ldw	r2,-12(fp)
    29bc:	10c00217 	ldw	r3,8(r2)
    29c0:	e0bfff17 	ldw	r2,-4(fp)
    29c4:	1887883a 	add	r3,r3,r2
    29c8:	e0bffd17 	ldw	r2,-12(fp)
    29cc:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    29d0:	e0bffd17 	ldw	r2,-12(fp)
    29d4:	10c00217 	ldw	r3,8(r2)
    29d8:	d0a50717 	ldw	r2,-27620(gp)
    29dc:	1880032e 	bgeu	r3,r2,29ec <alt_tick+0xd8>
        {
          alarm->rollover = 1;
    29e0:	e0bffd17 	ldw	r2,-12(fp)
    29e4:	00c00044 	movi	r3,1
    29e8:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
    29ec:	e0bffe17 	ldw	r2,-8(fp)
    29f0:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    29f4:	e0fffd17 	ldw	r3,-12(fp)
    29f8:	d0a00904 	addi	r2,gp,-32732
    29fc:	18bfcf1e 	bne	r3,r2,293c <alt_tick+0x28>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
    2a00:	0001883a 	nop
}
    2a04:	e037883a 	mov	sp,fp
    2a08:	dfc00117 	ldw	ra,4(sp)
    2a0c:	df000017 	ldw	fp,0(sp)
    2a10:	dec00204 	addi	sp,sp,8
    2a14:	f800283a 	ret

00002a18 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    2a18:	deffff04 	addi	sp,sp,-4
    2a1c:	df000015 	stw	fp,0(sp)
    2a20:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    2a24:	000170fa 	wrctl	ienable,zero
}
    2a28:	e037883a 	mov	sp,fp
    2a2c:	df000017 	ldw	fp,0(sp)
    2a30:	dec00104 	addi	sp,sp,4
    2a34:	f800283a 	ret

00002a38 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    2a38:	defffa04 	addi	sp,sp,-24
    2a3c:	dfc00515 	stw	ra,20(sp)
    2a40:	df000415 	stw	fp,16(sp)
    2a44:	df000404 	addi	fp,sp,16
    2a48:	e13ffe15 	stw	r4,-8(fp)
    2a4c:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
    2a50:	e0bfff17 	ldw	r2,-4(fp)
    2a54:	10800017 	ldw	r2,0(r2)
    2a58:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    2a5c:	e13ffe17 	ldw	r4,-8(fp)
    2a60:	00003500 	call	350 <strlen>
    2a64:	10800044 	addi	r2,r2,1
    2a68:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    2a6c:	00000d06 	br	2aa4 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    2a70:	e0bffc17 	ldw	r2,-16(fp)
    2a74:	10c00217 	ldw	r3,8(r2)
    2a78:	e0bffd17 	ldw	r2,-12(fp)
    2a7c:	1809883a 	mov	r4,r3
    2a80:	e17ffe17 	ldw	r5,-8(fp)
    2a84:	100d883a 	mov	r6,r2
    2a88:	0002d800 	call	2d80 <memcmp>
    2a8c:	1000021e 	bne	r2,zero,2a98 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    2a90:	e0bffc17 	ldw	r2,-16(fp)
    2a94:	00000706 	br	2ab4 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    2a98:	e0bffc17 	ldw	r2,-16(fp)
    2a9c:	10800017 	ldw	r2,0(r2)
    2aa0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    2aa4:	e0fffc17 	ldw	r3,-16(fp)
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	18bff01e 	bne	r3,r2,2a70 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    2ab0:	0005883a 	mov	r2,zero
}
    2ab4:	e037883a 	mov	sp,fp
    2ab8:	dfc00117 	ldw	ra,4(sp)
    2abc:	df000017 	ldw	fp,0(sp)
    2ac0:	dec00204 	addi	sp,sp,8
    2ac4:	f800283a 	ret

00002ac8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    2ac8:	defffb04 	addi	sp,sp,-20
    2acc:	dfc00415 	stw	ra,16(sp)
    2ad0:	df000315 	stw	fp,12(sp)
    2ad4:	df000304 	addi	fp,sp,12
    2ad8:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    2adc:	00800034 	movhi	r2,0
    2ae0:	10919604 	addi	r2,r2,18008
    2ae4:	10800017 	ldw	r2,0(r2)
    2ae8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    2aec:	00003106 	br	2bb4 <alt_find_file+0xec>
  {
    len = strlen(next->name);
    2af0:	e0bffd17 	ldw	r2,-12(fp)
    2af4:	10800217 	ldw	r2,8(r2)
    2af8:	1009883a 	mov	r4,r2
    2afc:	00003500 	call	350 <strlen>
    2b00:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10c00217 	ldw	r3,8(r2)
    2b0c:	e0bffe17 	ldw	r2,-8(fp)
    2b10:	10bfffc4 	addi	r2,r2,-1
    2b14:	1885883a 	add	r2,r3,r2
    2b18:	10800003 	ldbu	r2,0(r2)
    2b1c:	10803fcc 	andi	r2,r2,255
    2b20:	1080201c 	xori	r2,r2,128
    2b24:	10bfe004 	addi	r2,r2,-128
    2b28:	10800bd8 	cmpnei	r2,r2,47
    2b2c:	1000031e 	bne	r2,zero,2b3c <alt_find_file+0x74>
    {
      len -= 1;
    2b30:	e0bffe17 	ldw	r2,-8(fp)
    2b34:	10bfffc4 	addi	r2,r2,-1
    2b38:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    2b3c:	e0bffe17 	ldw	r2,-8(fp)
    2b40:	e0ffff17 	ldw	r3,-4(fp)
    2b44:	1885883a 	add	r2,r3,r2
    2b48:	10800003 	ldbu	r2,0(r2)
    2b4c:	10803fcc 	andi	r2,r2,255
    2b50:	1080201c 	xori	r2,r2,128
    2b54:	10bfe004 	addi	r2,r2,-128
    2b58:	10800be0 	cmpeqi	r2,r2,47
    2b5c:	1000081e 	bne	r2,zero,2b80 <alt_find_file+0xb8>
    2b60:	e0bffe17 	ldw	r2,-8(fp)
    2b64:	e0ffff17 	ldw	r3,-4(fp)
    2b68:	1885883a 	add	r2,r3,r2
    2b6c:	10800003 	ldbu	r2,0(r2)
    2b70:	10803fcc 	andi	r2,r2,255
    2b74:	1080201c 	xori	r2,r2,128
    2b78:	10bfe004 	addi	r2,r2,-128
    2b7c:	10000a1e 	bne	r2,zero,2ba8 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    2b80:	e0bffd17 	ldw	r2,-12(fp)
    2b84:	10c00217 	ldw	r3,8(r2)
    2b88:	e0bffe17 	ldw	r2,-8(fp)
    2b8c:	1809883a 	mov	r4,r3
    2b90:	e17fff17 	ldw	r5,-4(fp)
    2b94:	100d883a 	mov	r6,r2
    2b98:	0002d800 	call	2d80 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    2b9c:	1000021e 	bne	r2,zero,2ba8 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    2ba0:	e0bffd17 	ldw	r2,-12(fp)
    2ba4:	00000806 	br	2bc8 <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
    2ba8:	e0bffd17 	ldw	r2,-12(fp)
    2bac:	10800017 	ldw	r2,0(r2)
    2bb0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    2bb4:	e0fffd17 	ldw	r3,-12(fp)
    2bb8:	00800034 	movhi	r2,0
    2bbc:	10919604 	addi	r2,r2,18008
    2bc0:	18bfcb1e 	bne	r3,r2,2af0 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    2bc4:	0005883a 	mov	r2,zero
}
    2bc8:	e037883a 	mov	sp,fp
    2bcc:	dfc00117 	ldw	ra,4(sp)
    2bd0:	df000017 	ldw	fp,0(sp)
    2bd4:	dec00204 	addi	sp,sp,8
    2bd8:	f800283a 	ret

00002bdc <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    2bdc:	defffa04 	addi	sp,sp,-24
    2be0:	dfc00515 	stw	ra,20(sp)
    2be4:	df000415 	stw	fp,16(sp)
    2be8:	dc000315 	stw	r16,12(sp)
    2bec:	df000404 	addi	fp,sp,16
    2bf0:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
    2bf4:	00bffa04 	movi	r2,-24
    2bf8:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    2bfc:	e03ffc15 	stw	zero,-16(fp)
    2c00:	00002106 	br	2c88 <alt_get_fd+0xac>
  {
    if (!alt_fd_list[i].dev)
    2c04:	04000034 	movhi	r16,0
    2c08:	84113404 	addi	r16,r16,17616
    2c0c:	e0bffc17 	ldw	r2,-16(fp)
    2c10:	1009883a 	mov	r4,r2
    2c14:	01400304 	movi	r5,12
    2c18:	00031f00 	call	31f0 <__mulsi3>
    2c1c:	8085883a 	add	r2,r16,r2
    2c20:	10800017 	ldw	r2,0(r2)
    2c24:	1000151e 	bne	r2,zero,2c7c <alt_get_fd+0xa0>
    {
      alt_fd_list[i].dev = dev;
    2c28:	04000034 	movhi	r16,0
    2c2c:	84113404 	addi	r16,r16,17616
    2c30:	e0bffc17 	ldw	r2,-16(fp)
    2c34:	1009883a 	mov	r4,r2
    2c38:	01400304 	movi	r5,12
    2c3c:	00031f00 	call	31f0 <__mulsi3>
    2c40:	8085883a 	add	r2,r16,r2
    2c44:	e0fffe17 	ldw	r3,-8(fp)
    2c48:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
    2c4c:	00800034 	movhi	r2,0
    2c50:	10919a04 	addi	r2,r2,18024
    2c54:	10c00017 	ldw	r3,0(r2)
    2c58:	e0bffc17 	ldw	r2,-16(fp)
    2c5c:	1880040e 	bge	r3,r2,2c70 <alt_get_fd+0x94>
      {
        alt_max_fd = i;
    2c60:	00800034 	movhi	r2,0
    2c64:	10919a04 	addi	r2,r2,18024
    2c68:	e0fffc17 	ldw	r3,-16(fp)
    2c6c:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
    2c70:	e0bffc17 	ldw	r2,-16(fp)
    2c74:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
    2c78:	00000606 	br	2c94 <alt_get_fd+0xb8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    2c7c:	e0bffc17 	ldw	r2,-16(fp)
    2c80:	10800044 	addi	r2,r2,1
    2c84:	e0bffc15 	stw	r2,-16(fp)
    2c88:	e0bffc17 	ldw	r2,-16(fp)
    2c8c:	10800810 	cmplti	r2,r2,32
    2c90:	103fdc1e 	bne	r2,zero,2c04 <alt_get_fd+0x28>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    2c94:	e0bffd17 	ldw	r2,-12(fp)
}
    2c98:	e6ffff04 	addi	sp,fp,-4
    2c9c:	dfc00217 	ldw	ra,8(sp)
    2ca0:	df000117 	ldw	fp,4(sp)
    2ca4:	dc000017 	ldw	r16,0(sp)
    2ca8:	dec00304 	addi	sp,sp,12
    2cac:	f800283a 	ret

00002cb0 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
    2cb0:	defffe04 	addi	sp,sp,-8
    2cb4:	df000115 	stw	fp,4(sp)
    2cb8:	df000104 	addi	fp,sp,4
    2cbc:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
    2cc0:	e0bfff17 	ldw	r2,-4(fp)
    2cc4:	10bffe84 	addi	r2,r2,-6
    2cc8:	10c00428 	cmpgeui	r3,r2,16
    2ccc:	18001a1e 	bne	r3,zero,2d38 <alt_exception_cause_generated_bad_addr+0x88>
    2cd0:	100690ba 	slli	r3,r2,2
    2cd4:	00800034 	movhi	r2,0
    2cd8:	108b3a04 	addi	r2,r2,11496
    2cdc:	1885883a 	add	r2,r3,r2
    2ce0:	10800017 	ldw	r2,0(r2)
    2ce4:	1000683a 	jmp	r2
    2ce8:	00002d28 	cmpgeui	zero,zero,180
    2cec:	00002d28 	cmpgeui	zero,zero,180
    2cf0:	00002d38 	rdprs	zero,zero,180
    2cf4:	00002d38 	rdprs	zero,zero,180
    2cf8:	00002d38 	rdprs	zero,zero,180
    2cfc:	00002d28 	cmpgeui	zero,zero,180
    2d00:	00002d30 	cmpltui	zero,zero,180
    2d04:	00002d38 	rdprs	zero,zero,180
    2d08:	00002d28 	cmpgeui	zero,zero,180
    2d0c:	00002d28 	cmpgeui	zero,zero,180
    2d10:	00002d38 	rdprs	zero,zero,180
    2d14:	00002d28 	cmpgeui	zero,zero,180
    2d18:	00002d30 	cmpltui	zero,zero,180
    2d1c:	00002d38 	rdprs	zero,zero,180
    2d20:	00002d38 	rdprs	zero,zero,180
    2d24:	00002d28 	cmpgeui	zero,zero,180
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
    2d28:	00800044 	movi	r2,1
    2d2c:	00000306 	br	2d3c <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
    2d30:	0005883a 	mov	r2,zero
    2d34:	00000106 	br	2d3c <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
    2d38:	0005883a 	mov	r2,zero
  }
}
    2d3c:	e037883a 	mov	sp,fp
    2d40:	df000017 	ldw	fp,0(sp)
    2d44:	dec00104 	addi	sp,sp,4
    2d48:	f800283a 	ret

00002d4c <atexit>:
    2d4c:	200b883a 	mov	r5,r4
    2d50:	000d883a 	mov	r6,zero
    2d54:	0009883a 	mov	r4,zero
    2d58:	000f883a 	mov	r7,zero
    2d5c:	0002dd81 	jmpi	2dd8 <__register_exitproc>

00002d60 <exit>:
    2d60:	defffe04 	addi	sp,sp,-8
    2d64:	000b883a 	mov	r5,zero
    2d68:	dc000015 	stw	r16,0(sp)
    2d6c:	dfc00115 	stw	ra,4(sp)
    2d70:	2021883a 	mov	r16,r4
    2d74:	0002f280 	call	2f28 <__call_exitprocs>
    2d78:	8009883a 	mov	r4,r16
    2d7c:	00032180 	call	3218 <_exit>

00002d80 <memcmp>:
    2d80:	218d883a 	add	r6,r4,r6
    2d84:	21800826 	beq	r4,r6,2da8 <memcmp+0x28>
    2d88:	20800003 	ldbu	r2,0(r4)
    2d8c:	28c00003 	ldbu	r3,0(r5)
    2d90:	10c00226 	beq	r2,r3,2d9c <memcmp+0x1c>
    2d94:	10c5c83a 	sub	r2,r2,r3
    2d98:	f800283a 	ret
    2d9c:	21000044 	addi	r4,r4,1
    2da0:	29400044 	addi	r5,r5,1
    2da4:	003ff706 	br	2d84 <memcmp+0x4>
    2da8:	0005883a 	mov	r2,zero
    2dac:	f800283a 	ret

00002db0 <memcpy>:
    2db0:	2005883a 	mov	r2,r4
    2db4:	0007883a 	mov	r3,zero
    2db8:	19800626 	beq	r3,r6,2dd4 <memcpy+0x24>
    2dbc:	28c9883a 	add	r4,r5,r3
    2dc0:	21c00003 	ldbu	r7,0(r4)
    2dc4:	10c9883a 	add	r4,r2,r3
    2dc8:	18c00044 	addi	r3,r3,1
    2dcc:	21c00005 	stb	r7,0(r4)
    2dd0:	003ff906 	br	2db8 <memcpy+0x8>
    2dd4:	f800283a 	ret

00002dd8 <__register_exitproc>:
    2dd8:	00800034 	movhi	r2,0
    2ddc:	defff904 	addi	sp,sp,-28
    2de0:	10919404 	addi	r2,r2,18000
    2de4:	dcc00315 	stw	r19,12(sp)
    2de8:	14c00017 	ldw	r19,0(r2)
    2dec:	dc000015 	stw	r16,0(sp)
    2df0:	dd400515 	stw	r21,20(sp)
    2df4:	9c000c17 	ldw	r16,48(r19)
    2df8:	dd000415 	stw	r20,16(sp)
    2dfc:	dc800215 	stw	r18,8(sp)
    2e00:	dc400115 	stw	r17,4(sp)
    2e04:	dfc00615 	stw	ra,24(sp)
    2e08:	202b883a 	mov	r21,r4
    2e0c:	2823883a 	mov	r17,r5
    2e10:	3029883a 	mov	r20,r6
    2e14:	3825883a 	mov	r18,r7
    2e18:	8000021e 	bne	r16,zero,2e24 <__register_exitproc+0x4c>
    2e1c:	9c000d04 	addi	r16,r19,52
    2e20:	9c000c15 	stw	r16,48(r19)
    2e24:	80800117 	ldw	r2,4(r16)
    2e28:	00c007c4 	movi	r3,31
    2e2c:	1880100e 	bge	r3,r2,2e70 <__register_exitproc+0x98>
    2e30:	00800034 	movhi	r2,0
    2e34:	10800004 	addi	r2,r2,0
    2e38:	1000021e 	bne	r2,zero,2e44 <__register_exitproc+0x6c>
    2e3c:	00bfffc4 	movi	r2,-1
    2e40:	00003006 	br	2f04 <__register_exitproc+0x12c>
    2e44:	01002304 	movi	r4,140
    2e48:	00000000 	call	0 <__alt_mem_onchip_memory2_0>
    2e4c:	1021883a 	mov	r16,r2
    2e50:	103ffa26 	beq	r2,zero,2e3c <__register_exitproc+0x64>
    2e54:	10000115 	stw	zero,4(r2)
    2e58:	98800c17 	ldw	r2,48(r19)
    2e5c:	80800015 	stw	r2,0(r16)
    2e60:	9c000c15 	stw	r16,48(r19)
    2e64:	80002215 	stw	zero,136(r16)
    2e68:	a800071e 	bne	r21,zero,2e88 <__register_exitproc+0xb0>
    2e6c:	00001c06 	br	2ee0 <__register_exitproc+0x108>
    2e70:	a8001b26 	beq	r21,zero,2ee0 <__register_exitproc+0x108>
    2e74:	80802217 	ldw	r2,136(r16)
    2e78:	1000091e 	bne	r2,zero,2ea0 <__register_exitproc+0xc8>
    2e7c:	00800034 	movhi	r2,0
    2e80:	10800004 	addi	r2,r2,0
    2e84:	103fed26 	beq	r2,zero,2e3c <__register_exitproc+0x64>
    2e88:	01004204 	movi	r4,264
    2e8c:	00000000 	call	0 <__alt_mem_onchip_memory2_0>
    2e90:	103fea26 	beq	r2,zero,2e3c <__register_exitproc+0x64>
    2e94:	10004015 	stw	zero,256(r2)
    2e98:	10004115 	stw	zero,260(r2)
    2e9c:	80802215 	stw	r2,136(r16)
    2ea0:	81000117 	ldw	r4,4(r16)
    2ea4:	01400044 	movi	r5,1
    2ea8:	2107883a 	add	r3,r4,r4
    2eac:	18c7883a 	add	r3,r3,r3
    2eb0:	10c7883a 	add	r3,r2,r3
    2eb4:	1d000015 	stw	r20,0(r3)
    2eb8:	290a983a 	sll	r5,r5,r4
    2ebc:	11004017 	ldw	r4,256(r2)
    2ec0:	2148b03a 	or	r4,r4,r5
    2ec4:	11004015 	stw	r4,256(r2)
    2ec8:	1c802015 	stw	r18,128(r3)
    2ecc:	00c00084 	movi	r3,2
    2ed0:	a8c0031e 	bne	r21,r3,2ee0 <__register_exitproc+0x108>
    2ed4:	10c04117 	ldw	r3,260(r2)
    2ed8:	194ab03a 	or	r5,r3,r5
    2edc:	11404115 	stw	r5,260(r2)
    2ee0:	80800117 	ldw	r2,4(r16)
    2ee4:	10c00044 	addi	r3,r2,1
    2ee8:	10800084 	addi	r2,r2,2
    2eec:	1085883a 	add	r2,r2,r2
    2ef0:	1085883a 	add	r2,r2,r2
    2ef4:	80c00115 	stw	r3,4(r16)
    2ef8:	80a1883a 	add	r16,r16,r2
    2efc:	84400015 	stw	r17,0(r16)
    2f00:	0005883a 	mov	r2,zero
    2f04:	dfc00617 	ldw	ra,24(sp)
    2f08:	dd400517 	ldw	r21,20(sp)
    2f0c:	dd000417 	ldw	r20,16(sp)
    2f10:	dcc00317 	ldw	r19,12(sp)
    2f14:	dc800217 	ldw	r18,8(sp)
    2f18:	dc400117 	ldw	r17,4(sp)
    2f1c:	dc000017 	ldw	r16,0(sp)
    2f20:	dec00704 	addi	sp,sp,28
    2f24:	f800283a 	ret

00002f28 <__call_exitprocs>:
    2f28:	00800034 	movhi	r2,0
    2f2c:	10919404 	addi	r2,r2,18000
    2f30:	10800017 	ldw	r2,0(r2)
    2f34:	defff304 	addi	sp,sp,-52
    2f38:	ddc00a15 	stw	r23,40(sp)
    2f3c:	d8800015 	stw	r2,0(sp)
    2f40:	05c00034 	movhi	r23,0
    2f44:	10800c04 	addi	r2,r2,48
    2f48:	dc800515 	stw	r18,20(sp)
    2f4c:	dfc00c15 	stw	ra,48(sp)
    2f50:	df000b15 	stw	fp,44(sp)
    2f54:	dd800915 	stw	r22,36(sp)
    2f58:	dd400815 	stw	r21,32(sp)
    2f5c:	dd000715 	stw	r20,28(sp)
    2f60:	dcc00615 	stw	r19,24(sp)
    2f64:	dc400415 	stw	r17,16(sp)
    2f68:	dc000315 	stw	r16,12(sp)
    2f6c:	d9000115 	stw	r4,4(sp)
    2f70:	2825883a 	mov	r18,r5
    2f74:	d8800215 	stw	r2,8(sp)
    2f78:	bdc00004 	addi	r23,r23,0
    2f7c:	d8800017 	ldw	r2,0(sp)
    2f80:	dc400217 	ldw	r17,8(sp)
    2f84:	14c00c17 	ldw	r19,48(r2)
    2f88:	98004226 	beq	r19,zero,3094 <__call_exitprocs+0x16c>
    2f8c:	9c000117 	ldw	r16,4(r19)
    2f90:	00900034 	movhi	r2,16384
    2f94:	10bfffc4 	addi	r2,r2,-1
    2f98:	9d002217 	ldw	r20,136(r19)
    2f9c:	857fffc4 	addi	r21,r16,-1
    2fa0:	80a1883a 	add	r16,r16,r2
    2fa4:	8421883a 	add	r16,r16,r16
    2fa8:	8421883a 	add	r16,r16,r16
    2fac:	a42d883a 	add	r22,r20,r16
    2fb0:	84000204 	addi	r16,r16,8
    2fb4:	9c21883a 	add	r16,r19,r16
    2fb8:	a8002616 	blt	r21,zero,3054 <__call_exitprocs+0x12c>
    2fbc:	90000326 	beq	r18,zero,2fcc <__call_exitprocs+0xa4>
    2fc0:	a0002026 	beq	r20,zero,3044 <__call_exitprocs+0x11c>
    2fc4:	b1002017 	ldw	r4,128(r22)
    2fc8:	24801e1e 	bne	r4,r18,3044 <__call_exitprocs+0x11c>
    2fcc:	99000117 	ldw	r4,4(r19)
    2fd0:	82000017 	ldw	r8,0(r16)
    2fd4:	213fffc4 	addi	r4,r4,-1
    2fd8:	a900021e 	bne	r21,r4,2fe4 <__call_exitprocs+0xbc>
    2fdc:	9d400115 	stw	r21,4(r19)
    2fe0:	00000106 	br	2fe8 <__call_exitprocs+0xc0>
    2fe4:	80000015 	stw	zero,0(r16)
    2fe8:	40001626 	beq	r8,zero,3044 <__call_exitprocs+0x11c>
    2fec:	9f000117 	ldw	fp,4(r19)
    2ff0:	a0000526 	beq	r20,zero,3008 <__call_exitprocs+0xe0>
    2ff4:	00800044 	movi	r2,1
    2ff8:	1552983a 	sll	r9,r2,r21
    2ffc:	a1404017 	ldw	r5,256(r20)
    3000:	494a703a 	and	r5,r9,r5
    3004:	2800021e 	bne	r5,zero,3010 <__call_exitprocs+0xe8>
    3008:	403ee83a 	callr	r8
    300c:	00000906 	br	3034 <__call_exitprocs+0x10c>
    3010:	a1004117 	ldw	r4,260(r20)
    3014:	4908703a 	and	r4,r9,r4
    3018:	2000041e 	bne	r4,zero,302c <__call_exitprocs+0x104>
    301c:	d9000117 	ldw	r4,4(sp)
    3020:	b1400017 	ldw	r5,0(r22)
    3024:	403ee83a 	callr	r8
    3028:	00000206 	br	3034 <__call_exitprocs+0x10c>
    302c:	b1000017 	ldw	r4,0(r22)
    3030:	403ee83a 	callr	r8
    3034:	99000117 	ldw	r4,4(r19)
    3038:	e13fd01e 	bne	fp,r4,2f7c <__call_exitprocs+0x54>
    303c:	89000017 	ldw	r4,0(r17)
    3040:	24ffce1e 	bne	r4,r19,2f7c <__call_exitprocs+0x54>
    3044:	ad7fffc4 	addi	r21,r21,-1
    3048:	b5bfff04 	addi	r22,r22,-4
    304c:	843fff04 	addi	r16,r16,-4
    3050:	003fd906 	br	2fb8 <__call_exitprocs+0x90>
    3054:	b8000f26 	beq	r23,zero,3094 <__call_exitprocs+0x16c>
    3058:	99400117 	ldw	r5,4(r19)
    305c:	99000017 	ldw	r4,0(r19)
    3060:	2800091e 	bne	r5,zero,3088 <__call_exitprocs+0x160>
    3064:	20000826 	beq	r4,zero,3088 <__call_exitprocs+0x160>
    3068:	89000015 	stw	r4,0(r17)
    306c:	a0000226 	beq	r20,zero,3078 <__call_exitprocs+0x150>
    3070:	a009883a 	mov	r4,r20
    3074:	00000000 	call	0 <__alt_mem_onchip_memory2_0>
    3078:	9809883a 	mov	r4,r19
    307c:	00000000 	call	0 <__alt_mem_onchip_memory2_0>
    3080:	8cc00017 	ldw	r19,0(r17)
    3084:	003fc006 	br	2f88 <__call_exitprocs+0x60>
    3088:	9823883a 	mov	r17,r19
    308c:	2027883a 	mov	r19,r4
    3090:	003fbd06 	br	2f88 <__call_exitprocs+0x60>
    3094:	dfc00c17 	ldw	ra,48(sp)
    3098:	df000b17 	ldw	fp,44(sp)
    309c:	ddc00a17 	ldw	r23,40(sp)
    30a0:	dd800917 	ldw	r22,36(sp)
    30a4:	dd400817 	ldw	r21,32(sp)
    30a8:	dd000717 	ldw	r20,28(sp)
    30ac:	dcc00617 	ldw	r19,24(sp)
    30b0:	dc800517 	ldw	r18,20(sp)
    30b4:	dc400417 	ldw	r17,16(sp)
    30b8:	dc000317 	ldw	r16,12(sp)
    30bc:	dec00d04 	addi	sp,sp,52
    30c0:	f800283a 	ret

000030c4 <udivmodsi4>:
    30c4:	2900182e 	bgeu	r5,r4,3128 <udivmodsi4+0x64>
    30c8:	28001716 	blt	r5,zero,3128 <udivmodsi4+0x64>
    30cc:	00800804 	movi	r2,32
    30d0:	00c00044 	movi	r3,1
    30d4:	00000206 	br	30e0 <udivmodsi4+0x1c>
    30d8:	10001126 	beq	r2,zero,3120 <udivmodsi4+0x5c>
    30dc:	28000516 	blt	r5,zero,30f4 <udivmodsi4+0x30>
    30e0:	294b883a 	add	r5,r5,r5
    30e4:	10bfffc4 	addi	r2,r2,-1
    30e8:	18c7883a 	add	r3,r3,r3
    30ec:	293ffa36 	bltu	r5,r4,30d8 <udivmodsi4+0x14>
    30f0:	18000b26 	beq	r3,zero,3120 <udivmodsi4+0x5c>
    30f4:	0005883a 	mov	r2,zero
    30f8:	21400236 	bltu	r4,r5,3104 <udivmodsi4+0x40>
    30fc:	2149c83a 	sub	r4,r4,r5
    3100:	10c4b03a 	or	r2,r2,r3
    3104:	1806d07a 	srli	r3,r3,1
    3108:	280ad07a 	srli	r5,r5,1
    310c:	183ffa1e 	bne	r3,zero,30f8 <udivmodsi4+0x34>
    3110:	3000011e 	bne	r6,zero,3118 <udivmodsi4+0x54>
    3114:	f800283a 	ret
    3118:	2005883a 	mov	r2,r4
    311c:	f800283a 	ret
    3120:	0005883a 	mov	r2,zero
    3124:	003ffa06 	br	3110 <udivmodsi4+0x4c>
    3128:	00c00044 	movi	r3,1
    312c:	003ff106 	br	30f4 <udivmodsi4+0x30>

00003130 <__divsi3>:
    3130:	defffe04 	addi	sp,sp,-8
    3134:	dfc00115 	stw	ra,4(sp)
    3138:	dc000015 	stw	r16,0(sp)
    313c:	20000b16 	blt	r4,zero,316c <__divsi3+0x3c>
    3140:	0021883a 	mov	r16,zero
    3144:	28000c16 	blt	r5,zero,3178 <__divsi3+0x48>
    3148:	000d883a 	mov	r6,zero
    314c:	00030c40 	call	30c4 <udivmodsi4>
    3150:	0407c83a 	sub	r3,zero,r16
    3154:	1884f03a 	xor	r2,r3,r2
    3158:	1405883a 	add	r2,r2,r16
    315c:	dfc00117 	ldw	ra,4(sp)
    3160:	dc000017 	ldw	r16,0(sp)
    3164:	dec00204 	addi	sp,sp,8
    3168:	f800283a 	ret
    316c:	0109c83a 	sub	r4,zero,r4
    3170:	04000044 	movi	r16,1
    3174:	283ff40e 	bge	r5,zero,3148 <__divsi3+0x18>
    3178:	014bc83a 	sub	r5,zero,r5
    317c:	8400005c 	xori	r16,r16,1
    3180:	003ff106 	br	3148 <__divsi3+0x18>

00003184 <__modsi3>:
    3184:	defffd04 	addi	sp,sp,-12
    3188:	dfc00215 	stw	ra,8(sp)
    318c:	dc400115 	stw	r17,4(sp)
    3190:	dc000015 	stw	r16,0(sp)
    3194:	20000c16 	blt	r4,zero,31c8 <__modsi3+0x44>
    3198:	0023883a 	mov	r17,zero
    319c:	0021883a 	mov	r16,zero
    31a0:	28000d16 	blt	r5,zero,31d8 <__modsi3+0x54>
    31a4:	01800044 	movi	r6,1
    31a8:	00030c40 	call	30c4 <udivmodsi4>
    31ac:	1404f03a 	xor	r2,r2,r16
    31b0:	8885883a 	add	r2,r17,r2
    31b4:	dfc00217 	ldw	ra,8(sp)
    31b8:	dc400117 	ldw	r17,4(sp)
    31bc:	dc000017 	ldw	r16,0(sp)
    31c0:	dec00304 	addi	sp,sp,12
    31c4:	f800283a 	ret
    31c8:	0109c83a 	sub	r4,zero,r4
    31cc:	04400044 	movi	r17,1
    31d0:	043fffc4 	movi	r16,-1
    31d4:	283ff30e 	bge	r5,zero,31a4 <__modsi3+0x20>
    31d8:	014bc83a 	sub	r5,zero,r5
    31dc:	003ff106 	br	31a4 <__modsi3+0x20>

000031e0 <__udivsi3>:
    31e0:	000d883a 	mov	r6,zero
    31e4:	00030c41 	jmpi	30c4 <udivmodsi4>

000031e8 <__umodsi3>:
    31e8:	01800044 	movi	r6,1
    31ec:	00030c41 	jmpi	30c4 <udivmodsi4>

000031f0 <__mulsi3>:
    31f0:	0005883a 	mov	r2,zero
    31f4:	20000726 	beq	r4,zero,3214 <__mulsi3+0x24>
    31f8:	20c0004c 	andi	r3,r4,1
    31fc:	2008d07a 	srli	r4,r4,1
    3200:	18000126 	beq	r3,zero,3208 <__mulsi3+0x18>
    3204:	1145883a 	add	r2,r2,r5
    3208:	294b883a 	add	r5,r5,r5
    320c:	203ffa1e 	bne	r4,zero,31f8 <__mulsi3+0x8>
    3210:	f800283a 	ret
    3214:	f800283a 	ret

00003218 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    3218:	defffd04 	addi	sp,sp,-12
    321c:	df000215 	stw	fp,8(sp)
    3220:	df000204 	addi	fp,sp,8
    3224:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
    3228:	0001883a 	nop
    322c:	e0bfff17 	ldw	r2,-4(fp)
    3230:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
    3234:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    3238:	10000226 	beq	r2,zero,3244 <_exit+0x2c>
    ALT_SIM_FAIL();
    323c:	002af070 	cmpltui	zero,zero,43969
    3240:	00000106 	br	3248 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
    3244:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    3248:	003fff06 	br	3248 <_exit+0x30>
